// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
// Date        : Fri May 24 17:10:11 2024
// Host        : WINDELL-P5S529P running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/User/Documents/studia/sem6/reconfigurable-systems/visual_track/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ip/hdmi_vga_vp_0_0/hdmi_vga_vp_0_0_sim_netlist.v
// Design      : hdmi_vga_vp_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ORIG_REF_NAME = "c_addsub_0" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module c_addsub_0_HD383
   (CE,
    A,
    B,
    S);
  input CE;
  input [10:0]A;
  input [31:0]B;
  output [31:0]S;


endmodule

(* ORIG_REF_NAME = "delayLineBRAM" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_7,Vivado 2023.2.2" *) 
module delayLineBRAM_HD384
   (clka,
    addra,
    dina,
    douta,
    wea);
  (* syn_isclock = "1" *) input clka;
  input [10:0]addra;
  input [27:0]dina;
  output [27:0]douta;
  input [0:0]wea;


endmodule

(* CHECK_LICENSE_TYPE = "hdmi_vga_vp_0_0,vp,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "vp,Vivado 2023.2.2" *) 
(* NotValidForBitStream *)
module hdmi_vga_vp_0_0
   (clk,
    de_in,
    h_sync_in,
    v_sync_in,
    pixel_in,
    sw,
    de_out,
    h_sync_out,
    v_sync_out,
    pixel_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN hdmi_vga_dvi2rgb_0_0_PixelClk, INSERT_VIP 0" *) input clk;
  input de_in;
  input h_sync_in;
  input v_sync_in;
  input [23:0]pixel_in;
  input [2:0]sw;
  output de_out;
  output h_sync_out;
  output v_sync_out;
  output [23:0]pixel_out;

  wire clk;
  wire de_in;
  wire de_out;
  wire h_sync_in;
  wire h_sync_out;
  wire [23:0]pixel_in;
  wire [23:0]pixel_out;
  wire [2:0]sw;
  wire v_sync_in;
  wire v_sync_out;

  (* H = "960" *) 
  (* W = "1280" *) 
  hdmi_vga_vp_0_0_vp inst
       (.clk(clk),
        .de_in(de_in),
        .de_out(de_out),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_out),
        .pixel_in(pixel_in),
        .pixel_out(pixel_out),
        .sw(sw),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_out));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__1
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__1 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,B[7:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__2
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__2 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,B[7:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__3
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__3 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,B[7:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__4
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__4 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,B[7:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__5
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__5 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,B[7:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__6
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__6 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,B[7:0]}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__7
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__7 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Adder" *) 
(* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Adder__8
   (A,
    B,
    CLK,
    S);
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire CLK;
  wire [7:0]\^S ;
  wire NLW_U0_C_OUT_UNCONNECTED;
  wire [8:8]NLW_U0_S_UNCONNECTED;

  assign S[8] = \<const0> ;
  assign S[7:0] = \^S [7:0];
  GND GND
       (.G(\<const0> ));
  (* C_AINIT_VAL = "0" *) 
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "9" *) 
  (* C_BORROW_LOW = "1" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "000000000" *) 
  (* C_B_WIDTH = "9" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_SINIT = "0" *) 
  (* C_HAS_SSET = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_LATENCY = "1" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_SINIT_VAL = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* c_add_mode = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_out_width = "9" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_c_addsub_v12_0_17__8 U0
       (.A({1'b0,A[7:0]}),
        .ADD(1'b1),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S({NLW_U0_S_UNCONNECTED[8],\^S }),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "LUT,dist_mem_gen_v8_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "LUT" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_14,Vivado 2023.2" *) 
module hdmi_vga_vp_0_0_LUT
   (a,
    clk,
    qspo);
  input [7:0]a;
  input clk;
  output [7:0]qspo;

  wire [7:0]a;
  wire clk;
  wire [7:0]qspo;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* C_SYNC_ENABLE = "1" *) 
  (* C_WIDTH = "8" *) 
  (* c_addr_width = "8" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "256" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "LUT.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_dist_mem_gen_v8_0_14 U0
       (.a({a[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "LUT,dist_mem_gen_v8_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "LUT" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_14,Vivado 2023.2" *) 
module hdmi_vga_vp_0_0_LUT__1
   (a,
    clk,
    qspo);
  input [7:0]a;
  input clk;
  output [7:0]qspo;

  wire [7:0]a;
  wire clk;
  wire [7:0]qspo;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* C_SYNC_ENABLE = "1" *) 
  (* C_WIDTH = "8" *) 
  (* c_addr_width = "8" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "256" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "LUT.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_dist_mem_gen_v8_0_14__1 U0
       (.a({a[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "LUT,dist_mem_gen_v8_0_14,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "LUT" *) 
(* X_CORE_INFO = "dist_mem_gen_v8_0_14,Vivado 2023.2" *) 
module hdmi_vga_vp_0_0_LUT__2
   (a,
    clk,
    qspo);
  input [7:0]a;
  input clk;
  output [7:0]qspo;

  wire [7:0]a;
  wire clk;
  wire [7:0]qspo;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* C_SYNC_ENABLE = "1" *) 
  (* C_WIDTH = "8" *) 
  (* c_addr_width = "8" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "256" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "LUT.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_dist_mem_gen_v8_0_14__2 U0
       (.a({a[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__1
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__1 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__2
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__2 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__3
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__3 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__4
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__4 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__5
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__5 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__6
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__6 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__7
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__7 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "Multiplier" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_Multiplier__8
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CLK;
  wire [24:17]\^P ;
  wire [35:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[35] = \<const0> ;
  assign P[34] = \<const0> ;
  assign P[33] = \<const0> ;
  assign P[32] = \<const0> ;
  assign P[31] = \<const0> ;
  assign P[30] = \<const0> ;
  assign P[29] = \<const0> ;
  assign P[28] = \<const0> ;
  assign P[27] = \<const0> ;
  assign P[26] = \<const0> ;
  assign P[25] = \<const0> ;
  assign P[24:17] = \^P [24:17];
  assign P[16] = \<const0> ;
  assign P[15] = \<const0> ;
  assign P[14] = \<const0> ;
  assign P[13] = \<const0> ;
  assign P[12] = \<const0> ;
  assign P[11] = \<const0> ;
  assign P[10] = \<const0> ;
  assign P[9] = \<const0> ;
  assign P[8] = \<const0> ;
  assign P[7] = \<const0> ;
  assign P[6] = \<const0> ;
  assign P[5] = \<const0> ;
  assign P[4] = \<const0> ;
  assign P[3] = \<const0> ;
  assign P[2] = \<const0> ;
  assign P[1] = \<const0> ;
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "18" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "18" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__8 U0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A[7:0]}),
        .B({1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(CLK),
        .P({NLW_U0_P_UNCONNECTED[35:25],\^P ,NLW_U0_P_UNCONNECTED[16:0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "accumulator" *) 
module hdmi_vga_vp_0_0_accumulator
   (\val_reg[31] ,
    Q,
    E,
    SR,
    clk);
  output [31:0]\val_reg[31] ;
  input [9:0]Q;
  input [0:0]E;
  input [0:0]SR;
  input clk;

  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [31:0]sum;
  wire [31:0]\val_reg[31] ;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_c_addsub_0 a
       (.A({1'b0,Q}),
        .B(\val_reg[31] ),
        .CE(E),
        .S(sum));
  hdmi_vga_vp_0_0_register__parameterized5_3 r
       (.D(sum),
        .E(E),
        .SR(SR),
        .clk(clk),
        .\val_reg[31]_0 (\val_reg[31] ));
endmodule

(* ORIG_REF_NAME = "accumulator" *) 
module hdmi_vga_vp_0_0_accumulator__xdcDup__1
   (Q,
    A,
    CE,
    SR,
    clk);
  output [19:0]Q;
  input [0:0]A;
  input CE;
  input [0:0]SR;
  input clk;

  wire [0:0]A;
  wire CE;
  wire [19:0]Q;
  wire [0:0]SR;
  wire clk;
  wire r_n_0;
  wire r_n_1;
  wire r_n_10;
  wire r_n_11;
  wire r_n_2;
  wire r_n_3;
  wire r_n_4;
  wire r_n_5;
  wire r_n_6;
  wire r_n_7;
  wire r_n_8;
  wire r_n_9;
  wire [31:0]sum;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_c_addsub_0 a
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .B({r_n_0,r_n_1,r_n_2,r_n_3,r_n_4,r_n_5,r_n_6,r_n_7,r_n_8,r_n_9,r_n_10,r_n_11,Q}),
        .CE(CE),
        .S(sum));
  hdmi_vga_vp_0_0_register__parameterized5_12 r
       (.CE(CE),
        .D(sum),
        .Q({r_n_0,r_n_1,r_n_2,r_n_3,r_n_4,r_n_5,r_n_6,r_n_7,r_n_8,r_n_9,r_n_10,r_n_11,Q}),
        .SR(SR),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "accumulator" *) 
module hdmi_vga_vp_0_0_accumulator__xdcDup__2
   (\val_reg[31] ,
    Q,
    CE,
    SR,
    clk);
  output [31:0]\val_reg[31] ;
  input [10:0]Q;
  input CE;
  input [0:0]SR;
  input clk;

  wire CE;
  wire [10:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [31:0]sum;
  wire [31:0]\val_reg[31] ;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_c_addsub_0 a
       (.A(Q),
        .B(\val_reg[31] ),
        .CE(CE),
        .S(sum));
  hdmi_vga_vp_0_0_register__parameterized5_10 r
       (.CE(CE),
        .D(sum),
        .SR(SR),
        .clk(clk),
        .\val_reg[31]_0 (\val_reg[31] ));
endmodule

(* ORIG_REF_NAME = "accumulator" *) 
module hdmi_vga_vp_0_0_accumulator__xdcDup__3
   (\val_reg[31] ,
    Q,
    CE,
    SR,
    clk);
  output [31:0]\val_reg[31] ;
  input [9:0]Q;
  input CE;
  input [0:0]SR;
  input clk;

  wire CE;
  wire [9:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [31:0]sum;
  wire [31:0]\val_reg[31] ;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_c_addsub_0 a
       (.A({1'b0,Q}),
        .B(\val_reg[31] ),
        .CE(CE),
        .S(sum));
  hdmi_vga_vp_0_0_register__parameterized5_11 r
       (.CE(CE),
        .D(sum),
        .SR(SR),
        .clk(clk),
        .\val_reg[31]_0 (\val_reg[31] ));
endmodule

(* ORIG_REF_NAME = "accumulator" *) 
module hdmi_vga_vp_0_0_accumulator__xdcDup__4
   (Q,
    A,
    E,
    SR,
    clk);
  output [19:0]Q;
  input [0:0]A;
  input [0:0]E;
  input [0:0]SR;
  input clk;

  wire [0:0]A;
  wire [0:0]E;
  wire [19:0]Q;
  wire [0:0]SR;
  wire clk;
  wire r_n_0;
  wire r_n_1;
  wire r_n_10;
  wire r_n_11;
  wire r_n_2;
  wire r_n_3;
  wire r_n_4;
  wire r_n_5;
  wire r_n_6;
  wire r_n_7;
  wire r_n_8;
  wire r_n_9;
  wire [31:0]sum;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_c_addsub_0 a
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .B({r_n_0,r_n_1,r_n_2,r_n_3,r_n_4,r_n_5,r_n_6,r_n_7,r_n_8,r_n_9,r_n_10,r_n_11,Q}),
        .CE(E),
        .S(sum));
  hdmi_vga_vp_0_0_register__parameterized5_4 r
       (.D(sum),
        .E(E),
        .Q({r_n_0,r_n_1,r_n_2,r_n_3,r_n_4,r_n_5,r_n_6,r_n_7,r_n_8,r_n_9,r_n_10,r_n_11,Q}),
        .SR(SR),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "accumulator" *) 
module hdmi_vga_vp_0_0_accumulator__xdcDup__5
   (\val_reg[31] ,
    Q,
    E,
    SR,
    clk);
  output [31:0]\val_reg[31] ;
  input [10:0]Q;
  input [0:0]E;
  input [0:0]SR;
  input clk;

  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [31:0]sum;
  wire [31:0]\val_reg[31] ;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  c_addsub_0_HD383 a
       (.A(Q),
        .B(\val_reg[31] ),
        .CE(E),
        .S(sum));
  hdmi_vga_vp_0_0_register__parameterized5 r
       (.D(sum),
        .E(E),
        .SR(SR),
        .clk(clk),
        .\val_reg[31]_0 (\val_reg[31] ));
endmodule

(* ORIG_REF_NAME = "add10_9" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_add10_9
   (A,
    B,
    CLK,
    S);
  input [9:0]A;
  input [8:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [10:0]S;


endmodule

(* ORIG_REF_NAME = "add_22_22" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_add_22_22
   (A,
    B,
    CLK,
    S);
  input [21:0]A;
  input [21:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [21:0]S;


endmodule

(* ORIG_REF_NAME = "adder10_10" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_adder10_10
   (A,
    B,
    CLK,
    S);
  input [9:0]A;
  input [9:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [9:0]S;


endmodule

(* ORIG_REF_NAME = "adder10_11" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_adder10_11
   (A,
    B,
    CLK,
    S);
  input [9:0]A;
  input [10:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [11:0]S;


endmodule

(* ORIG_REF_NAME = "adder11_8" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_adder11_8
   (A,
    B,
    CLK,
    S);
  input [11:0]A;
  input [7:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [11:0]S;


endmodule

(* ORIG_REF_NAME = "adder12_11" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_adder12_11
   (A,
    B,
    CLK,
    S);
  input [11:0]A;
  input [10:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [11:0]S;


endmodule

(* ORIG_REF_NAME = "adder8_9" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_adder8_9
   (A,
    B,
    CLK,
    S);
  input [7:0]A;
  input [8:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [9:0]S;


endmodule

(* ORIG_REF_NAME = "adder8_9" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_adder8_9_HD385
   (CLK,
    A,
    B,
    S);
  (* syn_isclock = "1" *) input CLK;
  input [7:0]A;
  input [8:0]B;
  output [9:0]S;


endmodule

(* ORIG_REF_NAME = "bounding_box" *) 
module hdmi_vga_vp_0_0_bounding_box
   (prev_vsync,
    CO,
    \x_pos_reg[10]_0 ,
    \y_pos_reg[8]_0 ,
    SR,
    E,
    Q,
    \y1_r_reg[9]_0 ,
    \x2_r_reg[10]_0 ,
    \y2_r_reg[9]_0 ,
    vsync_ero,
    clk,
    p_0_out,
    \x1_r_reg[0]_0 ,
    \x_pos_reg[0]_0 ,
    \y1_r_reg[0]_0 ,
    \x2_r_reg[0]_0 ,
    \y2_r_reg[0]_0 );
  output prev_vsync;
  output [0:0]CO;
  output [0:0]\x_pos_reg[10]_0 ;
  output [0:0]\y_pos_reg[8]_0 ;
  output [0:0]SR;
  output [0:0]E;
  output [10:0]Q;
  output [9:0]\y1_r_reg[9]_0 ;
  output [10:0]\x2_r_reg[10]_0 ;
  output [9:0]\y2_r_reg[9]_0 ;
  input vsync_ero;
  input clk;
  input [0:0]p_0_out;
  input \x1_r_reg[0]_0 ;
  input [0:0]\x_pos_reg[0]_0 ;
  input [0:0]\y1_r_reg[0]_0 ;
  input [0:0]\x2_r_reg[0]_0 ;
  input [0:0]\y2_r_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire clk;
  wire [0:0]p_0_out;
  wire prev_vsync;
  wire vsync_ero;
  wire x1_r0;
  wire x1_r1;
  wire x1_r1_carry__0_i_1_n_0;
  wire x1_r1_carry__0_i_2_n_0;
  wire x1_r1_carry__0_i_3_n_0;
  wire x1_r1_carry__0_i_4_n_0;
  wire x1_r1_carry__0_n_3;
  wire x1_r1_carry_i_1_n_0;
  wire x1_r1_carry_i_2_n_0;
  wire x1_r1_carry_i_3_n_0;
  wire x1_r1_carry_i_4_n_0;
  wire x1_r1_carry_i_5_n_0;
  wire x1_r1_carry_i_6_n_0;
  wire x1_r1_carry_i_7_n_0;
  wire x1_r1_carry_i_8_n_0;
  wire x1_r1_carry_n_0;
  wire x1_r1_carry_n_1;
  wire x1_r1_carry_n_2;
  wire x1_r1_carry_n_3;
  wire \x1_r_reg[0]_0 ;
  wire x2_r1_carry__0_i_1_n_0;
  wire x2_r1_carry__0_i_2_n_0;
  wire x2_r1_carry__0_i_3_n_0;
  wire x2_r1_carry__0_i_4_n_0;
  wire x2_r1_carry__0_n_3;
  wire x2_r1_carry_i_1_n_0;
  wire x2_r1_carry_i_2_n_0;
  wire x2_r1_carry_i_3_n_0;
  wire x2_r1_carry_i_4_n_0;
  wire x2_r1_carry_i_5_n_0;
  wire x2_r1_carry_i_6_n_0;
  wire x2_r1_carry_i_7_n_0;
  wire x2_r1_carry_i_8_n_0;
  wire x2_r1_carry_n_0;
  wire x2_r1_carry_n_1;
  wire x2_r1_carry_n_2;
  wire x2_r1_carry_n_3;
  wire [0:0]\x2_r_reg[0]_0 ;
  wire [10:0]\x2_r_reg[10]_0 ;
  wire [10:0]x_pos;
  wire \x_pos[10]_i_2__3_n_0 ;
  wire \x_pos[10]_i_3_n_0 ;
  wire \x_pos[10]_i_4_n_0 ;
  wire \x_pos[10]_i_5_n_0 ;
  wire \x_pos[9]_i_2_n_0 ;
  wire [0:0]\x_pos_reg[0]_0 ;
  wire [0:0]\x_pos_reg[10]_0 ;
  wire \x_pos_reg_n_0_[0] ;
  wire \x_pos_reg_n_0_[10] ;
  wire \x_pos_reg_n_0_[1] ;
  wire \x_pos_reg_n_0_[2] ;
  wire \x_pos_reg_n_0_[3] ;
  wire \x_pos_reg_n_0_[4] ;
  wire \x_pos_reg_n_0_[5] ;
  wire \x_pos_reg_n_0_[6] ;
  wire \x_pos_reg_n_0_[7] ;
  wire \x_pos_reg_n_0_[8] ;
  wire \x_pos_reg_n_0_[9] ;
  wire y1_r1_carry__0_i_1_n_0;
  wire y1_r1_carry__0_i_2_n_0;
  wire y1_r1_carry_i_1_n_0;
  wire y1_r1_carry_i_2_n_0;
  wire y1_r1_carry_i_3_n_0;
  wire y1_r1_carry_i_4_n_0;
  wire y1_r1_carry_i_5_n_0;
  wire y1_r1_carry_i_6_n_0;
  wire y1_r1_carry_i_7_n_0;
  wire y1_r1_carry_i_8_n_0;
  wire y1_r1_carry_n_0;
  wire y1_r1_carry_n_1;
  wire y1_r1_carry_n_2;
  wire y1_r1_carry_n_3;
  wire [0:0]\y1_r_reg[0]_0 ;
  wire [9:0]\y1_r_reg[9]_0 ;
  wire y2_r1_carry__0_i_1_n_0;
  wire y2_r1_carry__0_i_2_n_0;
  wire y2_r1_carry_i_1_n_0;
  wire y2_r1_carry_i_2_n_0;
  wire y2_r1_carry_i_3_n_0;
  wire y2_r1_carry_i_4_n_0;
  wire y2_r1_carry_i_5_n_0;
  wire y2_r1_carry_i_6_n_0;
  wire y2_r1_carry_i_7_n_0;
  wire y2_r1_carry_i_8_n_0;
  wire y2_r1_carry_n_0;
  wire y2_r1_carry_n_1;
  wire y2_r1_carry_n_2;
  wire y2_r1_carry_n_3;
  wire [0:0]\y2_r_reg[0]_0 ;
  wire [9:0]\y2_r_reg[9]_0 ;
  wire [9:0]y_pos;
  wire \y_pos[6]_i_2_n_0 ;
  wire \y_pos[8]_i_2_n_0 ;
  wire \y_pos[9]_i_1_n_0 ;
  wire \y_pos[9]_i_3__1_n_0 ;
  wire \y_pos[9]_i_4__0_n_0 ;
  wire \y_pos[9]_i_5__0_n_0 ;
  wire \y_pos[9]_i_6__0_n_0 ;
  wire \y_pos[9]_i_7__0_n_0 ;
  wire [0:0]\y_pos_reg[8]_0 ;
  wire \y_pos_reg_n_0_[0] ;
  wire \y_pos_reg_n_0_[1] ;
  wire \y_pos_reg_n_0_[2] ;
  wire \y_pos_reg_n_0_[3] ;
  wire \y_pos_reg_n_0_[4] ;
  wire \y_pos_reg_n_0_[5] ;
  wire \y_pos_reg_n_0_[6] ;
  wire \y_pos_reg_n_0_[7] ;
  wire \y_pos_reg_n_0_[8] ;
  wire \y_pos_reg_n_0_[9] ;
  wire [3:0]NLW_x1_r1_carry_O_UNCONNECTED;
  wire [3:2]NLW_x1_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_x1_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_x2_r1_carry_O_UNCONNECTED;
  wire [3:2]NLW_x2_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_x2_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_y1_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_y1_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_y1_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_y2_r1_carry_O_UNCONNECTED;
  wire [3:1]NLW_y2_r1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_y2_r1_carry__0_O_UNCONNECTED;

  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized7 dl_eof
       (.E(E),
        .SR(SR),
        .clk(clk));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized6 dl_mask
       (.E(E),
        .clk(clk),
        .p_0_out(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    prev_vsync_reg
       (.C(clk),
        .CE(1'b1),
        .D(vsync_ero),
        .Q(prev_vsync),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 x1_r1_carry
       (.CI(1'b0),
        .CO({x1_r1_carry_n_0,x1_r1_carry_n_1,x1_r1_carry_n_2,x1_r1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({x1_r1_carry_i_1_n_0,x1_r1_carry_i_2_n_0,x1_r1_carry_i_3_n_0,x1_r1_carry_i_4_n_0}),
        .O(NLW_x1_r1_carry_O_UNCONNECTED[3:0]),
        .S({x1_r1_carry_i_5_n_0,x1_r1_carry_i_6_n_0,x1_r1_carry_i_7_n_0,x1_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 x1_r1_carry__0
       (.CI(x1_r1_carry_n_0),
        .CO({NLW_x1_r1_carry__0_CO_UNCONNECTED[3:2],x1_r1,x1_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x1_r1_carry__0_i_1_n_0,x1_r1_carry__0_i_2_n_0}),
        .O(NLW_x1_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,x1_r1_carry__0_i_3_n_0,x1_r1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    x1_r1_carry__0_i_1
       (.I0(Q[10]),
        .I1(\x_pos_reg_n_0_[10] ),
        .O(x1_r1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x1_r1_carry__0_i_2
       (.I0(Q[8]),
        .I1(\x_pos_reg_n_0_[8] ),
        .I2(\x_pos_reg_n_0_[9] ),
        .I3(Q[9]),
        .O(x1_r1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    x1_r1_carry__0_i_3
       (.I0(\x_pos_reg_n_0_[10] ),
        .I1(Q[10]),
        .O(x1_r1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x1_r1_carry__0_i_4
       (.I0(\x_pos_reg_n_0_[8] ),
        .I1(Q[8]),
        .I2(\x_pos_reg_n_0_[9] ),
        .I3(Q[9]),
        .O(x1_r1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x1_r1_carry_i_1
       (.I0(Q[6]),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(Q[7]),
        .O(x1_r1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x1_r1_carry_i_2
       (.I0(Q[4]),
        .I1(\x_pos_reg_n_0_[4] ),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(x1_r1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x1_r1_carry_i_3
       (.I0(Q[2]),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(x1_r1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x1_r1_carry_i_4
       (.I0(Q[0]),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(x1_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x1_r1_carry_i_5
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(Q[6]),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(Q[7]),
        .O(x1_r1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x1_r1_carry_i_6
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(Q[5]),
        .O(x1_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x1_r1_carry_i_7
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\x_pos_reg_n_0_[3] ),
        .I3(Q[3]),
        .O(x1_r1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x1_r1_carry_i_8
       (.I0(\x_pos_reg_n_0_[0] ),
        .I1(Q[0]),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(Q[1]),
        .O(x1_r1_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \x1_r[10]_i_1 
       (.I0(x1_r1),
        .I1(\x1_r_reg[0]_0 ),
        .O(x1_r0));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[0] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[0] ),
        .Q(Q[0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[10] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[10] ),
        .Q(Q[10]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[1] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[1] ),
        .Q(Q[1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[2] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[2] ),
        .Q(Q[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[3] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[3] ),
        .Q(Q[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[4] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[4] ),
        .Q(Q[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[5] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[5] ),
        .Q(Q[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[6] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[6] ),
        .Q(Q[6]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[7] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[7] ),
        .Q(Q[7]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[8] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[8] ),
        .Q(Q[8]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \x1_r_reg[9] 
       (.C(clk),
        .CE(x1_r0),
        .D(\x_pos_reg_n_0_[9] ),
        .Q(Q[9]),
        .S(SR));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 x2_r1_carry
       (.CI(1'b0),
        .CO({x2_r1_carry_n_0,x2_r1_carry_n_1,x2_r1_carry_n_2,x2_r1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({x2_r1_carry_i_1_n_0,x2_r1_carry_i_2_n_0,x2_r1_carry_i_3_n_0,x2_r1_carry_i_4_n_0}),
        .O(NLW_x2_r1_carry_O_UNCONNECTED[3:0]),
        .S({x2_r1_carry_i_5_n_0,x2_r1_carry_i_6_n_0,x2_r1_carry_i_7_n_0,x2_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 x2_r1_carry__0
       (.CI(x2_r1_carry_n_0),
        .CO({NLW_x2_r1_carry__0_CO_UNCONNECTED[3:2],\x_pos_reg[10]_0 ,x2_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,x2_r1_carry__0_i_1_n_0,x2_r1_carry__0_i_2_n_0}),
        .O(NLW_x2_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,x2_r1_carry__0_i_3_n_0,x2_r1_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    x2_r1_carry__0_i_1
       (.I0(\x_pos_reg_n_0_[10] ),
        .I1(\x2_r_reg[10]_0 [10]),
        .O(x2_r1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x2_r1_carry__0_i_2
       (.I0(\x_pos_reg_n_0_[8] ),
        .I1(\x2_r_reg[10]_0 [8]),
        .I2(\x2_r_reg[10]_0 [9]),
        .I3(\x_pos_reg_n_0_[9] ),
        .O(x2_r1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    x2_r1_carry__0_i_3
       (.I0(\x2_r_reg[10]_0 [10]),
        .I1(\x_pos_reg_n_0_[10] ),
        .O(x2_r1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x2_r1_carry__0_i_4
       (.I0(\x2_r_reg[10]_0 [8]),
        .I1(\x_pos_reg_n_0_[8] ),
        .I2(\x2_r_reg[10]_0 [9]),
        .I3(\x_pos_reg_n_0_[9] ),
        .O(x2_r1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x2_r1_carry_i_1
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x2_r_reg[10]_0 [6]),
        .I2(\x2_r_reg[10]_0 [7]),
        .I3(\x_pos_reg_n_0_[7] ),
        .O(x2_r1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x2_r1_carry_i_2
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x2_r_reg[10]_0 [4]),
        .I2(\x2_r_reg[10]_0 [5]),
        .I3(\x_pos_reg_n_0_[5] ),
        .O(x2_r1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x2_r1_carry_i_3
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x2_r_reg[10]_0 [2]),
        .I2(\x2_r_reg[10]_0 [3]),
        .I3(\x_pos_reg_n_0_[3] ),
        .O(x2_r1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    x2_r1_carry_i_4
       (.I0(\x_pos_reg_n_0_[0] ),
        .I1(\x2_r_reg[10]_0 [0]),
        .I2(\x2_r_reg[10]_0 [1]),
        .I3(\x_pos_reg_n_0_[1] ),
        .O(x2_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x2_r1_carry_i_5
       (.I0(\x2_r_reg[10]_0 [6]),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x2_r_reg[10]_0 [7]),
        .I3(\x_pos_reg_n_0_[7] ),
        .O(x2_r1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x2_r1_carry_i_6
       (.I0(\x2_r_reg[10]_0 [4]),
        .I1(\x_pos_reg_n_0_[4] ),
        .I2(\x2_r_reg[10]_0 [5]),
        .I3(\x_pos_reg_n_0_[5] ),
        .O(x2_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x2_r1_carry_i_7
       (.I0(\x2_r_reg[10]_0 [2]),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x2_r_reg[10]_0 [3]),
        .I3(\x_pos_reg_n_0_[3] ),
        .O(x2_r1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    x2_r1_carry_i_8
       (.I0(\x2_r_reg[10]_0 [0]),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x2_r_reg[10]_0 [1]),
        .I3(\x_pos_reg_n_0_[1] ),
        .O(x2_r1_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[0] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[0] ),
        .Q(\x2_r_reg[10]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[10] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[10] ),
        .Q(\x2_r_reg[10]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[1] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[1] ),
        .Q(\x2_r_reg[10]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[2] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[2] ),
        .Q(\x2_r_reg[10]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[3] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[3] ),
        .Q(\x2_r_reg[10]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[4] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[4] ),
        .Q(\x2_r_reg[10]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[5] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[5] ),
        .Q(\x2_r_reg[10]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[6] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[6] ),
        .Q(\x2_r_reg[10]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[7] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[7] ),
        .Q(\x2_r_reg[10]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[8] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[8] ),
        .Q(\x2_r_reg[10]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[9] 
       (.C(clk),
        .CE(\x2_r_reg[0]_0 ),
        .D(\x_pos_reg_n_0_[9] ),
        .Q(\x2_r_reg[10]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \x_pos[0]_i_1__1 
       (.I0(\x_pos_reg_n_0_[0] ),
        .O(x_pos[0]));
  LUT4 #(
    .INIT(16'h02D2)) 
    \x_pos[10]_i_1__1 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos[10]_i_2__3_n_0 ),
        .I2(\x_pos_reg_n_0_[10] ),
        .I3(\x_pos[10]_i_3_n_0 ),
        .O(x_pos[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \x_pos[10]_i_2__3 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos[9]_i_2_n_0 ),
        .I3(\x_pos_reg_n_0_[8] ),
        .O(\x_pos[10]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    \x_pos[10]_i_3 
       (.I0(\x_pos[10]_i_4_n_0 ),
        .I1(\x_pos_reg_n_0_[9] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\x_pos_reg_n_0_[10] ),
        .I4(\x_pos[10]_i_5_n_0 ),
        .O(\x_pos[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \x_pos[10]_i_4 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[4] ),
        .I2(\x_pos_reg_n_0_[6] ),
        .I3(\x_pos_reg_n_0_[7] ),
        .O(\x_pos[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \x_pos[10]_i_5 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[3] ),
        .O(\x_pos[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[1]_i_1__1 
       (.I0(\x_pos_reg_n_0_[0] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .O(x_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_pos[2]_i_1__0 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .O(x_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_pos[3]_i_1__0 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .O(x_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_pos[4]_i_1__1 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .O(x_pos[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_pos[5]_i_1__1 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[3] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[2] ),
        .I5(\x_pos_reg_n_0_[4] ),
        .O(x_pos[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_pos[6]_i_1 
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x_pos[9]_i_2_n_0 ),
        .O(x_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h4530)) 
    \x_pos[7]_i_1__0 
       (.I0(\x_pos[10]_i_3_n_0 ),
        .I1(\x_pos[9]_i_2_n_0 ),
        .I2(\x_pos_reg_n_0_[6] ),
        .I3(\x_pos_reg_n_0_[7] ),
        .O(x_pos[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hBF00BF40)) 
    \x_pos[8]_i_1__1 
       (.I0(\x_pos[9]_i_2_n_0 ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(\x_pos_reg_n_0_[8] ),
        .I4(\x_pos[10]_i_3_n_0 ),
        .O(x_pos[8]));
  LUT6 #(
    .INIT(64'hF7FF0000F7FF0800)) 
    \x_pos[9]_i_1__1 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos[9]_i_2_n_0 ),
        .I3(\x_pos_reg_n_0_[8] ),
        .I4(\x_pos_reg_n_0_[9] ),
        .I5(\x_pos[10]_i_3_n_0 ),
        .O(x_pos[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_pos[9]_i_2 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .I4(\x_pos_reg_n_0_[5] ),
        .I5(\x_pos_reg_n_0_[4] ),
        .O(\x_pos[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[0] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[0]),
        .Q(\x_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[10] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[10]),
        .Q(\x_pos_reg_n_0_[10] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[1] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[1]),
        .Q(\x_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[2] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[2]),
        .Q(\x_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[3] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[3]),
        .Q(\x_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[4] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[4]),
        .Q(\x_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[5] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[5]),
        .Q(\x_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[6] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[6]),
        .Q(\x_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[7] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[7]),
        .Q(\x_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[8] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[8]),
        .Q(\x_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[9] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[9]),
        .Q(\x_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 y1_r1_carry
       (.CI(1'b0),
        .CO({y1_r1_carry_n_0,y1_r1_carry_n_1,y1_r1_carry_n_2,y1_r1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({y1_r1_carry_i_1_n_0,y1_r1_carry_i_2_n_0,y1_r1_carry_i_3_n_0,y1_r1_carry_i_4_n_0}),
        .O(NLW_y1_r1_carry_O_UNCONNECTED[3:0]),
        .S({y1_r1_carry_i_5_n_0,y1_r1_carry_i_6_n_0,y1_r1_carry_i_7_n_0,y1_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 y1_r1_carry__0
       (.CI(y1_r1_carry_n_0),
        .CO({NLW_y1_r1_carry__0_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y1_r1_carry__0_i_1_n_0}),
        .O(NLW_y1_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,y1_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    y1_r1_carry__0_i_1
       (.I0(\y1_r_reg[9]_0 [8]),
        .I1(\y_pos_reg_n_0_[8] ),
        .I2(\y_pos_reg_n_0_[9] ),
        .I3(\y1_r_reg[9]_0 [9]),
        .O(y1_r1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y1_r1_carry__0_i_2
       (.I0(\y_pos_reg_n_0_[8] ),
        .I1(\y1_r_reg[9]_0 [8]),
        .I2(\y_pos_reg_n_0_[9] ),
        .I3(\y1_r_reg[9]_0 [9]),
        .O(y1_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y1_r1_carry_i_1
       (.I0(\y1_r_reg[9]_0 [6]),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(\y1_r_reg[9]_0 [7]),
        .O(y1_r1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y1_r1_carry_i_2
       (.I0(\y1_r_reg[9]_0 [4]),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(\y1_r_reg[9]_0 [5]),
        .O(y1_r1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y1_r1_carry_i_3
       (.I0(\y1_r_reg[9]_0 [2]),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[3] ),
        .I3(\y1_r_reg[9]_0 [3]),
        .O(y1_r1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y1_r1_carry_i_4
       (.I0(\y1_r_reg[9]_0 [0]),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y1_r_reg[9]_0 [1]),
        .O(y1_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y1_r1_carry_i_5
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(\y1_r_reg[9]_0 [6]),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(\y1_r_reg[9]_0 [7]),
        .O(y1_r1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y1_r1_carry_i_6
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y1_r_reg[9]_0 [4]),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(\y1_r_reg[9]_0 [5]),
        .O(y1_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y1_r1_carry_i_7
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y1_r_reg[9]_0 [2]),
        .I2(\y_pos_reg_n_0_[3] ),
        .I3(\y1_r_reg[9]_0 [3]),
        .O(y1_r1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y1_r1_carry_i_8
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y1_r_reg[9]_0 [0]),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y1_r_reg[9]_0 [1]),
        .O(y1_r1_carry_i_8_n_0));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[0] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[0] ),
        .Q(\y1_r_reg[9]_0 [0]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[1] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[1] ),
        .Q(\y1_r_reg[9]_0 [1]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[2] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[2] ),
        .Q(\y1_r_reg[9]_0 [2]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[3] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[3] ),
        .Q(\y1_r_reg[9]_0 [3]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[4] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[4] ),
        .Q(\y1_r_reg[9]_0 [4]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[5] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[5] ),
        .Q(\y1_r_reg[9]_0 [5]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[6] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[6] ),
        .Q(\y1_r_reg[9]_0 [6]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[7] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[7] ),
        .Q(\y1_r_reg[9]_0 [7]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[8] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[8] ),
        .Q(\y1_r_reg[9]_0 [8]),
        .S(SR));
  FDSE #(
    .INIT(1'b1)) 
    \y1_r_reg[9] 
       (.C(clk),
        .CE(\y1_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[9] ),
        .Q(\y1_r_reg[9]_0 [9]),
        .S(SR));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 y2_r1_carry
       (.CI(1'b0),
        .CO({y2_r1_carry_n_0,y2_r1_carry_n_1,y2_r1_carry_n_2,y2_r1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({y2_r1_carry_i_1_n_0,y2_r1_carry_i_2_n_0,y2_r1_carry_i_3_n_0,y2_r1_carry_i_4_n_0}),
        .O(NLW_y2_r1_carry_O_UNCONNECTED[3:0]),
        .S({y2_r1_carry_i_5_n_0,y2_r1_carry_i_6_n_0,y2_r1_carry_i_7_n_0,y2_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 y2_r1_carry__0
       (.CI(y2_r1_carry_n_0),
        .CO({NLW_y2_r1_carry__0_CO_UNCONNECTED[3:1],\y_pos_reg[8]_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,y2_r1_carry__0_i_1_n_0}),
        .O(NLW_y2_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,y2_r1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    y2_r1_carry__0_i_1
       (.I0(\y_pos_reg_n_0_[8] ),
        .I1(\y2_r_reg[9]_0 [8]),
        .I2(\y2_r_reg[9]_0 [9]),
        .I3(\y_pos_reg_n_0_[9] ),
        .O(y2_r1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y2_r1_carry__0_i_2
       (.I0(\y2_r_reg[9]_0 [8]),
        .I1(\y_pos_reg_n_0_[8] ),
        .I2(\y2_r_reg[9]_0 [9]),
        .I3(\y_pos_reg_n_0_[9] ),
        .O(y2_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y2_r1_carry_i_1
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(\y2_r_reg[9]_0 [6]),
        .I2(\y2_r_reg[9]_0 [7]),
        .I3(\y_pos_reg_n_0_[7] ),
        .O(y2_r1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y2_r1_carry_i_2
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y2_r_reg[9]_0 [4]),
        .I2(\y2_r_reg[9]_0 [5]),
        .I3(\y_pos_reg_n_0_[5] ),
        .O(y2_r1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y2_r1_carry_i_3
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y2_r_reg[9]_0 [2]),
        .I2(\y2_r_reg[9]_0 [3]),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(y2_r1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    y2_r1_carry_i_4
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y2_r_reg[9]_0 [0]),
        .I2(\y2_r_reg[9]_0 [1]),
        .I3(\y_pos_reg_n_0_[1] ),
        .O(y2_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y2_r1_carry_i_5
       (.I0(\y2_r_reg[9]_0 [6]),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y2_r_reg[9]_0 [7]),
        .I3(\y_pos_reg_n_0_[7] ),
        .O(y2_r1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y2_r1_carry_i_6
       (.I0(\y2_r_reg[9]_0 [4]),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y2_r_reg[9]_0 [5]),
        .I3(\y_pos_reg_n_0_[5] ),
        .O(y2_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y2_r1_carry_i_7
       (.I0(\y2_r_reg[9]_0 [2]),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y2_r_reg[9]_0 [3]),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(y2_r1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    y2_r1_carry_i_8
       (.I0(\y2_r_reg[9]_0 [0]),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y2_r_reg[9]_0 [1]),
        .I3(\y_pos_reg_n_0_[1] ),
        .O(y2_r1_carry_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[0] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[0] ),
        .Q(\y2_r_reg[9]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[1] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[1] ),
        .Q(\y2_r_reg[9]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[2] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[2] ),
        .Q(\y2_r_reg[9]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[3] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[3] ),
        .Q(\y2_r_reg[9]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[4] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[4] ),
        .Q(\y2_r_reg[9]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[5] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[5] ),
        .Q(\y2_r_reg[9]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[6] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[6] ),
        .Q(\y2_r_reg[9]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[7] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[7] ),
        .Q(\y2_r_reg[9]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[8] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[8] ),
        .Q(\y2_r_reg[9]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[9] 
       (.C(clk),
        .CE(\y2_r_reg[0]_0 ),
        .D(\y_pos_reg_n_0_[9] ),
        .Q(\y2_r_reg[9]_0 [9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \y_pos[0]_i_1__0 
       (.I0(\y_pos_reg_n_0_[0] ),
        .O(y_pos[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_pos[1]_i_1__0 
       (.I0(\y_pos_reg_n_0_[1] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .O(y_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_pos[2]_i_1__0 
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .O(y_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_pos[3]_i_1__0 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[2] ),
        .O(y_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_pos[4]_i_1 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .I3(\y_pos_reg_n_0_[3] ),
        .I4(\y_pos_reg_n_0_[4] ),
        .O(y_pos[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_pos[5]_i_1 
       (.I0(\y_pos_reg_n_0_[5] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[2] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[4] ),
        .O(y_pos[5]));
  LUT6 #(
    .INIT(64'hA2AAAAAA08000000)) 
    \y_pos[6]_i_1__0 
       (.I0(\y_pos[9]_i_5__0_n_0 ),
        .I1(\y_pos_reg_n_0_[5] ),
        .I2(\y_pos[6]_i_2_n_0 ),
        .I3(\y_pos_reg_n_0_[3] ),
        .I4(\y_pos_reg_n_0_[4] ),
        .I5(\y_pos_reg_n_0_[6] ),
        .O(y_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \y_pos[6]_i_2 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .O(\y_pos[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \y_pos[7]_i_1__0 
       (.I0(\y_pos[9]_i_5__0_n_0 ),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y_pos[8]_i_2_n_0 ),
        .I3(\y_pos_reg_n_0_[5] ),
        .I4(\y_pos_reg_n_0_[7] ),
        .O(y_pos[7]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \y_pos[8]_i_1__0 
       (.I0(\y_pos[9]_i_5__0_n_0 ),
        .I1(\y_pos_reg_n_0_[5] ),
        .I2(\y_pos[8]_i_2_n_0 ),
        .I3(\y_pos_reg_n_0_[6] ),
        .I4(\y_pos_reg_n_0_[7] ),
        .I5(\y_pos_reg_n_0_[8] ),
        .O(y_pos[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \y_pos[8]_i_2 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[3] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[0] ),
        .O(\y_pos[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \y_pos[9]_i_1 
       (.I0(\x_pos_reg[0]_0 ),
        .I1(\y_pos[9]_i_3__1_n_0 ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(\x_pos_reg_n_0_[10] ),
        .I4(\x_pos_reg_n_0_[6] ),
        .I5(\x_pos[9]_i_2_n_0 ),
        .O(\y_pos[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F800000)) 
    \y_pos[9]_i_2__0 
       (.I0(\y_pos[9]_i_4__0_n_0 ),
        .I1(\y_pos_reg_n_0_[8] ),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(\y_pos_reg_n_0_[9] ),
        .I4(\y_pos[9]_i_5__0_n_0 ),
        .O(y_pos[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \y_pos[9]_i_3__1 
       (.I0(\x_pos_reg_n_0_[8] ),
        .I1(\x_pos_reg_n_0_[9] ),
        .O(\y_pos[9]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \y_pos[9]_i_4__0 
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos_reg_n_0_[3] ),
        .I3(\y_pos[6]_i_2_n_0 ),
        .I4(\y_pos_reg_n_0_[5] ),
        .O(\y_pos[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \y_pos[9]_i_5__0 
       (.I0(\y_pos[9]_i_6__0_n_0 ),
        .I1(\y_pos[9]_i_7__0_n_0 ),
        .I2(\y_pos_reg_n_0_[4] ),
        .I3(\y_pos_reg_n_0_[5] ),
        .I4(\y_pos_reg_n_0_[2] ),
        .I5(\y_pos_reg_n_0_[1] ),
        .O(\y_pos[9]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h77F7F7F7FFFFFFFF)) 
    \y_pos[9]_i_6__0 
       (.I0(\y_pos_reg_n_0_[8] ),
        .I1(\y_pos_reg_n_0_[7] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .I3(\y_pos_reg_n_0_[0] ),
        .I4(\y_pos_reg_n_0_[1] ),
        .I5(\y_pos_reg_n_0_[9] ),
        .O(\y_pos[9]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF70FF70FF70FF)) 
    \y_pos[9]_i_7__0 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(\y_pos_reg_n_0_[8] ),
        .I4(\y_pos_reg_n_0_[7] ),
        .I5(\y_pos_reg_n_0_[6] ),
        .O(\y_pos[9]_i_7__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[0] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[0]),
        .Q(\y_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[1] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[1]),
        .Q(\y_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[2] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[2]),
        .Q(\y_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[3] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[3]),
        .Q(\y_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[4] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[4]),
        .Q(\y_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[5] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[5]),
        .Q(\y_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[6] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[6]),
        .Q(\y_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[7] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[7]),
        .Q(\y_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[8] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[8]),
        .Q(\y_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[9] 
       (.C(clk),
        .CE(\y_pos[9]_i_1_n_0 ),
        .D(y_pos[9]),
        .Q(\y_pos_reg_n_0_[9] ),
        .R(vsync_ero));
endmodule

(* ORIG_REF_NAME = "c_addsub_0" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_c_addsub_0
   (A,
    B,
    CE,
    S);
  input [10:0]A;
  input [31:0]B;
  input CE;
  output [31:0]S;


endmodule

(* ORIG_REF_NAME = "centroid" *) 
module hdmi_vga_vp_0_0_centroid
   (S,
    \y_sc_r_reg[9]_0 ,
    \x_sc_r_reg[9]_0 ,
    \x_sc_r_reg[10]_0 ,
    \val_reg[26] ,
    \r_pix[23]_i_12 ,
    \val_reg[26]_0 ,
    A,
    E,
    clk,
    vsync_ero,
    prev_vsync,
    Q,
    \pixel_out4_inferred__0/i__carry ,
    \r_pix_reg[23] ,
    \r_pix_reg[23]_0 ,
    \r_pix_reg[7] ,
    sw,
    \r_pix_reg[7]_0 ,
    \r_pix_reg[23]_1 ,
    \r_pix_reg[7]_1 ,
    \r_pix_reg[7]_2 ,
    \r_pix[23]_i_10_0 ,
    \r_pix[23]_i_4_0 ,
    CO,
    \r_pix[23]_i_10_1 ,
    \x_pos_reg[0]_0 ,
    SR);
  output [3:0]S;
  output [9:0]\y_sc_r_reg[9]_0 ;
  output [3:0]\x_sc_r_reg[9]_0 ;
  output [10:0]\x_sc_r_reg[10]_0 ;
  output \val_reg[26] ;
  output \r_pix[23]_i_12 ;
  output \val_reg[26]_0 ;
  input [0:0]A;
  input [0:0]E;
  input clk;
  input vsync_ero;
  input prev_vsync;
  input [9:0]Q;
  input [10:0]\pixel_out4_inferred__0/i__carry ;
  input \r_pix_reg[23] ;
  input \r_pix_reg[23]_0 ;
  input \r_pix_reg[7] ;
  input [0:0]sw;
  input \r_pix_reg[7]_0 ;
  input \r_pix_reg[23]_1 ;
  input \r_pix_reg[7]_1 ;
  input \r_pix_reg[7]_2 ;
  input [5:0]\r_pix[23]_i_10_0 ;
  input \r_pix[23]_i_4_0 ;
  input [0:0]CO;
  input [0:0]\r_pix[23]_i_10_1 ;
  input [0:0]\x_pos_reg[0]_0 ;
  input [0:0]SR;

  wire [0:0]A;
  wire [0:0]CO;
  wire [0:0]E;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire clk;
  wire div_y_n_0;
  wire div_y_n_1;
  wire div_y_n_10;
  wire div_y_n_2;
  wire div_y_n_3;
  wire div_y_n_4;
  wire div_y_n_5;
  wire div_y_n_6;
  wire div_y_n_7;
  wire div_y_n_8;
  wire div_y_n_9;
  wire [19:0]m00;
  wire [31:0]m01;
  wire [31:0]m10;
  wire [10:0]\pixel_out4_inferred__0/i__carry ;
  wire prev_vsync;
  wire [5:0]\r_pix[23]_i_10_0 ;
  wire [0:0]\r_pix[23]_i_10_1 ;
  wire \r_pix[23]_i_10_n_0 ;
  wire \r_pix[23]_i_12 ;
  wire \r_pix[23]_i_15_n_0 ;
  wire \r_pix[23]_i_4_0 ;
  wire \r_pix_reg[23] ;
  wire \r_pix_reg[23]_0 ;
  wire \r_pix_reg[23]_1 ;
  wire \r_pix_reg[7] ;
  wire \r_pix_reg[7]_0 ;
  wire \r_pix_reg[7]_1 ;
  wire \r_pix_reg[7]_2 ;
  wire [10:0]result_reg;
  wire rv_reg;
  wire [0:0]sw;
  wire \val_reg[26] ;
  wire \val_reg[26]_0 ;
  wire vsync_ero;
  wire [10:0]x_pos;
  wire \x_pos[10]_i_2__1_n_0 ;
  wire \x_pos[10]_i_3__1_n_0 ;
  wire \x_pos[5]_i_1__4_n_0 ;
  wire [0:0]\x_pos_reg[0]_0 ;
  wire \x_pos_reg_n_0_[0] ;
  wire \x_pos_reg_n_0_[10] ;
  wire \x_pos_reg_n_0_[1] ;
  wire \x_pos_reg_n_0_[2] ;
  wire \x_pos_reg_n_0_[3] ;
  wire \x_pos_reg_n_0_[4] ;
  wire \x_pos_reg_n_0_[5] ;
  wire \x_pos_reg_n_0_[6] ;
  wire \x_pos_reg_n_0_[7] ;
  wire \x_pos_reg_n_0_[8] ;
  wire \x_pos_reg_n_0_[9] ;
  wire [10:0]\x_sc_r_reg[10]_0 ;
  wire [3:0]\x_sc_r_reg[9]_0 ;
  wire [9:0]y_pos;
  wire \y_pos[9]_i_1__3_n_0 ;
  wire \y_pos[9]_i_3__3_n_0 ;
  wire \y_pos[9]_i_4__4_n_0 ;
  wire \y_pos_reg_n_0_[0] ;
  wire \y_pos_reg_n_0_[1] ;
  wire \y_pos_reg_n_0_[2] ;
  wire \y_pos_reg_n_0_[3] ;
  wire \y_pos_reg_n_0_[4] ;
  wire \y_pos_reg_n_0_[5] ;
  wire \y_pos_reg_n_0_[6] ;
  wire \y_pos_reg_n_0_[7] ;
  wire \y_pos_reg_n_0_[8] ;
  wire \y_pos_reg_n_0_[9] ;
  wire [9:0]\y_sc_r_reg[9]_0 ;

  hdmi_vga_vp_0_0_accumulator__xdcDup__4 acc_m00
       (.A(A),
        .E(E),
        .Q(m00),
        .SR(SR),
        .clk(clk));
  hdmi_vga_vp_0_0_accumulator acc_m01
       (.E(E),
        .Q({\y_pos_reg_n_0_[9] ,\y_pos_reg_n_0_[8] ,\y_pos_reg_n_0_[7] ,\y_pos_reg_n_0_[6] ,\y_pos_reg_n_0_[5] ,\y_pos_reg_n_0_[4] ,\y_pos_reg_n_0_[3] ,\y_pos_reg_n_0_[2] ,\y_pos_reg_n_0_[1] ,\y_pos_reg_n_0_[0] }),
        .SR(SR),
        .clk(clk),
        .\val_reg[31] (m01));
  hdmi_vga_vp_0_0_accumulator__xdcDup__5 acc_m10
       (.E(E),
        .Q({\x_pos_reg_n_0_[10] ,\x_pos_reg_n_0_[9] ,\x_pos_reg_n_0_[8] ,\x_pos_reg_n_0_[7] ,\x_pos_reg_n_0_[6] ,\x_pos_reg_n_0_[5] ,\x_pos_reg_n_0_[4] ,\x_pos_reg_n_0_[3] ,\x_pos_reg_n_0_[2] ,\x_pos_reg_n_0_[1] ,\x_pos_reg_n_0_[0] }),
        .SR(SR),
        .clk(clk),
        .\val_reg[31] (m10));
  hdmi_vga_vp_0_0_divider_32_20__xdcDup__3 div_x
       (.D(m10),
        .E(rv_reg),
        .Q(result_reg),
        .clk(clk),
        .\divisor_reg_reg[19]_0 (m00),
        .prev_vsync(prev_vsync),
        .vsync_ero(vsync_ero));
  hdmi_vga_vp_0_0_divider_32_20 div_y
       (.D(m01),
        .E(div_y_n_0),
        .Q({div_y_n_1,div_y_n_2,div_y_n_3,div_y_n_4,div_y_n_5,div_y_n_6,div_y_n_7,div_y_n_8,div_y_n_9,div_y_n_10}),
        .clk(clk),
        .\divisor_reg_reg[19]_0 (m00),
        .prev_vsync(prev_vsync),
        .vsync_ero(vsync_ero));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1__3
       (.I0(\x_sc_r_reg[10]_0 [9]),
        .I1(\pixel_out4_inferred__0/i__carry [9]),
        .I2(\x_sc_r_reg[10]_0 [10]),
        .I3(\pixel_out4_inferred__0/i__carry [10]),
        .O(\x_sc_r_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__5
       (.I0(\x_sc_r_reg[10]_0 [6]),
        .I1(\pixel_out4_inferred__0/i__carry [6]),
        .I2(\pixel_out4_inferred__0/i__carry [7]),
        .I3(\x_sc_r_reg[10]_0 [7]),
        .I4(\pixel_out4_inferred__0/i__carry [8]),
        .I5(\x_sc_r_reg[10]_0 [8]),
        .O(\x_sc_r_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__5
       (.I0(\x_sc_r_reg[10]_0 [4]),
        .I1(\pixel_out4_inferred__0/i__carry [4]),
        .I2(\pixel_out4_inferred__0/i__carry [3]),
        .I3(\x_sc_r_reg[10]_0 [3]),
        .I4(\pixel_out4_inferred__0/i__carry [5]),
        .I5(\x_sc_r_reg[10]_0 [5]),
        .O(\x_sc_r_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__5
       (.I0(\x_sc_r_reg[10]_0 [2]),
        .I1(\pixel_out4_inferred__0/i__carry [2]),
        .I2(\pixel_out4_inferred__0/i__carry [0]),
        .I3(\x_sc_r_reg[10]_0 [0]),
        .I4(\pixel_out4_inferred__0/i__carry [1]),
        .I5(\x_sc_r_reg[10]_0 [1]),
        .O(\x_sc_r_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    pixel_out4_carry_i_1__0
       (.I0(\y_sc_r_reg[9]_0 [9]),
        .I1(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out4_carry_i_2__0
       (.I0(Q[8]),
        .I1(\y_sc_r_reg[9]_0 [8]),
        .I2(\y_sc_r_reg[9]_0 [6]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\y_sc_r_reg[9]_0 [7]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out4_carry_i_3__0
       (.I0(Q[3]),
        .I1(\y_sc_r_reg[9]_0 [3]),
        .I2(\y_sc_r_reg[9]_0 [4]),
        .I3(Q[4]),
        .I4(\y_sc_r_reg[9]_0 [5]),
        .I5(Q[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out4_carry_i_4__0
       (.I0(Q[1]),
        .I1(\y_sc_r_reg[9]_0 [1]),
        .I2(Q[2]),
        .I3(\y_sc_r_reg[9]_0 [2]),
        .I4(\y_sc_r_reg[9]_0 [0]),
        .I5(Q[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF75550000)) 
    \r_pix[23]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\r_pix[23]_i_12 ),
        .I2(\r_pix_reg[23]_0 ),
        .I3(\r_pix_reg[7] ),
        .I4(sw),
        .I5(\r_pix_reg[23]_1 ),
        .O(\val_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \r_pix[23]_i_10 
       (.I0(\r_pix[23]_i_15_n_0 ),
        .I1(\r_pix[23]_i_10_0 [2]),
        .I2(\r_pix[23]_i_10_0 [4]),
        .I3(\r_pix[23]_i_10_0 [0]),
        .I4(\r_pix[23]_i_10_0 [3]),
        .I5(\r_pix[23]_i_4_0 ),
        .O(\r_pix[23]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFF1)) 
    \r_pix[23]_i_15 
       (.I0(CO),
        .I1(\r_pix[23]_i_10_1 ),
        .I2(\r_pix[23]_i_10_0 [1]),
        .I3(\r_pix[23]_i_10_0 [5]),
        .O(\r_pix[23]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hAE)) 
    \r_pix[23]_i_4 
       (.I0(\r_pix[23]_i_10_n_0 ),
        .I1(\r_pix_reg[7]_1 ),
        .I2(\r_pix_reg[7]_2 ),
        .O(\r_pix[23]_i_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF75550000)) 
    \r_pix[7]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\r_pix[23]_i_12 ),
        .I2(\r_pix_reg[23]_0 ),
        .I3(\r_pix_reg[7] ),
        .I4(sw),
        .I5(\r_pix_reg[7]_0 ),
        .O(\val_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \x_pos[0]_i_1__3 
       (.I0(\x_pos_reg_n_0_[0] ),
        .O(x_pos[0]));
  LUT6 #(
    .INIT(64'hFFDFFFEF00200000)) 
    \x_pos[10]_i_1__3 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos[10]_i_2__1_n_0 ),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(\x_pos[10]_i_3__1_n_0 ),
        .I4(\x_pos_reg_n_0_[8] ),
        .I5(\x_pos_reg_n_0_[10] ),
        .O(x_pos[10]));
  LUT2 #(
    .INIT(4'h7)) 
    \x_pos[10]_i_2__1 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .O(\x_pos[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \x_pos[10]_i_3__1 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .I4(\x_pos_reg_n_0_[4] ),
        .O(\x_pos[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[1]_i_1__3 
       (.I0(\x_pos_reg_n_0_[1] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .O(x_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_pos[2]_i_1__1 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .O(x_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_pos[3]_i_1__2 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .O(x_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_pos[4]_i_1__3 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .O(x_pos[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_pos[5]_i_1__4 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[4] ),
        .I2(\x_pos_reg_n_0_[2] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[0] ),
        .I5(\x_pos_reg_n_0_[3] ),
        .O(\x_pos[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \x_pos[6]_i_1__1 
       (.I0(\x_pos[10]_i_3__1_n_0 ),
        .I1(\x_pos_reg_n_0_[5] ),
        .I2(\x_pos_reg_n_0_[6] ),
        .O(x_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \x_pos[7]_i_1__2 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos[10]_i_3__1_n_0 ),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(\x_pos_reg_n_0_[6] ),
        .O(x_pos[7]));
  LUT6 #(
    .INIT(64'hFFFFF0FF00000B00)) 
    \x_pos[8]_i_1__3 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[10] ),
        .I2(\x_pos[10]_i_2__1_n_0 ),
        .I3(\x_pos_reg_n_0_[5] ),
        .I4(\x_pos[10]_i_3__1_n_0 ),
        .I5(\x_pos_reg_n_0_[8] ),
        .O(x_pos[8]));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \x_pos[9]_i_1__3 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(\x_pos_reg_n_0_[5] ),
        .I4(\x_pos[10]_i_3__1_n_0 ),
        .I5(\x_pos_reg_n_0_[8] ),
        .O(x_pos[9]));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[0] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[0]),
        .Q(\x_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[10] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[10]),
        .Q(\x_pos_reg_n_0_[10] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[1] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[1]),
        .Q(\x_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[2] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[2]),
        .Q(\x_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[3] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[3]),
        .Q(\x_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[4] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[4]),
        .Q(\x_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[5] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(\x_pos[5]_i_1__4_n_0 ),
        .Q(\x_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[6] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[6]),
        .Q(\x_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[7] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[7]),
        .Q(\x_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[8] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[8]),
        .Q(\x_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[9] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[9]),
        .Q(\x_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[0] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[0]),
        .Q(\x_sc_r_reg[10]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[10] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[10]),
        .Q(\x_sc_r_reg[10]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[1] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[1]),
        .Q(\x_sc_r_reg[10]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[2] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[2]),
        .Q(\x_sc_r_reg[10]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[3] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[3]),
        .Q(\x_sc_r_reg[10]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[4] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[4]),
        .Q(\x_sc_r_reg[10]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[5] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[5]),
        .Q(\x_sc_r_reg[10]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[6] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[6]),
        .Q(\x_sc_r_reg[10]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[7] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[7]),
        .Q(\x_sc_r_reg[10]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[8] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[8]),
        .Q(\x_sc_r_reg[10]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[9] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[9]),
        .Q(\x_sc_r_reg[10]_0 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_pos[0]_i_1__4 
       (.I0(\y_pos_reg_n_0_[0] ),
        .O(y_pos[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_pos[1]_i_1__4 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .O(y_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_pos[2]_i_1__3 
       (.I0(\y_pos_reg_n_0_[1] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .O(y_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_pos[3]_i_1__3 
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(y_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_pos[4]_i_1__2 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[2] ),
        .I4(\y_pos_reg_n_0_[4] ),
        .O(y_pos[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_pos[5]_i_1__3 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[5] ),
        .O(y_pos[5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hAAAA1555)) 
    \y_pos[6]_i_1__4 
       (.I0(\y_pos[9]_i_4__4_n_0 ),
        .I1(\y_pos_reg_n_0_[7] ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos_reg_n_0_[9] ),
        .I4(\y_pos_reg_n_0_[6] ),
        .O(y_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFF0015AA)) 
    \y_pos[7]_i_1__4 
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(\y_pos_reg_n_0_[9] ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos_reg_n_0_[7] ),
        .I4(\y_pos[9]_i_4__4_n_0 ),
        .O(y_pos[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hF01CF0F0)) 
    \y_pos[8]_i_1__4 
       (.I0(\y_pos_reg_n_0_[9] ),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos[9]_i_4__4_n_0 ),
        .I4(\y_pos_reg_n_0_[7] ),
        .O(y_pos[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \y_pos[9]_i_1__3 
       (.I0(\y_pos[9]_i_3__3_n_0 ),
        .I1(\x_pos[10]_i_3__1_n_0 ),
        .I2(\x_pos_reg[0]_0 ),
        .O(\y_pos[9]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hDFDF2000)) 
    \y_pos[9]_i_2__4 
       (.I0(\y_pos_reg_n_0_[7] ),
        .I1(\y_pos[9]_i_4__4_n_0 ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos_reg_n_0_[6] ),
        .I4(\y_pos_reg_n_0_[9] ),
        .O(y_pos[9]));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \y_pos[9]_i_3__3 
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x_pos_reg_n_0_[7] ),
        .I2(\x_pos_reg_n_0_[9] ),
        .I3(\x_pos_reg_n_0_[5] ),
        .I4(\x_pos_reg_n_0_[8] ),
        .I5(\x_pos_reg_n_0_[10] ),
        .O(\y_pos[9]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_pos[9]_i_4__4 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[5] ),
        .O(\y_pos[9]_i_4__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[0] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[0]),
        .Q(\y_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[1] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[1]),
        .Q(\y_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[2] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[2]),
        .Q(\y_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[3] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[3]),
        .Q(\y_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[4] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[4]),
        .Q(\y_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[5] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[5]),
        .Q(\y_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[6] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[6]),
        .Q(\y_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[7] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[7]),
        .Q(\y_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[8] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[8]),
        .Q(\y_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[9] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__3_n_0 ),
        .D(y_pos[9]),
        .Q(\y_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[0] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_10),
        .Q(\y_sc_r_reg[9]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[1] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_9),
        .Q(\y_sc_r_reg[9]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[2] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_8),
        .Q(\y_sc_r_reg[9]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[3] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_7),
        .Q(\y_sc_r_reg[9]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[4] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_6),
        .Q(\y_sc_r_reg[9]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[5] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_5),
        .Q(\y_sc_r_reg[9]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[6] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_4),
        .Q(\y_sc_r_reg[9]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[7] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_3),
        .Q(\y_sc_r_reg[9]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[8] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_2),
        .Q(\y_sc_r_reg[9]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[9] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_1),
        .Q(\y_sc_r_reg[9]_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "centroid" *) 
module hdmi_vga_vp_0_0_centroid__xdcDup__1
   (SR,
    S,
    \x_sc_r_reg[9]_0 ,
    \val_reg[26] ,
    \val_reg[26]_0 ,
    \val_reg[26]_1 ,
    A,
    CE,
    clk,
    \val_reg[0] ,
    vsync_ero,
    prev_vsync,
    Q,
    \pixel_out2_inferred__0/i__carry ,
    \r_pix_reg[15] ,
    \r_pix_reg[15]_0 ,
    CO,
    \r_pix_reg[23] ,
    sw,
    \r_pix_reg[15]_1 ,
    \x_pos_reg[0]_0 );
  output [0:0]SR;
  output [3:0]S;
  output [3:0]\x_sc_r_reg[9]_0 ;
  output \val_reg[26] ;
  output \val_reg[26]_0 ;
  output \val_reg[26]_1 ;
  input [0:0]A;
  input CE;
  input clk;
  input [0:0]\val_reg[0] ;
  input vsync_ero;
  input prev_vsync;
  input [9:0]Q;
  input [10:0]\pixel_out2_inferred__0/i__carry ;
  input \r_pix_reg[15] ;
  input \r_pix_reg[15]_0 ;
  input [0:0]CO;
  input [0:0]\r_pix_reg[23] ;
  input [0:0]sw;
  input \r_pix_reg[15]_1 ;
  input [0:0]\x_pos_reg[0]_0 ;

  wire [0:0]A;
  wire CE;
  wire [0:0]CO;
  wire [9:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire clk;
  wire div_y_n_0;
  wire div_y_n_1;
  wire div_y_n_10;
  wire div_y_n_2;
  wire div_y_n_3;
  wire div_y_n_4;
  wire div_y_n_5;
  wire div_y_n_6;
  wire div_y_n_7;
  wire div_y_n_8;
  wire div_y_n_9;
  wire [19:0]m00;
  wire [31:0]m01;
  wire [31:0]m10;
  wire [10:0]\pixel_out2_inferred__0/i__carry ;
  wire prev_vsync;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[15]_0 ;
  wire \r_pix_reg[15]_1 ;
  wire [0:0]\r_pix_reg[23] ;
  wire [10:0]result_reg;
  wire rv_reg;
  wire [0:0]sw;
  wire [0:0]\val_reg[0] ;
  wire \val_reg[26] ;
  wire \val_reg[26]_0 ;
  wire \val_reg[26]_1 ;
  wire vsync_ero;
  wire [10:0]x_pos;
  wire \x_pos[10]_i_2_n_0 ;
  wire [0:0]\x_pos_reg[0]_0 ;
  wire \x_pos_reg_n_0_[0] ;
  wire \x_pos_reg_n_0_[10] ;
  wire \x_pos_reg_n_0_[1] ;
  wire \x_pos_reg_n_0_[2] ;
  wire \x_pos_reg_n_0_[3] ;
  wire \x_pos_reg_n_0_[4] ;
  wire \x_pos_reg_n_0_[5] ;
  wire \x_pos_reg_n_0_[6] ;
  wire \x_pos_reg_n_0_[7] ;
  wire \x_pos_reg_n_0_[8] ;
  wire \x_pos_reg_n_0_[9] ;
  wire [10:0]x_sc_r;
  wire [3:0]\x_sc_r_reg[9]_0 ;
  wire [9:0]y_pos;
  wire \y_pos[9]_i_1__1_n_0 ;
  wire \y_pos[9]_i_3_n_0 ;
  wire \y_pos[9]_i_4__3_n_0 ;
  wire \y_pos_reg_n_0_[0] ;
  wire \y_pos_reg_n_0_[1] ;
  wire \y_pos_reg_n_0_[2] ;
  wire \y_pos_reg_n_0_[3] ;
  wire \y_pos_reg_n_0_[4] ;
  wire \y_pos_reg_n_0_[5] ;
  wire \y_pos_reg_n_0_[6] ;
  wire \y_pos_reg_n_0_[7] ;
  wire \y_pos_reg_n_0_[8] ;
  wire \y_pos_reg_n_0_[9] ;
  wire [9:0]y_sc_r;

  hdmi_vga_vp_0_0_accumulator__xdcDup__1 acc_m00
       (.A(A),
        .CE(CE),
        .Q(m00),
        .SR(SR),
        .clk(clk));
  hdmi_vga_vp_0_0_accumulator__xdcDup__3 acc_m01
       (.CE(CE),
        .Q({\y_pos_reg_n_0_[9] ,\y_pos_reg_n_0_[8] ,\y_pos_reg_n_0_[7] ,\y_pos_reg_n_0_[6] ,\y_pos_reg_n_0_[5] ,\y_pos_reg_n_0_[4] ,\y_pos_reg_n_0_[3] ,\y_pos_reg_n_0_[2] ,\y_pos_reg_n_0_[1] ,\y_pos_reg_n_0_[0] }),
        .SR(SR),
        .clk(clk),
        .\val_reg[31] (m01));
  hdmi_vga_vp_0_0_accumulator__xdcDup__2 acc_m10
       (.CE(CE),
        .Q({\x_pos_reg_n_0_[10] ,\x_pos_reg_n_0_[9] ,\x_pos_reg_n_0_[8] ,\x_pos_reg_n_0_[7] ,\x_pos_reg_n_0_[6] ,\x_pos_reg_n_0_[5] ,\x_pos_reg_n_0_[4] ,\x_pos_reg_n_0_[3] ,\x_pos_reg_n_0_[2] ,\x_pos_reg_n_0_[1] ,\x_pos_reg_n_0_[0] }),
        .SR(SR),
        .clk(clk),
        .\val_reg[31] (m10));
  hdmi_vga_vp_0_0_divider_32_20__xdcDup__1 div_x
       (.D(m10),
        .E(rv_reg),
        .Q(result_reg),
        .clk(clk),
        .\divisor_reg_reg[19]_0 (m00),
        .prev_vsync(prev_vsync),
        .vsync_ero(vsync_ero));
  hdmi_vga_vp_0_0_divider_32_20__xdcDup__2 div_y
       (.D(m01),
        .E(div_y_n_0),
        .Q({div_y_n_1,div_y_n_2,div_y_n_3,div_y_n_4,div_y_n_5,div_y_n_6,div_y_n_7,div_y_n_8,div_y_n_9,div_y_n_10}),
        .clk(clk),
        .\divisor_reg_reg[19]_0 (m00),
        .prev_vsync(prev_vsync),
        .vsync_ero(vsync_ero));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized4 dl_eof
       (.SR(SR),
        .clk(clk),
        .\val_reg[0] (\val_reg[0] ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1
       (.I0(x_sc_r[9]),
        .I1(\pixel_out2_inferred__0/i__carry [9]),
        .I2(x_sc_r[10]),
        .I3(\pixel_out2_inferred__0/i__carry [10]),
        .O(\x_sc_r_reg[9]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(x_sc_r[7]),
        .I1(\pixel_out2_inferred__0/i__carry [7]),
        .I2(\pixel_out2_inferred__0/i__carry [8]),
        .I3(x_sc_r[8]),
        .I4(\pixel_out2_inferred__0/i__carry [6]),
        .I5(x_sc_r[6]),
        .O(\x_sc_r_reg[9]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(x_sc_r[3]),
        .I1(\pixel_out2_inferred__0/i__carry [3]),
        .I2(\pixel_out2_inferred__0/i__carry [5]),
        .I3(x_sc_r[5]),
        .I4(\pixel_out2_inferred__0/i__carry [4]),
        .I5(x_sc_r[4]),
        .O(\x_sc_r_reg[9]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(x_sc_r[2]),
        .I1(\pixel_out2_inferred__0/i__carry [2]),
        .I2(\pixel_out2_inferred__0/i__carry [1]),
        .I3(x_sc_r[1]),
        .I4(\pixel_out2_inferred__0/i__carry [0]),
        .I5(x_sc_r[0]),
        .O(\x_sc_r_reg[9]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    pixel_out2_carry_i_1
       (.I0(y_sc_r[9]),
        .I1(Q[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out2_carry_i_2
       (.I0(Q[7]),
        .I1(y_sc_r[7]),
        .I2(y_sc_r[6]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(y_sc_r[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out2_carry_i_3
       (.I0(Q[4]),
        .I1(y_sc_r[4]),
        .I2(y_sc_r[3]),
        .I3(Q[3]),
        .I4(y_sc_r[5]),
        .I5(Q[5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out2_carry_i_4
       (.I0(y_sc_r[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(y_sc_r[2]),
        .I4(Q[1]),
        .I5(y_sc_r[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h8888000800000000)) 
    \r_pix[15]_i_3 
       (.I0(\r_pix_reg[15] ),
        .I1(\r_pix_reg[15]_0 ),
        .I2(CO),
        .I3(\r_pix_reg[23] ),
        .I4(sw),
        .I5(\r_pix_reg[15]_1 ),
        .O(\val_reg[26]_1 ));
  LUT6 #(
    .INIT(64'h8888AAA800000000)) 
    \r_pix[23]_i_6 
       (.I0(\r_pix_reg[15] ),
        .I1(\r_pix_reg[15]_0 ),
        .I2(CO),
        .I3(\r_pix_reg[23] ),
        .I4(sw),
        .I5(\r_pix_reg[15]_1 ),
        .O(\val_reg[26] ));
  LUT6 #(
    .INIT(64'h88880008AAAAAAAA)) 
    \r_pix[7]_i_3 
       (.I0(\r_pix_reg[15]_1 ),
        .I1(\r_pix_reg[15]_0 ),
        .I2(CO),
        .I3(\r_pix_reg[23] ),
        .I4(sw),
        .I5(\r_pix_reg[15] ),
        .O(\val_reg[26]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_pos[0]_i_1 
       (.I0(\x_pos_reg_n_0_[0] ),
        .O(x_pos[0]));
  LUT6 #(
    .INIT(64'hCCCC68CCCCCCCCCC)) 
    \x_pos[10]_i_1 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[10] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\x_pos_reg_n_0_[6] ),
        .I4(\x_pos[10]_i_2_n_0 ),
        .I5(\x_pos_reg_n_0_[7] ),
        .O(x_pos[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_pos[10]_i_2 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .I5(\x_pos_reg_n_0_[5] ),
        .O(\x_pos[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[1]_i_1 
       (.I0(\x_pos_reg_n_0_[1] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .O(x_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_pos[2]_i_1 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .O(x_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_pos[3]_i_1 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .O(x_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_pos[4]_i_1 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .O(x_pos[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_pos[5]_i_1 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[3] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[2] ),
        .I5(\x_pos_reg_n_0_[4] ),
        .O(x_pos[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \x_pos[6]_i_1__3 
       (.I0(\x_pos[10]_i_2_n_0 ),
        .I1(\x_pos_reg_n_0_[6] ),
        .O(x_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \x_pos[7]_i_1 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos[10]_i_2_n_0 ),
        .I2(\x_pos_reg_n_0_[6] ),
        .O(x_pos[7]));
  LUT6 #(
    .INIT(64'hF0F00BF0F0F0F0F0)) 
    \x_pos[8]_i_1 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[10] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\x_pos_reg_n_0_[7] ),
        .I4(\x_pos[10]_i_2_n_0 ),
        .I5(\x_pos_reg_n_0_[6] ),
        .O(x_pos[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \x_pos[9]_i_1 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[7] ),
        .I2(\x_pos[10]_i_2_n_0 ),
        .I3(\x_pos_reg_n_0_[6] ),
        .I4(\x_pos_reg_n_0_[8] ),
        .O(x_pos[9]));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[0] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[0]),
        .Q(\x_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[10] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[10]),
        .Q(\x_pos_reg_n_0_[10] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[1] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[1]),
        .Q(\x_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[2] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[2]),
        .Q(\x_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[3] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[3]),
        .Q(\x_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[4] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[4]),
        .Q(\x_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[5] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[5]),
        .Q(\x_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[6] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[6]),
        .Q(\x_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[7] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[7]),
        .Q(\x_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[8] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[8]),
        .Q(\x_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[9] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[9]),
        .Q(\x_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[0] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[0]),
        .Q(x_sc_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[10] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[10]),
        .Q(x_sc_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[1] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[1]),
        .Q(x_sc_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[2] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[2]),
        .Q(x_sc_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[3] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[3]),
        .Q(x_sc_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[4] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[4]),
        .Q(x_sc_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[5] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[5]),
        .Q(x_sc_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[6] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[6]),
        .Q(x_sc_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[7] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[7]),
        .Q(x_sc_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[8] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[8]),
        .Q(x_sc_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_sc_r_reg[9] 
       (.C(clk),
        .CE(rv_reg),
        .D(result_reg[9]),
        .Q(x_sc_r[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_pos[0]_i_1__3 
       (.I0(\y_pos_reg_n_0_[0] ),
        .O(y_pos[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_pos[1]_i_1__3 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .O(y_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \y_pos[2]_i_1__2 
       (.I0(\y_pos_reg_n_0_[1] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .O(y_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \y_pos[3]_i_1__2 
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(y_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_pos[4]_i_1__1 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[2] ),
        .I4(\y_pos_reg_n_0_[4] ),
        .O(y_pos[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \y_pos[5]_i_1__2 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[5] ),
        .O(y_pos[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAAAA1555)) 
    \y_pos[6]_i_1__3 
       (.I0(\y_pos[9]_i_4__3_n_0 ),
        .I1(\y_pos_reg_n_0_[7] ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos_reg_n_0_[9] ),
        .I4(\y_pos_reg_n_0_[6] ),
        .O(y_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFF0015AA)) 
    \y_pos[7]_i_1__3 
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(\y_pos_reg_n_0_[9] ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos_reg_n_0_[7] ),
        .I4(\y_pos[9]_i_4__3_n_0 ),
        .O(y_pos[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hF01CF0F0)) 
    \y_pos[8]_i_1__3 
       (.I0(\y_pos_reg_n_0_[9] ),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos[9]_i_4__3_n_0 ),
        .I4(\y_pos_reg_n_0_[7] ),
        .O(y_pos[8]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \y_pos[9]_i_1__1 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[10] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\y_pos[9]_i_3_n_0 ),
        .I4(\x_pos_reg[0]_0 ),
        .O(\y_pos[9]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hDFDF2000)) 
    \y_pos[9]_i_2__3 
       (.I0(\y_pos_reg_n_0_[7] ),
        .I1(\y_pos[9]_i_4__3_n_0 ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos_reg_n_0_[6] ),
        .I4(\y_pos_reg_n_0_[9] ),
        .O(y_pos[9]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \y_pos[9]_i_3 
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x_pos[10]_i_2_n_0 ),
        .I2(\x_pos_reg_n_0_[7] ),
        .O(\y_pos[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_pos[9]_i_4__3 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[5] ),
        .O(\y_pos[9]_i_4__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[0] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[0]),
        .Q(\y_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[1] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[1]),
        .Q(\y_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[2] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[2]),
        .Q(\y_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[3] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[3]),
        .Q(\y_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[4] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[4]),
        .Q(\y_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[5] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[5]),
        .Q(\y_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[6] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[6]),
        .Q(\y_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[7] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[7]),
        .Q(\y_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[8] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[8]),
        .Q(\y_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[9] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__1_n_0 ),
        .D(y_pos[9]),
        .Q(\y_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[0] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_10),
        .Q(y_sc_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[1] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_9),
        .Q(y_sc_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[2] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_8),
        .Q(y_sc_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[3] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_7),
        .Q(y_sc_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[4] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_6),
        .Q(y_sc_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[5] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_5),
        .Q(y_sc_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[6] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_4),
        .Q(y_sc_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[7] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_3),
        .Q(y_sc_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[8] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_2),
        .Q(y_sc_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y_sc_r_reg[9] 
       (.C(clk),
        .CE(div_y_n_0),
        .D(div_y_n_1),
        .Q(y_sc_r[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delayLineBRAM" *) (* X_CORE_INFO = "blk_mem_gen_v8_4_7,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_delayLineBRAM
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* syn_isclock = "1" *) input clka;
  input [0:0]wea;
  input [10:0]addra;
  input [27:0]dina;
  output [27:0]douta;


endmodule

(* ORIG_REF_NAME = "delayLinieBRAM_WP" *) 
module hdmi_vga_vp_0_0_delayLinieBRAM_WP
   (douta,
    clk,
    dina);
  output [8:0]douta;
  input clk;
  input [26:0]dina;

  wire clk;
  wire [26:0]\delay_w[2][0]_1 ;
  wire [26:0]dina;
  wire [8:0]douta;
  wire position0_carry__0_i_1__0_n_0;
  wire position0_carry__0_n_3;
  wire position0_carry_i_1__0_n_0;
  wire position0_carry_i_2__0_n_0;
  wire position0_carry_i_3__0_n_0;
  wire position0_carry_i_4__0_n_0;
  wire position0_carry_n_0;
  wire position0_carry_n_1;
  wire position0_carry_n_2;
  wire position0_carry_n_3;
  wire \position[0]_i_2__0_n_0 ;
  wire [10:0]position_reg;
  wire \position_reg[0]_i_1__0_n_0 ;
  wire \position_reg[0]_i_1__0_n_1 ;
  wire \position_reg[0]_i_1__0_n_2 ;
  wire \position_reg[0]_i_1__0_n_3 ;
  wire \position_reg[0]_i_1__0_n_4 ;
  wire \position_reg[0]_i_1__0_n_5 ;
  wire \position_reg[0]_i_1__0_n_6 ;
  wire \position_reg[0]_i_1__0_n_7 ;
  wire \position_reg[12]_i_1__0_n_7 ;
  wire \position_reg[4]_i_1__0_n_0 ;
  wire \position_reg[4]_i_1__0_n_1 ;
  wire \position_reg[4]_i_1__0_n_2 ;
  wire \position_reg[4]_i_1__0_n_3 ;
  wire \position_reg[4]_i_1__0_n_4 ;
  wire \position_reg[4]_i_1__0_n_5 ;
  wire \position_reg[4]_i_1__0_n_6 ;
  wire \position_reg[4]_i_1__0_n_7 ;
  wire \position_reg[8]_i_1__0_n_0 ;
  wire \position_reg[8]_i_1__0_n_1 ;
  wire \position_reg[8]_i_1__0_n_2 ;
  wire \position_reg[8]_i_1__0_n_3 ;
  wire \position_reg[8]_i_1__0_n_4 ;
  wire \position_reg[8]_i_1__0_n_5 ;
  wire \position_reg[8]_i_1__0_n_6 ;
  wire \position_reg[8]_i_1__0_n_7 ;
  wire [12:11]position_reg__0;
  wire [27:27]NLW_BRAM_douta_UNCONNECTED;
  wire [3:0]NLW_position0_carry_O_UNCONNECTED;
  wire [3:1]NLW_position0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_position0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_position_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_position_reg[12]_i_1__0_O_UNCONNECTED ;

  (* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_delayLineBRAM BRAM
       (.addra(position_reg),
        .clka(clk),
        .dina({1'b0,dina}),
        .douta({NLW_BRAM_douta_UNCONNECTED[27],\delay_w[2][0]_1 [26:24],douta[8:1],\delay_w[2][0]_1 [15:3],douta[0],\delay_w[2][0]_1 [1:0]}),
        .wea(1'b1));
  CARRY4 position0_carry
       (.CI(1'b0),
        .CO({position0_carry_n_0,position0_carry_n_1,position0_carry_n_2,position0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry_O_UNCONNECTED[3:0]),
        .S({position0_carry_i_1__0_n_0,position0_carry_i_2__0_n_0,position0_carry_i_3__0_n_0,position0_carry_i_4__0_n_0}));
  CARRY4 position0_carry__0
       (.CI(position0_carry_n_0),
        .CO({NLW_position0_carry__0_CO_UNCONNECTED[3:1],position0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,position0_carry__0_i_1__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    position0_carry__0_i_1__0
       (.I0(position_reg__0[12]),
        .O(position0_carry__0_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_1__0
       (.I0(position_reg__0[11]),
        .I1(position_reg[9]),
        .I2(position_reg[10]),
        .O(position0_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_2__0
       (.I0(position_reg[8]),
        .I1(position_reg[7]),
        .I2(position_reg[6]),
        .O(position0_carry_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_3__0
       (.I0(position_reg[5]),
        .I1(position_reg[3]),
        .I2(position_reg[4]),
        .O(position0_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    position0_carry_i_4__0
       (.I0(position_reg[0]),
        .I1(position_reg[1]),
        .I2(position_reg[2]),
        .O(position0_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \position[0]_i_2__0 
       (.I0(position_reg[0]),
        .O(\position[0]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__0_n_7 ),
        .Q(position_reg[0]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\position_reg[0]_i_1__0_n_0 ,\position_reg[0]_i_1__0_n_1 ,\position_reg[0]_i_1__0_n_2 ,\position_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\position_reg[0]_i_1__0_n_4 ,\position_reg[0]_i_1__0_n_5 ,\position_reg[0]_i_1__0_n_6 ,\position_reg[0]_i_1__0_n_7 }),
        .S({position_reg[3:1],\position[0]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__0_n_5 ),
        .Q(position_reg[10]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__0_n_4 ),
        .Q(position_reg__0[11]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[12]_i_1__0_n_7 ),
        .Q(position_reg__0[12]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[12]_i_1__0 
       (.CI(\position_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_position_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_position_reg[12]_i_1__0_O_UNCONNECTED [3:1],\position_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,position_reg__0[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__0_n_6 ),
        .Q(position_reg[1]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__0_n_5 ),
        .Q(position_reg[2]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__0_n_4 ),
        .Q(position_reg[3]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__0_n_7 ),
        .Q(position_reg[4]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[4]_i_1__0 
       (.CI(\position_reg[0]_i_1__0_n_0 ),
        .CO({\position_reg[4]_i_1__0_n_0 ,\position_reg[4]_i_1__0_n_1 ,\position_reg[4]_i_1__0_n_2 ,\position_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[4]_i_1__0_n_4 ,\position_reg[4]_i_1__0_n_5 ,\position_reg[4]_i_1__0_n_6 ,\position_reg[4]_i_1__0_n_7 }),
        .S(position_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__0_n_6 ),
        .Q(position_reg[5]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__0_n_5 ),
        .Q(position_reg[6]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__0_n_4 ),
        .Q(position_reg[7]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__0_n_7 ),
        .Q(position_reg[8]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[8]_i_1__0 
       (.CI(\position_reg[4]_i_1__0_n_0 ),
        .CO({\position_reg[8]_i_1__0_n_0 ,\position_reg[8]_i_1__0_n_1 ,\position_reg[8]_i_1__0_n_2 ,\position_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[8]_i_1__0_n_4 ,\position_reg[8]_i_1__0_n_5 ,\position_reg[8]_i_1__0_n_6 ,\position_reg[8]_i_1__0_n_7 }),
        .S({position_reg__0[11],position_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__0_n_6 ),
        .Q(position_reg[9]),
        .R(position0_carry__0_n_3));
endmodule

(* ORIG_REF_NAME = "delayLinieBRAM_WP" *) 
module hdmi_vga_vp_0_0_delayLinieBRAM_WP__parameterized0
   (douta,
    clk,
    dina);
  output [13:0]douta;
  input clk;
  input [15:0]dina;

  wire BRAM_n_26;
  wire BRAM_n_27;
  wire clk;
  wire [15:0]dina;
  wire [13:0]douta;
  wire position0_carry__0_i_1__3_n_0;
  wire position0_carry__0_n_3;
  wire position0_carry_i_1__3_n_0;
  wire position0_carry_i_2__3_n_0;
  wire position0_carry_i_3__3_n_0;
  wire position0_carry_i_4__3_n_0;
  wire position0_carry_n_0;
  wire position0_carry_n_1;
  wire position0_carry_n_2;
  wire position0_carry_n_3;
  wire \position[0]_i_2__3_n_0 ;
  wire [10:0]position_reg;
  wire \position_reg[0]_i_1__3_n_0 ;
  wire \position_reg[0]_i_1__3_n_1 ;
  wire \position_reg[0]_i_1__3_n_2 ;
  wire \position_reg[0]_i_1__3_n_3 ;
  wire \position_reg[0]_i_1__3_n_4 ;
  wire \position_reg[0]_i_1__3_n_5 ;
  wire \position_reg[0]_i_1__3_n_6 ;
  wire \position_reg[0]_i_1__3_n_7 ;
  wire \position_reg[12]_i_1__3_n_7 ;
  wire \position_reg[4]_i_1__3_n_0 ;
  wire \position_reg[4]_i_1__3_n_1 ;
  wire \position_reg[4]_i_1__3_n_2 ;
  wire \position_reg[4]_i_1__3_n_3 ;
  wire \position_reg[4]_i_1__3_n_4 ;
  wire \position_reg[4]_i_1__3_n_5 ;
  wire \position_reg[4]_i_1__3_n_6 ;
  wire \position_reg[4]_i_1__3_n_7 ;
  wire \position_reg[8]_i_1__3_n_0 ;
  wire \position_reg[8]_i_1__3_n_1 ;
  wire \position_reg[8]_i_1__3_n_2 ;
  wire \position_reg[8]_i_1__3_n_3 ;
  wire \position_reg[8]_i_1__3_n_4 ;
  wire \position_reg[8]_i_1__3_n_5 ;
  wire \position_reg[8]_i_1__3_n_6 ;
  wire \position_reg[8]_i_1__3_n_7 ;
  wire [12:11]position_reg__0;
  wire [27:16]NLW_BRAM_douta_UNCONNECTED;
  wire [3:0]NLW_position0_carry_O_UNCONNECTED;
  wire [3:1]NLW_position0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_position0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_position_reg[12]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_position_reg[12]_i_1__3_O_UNCONNECTED ;

  (* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_delayLineBRAM BRAM
       (.addra(position_reg),
        .clka(clk),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .douta({NLW_BRAM_douta_UNCONNECTED[27:16],douta,BRAM_n_26,BRAM_n_27}),
        .wea(1'b1));
  CARRY4 position0_carry
       (.CI(1'b0),
        .CO({position0_carry_n_0,position0_carry_n_1,position0_carry_n_2,position0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry_O_UNCONNECTED[3:0]),
        .S({position0_carry_i_1__3_n_0,position0_carry_i_2__3_n_0,position0_carry_i_3__3_n_0,position0_carry_i_4__3_n_0}));
  CARRY4 position0_carry__0
       (.CI(position0_carry_n_0),
        .CO({NLW_position0_carry__0_CO_UNCONNECTED[3:1],position0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,position0_carry__0_i_1__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    position0_carry__0_i_1__3
       (.I0(position_reg__0[12]),
        .O(position0_carry__0_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    position0_carry_i_1__3
       (.I0(position_reg[9]),
        .I1(position_reg[10]),
        .I2(position_reg__0[11]),
        .O(position0_carry_i_1__3_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_2__3
       (.I0(position_reg[8]),
        .I1(position_reg[6]),
        .I2(position_reg[7]),
        .O(position0_carry_i_2__3_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    position0_carry_i_3__3
       (.I0(position_reg[3]),
        .I1(position_reg[5]),
        .I2(position_reg[4]),
        .O(position0_carry_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_4__3
       (.I0(position_reg[0]),
        .I1(position_reg[1]),
        .I2(position_reg[2]),
        .O(position0_carry_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \position[0]_i_2__3 
       (.I0(position_reg[0]),
        .O(\position[0]_i_2__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__3_n_7 ),
        .Q(position_reg[0]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[0]_i_1__3 
       (.CI(1'b0),
        .CO({\position_reg[0]_i_1__3_n_0 ,\position_reg[0]_i_1__3_n_1 ,\position_reg[0]_i_1__3_n_2 ,\position_reg[0]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\position_reg[0]_i_1__3_n_4 ,\position_reg[0]_i_1__3_n_5 ,\position_reg[0]_i_1__3_n_6 ,\position_reg[0]_i_1__3_n_7 }),
        .S({position_reg[3:1],\position[0]_i_2__3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__3_n_5 ),
        .Q(position_reg[10]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__3_n_4 ),
        .Q(position_reg__0[11]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[12]_i_1__3_n_7 ),
        .Q(position_reg__0[12]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[12]_i_1__3 
       (.CI(\position_reg[8]_i_1__3_n_0 ),
        .CO(\NLW_position_reg[12]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_position_reg[12]_i_1__3_O_UNCONNECTED [3:1],\position_reg[12]_i_1__3_n_7 }),
        .S({1'b0,1'b0,1'b0,position_reg__0[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__3_n_6 ),
        .Q(position_reg[1]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__3_n_5 ),
        .Q(position_reg[2]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__3_n_4 ),
        .Q(position_reg[3]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__3_n_7 ),
        .Q(position_reg[4]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[4]_i_1__3 
       (.CI(\position_reg[0]_i_1__3_n_0 ),
        .CO({\position_reg[4]_i_1__3_n_0 ,\position_reg[4]_i_1__3_n_1 ,\position_reg[4]_i_1__3_n_2 ,\position_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[4]_i_1__3_n_4 ,\position_reg[4]_i_1__3_n_5 ,\position_reg[4]_i_1__3_n_6 ,\position_reg[4]_i_1__3_n_7 }),
        .S(position_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__3_n_6 ),
        .Q(position_reg[5]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__3_n_5 ),
        .Q(position_reg[6]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__3_n_4 ),
        .Q(position_reg[7]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__3_n_7 ),
        .Q(position_reg[8]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[8]_i_1__3 
       (.CI(\position_reg[4]_i_1__3_n_0 ),
        .CO({\position_reg[8]_i_1__3_n_0 ,\position_reg[8]_i_1__3_n_1 ,\position_reg[8]_i_1__3_n_2 ,\position_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[8]_i_1__3_n_4 ,\position_reg[8]_i_1__3_n_5 ,\position_reg[8]_i_1__3_n_6 ,\position_reg[8]_i_1__3_n_7 }),
        .S({position_reg__0[11],position_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__3_n_6 ),
        .Q(position_reg[9]),
        .R(position0_carry__0_n_3));
endmodule

(* ORIG_REF_NAME = "delayLinieBRAM_WP" *) 
module hdmi_vga_vp_0_0_delayLinieBRAM_WP__parameterized0__xdcDup__1
   (douta,
    clk,
    dina);
  output [11:0]douta;
  input clk;
  input [15:0]dina;

  wire BRAM_n_24;
  wire BRAM_n_25;
  wire BRAM_n_26;
  wire BRAM_n_27;
  wire clk;
  wire [15:0]dina;
  wire [11:0]douta;
  wire position0_carry__0_i_1__1_n_0;
  wire position0_carry__0_n_3;
  wire position0_carry_i_1__1_n_0;
  wire position0_carry_i_2__1_n_0;
  wire position0_carry_i_3__1_n_0;
  wire position0_carry_i_4__1_n_0;
  wire position0_carry_n_0;
  wire position0_carry_n_1;
  wire position0_carry_n_2;
  wire position0_carry_n_3;
  wire \position[0]_i_2__1_n_0 ;
  wire [10:0]position_reg;
  wire \position_reg[0]_i_1__1_n_0 ;
  wire \position_reg[0]_i_1__1_n_1 ;
  wire \position_reg[0]_i_1__1_n_2 ;
  wire \position_reg[0]_i_1__1_n_3 ;
  wire \position_reg[0]_i_1__1_n_4 ;
  wire \position_reg[0]_i_1__1_n_5 ;
  wire \position_reg[0]_i_1__1_n_6 ;
  wire \position_reg[0]_i_1__1_n_7 ;
  wire \position_reg[12]_i_1__1_n_7 ;
  wire \position_reg[4]_i_1__1_n_0 ;
  wire \position_reg[4]_i_1__1_n_1 ;
  wire \position_reg[4]_i_1__1_n_2 ;
  wire \position_reg[4]_i_1__1_n_3 ;
  wire \position_reg[4]_i_1__1_n_4 ;
  wire \position_reg[4]_i_1__1_n_5 ;
  wire \position_reg[4]_i_1__1_n_6 ;
  wire \position_reg[4]_i_1__1_n_7 ;
  wire \position_reg[8]_i_1__1_n_0 ;
  wire \position_reg[8]_i_1__1_n_1 ;
  wire \position_reg[8]_i_1__1_n_2 ;
  wire \position_reg[8]_i_1__1_n_3 ;
  wire \position_reg[8]_i_1__1_n_4 ;
  wire \position_reg[8]_i_1__1_n_5 ;
  wire \position_reg[8]_i_1__1_n_6 ;
  wire \position_reg[8]_i_1__1_n_7 ;
  wire [12:11]position_reg__0;
  wire [27:16]NLW_BRAM_douta_UNCONNECTED;
  wire [3:0]NLW_position0_carry_O_UNCONNECTED;
  wire [3:1]NLW_position0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_position0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_position_reg[12]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_position_reg[12]_i_1__1_O_UNCONNECTED ;

  (* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2.2" *) 
  delayLineBRAM_HD384 BRAM
       (.addra(position_reg),
        .clka(clk),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .douta({NLW_BRAM_douta_UNCONNECTED[27:16],douta,BRAM_n_24,BRAM_n_25,BRAM_n_26,BRAM_n_27}),
        .wea(1'b1));
  CARRY4 position0_carry
       (.CI(1'b0),
        .CO({position0_carry_n_0,position0_carry_n_1,position0_carry_n_2,position0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry_O_UNCONNECTED[3:0]),
        .S({position0_carry_i_1__1_n_0,position0_carry_i_2__1_n_0,position0_carry_i_3__1_n_0,position0_carry_i_4__1_n_0}));
  CARRY4 position0_carry__0
       (.CI(position0_carry_n_0),
        .CO({NLW_position0_carry__0_CO_UNCONNECTED[3:1],position0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,position0_carry__0_i_1__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    position0_carry__0_i_1__1
       (.I0(position_reg__0[12]),
        .O(position0_carry__0_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    position0_carry_i_1__1
       (.I0(position_reg[9]),
        .I1(position_reg[10]),
        .I2(position_reg__0[11]),
        .O(position0_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_2__1
       (.I0(position_reg[8]),
        .I1(position_reg[6]),
        .I2(position_reg[7]),
        .O(position0_carry_i_2__1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    position0_carry_i_3__1
       (.I0(position_reg[3]),
        .I1(position_reg[5]),
        .I2(position_reg[4]),
        .O(position0_carry_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_4__1
       (.I0(position_reg[0]),
        .I1(position_reg[1]),
        .I2(position_reg[2]),
        .O(position0_carry_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \position[0]_i_2__1 
       (.I0(position_reg[0]),
        .O(\position[0]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__1_n_7 ),
        .Q(position_reg[0]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\position_reg[0]_i_1__1_n_0 ,\position_reg[0]_i_1__1_n_1 ,\position_reg[0]_i_1__1_n_2 ,\position_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\position_reg[0]_i_1__1_n_4 ,\position_reg[0]_i_1__1_n_5 ,\position_reg[0]_i_1__1_n_6 ,\position_reg[0]_i_1__1_n_7 }),
        .S({position_reg[3:1],\position[0]_i_2__1_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__1_n_5 ),
        .Q(position_reg[10]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__1_n_4 ),
        .Q(position_reg__0[11]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[12]_i_1__1_n_7 ),
        .Q(position_reg__0[12]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[12]_i_1__1 
       (.CI(\position_reg[8]_i_1__1_n_0 ),
        .CO(\NLW_position_reg[12]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_position_reg[12]_i_1__1_O_UNCONNECTED [3:1],\position_reg[12]_i_1__1_n_7 }),
        .S({1'b0,1'b0,1'b0,position_reg__0[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__1_n_6 ),
        .Q(position_reg[1]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__1_n_5 ),
        .Q(position_reg[2]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__1_n_4 ),
        .Q(position_reg[3]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__1_n_7 ),
        .Q(position_reg[4]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[4]_i_1__1 
       (.CI(\position_reg[0]_i_1__1_n_0 ),
        .CO({\position_reg[4]_i_1__1_n_0 ,\position_reg[4]_i_1__1_n_1 ,\position_reg[4]_i_1__1_n_2 ,\position_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[4]_i_1__1_n_4 ,\position_reg[4]_i_1__1_n_5 ,\position_reg[4]_i_1__1_n_6 ,\position_reg[4]_i_1__1_n_7 }),
        .S(position_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__1_n_6 ),
        .Q(position_reg[5]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__1_n_5 ),
        .Q(position_reg[6]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__1_n_4 ),
        .Q(position_reg[7]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__1_n_7 ),
        .Q(position_reg[8]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[8]_i_1__1 
       (.CI(\position_reg[4]_i_1__1_n_0 ),
        .CO({\position_reg[8]_i_1__1_n_0 ,\position_reg[8]_i_1__1_n_1 ,\position_reg[8]_i_1__1_n_2 ,\position_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[8]_i_1__1_n_4 ,\position_reg[8]_i_1__1_n_5 ,\position_reg[8]_i_1__1_n_6 ,\position_reg[8]_i_1__1_n_7 }),
        .S({position_reg__0[11],position_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__1_n_6 ),
        .Q(position_reg[9]),
        .R(position0_carry__0_n_3));
endmodule

(* ORIG_REF_NAME = "delayLinieBRAM_WP" *) 
module hdmi_vga_vp_0_0_delayLinieBRAM_WP__parameterized0__xdcDup__2
   (douta,
    clk,
    dina);
  output [13:0]douta;
  input clk;
  input [15:0]dina;

  wire BRAM_n_26;
  wire BRAM_n_27;
  wire clk;
  wire [15:0]dina;
  wire [13:0]douta;
  wire position0_carry__0_i_1__2_n_0;
  wire position0_carry__0_n_3;
  wire position0_carry_i_1__2_n_0;
  wire position0_carry_i_2__2_n_0;
  wire position0_carry_i_3__2_n_0;
  wire position0_carry_i_4__2_n_0;
  wire position0_carry_n_0;
  wire position0_carry_n_1;
  wire position0_carry_n_2;
  wire position0_carry_n_3;
  wire \position[0]_i_2__2_n_0 ;
  wire [10:0]position_reg;
  wire \position_reg[0]_i_1__2_n_0 ;
  wire \position_reg[0]_i_1__2_n_1 ;
  wire \position_reg[0]_i_1__2_n_2 ;
  wire \position_reg[0]_i_1__2_n_3 ;
  wire \position_reg[0]_i_1__2_n_4 ;
  wire \position_reg[0]_i_1__2_n_5 ;
  wire \position_reg[0]_i_1__2_n_6 ;
  wire \position_reg[0]_i_1__2_n_7 ;
  wire \position_reg[12]_i_1__2_n_7 ;
  wire \position_reg[4]_i_1__2_n_0 ;
  wire \position_reg[4]_i_1__2_n_1 ;
  wire \position_reg[4]_i_1__2_n_2 ;
  wire \position_reg[4]_i_1__2_n_3 ;
  wire \position_reg[4]_i_1__2_n_4 ;
  wire \position_reg[4]_i_1__2_n_5 ;
  wire \position_reg[4]_i_1__2_n_6 ;
  wire \position_reg[4]_i_1__2_n_7 ;
  wire \position_reg[8]_i_1__2_n_0 ;
  wire \position_reg[8]_i_1__2_n_1 ;
  wire \position_reg[8]_i_1__2_n_2 ;
  wire \position_reg[8]_i_1__2_n_3 ;
  wire \position_reg[8]_i_1__2_n_4 ;
  wire \position_reg[8]_i_1__2_n_5 ;
  wire \position_reg[8]_i_1__2_n_6 ;
  wire \position_reg[8]_i_1__2_n_7 ;
  wire [12:11]position_reg__0;
  wire [27:16]NLW_BRAM_douta_UNCONNECTED;
  wire [3:0]NLW_position0_carry_O_UNCONNECTED;
  wire [3:1]NLW_position0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_position0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_position_reg[12]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_position_reg[12]_i_1__2_O_UNCONNECTED ;

  (* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_delayLineBRAM BRAM
       (.addra(position_reg),
        .clka(clk),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .douta({NLW_BRAM_douta_UNCONNECTED[27:16],douta,BRAM_n_26,BRAM_n_27}),
        .wea(1'b1));
  CARRY4 position0_carry
       (.CI(1'b0),
        .CO({position0_carry_n_0,position0_carry_n_1,position0_carry_n_2,position0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry_O_UNCONNECTED[3:0]),
        .S({position0_carry_i_1__2_n_0,position0_carry_i_2__2_n_0,position0_carry_i_3__2_n_0,position0_carry_i_4__2_n_0}));
  CARRY4 position0_carry__0
       (.CI(position0_carry_n_0),
        .CO({NLW_position0_carry__0_CO_UNCONNECTED[3:1],position0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,position0_carry__0_i_1__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    position0_carry__0_i_1__2
       (.I0(position_reg__0[12]),
        .O(position0_carry__0_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    position0_carry_i_1__2
       (.I0(position_reg[9]),
        .I1(position_reg[10]),
        .I2(position_reg__0[11]),
        .O(position0_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_2__2
       (.I0(position_reg[8]),
        .I1(position_reg[6]),
        .I2(position_reg[7]),
        .O(position0_carry_i_2__2_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    position0_carry_i_3__2
       (.I0(position_reg[3]),
        .I1(position_reg[5]),
        .I2(position_reg[4]),
        .O(position0_carry_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_4__2
       (.I0(position_reg[0]),
        .I1(position_reg[1]),
        .I2(position_reg[2]),
        .O(position0_carry_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \position[0]_i_2__2 
       (.I0(position_reg[0]),
        .O(\position[0]_i_2__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__2_n_7 ),
        .Q(position_reg[0]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\position_reg[0]_i_1__2_n_0 ,\position_reg[0]_i_1__2_n_1 ,\position_reg[0]_i_1__2_n_2 ,\position_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\position_reg[0]_i_1__2_n_4 ,\position_reg[0]_i_1__2_n_5 ,\position_reg[0]_i_1__2_n_6 ,\position_reg[0]_i_1__2_n_7 }),
        .S({position_reg[3:1],\position[0]_i_2__2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__2_n_5 ),
        .Q(position_reg[10]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__2_n_4 ),
        .Q(position_reg__0[11]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[12]_i_1__2_n_7 ),
        .Q(position_reg__0[12]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[12]_i_1__2 
       (.CI(\position_reg[8]_i_1__2_n_0 ),
        .CO(\NLW_position_reg[12]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_position_reg[12]_i_1__2_O_UNCONNECTED [3:1],\position_reg[12]_i_1__2_n_7 }),
        .S({1'b0,1'b0,1'b0,position_reg__0[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__2_n_6 ),
        .Q(position_reg[1]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__2_n_5 ),
        .Q(position_reg[2]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1__2_n_4 ),
        .Q(position_reg[3]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__2_n_7 ),
        .Q(position_reg[4]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[4]_i_1__2 
       (.CI(\position_reg[0]_i_1__2_n_0 ),
        .CO({\position_reg[4]_i_1__2_n_0 ,\position_reg[4]_i_1__2_n_1 ,\position_reg[4]_i_1__2_n_2 ,\position_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[4]_i_1__2_n_4 ,\position_reg[4]_i_1__2_n_5 ,\position_reg[4]_i_1__2_n_6 ,\position_reg[4]_i_1__2_n_7 }),
        .S(position_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__2_n_6 ),
        .Q(position_reg[5]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__2_n_5 ),
        .Q(position_reg[6]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1__2_n_4 ),
        .Q(position_reg[7]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__2_n_7 ),
        .Q(position_reg[8]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[8]_i_1__2 
       (.CI(\position_reg[4]_i_1__2_n_0 ),
        .CO({\position_reg[8]_i_1__2_n_0 ,\position_reg[8]_i_1__2_n_1 ,\position_reg[8]_i_1__2_n_2 ,\position_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[8]_i_1__2_n_4 ,\position_reg[8]_i_1__2_n_5 ,\position_reg[8]_i_1__2_n_6 ,\position_reg[8]_i_1__2_n_7 }),
        .S({position_reg__0[11],position_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1__2_n_6 ),
        .Q(position_reg[9]),
        .R(position0_carry__0_n_3));
endmodule

(* ORIG_REF_NAME = "delayLinieBRAM_WP" *) 
module hdmi_vga_vp_0_0_delayLinieBRAM_WP__xdcDup__1
   (douta,
    clk,
    dina);
  output [26:0]douta;
  input clk;
  input [26:0]dina;

  wire clk;
  wire [26:0]dina;
  wire [26:0]douta;
  wire position0_carry__0_i_1_n_0;
  wire position0_carry__0_n_3;
  wire position0_carry_i_1_n_0;
  wire position0_carry_i_2_n_0;
  wire position0_carry_i_3_n_0;
  wire position0_carry_i_4_n_0;
  wire position0_carry_n_0;
  wire position0_carry_n_1;
  wire position0_carry_n_2;
  wire position0_carry_n_3;
  wire \position[0]_i_2_n_0 ;
  wire [10:0]position_reg;
  wire \position_reg[0]_i_1_n_0 ;
  wire \position_reg[0]_i_1_n_1 ;
  wire \position_reg[0]_i_1_n_2 ;
  wire \position_reg[0]_i_1_n_3 ;
  wire \position_reg[0]_i_1_n_4 ;
  wire \position_reg[0]_i_1_n_5 ;
  wire \position_reg[0]_i_1_n_6 ;
  wire \position_reg[0]_i_1_n_7 ;
  wire \position_reg[12]_i_1_n_7 ;
  wire \position_reg[4]_i_1_n_0 ;
  wire \position_reg[4]_i_1_n_1 ;
  wire \position_reg[4]_i_1_n_2 ;
  wire \position_reg[4]_i_1_n_3 ;
  wire \position_reg[4]_i_1_n_4 ;
  wire \position_reg[4]_i_1_n_5 ;
  wire \position_reg[4]_i_1_n_6 ;
  wire \position_reg[4]_i_1_n_7 ;
  wire \position_reg[8]_i_1_n_0 ;
  wire \position_reg[8]_i_1_n_1 ;
  wire \position_reg[8]_i_1_n_2 ;
  wire \position_reg[8]_i_1_n_3 ;
  wire \position_reg[8]_i_1_n_4 ;
  wire \position_reg[8]_i_1_n_5 ;
  wire \position_reg[8]_i_1_n_6 ;
  wire \position_reg[8]_i_1_n_7 ;
  wire [12:11]position_reg__0;
  wire [27:27]NLW_BRAM_douta_UNCONNECTED;
  wire [3:0]NLW_position0_carry_O_UNCONNECTED;
  wire [3:1]NLW_position0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_position0_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_position_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_position_reg[12]_i_1_O_UNCONNECTED ;

  (* x_core_info = "blk_mem_gen_v8_4_7,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_delayLineBRAM BRAM
       (.addra(position_reg),
        .clka(clk),
        .dina({1'b0,dina}),
        .douta({NLW_BRAM_douta_UNCONNECTED[27],douta}),
        .wea(1'b1));
  CARRY4 position0_carry
       (.CI(1'b0),
        .CO({position0_carry_n_0,position0_carry_n_1,position0_carry_n_2,position0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry_O_UNCONNECTED[3:0]),
        .S({position0_carry_i_1_n_0,position0_carry_i_2_n_0,position0_carry_i_3_n_0,position0_carry_i_4_n_0}));
  CARRY4 position0_carry__0
       (.CI(position0_carry_n_0),
        .CO({NLW_position0_carry__0_CO_UNCONNECTED[3:1],position0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_position0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,position0_carry__0_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    position0_carry__0_i_1
       (.I0(position_reg__0[12]),
        .O(position0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_1
       (.I0(position_reg__0[11]),
        .I1(position_reg[9]),
        .I2(position_reg[10]),
        .O(position0_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_2
       (.I0(position_reg[8]),
        .I1(position_reg[7]),
        .I2(position_reg[6]),
        .O(position0_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    position0_carry_i_3
       (.I0(position_reg[5]),
        .I1(position_reg[3]),
        .I2(position_reg[4]),
        .O(position0_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    position0_carry_i_4
       (.I0(position_reg[0]),
        .I1(position_reg[1]),
        .I2(position_reg[2]),
        .O(position0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \position[0]_i_2 
       (.I0(position_reg[0]),
        .O(\position[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1_n_7 ),
        .Q(position_reg[0]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\position_reg[0]_i_1_n_0 ,\position_reg[0]_i_1_n_1 ,\position_reg[0]_i_1_n_2 ,\position_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\position_reg[0]_i_1_n_4 ,\position_reg[0]_i_1_n_5 ,\position_reg[0]_i_1_n_6 ,\position_reg[0]_i_1_n_7 }),
        .S({position_reg[3:1],\position[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1_n_5 ),
        .Q(position_reg[10]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1_n_4 ),
        .Q(position_reg__0[11]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[12]_i_1_n_7 ),
        .Q(position_reg__0[12]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[12]_i_1 
       (.CI(\position_reg[8]_i_1_n_0 ),
        .CO(\NLW_position_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_position_reg[12]_i_1_O_UNCONNECTED [3:1],\position_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,position_reg__0[12]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1_n_6 ),
        .Q(position_reg[1]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1_n_5 ),
        .Q(position_reg[2]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[0]_i_1_n_4 ),
        .Q(position_reg[3]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1_n_7 ),
        .Q(position_reg[4]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[4]_i_1 
       (.CI(\position_reg[0]_i_1_n_0 ),
        .CO({\position_reg[4]_i_1_n_0 ,\position_reg[4]_i_1_n_1 ,\position_reg[4]_i_1_n_2 ,\position_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[4]_i_1_n_4 ,\position_reg[4]_i_1_n_5 ,\position_reg[4]_i_1_n_6 ,\position_reg[4]_i_1_n_7 }),
        .S(position_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1_n_6 ),
        .Q(position_reg[5]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1_n_5 ),
        .Q(position_reg[6]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[4]_i_1_n_4 ),
        .Q(position_reg[7]),
        .R(position0_carry__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1_n_7 ),
        .Q(position_reg[8]),
        .R(position0_carry__0_n_3));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \position_reg[8]_i_1 
       (.CI(\position_reg[4]_i_1_n_0 ),
        .CO({\position_reg[8]_i_1_n_0 ,\position_reg[8]_i_1_n_1 ,\position_reg[8]_i_1_n_2 ,\position_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\position_reg[8]_i_1_n_4 ,\position_reg[8]_i_1_n_5 ,\position_reg[8]_i_1_n_6 ,\position_reg[8]_i_1_n_7 }),
        .S({position_reg__0[11],position_reg[10:8]}));
  FDRE #(
    .INIT(1'b0)) 
    \position_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\position_reg[8]_i_1_n_6 ),
        .Q(position_reg[9]),
        .R(position0_carry__0_n_3));
endmodule

(* ORIG_REF_NAME = "dilation" *) 
module hdmi_vga_vp_0_0_dilation
   (dina,
    \i_no_async_controls.output_reg[8] ,
    r_de,
    pix_dil,
    clk,
    \val_reg[2] ,
    \val_reg[1] ,
    pixel_ycbcr,
    de_c,
    de_in,
    r_de_reg,
    r_de_reg_0,
    r_de_reg_1,
    r_de_reg_2,
    de_out,
    sw);
  output [3:0]dina;
  output \i_no_async_controls.output_reg[8] ;
  output r_de;
  output [0:0]pix_dil;
  input clk;
  input \val_reg[2] ;
  input [1:0]\val_reg[1] ;
  input [15:0]pixel_ycbcr;
  input de_c;
  input de_in;
  input r_de_reg;
  input r_de_reg_0;
  input r_de_reg_1;
  input r_de_reg_2;
  input de_out;
  input [2:0]sw;

  wire clk;
  wire context_valid;
  wire context_valid0;
  wire de_c;
  wire de_dil;
  wire de_in;
  wire de_out;
  wire [3:3]\delay_w[0][1]_7 ;
  wire [3:3]\delay_w[0][2]_8 ;
  wire [3:2]\delay_w[0][3]_9 ;
  wire [3:2]\delay_w[0][4]_3 ;
  wire [2:0]\delay_w[0][5]_4 ;
  wire [3:0]\delay_w[1][0]_2 ;
  wire [3:2]\delay_w[1][1]_19 ;
  wire [3:2]\delay_w[1][2]_20 ;
  wire [3:2]\delay_w[1][3]_21 ;
  wire [3:2]\delay_w[1][4]_22 ;
  wire [3:0]\delay_w[1][5]_11 ;
  wire [3:0]\delay_w[2][0]_1 ;
  wire [3:2]\delay_w[2][1]_16 ;
  wire [3:2]\delay_w[2][2]_17 ;
  wire [3:2]\delay_w[2][3]_18 ;
  wire [3:3]\delay_w[2][4]_5 ;
  wire [3:3]\delay_w[2][5]_6 ;
  wire [3:0]\delay_w[3][0]_0 ;
  wire [3:2]\delay_w[3][1]_12 ;
  wire [3:2]\delay_w[3][2]_13 ;
  wire [3:2]\delay_w[3][3]_14 ;
  wire [3:2]\delay_w[3][4]_15 ;
  wire [3:0]\delay_w[3][5]_10 ;
  wire [3:2]\delay_w[4][1]_23 ;
  wire [3:2]\delay_w[4][2]_24 ;
  wire [3:2]\delay_w[4][3]_25 ;
  wire [3:2]\delay_w[4][4]_26 ;
  wire [3:2]\delay_w[4][5]_27 ;
  wire dil;
  wire dil_i_1_n_0;
  wire dil_i_2_n_0;
  wire dil_i_3_n_0;
  wire dil_i_4_n_0;
  wire dil_i_5_n_0;
  wire [3:0]dina;
  wire \genblk1[0].genblk1[3].D_n_2 ;
  wire \genblk1[0].genblk1[3].D_n_3 ;
  wire \genblk1[1].genblk1[3].D_n_0 ;
  wire \genblk1[1].genblk1[3].D_n_1 ;
  wire \genblk1[1].genblk1[3].D_n_2 ;
  wire \genblk1[2].genblk1[0].D_n_0 ;
  wire \genblk1[2].genblk1[2].D_n_0 ;
  wire \genblk1[2].genblk1[3].D_n_1 ;
  wire \genblk1[2].genblk1[3].D_n_2 ;
  wire \genblk1[3].genblk1[3].D_n_0 ;
  wire \genblk1[3].genblk1[3].D_n_1 ;
  wire \i_no_async_controls.output_reg[8] ;
  wire longDelay_n_12;
  wire longDelay_n_13;
  wire [0:0]pix_dil;
  wire [15:0]pixel_ycbcr;
  wire r_de;
  wire r_de_reg;
  wire r_de_reg_0;
  wire r_de_reg_1;
  wire r_de_reg_2;
  wire [2:0]sw;
  wire [1:0]\val_reg[1] ;
  wire \val_reg[2] ;

  FDRE context_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(context_valid0),
        .Q(context_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    dil_i_1
       (.I0(dil_i_2_n_0),
        .I1(dil_i_3_n_0),
        .I2(\delay_w[0][1]_7 ),
        .I3(dil_i_4_n_0),
        .I4(dil_i_5_n_0),
        .O(dil_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dil_i_2
       (.I0(\delay_w[4][1]_23 [3]),
        .I1(\delay_w[3][5]_10 [3]),
        .I2(\delay_w[4][3]_25 [3]),
        .I3(\delay_w[4][2]_24 [3]),
        .I4(\delay_w[4][4]_26 [3]),
        .I5(\delay_w[4][5]_27 [3]),
        .O(dil_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dil_i_3
       (.I0(\delay_w[0][3]_9 [3]),
        .I1(\delay_w[0][2]_8 ),
        .I2(dina[3]),
        .I3(\delay_w[0][4]_3 [3]),
        .I4(\delay_w[1][1]_19 [3]),
        .I5(\delay_w[1][2]_20 [3]),
        .O(dil_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dil_i_4
       (.I0(\delay_w[1][4]_22 [3]),
        .I1(\delay_w[1][3]_21 [3]),
        .I2(\delay_w[2][1]_16 [3]),
        .I3(\delay_w[1][5]_11 [3]),
        .I4(\delay_w[2][2]_17 [3]),
        .I5(\delay_w[2][3]_18 [3]),
        .O(dil_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dil_i_5
       (.I0(\delay_w[2][5]_6 ),
        .I1(\delay_w[2][4]_5 ),
        .I2(\delay_w[3][2]_13 [3]),
        .I3(\delay_w[3][1]_12 [3]),
        .I4(\delay_w[3][3]_14 [3]),
        .I5(\delay_w[3][4]_15 [3]),
        .O(dil_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dil_reg
       (.C(clk),
        .CE(1'b1),
        .D(dil_i_1_n_0),
        .Q(dil),
        .R(1'b0));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized5_106 dl_sync
       (.clk(clk),
        .de_dil(de_dil),
        .\delay_w[2][3]_18 (\delay_w[2][3]_18 [2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_107 \genblk1[0].genblk1[0].D 
       (.clk(clk),
        .context_valid(context_valid),
        .\delay_w[0][1]_7 (\delay_w[0][1]_7 ),
        .dil(dil),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .pix_dil(pix_dil),
        .pixel_ycbcr(pixel_ycbcr));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_108 \genblk1[0].genblk1[1].D 
       (.clk(clk),
        .\delay_w[0][1]_7 (\delay_w[0][1]_7 ),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_109 \genblk1[0].genblk1[2].D 
       (.clk(clk),
        .de_c(de_c),
        .de_in(de_in),
        .de_out(de_out),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .r_de(r_de),
        .r_de_reg(r_de_reg),
        .r_de_reg_0(r_de_reg_0),
        .r_de_reg_1(r_de_reg_1),
        .r_de_reg_2(r_de_reg_2),
        .sw(sw),
        .\val_reg[2] (\val_reg[2] ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_110 \genblk1[0].genblk1[3].D 
       (.clk(clk),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .\delay_w[0][4]_3 (\delay_w[0][4]_3 ),
        .\val_reg[0] (\genblk1[0].genblk1[3].D_n_3 ),
        .\val_reg[1] (\genblk1[0].genblk1[3].D_n_2 ),
        .\val_reg[1]_0 (\val_reg[1] ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_111 \genblk1[0].genblk1[4].D 
       (.clk(clk),
        .\delay_w[0][4]_3 (\delay_w[0][4]_3 ),
        .dina({dina[3],\delay_w[0][5]_4 }),
        .\val_reg[0] (\genblk1[0].genblk1[3].D_n_3 ),
        .\val_reg[1] (\genblk1[0].genblk1[3].D_n_2 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_112 \genblk1[1].genblk1[0].D 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .douta(\delay_w[1][0]_2 [3:2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_113 \genblk1[1].genblk1[1].D 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_114 \genblk1[1].genblk1[2].D 
       (.clk(clk),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_115 \genblk1[1].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[1].genblk1[3].D_n_0 ),
        .clk_1(\genblk1[1].genblk1[3].D_n_1 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .\delay_w[2][2]_17 (\delay_w[2][2]_17 [2]),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 [2]),
        .douta(\delay_w[1][0]_2 [1:0]),
        .\val_reg[2] (\genblk1[1].genblk1[3].D_n_2 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_116 \genblk1[1].genblk1[4].D 
       (.clk(clk),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .dina(\delay_w[1][5]_11 ),
        .\val_reg[0] (\genblk1[1].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[1].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_117 \genblk1[2].genblk1[0].D 
       (.clk(clk),
        .de_c(de_c),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 [2]),
        .\delay_w[2][1]_16 (\delay_w[2][1]_16 ),
        .dina(dina[2]),
        .douta(\delay_w[2][0]_1 [3:2]),
        .\val_reg[2] (\genblk1[2].genblk1[0].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_118 \genblk1[2].genblk1[1].D 
       (.clk(clk),
        .\delay_w[2][1]_16 (\delay_w[2][1]_16 ),
        .\delay_w[2][2]_17 (\delay_w[2][2]_17 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_119 \genblk1[2].genblk1[2].D 
       (.clk(clk),
        .context_valid_r_i_3(\val_reg[2] ),
        .context_valid_r_reg(\genblk1[2].genblk1[0].D_n_0 ),
        .de_dil(de_dil),
        .\delay_w[0][4]_3 (\delay_w[0][4]_3 [2]),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 [2]),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 [2]),
        .\delay_w[2][2]_17 (\delay_w[2][2]_17 ),
        .\delay_w[2][3]_18 (\delay_w[2][3]_18 ),
        .\delay_w[3][1]_12 (\delay_w[3][1]_12 [2]),
        .\delay_w[3][3]_14 (\delay_w[3][3]_14 [2]),
        .dina({\delay_w[0][5]_4 [2],\delay_w[1][5]_11 [2]}),
        .\val_reg[2] (\genblk1[2].genblk1[2].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_120 \genblk1[2].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[2].genblk1[3].D_n_1 ),
        .clk_1(\genblk1[2].genblk1[3].D_n_2 ),
        .\delay_w[2][3]_18 (\delay_w[2][3]_18 [3]),
        .\delay_w[2][4]_5 (\delay_w[2][4]_5 ),
        .douta(\delay_w[2][0]_1 [1:0]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_121 \genblk1[2].genblk1[4].D 
       (.clk(clk),
        .de_dil(de_dil),
        .\delay_w[2][4]_5 (\delay_w[2][4]_5 ),
        .dina({\delay_w[2][5]_6 ,dina[2:0]}),
        .\val_reg[0] (\genblk1[2].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[2].genblk1[3].D_n_2 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_122 \genblk1[3].genblk1[0].D 
       (.clk(clk),
        .\delay_w[3][1]_12 (\delay_w[3][1]_12 ),
        .douta(\delay_w[3][0]_0 [3:2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_123 \genblk1[3].genblk1[1].D 
       (.clk(clk),
        .\delay_w[3][1]_12 (\delay_w[3][1]_12 ),
        .\delay_w[3][2]_13 (\delay_w[3][2]_13 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_124 \genblk1[3].genblk1[2].D 
       (.clk(clk),
        .\delay_w[3][2]_13 (\delay_w[3][2]_13 ),
        .\delay_w[3][3]_14 (\delay_w[3][3]_14 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_125 \genblk1[3].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[3].genblk1[3].D_n_0 ),
        .clk_1(\genblk1[3].genblk1[3].D_n_1 ),
        .\delay_w[3][3]_14 (\delay_w[3][3]_14 ),
        .\delay_w[3][4]_15 (\delay_w[3][4]_15 ),
        .douta(\delay_w[3][0]_0 [1:0]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_126 \genblk1[3].genblk1[4].D 
       (.clk(clk),
        .\delay_w[3][4]_15 (\delay_w[3][4]_15 ),
        .dina(\delay_w[3][5]_10 ),
        .\val_reg[0] (\genblk1[3].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[3].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_127 \genblk1[4].genblk1[0].D 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .douta({longDelay_n_12,longDelay_n_13}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_128 \genblk1[4].genblk1[1].D 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_129 \genblk1[4].genblk1[2].D 
       (.clk(clk),
        .context_valid0(context_valid0),
        .context_valid_r_reg(\genblk1[2].genblk1[2].D_n_0 ),
        .context_valid_r_reg_0(\genblk1[1].genblk1[3].D_n_2 ),
        .\delay_w[3][2]_13 (\delay_w[3][2]_13 [2]),
        .\delay_w[3][4]_15 (\delay_w[3][4]_15 [2]),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 [2]),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 [2]),
        .dina(\delay_w[3][5]_10 [2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_130 \genblk1[4].genblk1[3].D 
       (.clk(clk),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_131 \genblk1[4].genblk1[4].D 
       (.clk(clk),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 ));
  hdmi_vga_vp_0_0_delayLinieBRAM_WP__parameterized0__xdcDup__2 longDelay
       (.clk(clk),
        .dina({dina[3],\delay_w[0][5]_4 ,\delay_w[1][5]_11 ,\delay_w[2][5]_6 ,dina[2:0],\delay_w[3][5]_10 }),
        .douta({\delay_w[1][0]_2 ,\delay_w[2][0]_1 ,\delay_w[3][0]_0 ,longDelay_n_12,longDelay_n_13}));
endmodule

(* ORIG_REF_NAME = "divider_32_20" *) 
module hdmi_vga_vp_0_0_divider_32_20
   (E,
    Q,
    clk,
    vsync_ero,
    prev_vsync,
    D,
    \divisor_reg_reg[19]_0 );
  output [0:0]E;
  output [9:0]Q;
  input clk;
  input vsync_ero;
  input prev_vsync;
  input [31:0]D;
  input [19:0]\divisor_reg_reg[19]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1__2_n_0 ;
  wire \FSM_onehot_state[1]_i_1__2_n_0 ;
  wire \FSM_onehot_state[1]_i_2__0_n_0 ;
  wire \FSM_onehot_state[1]_i_3__0_n_0 ;
  wire \FSM_onehot_state[2]_i_1__2_n_0 ;
  wire \FSM_onehot_state[3]_i_1__2_n_0 ;
  wire \FSM_onehot_state[3]_i_2__2_n_0 ;
  wire \FSM_onehot_state[3]_i_3__1_n_0 ;
  wire [9:0]Q;
  wire clk;
  wire dividend_reg;
  wire \dividend_reg_reg_n_0_[0] ;
  wire \dividend_reg_reg_n_0_[10] ;
  wire \dividend_reg_reg_n_0_[11] ;
  wire \dividend_reg_reg_n_0_[12] ;
  wire \dividend_reg_reg_n_0_[13] ;
  wire \dividend_reg_reg_n_0_[14] ;
  wire \dividend_reg_reg_n_0_[15] ;
  wire \dividend_reg_reg_n_0_[16] ;
  wire \dividend_reg_reg_n_0_[17] ;
  wire \dividend_reg_reg_n_0_[18] ;
  wire \dividend_reg_reg_n_0_[19] ;
  wire \dividend_reg_reg_n_0_[1] ;
  wire \dividend_reg_reg_n_0_[20] ;
  wire \dividend_reg_reg_n_0_[21] ;
  wire \dividend_reg_reg_n_0_[22] ;
  wire \dividend_reg_reg_n_0_[23] ;
  wire \dividend_reg_reg_n_0_[24] ;
  wire \dividend_reg_reg_n_0_[25] ;
  wire \dividend_reg_reg_n_0_[26] ;
  wire \dividend_reg_reg_n_0_[27] ;
  wire \dividend_reg_reg_n_0_[28] ;
  wire \dividend_reg_reg_n_0_[29] ;
  wire \dividend_reg_reg_n_0_[2] ;
  wire \dividend_reg_reg_n_0_[30] ;
  wire \dividend_reg_reg_n_0_[31] ;
  wire \dividend_reg_reg_n_0_[3] ;
  wire \dividend_reg_reg_n_0_[4] ;
  wire \dividend_reg_reg_n_0_[5] ;
  wire \dividend_reg_reg_n_0_[6] ;
  wire \dividend_reg_reg_n_0_[7] ;
  wire \dividend_reg_reg_n_0_[8] ;
  wire \dividend_reg_reg_n_0_[9] ;
  wire [19:0]divisor_reg;
  wire [19:0]\divisor_reg_reg[19]_0 ;
  wire i0;
  wire [7:5]i0__0;
  wire \i[0]_i_1__2_n_0 ;
  wire \i[1]_i_1__2_n_0 ;
  wire \i[2]_i_1__2_n_0 ;
  wire \i[3]_i_1__2_n_0 ;
  wire \i[4]_i_1__2_n_0 ;
  wire \i[7]_i_1__2_n_0 ;
  wire [7:0]i_reg;
  wire lat_cnt;
  wire lat_cnt0;
  wire [7:0]lat_cnt0__0;
  wire \lat_cnt[1]_i_1__2_n_0 ;
  wire \lat_cnt[7]_i_2__2_n_0 ;
  wire [7:0]lat_cnt_reg;
  wire [51:0]mul_res;
  wire prev_vsync;
  wire rv_reg;
  wire sar1_carry__0_i_1__2_n_0;
  wire sar1_carry__0_i_2__2_n_0;
  wire sar1_carry__0_i_3__2_n_0;
  wire sar1_carry__0_i_4__2_n_0;
  wire sar1_carry__0_i_5__2_n_0;
  wire sar1_carry__0_i_6__2_n_0;
  wire sar1_carry__0_i_7__2_n_0;
  wire sar1_carry__0_i_8__2_n_0;
  wire sar1_carry__0_n_0;
  wire sar1_carry__0_n_1;
  wire sar1_carry__0_n_2;
  wire sar1_carry__0_n_3;
  wire sar1_carry__1_i_1__2_n_0;
  wire sar1_carry__1_i_2__2_n_0;
  wire sar1_carry__1_i_3__2_n_0;
  wire sar1_carry__1_i_4__2_n_0;
  wire sar1_carry__1_i_5__2_n_0;
  wire sar1_carry__1_i_6__2_n_0;
  wire sar1_carry__1_i_7__2_n_0;
  wire sar1_carry__1_i_8__2_n_0;
  wire sar1_carry__1_n_0;
  wire sar1_carry__1_n_1;
  wire sar1_carry__1_n_2;
  wire sar1_carry__1_n_3;
  wire sar1_carry__2_i_1__2_n_0;
  wire sar1_carry__2_i_2__2_n_0;
  wire sar1_carry__2_i_3__2_n_0;
  wire sar1_carry__2_i_4__2_n_0;
  wire sar1_carry__2_i_5__2_n_0;
  wire sar1_carry__2_i_6__2_n_0;
  wire sar1_carry__2_i_7__2_n_0;
  wire sar1_carry__2_i_8__2_n_0;
  wire sar1_carry__2_n_0;
  wire sar1_carry__2_n_1;
  wire sar1_carry__2_n_2;
  wire sar1_carry__2_n_3;
  wire sar1_carry__3_i_1__2_n_0;
  wire sar1_carry__3_i_2__2_n_0;
  wire sar1_carry__3_i_3__2_n_0;
  wire sar1_carry__3_i_4__2_n_0;
  wire sar1_carry__3_i_5__2_n_0;
  wire sar1_carry__3_i_6__2_n_0;
  wire sar1_carry__3_i_7__2_n_0;
  wire sar1_carry__3_i_8__2_n_0;
  wire sar1_carry__3_n_0;
  wire sar1_carry__3_n_1;
  wire sar1_carry__3_n_2;
  wire sar1_carry__3_n_3;
  wire sar1_carry__4_i_1__2_n_0;
  wire sar1_carry__4_i_2__2_n_0;
  wire sar1_carry__4_i_3__2_n_0;
  wire sar1_carry__4_i_4__2_n_0;
  wire sar1_carry__4_i_5__2_n_0;
  wire sar1_carry__4_i_6__2_n_0;
  wire sar1_carry__4_i_7__2_n_0;
  wire sar1_carry__4_i_8__2_n_0;
  wire sar1_carry__4_n_0;
  wire sar1_carry__4_n_1;
  wire sar1_carry__4_n_2;
  wire sar1_carry__4_n_3;
  wire sar1_carry__5_i_1__2_n_0;
  wire sar1_carry__5_i_2__2_n_0;
  wire sar1_carry__5_i_3__2_n_0;
  wire sar1_carry__5_i_4__2_n_0;
  wire sar1_carry__5_n_2;
  wire sar1_carry__5_n_3;
  wire sar1_carry_i_1__2_n_0;
  wire sar1_carry_i_2__2_n_0;
  wire sar1_carry_i_3__2_n_0;
  wire sar1_carry_i_4__2_n_0;
  wire sar1_carry_i_5__2_n_0;
  wire sar1_carry_i_6__2_n_0;
  wire sar1_carry_i_7__2_n_0;
  wire sar1_carry_i_8__2_n_0;
  wire sar1_carry_n_0;
  wire sar1_carry_n_1;
  wire sar1_carry_n_2;
  wire sar1_carry_n_3;
  wire \sar[0]_i_1__1_n_0 ;
  wire \sar[10]_i_1__1_n_0 ;
  wire \sar[11]_i_1__1_n_0 ;
  wire \sar[12]_i_1__1_n_0 ;
  wire \sar[13]_i_1__1_n_0 ;
  wire \sar[14]_i_1__1_n_0 ;
  wire \sar[15]_i_1__1_n_0 ;
  wire \sar[15]_i_2_n_0 ;
  wire \sar[16]_i_1__1_n_0 ;
  wire \sar[17]_i_1__1_n_0 ;
  wire \sar[18]_i_1__1_n_0 ;
  wire \sar[19]_i_1__1_n_0 ;
  wire \sar[1]_i_1__1_n_0 ;
  wire \sar[20]_i_1__1_n_0 ;
  wire \sar[21]_i_1__1_n_0 ;
  wire \sar[22]_i_1__1_n_0 ;
  wire \sar[23]_i_1__1_n_0 ;
  wire \sar[23]_i_2__2_n_0 ;
  wire \sar[24]_i_1__1_n_0 ;
  wire \sar[25]_i_1__1_n_0 ;
  wire \sar[25]_i_2__2_n_0 ;
  wire \sar[26]_i_1__1_n_0 ;
  wire \sar[26]_i_2__2_n_0 ;
  wire \sar[27]_i_1__1_n_0 ;
  wire \sar[27]_i_2__2_n_0 ;
  wire \sar[28]_i_1__1_n_0 ;
  wire \sar[28]_i_2__2_n_0 ;
  wire \sar[29]_i_1__1_n_0 ;
  wire \sar[29]_i_2__2_n_0 ;
  wire \sar[2]_i_1__1_n_0 ;
  wire \sar[30]_i_1__1_n_0 ;
  wire \sar[30]_i_2__2_n_0 ;
  wire \sar[31]_i_1__1_n_0 ;
  wire \sar[31]_i_2__2_n_0 ;
  wire \sar[31]_i_3__2_n_0 ;
  wire \sar[3]_i_1__1_n_0 ;
  wire \sar[4]_i_1__1_n_0 ;
  wire \sar[5]_i_1__1_n_0 ;
  wire \sar[6]_i_1__1_n_0 ;
  wire \sar[7]_i_1__1_n_0 ;
  wire \sar[8]_i_1__1_n_0 ;
  wire \sar[9]_i_1__1_n_0 ;
  wire \sar_reg_n_0_[0] ;
  wire \sar_reg_n_0_[10] ;
  wire \sar_reg_n_0_[11] ;
  wire \sar_reg_n_0_[12] ;
  wire \sar_reg_n_0_[13] ;
  wire \sar_reg_n_0_[14] ;
  wire \sar_reg_n_0_[15] ;
  wire \sar_reg_n_0_[16] ;
  wire \sar_reg_n_0_[17] ;
  wire \sar_reg_n_0_[18] ;
  wire \sar_reg_n_0_[19] ;
  wire \sar_reg_n_0_[1] ;
  wire \sar_reg_n_0_[20] ;
  wire \sar_reg_n_0_[21] ;
  wire \sar_reg_n_0_[22] ;
  wire \sar_reg_n_0_[23] ;
  wire \sar_reg_n_0_[24] ;
  wire \sar_reg_n_0_[25] ;
  wire \sar_reg_n_0_[26] ;
  wire \sar_reg_n_0_[27] ;
  wire \sar_reg_n_0_[28] ;
  wire \sar_reg_n_0_[29] ;
  wire \sar_reg_n_0_[2] ;
  wire \sar_reg_n_0_[30] ;
  wire \sar_reg_n_0_[31] ;
  wire \sar_reg_n_0_[3] ;
  wire \sar_reg_n_0_[4] ;
  wire \sar_reg_n_0_[5] ;
  wire \sar_reg_n_0_[6] ;
  wire \sar_reg_n_0_[7] ;
  wire \sar_reg_n_0_[8] ;
  wire \sar_reg_n_0_[9] ;
  wire vsync_ero;
  wire [3:0]NLW_sar1_carry_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__4_O_UNCONNECTED;
  wire [3:2]NLW_sar1_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000305000500)) 
    \FSM_onehot_state[0]_i_1__2 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(lat_cnt0),
        .I3(rv_reg),
        .I4(dividend_reg),
        .I5(i0),
        .O(\FSM_onehot_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA4440AAAA)) 
    \FSM_onehot_state[1]_i_1__2 
       (.I0(lat_cnt0),
        .I1(lat_cnt),
        .I2(\FSM_onehot_state[1]_i_2__0_n_0 ),
        .I3(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I4(\FSM_onehot_state[3]_i_3__1_n_0 ),
        .I5(i0),
        .O(\FSM_onehot_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_onehot_state[1]_i_2__0 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\FSM_onehot_state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[1]_i_3__0 
       (.I0(i_reg[5]),
        .I1(i_reg[7]),
        .I2(i_reg[6]),
        .I3(i_reg[4]),
        .I4(i_reg[3]),
        .O(\FSM_onehot_state[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000002F0F0F0F2)) 
    \FSM_onehot_state[2]_i_1__2 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(lat_cnt0),
        .I3(rv_reg),
        .I4(dividend_reg),
        .I5(i0),
        .O(\FSM_onehot_state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \FSM_onehot_state[3]_i_1__2 
       (.I0(\FSM_onehot_state[3]_i_2__2_n_0 ),
        .I1(lat_cnt0),
        .I2(lat_cnt),
        .I3(i0),
        .I4(\FSM_onehot_state[3]_i_3__1_n_0 ),
        .I5(rv_reg),
        .O(\FSM_onehot_state[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_state[3]_i_2__2 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .I2(i_reg[2]),
        .I3(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .O(\FSM_onehot_state[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \FSM_onehot_state[3]_i_3__1 
       (.I0(\i[7]_i_1__2_n_0 ),
        .I1(lat_cnt0),
        .I2(rv_reg),
        .I3(i0),
        .I4(vsync_ero),
        .I5(prev_vsync),
        .O(\FSM_onehot_state[3]_i_3__1_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__2_n_0 ),
        .Q(i0),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__2_n_0 ),
        .Q(lat_cnt0),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__2_n_0 ),
        .Q(lat_cnt),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1__2_n_0 ),
        .Q(rv_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dividend_reg[31]_i_1__0 
       (.I0(i0),
        .I1(vsync_ero),
        .I2(prev_vsync),
        .O(dividend_reg));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[0]),
        .Q(\dividend_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[10]),
        .Q(\dividend_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[11]),
        .Q(\dividend_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[12]),
        .Q(\dividend_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[13]),
        .Q(\dividend_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[14]),
        .Q(\dividend_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[15]),
        .Q(\dividend_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[16]),
        .Q(\dividend_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[17]),
        .Q(\dividend_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[18]),
        .Q(\dividend_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[19]),
        .Q(\dividend_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[1]),
        .Q(\dividend_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[20] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[20]),
        .Q(\dividend_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[21] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[21]),
        .Q(\dividend_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[22] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[22]),
        .Q(\dividend_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[23] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[23]),
        .Q(\dividend_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[24] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[24]),
        .Q(\dividend_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[25] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[25]),
        .Q(\dividend_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[26] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[26]),
        .Q(\dividend_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[27] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[27]),
        .Q(\dividend_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[28] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[28]),
        .Q(\dividend_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[29] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[29]),
        .Q(\dividend_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[2]),
        .Q(\dividend_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[30] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[30]),
        .Q(\dividend_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[31] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[31]),
        .Q(\dividend_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[3]),
        .Q(\dividend_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[4]),
        .Q(\dividend_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[5]),
        .Q(\dividend_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[6]),
        .Q(\dividend_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[7]),
        .Q(\dividend_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[8]),
        .Q(\dividend_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[9]),
        .Q(\dividend_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [0]),
        .Q(divisor_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [10]),
        .Q(divisor_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [11]),
        .Q(divisor_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [12]),
        .Q(divisor_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [13]),
        .Q(divisor_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [14]),
        .Q(divisor_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [15]),
        .Q(divisor_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [16]),
        .Q(divisor_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [17]),
        .Q(divisor_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [18]),
        .Q(divisor_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [19]),
        .Q(divisor_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [1]),
        .Q(divisor_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [2]),
        .Q(divisor_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [3]),
        .Q(divisor_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [4]),
        .Q(divisor_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [5]),
        .Q(divisor_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [6]),
        .Q(divisor_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [7]),
        .Q(divisor_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [8]),
        .Q(divisor_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [9]),
        .Q(divisor_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_1__2 
       (.I0(i_reg[0]),
        .O(\i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i[1]_i_1__2 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .O(\i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \i[2]_i_1__2 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \i[3]_i_1__2 
       (.I0(i_reg[3]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .I3(i_reg[2]),
        .O(\i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[4]_i_1__2 
       (.I0(i_reg[4]),
        .I1(i_reg[2]),
        .I2(i_reg[0]),
        .I3(i_reg[1]),
        .I4(i_reg[3]),
        .O(\i[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[5]_i_1__2 
       (.I0(i_reg[5]),
        .I1(i_reg[3]),
        .I2(i_reg[1]),
        .I3(i_reg[0]),
        .I4(i_reg[2]),
        .I5(i_reg[4]),
        .O(i0__0[5]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[6]_i_1__2 
       (.I0(i_reg[6]),
        .I1(i_reg[5]),
        .I2(i_reg[4]),
        .I3(\FSM_onehot_state[1]_i_2__0_n_0 ),
        .I4(i_reg[3]),
        .O(i0__0[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \i[7]_i_1__2 
       (.I0(\lat_cnt[7]_i_2__2_n_0 ),
        .I1(lat_cnt_reg[6]),
        .I2(lat_cnt_reg[7]),
        .I3(lat_cnt),
        .O(\i[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[7]_i_2__2 
       (.I0(i_reg[7]),
        .I1(i_reg[6]),
        .I2(i_reg[3]),
        .I3(\FSM_onehot_state[1]_i_2__0_n_0 ),
        .I4(i_reg[4]),
        .I5(i_reg[5]),
        .O(i0__0[7]));
  FDSE \i_reg[0] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(\i[0]_i_1__2_n_0 ),
        .Q(i_reg[0]),
        .S(i0));
  FDSE \i_reg[1] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(\i[1]_i_1__2_n_0 ),
        .Q(i_reg[1]),
        .S(i0));
  FDSE \i_reg[2] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(\i[2]_i_1__2_n_0 ),
        .Q(i_reg[2]),
        .S(i0));
  FDSE \i_reg[3] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(\i[3]_i_1__2_n_0 ),
        .Q(i_reg[3]),
        .S(i0));
  FDSE \i_reg[4] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(\i[4]_i_1__2_n_0 ),
        .Q(i_reg[4]),
        .S(i0));
  FDRE \i_reg[5] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(i0__0[5]),
        .Q(i_reg[5]),
        .R(i0));
  FDRE \i_reg[6] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(i0__0[6]),
        .Q(i_reg[6]),
        .R(i0));
  FDRE \i_reg[7] 
       (.C(clk),
        .CE(\i[7]_i_1__2_n_0 ),
        .D(i0__0[7]),
        .Q(i_reg[7]),
        .R(i0));
  (* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_mult_32_20_lm instance_name
       (.A({\sar_reg_n_0_[31] ,\sar_reg_n_0_[30] ,\sar_reg_n_0_[29] ,\sar_reg_n_0_[28] ,\sar_reg_n_0_[27] ,\sar_reg_n_0_[26] ,\sar_reg_n_0_[25] ,\sar_reg_n_0_[24] ,\sar_reg_n_0_[23] ,\sar_reg_n_0_[22] ,\sar_reg_n_0_[21] ,\sar_reg_n_0_[20] ,\sar_reg_n_0_[19] ,\sar_reg_n_0_[18] ,\sar_reg_n_0_[17] ,\sar_reg_n_0_[16] ,\sar_reg_n_0_[15] ,\sar_reg_n_0_[14] ,\sar_reg_n_0_[13] ,\sar_reg_n_0_[12] ,\sar_reg_n_0_[11] ,\sar_reg_n_0_[10] ,\sar_reg_n_0_[9] ,\sar_reg_n_0_[8] ,\sar_reg_n_0_[7] ,\sar_reg_n_0_[6] ,\sar_reg_n_0_[5] ,\sar_reg_n_0_[4] ,\sar_reg_n_0_[3] ,\sar_reg_n_0_[2] ,\sar_reg_n_0_[1] ,\sar_reg_n_0_[0] }),
        .B(divisor_reg),
        .CLK(clk),
        .P(mul_res));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \lat_cnt[0]_i_1__2 
       (.I0(lat_cnt_reg[0]),
        .O(lat_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \lat_cnt[1]_i_1__2 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .O(\lat_cnt[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \lat_cnt[2]_i_1__2 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .I2(lat_cnt_reg[2]),
        .O(lat_cnt0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \lat_cnt[3]_i_1__2 
       (.I0(lat_cnt_reg[3]),
        .I1(lat_cnt_reg[0]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[2]),
        .O(lat_cnt0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \lat_cnt[4]_i_1__2 
       (.I0(lat_cnt_reg[4]),
        .I1(lat_cnt_reg[2]),
        .I2(lat_cnt_reg[3]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[1]),
        .O(lat_cnt0__0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \lat_cnt[5]_i_1__2 
       (.I0(lat_cnt_reg[5]),
        .I1(lat_cnt_reg[4]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[3]),
        .I5(lat_cnt_reg[2]),
        .O(lat_cnt0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lat_cnt[6]_i_1__2 
       (.I0(lat_cnt_reg[6]),
        .I1(\lat_cnt[7]_i_2__2_n_0 ),
        .O(lat_cnt0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \lat_cnt[7]_i_1__2 
       (.I0(lat_cnt_reg[7]),
        .I1(lat_cnt_reg[6]),
        .I2(\lat_cnt[7]_i_2__2_n_0 ),
        .O(lat_cnt0__0[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lat_cnt[7]_i_2__2 
       (.I0(lat_cnt_reg[2]),
        .I1(lat_cnt_reg[3]),
        .I2(lat_cnt_reg[0]),
        .I3(lat_cnt_reg[1]),
        .I4(lat_cnt_reg[5]),
        .I5(lat_cnt_reg[4]),
        .O(\lat_cnt[7]_i_2__2_n_0 ));
  FDRE \lat_cnt_reg[0] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[0]),
        .Q(lat_cnt_reg[0]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[1] 
       (.C(clk),
        .CE(lat_cnt),
        .D(\lat_cnt[1]_i_1__2_n_0 ),
        .Q(lat_cnt_reg[1]),
        .R(lat_cnt0));
  FDSE \lat_cnt_reg[2] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[2]),
        .Q(lat_cnt_reg[2]),
        .S(lat_cnt0));
  FDRE \lat_cnt_reg[3] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[3]),
        .Q(lat_cnt_reg[3]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[4] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[4]),
        .Q(lat_cnt_reg[4]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[5] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[5]),
        .Q(lat_cnt_reg[5]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[6] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[6]),
        .Q(lat_cnt_reg[6]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[7] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[7]),
        .Q(lat_cnt_reg[7]),
        .R(lat_cnt0));
  FDRE \result_reg_reg[0] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_reg_reg[1] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_reg_reg[2] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_reg_reg[3] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_reg_reg[4] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_reg_reg[5] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_reg_reg[6] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_reg_reg[7] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_reg_reg[8] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_reg_reg[9] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rv_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(rv_reg),
        .Q(E),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry
       (.CI(1'b0),
        .CO({sar1_carry_n_0,sar1_carry_n_1,sar1_carry_n_2,sar1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry_i_1__2_n_0,sar1_carry_i_2__2_n_0,sar1_carry_i_3__2_n_0,sar1_carry_i_4__2_n_0}),
        .O(NLW_sar1_carry_O_UNCONNECTED[3:0]),
        .S({sar1_carry_i_5__2_n_0,sar1_carry_i_6__2_n_0,sar1_carry_i_7__2_n_0,sar1_carry_i_8__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__0
       (.CI(sar1_carry_n_0),
        .CO({sar1_carry__0_n_0,sar1_carry__0_n_1,sar1_carry__0_n_2,sar1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__0_i_1__2_n_0,sar1_carry__0_i_2__2_n_0,sar1_carry__0_i_3__2_n_0,sar1_carry__0_i_4__2_n_0}),
        .O(NLW_sar1_carry__0_O_UNCONNECTED[3:0]),
        .S({sar1_carry__0_i_5__2_n_0,sar1_carry__0_i_6__2_n_0,sar1_carry__0_i_7__2_n_0,sar1_carry__0_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_1__2
       (.I0(mul_res[15]),
        .I1(\dividend_reg_reg_n_0_[15] ),
        .I2(mul_res[14]),
        .I3(\dividend_reg_reg_n_0_[14] ),
        .O(sar1_carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_2__2
       (.I0(mul_res[13]),
        .I1(\dividend_reg_reg_n_0_[13] ),
        .I2(mul_res[12]),
        .I3(\dividend_reg_reg_n_0_[12] ),
        .O(sar1_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_3__2
       (.I0(mul_res[11]),
        .I1(\dividend_reg_reg_n_0_[11] ),
        .I2(mul_res[10]),
        .I3(\dividend_reg_reg_n_0_[10] ),
        .O(sar1_carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_4__2
       (.I0(mul_res[9]),
        .I1(\dividend_reg_reg_n_0_[9] ),
        .I2(mul_res[8]),
        .I3(\dividend_reg_reg_n_0_[8] ),
        .O(sar1_carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_5__2
       (.I0(\dividend_reg_reg_n_0_[15] ),
        .I1(mul_res[15]),
        .I2(\dividend_reg_reg_n_0_[14] ),
        .I3(mul_res[14]),
        .O(sar1_carry__0_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_6__2
       (.I0(\dividend_reg_reg_n_0_[13] ),
        .I1(mul_res[13]),
        .I2(\dividend_reg_reg_n_0_[12] ),
        .I3(mul_res[12]),
        .O(sar1_carry__0_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_7__2
       (.I0(\dividend_reg_reg_n_0_[11] ),
        .I1(mul_res[11]),
        .I2(\dividend_reg_reg_n_0_[10] ),
        .I3(mul_res[10]),
        .O(sar1_carry__0_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_8__2
       (.I0(\dividend_reg_reg_n_0_[9] ),
        .I1(mul_res[9]),
        .I2(\dividend_reg_reg_n_0_[8] ),
        .I3(mul_res[8]),
        .O(sar1_carry__0_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__1
       (.CI(sar1_carry__0_n_0),
        .CO({sar1_carry__1_n_0,sar1_carry__1_n_1,sar1_carry__1_n_2,sar1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__1_i_1__2_n_0,sar1_carry__1_i_2__2_n_0,sar1_carry__1_i_3__2_n_0,sar1_carry__1_i_4__2_n_0}),
        .O(NLW_sar1_carry__1_O_UNCONNECTED[3:0]),
        .S({sar1_carry__1_i_5__2_n_0,sar1_carry__1_i_6__2_n_0,sar1_carry__1_i_7__2_n_0,sar1_carry__1_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_1__2
       (.I0(mul_res[23]),
        .I1(\dividend_reg_reg_n_0_[23] ),
        .I2(mul_res[22]),
        .I3(\dividend_reg_reg_n_0_[22] ),
        .O(sar1_carry__1_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_2__2
       (.I0(mul_res[21]),
        .I1(\dividend_reg_reg_n_0_[21] ),
        .I2(mul_res[20]),
        .I3(\dividend_reg_reg_n_0_[20] ),
        .O(sar1_carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_3__2
       (.I0(mul_res[19]),
        .I1(\dividend_reg_reg_n_0_[19] ),
        .I2(mul_res[18]),
        .I3(\dividend_reg_reg_n_0_[18] ),
        .O(sar1_carry__1_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_4__2
       (.I0(mul_res[17]),
        .I1(\dividend_reg_reg_n_0_[17] ),
        .I2(mul_res[16]),
        .I3(\dividend_reg_reg_n_0_[16] ),
        .O(sar1_carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_5__2
       (.I0(\dividend_reg_reg_n_0_[23] ),
        .I1(mul_res[23]),
        .I2(\dividend_reg_reg_n_0_[22] ),
        .I3(mul_res[22]),
        .O(sar1_carry__1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_6__2
       (.I0(\dividend_reg_reg_n_0_[21] ),
        .I1(mul_res[21]),
        .I2(\dividend_reg_reg_n_0_[20] ),
        .I3(mul_res[20]),
        .O(sar1_carry__1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_7__2
       (.I0(\dividend_reg_reg_n_0_[19] ),
        .I1(mul_res[19]),
        .I2(\dividend_reg_reg_n_0_[18] ),
        .I3(mul_res[18]),
        .O(sar1_carry__1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_8__2
       (.I0(\dividend_reg_reg_n_0_[17] ),
        .I1(mul_res[17]),
        .I2(\dividend_reg_reg_n_0_[16] ),
        .I3(mul_res[16]),
        .O(sar1_carry__1_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__2
       (.CI(sar1_carry__1_n_0),
        .CO({sar1_carry__2_n_0,sar1_carry__2_n_1,sar1_carry__2_n_2,sar1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__2_i_1__2_n_0,sar1_carry__2_i_2__2_n_0,sar1_carry__2_i_3__2_n_0,sar1_carry__2_i_4__2_n_0}),
        .O(NLW_sar1_carry__2_O_UNCONNECTED[3:0]),
        .S({sar1_carry__2_i_5__2_n_0,sar1_carry__2_i_6__2_n_0,sar1_carry__2_i_7__2_n_0,sar1_carry__2_i_8__2_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_1__2
       (.I0(mul_res[31]),
        .I1(\dividend_reg_reg_n_0_[31] ),
        .I2(mul_res[30]),
        .I3(\dividend_reg_reg_n_0_[30] ),
        .O(sar1_carry__2_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_2__2
       (.I0(mul_res[29]),
        .I1(\dividend_reg_reg_n_0_[29] ),
        .I2(mul_res[28]),
        .I3(\dividend_reg_reg_n_0_[28] ),
        .O(sar1_carry__2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_3__2
       (.I0(mul_res[27]),
        .I1(\dividend_reg_reg_n_0_[27] ),
        .I2(mul_res[26]),
        .I3(\dividend_reg_reg_n_0_[26] ),
        .O(sar1_carry__2_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_4__2
       (.I0(mul_res[25]),
        .I1(\dividend_reg_reg_n_0_[25] ),
        .I2(mul_res[24]),
        .I3(\dividend_reg_reg_n_0_[24] ),
        .O(sar1_carry__2_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_5__2
       (.I0(\dividend_reg_reg_n_0_[31] ),
        .I1(mul_res[31]),
        .I2(\dividend_reg_reg_n_0_[30] ),
        .I3(mul_res[30]),
        .O(sar1_carry__2_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_6__2
       (.I0(\dividend_reg_reg_n_0_[29] ),
        .I1(mul_res[29]),
        .I2(\dividend_reg_reg_n_0_[28] ),
        .I3(mul_res[28]),
        .O(sar1_carry__2_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_7__2
       (.I0(\dividend_reg_reg_n_0_[27] ),
        .I1(mul_res[27]),
        .I2(\dividend_reg_reg_n_0_[26] ),
        .I3(mul_res[26]),
        .O(sar1_carry__2_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_8__2
       (.I0(\dividend_reg_reg_n_0_[25] ),
        .I1(mul_res[25]),
        .I2(\dividend_reg_reg_n_0_[24] ),
        .I3(mul_res[24]),
        .O(sar1_carry__2_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__3
       (.CI(sar1_carry__2_n_0),
        .CO({sar1_carry__3_n_0,sar1_carry__3_n_1,sar1_carry__3_n_2,sar1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__3_i_1__2_n_0,sar1_carry__3_i_2__2_n_0,sar1_carry__3_i_3__2_n_0,sar1_carry__3_i_4__2_n_0}),
        .O(NLW_sar1_carry__3_O_UNCONNECTED[3:0]),
        .S({sar1_carry__3_i_5__2_n_0,sar1_carry__3_i_6__2_n_0,sar1_carry__3_i_7__2_n_0,sar1_carry__3_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_1__2
       (.I0(mul_res[39]),
        .I1(mul_res[38]),
        .O(sar1_carry__3_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_2__2
       (.I0(mul_res[37]),
        .I1(mul_res[36]),
        .O(sar1_carry__3_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_3__2
       (.I0(mul_res[35]),
        .I1(mul_res[34]),
        .O(sar1_carry__3_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_4__2
       (.I0(mul_res[33]),
        .I1(mul_res[32]),
        .O(sar1_carry__3_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_5__2
       (.I0(mul_res[38]),
        .I1(mul_res[39]),
        .O(sar1_carry__3_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_6__2
       (.I0(mul_res[36]),
        .I1(mul_res[37]),
        .O(sar1_carry__3_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_7__2
       (.I0(mul_res[34]),
        .I1(mul_res[35]),
        .O(sar1_carry__3_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_8__2
       (.I0(mul_res[32]),
        .I1(mul_res[33]),
        .O(sar1_carry__3_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__4
       (.CI(sar1_carry__3_n_0),
        .CO({sar1_carry__4_n_0,sar1_carry__4_n_1,sar1_carry__4_n_2,sar1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__4_i_1__2_n_0,sar1_carry__4_i_2__2_n_0,sar1_carry__4_i_3__2_n_0,sar1_carry__4_i_4__2_n_0}),
        .O(NLW_sar1_carry__4_O_UNCONNECTED[3:0]),
        .S({sar1_carry__4_i_5__2_n_0,sar1_carry__4_i_6__2_n_0,sar1_carry__4_i_7__2_n_0,sar1_carry__4_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_1__2
       (.I0(mul_res[47]),
        .I1(mul_res[46]),
        .O(sar1_carry__4_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_2__2
       (.I0(mul_res[45]),
        .I1(mul_res[44]),
        .O(sar1_carry__4_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_3__2
       (.I0(mul_res[43]),
        .I1(mul_res[42]),
        .O(sar1_carry__4_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_4__2
       (.I0(mul_res[41]),
        .I1(mul_res[40]),
        .O(sar1_carry__4_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_5__2
       (.I0(mul_res[46]),
        .I1(mul_res[47]),
        .O(sar1_carry__4_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_6__2
       (.I0(mul_res[44]),
        .I1(mul_res[45]),
        .O(sar1_carry__4_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_7__2
       (.I0(mul_res[42]),
        .I1(mul_res[43]),
        .O(sar1_carry__4_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_8__2
       (.I0(mul_res[40]),
        .I1(mul_res[41]),
        .O(sar1_carry__4_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__5
       (.CI(sar1_carry__4_n_0),
        .CO({NLW_sar1_carry__5_CO_UNCONNECTED[3:2],sar1_carry__5_n_2,sar1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sar1_carry__5_i_1__2_n_0,sar1_carry__5_i_2__2_n_0}),
        .O(NLW_sar1_carry__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sar1_carry__5_i_3__2_n_0,sar1_carry__5_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_1__2
       (.I0(mul_res[51]),
        .I1(mul_res[50]),
        .O(sar1_carry__5_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_2__2
       (.I0(mul_res[49]),
        .I1(mul_res[48]),
        .O(sar1_carry__5_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_3__2
       (.I0(mul_res[50]),
        .I1(mul_res[51]),
        .O(sar1_carry__5_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_4__2
       (.I0(mul_res[48]),
        .I1(mul_res[49]),
        .O(sar1_carry__5_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_1__2
       (.I0(mul_res[7]),
        .I1(\dividend_reg_reg_n_0_[7] ),
        .I2(mul_res[6]),
        .I3(\dividend_reg_reg_n_0_[6] ),
        .O(sar1_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_2__2
       (.I0(mul_res[5]),
        .I1(\dividend_reg_reg_n_0_[5] ),
        .I2(mul_res[4]),
        .I3(\dividend_reg_reg_n_0_[4] ),
        .O(sar1_carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_3__2
       (.I0(mul_res[3]),
        .I1(\dividend_reg_reg_n_0_[3] ),
        .I2(mul_res[2]),
        .I3(\dividend_reg_reg_n_0_[2] ),
        .O(sar1_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_4__2
       (.I0(mul_res[1]),
        .I1(\dividend_reg_reg_n_0_[1] ),
        .I2(mul_res[0]),
        .I3(\dividend_reg_reg_n_0_[0] ),
        .O(sar1_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_5__2
       (.I0(\dividend_reg_reg_n_0_[7] ),
        .I1(mul_res[7]),
        .I2(\dividend_reg_reg_n_0_[6] ),
        .I3(mul_res[6]),
        .O(sar1_carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_6__2
       (.I0(\dividend_reg_reg_n_0_[5] ),
        .I1(mul_res[5]),
        .I2(\dividend_reg_reg_n_0_[4] ),
        .I3(mul_res[4]),
        .O(sar1_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_7__2
       (.I0(\dividend_reg_reg_n_0_[3] ),
        .I1(mul_res[3]),
        .I2(\dividend_reg_reg_n_0_[2] ),
        .I3(mul_res[2]),
        .O(sar1_carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_8__2
       (.I0(\dividend_reg_reg_n_0_[1] ),
        .I1(mul_res[1]),
        .I2(\dividend_reg_reg_n_0_[0] ),
        .I3(mul_res[0]),
        .O(sar1_carry_i_8__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[0]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I4(\FSM_onehot_state[1]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[0] ),
        .O(\sar[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[10]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\sar[26]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[10] ),
        .O(\sar[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[11]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\sar[27]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[11] ),
        .O(\sar[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[12]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\sar[28]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[12] ),
        .O(\sar[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[13]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\sar[29]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[13] ),
        .O(\sar[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[14]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\sar[30]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[14] ),
        .O(\sar[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[15]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\sar[31]_i_3__2_n_0 ),
        .I5(\sar_reg_n_0_[15] ),
        .O(\sar[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \sar[15]_i_2 
       (.I0(i_reg[4]),
        .I1(i_reg[3]),
        .I2(i_reg[6]),
        .I3(i_reg[7]),
        .I4(i_reg[5]),
        .O(\sar[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[16]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[16] ),
        .O(\sar[16]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[17]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\sar[25]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[17] ),
        .O(\sar[17]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[18]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\sar[26]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[18] ),
        .O(\sar[18]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[19]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\sar[27]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[19] ),
        .O(\sar[19]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[1]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[25]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[1] ),
        .O(\sar[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[20]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\sar[28]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[20] ),
        .O(\sar[20]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[21]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\sar[29]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[21] ),
        .O(\sar[21]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[22]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\sar[30]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[22] ),
        .O(\sar[22]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[23]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[23]_i_2__2_n_0 ),
        .I4(\sar[31]_i_3__2_n_0 ),
        .I5(\sar_reg_n_0_[23] ),
        .O(\sar[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \sar[23]_i_2__2 
       (.I0(i_reg[5]),
        .I1(i_reg[7]),
        .I2(i_reg[6]),
        .I3(i_reg[4]),
        .I4(i_reg[3]),
        .O(\sar[23]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[24]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[31]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[24] ),
        .O(\sar[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[25]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[25]_i_2__2_n_0 ),
        .I4(\sar[31]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[25] ),
        .O(\sar[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[25]_i_2__2 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[25]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[26]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[26]_i_2__2_n_0 ),
        .I4(\sar[31]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[26] ),
        .O(\sar[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[26]_i_2__2 
       (.I0(i_reg[2]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .O(\sar[26]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[27]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[27]_i_2__2_n_0 ),
        .I4(\sar[31]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[27] ),
        .O(\sar[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \sar[27]_i_2__2 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[27]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[28]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[31]_i_2__2_n_0 ),
        .I4(\sar[28]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[28] ),
        .O(\sar[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sar[28]_i_2__2 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[28]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[29]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[29]_i_2__2_n_0 ),
        .I4(\sar[31]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[29] ),
        .O(\sar[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[29]_i_2__2 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[29]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[2]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[26]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[2] ),
        .O(\sar[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[30]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[30]_i_2__2_n_0 ),
        .I4(\sar[31]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[30] ),
        .O(\sar[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[30]_i_2__2 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .I2(i_reg[2]),
        .O(\sar[30]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[31]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[31]_i_2__2_n_0 ),
        .I4(\sar[31]_i_3__2_n_0 ),
        .I5(\sar_reg_n_0_[31] ),
        .O(\sar[31]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \sar[31]_i_2__2 
       (.I0(i_reg[3]),
        .I1(i_reg[6]),
        .I2(i_reg[7]),
        .I3(i_reg[5]),
        .I4(i_reg[4]),
        .O(\sar[31]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sar[31]_i_3__2 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[31]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[3]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[27]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[3] ),
        .O(\sar[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[4]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[28]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[4] ),
        .O(\sar[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[5]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[29]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[5] ),
        .O(\sar[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[6]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[30]_i_2__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[6] ),
        .O(\sar[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[7]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[31]_i_3__2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[7] ),
        .O(\sar[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[8]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\FSM_onehot_state[1]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[8] ),
        .O(\sar[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[9]_i_1__1 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__2_n_0 ),
        .I2(sar1_carry__5_n_2),
        .I3(\sar[15]_i_2_n_0 ),
        .I4(\sar[25]_i_2__2_n_0 ),
        .I5(\sar_reg_n_0_[9] ),
        .O(\sar[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[0]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[0] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[10]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[10] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[11]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[11] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[12]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[12] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[13]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[13] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[14]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[14] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[15]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[15] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[16]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[16] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[17]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[17] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[18]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[18] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[19]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[19] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[1]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[1] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[20]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[20] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[21]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[21] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[22]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[22] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[23]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[23] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[24]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[24] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[25]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[25] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[26]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[26] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[27]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[27] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[28]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[28] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[29]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[29] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[2]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[2] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[30]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[30] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[31]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[31] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[3]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[3] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[4]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[4] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[5]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[5] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[6]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[6] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[7]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[7] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[8]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[8] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[9]_i_1__1_n_0 ),
        .Q(\sar_reg_n_0_[9] ),
        .R(i0));
endmodule

(* ORIG_REF_NAME = "divider_32_20" *) 
module hdmi_vga_vp_0_0_divider_32_20__xdcDup__1
   (E,
    Q,
    clk,
    vsync_ero,
    prev_vsync,
    D,
    \divisor_reg_reg[19]_0 );
  output [0:0]E;
  output [10:0]Q;
  input clk;
  input vsync_ero;
  input prev_vsync;
  input [31:0]D;
  input [19:0]\divisor_reg_reg[19]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire [10:0]Q;
  wire clk;
  wire [31:0]dividend_reg;
  wire dividend_reg_0;
  wire [19:0]divisor_reg;
  wire [19:0]\divisor_reg_reg[19]_0 ;
  wire [7:5]i0;
  wire i0_1;
  wire \i[0]_i_1_n_0 ;
  wire \i[1]_i_1_n_0 ;
  wire \i[2]_i_1_n_0 ;
  wire \i[3]_i_1_n_0 ;
  wire \i[4]_i_1_n_0 ;
  wire \i[7]_i_1_n_0 ;
  wire [7:0]i_reg;
  wire lat_cnt;
  wire [7:0]lat_cnt0;
  wire lat_cnt0_2;
  wire \lat_cnt[1]_i_1_n_0 ;
  wire \lat_cnt[7]_i_2_n_0 ;
  wire [7:0]lat_cnt_reg;
  wire [51:0]mul_res;
  wire prev_vsync;
  wire rv_reg;
  wire sar1;
  wire sar1_carry__0_i_1_n_0;
  wire sar1_carry__0_i_2_n_0;
  wire sar1_carry__0_i_3_n_0;
  wire sar1_carry__0_i_4_n_0;
  wire sar1_carry__0_i_5_n_0;
  wire sar1_carry__0_i_6_n_0;
  wire sar1_carry__0_i_7_n_0;
  wire sar1_carry__0_i_8_n_0;
  wire sar1_carry__0_n_0;
  wire sar1_carry__0_n_1;
  wire sar1_carry__0_n_2;
  wire sar1_carry__0_n_3;
  wire sar1_carry__1_i_1_n_0;
  wire sar1_carry__1_i_2_n_0;
  wire sar1_carry__1_i_3_n_0;
  wire sar1_carry__1_i_4_n_0;
  wire sar1_carry__1_i_5_n_0;
  wire sar1_carry__1_i_6_n_0;
  wire sar1_carry__1_i_7_n_0;
  wire sar1_carry__1_i_8_n_0;
  wire sar1_carry__1_n_0;
  wire sar1_carry__1_n_1;
  wire sar1_carry__1_n_2;
  wire sar1_carry__1_n_3;
  wire sar1_carry__2_i_1_n_0;
  wire sar1_carry__2_i_2_n_0;
  wire sar1_carry__2_i_3_n_0;
  wire sar1_carry__2_i_4_n_0;
  wire sar1_carry__2_i_5_n_0;
  wire sar1_carry__2_i_6_n_0;
  wire sar1_carry__2_i_7_n_0;
  wire sar1_carry__2_i_8_n_0;
  wire sar1_carry__2_n_0;
  wire sar1_carry__2_n_1;
  wire sar1_carry__2_n_2;
  wire sar1_carry__2_n_3;
  wire sar1_carry__3_i_1_n_0;
  wire sar1_carry__3_i_2_n_0;
  wire sar1_carry__3_i_3_n_0;
  wire sar1_carry__3_i_4_n_0;
  wire sar1_carry__3_i_5_n_0;
  wire sar1_carry__3_i_6_n_0;
  wire sar1_carry__3_i_7_n_0;
  wire sar1_carry__3_i_8_n_0;
  wire sar1_carry__3_n_0;
  wire sar1_carry__3_n_1;
  wire sar1_carry__3_n_2;
  wire sar1_carry__3_n_3;
  wire sar1_carry__4_i_1_n_0;
  wire sar1_carry__4_i_2_n_0;
  wire sar1_carry__4_i_3_n_0;
  wire sar1_carry__4_i_4_n_0;
  wire sar1_carry__4_i_5_n_0;
  wire sar1_carry__4_i_6_n_0;
  wire sar1_carry__4_i_7_n_0;
  wire sar1_carry__4_i_8_n_0;
  wire sar1_carry__4_n_0;
  wire sar1_carry__4_n_1;
  wire sar1_carry__4_n_2;
  wire sar1_carry__4_n_3;
  wire sar1_carry__5_i_1_n_0;
  wire sar1_carry__5_i_2_n_0;
  wire sar1_carry__5_i_3_n_0;
  wire sar1_carry__5_i_4_n_0;
  wire sar1_carry__5_n_3;
  wire sar1_carry_i_1_n_0;
  wire sar1_carry_i_2_n_0;
  wire sar1_carry_i_3_n_0;
  wire sar1_carry_i_4_n_0;
  wire sar1_carry_i_5_n_0;
  wire sar1_carry_i_6_n_0;
  wire sar1_carry_i_7_n_0;
  wire sar1_carry_i_8_n_0;
  wire sar1_carry_n_0;
  wire sar1_carry_n_1;
  wire sar1_carry_n_2;
  wire sar1_carry_n_3;
  wire \sar[0]_i_1_n_0 ;
  wire \sar[10]_i_1_n_0 ;
  wire \sar[11]_i_1_n_0 ;
  wire \sar[12]_i_1_n_0 ;
  wire \sar[13]_i_1_n_0 ;
  wire \sar[14]_i_1_n_0 ;
  wire \sar[15]_i_1_n_0 ;
  wire \sar[15]_i_2__0_n_0 ;
  wire \sar[16]_i_1_n_0 ;
  wire \sar[17]_i_1_n_0 ;
  wire \sar[18]_i_1_n_0 ;
  wire \sar[19]_i_1_n_0 ;
  wire \sar[1]_i_1_n_0 ;
  wire \sar[20]_i_1_n_0 ;
  wire \sar[21]_i_1_n_0 ;
  wire \sar[22]_i_1_n_0 ;
  wire \sar[23]_i_1_n_0 ;
  wire \sar[23]_i_2_n_0 ;
  wire \sar[24]_i_1_n_0 ;
  wire \sar[24]_i_2_n_0 ;
  wire \sar[25]_i_1_n_0 ;
  wire \sar[25]_i_2_n_0 ;
  wire \sar[26]_i_1_n_0 ;
  wire \sar[26]_i_2_n_0 ;
  wire \sar[27]_i_1_n_0 ;
  wire \sar[27]_i_2_n_0 ;
  wire \sar[28]_i_1_n_0 ;
  wire \sar[28]_i_2_n_0 ;
  wire \sar[29]_i_1_n_0 ;
  wire \sar[29]_i_2_n_0 ;
  wire \sar[2]_i_1_n_0 ;
  wire \sar[30]_i_1_n_0 ;
  wire \sar[30]_i_2_n_0 ;
  wire \sar[31]_i_1_n_0 ;
  wire \sar[31]_i_2__0_n_0 ;
  wire \sar[31]_i_3__0_n_0 ;
  wire \sar[3]_i_1_n_0 ;
  wire \sar[4]_i_1_n_0 ;
  wire \sar[5]_i_1_n_0 ;
  wire \sar[6]_i_1_n_0 ;
  wire \sar[7]_i_1_n_0 ;
  wire \sar[7]_i_2_n_0 ;
  wire \sar[8]_i_1_n_0 ;
  wire \sar[9]_i_1_n_0 ;
  wire \sar_reg_n_0_[0] ;
  wire \sar_reg_n_0_[10] ;
  wire \sar_reg_n_0_[11] ;
  wire \sar_reg_n_0_[12] ;
  wire \sar_reg_n_0_[13] ;
  wire \sar_reg_n_0_[14] ;
  wire \sar_reg_n_0_[15] ;
  wire \sar_reg_n_0_[16] ;
  wire \sar_reg_n_0_[17] ;
  wire \sar_reg_n_0_[18] ;
  wire \sar_reg_n_0_[19] ;
  wire \sar_reg_n_0_[1] ;
  wire \sar_reg_n_0_[20] ;
  wire \sar_reg_n_0_[21] ;
  wire \sar_reg_n_0_[22] ;
  wire \sar_reg_n_0_[23] ;
  wire \sar_reg_n_0_[24] ;
  wire \sar_reg_n_0_[25] ;
  wire \sar_reg_n_0_[26] ;
  wire \sar_reg_n_0_[27] ;
  wire \sar_reg_n_0_[28] ;
  wire \sar_reg_n_0_[29] ;
  wire \sar_reg_n_0_[2] ;
  wire \sar_reg_n_0_[30] ;
  wire \sar_reg_n_0_[31] ;
  wire \sar_reg_n_0_[3] ;
  wire \sar_reg_n_0_[4] ;
  wire \sar_reg_n_0_[5] ;
  wire \sar_reg_n_0_[6] ;
  wire \sar_reg_n_0_[7] ;
  wire \sar_reg_n_0_[8] ;
  wire \sar_reg_n_0_[9] ;
  wire vsync_ero;
  wire [3:0]NLW_sar1_carry_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__4_O_UNCONNECTED;
  wire [3:2]NLW_sar1_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000305000500)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1_n_0 ),
        .I2(lat_cnt0_2),
        .I3(rv_reg),
        .I4(dividend_reg_0),
        .I5(i0_1),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAA04AA)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(lat_cnt0_2),
        .I1(lat_cnt),
        .I2(\FSM_onehot_state[3]_i_2_n_0 ),
        .I3(\FSM_onehot_state[3]_i_3_n_0 ),
        .I4(i0_1),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000002F0F0F0F2)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1_n_0 ),
        .I2(lat_cnt0_2),
        .I3(rv_reg),
        .I4(dividend_reg_0),
        .I5(i0_1),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state[3]_i_2_n_0 ),
        .I1(lat_cnt0_2),
        .I2(lat_cnt),
        .I3(i0_1),
        .I4(\FSM_onehot_state[3]_i_3_n_0 ),
        .I5(rv_reg),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\sar[24]_i_2_n_0 ),
        .I1(i_reg[3]),
        .I2(i_reg[7]),
        .I3(i_reg[6]),
        .I4(i_reg[5]),
        .I5(i_reg[4]),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(\i[7]_i_1_n_0 ),
        .I1(lat_cnt0_2),
        .I2(rv_reg),
        .I3(i0_1),
        .I4(vsync_ero),
        .I5(prev_vsync),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(i0_1),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(lat_cnt0_2),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(lat_cnt),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(rv_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dividend_reg[31]_i_1__1 
       (.I0(i0_1),
        .I1(vsync_ero),
        .I2(prev_vsync),
        .O(dividend_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[0]),
        .Q(dividend_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[10]),
        .Q(dividend_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[11]),
        .Q(dividend_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[12]),
        .Q(dividend_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[13]),
        .Q(dividend_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[14]),
        .Q(dividend_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[15]),
        .Q(dividend_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[16]),
        .Q(dividend_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[17]),
        .Q(dividend_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[18]),
        .Q(dividend_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[19]),
        .Q(dividend_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[1]),
        .Q(dividend_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[20] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[20]),
        .Q(dividend_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[21] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[21]),
        .Q(dividend_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[22] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[22]),
        .Q(dividend_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[23] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[23]),
        .Q(dividend_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[24] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[24]),
        .Q(dividend_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[25] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[25]),
        .Q(dividend_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[26] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[26]),
        .Q(dividend_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[27] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[27]),
        .Q(dividend_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[28] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[28]),
        .Q(dividend_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[29] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[29]),
        .Q(dividend_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[2]),
        .Q(dividend_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[30] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[30]),
        .Q(dividend_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[31] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[31]),
        .Q(dividend_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[3]),
        .Q(dividend_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[4]),
        .Q(dividend_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[5]),
        .Q(dividend_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[6]),
        .Q(dividend_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[7]),
        .Q(dividend_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[8]),
        .Q(dividend_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[9]),
        .Q(dividend_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [0]),
        .Q(divisor_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [10]),
        .Q(divisor_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [11]),
        .Q(divisor_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [12]),
        .Q(divisor_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [13]),
        .Q(divisor_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [14]),
        .Q(divisor_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [15]),
        .Q(divisor_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [16]),
        .Q(divisor_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [17]),
        .Q(divisor_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [18]),
        .Q(divisor_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [19]),
        .Q(divisor_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [1]),
        .Q(divisor_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [2]),
        .Q(divisor_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [3]),
        .Q(divisor_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [4]),
        .Q(divisor_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [5]),
        .Q(divisor_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [6]),
        .Q(divisor_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [7]),
        .Q(divisor_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [8]),
        .Q(divisor_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [9]),
        .Q(divisor_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_1 
       (.I0(i_reg[0]),
        .O(\i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i[1]_i_1 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .O(\i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \i[2]_i_1 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \i[3]_i_1 
       (.I0(i_reg[3]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .I3(i_reg[2]),
        .O(\i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[4]_i_1 
       (.I0(i_reg[4]),
        .I1(i_reg[2]),
        .I2(i_reg[0]),
        .I3(i_reg[1]),
        .I4(i_reg[3]),
        .O(\i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[5]_i_1 
       (.I0(i_reg[5]),
        .I1(i_reg[3]),
        .I2(i_reg[1]),
        .I3(i_reg[0]),
        .I4(i_reg[2]),
        .I5(i_reg[4]),
        .O(i0[5]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[6]_i_1 
       (.I0(i_reg[6]),
        .I1(i_reg[5]),
        .I2(i_reg[4]),
        .I3(\sar[24]_i_2_n_0 ),
        .I4(i_reg[3]),
        .O(i0[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \i[7]_i_1 
       (.I0(\lat_cnt[7]_i_2_n_0 ),
        .I1(lat_cnt_reg[6]),
        .I2(lat_cnt_reg[7]),
        .I3(lat_cnt),
        .O(\i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[7]_i_2 
       (.I0(i_reg[7]),
        .I1(i_reg[5]),
        .I2(i_reg[6]),
        .I3(i_reg[4]),
        .I4(\sar[24]_i_2_n_0 ),
        .I5(i_reg[3]),
        .O(i0[7]));
  FDSE \i_reg[0] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(\i[0]_i_1_n_0 ),
        .Q(i_reg[0]),
        .S(i0_1));
  FDSE \i_reg[1] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(\i[1]_i_1_n_0 ),
        .Q(i_reg[1]),
        .S(i0_1));
  FDSE \i_reg[2] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(\i[2]_i_1_n_0 ),
        .Q(i_reg[2]),
        .S(i0_1));
  FDSE \i_reg[3] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(\i[3]_i_1_n_0 ),
        .Q(i_reg[3]),
        .S(i0_1));
  FDSE \i_reg[4] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(\i[4]_i_1_n_0 ),
        .Q(i_reg[4]),
        .S(i0_1));
  FDRE \i_reg[5] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(i0[5]),
        .Q(i_reg[5]),
        .R(i0_1));
  FDRE \i_reg[6] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(i0[6]),
        .Q(i_reg[6]),
        .R(i0_1));
  FDRE \i_reg[7] 
       (.C(clk),
        .CE(\i[7]_i_1_n_0 ),
        .D(i0[7]),
        .Q(i_reg[7]),
        .R(i0_1));
  (* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_mult_32_20_lm__4 instance_name
       (.A({\sar_reg_n_0_[31] ,\sar_reg_n_0_[30] ,\sar_reg_n_0_[29] ,\sar_reg_n_0_[28] ,\sar_reg_n_0_[27] ,\sar_reg_n_0_[26] ,\sar_reg_n_0_[25] ,\sar_reg_n_0_[24] ,\sar_reg_n_0_[23] ,\sar_reg_n_0_[22] ,\sar_reg_n_0_[21] ,\sar_reg_n_0_[20] ,\sar_reg_n_0_[19] ,\sar_reg_n_0_[18] ,\sar_reg_n_0_[17] ,\sar_reg_n_0_[16] ,\sar_reg_n_0_[15] ,\sar_reg_n_0_[14] ,\sar_reg_n_0_[13] ,\sar_reg_n_0_[12] ,\sar_reg_n_0_[11] ,\sar_reg_n_0_[10] ,\sar_reg_n_0_[9] ,\sar_reg_n_0_[8] ,\sar_reg_n_0_[7] ,\sar_reg_n_0_[6] ,\sar_reg_n_0_[5] ,\sar_reg_n_0_[4] ,\sar_reg_n_0_[3] ,\sar_reg_n_0_[2] ,\sar_reg_n_0_[1] ,\sar_reg_n_0_[0] }),
        .B(divisor_reg),
        .CLK(clk),
        .P(mul_res));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \lat_cnt[0]_i_1 
       (.I0(lat_cnt_reg[0]),
        .O(lat_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \lat_cnt[1]_i_1 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .O(\lat_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \lat_cnt[2]_i_1 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .I2(lat_cnt_reg[2]),
        .O(lat_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \lat_cnt[3]_i_1 
       (.I0(lat_cnt_reg[3]),
        .I1(lat_cnt_reg[0]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[2]),
        .O(lat_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \lat_cnt[4]_i_1 
       (.I0(lat_cnt_reg[4]),
        .I1(lat_cnt_reg[2]),
        .I2(lat_cnt_reg[3]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[1]),
        .O(lat_cnt0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \lat_cnt[5]_i_1 
       (.I0(lat_cnt_reg[5]),
        .I1(lat_cnt_reg[4]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[3]),
        .I5(lat_cnt_reg[2]),
        .O(lat_cnt0[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lat_cnt[6]_i_1 
       (.I0(lat_cnt_reg[6]),
        .I1(\lat_cnt[7]_i_2_n_0 ),
        .O(lat_cnt0[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \lat_cnt[7]_i_1 
       (.I0(lat_cnt_reg[7]),
        .I1(lat_cnt_reg[6]),
        .I2(\lat_cnt[7]_i_2_n_0 ),
        .O(lat_cnt0[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lat_cnt[7]_i_2 
       (.I0(lat_cnt_reg[2]),
        .I1(lat_cnt_reg[3]),
        .I2(lat_cnt_reg[0]),
        .I3(lat_cnt_reg[1]),
        .I4(lat_cnt_reg[5]),
        .I5(lat_cnt_reg[4]),
        .O(\lat_cnt[7]_i_2_n_0 ));
  FDRE \lat_cnt_reg[0] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[0]),
        .Q(lat_cnt_reg[0]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[1] 
       (.C(clk),
        .CE(lat_cnt),
        .D(\lat_cnt[1]_i_1_n_0 ),
        .Q(lat_cnt_reg[1]),
        .R(lat_cnt0_2));
  FDSE \lat_cnt_reg[2] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[2]),
        .Q(lat_cnt_reg[2]),
        .S(lat_cnt0_2));
  FDRE \lat_cnt_reg[3] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[3]),
        .Q(lat_cnt_reg[3]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[4] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[4]),
        .Q(lat_cnt_reg[4]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[5] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[5]),
        .Q(lat_cnt_reg[5]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[6] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[6]),
        .Q(lat_cnt_reg[6]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[7] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[7]),
        .Q(lat_cnt_reg[7]),
        .R(lat_cnt0_2));
  FDRE \result_reg_reg[0] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_reg_reg[10] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \result_reg_reg[1] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_reg_reg[2] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_reg_reg[3] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_reg_reg[4] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_reg_reg[5] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_reg_reg[6] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_reg_reg[7] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_reg_reg[8] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_reg_reg[9] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rv_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(rv_reg),
        .Q(E),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry
       (.CI(1'b0),
        .CO({sar1_carry_n_0,sar1_carry_n_1,sar1_carry_n_2,sar1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry_i_1_n_0,sar1_carry_i_2_n_0,sar1_carry_i_3_n_0,sar1_carry_i_4_n_0}),
        .O(NLW_sar1_carry_O_UNCONNECTED[3:0]),
        .S({sar1_carry_i_5_n_0,sar1_carry_i_6_n_0,sar1_carry_i_7_n_0,sar1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__0
       (.CI(sar1_carry_n_0),
        .CO({sar1_carry__0_n_0,sar1_carry__0_n_1,sar1_carry__0_n_2,sar1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__0_i_1_n_0,sar1_carry__0_i_2_n_0,sar1_carry__0_i_3_n_0,sar1_carry__0_i_4_n_0}),
        .O(NLW_sar1_carry__0_O_UNCONNECTED[3:0]),
        .S({sar1_carry__0_i_5_n_0,sar1_carry__0_i_6_n_0,sar1_carry__0_i_7_n_0,sar1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_1
       (.I0(mul_res[15]),
        .I1(dividend_reg[15]),
        .I2(mul_res[14]),
        .I3(dividend_reg[14]),
        .O(sar1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_2
       (.I0(mul_res[13]),
        .I1(dividend_reg[13]),
        .I2(mul_res[12]),
        .I3(dividend_reg[12]),
        .O(sar1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_3
       (.I0(mul_res[11]),
        .I1(dividend_reg[11]),
        .I2(mul_res[10]),
        .I3(dividend_reg[10]),
        .O(sar1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_4
       (.I0(mul_res[9]),
        .I1(dividend_reg[9]),
        .I2(mul_res[8]),
        .I3(dividend_reg[8]),
        .O(sar1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_5
       (.I0(dividend_reg[15]),
        .I1(mul_res[15]),
        .I2(dividend_reg[14]),
        .I3(mul_res[14]),
        .O(sar1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_6
       (.I0(dividend_reg[13]),
        .I1(mul_res[13]),
        .I2(dividend_reg[12]),
        .I3(mul_res[12]),
        .O(sar1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_7
       (.I0(dividend_reg[11]),
        .I1(mul_res[11]),
        .I2(dividend_reg[10]),
        .I3(mul_res[10]),
        .O(sar1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_8
       (.I0(dividend_reg[9]),
        .I1(mul_res[9]),
        .I2(dividend_reg[8]),
        .I3(mul_res[8]),
        .O(sar1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__1
       (.CI(sar1_carry__0_n_0),
        .CO({sar1_carry__1_n_0,sar1_carry__1_n_1,sar1_carry__1_n_2,sar1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__1_i_1_n_0,sar1_carry__1_i_2_n_0,sar1_carry__1_i_3_n_0,sar1_carry__1_i_4_n_0}),
        .O(NLW_sar1_carry__1_O_UNCONNECTED[3:0]),
        .S({sar1_carry__1_i_5_n_0,sar1_carry__1_i_6_n_0,sar1_carry__1_i_7_n_0,sar1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_1
       (.I0(mul_res[23]),
        .I1(dividend_reg[23]),
        .I2(mul_res[22]),
        .I3(dividend_reg[22]),
        .O(sar1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_2
       (.I0(mul_res[21]),
        .I1(dividend_reg[21]),
        .I2(mul_res[20]),
        .I3(dividend_reg[20]),
        .O(sar1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_3
       (.I0(mul_res[19]),
        .I1(dividend_reg[19]),
        .I2(mul_res[18]),
        .I3(dividend_reg[18]),
        .O(sar1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_4
       (.I0(mul_res[17]),
        .I1(dividend_reg[17]),
        .I2(mul_res[16]),
        .I3(dividend_reg[16]),
        .O(sar1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_5
       (.I0(dividend_reg[23]),
        .I1(mul_res[23]),
        .I2(dividend_reg[22]),
        .I3(mul_res[22]),
        .O(sar1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_6
       (.I0(dividend_reg[21]),
        .I1(mul_res[21]),
        .I2(dividend_reg[20]),
        .I3(mul_res[20]),
        .O(sar1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_7
       (.I0(dividend_reg[19]),
        .I1(mul_res[19]),
        .I2(dividend_reg[18]),
        .I3(mul_res[18]),
        .O(sar1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_8
       (.I0(dividend_reg[17]),
        .I1(mul_res[17]),
        .I2(dividend_reg[16]),
        .I3(mul_res[16]),
        .O(sar1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__2
       (.CI(sar1_carry__1_n_0),
        .CO({sar1_carry__2_n_0,sar1_carry__2_n_1,sar1_carry__2_n_2,sar1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__2_i_1_n_0,sar1_carry__2_i_2_n_0,sar1_carry__2_i_3_n_0,sar1_carry__2_i_4_n_0}),
        .O(NLW_sar1_carry__2_O_UNCONNECTED[3:0]),
        .S({sar1_carry__2_i_5_n_0,sar1_carry__2_i_6_n_0,sar1_carry__2_i_7_n_0,sar1_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_1
       (.I0(mul_res[31]),
        .I1(dividend_reg[31]),
        .I2(mul_res[30]),
        .I3(dividend_reg[30]),
        .O(sar1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_2
       (.I0(mul_res[29]),
        .I1(dividend_reg[29]),
        .I2(mul_res[28]),
        .I3(dividend_reg[28]),
        .O(sar1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_3
       (.I0(mul_res[27]),
        .I1(dividend_reg[27]),
        .I2(mul_res[26]),
        .I3(dividend_reg[26]),
        .O(sar1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_4
       (.I0(mul_res[25]),
        .I1(dividend_reg[25]),
        .I2(mul_res[24]),
        .I3(dividend_reg[24]),
        .O(sar1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_5
       (.I0(dividend_reg[31]),
        .I1(mul_res[31]),
        .I2(dividend_reg[30]),
        .I3(mul_res[30]),
        .O(sar1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_6
       (.I0(dividend_reg[29]),
        .I1(mul_res[29]),
        .I2(dividend_reg[28]),
        .I3(mul_res[28]),
        .O(sar1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_7
       (.I0(dividend_reg[27]),
        .I1(mul_res[27]),
        .I2(dividend_reg[26]),
        .I3(mul_res[26]),
        .O(sar1_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_8
       (.I0(dividend_reg[25]),
        .I1(mul_res[25]),
        .I2(dividend_reg[24]),
        .I3(mul_res[24]),
        .O(sar1_carry__2_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__3
       (.CI(sar1_carry__2_n_0),
        .CO({sar1_carry__3_n_0,sar1_carry__3_n_1,sar1_carry__3_n_2,sar1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__3_i_1_n_0,sar1_carry__3_i_2_n_0,sar1_carry__3_i_3_n_0,sar1_carry__3_i_4_n_0}),
        .O(NLW_sar1_carry__3_O_UNCONNECTED[3:0]),
        .S({sar1_carry__3_i_5_n_0,sar1_carry__3_i_6_n_0,sar1_carry__3_i_7_n_0,sar1_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_1
       (.I0(mul_res[39]),
        .I1(mul_res[38]),
        .O(sar1_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_2
       (.I0(mul_res[37]),
        .I1(mul_res[36]),
        .O(sar1_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_3
       (.I0(mul_res[35]),
        .I1(mul_res[34]),
        .O(sar1_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_4
       (.I0(mul_res[33]),
        .I1(mul_res[32]),
        .O(sar1_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_5
       (.I0(mul_res[38]),
        .I1(mul_res[39]),
        .O(sar1_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_6
       (.I0(mul_res[36]),
        .I1(mul_res[37]),
        .O(sar1_carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_7
       (.I0(mul_res[34]),
        .I1(mul_res[35]),
        .O(sar1_carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_8
       (.I0(mul_res[32]),
        .I1(mul_res[33]),
        .O(sar1_carry__3_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__4
       (.CI(sar1_carry__3_n_0),
        .CO({sar1_carry__4_n_0,sar1_carry__4_n_1,sar1_carry__4_n_2,sar1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__4_i_1_n_0,sar1_carry__4_i_2_n_0,sar1_carry__4_i_3_n_0,sar1_carry__4_i_4_n_0}),
        .O(NLW_sar1_carry__4_O_UNCONNECTED[3:0]),
        .S({sar1_carry__4_i_5_n_0,sar1_carry__4_i_6_n_0,sar1_carry__4_i_7_n_0,sar1_carry__4_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_1
       (.I0(mul_res[47]),
        .I1(mul_res[46]),
        .O(sar1_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_2
       (.I0(mul_res[45]),
        .I1(mul_res[44]),
        .O(sar1_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_3
       (.I0(mul_res[43]),
        .I1(mul_res[42]),
        .O(sar1_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_4
       (.I0(mul_res[41]),
        .I1(mul_res[40]),
        .O(sar1_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_5
       (.I0(mul_res[46]),
        .I1(mul_res[47]),
        .O(sar1_carry__4_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_6
       (.I0(mul_res[44]),
        .I1(mul_res[45]),
        .O(sar1_carry__4_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_7
       (.I0(mul_res[42]),
        .I1(mul_res[43]),
        .O(sar1_carry__4_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_8
       (.I0(mul_res[40]),
        .I1(mul_res[41]),
        .O(sar1_carry__4_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__5
       (.CI(sar1_carry__4_n_0),
        .CO({NLW_sar1_carry__5_CO_UNCONNECTED[3:2],sar1,sar1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sar1_carry__5_i_1_n_0,sar1_carry__5_i_2_n_0}),
        .O(NLW_sar1_carry__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sar1_carry__5_i_3_n_0,sar1_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_1
       (.I0(mul_res[51]),
        .I1(mul_res[50]),
        .O(sar1_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_2
       (.I0(mul_res[49]),
        .I1(mul_res[48]),
        .O(sar1_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_3
       (.I0(mul_res[50]),
        .I1(mul_res[51]),
        .O(sar1_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_4
       (.I0(mul_res[48]),
        .I1(mul_res[49]),
        .O(sar1_carry__5_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_1
       (.I0(mul_res[7]),
        .I1(dividend_reg[7]),
        .I2(mul_res[6]),
        .I3(dividend_reg[6]),
        .O(sar1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_2
       (.I0(mul_res[5]),
        .I1(dividend_reg[5]),
        .I2(mul_res[4]),
        .I3(dividend_reg[4]),
        .O(sar1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_3
       (.I0(mul_res[3]),
        .I1(dividend_reg[3]),
        .I2(mul_res[2]),
        .I3(dividend_reg[2]),
        .O(sar1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_4
       (.I0(mul_res[1]),
        .I1(dividend_reg[1]),
        .I2(mul_res[0]),
        .I3(dividend_reg[0]),
        .O(sar1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_5
       (.I0(dividend_reg[7]),
        .I1(mul_res[7]),
        .I2(dividend_reg[6]),
        .I3(mul_res[6]),
        .O(sar1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_6
       (.I0(dividend_reg[5]),
        .I1(mul_res[5]),
        .I2(dividend_reg[4]),
        .I3(mul_res[4]),
        .O(sar1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_7
       (.I0(dividend_reg[3]),
        .I1(mul_res[3]),
        .I2(dividend_reg[2]),
        .I3(mul_res[2]),
        .O(sar1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_8
       (.I0(dividend_reg[1]),
        .I1(mul_res[1]),
        .I2(dividend_reg[0]),
        .I3(mul_res[0]),
        .O(sar1_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hBFFFAA00)) 
    \sar[0]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\FSM_onehot_state[3]_i_2_n_0 ),
        .I4(\sar_reg_n_0_[0] ),
        .O(\sar[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[10]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[26]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[10] ),
        .O(\sar[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[11]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[27]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[11] ),
        .O(\sar[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[12]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[28]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[12] ),
        .O(\sar[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[13]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[29]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[13] ),
        .O(\sar[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[14]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[30]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[14] ),
        .O(\sar[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[15]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[31]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[15] ),
        .O(\sar[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \sar[15]_i_2__0 
       (.I0(i_reg[7]),
        .I1(i_reg[6]),
        .I2(i_reg[5]),
        .I3(i_reg[4]),
        .I4(i_reg[3]),
        .O(\sar[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[16]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[24]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[16] ),
        .O(\sar[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[17]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[25]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[17] ),
        .O(\sar[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[18]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[26]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[18] ),
        .O(\sar[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[19]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[27]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[19] ),
        .O(\sar[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[1]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[25]_i_2_n_0 ),
        .I4(\sar[7]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[1] ),
        .O(\sar[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[20]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[28]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[20] ),
        .O(\sar[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[21]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[29]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[21] ),
        .O(\sar[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[22]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[30]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[22] ),
        .O(\sar[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[23]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2_n_0 ),
        .I4(\sar[31]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[23] ),
        .O(\sar[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \sar[23]_i_2 
       (.I0(i_reg[3]),
        .I1(i_reg[4]),
        .I2(i_reg[7]),
        .I3(i_reg[6]),
        .I4(i_reg[5]),
        .O(\sar[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[24]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_2__0_n_0 ),
        .I4(\sar[24]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[24] ),
        .O(\sar[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sar[24]_i_2 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[25]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[25]_i_2_n_0 ),
        .I4(\sar[31]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[25] ),
        .O(\sar[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[25]_i_2 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[26]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[26]_i_2_n_0 ),
        .I4(\sar[31]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[26] ),
        .O(\sar[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[26]_i_2 
       (.I0(i_reg[2]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .O(\sar[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[27]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[27]_i_2_n_0 ),
        .I4(\sar[31]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[27] ),
        .O(\sar[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \sar[27]_i_2 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[28]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_2__0_n_0 ),
        .I4(\sar[28]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[28] ),
        .O(\sar[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sar[28]_i_2 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[29]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[29]_i_2_n_0 ),
        .I4(\sar[31]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[29] ),
        .O(\sar[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[29]_i_2 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[2]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[26]_i_2_n_0 ),
        .I4(\sar[7]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[2] ),
        .O(\sar[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[30]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[30]_i_2_n_0 ),
        .I4(\sar[31]_i_2__0_n_0 ),
        .I5(\sar_reg_n_0_[30] ),
        .O(\sar[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[30]_i_2 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .I2(i_reg[2]),
        .O(\sar[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[31]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_2__0_n_0 ),
        .I4(\sar[31]_i_3__0_n_0 ),
        .I5(\sar_reg_n_0_[31] ),
        .O(\sar[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \sar[31]_i_2__0 
       (.I0(i_reg[4]),
        .I1(i_reg[7]),
        .I2(i_reg[6]),
        .I3(i_reg[5]),
        .I4(i_reg[3]),
        .O(\sar[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sar[31]_i_3__0 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[31]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[3]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[27]_i_2_n_0 ),
        .I4(\sar[7]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[3] ),
        .O(\sar[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[4]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[28]_i_2_n_0 ),
        .I4(\sar[7]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[4] ),
        .O(\sar[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[5]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[29]_i_2_n_0 ),
        .I4(\sar[7]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[5] ),
        .O(\sar[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[6]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[30]_i_2_n_0 ),
        .I4(\sar[7]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[6] ),
        .O(\sar[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[7]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_3__0_n_0 ),
        .I4(\sar[7]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[7] ),
        .O(\sar[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sar[7]_i_2 
       (.I0(i_reg[3]),
        .I1(i_reg[7]),
        .I2(i_reg[6]),
        .I3(i_reg[5]),
        .I4(i_reg[4]),
        .O(\sar[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[8]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[24]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[8] ),
        .O(\sar[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[9]_i_1 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__0_n_0 ),
        .I4(\sar[25]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[9] ),
        .O(\sar[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[0]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[0] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[10]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[10] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[11]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[11] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[12]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[12] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[13]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[13] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[14]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[14] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[15]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[15] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[16]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[16] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[17]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[17] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[18]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[18] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[19]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[19] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[1]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[1] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[20]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[20] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[21]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[21] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[22]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[22] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[23]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[23] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[24]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[24] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[25]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[25] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[26]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[26] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[27]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[27] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[28]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[28] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[29]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[29] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[2]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[2] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[30]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[30] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[31]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[31] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[3]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[3] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[4]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[4] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[5]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[5] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[6]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[6] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[7]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[7] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[8]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[8] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[9]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[9] ),
        .R(i0_1));
endmodule

(* ORIG_REF_NAME = "divider_32_20" *) 
module hdmi_vga_vp_0_0_divider_32_20__xdcDup__2
   (E,
    Q,
    clk,
    vsync_ero,
    prev_vsync,
    D,
    \divisor_reg_reg[19]_0 );
  output [0:0]E;
  output [9:0]Q;
  input clk;
  input vsync_ero;
  input prev_vsync;
  input [31:0]D;
  input [19:0]\divisor_reg_reg[19]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_state[1]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_3_n_0 ;
  wire \FSM_onehot_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_2__0_n_0 ;
  wire [9:0]Q;
  wire clk;
  wire dividend_reg;
  wire \dividend_reg_reg_n_0_[0] ;
  wire \dividend_reg_reg_n_0_[10] ;
  wire \dividend_reg_reg_n_0_[11] ;
  wire \dividend_reg_reg_n_0_[12] ;
  wire \dividend_reg_reg_n_0_[13] ;
  wire \dividend_reg_reg_n_0_[14] ;
  wire \dividend_reg_reg_n_0_[15] ;
  wire \dividend_reg_reg_n_0_[16] ;
  wire \dividend_reg_reg_n_0_[17] ;
  wire \dividend_reg_reg_n_0_[18] ;
  wire \dividend_reg_reg_n_0_[19] ;
  wire \dividend_reg_reg_n_0_[1] ;
  wire \dividend_reg_reg_n_0_[20] ;
  wire \dividend_reg_reg_n_0_[21] ;
  wire \dividend_reg_reg_n_0_[22] ;
  wire \dividend_reg_reg_n_0_[23] ;
  wire \dividend_reg_reg_n_0_[24] ;
  wire \dividend_reg_reg_n_0_[25] ;
  wire \dividend_reg_reg_n_0_[26] ;
  wire \dividend_reg_reg_n_0_[27] ;
  wire \dividend_reg_reg_n_0_[28] ;
  wire \dividend_reg_reg_n_0_[29] ;
  wire \dividend_reg_reg_n_0_[2] ;
  wire \dividend_reg_reg_n_0_[30] ;
  wire \dividend_reg_reg_n_0_[31] ;
  wire \dividend_reg_reg_n_0_[3] ;
  wire \dividend_reg_reg_n_0_[4] ;
  wire \dividend_reg_reg_n_0_[5] ;
  wire \dividend_reg_reg_n_0_[6] ;
  wire \dividend_reg_reg_n_0_[7] ;
  wire \dividend_reg_reg_n_0_[8] ;
  wire \dividend_reg_reg_n_0_[9] ;
  wire [19:0]divisor_reg;
  wire [19:0]\divisor_reg_reg[19]_0 ;
  wire i0;
  wire [7:5]i0__0;
  wire \i[0]_i_1__0_n_0 ;
  wire \i[1]_i_1__0_n_0 ;
  wire \i[2]_i_1__0_n_0 ;
  wire \i[3]_i_1__0_n_0 ;
  wire \i[4]_i_1__0_n_0 ;
  wire \i[7]_i_1__0_n_0 ;
  wire [7:0]i_reg;
  wire lat_cnt;
  wire lat_cnt0;
  wire [7:0]lat_cnt0__0;
  wire \lat_cnt[1]_i_1__0_n_0 ;
  wire \lat_cnt[7]_i_2__0_n_0 ;
  wire [7:0]lat_cnt_reg;
  wire [51:0]mul_res;
  wire prev_vsync;
  wire rv_reg;
  wire sar1_carry__0_i_1__0_n_0;
  wire sar1_carry__0_i_2__0_n_0;
  wire sar1_carry__0_i_3__0_n_0;
  wire sar1_carry__0_i_4__0_n_0;
  wire sar1_carry__0_i_5__0_n_0;
  wire sar1_carry__0_i_6__0_n_0;
  wire sar1_carry__0_i_7__0_n_0;
  wire sar1_carry__0_i_8__0_n_0;
  wire sar1_carry__0_n_0;
  wire sar1_carry__0_n_1;
  wire sar1_carry__0_n_2;
  wire sar1_carry__0_n_3;
  wire sar1_carry__1_i_1__0_n_0;
  wire sar1_carry__1_i_2__0_n_0;
  wire sar1_carry__1_i_3__0_n_0;
  wire sar1_carry__1_i_4__0_n_0;
  wire sar1_carry__1_i_5__0_n_0;
  wire sar1_carry__1_i_6__0_n_0;
  wire sar1_carry__1_i_7__0_n_0;
  wire sar1_carry__1_i_8__0_n_0;
  wire sar1_carry__1_n_0;
  wire sar1_carry__1_n_1;
  wire sar1_carry__1_n_2;
  wire sar1_carry__1_n_3;
  wire sar1_carry__2_i_1__0_n_0;
  wire sar1_carry__2_i_2__0_n_0;
  wire sar1_carry__2_i_3__0_n_0;
  wire sar1_carry__2_i_4__0_n_0;
  wire sar1_carry__2_i_5__0_n_0;
  wire sar1_carry__2_i_6__0_n_0;
  wire sar1_carry__2_i_7__0_n_0;
  wire sar1_carry__2_i_8__0_n_0;
  wire sar1_carry__2_n_0;
  wire sar1_carry__2_n_1;
  wire sar1_carry__2_n_2;
  wire sar1_carry__2_n_3;
  wire sar1_carry__3_i_1__0_n_0;
  wire sar1_carry__3_i_2__0_n_0;
  wire sar1_carry__3_i_3__0_n_0;
  wire sar1_carry__3_i_4__0_n_0;
  wire sar1_carry__3_i_5__0_n_0;
  wire sar1_carry__3_i_6__0_n_0;
  wire sar1_carry__3_i_7__0_n_0;
  wire sar1_carry__3_i_8__0_n_0;
  wire sar1_carry__3_n_0;
  wire sar1_carry__3_n_1;
  wire sar1_carry__3_n_2;
  wire sar1_carry__3_n_3;
  wire sar1_carry__4_i_1__0_n_0;
  wire sar1_carry__4_i_2__0_n_0;
  wire sar1_carry__4_i_3__0_n_0;
  wire sar1_carry__4_i_4__0_n_0;
  wire sar1_carry__4_i_5__0_n_0;
  wire sar1_carry__4_i_6__0_n_0;
  wire sar1_carry__4_i_7__0_n_0;
  wire sar1_carry__4_i_8__0_n_0;
  wire sar1_carry__4_n_0;
  wire sar1_carry__4_n_1;
  wire sar1_carry__4_n_2;
  wire sar1_carry__4_n_3;
  wire sar1_carry__5_i_1__0_n_0;
  wire sar1_carry__5_i_2__0_n_0;
  wire sar1_carry__5_i_3__0_n_0;
  wire sar1_carry__5_i_4__0_n_0;
  wire sar1_carry__5_n_2;
  wire sar1_carry__5_n_3;
  wire sar1_carry_i_1__0_n_0;
  wire sar1_carry_i_2__0_n_0;
  wire sar1_carry_i_3__0_n_0;
  wire sar1_carry_i_4__0_n_0;
  wire sar1_carry_i_5__0_n_0;
  wire sar1_carry_i_6__0_n_0;
  wire sar1_carry_i_7__0_n_0;
  wire sar1_carry_i_8__0_n_0;
  wire sar1_carry_n_0;
  wire sar1_carry_n_1;
  wire sar1_carry_n_2;
  wire sar1_carry_n_3;
  wire \sar[0]_i_1_n_0 ;
  wire \sar[0]_i_2_n_0 ;
  wire \sar[10]_i_1_n_0 ;
  wire \sar[11]_i_1_n_0 ;
  wire \sar[12]_i_1_n_0 ;
  wire \sar[13]_i_1_n_0 ;
  wire \sar[14]_i_1_n_0 ;
  wire \sar[15]_i_1_n_0 ;
  wire \sar[15]_i_2__1_n_0 ;
  wire \sar[16]_i_1_n_0 ;
  wire \sar[17]_i_1_n_0 ;
  wire \sar[18]_i_1_n_0 ;
  wire \sar[19]_i_1_n_0 ;
  wire \sar[1]_i_1_n_0 ;
  wire \sar[20]_i_1_n_0 ;
  wire \sar[21]_i_1_n_0 ;
  wire \sar[22]_i_1_n_0 ;
  wire \sar[23]_i_1_n_0 ;
  wire \sar[23]_i_2__0_n_0 ;
  wire \sar[24]_i_1_n_0 ;
  wire \sar[24]_i_2__0_n_0 ;
  wire \sar[25]_i_1_n_0 ;
  wire \sar[25]_i_2__0_n_0 ;
  wire \sar[26]_i_1_n_0 ;
  wire \sar[26]_i_2__0_n_0 ;
  wire \sar[27]_i_1_n_0 ;
  wire \sar[27]_i_2__0_n_0 ;
  wire \sar[28]_i_1_n_0 ;
  wire \sar[28]_i_2__0_n_0 ;
  wire \sar[29]_i_1_n_0 ;
  wire \sar[29]_i_2__0_n_0 ;
  wire \sar[2]_i_1_n_0 ;
  wire \sar[30]_i_1_n_0 ;
  wire \sar[30]_i_2__0_n_0 ;
  wire \sar[31]_i_1_n_0 ;
  wire \sar[31]_i_2_n_0 ;
  wire \sar[31]_i_3_n_0 ;
  wire \sar[31]_i_4_n_0 ;
  wire \sar[3]_i_1_n_0 ;
  wire \sar[4]_i_1_n_0 ;
  wire \sar[5]_i_1_n_0 ;
  wire \sar[6]_i_1_n_0 ;
  wire \sar[7]_i_1_n_0 ;
  wire \sar[7]_i_2__0_n_0 ;
  wire \sar[8]_i_1_n_0 ;
  wire \sar[9]_i_1_n_0 ;
  wire \sar_reg_n_0_[0] ;
  wire \sar_reg_n_0_[10] ;
  wire \sar_reg_n_0_[11] ;
  wire \sar_reg_n_0_[12] ;
  wire \sar_reg_n_0_[13] ;
  wire \sar_reg_n_0_[14] ;
  wire \sar_reg_n_0_[15] ;
  wire \sar_reg_n_0_[16] ;
  wire \sar_reg_n_0_[17] ;
  wire \sar_reg_n_0_[18] ;
  wire \sar_reg_n_0_[19] ;
  wire \sar_reg_n_0_[1] ;
  wire \sar_reg_n_0_[20] ;
  wire \sar_reg_n_0_[21] ;
  wire \sar_reg_n_0_[22] ;
  wire \sar_reg_n_0_[23] ;
  wire \sar_reg_n_0_[24] ;
  wire \sar_reg_n_0_[25] ;
  wire \sar_reg_n_0_[26] ;
  wire \sar_reg_n_0_[27] ;
  wire \sar_reg_n_0_[28] ;
  wire \sar_reg_n_0_[29] ;
  wire \sar_reg_n_0_[2] ;
  wire \sar_reg_n_0_[30] ;
  wire \sar_reg_n_0_[31] ;
  wire \sar_reg_n_0_[3] ;
  wire \sar_reg_n_0_[4] ;
  wire \sar_reg_n_0_[5] ;
  wire \sar_reg_n_0_[6] ;
  wire \sar_reg_n_0_[7] ;
  wire \sar_reg_n_0_[8] ;
  wire \sar_reg_n_0_[9] ;
  wire vsync_ero;
  wire [3:0]NLW_sar1_carry_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__4_O_UNCONNECTED;
  wire [3:2]NLW_sar1_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000305000500)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1__0_n_0 ),
        .I2(lat_cnt0),
        .I3(rv_reg),
        .I4(dividend_reg),
        .I5(i0),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFAA04AA)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(lat_cnt0),
        .I1(lat_cnt),
        .I2(\FSM_onehot_state[1]_i_2_n_0 ),
        .I3(\FSM_onehot_state[1]_i_3_n_0 ),
        .I4(i0),
        .O(\FSM_onehot_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_state[1]_i_2 
       (.I0(i_reg[7]),
        .I1(i_reg[6]),
        .I2(i_reg[5]),
        .I3(i_reg[4]),
        .I4(\sar[24]_i_2__0_n_0 ),
        .I5(i_reg[3]),
        .O(\FSM_onehot_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \FSM_onehot_state[1]_i_3 
       (.I0(\i[7]_i_1__0_n_0 ),
        .I1(lat_cnt0),
        .I2(rv_reg),
        .I3(i0),
        .I4(vsync_ero),
        .I5(prev_vsync),
        .O(\FSM_onehot_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000002F0F0F0F2)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1__0_n_0 ),
        .I2(lat_cnt0),
        .I3(rv_reg),
        .I4(dividend_reg),
        .I5(i0),
        .O(\FSM_onehot_state[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\FSM_onehot_state[3]_i_2__0_n_0 ),
        .I1(\i[7]_i_1__0_n_0 ),
        .I2(lat_cnt0),
        .I3(rv_reg),
        .I4(dividend_reg),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_onehot_state[3]_i_2__0 
       (.I0(\sar[0]_i_2_n_0 ),
        .I1(lat_cnt),
        .I2(lat_cnt0),
        .I3(i0),
        .I4(i_reg[3]),
        .I5(\sar[24]_i_2__0_n_0 ),
        .O(\FSM_onehot_state[3]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(i0),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__0_n_0 ),
        .Q(lat_cnt0),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__0_n_0 ),
        .Q(lat_cnt),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(rv_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dividend_reg[31]_i_1__2 
       (.I0(i0),
        .I1(vsync_ero),
        .I2(prev_vsync),
        .O(dividend_reg));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[0]),
        .Q(\dividend_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[10]),
        .Q(\dividend_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[11]),
        .Q(\dividend_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[12]),
        .Q(\dividend_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[13]),
        .Q(\dividend_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[14]),
        .Q(\dividend_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[15]),
        .Q(\dividend_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[16]),
        .Q(\dividend_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[17]),
        .Q(\dividend_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[18]),
        .Q(\dividend_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[19]),
        .Q(\dividend_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[1]),
        .Q(\dividend_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[20] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[20]),
        .Q(\dividend_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[21] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[21]),
        .Q(\dividend_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[22] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[22]),
        .Q(\dividend_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[23] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[23]),
        .Q(\dividend_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[24] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[24]),
        .Q(\dividend_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[25] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[25]),
        .Q(\dividend_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[26] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[26]),
        .Q(\dividend_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[27] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[27]),
        .Q(\dividend_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[28] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[28]),
        .Q(\dividend_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[29] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[29]),
        .Q(\dividend_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[2]),
        .Q(\dividend_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[30] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[30]),
        .Q(\dividend_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[31] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[31]),
        .Q(\dividend_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[3]),
        .Q(\dividend_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[4]),
        .Q(\dividend_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[5]),
        .Q(\dividend_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[6]),
        .Q(\dividend_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[7]),
        .Q(\dividend_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[8]),
        .Q(\dividend_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg),
        .D(D[9]),
        .Q(\dividend_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [0]),
        .Q(divisor_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [10]),
        .Q(divisor_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [11]),
        .Q(divisor_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [12]),
        .Q(divisor_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [13]),
        .Q(divisor_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [14]),
        .Q(divisor_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [15]),
        .Q(divisor_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [16]),
        .Q(divisor_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [17]),
        .Q(divisor_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [18]),
        .Q(divisor_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [19]),
        .Q(divisor_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [1]),
        .Q(divisor_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [2]),
        .Q(divisor_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [3]),
        .Q(divisor_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [4]),
        .Q(divisor_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [5]),
        .Q(divisor_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [6]),
        .Q(divisor_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [7]),
        .Q(divisor_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [8]),
        .Q(divisor_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg),
        .D(\divisor_reg_reg[19]_0 [9]),
        .Q(divisor_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_1__0 
       (.I0(i_reg[0]),
        .O(\i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i[1]_i_1__0 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .O(\i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \i[2]_i_1__0 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \i[3]_i_1__0 
       (.I0(i_reg[3]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .I3(i_reg[2]),
        .O(\i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[4]_i_1__0 
       (.I0(i_reg[4]),
        .I1(i_reg[2]),
        .I2(i_reg[0]),
        .I3(i_reg[1]),
        .I4(i_reg[3]),
        .O(\i[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[5]_i_1__0 
       (.I0(i_reg[5]),
        .I1(i_reg[3]),
        .I2(i_reg[1]),
        .I3(i_reg[0]),
        .I4(i_reg[2]),
        .I5(i_reg[4]),
        .O(i0__0[5]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[6]_i_1__0 
       (.I0(i_reg[6]),
        .I1(i_reg[5]),
        .I2(i_reg[4]),
        .I3(\sar[24]_i_2__0_n_0 ),
        .I4(i_reg[3]),
        .O(i0__0[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \i[7]_i_1__0 
       (.I0(\lat_cnt[7]_i_2__0_n_0 ),
        .I1(lat_cnt_reg[6]),
        .I2(lat_cnt_reg[7]),
        .I3(lat_cnt),
        .O(\i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[7]_i_2__0 
       (.I0(i_reg[7]),
        .I1(i_reg[5]),
        .I2(i_reg[6]),
        .I3(i_reg[4]),
        .I4(\sar[24]_i_2__0_n_0 ),
        .I5(i_reg[3]),
        .O(i0__0[7]));
  FDSE \i_reg[0] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(\i[0]_i_1__0_n_0 ),
        .Q(i_reg[0]),
        .S(i0));
  FDSE \i_reg[1] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(\i[1]_i_1__0_n_0 ),
        .Q(i_reg[1]),
        .S(i0));
  FDSE \i_reg[2] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(\i[2]_i_1__0_n_0 ),
        .Q(i_reg[2]),
        .S(i0));
  FDSE \i_reg[3] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(\i[3]_i_1__0_n_0 ),
        .Q(i_reg[3]),
        .S(i0));
  FDSE \i_reg[4] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(\i[4]_i_1__0_n_0 ),
        .Q(i_reg[4]),
        .S(i0));
  FDRE \i_reg[5] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(i0__0[5]),
        .Q(i_reg[5]),
        .R(i0));
  FDRE \i_reg[6] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(i0__0[6]),
        .Q(i_reg[6]),
        .R(i0));
  FDRE \i_reg[7] 
       (.C(clk),
        .CE(\i[7]_i_1__0_n_0 ),
        .D(i0__0[7]),
        .Q(i_reg[7]),
        .R(i0));
  (* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_mult_32_20_lm__5 instance_name
       (.A({\sar_reg_n_0_[31] ,\sar_reg_n_0_[30] ,\sar_reg_n_0_[29] ,\sar_reg_n_0_[28] ,\sar_reg_n_0_[27] ,\sar_reg_n_0_[26] ,\sar_reg_n_0_[25] ,\sar_reg_n_0_[24] ,\sar_reg_n_0_[23] ,\sar_reg_n_0_[22] ,\sar_reg_n_0_[21] ,\sar_reg_n_0_[20] ,\sar_reg_n_0_[19] ,\sar_reg_n_0_[18] ,\sar_reg_n_0_[17] ,\sar_reg_n_0_[16] ,\sar_reg_n_0_[15] ,\sar_reg_n_0_[14] ,\sar_reg_n_0_[13] ,\sar_reg_n_0_[12] ,\sar_reg_n_0_[11] ,\sar_reg_n_0_[10] ,\sar_reg_n_0_[9] ,\sar_reg_n_0_[8] ,\sar_reg_n_0_[7] ,\sar_reg_n_0_[6] ,\sar_reg_n_0_[5] ,\sar_reg_n_0_[4] ,\sar_reg_n_0_[3] ,\sar_reg_n_0_[2] ,\sar_reg_n_0_[1] ,\sar_reg_n_0_[0] }),
        .B(divisor_reg),
        .CLK(clk),
        .P(mul_res));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \lat_cnt[0]_i_1__0 
       (.I0(lat_cnt_reg[0]),
        .O(lat_cnt0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \lat_cnt[1]_i_1__0 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .O(\lat_cnt[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \lat_cnt[2]_i_1__0 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .I2(lat_cnt_reg[2]),
        .O(lat_cnt0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \lat_cnt[3]_i_1__0 
       (.I0(lat_cnt_reg[3]),
        .I1(lat_cnt_reg[0]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[2]),
        .O(lat_cnt0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \lat_cnt[4]_i_1__0 
       (.I0(lat_cnt_reg[4]),
        .I1(lat_cnt_reg[2]),
        .I2(lat_cnt_reg[3]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[1]),
        .O(lat_cnt0__0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \lat_cnt[5]_i_1__0 
       (.I0(lat_cnt_reg[5]),
        .I1(lat_cnt_reg[4]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[3]),
        .I5(lat_cnt_reg[2]),
        .O(lat_cnt0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lat_cnt[6]_i_1__0 
       (.I0(lat_cnt_reg[6]),
        .I1(\lat_cnt[7]_i_2__0_n_0 ),
        .O(lat_cnt0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \lat_cnt[7]_i_1__0 
       (.I0(lat_cnt_reg[7]),
        .I1(lat_cnt_reg[6]),
        .I2(\lat_cnt[7]_i_2__0_n_0 ),
        .O(lat_cnt0__0[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lat_cnt[7]_i_2__0 
       (.I0(lat_cnt_reg[2]),
        .I1(lat_cnt_reg[3]),
        .I2(lat_cnt_reg[0]),
        .I3(lat_cnt_reg[1]),
        .I4(lat_cnt_reg[5]),
        .I5(lat_cnt_reg[4]),
        .O(\lat_cnt[7]_i_2__0_n_0 ));
  FDRE \lat_cnt_reg[0] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[0]),
        .Q(lat_cnt_reg[0]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[1] 
       (.C(clk),
        .CE(lat_cnt),
        .D(\lat_cnt[1]_i_1__0_n_0 ),
        .Q(lat_cnt_reg[1]),
        .R(lat_cnt0));
  FDSE \lat_cnt_reg[2] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[2]),
        .Q(lat_cnt_reg[2]),
        .S(lat_cnt0));
  FDRE \lat_cnt_reg[3] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[3]),
        .Q(lat_cnt_reg[3]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[4] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[4]),
        .Q(lat_cnt_reg[4]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[5] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[5]),
        .Q(lat_cnt_reg[5]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[6] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[6]),
        .Q(lat_cnt_reg[6]),
        .R(lat_cnt0));
  FDRE \lat_cnt_reg[7] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0__0[7]),
        .Q(lat_cnt_reg[7]),
        .R(lat_cnt0));
  FDRE \result_reg_reg[0] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_reg_reg[1] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_reg_reg[2] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_reg_reg[3] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_reg_reg[4] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_reg_reg[5] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_reg_reg[6] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_reg_reg[7] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_reg_reg[8] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_reg_reg[9] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rv_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(rv_reg),
        .Q(E),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry
       (.CI(1'b0),
        .CO({sar1_carry_n_0,sar1_carry_n_1,sar1_carry_n_2,sar1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry_i_1__0_n_0,sar1_carry_i_2__0_n_0,sar1_carry_i_3__0_n_0,sar1_carry_i_4__0_n_0}),
        .O(NLW_sar1_carry_O_UNCONNECTED[3:0]),
        .S({sar1_carry_i_5__0_n_0,sar1_carry_i_6__0_n_0,sar1_carry_i_7__0_n_0,sar1_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__0
       (.CI(sar1_carry_n_0),
        .CO({sar1_carry__0_n_0,sar1_carry__0_n_1,sar1_carry__0_n_2,sar1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__0_i_1__0_n_0,sar1_carry__0_i_2__0_n_0,sar1_carry__0_i_3__0_n_0,sar1_carry__0_i_4__0_n_0}),
        .O(NLW_sar1_carry__0_O_UNCONNECTED[3:0]),
        .S({sar1_carry__0_i_5__0_n_0,sar1_carry__0_i_6__0_n_0,sar1_carry__0_i_7__0_n_0,sar1_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_1__0
       (.I0(mul_res[15]),
        .I1(\dividend_reg_reg_n_0_[15] ),
        .I2(mul_res[14]),
        .I3(\dividend_reg_reg_n_0_[14] ),
        .O(sar1_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_2__0
       (.I0(mul_res[13]),
        .I1(\dividend_reg_reg_n_0_[13] ),
        .I2(mul_res[12]),
        .I3(\dividend_reg_reg_n_0_[12] ),
        .O(sar1_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_3__0
       (.I0(mul_res[11]),
        .I1(\dividend_reg_reg_n_0_[11] ),
        .I2(mul_res[10]),
        .I3(\dividend_reg_reg_n_0_[10] ),
        .O(sar1_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_4__0
       (.I0(mul_res[9]),
        .I1(\dividend_reg_reg_n_0_[9] ),
        .I2(mul_res[8]),
        .I3(\dividend_reg_reg_n_0_[8] ),
        .O(sar1_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_5__0
       (.I0(\dividend_reg_reg_n_0_[15] ),
        .I1(mul_res[15]),
        .I2(\dividend_reg_reg_n_0_[14] ),
        .I3(mul_res[14]),
        .O(sar1_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_6__0
       (.I0(\dividend_reg_reg_n_0_[13] ),
        .I1(mul_res[13]),
        .I2(\dividend_reg_reg_n_0_[12] ),
        .I3(mul_res[12]),
        .O(sar1_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_7__0
       (.I0(\dividend_reg_reg_n_0_[11] ),
        .I1(mul_res[11]),
        .I2(\dividend_reg_reg_n_0_[10] ),
        .I3(mul_res[10]),
        .O(sar1_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_8__0
       (.I0(\dividend_reg_reg_n_0_[9] ),
        .I1(mul_res[9]),
        .I2(\dividend_reg_reg_n_0_[8] ),
        .I3(mul_res[8]),
        .O(sar1_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__1
       (.CI(sar1_carry__0_n_0),
        .CO({sar1_carry__1_n_0,sar1_carry__1_n_1,sar1_carry__1_n_2,sar1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__1_i_1__0_n_0,sar1_carry__1_i_2__0_n_0,sar1_carry__1_i_3__0_n_0,sar1_carry__1_i_4__0_n_0}),
        .O(NLW_sar1_carry__1_O_UNCONNECTED[3:0]),
        .S({sar1_carry__1_i_5__0_n_0,sar1_carry__1_i_6__0_n_0,sar1_carry__1_i_7__0_n_0,sar1_carry__1_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_1__0
       (.I0(mul_res[23]),
        .I1(\dividend_reg_reg_n_0_[23] ),
        .I2(mul_res[22]),
        .I3(\dividend_reg_reg_n_0_[22] ),
        .O(sar1_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_2__0
       (.I0(mul_res[21]),
        .I1(\dividend_reg_reg_n_0_[21] ),
        .I2(mul_res[20]),
        .I3(\dividend_reg_reg_n_0_[20] ),
        .O(sar1_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_3__0
       (.I0(mul_res[19]),
        .I1(\dividend_reg_reg_n_0_[19] ),
        .I2(mul_res[18]),
        .I3(\dividend_reg_reg_n_0_[18] ),
        .O(sar1_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_4__0
       (.I0(mul_res[17]),
        .I1(\dividend_reg_reg_n_0_[17] ),
        .I2(mul_res[16]),
        .I3(\dividend_reg_reg_n_0_[16] ),
        .O(sar1_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_5__0
       (.I0(\dividend_reg_reg_n_0_[23] ),
        .I1(mul_res[23]),
        .I2(\dividend_reg_reg_n_0_[22] ),
        .I3(mul_res[22]),
        .O(sar1_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_6__0
       (.I0(\dividend_reg_reg_n_0_[21] ),
        .I1(mul_res[21]),
        .I2(\dividend_reg_reg_n_0_[20] ),
        .I3(mul_res[20]),
        .O(sar1_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_7__0
       (.I0(\dividend_reg_reg_n_0_[19] ),
        .I1(mul_res[19]),
        .I2(\dividend_reg_reg_n_0_[18] ),
        .I3(mul_res[18]),
        .O(sar1_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_8__0
       (.I0(\dividend_reg_reg_n_0_[17] ),
        .I1(mul_res[17]),
        .I2(\dividend_reg_reg_n_0_[16] ),
        .I3(mul_res[16]),
        .O(sar1_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__2
       (.CI(sar1_carry__1_n_0),
        .CO({sar1_carry__2_n_0,sar1_carry__2_n_1,sar1_carry__2_n_2,sar1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__2_i_1__0_n_0,sar1_carry__2_i_2__0_n_0,sar1_carry__2_i_3__0_n_0,sar1_carry__2_i_4__0_n_0}),
        .O(NLW_sar1_carry__2_O_UNCONNECTED[3:0]),
        .S({sar1_carry__2_i_5__0_n_0,sar1_carry__2_i_6__0_n_0,sar1_carry__2_i_7__0_n_0,sar1_carry__2_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_1__0
       (.I0(mul_res[31]),
        .I1(\dividend_reg_reg_n_0_[31] ),
        .I2(mul_res[30]),
        .I3(\dividend_reg_reg_n_0_[30] ),
        .O(sar1_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_2__0
       (.I0(mul_res[29]),
        .I1(\dividend_reg_reg_n_0_[29] ),
        .I2(mul_res[28]),
        .I3(\dividend_reg_reg_n_0_[28] ),
        .O(sar1_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_3__0
       (.I0(mul_res[27]),
        .I1(\dividend_reg_reg_n_0_[27] ),
        .I2(mul_res[26]),
        .I3(\dividend_reg_reg_n_0_[26] ),
        .O(sar1_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_4__0
       (.I0(mul_res[25]),
        .I1(\dividend_reg_reg_n_0_[25] ),
        .I2(mul_res[24]),
        .I3(\dividend_reg_reg_n_0_[24] ),
        .O(sar1_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_5__0
       (.I0(\dividend_reg_reg_n_0_[31] ),
        .I1(mul_res[31]),
        .I2(\dividend_reg_reg_n_0_[30] ),
        .I3(mul_res[30]),
        .O(sar1_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_6__0
       (.I0(\dividend_reg_reg_n_0_[29] ),
        .I1(mul_res[29]),
        .I2(\dividend_reg_reg_n_0_[28] ),
        .I3(mul_res[28]),
        .O(sar1_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_7__0
       (.I0(\dividend_reg_reg_n_0_[27] ),
        .I1(mul_res[27]),
        .I2(\dividend_reg_reg_n_0_[26] ),
        .I3(mul_res[26]),
        .O(sar1_carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_8__0
       (.I0(\dividend_reg_reg_n_0_[25] ),
        .I1(mul_res[25]),
        .I2(\dividend_reg_reg_n_0_[24] ),
        .I3(mul_res[24]),
        .O(sar1_carry__2_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__3
       (.CI(sar1_carry__2_n_0),
        .CO({sar1_carry__3_n_0,sar1_carry__3_n_1,sar1_carry__3_n_2,sar1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__3_i_1__0_n_0,sar1_carry__3_i_2__0_n_0,sar1_carry__3_i_3__0_n_0,sar1_carry__3_i_4__0_n_0}),
        .O(NLW_sar1_carry__3_O_UNCONNECTED[3:0]),
        .S({sar1_carry__3_i_5__0_n_0,sar1_carry__3_i_6__0_n_0,sar1_carry__3_i_7__0_n_0,sar1_carry__3_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_1__0
       (.I0(mul_res[39]),
        .I1(mul_res[38]),
        .O(sar1_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_2__0
       (.I0(mul_res[37]),
        .I1(mul_res[36]),
        .O(sar1_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_3__0
       (.I0(mul_res[35]),
        .I1(mul_res[34]),
        .O(sar1_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_4__0
       (.I0(mul_res[33]),
        .I1(mul_res[32]),
        .O(sar1_carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_5__0
       (.I0(mul_res[38]),
        .I1(mul_res[39]),
        .O(sar1_carry__3_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_6__0
       (.I0(mul_res[36]),
        .I1(mul_res[37]),
        .O(sar1_carry__3_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_7__0
       (.I0(mul_res[34]),
        .I1(mul_res[35]),
        .O(sar1_carry__3_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_8__0
       (.I0(mul_res[32]),
        .I1(mul_res[33]),
        .O(sar1_carry__3_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__4
       (.CI(sar1_carry__3_n_0),
        .CO({sar1_carry__4_n_0,sar1_carry__4_n_1,sar1_carry__4_n_2,sar1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__4_i_1__0_n_0,sar1_carry__4_i_2__0_n_0,sar1_carry__4_i_3__0_n_0,sar1_carry__4_i_4__0_n_0}),
        .O(NLW_sar1_carry__4_O_UNCONNECTED[3:0]),
        .S({sar1_carry__4_i_5__0_n_0,sar1_carry__4_i_6__0_n_0,sar1_carry__4_i_7__0_n_0,sar1_carry__4_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_1__0
       (.I0(mul_res[47]),
        .I1(mul_res[46]),
        .O(sar1_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_2__0
       (.I0(mul_res[45]),
        .I1(mul_res[44]),
        .O(sar1_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_3__0
       (.I0(mul_res[43]),
        .I1(mul_res[42]),
        .O(sar1_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_4__0
       (.I0(mul_res[41]),
        .I1(mul_res[40]),
        .O(sar1_carry__4_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_5__0
       (.I0(mul_res[46]),
        .I1(mul_res[47]),
        .O(sar1_carry__4_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_6__0
       (.I0(mul_res[44]),
        .I1(mul_res[45]),
        .O(sar1_carry__4_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_7__0
       (.I0(mul_res[42]),
        .I1(mul_res[43]),
        .O(sar1_carry__4_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_8__0
       (.I0(mul_res[40]),
        .I1(mul_res[41]),
        .O(sar1_carry__4_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__5
       (.CI(sar1_carry__4_n_0),
        .CO({NLW_sar1_carry__5_CO_UNCONNECTED[3:2],sar1_carry__5_n_2,sar1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sar1_carry__5_i_1__0_n_0,sar1_carry__5_i_2__0_n_0}),
        .O(NLW_sar1_carry__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sar1_carry__5_i_3__0_n_0,sar1_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_1__0
       (.I0(mul_res[51]),
        .I1(mul_res[50]),
        .O(sar1_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_2__0
       (.I0(mul_res[49]),
        .I1(mul_res[48]),
        .O(sar1_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_3__0
       (.I0(mul_res[50]),
        .I1(mul_res[51]),
        .O(sar1_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_4__0
       (.I0(mul_res[48]),
        .I1(mul_res[49]),
        .O(sar1_carry__5_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_1__0
       (.I0(mul_res[7]),
        .I1(\dividend_reg_reg_n_0_[7] ),
        .I2(mul_res[6]),
        .I3(\dividend_reg_reg_n_0_[6] ),
        .O(sar1_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_2__0
       (.I0(mul_res[5]),
        .I1(\dividend_reg_reg_n_0_[5] ),
        .I2(mul_res[4]),
        .I3(\dividend_reg_reg_n_0_[4] ),
        .O(sar1_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_3__0
       (.I0(mul_res[3]),
        .I1(\dividend_reg_reg_n_0_[3] ),
        .I2(mul_res[2]),
        .I3(\dividend_reg_reg_n_0_[2] ),
        .O(sar1_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_4__0
       (.I0(mul_res[1]),
        .I1(\dividend_reg_reg_n_0_[1] ),
        .I2(mul_res[0]),
        .I3(\dividend_reg_reg_n_0_[0] ),
        .O(sar1_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_5__0
       (.I0(\dividend_reg_reg_n_0_[7] ),
        .I1(mul_res[7]),
        .I2(\dividend_reg_reg_n_0_[6] ),
        .I3(mul_res[6]),
        .O(sar1_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_6__0
       (.I0(\dividend_reg_reg_n_0_[5] ),
        .I1(mul_res[5]),
        .I2(\dividend_reg_reg_n_0_[4] ),
        .I3(mul_res[4]),
        .O(sar1_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_7__0
       (.I0(\dividend_reg_reg_n_0_[3] ),
        .I1(mul_res[3]),
        .I2(\dividend_reg_reg_n_0_[2] ),
        .I3(mul_res[2]),
        .O(sar1_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_8__0
       (.I0(\dividend_reg_reg_n_0_[1] ),
        .I1(mul_res[1]),
        .I2(\dividend_reg_reg_n_0_[0] ),
        .I3(mul_res[0]),
        .O(sar1_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \sar[0]_i_1 
       (.I0(lat_cnt0),
        .I1(i_reg[3]),
        .I2(\sar[24]_i_2__0_n_0 ),
        .I3(\sar[0]_i_2_n_0 ),
        .I4(\sar[31]_i_2_n_0 ),
        .I5(\sar_reg_n_0_[0] ),
        .O(\sar[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sar[0]_i_2 
       (.I0(i_reg[4]),
        .I1(i_reg[5]),
        .I2(i_reg[6]),
        .I3(i_reg[7]),
        .O(\sar[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[10]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[26]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[10] ),
        .O(\sar[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[11]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[27]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[11] ),
        .O(\sar[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[12]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[28]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[12] ),
        .O(\sar[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[13]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[29]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[13] ),
        .O(\sar[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[14]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[30]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[14] ),
        .O(\sar[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[15]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[31]_i_4_n_0 ),
        .I4(\sar_reg_n_0_[15] ),
        .O(\sar[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \sar[15]_i_2__1 
       (.I0(i_reg[4]),
        .I1(i_reg[5]),
        .I2(i_reg[6]),
        .I3(i_reg[7]),
        .I4(i_reg[3]),
        .O(\sar[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[16]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[24]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[16] ),
        .O(\sar[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[17]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[25]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[17] ),
        .O(\sar[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[18]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[26]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[18] ),
        .O(\sar[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[19]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[27]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[19] ),
        .O(\sar[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[1]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[25]_i_2__0_n_0 ),
        .I3(\sar[7]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[1] ),
        .O(\sar[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[20]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[28]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[20] ),
        .O(\sar[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[21]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[29]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[21] ),
        .O(\sar[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[22]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[30]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[22] ),
        .O(\sar[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[23]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[23]_i_2__0_n_0 ),
        .I3(\sar[31]_i_4_n_0 ),
        .I4(\sar_reg_n_0_[23] ),
        .O(\sar[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \sar[23]_i_2__0 
       (.I0(i_reg[3]),
        .I1(i_reg[4]),
        .I2(i_reg[7]),
        .I3(i_reg[6]),
        .I4(i_reg[5]),
        .O(\sar[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[24]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[31]_i_3_n_0 ),
        .I3(\sar[24]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[24] ),
        .O(\sar[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sar[24]_i_2__0 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[24]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[25]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[25]_i_2__0_n_0 ),
        .I3(\sar[31]_i_3_n_0 ),
        .I4(\sar_reg_n_0_[25] ),
        .O(\sar[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[25]_i_2__0 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[25]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[26]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[26]_i_2__0_n_0 ),
        .I3(\sar[31]_i_3_n_0 ),
        .I4(\sar_reg_n_0_[26] ),
        .O(\sar[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[26]_i_2__0 
       (.I0(i_reg[2]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .O(\sar[26]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[27]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[27]_i_2__0_n_0 ),
        .I3(\sar[31]_i_3_n_0 ),
        .I4(\sar_reg_n_0_[27] ),
        .O(\sar[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \sar[27]_i_2__0 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[27]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[28]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[31]_i_3_n_0 ),
        .I3(\sar[28]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[28] ),
        .O(\sar[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sar[28]_i_2__0 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[28]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[29]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[29]_i_2__0_n_0 ),
        .I3(\sar[31]_i_3_n_0 ),
        .I4(\sar_reg_n_0_[29] ),
        .O(\sar[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[29]_i_2__0 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[29]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[2]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[26]_i_2__0_n_0 ),
        .I3(\sar[7]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[2] ),
        .O(\sar[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[30]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[30]_i_2__0_n_0 ),
        .I3(\sar[31]_i_3_n_0 ),
        .I4(\sar_reg_n_0_[30] ),
        .O(\sar[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[30]_i_2__0 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .I2(i_reg[2]),
        .O(\sar[30]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[31]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[31]_i_3_n_0 ),
        .I3(\sar[31]_i_4_n_0 ),
        .I4(\sar_reg_n_0_[31] ),
        .O(\sar[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sar[31]_i_2 
       (.I0(lat_cnt0),
        .I1(\i[7]_i_1__0_n_0 ),
        .I2(sar1_carry__5_n_2),
        .O(\sar[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \sar[31]_i_3 
       (.I0(i_reg[4]),
        .I1(i_reg[7]),
        .I2(i_reg[6]),
        .I3(i_reg[5]),
        .I4(i_reg[3]),
        .O(\sar[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sar[31]_i_4 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[3]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[27]_i_2__0_n_0 ),
        .I3(\sar[7]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[3] ),
        .O(\sar[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[4]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[28]_i_2__0_n_0 ),
        .I3(\sar[7]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[4] ),
        .O(\sar[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[5]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[29]_i_2__0_n_0 ),
        .I3(\sar[7]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[5] ),
        .O(\sar[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[6]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[30]_i_2__0_n_0 ),
        .I3(\sar[7]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[6] ),
        .O(\sar[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[7]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[31]_i_4_n_0 ),
        .I3(\sar[7]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[7] ),
        .O(\sar[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sar[7]_i_2__0 
       (.I0(i_reg[3]),
        .I1(i_reg[4]),
        .I2(i_reg[5]),
        .I3(i_reg[6]),
        .I4(i_reg[7]),
        .O(\sar[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[8]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[24]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[8] ),
        .O(\sar[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \sar[9]_i_1 
       (.I0(lat_cnt0),
        .I1(\sar[31]_i_2_n_0 ),
        .I2(\sar[15]_i_2__1_n_0 ),
        .I3(\sar[25]_i_2__0_n_0 ),
        .I4(\sar_reg_n_0_[9] ),
        .O(\sar[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[0]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[0] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[10]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[10] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[11]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[11] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[12]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[12] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[13]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[13] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[14]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[14] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[15]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[15] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[16]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[16] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[17]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[17] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[18]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[18] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[19]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[19] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[1]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[1] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[20]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[20] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[21]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[21] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[22]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[22] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[23]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[23] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[24]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[24] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[25]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[25] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[26]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[26] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[27]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[27] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[28]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[28] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[29]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[29] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[2]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[2] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[30]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[30] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[31]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[31] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[3]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[3] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[4]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[4] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[5]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[5] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[6]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[6] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[7]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[7] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[8]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[8] ),
        .R(i0));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[9]_i_1_n_0 ),
        .Q(\sar_reg_n_0_[9] ),
        .R(i0));
endmodule

(* ORIG_REF_NAME = "divider_32_20" *) 
module hdmi_vga_vp_0_0_divider_32_20__xdcDup__3
   (E,
    Q,
    clk,
    vsync_ero,
    prev_vsync,
    D,
    \divisor_reg_reg[19]_0 );
  output [0:0]E;
  output [10:0]Q;
  input clk;
  input vsync_ero;
  input prev_vsync;
  input [31:0]D;
  input [19:0]\divisor_reg_reg[19]_0 ;

  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_state[1]_i_1__1_n_0 ;
  wire \FSM_onehot_state[2]_i_1__1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__1_n_0 ;
  wire \FSM_onehot_state[3]_i_2__1_n_0 ;
  wire \FSM_onehot_state[3]_i_3__0_n_0 ;
  wire [10:0]Q;
  wire clk;
  wire [31:0]dividend_reg;
  wire dividend_reg_0;
  wire [19:0]divisor_reg;
  wire [19:0]\divisor_reg_reg[19]_0 ;
  wire [7:5]i0;
  wire i0_1;
  wire \i[0]_i_1__1_n_0 ;
  wire \i[1]_i_1__1_n_0 ;
  wire \i[2]_i_1__1_n_0 ;
  wire \i[3]_i_1__1_n_0 ;
  wire \i[4]_i_1__1_n_0 ;
  wire \i[7]_i_1__1_n_0 ;
  wire [7:0]i_reg;
  wire lat_cnt;
  wire [7:0]lat_cnt0;
  wire lat_cnt0_2;
  wire \lat_cnt[1]_i_1__1_n_0 ;
  wire \lat_cnt[7]_i_2__1_n_0 ;
  wire [7:0]lat_cnt_reg;
  wire [51:0]mul_res;
  wire prev_vsync;
  wire rv_reg;
  wire sar1;
  wire sar1_carry__0_i_1__1_n_0;
  wire sar1_carry__0_i_2__1_n_0;
  wire sar1_carry__0_i_3__1_n_0;
  wire sar1_carry__0_i_4__1_n_0;
  wire sar1_carry__0_i_5__1_n_0;
  wire sar1_carry__0_i_6__1_n_0;
  wire sar1_carry__0_i_7__1_n_0;
  wire sar1_carry__0_i_8__1_n_0;
  wire sar1_carry__0_n_0;
  wire sar1_carry__0_n_1;
  wire sar1_carry__0_n_2;
  wire sar1_carry__0_n_3;
  wire sar1_carry__1_i_1__1_n_0;
  wire sar1_carry__1_i_2__1_n_0;
  wire sar1_carry__1_i_3__1_n_0;
  wire sar1_carry__1_i_4__1_n_0;
  wire sar1_carry__1_i_5__1_n_0;
  wire sar1_carry__1_i_6__1_n_0;
  wire sar1_carry__1_i_7__1_n_0;
  wire sar1_carry__1_i_8__1_n_0;
  wire sar1_carry__1_n_0;
  wire sar1_carry__1_n_1;
  wire sar1_carry__1_n_2;
  wire sar1_carry__1_n_3;
  wire sar1_carry__2_i_1__1_n_0;
  wire sar1_carry__2_i_2__1_n_0;
  wire sar1_carry__2_i_3__1_n_0;
  wire sar1_carry__2_i_4__1_n_0;
  wire sar1_carry__2_i_5__1_n_0;
  wire sar1_carry__2_i_6__1_n_0;
  wire sar1_carry__2_i_7__1_n_0;
  wire sar1_carry__2_i_8__1_n_0;
  wire sar1_carry__2_n_0;
  wire sar1_carry__2_n_1;
  wire sar1_carry__2_n_2;
  wire sar1_carry__2_n_3;
  wire sar1_carry__3_i_1__1_n_0;
  wire sar1_carry__3_i_2__1_n_0;
  wire sar1_carry__3_i_3__1_n_0;
  wire sar1_carry__3_i_4__1_n_0;
  wire sar1_carry__3_i_5__1_n_0;
  wire sar1_carry__3_i_6__1_n_0;
  wire sar1_carry__3_i_7__1_n_0;
  wire sar1_carry__3_i_8__1_n_0;
  wire sar1_carry__3_n_0;
  wire sar1_carry__3_n_1;
  wire sar1_carry__3_n_2;
  wire sar1_carry__3_n_3;
  wire sar1_carry__4_i_1__1_n_0;
  wire sar1_carry__4_i_2__1_n_0;
  wire sar1_carry__4_i_3__1_n_0;
  wire sar1_carry__4_i_4__1_n_0;
  wire sar1_carry__4_i_5__1_n_0;
  wire sar1_carry__4_i_6__1_n_0;
  wire sar1_carry__4_i_7__1_n_0;
  wire sar1_carry__4_i_8__1_n_0;
  wire sar1_carry__4_n_0;
  wire sar1_carry__4_n_1;
  wire sar1_carry__4_n_2;
  wire sar1_carry__4_n_3;
  wire sar1_carry__5_i_1__1_n_0;
  wire sar1_carry__5_i_2__1_n_0;
  wire sar1_carry__5_i_3__1_n_0;
  wire sar1_carry__5_i_4__1_n_0;
  wire sar1_carry__5_n_3;
  wire sar1_carry_i_1__1_n_0;
  wire sar1_carry_i_2__1_n_0;
  wire sar1_carry_i_3__1_n_0;
  wire sar1_carry_i_4__1_n_0;
  wire sar1_carry_i_5__1_n_0;
  wire sar1_carry_i_6__1_n_0;
  wire sar1_carry_i_7__1_n_0;
  wire sar1_carry_i_8__1_n_0;
  wire sar1_carry_n_0;
  wire sar1_carry_n_1;
  wire sar1_carry_n_2;
  wire sar1_carry_n_3;
  wire \sar[0]_i_1__0_n_0 ;
  wire \sar[10]_i_1__0_n_0 ;
  wire \sar[11]_i_1__0_n_0 ;
  wire \sar[12]_i_1__0_n_0 ;
  wire \sar[13]_i_1__0_n_0 ;
  wire \sar[14]_i_1__0_n_0 ;
  wire \sar[15]_i_1__0_n_0 ;
  wire \sar[15]_i_2__2_n_0 ;
  wire \sar[16]_i_1__0_n_0 ;
  wire \sar[17]_i_1__0_n_0 ;
  wire \sar[18]_i_1__0_n_0 ;
  wire \sar[19]_i_1__0_n_0 ;
  wire \sar[1]_i_1__0_n_0 ;
  wire \sar[20]_i_1__0_n_0 ;
  wire \sar[21]_i_1__0_n_0 ;
  wire \sar[22]_i_1__0_n_0 ;
  wire \sar[23]_i_1__0_n_0 ;
  wire \sar[23]_i_2__1_n_0 ;
  wire \sar[24]_i_1__0_n_0 ;
  wire \sar[24]_i_2__1_n_0 ;
  wire \sar[25]_i_1__0_n_0 ;
  wire \sar[25]_i_2__1_n_0 ;
  wire \sar[26]_i_1__0_n_0 ;
  wire \sar[26]_i_2__1_n_0 ;
  wire \sar[27]_i_1__0_n_0 ;
  wire \sar[27]_i_2__1_n_0 ;
  wire \sar[28]_i_1__0_n_0 ;
  wire \sar[28]_i_2__1_n_0 ;
  wire \sar[29]_i_1__0_n_0 ;
  wire \sar[29]_i_2__1_n_0 ;
  wire \sar[2]_i_1__0_n_0 ;
  wire \sar[30]_i_1__0_n_0 ;
  wire \sar[30]_i_2__1_n_0 ;
  wire \sar[31]_i_1__0_n_0 ;
  wire \sar[31]_i_2__1_n_0 ;
  wire \sar[31]_i_3__1_n_0 ;
  wire \sar[3]_i_1__0_n_0 ;
  wire \sar[4]_i_1__0_n_0 ;
  wire \sar[5]_i_1__0_n_0 ;
  wire \sar[6]_i_1__0_n_0 ;
  wire \sar[7]_i_1__0_n_0 ;
  wire \sar[7]_i_2__1_n_0 ;
  wire \sar[8]_i_1__0_n_0 ;
  wire \sar[9]_i_1__0_n_0 ;
  wire \sar_reg_n_0_[0] ;
  wire \sar_reg_n_0_[10] ;
  wire \sar_reg_n_0_[11] ;
  wire \sar_reg_n_0_[12] ;
  wire \sar_reg_n_0_[13] ;
  wire \sar_reg_n_0_[14] ;
  wire \sar_reg_n_0_[15] ;
  wire \sar_reg_n_0_[16] ;
  wire \sar_reg_n_0_[17] ;
  wire \sar_reg_n_0_[18] ;
  wire \sar_reg_n_0_[19] ;
  wire \sar_reg_n_0_[1] ;
  wire \sar_reg_n_0_[20] ;
  wire \sar_reg_n_0_[21] ;
  wire \sar_reg_n_0_[22] ;
  wire \sar_reg_n_0_[23] ;
  wire \sar_reg_n_0_[24] ;
  wire \sar_reg_n_0_[25] ;
  wire \sar_reg_n_0_[26] ;
  wire \sar_reg_n_0_[27] ;
  wire \sar_reg_n_0_[28] ;
  wire \sar_reg_n_0_[29] ;
  wire \sar_reg_n_0_[2] ;
  wire \sar_reg_n_0_[30] ;
  wire \sar_reg_n_0_[31] ;
  wire \sar_reg_n_0_[3] ;
  wire \sar_reg_n_0_[4] ;
  wire \sar_reg_n_0_[5] ;
  wire \sar_reg_n_0_[6] ;
  wire \sar_reg_n_0_[7] ;
  wire \sar_reg_n_0_[8] ;
  wire \sar_reg_n_0_[9] ;
  wire vsync_ero;
  wire [3:0]NLW_sar1_carry_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__4_O_UNCONNECTED;
  wire [3:2]NLW_sar1_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_sar1_carry__5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000305000500)) 
    \FSM_onehot_state[0]_i_1__1 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(lat_cnt0_2),
        .I3(rv_reg),
        .I4(dividend_reg_0),
        .I5(i0_1),
        .O(\FSM_onehot_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFAA04AA)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(lat_cnt0_2),
        .I1(lat_cnt),
        .I2(\FSM_onehot_state[3]_i_2__1_n_0 ),
        .I3(\FSM_onehot_state[3]_i_3__0_n_0 ),
        .I4(i0_1),
        .O(\FSM_onehot_state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000002F0F0F0F2)) 
    \FSM_onehot_state[2]_i_1__1 
       (.I0(lat_cnt),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(lat_cnt0_2),
        .I3(rv_reg),
        .I4(dividend_reg_0),
        .I5(i0_1),
        .O(\FSM_onehot_state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200000)) 
    \FSM_onehot_state[3]_i_1__1 
       (.I0(\FSM_onehot_state[3]_i_2__1_n_0 ),
        .I1(lat_cnt0_2),
        .I2(lat_cnt),
        .I3(i0_1),
        .I4(\FSM_onehot_state[3]_i_3__0_n_0 ),
        .I5(rv_reg),
        .O(\FSM_onehot_state[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_onehot_state[3]_i_2__1 
       (.I0(\sar[24]_i_2__1_n_0 ),
        .I1(i_reg[3]),
        .I2(i_reg[7]),
        .I3(i_reg[6]),
        .I4(i_reg[5]),
        .I5(i_reg[4]),
        .O(\FSM_onehot_state[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFFFEFEFE)) 
    \FSM_onehot_state[3]_i_3__0 
       (.I0(\i[7]_i_1__1_n_0 ),
        .I1(lat_cnt0_2),
        .I2(rv_reg),
        .I3(i0_1),
        .I4(vsync_ero),
        .I5(prev_vsync),
        .O(\FSM_onehot_state[3]_i_3__0_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__1_n_0 ),
        .Q(i0_1),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__1_n_0 ),
        .Q(lat_cnt0_2),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__1_n_0 ),
        .Q(lat_cnt),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "IDLE:0001,NOP:0100,DIV:0010,END:1000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1__1_n_0 ),
        .Q(rv_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \dividend_reg[31]_i_1 
       (.I0(i0_1),
        .I1(vsync_ero),
        .I2(prev_vsync),
        .O(dividend_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[0]),
        .Q(dividend_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[10]),
        .Q(dividend_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[11]),
        .Q(dividend_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[12]),
        .Q(dividend_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[13]),
        .Q(dividend_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[14]),
        .Q(dividend_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[15]),
        .Q(dividend_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[16]),
        .Q(dividend_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[17]),
        .Q(dividend_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[18]),
        .Q(dividend_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[19]),
        .Q(dividend_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[1]),
        .Q(dividend_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[20] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[20]),
        .Q(dividend_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[21] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[21]),
        .Q(dividend_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[22] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[22]),
        .Q(dividend_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[23] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[23]),
        .Q(dividend_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[24] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[24]),
        .Q(dividend_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[25] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[25]),
        .Q(dividend_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[26] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[26]),
        .Q(dividend_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[27] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[27]),
        .Q(dividend_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[28] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[28]),
        .Q(dividend_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[29] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[29]),
        .Q(dividend_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[2]),
        .Q(dividend_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[30] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[30]),
        .Q(dividend_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[31] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[31]),
        .Q(dividend_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[3]),
        .Q(dividend_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[4]),
        .Q(dividend_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[5]),
        .Q(dividend_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[6]),
        .Q(dividend_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[7]),
        .Q(dividend_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[8]),
        .Q(dividend_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dividend_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(D[9]),
        .Q(dividend_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[0] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [0]),
        .Q(divisor_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[10] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [10]),
        .Q(divisor_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[11] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [11]),
        .Q(divisor_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[12] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [12]),
        .Q(divisor_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[13] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [13]),
        .Q(divisor_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[14] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [14]),
        .Q(divisor_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[15] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [15]),
        .Q(divisor_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[16] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [16]),
        .Q(divisor_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[17] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [17]),
        .Q(divisor_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[18] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [18]),
        .Q(divisor_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[19] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [19]),
        .Q(divisor_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[1] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [1]),
        .Q(divisor_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[2] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [2]),
        .Q(divisor_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[3] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [3]),
        .Q(divisor_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[4] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [4]),
        .Q(divisor_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[5] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [5]),
        .Q(divisor_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[6] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [6]),
        .Q(divisor_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[7] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [7]),
        .Q(divisor_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[8] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [8]),
        .Q(divisor_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \divisor_reg_reg[9] 
       (.C(clk),
        .CE(dividend_reg_0),
        .D(\divisor_reg_reg[19]_0 [9]),
        .Q(divisor_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i[0]_i_1__1 
       (.I0(i_reg[0]),
        .O(\i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i[1]_i_1__1 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .O(\i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \i[2]_i_1__1 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \i[3]_i_1__1 
       (.I0(i_reg[3]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .I3(i_reg[2]),
        .O(\i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[4]_i_1__1 
       (.I0(i_reg[4]),
        .I1(i_reg[2]),
        .I2(i_reg[0]),
        .I3(i_reg[1]),
        .I4(i_reg[3]),
        .O(\i[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[5]_i_1__1 
       (.I0(i_reg[5]),
        .I1(i_reg[3]),
        .I2(i_reg[1]),
        .I3(i_reg[0]),
        .I4(i_reg[2]),
        .I5(i_reg[4]),
        .O(i0[5]));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \i[6]_i_1__1 
       (.I0(i_reg[6]),
        .I1(i_reg[5]),
        .I2(i_reg[4]),
        .I3(\sar[24]_i_2__1_n_0 ),
        .I4(i_reg[3]),
        .O(i0[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    \i[7]_i_1__1 
       (.I0(\lat_cnt[7]_i_2__1_n_0 ),
        .I1(lat_cnt_reg[6]),
        .I2(lat_cnt_reg[7]),
        .I3(lat_cnt),
        .O(\i[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \i[7]_i_2__1 
       (.I0(i_reg[7]),
        .I1(i_reg[5]),
        .I2(i_reg[6]),
        .I3(i_reg[4]),
        .I4(\sar[24]_i_2__1_n_0 ),
        .I5(i_reg[3]),
        .O(i0[7]));
  FDSE \i_reg[0] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(\i[0]_i_1__1_n_0 ),
        .Q(i_reg[0]),
        .S(i0_1));
  FDSE \i_reg[1] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(\i[1]_i_1__1_n_0 ),
        .Q(i_reg[1]),
        .S(i0_1));
  FDSE \i_reg[2] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(\i[2]_i_1__1_n_0 ),
        .Q(i_reg[2]),
        .S(i0_1));
  FDSE \i_reg[3] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(\i[3]_i_1__1_n_0 ),
        .Q(i_reg[3]),
        .S(i0_1));
  FDSE \i_reg[4] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(\i[4]_i_1__1_n_0 ),
        .Q(i_reg[4]),
        .S(i0_1));
  FDRE \i_reg[5] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(i0[5]),
        .Q(i_reg[5]),
        .R(i0_1));
  FDRE \i_reg[6] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(i0[6]),
        .Q(i_reg[6]),
        .R(i0_1));
  FDRE \i_reg[7] 
       (.C(clk),
        .CE(\i[7]_i_1__1_n_0 ),
        .D(i0[7]),
        .Q(i_reg[7]),
        .R(i0_1));
  (* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_mult_32_20_lm__6 instance_name
       (.A({\sar_reg_n_0_[31] ,\sar_reg_n_0_[30] ,\sar_reg_n_0_[29] ,\sar_reg_n_0_[28] ,\sar_reg_n_0_[27] ,\sar_reg_n_0_[26] ,\sar_reg_n_0_[25] ,\sar_reg_n_0_[24] ,\sar_reg_n_0_[23] ,\sar_reg_n_0_[22] ,\sar_reg_n_0_[21] ,\sar_reg_n_0_[20] ,\sar_reg_n_0_[19] ,\sar_reg_n_0_[18] ,\sar_reg_n_0_[17] ,\sar_reg_n_0_[16] ,\sar_reg_n_0_[15] ,\sar_reg_n_0_[14] ,\sar_reg_n_0_[13] ,\sar_reg_n_0_[12] ,\sar_reg_n_0_[11] ,\sar_reg_n_0_[10] ,\sar_reg_n_0_[9] ,\sar_reg_n_0_[8] ,\sar_reg_n_0_[7] ,\sar_reg_n_0_[6] ,\sar_reg_n_0_[5] ,\sar_reg_n_0_[4] ,\sar_reg_n_0_[3] ,\sar_reg_n_0_[2] ,\sar_reg_n_0_[1] ,\sar_reg_n_0_[0] }),
        .B(divisor_reg),
        .CLK(clk),
        .P(mul_res));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \lat_cnt[0]_i_1__1 
       (.I0(lat_cnt_reg[0]),
        .O(lat_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \lat_cnt[1]_i_1__1 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .O(\lat_cnt[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \lat_cnt[2]_i_1__1 
       (.I0(lat_cnt_reg[0]),
        .I1(lat_cnt_reg[1]),
        .I2(lat_cnt_reg[2]),
        .O(lat_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \lat_cnt[3]_i_1__1 
       (.I0(lat_cnt_reg[3]),
        .I1(lat_cnt_reg[0]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[2]),
        .O(lat_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \lat_cnt[4]_i_1__1 
       (.I0(lat_cnt_reg[4]),
        .I1(lat_cnt_reg[2]),
        .I2(lat_cnt_reg[3]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[1]),
        .O(lat_cnt0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \lat_cnt[5]_i_1__1 
       (.I0(lat_cnt_reg[5]),
        .I1(lat_cnt_reg[4]),
        .I2(lat_cnt_reg[1]),
        .I3(lat_cnt_reg[0]),
        .I4(lat_cnt_reg[3]),
        .I5(lat_cnt_reg[2]),
        .O(lat_cnt0[5]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lat_cnt[6]_i_1__1 
       (.I0(lat_cnt_reg[6]),
        .I1(\lat_cnt[7]_i_2__1_n_0 ),
        .O(lat_cnt0[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \lat_cnt[7]_i_1__1 
       (.I0(lat_cnt_reg[7]),
        .I1(lat_cnt_reg[6]),
        .I2(\lat_cnt[7]_i_2__1_n_0 ),
        .O(lat_cnt0[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \lat_cnt[7]_i_2__1 
       (.I0(lat_cnt_reg[2]),
        .I1(lat_cnt_reg[3]),
        .I2(lat_cnt_reg[0]),
        .I3(lat_cnt_reg[1]),
        .I4(lat_cnt_reg[5]),
        .I5(lat_cnt_reg[4]),
        .O(\lat_cnt[7]_i_2__1_n_0 ));
  FDRE \lat_cnt_reg[0] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[0]),
        .Q(lat_cnt_reg[0]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[1] 
       (.C(clk),
        .CE(lat_cnt),
        .D(\lat_cnt[1]_i_1__1_n_0 ),
        .Q(lat_cnt_reg[1]),
        .R(lat_cnt0_2));
  FDSE \lat_cnt_reg[2] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[2]),
        .Q(lat_cnt_reg[2]),
        .S(lat_cnt0_2));
  FDRE \lat_cnt_reg[3] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[3]),
        .Q(lat_cnt_reg[3]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[4] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[4]),
        .Q(lat_cnt_reg[4]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[5] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[5]),
        .Q(lat_cnt_reg[5]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[6] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[6]),
        .Q(lat_cnt_reg[6]),
        .R(lat_cnt0_2));
  FDRE \lat_cnt_reg[7] 
       (.C(clk),
        .CE(lat_cnt),
        .D(lat_cnt0[7]),
        .Q(lat_cnt_reg[7]),
        .R(lat_cnt0_2));
  FDRE \result_reg_reg[0] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \result_reg_reg[10] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \result_reg_reg[1] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \result_reg_reg[2] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \result_reg_reg[3] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \result_reg_reg[4] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \result_reg_reg[5] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \result_reg_reg[6] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \result_reg_reg[7] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \result_reg_reg[8] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \result_reg_reg[9] 
       (.C(clk),
        .CE(rv_reg),
        .D(\sar_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rv_reg_reg
       (.C(clk),
        .CE(1'b1),
        .D(rv_reg),
        .Q(E),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry
       (.CI(1'b0),
        .CO({sar1_carry_n_0,sar1_carry_n_1,sar1_carry_n_2,sar1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry_i_1__1_n_0,sar1_carry_i_2__1_n_0,sar1_carry_i_3__1_n_0,sar1_carry_i_4__1_n_0}),
        .O(NLW_sar1_carry_O_UNCONNECTED[3:0]),
        .S({sar1_carry_i_5__1_n_0,sar1_carry_i_6__1_n_0,sar1_carry_i_7__1_n_0,sar1_carry_i_8__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__0
       (.CI(sar1_carry_n_0),
        .CO({sar1_carry__0_n_0,sar1_carry__0_n_1,sar1_carry__0_n_2,sar1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__0_i_1__1_n_0,sar1_carry__0_i_2__1_n_0,sar1_carry__0_i_3__1_n_0,sar1_carry__0_i_4__1_n_0}),
        .O(NLW_sar1_carry__0_O_UNCONNECTED[3:0]),
        .S({sar1_carry__0_i_5__1_n_0,sar1_carry__0_i_6__1_n_0,sar1_carry__0_i_7__1_n_0,sar1_carry__0_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_1__1
       (.I0(mul_res[15]),
        .I1(dividend_reg[15]),
        .I2(mul_res[14]),
        .I3(dividend_reg[14]),
        .O(sar1_carry__0_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_2__1
       (.I0(mul_res[13]),
        .I1(dividend_reg[13]),
        .I2(mul_res[12]),
        .I3(dividend_reg[12]),
        .O(sar1_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_3__1
       (.I0(mul_res[11]),
        .I1(dividend_reg[11]),
        .I2(mul_res[10]),
        .I3(dividend_reg[10]),
        .O(sar1_carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__0_i_4__1
       (.I0(mul_res[9]),
        .I1(dividend_reg[9]),
        .I2(mul_res[8]),
        .I3(dividend_reg[8]),
        .O(sar1_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_5__1
       (.I0(dividend_reg[15]),
        .I1(mul_res[15]),
        .I2(dividend_reg[14]),
        .I3(mul_res[14]),
        .O(sar1_carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_6__1
       (.I0(dividend_reg[13]),
        .I1(mul_res[13]),
        .I2(dividend_reg[12]),
        .I3(mul_res[12]),
        .O(sar1_carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_7__1
       (.I0(dividend_reg[11]),
        .I1(mul_res[11]),
        .I2(dividend_reg[10]),
        .I3(mul_res[10]),
        .O(sar1_carry__0_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__0_i_8__1
       (.I0(dividend_reg[9]),
        .I1(mul_res[9]),
        .I2(dividend_reg[8]),
        .I3(mul_res[8]),
        .O(sar1_carry__0_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__1
       (.CI(sar1_carry__0_n_0),
        .CO({sar1_carry__1_n_0,sar1_carry__1_n_1,sar1_carry__1_n_2,sar1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__1_i_1__1_n_0,sar1_carry__1_i_2__1_n_0,sar1_carry__1_i_3__1_n_0,sar1_carry__1_i_4__1_n_0}),
        .O(NLW_sar1_carry__1_O_UNCONNECTED[3:0]),
        .S({sar1_carry__1_i_5__1_n_0,sar1_carry__1_i_6__1_n_0,sar1_carry__1_i_7__1_n_0,sar1_carry__1_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_1__1
       (.I0(mul_res[23]),
        .I1(dividend_reg[23]),
        .I2(mul_res[22]),
        .I3(dividend_reg[22]),
        .O(sar1_carry__1_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_2__1
       (.I0(mul_res[21]),
        .I1(dividend_reg[21]),
        .I2(mul_res[20]),
        .I3(dividend_reg[20]),
        .O(sar1_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_3__1
       (.I0(mul_res[19]),
        .I1(dividend_reg[19]),
        .I2(mul_res[18]),
        .I3(dividend_reg[18]),
        .O(sar1_carry__1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__1_i_4__1
       (.I0(mul_res[17]),
        .I1(dividend_reg[17]),
        .I2(mul_res[16]),
        .I3(dividend_reg[16]),
        .O(sar1_carry__1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_5__1
       (.I0(dividend_reg[23]),
        .I1(mul_res[23]),
        .I2(dividend_reg[22]),
        .I3(mul_res[22]),
        .O(sar1_carry__1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_6__1
       (.I0(dividend_reg[21]),
        .I1(mul_res[21]),
        .I2(dividend_reg[20]),
        .I3(mul_res[20]),
        .O(sar1_carry__1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_7__1
       (.I0(dividend_reg[19]),
        .I1(mul_res[19]),
        .I2(dividend_reg[18]),
        .I3(mul_res[18]),
        .O(sar1_carry__1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__1_i_8__1
       (.I0(dividend_reg[17]),
        .I1(mul_res[17]),
        .I2(dividend_reg[16]),
        .I3(mul_res[16]),
        .O(sar1_carry__1_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__2
       (.CI(sar1_carry__1_n_0),
        .CO({sar1_carry__2_n_0,sar1_carry__2_n_1,sar1_carry__2_n_2,sar1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__2_i_1__1_n_0,sar1_carry__2_i_2__1_n_0,sar1_carry__2_i_3__1_n_0,sar1_carry__2_i_4__1_n_0}),
        .O(NLW_sar1_carry__2_O_UNCONNECTED[3:0]),
        .S({sar1_carry__2_i_5__1_n_0,sar1_carry__2_i_6__1_n_0,sar1_carry__2_i_7__1_n_0,sar1_carry__2_i_8__1_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_1__1
       (.I0(mul_res[31]),
        .I1(dividend_reg[31]),
        .I2(mul_res[30]),
        .I3(dividend_reg[30]),
        .O(sar1_carry__2_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_2__1
       (.I0(mul_res[29]),
        .I1(dividend_reg[29]),
        .I2(mul_res[28]),
        .I3(dividend_reg[28]),
        .O(sar1_carry__2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_3__1
       (.I0(mul_res[27]),
        .I1(dividend_reg[27]),
        .I2(mul_res[26]),
        .I3(dividend_reg[26]),
        .O(sar1_carry__2_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry__2_i_4__1
       (.I0(mul_res[25]),
        .I1(dividend_reg[25]),
        .I2(mul_res[24]),
        .I3(dividend_reg[24]),
        .O(sar1_carry__2_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_5__1
       (.I0(dividend_reg[31]),
        .I1(mul_res[31]),
        .I2(dividend_reg[30]),
        .I3(mul_res[30]),
        .O(sar1_carry__2_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_6__1
       (.I0(dividend_reg[29]),
        .I1(mul_res[29]),
        .I2(dividend_reg[28]),
        .I3(mul_res[28]),
        .O(sar1_carry__2_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_7__1
       (.I0(dividend_reg[27]),
        .I1(mul_res[27]),
        .I2(dividend_reg[26]),
        .I3(mul_res[26]),
        .O(sar1_carry__2_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry__2_i_8__1
       (.I0(dividend_reg[25]),
        .I1(mul_res[25]),
        .I2(dividend_reg[24]),
        .I3(mul_res[24]),
        .O(sar1_carry__2_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__3
       (.CI(sar1_carry__2_n_0),
        .CO({sar1_carry__3_n_0,sar1_carry__3_n_1,sar1_carry__3_n_2,sar1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__3_i_1__1_n_0,sar1_carry__3_i_2__1_n_0,sar1_carry__3_i_3__1_n_0,sar1_carry__3_i_4__1_n_0}),
        .O(NLW_sar1_carry__3_O_UNCONNECTED[3:0]),
        .S({sar1_carry__3_i_5__1_n_0,sar1_carry__3_i_6__1_n_0,sar1_carry__3_i_7__1_n_0,sar1_carry__3_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_1__1
       (.I0(mul_res[39]),
        .I1(mul_res[38]),
        .O(sar1_carry__3_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_2__1
       (.I0(mul_res[37]),
        .I1(mul_res[36]),
        .O(sar1_carry__3_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_3__1
       (.I0(mul_res[35]),
        .I1(mul_res[34]),
        .O(sar1_carry__3_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__3_i_4__1
       (.I0(mul_res[33]),
        .I1(mul_res[32]),
        .O(sar1_carry__3_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_5__1
       (.I0(mul_res[38]),
        .I1(mul_res[39]),
        .O(sar1_carry__3_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_6__1
       (.I0(mul_res[36]),
        .I1(mul_res[37]),
        .O(sar1_carry__3_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_7__1
       (.I0(mul_res[34]),
        .I1(mul_res[35]),
        .O(sar1_carry__3_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__3_i_8__1
       (.I0(mul_res[32]),
        .I1(mul_res[33]),
        .O(sar1_carry__3_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__4
       (.CI(sar1_carry__3_n_0),
        .CO({sar1_carry__4_n_0,sar1_carry__4_n_1,sar1_carry__4_n_2,sar1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({sar1_carry__4_i_1__1_n_0,sar1_carry__4_i_2__1_n_0,sar1_carry__4_i_3__1_n_0,sar1_carry__4_i_4__1_n_0}),
        .O(NLW_sar1_carry__4_O_UNCONNECTED[3:0]),
        .S({sar1_carry__4_i_5__1_n_0,sar1_carry__4_i_6__1_n_0,sar1_carry__4_i_7__1_n_0,sar1_carry__4_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_1__1
       (.I0(mul_res[47]),
        .I1(mul_res[46]),
        .O(sar1_carry__4_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_2__1
       (.I0(mul_res[45]),
        .I1(mul_res[44]),
        .O(sar1_carry__4_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_3__1
       (.I0(mul_res[43]),
        .I1(mul_res[42]),
        .O(sar1_carry__4_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__4_i_4__1
       (.I0(mul_res[41]),
        .I1(mul_res[40]),
        .O(sar1_carry__4_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_5__1
       (.I0(mul_res[46]),
        .I1(mul_res[47]),
        .O(sar1_carry__4_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_6__1
       (.I0(mul_res[44]),
        .I1(mul_res[45]),
        .O(sar1_carry__4_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_7__1
       (.I0(mul_res[42]),
        .I1(mul_res[43]),
        .O(sar1_carry__4_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__4_i_8__1
       (.I0(mul_res[40]),
        .I1(mul_res[41]),
        .O(sar1_carry__4_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sar1_carry__5
       (.CI(sar1_carry__4_n_0),
        .CO({NLW_sar1_carry__5_CO_UNCONNECTED[3:2],sar1,sar1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sar1_carry__5_i_1__1_n_0,sar1_carry__5_i_2__1_n_0}),
        .O(NLW_sar1_carry__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sar1_carry__5_i_3__1_n_0,sar1_carry__5_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_1__1
       (.I0(mul_res[51]),
        .I1(mul_res[50]),
        .O(sar1_carry__5_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sar1_carry__5_i_2__1
       (.I0(mul_res[49]),
        .I1(mul_res[48]),
        .O(sar1_carry__5_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_3__1
       (.I0(mul_res[50]),
        .I1(mul_res[51]),
        .O(sar1_carry__5_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sar1_carry__5_i_4__1
       (.I0(mul_res[48]),
        .I1(mul_res[49]),
        .O(sar1_carry__5_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_1__1
       (.I0(mul_res[7]),
        .I1(dividend_reg[7]),
        .I2(mul_res[6]),
        .I3(dividend_reg[6]),
        .O(sar1_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_2__1
       (.I0(mul_res[5]),
        .I1(dividend_reg[5]),
        .I2(mul_res[4]),
        .I3(dividend_reg[4]),
        .O(sar1_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_3__1
       (.I0(mul_res[3]),
        .I1(dividend_reg[3]),
        .I2(mul_res[2]),
        .I3(dividend_reg[2]),
        .O(sar1_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    sar1_carry_i_4__1
       (.I0(mul_res[1]),
        .I1(dividend_reg[1]),
        .I2(mul_res[0]),
        .I3(dividend_reg[0]),
        .O(sar1_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_5__1
       (.I0(dividend_reg[7]),
        .I1(mul_res[7]),
        .I2(dividend_reg[6]),
        .I3(mul_res[6]),
        .O(sar1_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_6__1
       (.I0(dividend_reg[5]),
        .I1(mul_res[5]),
        .I2(dividend_reg[4]),
        .I3(mul_res[4]),
        .O(sar1_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_7__1
       (.I0(dividend_reg[3]),
        .I1(mul_res[3]),
        .I2(dividend_reg[2]),
        .I3(mul_res[2]),
        .O(sar1_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sar1_carry_i_8__1
       (.I0(dividend_reg[1]),
        .I1(mul_res[1]),
        .I2(dividend_reg[0]),
        .I3(mul_res[0]),
        .O(sar1_carry_i_8__1_n_0));
  LUT5 #(
    .INIT(32'hBFFFAA00)) 
    \sar[0]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\FSM_onehot_state[3]_i_2__1_n_0 ),
        .I4(\sar_reg_n_0_[0] ),
        .O(\sar[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[10]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[26]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[10] ),
        .O(\sar[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[11]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[27]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[11] ),
        .O(\sar[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[12]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[28]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[12] ),
        .O(\sar[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[13]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[29]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[13] ),
        .O(\sar[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[14]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[30]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[14] ),
        .O(\sar[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[15]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[31]_i_3__1_n_0 ),
        .I5(\sar_reg_n_0_[15] ),
        .O(\sar[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \sar[15]_i_2__2 
       (.I0(i_reg[7]),
        .I1(i_reg[6]),
        .I2(i_reg[5]),
        .I3(i_reg[4]),
        .I4(i_reg[3]),
        .O(\sar[15]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[16]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[24]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[16] ),
        .O(\sar[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[17]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[25]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[17] ),
        .O(\sar[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[18]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[26]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[18] ),
        .O(\sar[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[19]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[27]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[19] ),
        .O(\sar[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[1]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[25]_i_2__1_n_0 ),
        .I4(\sar[7]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[1] ),
        .O(\sar[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[20]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[28]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[20] ),
        .O(\sar[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[21]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[29]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[21] ),
        .O(\sar[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[22]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[30]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[22] ),
        .O(\sar[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[23]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[23]_i_2__1_n_0 ),
        .I4(\sar[31]_i_3__1_n_0 ),
        .I5(\sar_reg_n_0_[23] ),
        .O(\sar[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \sar[23]_i_2__1 
       (.I0(i_reg[3]),
        .I1(i_reg[4]),
        .I2(i_reg[7]),
        .I3(i_reg[6]),
        .I4(i_reg[5]),
        .O(\sar[23]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[24]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_2__1_n_0 ),
        .I4(\sar[24]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[24] ),
        .O(\sar[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sar[24]_i_2__1 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[24]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[25]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[25]_i_2__1_n_0 ),
        .I4(\sar[31]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[25] ),
        .O(\sar[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[25]_i_2__1 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[25]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[26]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[26]_i_2__1_n_0 ),
        .I4(\sar[31]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[26] ),
        .O(\sar[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \sar[26]_i_2__1 
       (.I0(i_reg[2]),
        .I1(i_reg[1]),
        .I2(i_reg[0]),
        .O(\sar[26]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[27]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[27]_i_2__1_n_0 ),
        .I4(\sar[31]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[27] ),
        .O(\sar[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \sar[27]_i_2__1 
       (.I0(i_reg[2]),
        .I1(i_reg[0]),
        .I2(i_reg[1]),
        .O(\sar[27]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[28]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_2__1_n_0 ),
        .I4(\sar[28]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[28] ),
        .O(\sar[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sar[28]_i_2__1 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[28]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[29]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[29]_i_2__1_n_0 ),
        .I4(\sar[31]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[29] ),
        .O(\sar[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[29]_i_2__1 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[29]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[2]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[26]_i_2__1_n_0 ),
        .I4(\sar[7]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[2] ),
        .O(\sar[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[30]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[30]_i_2__1_n_0 ),
        .I4(\sar[31]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[30] ),
        .O(\sar[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \sar[30]_i_2__1 
       (.I0(i_reg[1]),
        .I1(i_reg[0]),
        .I2(i_reg[2]),
        .O(\sar[30]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[31]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_2__1_n_0 ),
        .I4(\sar[31]_i_3__1_n_0 ),
        .I5(\sar_reg_n_0_[31] ),
        .O(\sar[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \sar[31]_i_2__1 
       (.I0(i_reg[4]),
        .I1(i_reg[7]),
        .I2(i_reg[6]),
        .I3(i_reg[5]),
        .I4(i_reg[3]),
        .O(\sar[31]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sar[31]_i_3__1 
       (.I0(i_reg[0]),
        .I1(i_reg[1]),
        .I2(i_reg[2]),
        .O(\sar[31]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[3]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[27]_i_2__1_n_0 ),
        .I4(\sar[7]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[3] ),
        .O(\sar[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[4]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[28]_i_2__1_n_0 ),
        .I4(\sar[7]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[4] ),
        .O(\sar[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[5]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[29]_i_2__1_n_0 ),
        .I4(\sar[7]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[5] ),
        .O(\sar[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[6]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[30]_i_2__1_n_0 ),
        .I4(\sar[7]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[6] ),
        .O(\sar[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[7]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[31]_i_3__1_n_0 ),
        .I4(\sar[7]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[7] ),
        .O(\sar[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sar[7]_i_2__1 
       (.I0(i_reg[3]),
        .I1(i_reg[7]),
        .I2(i_reg[6]),
        .I3(i_reg[5]),
        .I4(i_reg[4]),
        .O(\sar[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[8]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[24]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[8] ),
        .O(\sar[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF000000AA)) 
    \sar[9]_i_1__0 
       (.I0(lat_cnt0_2),
        .I1(\i[7]_i_1__1_n_0 ),
        .I2(sar1),
        .I3(\sar[15]_i_2__2_n_0 ),
        .I4(\sar[25]_i_2__1_n_0 ),
        .I5(\sar_reg_n_0_[9] ),
        .O(\sar[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[0]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[0] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[10]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[10] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[11]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[11] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[12]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[12] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[13]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[13] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[14]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[14] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[15]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[15] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[16]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[16] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[17]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[17] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[18]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[18] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[19]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[19] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[1]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[1] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[20]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[20] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[21]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[21] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[22]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[22] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[23]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[23] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[24]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[24] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[25]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[25] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[26]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[26] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[27] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[27]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[27] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[28] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[28]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[28] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[29] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[29]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[29] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[2]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[2] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[30] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[30]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[30] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[31] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[31]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[31] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[3]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[3] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[4]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[4] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[5]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[5] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[6]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[6] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[7]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[7] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[8]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[8] ),
        .R(i0_1));
  FDRE #(
    .INIT(1'b0)) 
    \sar_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\sar[9]_i_1__0_n_0 ),
        .Q(\sar_reg_n_0_[9] ),
        .R(i0_1));
endmodule

(* ORIG_REF_NAME = "erosion5x5" *) 
module hdmi_vga_vp_0_0_erosion5x5
   (vsync_ero,
    clk_0,
    p_0_out,
    A,
    CE,
    clk,
    dina,
    pix_dil,
    \val_reg[2] ,
    prev_vsync,
    de_med);
  output vsync_ero;
  output clk_0;
  output [0:0]p_0_out;
  output [0:0]A;
  output CE;
  input clk;
  input [1:0]dina;
  input [0:0]pix_dil;
  input [2:0]\val_reg[2] ;
  input prev_vsync;
  input de_med;

  wire [0:0]A;
  wire CE;
  wire clk;
  wire clk_0;
  wire context_valid;
  wire context_valid0;
  wire de_med;
  wire [3:3]\delay_w[0][1]_3 ;
  wire [3:2]\delay_w[0][2]_8 ;
  wire [3:2]\delay_w[0][3]_9 ;
  wire [3:2]\delay_w[0][4]_10 ;
  wire [3:0]\delay_w[0][5]_7 ;
  wire [3:0]\delay_w[1][0]_2 ;
  wire [3:2]\delay_w[1][1]_19 ;
  wire [3:2]\delay_w[1][2]_20 ;
  wire [3:2]\delay_w[1][3]_21 ;
  wire [3:2]\delay_w[1][4]_22 ;
  wire [3:0]\delay_w[1][5]_6 ;
  wire [3:0]\delay_w[2][0]_1 ;
  wire [3:2]\delay_w[2][1]_15 ;
  wire [3:2]\delay_w[2][2]_16 ;
  wire [3:2]\delay_w[2][3]_17 ;
  wire [3:2]\delay_w[2][4]_4 ;
  wire [3:2]\delay_w[2][5]_18 ;
  wire [3:0]\delay_w[3][0]_0 ;
  wire [3:2]\delay_w[3][1]_11 ;
  wire [3:2]\delay_w[3][2]_12 ;
  wire [3:2]\delay_w[3][3]_13 ;
  wire [3:2]\delay_w[3][4]_14 ;
  wire [3:0]\delay_w[3][5]_5 ;
  wire [3:2]\delay_w[4][1]_23 ;
  wire [3:2]\delay_w[4][2]_24 ;
  wire [3:2]\delay_w[4][3]_25 ;
  wire [3:2]\delay_w[4][4]_26 ;
  wire [3:2]\delay_w[4][5]_27 ;
  wire [1:0]dina;
  wire ero;
  wire ero0;
  wire ero_i_2_n_0;
  wire ero_i_3_n_0;
  wire ero_i_4_n_0;
  wire ero_i_5_n_0;
  wire \genblk1[0].genblk1[3].D_n_0 ;
  wire \genblk1[0].genblk1[3].D_n_1 ;
  wire \genblk1[1].genblk1[1].D_n_0 ;
  wire \genblk1[1].genblk1[3].D_n_0 ;
  wire \genblk1[1].genblk1[3].D_n_1 ;
  wire \genblk1[1].genblk1[3].D_n_2 ;
  wire \genblk1[2].genblk1[2].D_n_0 ;
  wire \genblk1[2].genblk1[4].D_n_0 ;
  wire \genblk1[3].genblk1[3].D_n_0 ;
  wire \genblk1[3].genblk1[3].D_n_1 ;
  wire longDelay_n_12;
  wire longDelay_n_13;
  wire [0:0]p_0_out;
  wire [0:0]pix_dil;
  wire prev_vsync;
  wire [2:0]\val_reg[2] ;
  wire vsync_ero;

  LUT2 #(
    .INIT(4'h8)) 
    a_i_1
       (.I0(context_valid),
        .I1(ero),
        .O(A));
  LUT3 #(
    .INIT(8'h80)) 
    a_i_2
       (.I0(ero),
        .I1(context_valid),
        .I2(de_med),
        .O(CE));
  FDRE context_valid_r_reg
       (.C(clk),
        .CE(1'b1),
        .D(context_valid0),
        .Q(context_valid),
        .R(1'b0));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized5_54 dl_sync
       (.clk(clk),
        .clk_0(clk_0),
        .douta(\delay_w[2][0]_1 [1]),
        .p_0_out(p_0_out),
        .prev_vsync(prev_vsync),
        .\val_reg[0] (\genblk1[2].genblk1[2].D_n_0 ),
        .vsync_ero(vsync_ero));
  LUT5 #(
    .INIT(32'h80000000)) 
    ero_i_1
       (.I0(ero_i_2_n_0),
        .I1(ero_i_3_n_0),
        .I2(ero_i_4_n_0),
        .I3(\delay_w[0][1]_3 ),
        .I4(ero_i_5_n_0),
        .O(ero0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ero_i_2
       (.I0(\delay_w[4][3]_25 [3]),
        .I1(\delay_w[4][2]_24 [3]),
        .I2(\delay_w[4][5]_27 [3]),
        .I3(\delay_w[4][4]_26 [3]),
        .I4(\delay_w[3][5]_5 [3]),
        .I5(\delay_w[4][1]_23 [3]),
        .O(ero_i_2_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ero_i_3
       (.I0(\delay_w[0][5]_7 [3]),
        .I1(\delay_w[0][4]_10 [3]),
        .I2(\delay_w[1][2]_20 [3]),
        .I3(\delay_w[1][1]_19 [3]),
        .I4(\delay_w[0][2]_8 [3]),
        .I5(\delay_w[0][3]_9 [3]),
        .O(ero_i_3_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ero_i_4
       (.I0(\delay_w[2][1]_15 [3]),
        .I1(\delay_w[1][5]_6 [3]),
        .I2(\delay_w[2][3]_17 [3]),
        .I3(\delay_w[2][2]_16 [3]),
        .I4(\delay_w[1][3]_21 [3]),
        .I5(\delay_w[1][4]_22 [3]),
        .O(ero_i_4_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ero_i_5
       (.I0(\delay_w[3][2]_12 [3]),
        .I1(\delay_w[3][1]_11 [3]),
        .I2(\delay_w[3][4]_14 [3]),
        .I3(\delay_w[3][3]_13 [3]),
        .I4(\delay_w[2][4]_4 [3]),
        .I5(\delay_w[2][5]_18 [3]),
        .O(ero_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ero_reg
       (.C(clk),
        .CE(1'b1),
        .D(ero0),
        .Q(ero),
        .R(1'b0));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_55 \genblk1[0].genblk1[0].D 
       (.clk(clk),
        .\delay_w[0][1]_3 (\delay_w[0][1]_3 ),
        .pix_dil(pix_dil));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_56 \genblk1[0].genblk1[1].D 
       (.clk(clk),
        .\delay_w[0][1]_3 (\delay_w[0][1]_3 ),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ),
        .\val_reg[2] (\val_reg[2] [2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_57 \genblk1[0].genblk1[2].D 
       (.clk(clk),
        .context_valid0(context_valid0),
        .context_valid_r_reg(\genblk1[2].genblk1[4].D_n_0 ),
        .context_valid_r_reg_0(\val_reg[2] [2]),
        .context_valid_r_reg_1(\genblk1[1].genblk1[1].D_n_0 ),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 [2]),
        .\delay_w[2][2]_16 (\delay_w[2][2]_16 [2]),
        .\delay_w[2][3]_17 (\delay_w[2][3]_17 [2]),
        .\delay_w[3][1]_11 (\delay_w[3][1]_11 [2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_58 \genblk1[0].genblk1[3].D 
       (.clk(clk),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .\delay_w[0][4]_10 (\delay_w[0][4]_10 ),
        .\val_reg[0] (\genblk1[0].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[0].genblk1[3].D_n_0 ),
        .\val_reg[1]_0 (\val_reg[2] [1:0]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_59 \genblk1[0].genblk1[4].D 
       (.clk(clk),
        .\delay_w[0][4]_10 (\delay_w[0][4]_10 ),
        .dina(\delay_w[0][5]_7 ),
        .\val_reg[0] (\genblk1[0].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[0].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_60 \genblk1[1].genblk1[0].D 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .douta(\delay_w[1][0]_2 [3:2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_61 \genblk1[1].genblk1[1].D 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ),
        .\delay_w[2][4]_4 (\delay_w[2][4]_4 [2]),
        .\delay_w[3][3]_13 (\delay_w[3][3]_13 [2]),
        .dina(\delay_w[0][5]_7 [2]),
        .\val_reg[2] (\genblk1[1].genblk1[1].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_62 \genblk1[1].genblk1[2].D 
       (.clk(clk),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_63 \genblk1[1].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[1].genblk1[3].D_n_0 ),
        .clk_1(\genblk1[1].genblk1[3].D_n_1 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 [2]),
        .dina({\delay_w[1][5]_6 [2],\delay_w[3][5]_5 [2]}),
        .douta(\delay_w[1][0]_2 [1:0]),
        .\val_reg[2] (\genblk1[1].genblk1[3].D_n_2 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_64 \genblk1[1].genblk1[4].D 
       (.clk(clk),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .dina(\delay_w[1][5]_6 ),
        .\val_reg[0] (\genblk1[1].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[1].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_65 \genblk1[2].genblk1[0].D 
       (.clk(clk),
        .\delay_w[2][1]_15 (\delay_w[2][1]_15 ),
        .douta(\delay_w[2][0]_1 [3:2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_66 \genblk1[2].genblk1[1].D 
       (.clk(clk),
        .\delay_w[2][1]_15 (\delay_w[2][1]_15 ),
        .\delay_w[2][2]_16 (\delay_w[2][2]_16 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_67 \genblk1[2].genblk1[2].D 
       (.clk(clk),
        .clk_0(\genblk1[2].genblk1[2].D_n_0 ),
        .\delay_w[2][2]_16 (\delay_w[2][2]_16 ),
        .\delay_w[2][3]_17 (\delay_w[2][3]_17 ),
        .douta(\delay_w[2][0]_1 [0]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_68 \genblk1[2].genblk1[3].D 
       (.clk(clk),
        .\delay_w[2][3]_17 (\delay_w[2][3]_17 ),
        .\delay_w[2][4]_4 (\delay_w[2][4]_4 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_69 \genblk1[2].genblk1[4].D 
       (.clk(clk),
        .context_valid_r_reg(\genblk1[1].genblk1[3].D_n_2 ),
        .\delay_w[0][4]_10 (\delay_w[0][4]_10 [2]),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 [2]),
        .\delay_w[2][1]_15 (\delay_w[2][1]_15 [2]),
        .\delay_w[2][4]_4 (\delay_w[2][4]_4 ),
        .\delay_w[3][2]_12 (\delay_w[3][2]_12 [2]),
        .\delay_w[3][4]_14 (\delay_w[3][4]_14 [2]),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 [2]),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 [2]),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 [2]),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 [2]),
        .dina(\delay_w[2][5]_18 ),
        .\val_reg[2] (\genblk1[2].genblk1[4].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_70 \genblk1[3].genblk1[0].D 
       (.clk(clk),
        .\delay_w[3][1]_11 (\delay_w[3][1]_11 ),
        .douta(\delay_w[3][0]_0 [3:2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_71 \genblk1[3].genblk1[1].D 
       (.clk(clk),
        .\delay_w[3][1]_11 (\delay_w[3][1]_11 ),
        .\delay_w[3][2]_12 (\delay_w[3][2]_12 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_72 \genblk1[3].genblk1[2].D 
       (.clk(clk),
        .\delay_w[3][2]_12 (\delay_w[3][2]_12 ),
        .\delay_w[3][3]_13 (\delay_w[3][3]_13 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_73 \genblk1[3].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[3].genblk1[3].D_n_0 ),
        .clk_1(\genblk1[3].genblk1[3].D_n_1 ),
        .\delay_w[3][3]_13 (\delay_w[3][3]_13 ),
        .\delay_w[3][4]_14 (\delay_w[3][4]_14 ),
        .douta(\delay_w[3][0]_0 [1:0]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_74 \genblk1[3].genblk1[4].D 
       (.clk(clk),
        .\delay_w[3][4]_14 (\delay_w[3][4]_14 ),
        .dina(\delay_w[3][5]_5 ),
        .\val_reg[0] (\genblk1[3].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[3].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_75 \genblk1[4].genblk1[0].D 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .douta({longDelay_n_12,longDelay_n_13}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_76 \genblk1[4].genblk1[1].D 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_77 \genblk1[4].genblk1[2].D 
       (.clk(clk),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_78 \genblk1[4].genblk1[3].D 
       (.clk(clk),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_79 \genblk1[4].genblk1[4].D 
       (.clk(clk),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 ));
  hdmi_vga_vp_0_0_delayLinieBRAM_WP__parameterized0 longDelay
       (.clk(clk),
        .dina({\delay_w[0][5]_7 ,\delay_w[1][5]_6 ,\delay_w[2][5]_18 ,dina,\delay_w[3][5]_5 }),
        .douta({\delay_w[1][0]_2 ,\delay_w[2][0]_1 ,\delay_w[3][0]_0 ,longDelay_n_12,longDelay_n_13}));
endmodule

(* ORIG_REF_NAME = "mean3x3" *) 
module hdmi_vga_vp_0_0_mean3x3
   (dina,
    \i_no_async_controls.output_reg[8] ,
    \val_reg[18] ,
    \val_reg[0] ,
    \i_no_async_controls.output_reg[1] ,
    \val_reg[0]_0 ,
    \i_no_async_controls.output_reg[1]_0 ,
    \val_reg[0]_1 ,
    \i_no_async_controls.output_reg[2] ,
    \val_reg[1] ,
    \val_reg[12] ,
    \val_reg[0]_2 ,
    \i_no_async_controls.output_reg[3] ,
    \val_reg[2] ,
    \val_reg[13] ,
    \val_reg[0]_3 ,
    \i_no_async_controls.output_reg[4] ,
    \val_reg[14] ,
    \pixel_in[19] ,
    \val_reg[7] ,
    \val_reg[15] ,
    \val_reg[0]_4 ,
    \val_reg[8] ,
    \val_reg[16] ,
    \val_reg[0]_5 ,
    \i_no_async_controls.output_reg[7] ,
    \i_no_async_controls.output_reg[7]_0 ,
    \val_reg[0]_6 ,
    clk,
    de_out,
    pixel_ycbcr,
    v_sync_out,
    h_sync_out,
    sw,
    pixel_in,
    qspo,
    \r_pix_reg[7] ,
    \r_pix_reg[7]_0 ,
    \r_pix_reg[7]_1 ,
    \r_pix_reg[23] ,
    \r_pix_reg[15] ,
    \r_pix_reg[23]_0 ,
    \r_pix_reg[0] ,
    \r_pix_reg[0]_0 ,
    \r_pix_reg[0]_1 ,
    \r_pix_reg[8] ,
    \r_pix_reg[16] ,
    \r_pix_reg[1] ,
    \r_pix_reg[9] ,
    \r_pix_reg[17] ,
    \r_pix_reg[2] ,
    \r_pix_reg[10] ,
    \r_pix_reg[18] ,
    \r_pix_reg[3] ,
    \r_pix_reg[11] ,
    \r_pix_reg[19] ,
    \r_pix_reg[4] ,
    \r_pix_reg[12] ,
    \r_pix_reg[20] ,
    \r_pix_reg[5] ,
    \r_pix_reg[13] ,
    \r_pix_reg[21] ,
    \r_pix_reg[14] ,
    \r_pix_reg[22] );
  output [2:0]dina;
  output \i_no_async_controls.output_reg[8] ;
  output \val_reg[18] ;
  output \val_reg[0] ;
  output \i_no_async_controls.output_reg[1] ;
  output \val_reg[0]_0 ;
  output \i_no_async_controls.output_reg[1]_0 ;
  output \val_reg[0]_1 ;
  output \i_no_async_controls.output_reg[2] ;
  output \val_reg[1] ;
  output \val_reg[12] ;
  output \val_reg[0]_2 ;
  output \i_no_async_controls.output_reg[3] ;
  output \val_reg[2] ;
  output \val_reg[13] ;
  output \val_reg[0]_3 ;
  output \i_no_async_controls.output_reg[4] ;
  output \val_reg[14] ;
  output \pixel_in[19] ;
  output \val_reg[7] ;
  output \val_reg[15] ;
  output \val_reg[0]_4 ;
  output \val_reg[8] ;
  output \val_reg[16] ;
  output \val_reg[0]_5 ;
  output \i_no_async_controls.output_reg[7] ;
  output \i_no_async_controls.output_reg[7]_0 ;
  output \val_reg[0]_6 ;
  input clk;
  input de_out;
  input [23:0]pixel_ycbcr;
  input v_sync_out;
  input h_sync_out;
  input [2:0]sw;
  input [14:0]pixel_in;
  input [1:0]qspo;
  input [1:0]\r_pix_reg[7] ;
  input [1:0]\r_pix_reg[7]_0 ;
  input \r_pix_reg[7]_1 ;
  input \r_pix_reg[23] ;
  input \r_pix_reg[15] ;
  input \r_pix_reg[23]_0 ;
  input \r_pix_reg[0] ;
  input \r_pix_reg[0]_0 ;
  input \r_pix_reg[0]_1 ;
  input \r_pix_reg[8] ;
  input \r_pix_reg[16] ;
  input \r_pix_reg[1] ;
  input \r_pix_reg[9] ;
  input \r_pix_reg[17] ;
  input \r_pix_reg[2] ;
  input \r_pix_reg[10] ;
  input \r_pix_reg[18] ;
  input \r_pix_reg[3] ;
  input \r_pix_reg[11] ;
  input \r_pix_reg[19] ;
  input \r_pix_reg[4] ;
  input \r_pix_reg[12] ;
  input \r_pix_reg[20] ;
  input \r_pix_reg[5] ;
  input \r_pix_reg[13] ;
  input \r_pix_reg[21] ;
  input \r_pix_reg[14] ;
  input \r_pix_reg[22] ;

  wire [11:4]X;
  wire clk;
  wire de_out;
  wire [23:2]\delay_w[0][1]_3 ;
  wire [23:2]\delay_w[0][2]_4 ;
  wire [26:3]\delay_w[0][3]_5 ;
  wire [26:0]\delay_w[1][0]_0 ;
  wire [23:2]\delay_w[1][1]_7 ;
  wire [23:2]\delay_w[1][2]_8 ;
  wire [26:16]\delay_w[1][3]_6 ;
  wire [23:2]\delay_w[2][0]_1 ;
  wire [23:2]\delay_w[2][1]_9 ;
  wire [23:2]\delay_w[2][2]_10 ;
  wire [2:2]\delay_w[2][3]_2 ;
  wire [2:0]dina;
  wire dl_sync_n_0;
  wire dl_sync_n_1;
  wire dl_sync_n_10;
  wire dl_sync_n_11;
  wire dl_sync_n_12;
  wire dl_sync_n_13;
  wire dl_sync_n_14;
  wire dl_sync_n_15;
  wire dl_sync_n_2;
  wire dl_sync_n_3;
  wire dl_sync_n_4;
  wire dl_sync_n_5;
  wire dl_sync_n_6;
  wire dl_sync_n_7;
  wire dl_sync_n_8;
  wire dl_sync_n_9;
  wire \genblk1[0].genblk1[1].D_n_10 ;
  wire \genblk1[0].genblk1[1].D_n_11 ;
  wire \genblk1[0].genblk1[1].D_n_12 ;
  wire \genblk1[0].genblk1[1].D_n_13 ;
  wire \genblk1[0].genblk1[1].D_n_14 ;
  wire \genblk1[0].genblk1[1].D_n_15 ;
  wire \genblk1[0].genblk1[1].D_n_16 ;
  wire \genblk1[0].genblk1[1].D_n_17 ;
  wire \genblk1[0].genblk1[1].D_n_18 ;
  wire \genblk1[0].genblk1[1].D_n_19 ;
  wire \genblk1[0].genblk1[1].D_n_20 ;
  wire \genblk1[0].genblk1[1].D_n_21 ;
  wire \genblk1[0].genblk1[1].D_n_22 ;
  wire \genblk1[0].genblk1[1].D_n_23 ;
  wire \genblk1[0].genblk1[1].D_n_24 ;
  wire \genblk1[0].genblk1[1].D_n_25 ;
  wire \genblk1[0].genblk1[1].D_n_26 ;
  wire \genblk1[0].genblk1[1].D_n_9 ;
  wire \genblk1[1].genblk1[1].D_n_0 ;
  wire \genblk1[1].genblk1[1].D_n_1 ;
  wire \genblk1[1].genblk1[1].D_n_10 ;
  wire \genblk1[1].genblk1[1].D_n_11 ;
  wire \genblk1[1].genblk1[1].D_n_12 ;
  wire \genblk1[1].genblk1[1].D_n_13 ;
  wire \genblk1[1].genblk1[1].D_n_14 ;
  wire \genblk1[1].genblk1[1].D_n_15 ;
  wire \genblk1[1].genblk1[1].D_n_16 ;
  wire \genblk1[1].genblk1[1].D_n_17 ;
  wire \genblk1[1].genblk1[1].D_n_2 ;
  wire \genblk1[1].genblk1[1].D_n_3 ;
  wire \genblk1[1].genblk1[1].D_n_4 ;
  wire \genblk1[1].genblk1[1].D_n_5 ;
  wire \genblk1[1].genblk1[1].D_n_6 ;
  wire \genblk1[1].genblk1[1].D_n_7 ;
  wire \genblk1[1].genblk1[1].D_n_8 ;
  wire \genblk1[1].genblk1[1].D_n_9 ;
  wire h_sync_out;
  wire [7:0]i_del;
  wire \i_no_async_controls.output_reg[1] ;
  wire \i_no_async_controls.output_reg[1]_0 ;
  wire \i_no_async_controls.output_reg[2] ;
  wire \i_no_async_controls.output_reg[3] ;
  wire \i_no_async_controls.output_reg[4] ;
  wire \i_no_async_controls.output_reg[7] ;
  wire \i_no_async_controls.output_reg[7]_0 ;
  wire \i_no_async_controls.output_reg[8] ;
  wire [14:0]pixel_in;
  wire \pixel_in[19] ;
  wire [23:0]pixel_ycbcr;
  wire [1:0]qspo;
  wire \r_pix_reg[0] ;
  wire \r_pix_reg[0]_0 ;
  wire \r_pix_reg[0]_1 ;
  wire \r_pix_reg[10] ;
  wire \r_pix_reg[11] ;
  wire \r_pix_reg[12] ;
  wire \r_pix_reg[13] ;
  wire \r_pix_reg[14] ;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[16] ;
  wire \r_pix_reg[17] ;
  wire \r_pix_reg[18] ;
  wire \r_pix_reg[19] ;
  wire \r_pix_reg[1] ;
  wire \r_pix_reg[20] ;
  wire \r_pix_reg[21] ;
  wire \r_pix_reg[22] ;
  wire \r_pix_reg[23] ;
  wire \r_pix_reg[23]_0 ;
  wire \r_pix_reg[2] ;
  wire \r_pix_reg[3] ;
  wire \r_pix_reg[4] ;
  wire \r_pix_reg[5] ;
  wire [1:0]\r_pix_reg[7] ;
  wire [1:0]\r_pix_reg[7]_0 ;
  wire \r_pix_reg[7]_1 ;
  wire \r_pix_reg[8] ;
  wire \r_pix_reg[9] ;
  wire [9:0]sum_ab;
  wire [9:0]sum_abcd;
  wire [11:0]sum_abcdefgh;
  wire [9:0]sum_cd;
  wire [10:0]sum_ef;
  wire [11:0]sum_efgh;
  wire [9:0]sum_gh;
  wire [2:0]sw;
  wire v_sync_out;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;
  wire \val_reg[0]_1 ;
  wire \val_reg[0]_2 ;
  wire \val_reg[0]_3 ;
  wire \val_reg[0]_4 ;
  wire \val_reg[0]_5 ;
  wire \val_reg[0]_6 ;
  wire \val_reg[0]_srl3_i_1_n_0 ;
  wire \val_reg[0]_srl3_i_2_n_0 ;
  wire \val_reg[12] ;
  wire \val_reg[13] ;
  wire \val_reg[14] ;
  wire \val_reg[15] ;
  wire \val_reg[16] ;
  wire \val_reg[18] ;
  wire \val_reg[1] ;
  wire \val_reg[2] ;
  wire \val_reg[7] ;
  wire \val_reg[8] ;
  wire [3:0]NLW_add_i_S_UNCONNECTED;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_adder8_9 add_ab
       (.A(\delay_w[0][1]_3 [23:16]),
        .B({\delay_w[0][2]_4 [23:16],1'b0}),
        .CLK(clk),
        .S(sum_ab));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_adder10_10 add_abcd
       (.A(sum_ab),
        .B(sum_cd),
        .CLK(clk),
        .S(sum_abcd));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_adder12_11 add_abcdefgh
       (.A(sum_efgh),
        .B({1'b0,sum_abcd}),
        .CLK(clk),
        .S(sum_abcdefgh));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_adder8_9 add_cd
       (.A(\delay_w[0][3]_5 [23:16]),
        .B({\delay_w[1][1]_7 [23:16],1'b0}),
        .CLK(clk),
        .S(sum_cd));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_add10_9 add_ef
       (.A({\delay_w[1][2]_8 [23:16],1'b0,1'b0}),
        .B({\delay_w[1][3]_6 [23:16],1'b0}),
        .CLK(clk),
        .S(sum_ef));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_adder10_11 add_efgh
       (.A(sum_gh),
        .B(sum_ef),
        .CLK(clk),
        .S(sum_efgh));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_adder8_9_HD385 add_gh
       (.A(\delay_w[2][1]_9 [23:16]),
        .B({\delay_w[2][2]_10 [23:16],1'b0}),
        .CLK(clk),
        .S(sum_gh));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_adder11_8 add_i
       (.A(sum_abcdefgh),
        .B(i_del),
        .CLK(clk),
        .S({X,NLW_add_i_S_UNCONNECTED[3:0]}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized4_30 dl_context_valid
       (.S(X),
        .clk(clk),
        .pixel_in(pixel_in[14:13]),
        .\pixel_in[19] (\pixel_in[19] ),
        .pixel_ycbcr({pixel_ycbcr[23:20],pixel_ycbcr[17:16]}),
        .\r_pix_reg[16] (\r_pix_reg[16] ),
        .\r_pix_reg[17] (\r_pix_reg[17] ),
        .\r_pix_reg[18] (\r_pix_reg[18] ),
        .\r_pix_reg[18]_0 (\r_pix_reg[0]_1 ),
        .\r_pix_reg[19] (\r_pix_reg[19] ),
        .\r_pix_reg[20] (\r_pix_reg[20] ),
        .\r_pix_reg[21] (\r_pix_reg[21] ),
        .\r_pix_reg[22] (\r_pix_reg[22] ),
        .\r_pix_reg[23] (\r_pix_reg[23] ),
        .\r_pix_reg[23]_0 (\r_pix_reg[23]_0 ),
        .\r_pix_reg[23]_1 (\r_pix_reg[0] ),
        .\val_reg[0] (\val_reg[0] ),
        .\val_reg[0]_0 (\val_reg[0]_1 ),
        .\val_reg[0]_1 (\val_reg[0]_2 ),
        .\val_reg[0]_2 (\val_reg[0]_3 ),
        .\val_reg[0]_3 (\val_reg[0]_4 ),
        .\val_reg[0]_4 (\val_reg[0]_5 ),
        .\val_reg[0]_5 (\val_reg[0]_6 ),
        .\val_reg[0]_6 (\val_reg[0]_srl3_i_1_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized2 dl_i
       (.B(\delay_w[2][2]_10 [23:16]),
        .clk(clk),
        .\val_reg[7] (i_del));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized3 dl_sync
       (.clk(clk),
        .\delay_w[1][2]_8 (\delay_w[1][2]_8 [2]),
        .dina({dl_sync_n_0,dl_sync_n_1,dl_sync_n_2,dl_sync_n_3,dl_sync_n_4,dl_sync_n_5,dl_sync_n_6,dl_sync_n_7,dl_sync_n_8,dl_sync_n_9,dl_sync_n_10,dl_sync_n_11,dl_sync_n_12,dl_sync_n_13,dl_sync_n_14,dl_sync_n_15}),
        .\i_no_async_controls.output_reg[1] (\i_no_async_controls.output_reg[1] ),
        .\i_no_async_controls.output_reg[1]_0 (\i_no_async_controls.output_reg[1]_0 ),
        .\i_no_async_controls.output_reg[2] (\i_no_async_controls.output_reg[2] ),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .\i_no_async_controls.output_reg[4] (\i_no_async_controls.output_reg[4] ),
        .\i_no_async_controls.output_reg[7] (\i_no_async_controls.output_reg[7] ),
        .\i_no_async_controls.output_reg[7]_0 (\i_no_async_controls.output_reg[7]_0 ),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .pixel_in(pixel_in[12:0]),
        .pixel_ycbcr({pixel_ycbcr[14],pixel_ycbcr[8:6],pixel_ycbcr[3:0]}),
        .qspo(qspo),
        .\r_pix_reg[0] (\r_pix_reg[0] ),
        .\r_pix_reg[0]_0 (\r_pix_reg[0]_0 ),
        .\r_pix_reg[0]_1 (\r_pix_reg[0]_1 ),
        .\r_pix_reg[10] (\r_pix_reg[10] ),
        .\r_pix_reg[11] (\r_pix_reg[11] ),
        .\r_pix_reg[12] (\r_pix_reg[12] ),
        .\r_pix_reg[13] (\r_pix_reg[13] ),
        .\r_pix_reg[14] (\r_pix_reg[14] ),
        .\r_pix_reg[15] (\r_pix_reg[15] ),
        .\r_pix_reg[1] (\r_pix_reg[1] ),
        .\r_pix_reg[2] (\r_pix_reg[2] ),
        .\r_pix_reg[3] (\r_pix_reg[3] ),
        .\r_pix_reg[4] (\r_pix_reg[4] ),
        .\r_pix_reg[5] (\r_pix_reg[5] ),
        .\r_pix_reg[7] (\r_pix_reg[7] ),
        .\r_pix_reg[7]_0 (\r_pix_reg[7]_0 ),
        .\r_pix_reg[7]_1 (\r_pix_reg[7]_1 ),
        .\r_pix_reg[7]_2 (\r_pix_reg[23] ),
        .\r_pix_reg[8] (\r_pix_reg[8] ),
        .\r_pix_reg[9] (\r_pix_reg[9] ),
        .sw(sw),
        .\val_reg[0] (\val_reg[0]_0 ),
        .\val_reg[0]_0 (\genblk1[1].genblk1[1].D_n_16 ),
        .\val_reg[10] (\genblk1[1].genblk1[1].D_n_7 ),
        .\val_reg[11] (\genblk1[1].genblk1[1].D_n_8 ),
        .\val_reg[12] (\val_reg[12] ),
        .\val_reg[12]_0 (\genblk1[1].genblk1[1].D_n_9 ),
        .\val_reg[13] (\val_reg[13] ),
        .\val_reg[13]_0 (\genblk1[1].genblk1[1].D_n_10 ),
        .\val_reg[14] (\val_reg[14] ),
        .\val_reg[14]_0 (\genblk1[1].genblk1[1].D_n_11 ),
        .\val_reg[15] (\val_reg[15] ),
        .\val_reg[15]_0 (\genblk1[1].genblk1[1].D_n_12 ),
        .\val_reg[16] (\val_reg[16] ),
        .\val_reg[16]_0 (\genblk1[1].genblk1[1].D_n_13 ),
        .\val_reg[17] (\genblk1[1].genblk1[1].D_n_14 ),
        .\val_reg[18] (\val_reg[18] ),
        .\val_reg[18]_0 (\genblk1[1].genblk1[1].D_n_15 ),
        .\val_reg[1] (\val_reg[1] ),
        .\val_reg[1]_0 (\genblk1[1].genblk1[1].D_n_17 ),
        .\val_reg[2] (\val_reg[2] ),
        .\val_reg[6] (\genblk1[1].genblk1[1].D_n_3 ),
        .\val_reg[7] (\val_reg[7] ),
        .\val_reg[7]_0 (\genblk1[1].genblk1[1].D_n_4 ),
        .\val_reg[8] (\val_reg[8] ),
        .\val_reg[8]_0 (\genblk1[1].genblk1[1].D_n_5 ),
        .\val_reg[9] (\genblk1[1].genblk1[1].D_n_6 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_31 \genblk1[0].genblk1[0].D 
       (.clk(clk),
        .de_out(de_out),
        .\delay_w[0][1]_3 ({\delay_w[0][1]_3 [23:16],\delay_w[0][1]_3 [2]}),
        .pixel_ycbcr(pixel_ycbcr[20:13]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_32 \genblk1[0].genblk1[1].D 
       (.clk(clk),
        .\delay_w[0][1]_3 ({\delay_w[0][1]_3 [23:16],\delay_w[0][1]_3 [2]}),
        .\delay_w[0][2]_4 ({\delay_w[0][2]_4 [23:16],\delay_w[0][2]_4 [2]}),
        .h_sync_out(h_sync_out),
        .\i_no_async_controls.output_reg[1] (\genblk1[0].genblk1[1].D_n_16 ),
        .\i_no_async_controls.output_reg[1]_0 (\genblk1[0].genblk1[1].D_n_24 ),
        .\i_no_async_controls.output_reg[2] (\genblk1[0].genblk1[1].D_n_15 ),
        .\i_no_async_controls.output_reg[2]_0 (\genblk1[0].genblk1[1].D_n_23 ),
        .\i_no_async_controls.output_reg[3] (\genblk1[0].genblk1[1].D_n_14 ),
        .\i_no_async_controls.output_reg[3]_0 (\genblk1[0].genblk1[1].D_n_22 ),
        .\i_no_async_controls.output_reg[4] (\genblk1[0].genblk1[1].D_n_13 ),
        .\i_no_async_controls.output_reg[4]_0 (\genblk1[0].genblk1[1].D_n_21 ),
        .\i_no_async_controls.output_reg[5] (\genblk1[0].genblk1[1].D_n_12 ),
        .\i_no_async_controls.output_reg[5]_0 (\genblk1[0].genblk1[1].D_n_20 ),
        .\i_no_async_controls.output_reg[6] (\genblk1[0].genblk1[1].D_n_11 ),
        .\i_no_async_controls.output_reg[6]_0 (\genblk1[0].genblk1[1].D_n_19 ),
        .\i_no_async_controls.output_reg[7] (\genblk1[0].genblk1[1].D_n_10 ),
        .\i_no_async_controls.output_reg[7]_0 (\genblk1[0].genblk1[1].D_n_18 ),
        .\i_no_async_controls.output_reg[8] (\genblk1[0].genblk1[1].D_n_9 ),
        .\i_no_async_controls.output_reg[8]_0 (\genblk1[0].genblk1[1].D_n_17 ),
        .pixel_ycbcr({pixel_ycbcr[23:21],pixel_ycbcr[12:0]}),
        .v_sync_out(v_sync_out),
        .\val_reg[0] (\genblk1[0].genblk1[1].D_n_25 ),
        .\val_reg[0]_0 (\genblk1[0].genblk1[1].D_n_26 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_33 \genblk1[0].genblk1[2].D 
       (.clk(clk),
        .\delay_w[0][2]_4 ({\delay_w[0][2]_4 [23:16],\delay_w[0][2]_4 [2]}),
        .dina({\delay_w[0][3]_5 ,dina}),
        .\val_reg[0] (\genblk1[0].genblk1[1].D_n_25 ),
        .\val_reg[10] (\genblk1[0].genblk1[1].D_n_17 ),
        .\val_reg[11] (\genblk1[0].genblk1[1].D_n_16 ),
        .\val_reg[12] (\genblk1[0].genblk1[1].D_n_15 ),
        .\val_reg[13] (\genblk1[0].genblk1[1].D_n_14 ),
        .\val_reg[14] (\genblk1[0].genblk1[1].D_n_13 ),
        .\val_reg[15] (\genblk1[0].genblk1[1].D_n_12 ),
        .\val_reg[1] (\genblk1[0].genblk1[1].D_n_26 ),
        .\val_reg[24] (\genblk1[0].genblk1[1].D_n_11 ),
        .\val_reg[25] (\genblk1[0].genblk1[1].D_n_10 ),
        .\val_reg[26] (\genblk1[0].genblk1[1].D_n_9 ),
        .\val_reg[3] (\genblk1[0].genblk1[1].D_n_24 ),
        .\val_reg[4] (\genblk1[0].genblk1[1].D_n_23 ),
        .\val_reg[5] (\genblk1[0].genblk1[1].D_n_22 ),
        .\val_reg[6] (\genblk1[0].genblk1[1].D_n_21 ),
        .\val_reg[7] (\genblk1[0].genblk1[1].D_n_20 ),
        .\val_reg[8] (\genblk1[0].genblk1[1].D_n_19 ),
        .\val_reg[9] (\genblk1[0].genblk1[1].D_n_18 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_34 \genblk1[1].genblk1[0].D 
       (.clk(clk),
        .\delay_w[1][1]_7 ({\delay_w[1][1]_7 [23:16],\delay_w[1][1]_7 [2]}),
        .douta({\delay_w[1][0]_0 [23:16],\delay_w[1][0]_0 [2]}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_35 \genblk1[1].genblk1[1].D 
       (.clk(clk),
        .clk_0(\genblk1[1].genblk1[1].D_n_0 ),
        .clk_1(\genblk1[1].genblk1[1].D_n_1 ),
        .clk_10(\genblk1[1].genblk1[1].D_n_10 ),
        .clk_11(\genblk1[1].genblk1[1].D_n_11 ),
        .clk_12(\genblk1[1].genblk1[1].D_n_12 ),
        .clk_13(\genblk1[1].genblk1[1].D_n_13 ),
        .clk_14(\genblk1[1].genblk1[1].D_n_14 ),
        .clk_15(\genblk1[1].genblk1[1].D_n_15 ),
        .clk_16(\genblk1[1].genblk1[1].D_n_16 ),
        .clk_17(\genblk1[1].genblk1[1].D_n_17 ),
        .clk_2(\genblk1[1].genblk1[1].D_n_2 ),
        .clk_3(\genblk1[1].genblk1[1].D_n_3 ),
        .clk_4(\genblk1[1].genblk1[1].D_n_4 ),
        .clk_5(\genblk1[1].genblk1[1].D_n_5 ),
        .clk_6(\genblk1[1].genblk1[1].D_n_6 ),
        .clk_7(\genblk1[1].genblk1[1].D_n_7 ),
        .clk_8(\genblk1[1].genblk1[1].D_n_8 ),
        .clk_9(\genblk1[1].genblk1[1].D_n_9 ),
        .\delay_w[1][1]_7 ({\delay_w[1][1]_7 [23:16],\delay_w[1][1]_7 [2]}),
        .\delay_w[1][2]_8 ({\delay_w[1][2]_8 [23:16],\delay_w[1][2]_8 [2]}),
        .douta({\delay_w[1][0]_0 [26:24],\delay_w[1][0]_0 [15:3],\delay_w[1][0]_0 [1:0]}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_36 \genblk1[1].genblk1[2].D 
       (.clk(clk),
        .\delay_w[1][2]_8 (\delay_w[1][2]_8 [23:16]),
        .dina(\delay_w[1][3]_6 ),
        .\val_reg[24] (\genblk1[1].genblk1[1].D_n_2 ),
        .\val_reg[25] (\genblk1[1].genblk1[1].D_n_1 ),
        .\val_reg[26] (\genblk1[1].genblk1[1].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_37 \genblk1[2].genblk1[0].D 
       (.clk(clk),
        .\delay_w[2][1]_9 ({\delay_w[2][1]_9 [23:16],\delay_w[2][1]_9 [2]}),
        .douta({\delay_w[2][0]_1 [23:16],\delay_w[2][0]_1 [2]}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_38 \genblk1[2].genblk1[1].D 
       (.clk(clk),
        .\delay_w[2][1]_9 ({\delay_w[2][1]_9 [23:16],\delay_w[2][1]_9 [2]}),
        .\delay_w[2][2]_10 ({\delay_w[2][2]_10 [23:16],\delay_w[2][2]_10 [2]}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_39 \genblk1[2].genblk1[2].D 
       (.clk(clk),
        .\delay_w[2][2]_10 (\delay_w[2][2]_10 [2]),
        .\delay_w[2][3]_2 (\delay_w[2][3]_2 ));
  hdmi_vga_vp_0_0_delayLinieBRAM_WP__xdcDup__1 longDelay1
       (.clk(clk),
        .dina({\delay_w[0][3]_5 ,dina}),
        .douta(\delay_w[1][0]_0 ));
  hdmi_vga_vp_0_0_delayLinieBRAM_WP longDelay2
       (.clk(clk),
        .dina({\delay_w[1][3]_6 ,dl_sync_n_0,dl_sync_n_1,dl_sync_n_2,dl_sync_n_3,dl_sync_n_4,dl_sync_n_5,dl_sync_n_6,dl_sync_n_7,dl_sync_n_8,dl_sync_n_9,dl_sync_n_10,dl_sync_n_11,dl_sync_n_12,dl_sync_n_13,dl_sync_n_14,dl_sync_n_15}),
        .douta({\delay_w[2][0]_1 [23:16],\delay_w[2][0]_1 [2]}));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \val_reg[0]_srl3_i_1 
       (.I0(\delay_w[0][1]_3 [2]),
        .I1(\val_reg[0]_srl3_i_2_n_0 ),
        .I2(\delay_w[2][2]_10 [2]),
        .I3(\delay_w[2][3]_2 ),
        .I4(dl_sync_n_13),
        .I5(\delay_w[2][1]_9 [2]),
        .O(\val_reg[0]_srl3_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \val_reg[0]_srl3_i_2 
       (.I0(\delay_w[1][1]_7 [2]),
        .I1(\delay_w[1][2]_8 [2]),
        .I2(\delay_w[0][2]_4 [2]),
        .I3(dina[2]),
        .O(\val_reg[0]_srl3_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "median5x5" *) 
module hdmi_vga_vp_0_0_median5x5
   (\val_reg[2] ,
    clk,
    dina,
    \val_reg[2]_0 );
  output [2:0]\val_reg[2] ;
  input clk;
  input [0:0]dina;
  input [2:0]\val_reg[2]_0 ;

  wire clk;
  wire [2:2]\delay_w[0][4]_6 ;
  wire [2:0]\delay_w[0][5]_7 ;
  wire [3:0]\delay_w[1][0]_2 ;
  wire [3:0]\delay_w[1][5]_4 ;
  wire [3:0]\delay_w[2][0]_1 ;
  wire [3:3]\delay_w[2][5]_5 ;
  wire [3:0]\delay_w[3][0]_0 ;
  wire [3:0]\delay_w[3][5]_3 ;
  wire [0:0]dina;
  wire \genblk1[0].genblk1[3].D_n_1 ;
  wire \genblk1[0].genblk1[3].D_n_2 ;
  wire \genblk1[1].genblk1[3].D_n_0 ;
  wire \genblk1[1].genblk1[3].D_n_1 ;
  wire \genblk1[1].genblk1[3].D_n_2 ;
  wire \genblk1[1].genblk1[3].D_n_3 ;
  wire \genblk1[2].genblk1[3].D_n_0 ;
  wire \genblk1[2].genblk1[3].D_n_1 ;
  wire \genblk1[2].genblk1[3].D_n_2 ;
  wire \genblk1[3].genblk1[3].D_n_0 ;
  wire \genblk1[3].genblk1[3].D_n_1 ;
  wire \genblk1[3].genblk1[3].D_n_2 ;
  wire \genblk1[3].genblk1[3].D_n_3 ;
  wire [2:0]\val_reg[2] ;
  wire [2:0]\val_reg[2]_0 ;

  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized10 dl_sync
       (.clk(clk),
        .douta(\delay_w[2][0]_1 [2]),
        .\val_reg[2] (\val_reg[2] [2]));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9 \genblk1[0].genblk1[3].D 
       (.clk(clk),
        .\delay_w[0][4]_6 (\delay_w[0][4]_6 ),
        .\val_reg[0] (\genblk1[0].genblk1[3].D_n_2 ),
        .\val_reg[1] (\genblk1[0].genblk1[3].D_n_1 ),
        .\val_reg[2] (\val_reg[2]_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_14 \genblk1[0].genblk1[4].D 
       (.clk(clk),
        .\delay_w[0][4]_6 (\delay_w[0][4]_6 ),
        .dina(\delay_w[0][5]_7 ),
        .\val_reg[0] (\genblk1[0].genblk1[3].D_n_2 ),
        .\val_reg[1] (\genblk1[0].genblk1[3].D_n_1 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_15 \genblk1[1].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[1].genblk1[3].D_n_0 ),
        .clk_1(\genblk1[1].genblk1[3].D_n_1 ),
        .clk_2(\genblk1[1].genblk1[3].D_n_2 ),
        .clk_3(\genblk1[1].genblk1[3].D_n_3 ),
        .douta(\delay_w[1][0]_2 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_16 \genblk1[1].genblk1[4].D 
       (.clk(clk),
        .dina(\delay_w[1][5]_4 ),
        .\val_reg[0] (\genblk1[1].genblk1[3].D_n_3 ),
        .\val_reg[1] (\genblk1[1].genblk1[3].D_n_2 ),
        .\val_reg[2] (\genblk1[1].genblk1[3].D_n_1 ),
        .\val_reg[3] (\genblk1[1].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_17 \genblk1[2].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[2].genblk1[3].D_n_0 ),
        .clk_1(\genblk1[2].genblk1[3].D_n_1 ),
        .clk_2(\genblk1[2].genblk1[3].D_n_2 ),
        .douta({\delay_w[2][0]_1 [3],\delay_w[2][0]_1 [1:0]}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_18 \genblk1[2].genblk1[4].D 
       (.clk(clk),
        .dina({\delay_w[2][5]_5 ,\val_reg[2] [1:0]}),
        .\val_reg[0] (\genblk1[2].genblk1[3].D_n_1 ),
        .\val_reg[1] (\genblk1[2].genblk1[3].D_n_2 ),
        .\val_reg[3] (\genblk1[2].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_19 \genblk1[3].genblk1[3].D 
       (.clk(clk),
        .clk_0(\genblk1[3].genblk1[3].D_n_0 ),
        .clk_1(\genblk1[3].genblk1[3].D_n_1 ),
        .clk_2(\genblk1[3].genblk1[3].D_n_2 ),
        .clk_3(\genblk1[3].genblk1[3].D_n_3 ),
        .douta(\delay_w[3][0]_0 ));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_20 \genblk1[3].genblk1[4].D 
       (.clk(clk),
        .dina(\delay_w[3][5]_3 ),
        .\val_reg[0] (\genblk1[3].genblk1[3].D_n_3 ),
        .\val_reg[1] (\genblk1[3].genblk1[3].D_n_2 ),
        .\val_reg[2] (\genblk1[3].genblk1[3].D_n_1 ),
        .\val_reg[3] (\genblk1[3].genblk1[3].D_n_0 ));
  hdmi_vga_vp_0_0_delayLinieBRAM_WP__parameterized0__xdcDup__1 longDelay
       (.clk(clk),
        .dina({dina,\delay_w[0][5]_7 ,\delay_w[1][5]_4 ,\delay_w[2][5]_5 ,\val_reg[2] ,\delay_w[3][5]_3 }),
        .douta({\delay_w[1][0]_2 ,\delay_w[2][0]_1 ,\delay_w[3][0]_0 }));
endmodule

(* ORIG_REF_NAME = "mul_11_11" *) (* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_mul_11_11
   (CLK,
    A,
    B,
    P);
  (* syn_isclock = "1" *) input CLK;
  input [10:0]A;
  input [10:0]B;
  output [21:0]P;


endmodule

(* ORIG_REF_NAME = "mul_11_11" *) (* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_mul_11_11_HD381
   (CLK,
    A,
    B,
    P);
  (* syn_isclock = "1" *) input CLK;
  input [10:0]A;
  input [10:0]B;
  output [21:0]P;


endmodule

(* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_32_20_lm" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_mult_32_20_lm
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [19:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [51:0]P;

  wire [31:0]A;
  wire [19:0]B;
  wire CLK;
  wire [51:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "20" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "51" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__parameterized1 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_32_20_lm" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_mult_32_20_lm__4
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [19:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [51:0]P;

  wire [31:0]A;
  wire [19:0]B;
  wire CLK;
  wire [51:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "20" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "51" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__parameterized1__4 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_32_20_lm" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_mult_32_20_lm__5
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [19:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [51:0]P;

  wire [31:0]A;
  wire [19:0]B;
  wire CLK;
  wire [51:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "20" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "51" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__parameterized1__5 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "mult_32_20_lm,mult_gen_v12_0_20,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_32_20_lm" *) 
(* X_CORE_INFO = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_mult_32_20_lm__6
   (CLK,
    A,
    B,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [19:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [51:0]P;

  wire [31:0]A;
  wire [19:0]B;
  wire CLK;
  wire [51:0]P;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_EXT_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "1" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "20" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_CE = "0" *) 
  (* C_HAS_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "4" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "51" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* is_du_within_envelope = "true" *) 
  hdmi_vga_vp_0_0_mult_gen_v12_0_20__parameterized1__6 U0
       (.A(A),
        .B(B),
        .CE(1'b1),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .PCASC_EXT(NLW_U0_PCASC_EXT_UNCONNECTED[47:0]),
        .SCLR(1'b0),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "mux" *) 
module hdmi_vga_vp_0_0_mux
   (v_sync_out,
    h_sync_out,
    de_out,
    sw_0_sp_1,
    \qspo_int_reg[0] ,
    sw_1_sp_1,
    \sw[0]_0 ,
    \pixel_in[23] ,
    \sw[0]_1 ,
    \qspo_int_reg[0]_0 ,
    \pixel_in[16] ,
    sw_2_sp_1,
    \qspo_int_reg[0]_1 ,
    \pixel_in[17] ,
    \sw[2]_0 ,
    \qspo_int_reg[0]_2 ,
    \qspo_int_reg[0]_3 ,
    \sw[2]_1 ,
    \qspo_int_reg[0]_4 ,
    \qspo_int_reg[0]_5 ,
    \qspo_int_reg[0]_6 ,
    \qspo_int_reg[0]_7 ,
    \qspo_int_reg[0]_8 ,
    \pixel_in[20] ,
    \qspo_int_reg[0]_9 ,
    \qspo_int_reg[0]_10 ,
    \pixel_in[21] ,
    \qspo_int_reg[0]_11 ,
    \pixel_in[22] ,
    \sw[2]_2 ,
    \sw[2]_3 ,
    \sw[1]_0 ,
    pixel_out,
    r_vsync,
    clk,
    r_hsync,
    r_de,
    \r_pix_reg[15]_0 ,
    sw,
    qspo,
    \r_pix_reg[15]_1 ,
    \r_pix_reg[15]_2 ,
    pixel_ycbcr,
    pixel_in,
    \r_pix_reg[23]_0 ,
    \r_pix_reg[23]_1 ,
    \r_pix_reg[22]_0 ,
    \r_pix_reg[21]_0 ,
    \r_pix_reg[20]_0 ,
    \r_pix_reg[19]_0 ,
    \r_pix_reg[18]_0 ,
    \r_pix_reg[17]_0 ,
    \r_pix_reg[16]_0 ,
    \r_pix_reg[15]_3 ,
    \r_pix_reg[15]_4 ,
    \r_pix_reg[14]_0 ,
    \r_pix_reg[13]_0 ,
    \r_pix_reg[12]_0 ,
    \r_pix_reg[11]_0 ,
    \r_pix_reg[10]_0 ,
    \r_pix_reg[9]_0 ,
    \r_pix_reg[8]_0 ,
    \r_pix_reg[7]_0 ,
    \r_pix_reg[7]_1 ,
    \r_pix_reg[6]_0 ,
    \r_pix_reg[5]_0 ,
    \r_pix_reg[4]_0 ,
    \r_pix_reg[3]_0 ,
    \r_pix_reg[2]_0 ,
    \r_pix_reg[1]_0 ,
    \r_pix_reg[0]_0 );
  output v_sync_out;
  output h_sync_out;
  output de_out;
  output sw_0_sp_1;
  output \qspo_int_reg[0] ;
  output sw_1_sp_1;
  output \sw[0]_0 ;
  output \pixel_in[23] ;
  output \sw[0]_1 ;
  output \qspo_int_reg[0]_0 ;
  output \pixel_in[16] ;
  output sw_2_sp_1;
  output \qspo_int_reg[0]_1 ;
  output \pixel_in[17] ;
  output \sw[2]_0 ;
  output \qspo_int_reg[0]_2 ;
  output \qspo_int_reg[0]_3 ;
  output \sw[2]_1 ;
  output \qspo_int_reg[0]_4 ;
  output \qspo_int_reg[0]_5 ;
  output \qspo_int_reg[0]_6 ;
  output \qspo_int_reg[0]_7 ;
  output \qspo_int_reg[0]_8 ;
  output \pixel_in[20] ;
  output \qspo_int_reg[0]_9 ;
  output \qspo_int_reg[0]_10 ;
  output \pixel_in[21] ;
  output \qspo_int_reg[0]_11 ;
  output \pixel_in[22] ;
  output \sw[2]_2 ;
  output \sw[2]_3 ;
  output \sw[1]_0 ;
  output [23:0]pixel_out;
  input r_vsync;
  input clk;
  input r_hsync;
  input r_de;
  input \r_pix_reg[15]_0 ;
  input [2:0]sw;
  input [7:0]qspo;
  input [7:0]\r_pix_reg[15]_1 ;
  input [7:0]\r_pix_reg[15]_2 ;
  input [9:0]pixel_ycbcr;
  input [8:0]pixel_in;
  input \r_pix_reg[23]_0 ;
  input \r_pix_reg[23]_1 ;
  input \r_pix_reg[22]_0 ;
  input \r_pix_reg[21]_0 ;
  input \r_pix_reg[20]_0 ;
  input \r_pix_reg[19]_0 ;
  input \r_pix_reg[18]_0 ;
  input \r_pix_reg[17]_0 ;
  input \r_pix_reg[16]_0 ;
  input \r_pix_reg[15]_3 ;
  input \r_pix_reg[15]_4 ;
  input \r_pix_reg[14]_0 ;
  input \r_pix_reg[13]_0 ;
  input \r_pix_reg[12]_0 ;
  input \r_pix_reg[11]_0 ;
  input \r_pix_reg[10]_0 ;
  input \r_pix_reg[9]_0 ;
  input \r_pix_reg[8]_0 ;
  input \r_pix_reg[7]_0 ;
  input \r_pix_reg[7]_1 ;
  input \r_pix_reg[6]_0 ;
  input \r_pix_reg[5]_0 ;
  input \r_pix_reg[4]_0 ;
  input \r_pix_reg[3]_0 ;
  input \r_pix_reg[2]_0 ;
  input \r_pix_reg[1]_0 ;
  input \r_pix_reg[0]_0 ;

  wire clk;
  wire de_out;
  wire h_sync_out;
  wire [8:0]pixel_in;
  wire \pixel_in[16] ;
  wire \pixel_in[17] ;
  wire \pixel_in[20] ;
  wire \pixel_in[21] ;
  wire \pixel_in[22] ;
  wire \pixel_in[23] ;
  wire [23:0]pixel_out;
  wire [9:0]pixel_ycbcr;
  wire [7:0]qspo;
  wire \qspo_int_reg[0] ;
  wire \qspo_int_reg[0]_0 ;
  wire \qspo_int_reg[0]_1 ;
  wire \qspo_int_reg[0]_10 ;
  wire \qspo_int_reg[0]_11 ;
  wire \qspo_int_reg[0]_2 ;
  wire \qspo_int_reg[0]_3 ;
  wire \qspo_int_reg[0]_4 ;
  wire \qspo_int_reg[0]_5 ;
  wire \qspo_int_reg[0]_6 ;
  wire \qspo_int_reg[0]_7 ;
  wire \qspo_int_reg[0]_8 ;
  wire \qspo_int_reg[0]_9 ;
  wire r_de;
  wire r_hsync;
  wire \r_pix_reg[0]_0 ;
  wire \r_pix_reg[10]_0 ;
  wire \r_pix_reg[11]_0 ;
  wire \r_pix_reg[12]_0 ;
  wire \r_pix_reg[13]_0 ;
  wire \r_pix_reg[14]_0 ;
  wire \r_pix_reg[15]_0 ;
  wire [7:0]\r_pix_reg[15]_1 ;
  wire [7:0]\r_pix_reg[15]_2 ;
  wire \r_pix_reg[15]_3 ;
  wire \r_pix_reg[15]_4 ;
  wire \r_pix_reg[16]_0 ;
  wire \r_pix_reg[17]_0 ;
  wire \r_pix_reg[18]_0 ;
  wire \r_pix_reg[19]_0 ;
  wire \r_pix_reg[1]_0 ;
  wire \r_pix_reg[20]_0 ;
  wire \r_pix_reg[21]_0 ;
  wire \r_pix_reg[22]_0 ;
  wire \r_pix_reg[23]_0 ;
  wire \r_pix_reg[23]_1 ;
  wire \r_pix_reg[2]_0 ;
  wire \r_pix_reg[3]_0 ;
  wire \r_pix_reg[4]_0 ;
  wire \r_pix_reg[5]_0 ;
  wire \r_pix_reg[6]_0 ;
  wire \r_pix_reg[7]_0 ;
  wire \r_pix_reg[7]_1 ;
  wire \r_pix_reg[8]_0 ;
  wire \r_pix_reg[9]_0 ;
  wire r_vsync;
  wire [2:0]sw;
  wire \sw[0]_0 ;
  wire \sw[0]_1 ;
  wire \sw[1]_0 ;
  wire \sw[2]_0 ;
  wire \sw[2]_1 ;
  wire \sw[2]_2 ;
  wire \sw[2]_3 ;
  wire sw_0_sn_1;
  wire sw_1_sn_1;
  wire sw_2_sn_1;
  wire v_sync_out;

  assign sw_0_sp_1 = sw_0_sn_1;
  assign sw_1_sp_1 = sw_1_sn_1;
  assign sw_2_sp_1 = sw_2_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    r_de_i_3
       (.I0(sw[0]),
        .I1(sw[1]),
        .I2(sw[2]),
        .O(\sw[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h04)) 
    r_de_i_5
       (.I0(sw[1]),
        .I1(sw[0]),
        .I2(sw[2]),
        .O(sw_1_sn_1));
  FDRE #(
    .INIT(1'b0)) 
    r_de_reg
       (.C(clk),
        .CE(1'b1),
        .D(r_de),
        .Q(de_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    r_hsync_reg
       (.C(clk),
        .CE(1'b1),
        .D(r_hsync),
        .Q(h_sync_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \r_pix[0]_i_2 
       (.I0(sw[2]),
        .I1(sw[0]),
        .I2(sw[1]),
        .I3(\r_pix_reg[15]_2 [0]),
        .I4(\r_pix_reg[15]_1 [0]),
        .I5(qspo[0]),
        .O(sw_2_sn_1));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[10]_i_2 
       (.I0(qspo[2]),
        .I1(\r_pix_reg[15]_1 [2]),
        .I2(\r_pix_reg[15]_2 [2]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[3]),
        .O(\qspo_int_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[11]_i_2 
       (.I0(qspo[3]),
        .I1(\r_pix_reg[15]_1 [3]),
        .I2(\r_pix_reg[15]_2 [3]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[4]),
        .O(\qspo_int_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[12]_i_2 
       (.I0(qspo[4]),
        .I1(\r_pix_reg[15]_1 [4]),
        .I2(\r_pix_reg[15]_2 [4]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[5]),
        .O(\qspo_int_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[13]_i_2 
       (.I0(qspo[5]),
        .I1(\r_pix_reg[15]_1 [5]),
        .I2(\r_pix_reg[15]_2 [5]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[6]),
        .O(\qspo_int_reg[0]_10 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[14]_i_2 
       (.I0(qspo[6]),
        .I1(\r_pix_reg[15]_1 [6]),
        .I2(\r_pix_reg[15]_2 [6]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_1 ),
        .I5(pixel_in[2]),
        .O(\qspo_int_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[15]_i_4 
       (.I0(qspo[7]),
        .I1(\r_pix_reg[15]_1 [7]),
        .I2(\r_pix_reg[15]_2 [7]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[7]),
        .O(\qspo_int_reg[0] ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \r_pix[16]_i_2 
       (.I0(\sw[0]_1 ),
        .I1(pixel_in[3]),
        .I2(qspo[0]),
        .I3(\r_pix_reg[15]_1 [0]),
        .I4(\r_pix_reg[15]_2 [0]),
        .I5(sw_1_sn_1),
        .O(\pixel_in[16] ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \r_pix[17]_i_2 
       (.I0(\sw[0]_1 ),
        .I1(pixel_in[4]),
        .I2(qspo[1]),
        .I3(\r_pix_reg[15]_1 [1]),
        .I4(\r_pix_reg[15]_2 [1]),
        .I5(sw_1_sn_1),
        .O(\pixel_in[17] ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[18]_i_2 
       (.I0(qspo[2]),
        .I1(\r_pix_reg[15]_1 [2]),
        .I2(\r_pix_reg[15]_2 [2]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[8]),
        .O(\qspo_int_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[19]_i_2 
       (.I0(qspo[3]),
        .I1(\r_pix_reg[15]_1 [3]),
        .I2(\r_pix_reg[15]_2 [3]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[9]),
        .O(\qspo_int_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \r_pix[1]_i_2 
       (.I0(sw[2]),
        .I1(sw[0]),
        .I2(sw[1]),
        .I3(\r_pix_reg[15]_2 [1]),
        .I4(\r_pix_reg[15]_1 [1]),
        .I5(qspo[1]),
        .O(\sw[2]_0 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \r_pix[20]_i_2 
       (.I0(\sw[0]_1 ),
        .I1(pixel_in[5]),
        .I2(qspo[4]),
        .I3(\r_pix_reg[15]_1 [4]),
        .I4(\r_pix_reg[15]_2 [4]),
        .I5(sw_1_sn_1),
        .O(\pixel_in[20] ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \r_pix[21]_i_2 
       (.I0(\sw[0]_1 ),
        .I1(pixel_in[6]),
        .I2(qspo[5]),
        .I3(\r_pix_reg[15]_1 [5]),
        .I4(\r_pix_reg[15]_2 [5]),
        .I5(sw_1_sn_1),
        .O(\pixel_in[21] ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \r_pix[22]_i_2 
       (.I0(\sw[0]_1 ),
        .I1(pixel_in[7]),
        .I2(qspo[6]),
        .I3(\r_pix_reg[15]_1 [6]),
        .I4(\r_pix_reg[15]_2 [6]),
        .I5(sw_1_sn_1),
        .O(\pixel_in[22] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \r_pix[23]_i_14 
       (.I0(sw[2]),
        .I1(sw[1]),
        .O(\sw[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \r_pix[23]_i_3 
       (.I0(\r_pix_reg[15]_0 ),
        .I1(sw[0]),
        .I2(sw[2]),
        .O(sw_0_sn_1));
  LUT2 #(
    .INIT(4'h2)) 
    \r_pix[23]_i_5 
       (.I0(sw[2]),
        .I1(sw[0]),
        .O(\sw[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \r_pix[23]_i_7 
       (.I0(sw[1]),
        .I1(sw[2]),
        .I2(sw[0]),
        .O(\sw[1]_0 ));
  LUT6 #(
    .INIT(64'hF444444444444444)) 
    \r_pix[23]_i_8 
       (.I0(\sw[0]_1 ),
        .I1(pixel_in[8]),
        .I2(qspo[7]),
        .I3(\r_pix_reg[15]_1 [7]),
        .I4(\r_pix_reg[15]_2 [7]),
        .I5(sw_1_sn_1),
        .O(\pixel_in[23] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \r_pix[23]_i_9 
       (.I0(sw[0]),
        .I1(sw[1]),
        .I2(sw[2]),
        .O(\sw[0]_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \r_pix[2]_i_2 
       (.I0(sw[2]),
        .I1(sw[0]),
        .I2(sw[1]),
        .I3(\r_pix_reg[15]_2 [2]),
        .I4(\r_pix_reg[15]_1 [2]),
        .I5(qspo[2]),
        .O(\sw[2]_1 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[3]_i_2 
       (.I0(qspo[3]),
        .I1(\r_pix_reg[15]_1 [3]),
        .I2(\r_pix_reg[15]_2 [3]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_1 ),
        .I5(pixel_in[0]),
        .O(\qspo_int_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[4]_i_2 
       (.I0(qspo[4]),
        .I1(\r_pix_reg[15]_1 [4]),
        .I2(\r_pix_reg[15]_2 [4]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[0]),
        .O(\qspo_int_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[5]_i_2 
       (.I0(qspo[5]),
        .I1(\r_pix_reg[15]_1 [5]),
        .I2(\r_pix_reg[15]_2 [5]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[1]),
        .O(\qspo_int_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[8]_i_2 
       (.I0(qspo[0]),
        .I1(\r_pix_reg[15]_1 [0]),
        .I2(\r_pix_reg[15]_2 [0]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_1 ),
        .I5(pixel_in[1]),
        .O(\qspo_int_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[9]_i_2 
       (.I0(qspo[1]),
        .I1(\r_pix_reg[15]_1 [1]),
        .I2(\r_pix_reg[15]_2 [1]),
        .I3(sw_1_sn_1),
        .I4(\sw[0]_0 ),
        .I5(pixel_ycbcr[2]),
        .O(\qspo_int_reg[0]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[0]_0 ),
        .Q(pixel_out[0]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[10]_0 ),
        .Q(pixel_out[10]),
        .S(\r_pix_reg[15]_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[11]_0 ),
        .Q(pixel_out[11]),
        .S(\r_pix_reg[15]_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[12]_0 ),
        .Q(pixel_out[12]),
        .S(\r_pix_reg[15]_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[13]_0 ),
        .Q(pixel_out[13]),
        .S(\r_pix_reg[15]_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[14]_0 ),
        .Q(pixel_out[14]),
        .S(\r_pix_reg[15]_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[15]_4 ),
        .Q(pixel_out[15]),
        .S(\r_pix_reg[15]_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[16]_0 ),
        .Q(pixel_out[16]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[17]_0 ),
        .Q(pixel_out[17]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[18]_0 ),
        .Q(pixel_out[18]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[19]_0 ),
        .Q(pixel_out[19]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[1]_0 ),
        .Q(pixel_out[1]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[20]_0 ),
        .Q(pixel_out[20]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[21]_0 ),
        .Q(pixel_out[21]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[22]_0 ),
        .Q(pixel_out[22]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[23]_1 ),
        .Q(pixel_out[23]),
        .S(\r_pix_reg[23]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[2]_0 ),
        .Q(pixel_out[2]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[3]_0 ),
        .Q(pixel_out[3]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[4]_0 ),
        .Q(pixel_out[4]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[5]_0 ),
        .Q(pixel_out[5]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[6]_0 ),
        .Q(pixel_out[6]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[7]_1 ),
        .Q(pixel_out[7]),
        .S(\r_pix_reg[7]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[8]_0 ),
        .Q(pixel_out[8]),
        .S(\r_pix_reg[15]_3 ));
  FDSE #(
    .INIT(1'b0)) 
    \r_pix_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\r_pix_reg[9]_0 ),
        .Q(pixel_out[9]),
        .S(\r_pix_reg[15]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    r_vsync_reg
       (.C(clk),
        .CE(1'b1),
        .D(r_vsync),
        .Q(v_sync_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register
   (B,
    P,
    clk);
  output [7:0]B;
  input [7:0]P;
  input clk;

  wire [7:0]B;
  wire [7:0]P;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(P[0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(P[1]),
        .Q(B[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(P[2]),
        .Q(B[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(P[3]),
        .Q(B[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(P[4]),
        .Q(B[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(P[5]),
        .Q(B[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(P[6]),
        .Q(B[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(P[7]),
        .Q(B[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register_175
   (B,
    P,
    clk);
  output [7:0]B;
  input [7:0]P;
  input clk;

  wire [7:0]B;
  wire [7:0]P;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(P[0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(P[1]),
        .Q(B[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(P[2]),
        .Q(B[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(P[3]),
        .Q(B[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(P[4]),
        .Q(B[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(P[5]),
        .Q(B[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(P[6]),
        .Q(B[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(P[7]),
        .Q(B[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register_176
   (B,
    P,
    clk);
  output [7:0]B;
  input [7:0]P;
  input clk;

  wire [7:0]B;
  wire [7:0]P;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(P[0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(P[1]),
        .Q(B[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(P[2]),
        .Q(B[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(P[3]),
        .Q(B[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(P[4]),
        .Q(B[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(P[5]),
        .Q(B[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(P[6]),
        .Q(B[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(P[7]),
        .Q(B[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0
   (SR,
    \val_reg[0]_0 ,
    clk);
  output [0:0]SR;
  input [0:0]\val_reg[0]_0 ;
  input clk;

  wire [0:0]SR;
  wire clk;
  wire [0:0]\val_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(SR),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_13
   (SR,
    E,
    clk);
  output [0:0]SR;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [0:0]SR;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(E),
        .Q(SR),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_166
   (\val_reg[0]_0 ,
    v_sync_in,
    clk);
  output \val_reg[0]_0 ;
  input v_sync_in;
  input clk;

  wire clk;
  wire v_sync_in;
  wire \val_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(v_sync_in),
        .Q(\val_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_167
   (\val_reg[0] ,
    \val_reg[0]_0 ,
    clk);
  output \val_reg[0] ;
  input \val_reg[0]_0 ;
  input clk;

  wire clk;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;

  (* srl_bus_name = "inst/convert/\\inst/dl_v/genblk1[4].r_i/val_reg " *) 
  (* srl_name = "inst/convert/\\inst/dl_v/genblk1[4].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[0]_0 ),
        .Q(\val_reg[0] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_168
   (v_sync_out,
    \val_reg[0]_0 ,
    clk);
  output v_sync_out;
  input \val_reg[0]_0 ;
  input clk;

  wire clk;
  wire v_sync_out;
  wire \val_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(v_sync_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_169
   (\val_reg[0]_0 ,
    h_sync_in,
    clk);
  output \val_reg[0]_0 ;
  input h_sync_in;
  input clk;

  wire clk;
  wire h_sync_in;
  wire \val_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(h_sync_in),
        .Q(\val_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_170
   (\val_reg[0] ,
    \val_reg[0]_0 ,
    clk);
  output \val_reg[0] ;
  input \val_reg[0]_0 ;
  input clk;

  wire clk;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;

  (* srl_bus_name = "inst/convert/\\inst/dl_h/genblk1[4].r_i/val_reg " *) 
  (* srl_name = "inst/convert/\\inst/dl_h/genblk1[4].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[0]_0 ),
        .Q(\val_reg[0] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_171
   (h_sync_out,
    \val_reg[0]_0 ,
    clk);
  output h_sync_out;
  input \val_reg[0]_0 ;
  input clk;

  wire clk;
  wire h_sync_out;
  wire \val_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(h_sync_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_172
   (\val_reg[0]_0 ,
    de_in,
    clk);
  output \val_reg[0]_0 ;
  input de_in;
  input clk;

  wire clk;
  wire de_in;
  wire \val_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(de_in),
        .Q(\val_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_173
   (\val_reg[0] ,
    \val_reg[0]_0 ,
    clk);
  output \val_reg[0] ;
  input \val_reg[0]_0 ;
  input clk;

  wire clk;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;

  (* srl_bus_name = "inst/convert/\\inst/dl_de/genblk1[4].r_i/val_reg " *) 
  (* srl_name = "inst/convert/\\inst/dl_de/genblk1[4].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[0]_0 ),
        .Q(\val_reg[0] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_174
   (de_out,
    \val_reg[0]_0 ,
    clk);
  output de_out;
  input \val_reg[0]_0 ;
  input clk;

  wire clk;
  wire de_out;
  wire \val_reg[0]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(de_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_52
   (clk_0,
    \val_reg[0] ,
    clk);
  output clk_0;
  input \val_reg[0] ;
  input clk;

  wire clk;
  wire clk_0;
  wire \val_reg[0] ;

  (* srl_bus_name = "inst/\\mean/dl_context_valid/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_context_valid/genblk1[1].r_i/val_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[0] ),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized0_53
   (\val_reg[0]_0 ,
    \val_reg[0]_1 ,
    \val_reg[0]_2 ,
    \val_reg[0]_3 ,
    \pixel_in[19] ,
    \val_reg[0]_4 ,
    \val_reg[0]_5 ,
    \val_reg[0]_6 ,
    \val_reg[0]_7 ,
    clk,
    \r_pix_reg[23] ,
    S,
    \r_pix_reg[23]_0 ,
    pixel_ycbcr,
    \r_pix_reg[23]_1 ,
    \r_pix_reg[16] ,
    \r_pix_reg[17] ,
    \r_pix_reg[18] ,
    pixel_in,
    \r_pix_reg[18]_0 ,
    \r_pix_reg[19] ,
    \r_pix_reg[20] ,
    \r_pix_reg[21] ,
    \r_pix_reg[22] );
  output \val_reg[0]_0 ;
  output \val_reg[0]_1 ;
  output \val_reg[0]_2 ;
  output \val_reg[0]_3 ;
  output \pixel_in[19] ;
  output \val_reg[0]_4 ;
  output \val_reg[0]_5 ;
  output \val_reg[0]_6 ;
  input \val_reg[0]_7 ;
  input clk;
  input \r_pix_reg[23] ;
  input [7:0]S;
  input \r_pix_reg[23]_0 ;
  input [5:0]pixel_ycbcr;
  input \r_pix_reg[23]_1 ;
  input \r_pix_reg[16] ;
  input \r_pix_reg[17] ;
  input \r_pix_reg[18] ;
  input [1:0]pixel_in;
  input \r_pix_reg[18]_0 ;
  input \r_pix_reg[19] ;
  input \r_pix_reg[20] ;
  input \r_pix_reg[21] ;
  input \r_pix_reg[22] ;

  wire [7:0]S;
  wire clk;
  wire [1:0]pixel_in;
  wire \pixel_in[19] ;
  wire [5:0]pixel_ycbcr;
  wire \r_pix_reg[16] ;
  wire \r_pix_reg[17] ;
  wire \r_pix_reg[18] ;
  wire \r_pix_reg[18]_0 ;
  wire \r_pix_reg[19] ;
  wire \r_pix_reg[20] ;
  wire \r_pix_reg[21] ;
  wire \r_pix_reg[22] ;
  wire \r_pix_reg[23] ;
  wire \r_pix_reg[23]_0 ;
  wire \r_pix_reg[23]_1 ;
  wire \val_reg[0]_0 ;
  wire \val_reg[0]_1 ;
  wire \val_reg[0]_2 ;
  wire \val_reg[0]_3 ;
  wire \val_reg[0]_4 ;
  wire \val_reg[0]_5 ;
  wire \val_reg[0]_6 ;
  wire \val_reg[0]_7 ;
  wire \val_reg_n_0_[0] ;

  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \r_pix[16]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\val_reg_n_0_[0] ),
        .I2(S[0]),
        .I3(\r_pix_reg[16] ),
        .I4(pixel_ycbcr[0]),
        .I5(\r_pix_reg[23]_1 ),
        .O(\val_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \r_pix[17]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\val_reg_n_0_[0] ),
        .I2(S[1]),
        .I3(\r_pix_reg[17] ),
        .I4(pixel_ycbcr[1]),
        .I5(\r_pix_reg[23]_1 ),
        .O(\val_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \r_pix[18]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\val_reg_n_0_[0] ),
        .I2(S[2]),
        .I3(\r_pix_reg[18] ),
        .I4(pixel_in[0]),
        .I5(\r_pix_reg[18]_0 ),
        .O(\val_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAEAEAEAEFFAEAEAE)) 
    \r_pix[19]_i_1 
       (.I0(\r_pix_reg[19] ),
        .I1(pixel_in[1]),
        .I2(\r_pix_reg[18]_0 ),
        .I3(S[3]),
        .I4(\val_reg_n_0_[0] ),
        .I5(\r_pix_reg[23] ),
        .O(\pixel_in[19] ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \r_pix[20]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\val_reg_n_0_[0] ),
        .I2(S[4]),
        .I3(\r_pix_reg[20] ),
        .I4(pixel_ycbcr[2]),
        .I5(\r_pix_reg[23]_1 ),
        .O(\val_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \r_pix[21]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\val_reg_n_0_[0] ),
        .I2(S[5]),
        .I3(\r_pix_reg[21] ),
        .I4(pixel_ycbcr[3]),
        .I5(\r_pix_reg[23]_1 ),
        .O(\val_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \r_pix[22]_i_1 
       (.I0(\r_pix_reg[23] ),
        .I1(\val_reg_n_0_[0] ),
        .I2(S[6]),
        .I3(\r_pix_reg[22] ),
        .I4(pixel_ycbcr[4]),
        .I5(\r_pix_reg[23]_1 ),
        .O(\val_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFF40FF40FFFFFF40)) 
    \r_pix[23]_i_2 
       (.I0(\r_pix_reg[23] ),
        .I1(\val_reg_n_0_[0] ),
        .I2(S[7]),
        .I3(\r_pix_reg[23]_0 ),
        .I4(pixel_ycbcr[5]),
        .I5(\r_pix_reg[23]_1 ),
        .O(\val_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_7 ),
        .Q(\val_reg_n_0_[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1
   (\val_reg[2]_0 ,
    \val_reg[26]_0 ,
    \val_reg[1]_0 ,
    \val_reg[0]_0 ,
    de_c,
    clk,
    \val_reg[26]_1 ,
    dina);
  output \val_reg[2]_0 ;
  output \val_reg[26]_0 ;
  output \val_reg[1]_0 ;
  output \val_reg[0]_0 ;
  input de_c;
  input clk;
  input \val_reg[26]_1 ;
  input [1:0]dina;

  wire clk;
  wire de_c;
  wire [1:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[26]_0 ;
  wire \val_reg[26]_1 ;
  wire \val_reg[2]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dina[0]),
        .Q(\val_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(dina[1]),
        .Q(\val_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[26]_1 ),
        .Q(\val_reg[26]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(de_c),
        .Q(\val_reg[2]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_0
   (\val_reg[26]_0 ,
    \val_reg[26]_1 ,
    r_vsync,
    hsync_circ,
    \r_pix_reg[15] ,
    \r_pix_reg[15]_0 ,
    \r_pix_reg[15]_1 ,
    sw,
    \r_pix_reg[15]_2 ,
    r_vsync_reg,
    v_sync_del,
    r_vsync_reg_0,
    v_sync_in,
    r_vsync_reg_1,
    dina,
    v_sync_out,
    \val_reg[26]_2 ,
    clk,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output \val_reg[26]_0 ;
  output \val_reg[26]_1 ;
  output r_vsync;
  output hsync_circ;
  input \r_pix_reg[15] ;
  input \r_pix_reg[15]_0 ;
  input \r_pix_reg[15]_1 ;
  input [2:0]sw;
  input \r_pix_reg[15]_2 ;
  input r_vsync_reg;
  input v_sync_del;
  input r_vsync_reg_0;
  input v_sync_in;
  input r_vsync_reg_1;
  input [0:0]dina;
  input v_sync_out;
  input \val_reg[26]_2 ;
  input clk;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire [0:0]dina;
  wire hsync_circ;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[15]_0 ;
  wire \r_pix_reg[15]_1 ;
  wire \r_pix_reg[15]_2 ;
  wire r_vsync;
  wire r_vsync_i_2_n_0;
  wire r_vsync_reg;
  wire r_vsync_reg_0;
  wire r_vsync_reg_1;
  wire [2:0]sw;
  wire v_sync_del;
  wire v_sync_in;
  wire v_sync_out;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[26]_0 ;
  wire \val_reg[26]_1 ;
  wire \val_reg[26]_2 ;
  wire vsync_circ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFD550000)) 
    \r_pix[15]_i_1 
       (.I0(\r_pix_reg[15] ),
        .I1(\val_reg[26]_1 ),
        .I2(\r_pix_reg[15]_0 ),
        .I3(\r_pix_reg[15]_1 ),
        .I4(sw[1]),
        .I5(\r_pix_reg[15]_2 ),
        .O(\val_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAFFEAEA)) 
    r_vsync_i_1
       (.I0(r_vsync_i_2_n_0),
        .I1(r_vsync_reg),
        .I2(v_sync_del),
        .I3(r_vsync_reg_0),
        .I4(v_sync_in),
        .I5(r_vsync_reg_1),
        .O(r_vsync));
  LUT6 #(
    .INIT(64'h22F0FF0022F00000)) 
    r_vsync_i_2
       (.I0(vsync_circ),
        .I1(sw[0]),
        .I2(dina),
        .I3(sw[1]),
        .I4(sw[2]),
        .I5(v_sync_out),
        .O(r_vsync_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(vsync_circ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(hsync_circ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[26]_2 ),
        .Q(\val_reg[26]_1 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_40
   (\delay_w[2][3]_2 ,
    \delay_w[2][2]_10 ,
    clk);
  output [0:0]\delay_w[2][3]_2 ;
  input [0:0]\delay_w[2][2]_10 ;
  input clk;

  wire clk;
  wire [0:0]\delay_w[2][2]_10 ;
  wire [0:0]\delay_w[2][3]_2 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][2]_10 ),
        .Q(\delay_w[2][3]_2 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_41
   (\delay_w[2][2]_10 ,
    \delay_w[2][1]_9 ,
    clk);
  output [8:0]\delay_w[2][2]_10 ;
  input [8:0]\delay_w[2][1]_9 ;
  input clk;

  wire clk;
  wire [8:0]\delay_w[2][1]_9 ;
  wire [8:0]\delay_w[2][2]_10 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [1]),
        .Q(\delay_w[2][2]_10 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [2]),
        .Q(\delay_w[2][2]_10 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [3]),
        .Q(\delay_w[2][2]_10 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [4]),
        .Q(\delay_w[2][2]_10 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [5]),
        .Q(\delay_w[2][2]_10 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [6]),
        .Q(\delay_w[2][2]_10 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [7]),
        .Q(\delay_w[2][2]_10 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [8]),
        .Q(\delay_w[2][2]_10 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_9 [0]),
        .Q(\delay_w[2][2]_10 [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_42
   (\delay_w[2][1]_9 ,
    douta,
    clk);
  output [8:0]\delay_w[2][1]_9 ;
  input [8:0]douta;
  input clk;

  wire clk;
  wire [8:0]\delay_w[2][1]_9 ;
  wire [8:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[2][1]_9 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[2]),
        .Q(\delay_w[2][1]_9 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[3]),
        .Q(\delay_w[2][1]_9 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[4]),
        .Q(\delay_w[2][1]_9 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[5]),
        .Q(\delay_w[2][1]_9 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[6]),
        .Q(\delay_w[2][1]_9 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[7]),
        .Q(\delay_w[2][1]_9 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[8]),
        .Q(\delay_w[2][1]_9 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[2][1]_9 [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_43
   (dina,
    \val_reg[26]_0 ,
    clk,
    \val_reg[25]_0 ,
    \val_reg[24]_0 ,
    \delay_w[1][2]_8 );
  output [10:0]dina;
  input \val_reg[26]_0 ;
  input clk;
  input \val_reg[25]_0 ;
  input \val_reg[24]_0 ;
  input [7:0]\delay_w[1][2]_8 ;

  wire clk;
  wire [7:0]\delay_w[1][2]_8 ;
  wire [10:0]dina;
  wire \val_reg[24]_0 ;
  wire \val_reg[25]_0 ;
  wire \val_reg[26]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [0]),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [1]),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [2]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [3]),
        .Q(dina[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [4]),
        .Q(dina[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [5]),
        .Q(dina[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [6]),
        .Q(dina[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 [7]),
        .Q(dina[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[24]_0 ),
        .Q(dina[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[25]_0 ),
        .Q(dina[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[26]_0 ),
        .Q(dina[10]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_44
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    clk_4,
    clk_5,
    clk_6,
    clk_7,
    clk_8,
    clk_9,
    clk_10,
    clk_11,
    clk_12,
    clk_13,
    clk_14,
    clk_15,
    clk_16,
    clk_17,
    \delay_w[1][2]_8 ,
    douta,
    clk,
    \delay_w[1][1]_7 );
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  output clk_4;
  output clk_5;
  output clk_6;
  output clk_7;
  output clk_8;
  output clk_9;
  output clk_10;
  output clk_11;
  output clk_12;
  output clk_13;
  output clk_14;
  output clk_15;
  output clk_16;
  output clk_17;
  output [8:0]\delay_w[1][2]_8 ;
  input [17:0]douta;
  input clk;
  input [8:0]\delay_w[1][1]_7 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_10;
  wire clk_11;
  wire clk_12;
  wire clk_13;
  wire clk_14;
  wire clk_15;
  wire clk_16;
  wire clk_17;
  wire clk_2;
  wire clk_3;
  wire clk_4;
  wire clk_5;
  wire clk_6;
  wire clk_7;
  wire clk_8;
  wire clk_9;
  wire [8:0]\delay_w[1][1]_7 ;
  wire [8:0]\delay_w[1][2]_8 ;
  wire [17:0]douta;

  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_16));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[9]),
        .Q(clk_10));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[10]),
        .Q(clk_11));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[11]),
        .Q(clk_12));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[12]),
        .Q(clk_13));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[13]),
        .Q(clk_14));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[14]),
        .Q(clk_15));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [1]),
        .Q(\delay_w[1][2]_8 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [2]),
        .Q(\delay_w[1][2]_8 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [3]),
        .Q(\delay_w[1][2]_8 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [4]),
        .Q(\delay_w[1][2]_8 [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_17));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [5]),
        .Q(\delay_w[1][2]_8 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [6]),
        .Q(\delay_w[1][2]_8 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [7]),
        .Q(\delay_w[1][2]_8 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [8]),
        .Q(\delay_w[1][2]_8 [8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[24]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[15]),
        .Q(clk_2));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[25]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[16]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[26]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[17]),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_7 [0]),
        .Q(\delay_w[1][2]_8 [0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[2]),
        .Q(clk_3));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[3]),
        .Q(clk_4));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[4]),
        .Q(clk_5));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[5]),
        .Q(clk_6));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[6]),
        .Q(clk_7));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[7]),
        .Q(clk_8));
  (* srl_bus_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[1].genblk1[1].D/genblk1[0].r_i/val_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[8]),
        .Q(clk_9));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_45
   (\delay_w[1][1]_7 ,
    douta,
    clk);
  output [8:0]\delay_w[1][1]_7 ;
  input [8:0]douta;
  input clk;

  wire clk;
  wire [8:0]\delay_w[1][1]_7 ;
  wire [8:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[1][1]_7 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[2]),
        .Q(\delay_w[1][1]_7 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[3]),
        .Q(\delay_w[1][1]_7 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[4]),
        .Q(\delay_w[1][1]_7 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[5]),
        .Q(\delay_w[1][1]_7 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[6]),
        .Q(\delay_w[1][1]_7 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[7]),
        .Q(\delay_w[1][1]_7 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[8]),
        .Q(\delay_w[1][1]_7 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[1][1]_7 [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_46
   (dina,
    \delay_w[0][2]_4 ,
    clk,
    \val_reg[26]_0 ,
    \val_reg[25]_0 ,
    \val_reg[24]_0 ,
    \val_reg[15]_0 ,
    \val_reg[14]_0 ,
    \val_reg[13]_0 ,
    \val_reg[12]_0 ,
    \val_reg[11]_0 ,
    \val_reg[10]_0 ,
    \val_reg[9]_0 ,
    \val_reg[8]_0 ,
    \val_reg[7]_0 ,
    \val_reg[6]_0 ,
    \val_reg[5]_0 ,
    \val_reg[4]_0 ,
    \val_reg[3]_0 ,
    \val_reg[0]_0 ,
    \val_reg[1]_0 );
  output [26:0]dina;
  input [8:0]\delay_w[0][2]_4 ;
  input clk;
  input \val_reg[26]_0 ;
  input \val_reg[25]_0 ;
  input \val_reg[24]_0 ;
  input \val_reg[15]_0 ;
  input \val_reg[14]_0 ;
  input \val_reg[13]_0 ;
  input \val_reg[12]_0 ;
  input \val_reg[11]_0 ;
  input \val_reg[10]_0 ;
  input \val_reg[9]_0 ;
  input \val_reg[8]_0 ;
  input \val_reg[7]_0 ;
  input \val_reg[6]_0 ;
  input \val_reg[5]_0 ;
  input \val_reg[4]_0 ;
  input \val_reg[3]_0 ;
  input \val_reg[0]_0 ;
  input \val_reg[1]_0 ;

  wire clk;
  wire [8:0]\delay_w[0][2]_4 ;
  wire [26:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[15]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[24]_0 ;
  wire \val_reg[25]_0 ;
  wire \val_reg[26]_0 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[4]_0 ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[10]_0 ),
        .Q(dina[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[11]_0 ),
        .Q(dina[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[12]_0 ),
        .Q(dina[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[13]_0 ),
        .Q(dina[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[14]_0 ),
        .Q(dina[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[15]_0 ),
        .Q(dina[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [1]),
        .Q(dina[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [2]),
        .Q(dina[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [3]),
        .Q(dina[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [4]),
        .Q(dina[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [5]),
        .Q(dina[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [6]),
        .Q(dina[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [7]),
        .Q(dina[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [8]),
        .Q(dina[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[24]_0 ),
        .Q(dina[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[25]_0 ),
        .Q(dina[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[26]_0 ),
        .Q(dina[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_4 [0]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[3]_0 ),
        .Q(dina[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[4]_0 ),
        .Q(dina[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[5]_0 ),
        .Q(dina[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[6]_0 ),
        .Q(dina[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[7]_0 ),
        .Q(dina[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[8]_0 ),
        .Q(dina[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[9]_0 ),
        .Q(dina[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_47
   (\delay_w[0][2]_4 ,
    \i_no_async_controls.output_reg[8] ,
    \i_no_async_controls.output_reg[7] ,
    \i_no_async_controls.output_reg[6] ,
    \i_no_async_controls.output_reg[5] ,
    \i_no_async_controls.output_reg[4] ,
    \i_no_async_controls.output_reg[3] ,
    \i_no_async_controls.output_reg[2] ,
    \i_no_async_controls.output_reg[1] ,
    \i_no_async_controls.output_reg[8]_0 ,
    \i_no_async_controls.output_reg[7]_0 ,
    \i_no_async_controls.output_reg[6]_0 ,
    \i_no_async_controls.output_reg[5]_0 ,
    \i_no_async_controls.output_reg[4]_0 ,
    \i_no_async_controls.output_reg[3]_0 ,
    \i_no_async_controls.output_reg[2]_0 ,
    \i_no_async_controls.output_reg[1]_0 ,
    \val_reg[0] ,
    \val_reg[0]_0 ,
    \delay_w[0][1]_3 ,
    clk,
    pixel_ycbcr,
    v_sync_out,
    h_sync_out);
  output [8:0]\delay_w[0][2]_4 ;
  output \i_no_async_controls.output_reg[8] ;
  output \i_no_async_controls.output_reg[7] ;
  output \i_no_async_controls.output_reg[6] ;
  output \i_no_async_controls.output_reg[5] ;
  output \i_no_async_controls.output_reg[4] ;
  output \i_no_async_controls.output_reg[3] ;
  output \i_no_async_controls.output_reg[2] ;
  output \i_no_async_controls.output_reg[1] ;
  output \i_no_async_controls.output_reg[8]_0 ;
  output \i_no_async_controls.output_reg[7]_0 ;
  output \i_no_async_controls.output_reg[6]_0 ;
  output \i_no_async_controls.output_reg[5]_0 ;
  output \i_no_async_controls.output_reg[4]_0 ;
  output \i_no_async_controls.output_reg[3]_0 ;
  output \i_no_async_controls.output_reg[2]_0 ;
  output \i_no_async_controls.output_reg[1]_0 ;
  output \val_reg[0] ;
  output \val_reg[0]_0 ;
  input [8:0]\delay_w[0][1]_3 ;
  input clk;
  input [15:0]pixel_ycbcr;
  input v_sync_out;
  input h_sync_out;

  wire clk;
  wire [8:0]\delay_w[0][1]_3 ;
  wire [8:0]\delay_w[0][2]_4 ;
  wire h_sync_out;
  wire \i_no_async_controls.output_reg[1] ;
  wire \i_no_async_controls.output_reg[1]_0 ;
  wire \i_no_async_controls.output_reg[2] ;
  wire \i_no_async_controls.output_reg[2]_0 ;
  wire \i_no_async_controls.output_reg[3] ;
  wire \i_no_async_controls.output_reg[3]_0 ;
  wire \i_no_async_controls.output_reg[4] ;
  wire \i_no_async_controls.output_reg[4]_0 ;
  wire \i_no_async_controls.output_reg[5] ;
  wire \i_no_async_controls.output_reg[5]_0 ;
  wire \i_no_async_controls.output_reg[6] ;
  wire \i_no_async_controls.output_reg[6]_0 ;
  wire \i_no_async_controls.output_reg[7] ;
  wire \i_no_async_controls.output_reg[7]_0 ;
  wire \i_no_async_controls.output_reg[8] ;
  wire \i_no_async_controls.output_reg[8]_0 ;
  wire [15:0]pixel_ycbcr;
  wire v_sync_out;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;

  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(v_sync_out),
        .Q(\val_reg[0] ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[7]),
        .Q(\i_no_async_controls.output_reg[8]_0 ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[8]),
        .Q(\i_no_async_controls.output_reg[1] ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[9]),
        .Q(\i_no_async_controls.output_reg[2] ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[10]),
        .Q(\i_no_async_controls.output_reg[3] ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[11]),
        .Q(\i_no_async_controls.output_reg[4] ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[12]),
        .Q(\i_no_async_controls.output_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [1]),
        .Q(\delay_w[0][2]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [2]),
        .Q(\delay_w[0][2]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [3]),
        .Q(\delay_w[0][2]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [4]),
        .Q(\delay_w[0][2]_4 [4]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(h_sync_out),
        .Q(\val_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [5]),
        .Q(\delay_w[0][2]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [6]),
        .Q(\delay_w[0][2]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [7]),
        .Q(\delay_w[0][2]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [8]),
        .Q(\delay_w[0][2]_4 [8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[24]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[13]),
        .Q(\i_no_async_controls.output_reg[6] ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[25]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[14]),
        .Q(\i_no_async_controls.output_reg[7] ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[26]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[15]),
        .Q(\i_no_async_controls.output_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 [0]),
        .Q(\delay_w[0][2]_4 [0]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[0]),
        .Q(\i_no_async_controls.output_reg[1]_0 ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[1]),
        .Q(\i_no_async_controls.output_reg[2]_0 ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[2]),
        .Q(\i_no_async_controls.output_reg[3]_0 ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[3]),
        .Q(\i_no_async_controls.output_reg[4]_0 ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[4]),
        .Q(\i_no_async_controls.output_reg[5]_0 ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[5]),
        .Q(\i_no_async_controls.output_reg[6]_0 ));
  (* srl_bus_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/genblk1[0].genblk1[1].D/genblk1[0].r_i/val_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(pixel_ycbcr[6]),
        .Q(\i_no_async_controls.output_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_48
   (\delay_w[0][1]_3 ,
    de_out,
    clk,
    pixel_ycbcr);
  output [8:0]\delay_w[0][1]_3 ;
  input de_out;
  input clk;
  input [7:0]pixel_ycbcr;

  wire clk;
  wire de_out;
  wire [8:0]\delay_w[0][1]_3 ;
  wire [7:0]pixel_ycbcr;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[0]),
        .Q(\delay_w[0][1]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[1]),
        .Q(\delay_w[0][1]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[2]),
        .Q(\delay_w[0][1]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[3]),
        .Q(\delay_w[0][1]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[4]),
        .Q(\delay_w[0][1]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[5]),
        .Q(\delay_w[0][1]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[6]),
        .Q(\delay_w[0][1]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(pixel_ycbcr[7]),
        .Q(\delay_w[0][1]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(de_out),
        .Q(\delay_w[0][1]_3 [0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized1_5
   (\val_reg[26]_0 ,
    dina,
    de_c,
    E,
    \val_reg[26]_1 ,
    \val_reg[26]_2 ,
    r_hsync,
    A,
    clk,
    vsync_ero,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    CO,
    \x2_r_reg[0] ,
    \y2_r_reg[0] ,
    r_hsync_reg,
    h_sync_in,
    r_hsync_reg_0,
    h_sync_del,
    r_hsync_reg_1,
    sw,
    hsync_circ,
    h_sync_out);
  output \val_reg[26]_0 ;
  output [1:0]dina;
  output de_c;
  output [0:0]E;
  output [0:0]\val_reg[26]_1 ;
  output [0:0]\val_reg[26]_2 ;
  output r_hsync;
  input [0:0]A;
  input clk;
  input vsync_ero;
  input [0:0]\val_reg[2]_0 ;
  input \val_reg[1]_0 ;
  input [0:0]CO;
  input [0:0]\x2_r_reg[0] ;
  input [0:0]\y2_r_reg[0] ;
  input r_hsync_reg;
  input h_sync_in;
  input r_hsync_reg_0;
  input h_sync_del;
  input r_hsync_reg_1;
  input [2:0]sw;
  input hsync_circ;
  input h_sync_out;

  wire [0:0]A;
  wire [0:0]CO;
  wire [0:0]E;
  wire clk;
  wire de_c;
  wire [1:0]dina;
  wire h_sync_del;
  wire h_sync_in;
  wire h_sync_out;
  wire hsync_circ;
  wire r_hsync;
  wire r_hsync_i_2_n_0;
  wire r_hsync_reg;
  wire r_hsync_reg_0;
  wire r_hsync_reg_1;
  wire [2:0]sw;
  wire \val_reg[1]_0 ;
  wire \val_reg[26]_0 ;
  wire [0:0]\val_reg[26]_1 ;
  wire [0:0]\val_reg[26]_2 ;
  wire [0:0]\val_reg[2]_0 ;
  wire vsync_ero;
  wire [0:0]\x2_r_reg[0] ;
  wire [0:0]\y2_r_reg[0] ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFBABABA)) 
    r_hsync_i_1
       (.I0(r_hsync_i_2_n_0),
        .I1(r_hsync_reg),
        .I2(h_sync_in),
        .I3(r_hsync_reg_0),
        .I4(h_sync_del),
        .I5(r_hsync_reg_1),
        .O(r_hsync));
  LUT6 #(
    .INIT(64'h3F0FA0A03000A0A0)) 
    r_hsync_i_2
       (.I0(dina[1]),
        .I1(sw[0]),
        .I2(sw[2]),
        .I3(hsync_circ),
        .I4(sw[1]),
        .I5(h_sync_out),
        .O(r_hsync_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(vsync_ero),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(1'b1),
        .D(A),
        .Q(\val_reg[26]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 ),
        .Q(de_c),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \x2_r[10]_i_1 
       (.I0(\val_reg[26]_0 ),
        .I1(\x2_r_reg[0] ),
        .O(\val_reg[26]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y1_r[9]_i_1 
       (.I0(\val_reg[26]_0 ),
        .I1(CO),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \y2_r[9]_i_1 
       (.I0(\val_reg[26]_0 ),
        .I1(\y2_r_reg[0] ),
        .O(\val_reg[26]_2 ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized2
   (\val_reg[23] ,
    \val_reg[22] ,
    \val_reg[21] ,
    \val_reg[20] ,
    \val_reg[19] ,
    \val_reg[18] ,
    \val_reg[17] ,
    \val_reg[16] ,
    B,
    clk);
  output \val_reg[23] ;
  output \val_reg[22] ;
  output \val_reg[21] ;
  output \val_reg[20] ;
  output \val_reg[19] ;
  output \val_reg[18] ;
  output \val_reg[17] ;
  output \val_reg[16] ;
  input [7:0]B;
  input clk;

  wire [7:0]B;
  wire clk;
  wire \val_reg[16] ;
  wire \val_reg[17] ;
  wire \val_reg[18] ;
  wire \val_reg[19] ;
  wire \val_reg[20] ;
  wire \val_reg[21] ;
  wire \val_reg[22] ;
  wire \val_reg[23] ;

  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[0]),
        .Q(\val_reg[16] ));
  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[1]),
        .Q(\val_reg[17] ));
  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[2]),
        .Q(\val_reg[18] ));
  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[3]),
        .Q(\val_reg[19] ));
  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[4]),
        .Q(\val_reg[20] ));
  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[5]),
        .Q(\val_reg[21] ));
  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[6]),
        .Q(\val_reg[22] ));
  (* srl_bus_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_i/genblk1[1].r_i/val_reg[7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(B[7]),
        .Q(\val_reg[23] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized2_51
   (\val_reg[7]_0 ,
    \val_reg[7]_1 ,
    clk,
    \val_reg[6]_0 ,
    \val_reg[5]_0 ,
    \val_reg[4]_0 ,
    \val_reg[3]_0 ,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output [7:0]\val_reg[7]_0 ;
  input \val_reg[7]_1 ;
  input clk;
  input \val_reg[6]_0 ;
  input \val_reg[5]_0 ;
  input \val_reg[4]_0 ;
  input \val_reg[3]_0 ;
  input \val_reg[2]_0 ;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[3]_0 ;
  wire \val_reg[4]_0 ;
  wire \val_reg[5]_0 ;
  wire \val_reg[6]_0 ;
  wire [7:0]\val_reg[7]_0 ;
  wire \val_reg[7]_1 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(\val_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(\val_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 ),
        .Q(\val_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[3]_0 ),
        .Q(\val_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[4]_0 ),
        .Q(\val_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[5]_0 ),
        .Q(\val_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[6]_0 ),
        .Q(\val_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[7]_1 ),
        .Q(\val_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized3
   (dina,
    \delay_w[1][2]_8 ,
    clk,
    \val_reg[6]_0 ,
    \val_reg[7]_0 ,
    \val_reg[8]_0 ,
    \val_reg[9]_0 ,
    \val_reg[10]_0 ,
    \val_reg[11]_0 ,
    \val_reg[12]_0 ,
    \val_reg[13]_0 ,
    \val_reg[14]_0 ,
    \val_reg[15]_0 ,
    \val_reg[16]_0 ,
    \val_reg[17]_0 ,
    \val_reg[18]_0 ,
    \val_reg[0]_0 ,
    \val_reg[1]_0 );
  output [15:0]dina;
  input [0:0]\delay_w[1][2]_8 ;
  input clk;
  input \val_reg[6]_0 ;
  input \val_reg[7]_0 ;
  input \val_reg[8]_0 ;
  input \val_reg[9]_0 ;
  input \val_reg[10]_0 ;
  input \val_reg[11]_0 ;
  input \val_reg[12]_0 ;
  input \val_reg[13]_0 ;
  input \val_reg[14]_0 ;
  input \val_reg[15]_0 ;
  input \val_reg[16]_0 ;
  input \val_reg[17]_0 ;
  input \val_reg[18]_0 ;
  input \val_reg[0]_0 ;
  input \val_reg[1]_0 ;

  wire clk;
  wire [0:0]\delay_w[1][2]_8 ;
  wire [15:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[15]_0 ;
  wire \val_reg[16]_0 ;
  wire \val_reg[17]_0 ;
  wire \val_reg[18]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[10]_0 ),
        .Q(dina[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[11]_0 ),
        .Q(dina[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[12]_0 ),
        .Q(dina[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[13]_0 ),
        .Q(dina[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[14]_0 ),
        .Q(dina[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[15]_0 ),
        .Q(dina[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[16]_0 ),
        .Q(dina[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[17]_0 ),
        .Q(dina[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[18]_0 ),
        .Q(dina[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_8 ),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[6]_0 ),
        .Q(dina[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[7]_0 ),
        .Q(dina[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[8]_0 ),
        .Q(dina[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[9]_0 ),
        .Q(dina[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized3_49
   (\val_reg[18] ,
    \val_reg[17] ,
    \val_reg[16] ,
    \val_reg[15] ,
    \val_reg[14] ,
    \val_reg[13] ,
    \val_reg[12] ,
    \val_reg[11] ,
    \val_reg[10] ,
    \val_reg[9] ,
    \val_reg[8] ,
    \val_reg[7] ,
    \val_reg[6] ,
    \val_reg[2] ,
    \val_reg[1] ,
    \val_reg[0] ,
    dina,
    clk);
  output \val_reg[18] ;
  output \val_reg[17] ;
  output \val_reg[16] ;
  output \val_reg[15] ;
  output \val_reg[14] ;
  output \val_reg[13] ;
  output \val_reg[12] ;
  output \val_reg[11] ;
  output \val_reg[10] ;
  output \val_reg[9] ;
  output \val_reg[8] ;
  output \val_reg[7] ;
  output \val_reg[6] ;
  output \val_reg[2] ;
  output \val_reg[1] ;
  output \val_reg[0] ;
  input [15:0]dina;
  input clk;

  wire clk;
  wire [15:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[10] ;
  wire \val_reg[11] ;
  wire \val_reg[12] ;
  wire \val_reg[13] ;
  wire \val_reg[14] ;
  wire \val_reg[15] ;
  wire \val_reg[16] ;
  wire \val_reg[17] ;
  wire \val_reg[18] ;
  wire \val_reg[1] ;
  wire \val_reg[2] ;
  wire \val_reg[6] ;
  wire \val_reg[7] ;
  wire \val_reg[8] ;
  wire \val_reg[9] ;

  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[0]),
        .Q(\val_reg[0] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[10]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[7]),
        .Q(\val_reg[10] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[11]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[8]),
        .Q(\val_reg[11] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[12]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[9]),
        .Q(\val_reg[12] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[13]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[10]),
        .Q(\val_reg[13] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[14]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[11]),
        .Q(\val_reg[14] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[15]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[12]),
        .Q(\val_reg[15] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[16]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[13]),
        .Q(\val_reg[16] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[17]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[14]),
        .Q(\val_reg[17] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[18]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[15]),
        .Q(\val_reg[18] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[1]),
        .Q(\val_reg[1] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[2]),
        .Q(\val_reg[2] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[3]),
        .Q(\val_reg[6] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[4]),
        .Q(\val_reg[7] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[5]),
        .Q(\val_reg[8] ));
  (* srl_bus_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg " *) 
  (* srl_name = "inst/\\mean/dl_sync/genblk1[2].r_i/val_reg[9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(dina[6]),
        .Q(\val_reg[9] ));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized3_50
   (\i_no_async_controls.output_reg[8] ,
    \val_reg[18]_0 ,
    \i_no_async_controls.output_reg[1] ,
    \val_reg[0]_0 ,
    \i_no_async_controls.output_reg[1]_0 ,
    \i_no_async_controls.output_reg[2] ,
    \val_reg[1]_0 ,
    \val_reg[12]_0 ,
    \i_no_async_controls.output_reg[3] ,
    \val_reg[2]_0 ,
    \val_reg[13]_0 ,
    \i_no_async_controls.output_reg[4] ,
    \val_reg[14]_0 ,
    \val_reg[7]_0 ,
    \val_reg[15]_0 ,
    \val_reg[8]_0 ,
    \val_reg[16]_0 ,
    \i_no_async_controls.output_reg[7] ,
    \i_no_async_controls.output_reg[7]_0 ,
    \val_reg[18]_1 ,
    clk,
    \val_reg[17]_0 ,
    \val_reg[16]_1 ,
    \val_reg[15]_1 ,
    \val_reg[14]_1 ,
    \val_reg[13]_1 ,
    \val_reg[12]_1 ,
    \val_reg[11]_0 ,
    \val_reg[10]_0 ,
    \val_reg[9]_0 ,
    \val_reg[8]_1 ,
    \val_reg[7]_1 ,
    \val_reg[6]_0 ,
    \val_reg[2]_1 ,
    \val_reg[1]_1 ,
    \val_reg[0]_1 ,
    pixel_ycbcr,
    sw,
    pixel_in,
    qspo,
    \r_pix_reg[7] ,
    \r_pix_reg[7]_0 ,
    \r_pix_reg[7]_1 ,
    \r_pix_reg[7]_2 ,
    \r_pix_reg[15] ,
    \r_pix_reg[0] ,
    \r_pix_reg[0]_0 ,
    \r_pix_reg[0]_1 ,
    \r_pix_reg[8] ,
    \r_pix_reg[1] ,
    \r_pix_reg[9] ,
    \r_pix_reg[2] ,
    \r_pix_reg[10] ,
    \r_pix_reg[3] ,
    \r_pix_reg[11] ,
    \r_pix_reg[4] ,
    \r_pix_reg[12] ,
    \r_pix_reg[5] ,
    \r_pix_reg[13] ,
    \r_pix_reg[14] );
  output \i_no_async_controls.output_reg[8] ;
  output \val_reg[18]_0 ;
  output \i_no_async_controls.output_reg[1] ;
  output \val_reg[0]_0 ;
  output \i_no_async_controls.output_reg[1]_0 ;
  output \i_no_async_controls.output_reg[2] ;
  output \val_reg[1]_0 ;
  output \val_reg[12]_0 ;
  output \i_no_async_controls.output_reg[3] ;
  output \val_reg[2]_0 ;
  output \val_reg[13]_0 ;
  output \i_no_async_controls.output_reg[4] ;
  output \val_reg[14]_0 ;
  output \val_reg[7]_0 ;
  output \val_reg[15]_0 ;
  output \val_reg[8]_0 ;
  output \val_reg[16]_0 ;
  output \i_no_async_controls.output_reg[7] ;
  output \i_no_async_controls.output_reg[7]_0 ;
  input \val_reg[18]_1 ;
  input clk;
  input \val_reg[17]_0 ;
  input \val_reg[16]_1 ;
  input \val_reg[15]_1 ;
  input \val_reg[14]_1 ;
  input \val_reg[13]_1 ;
  input \val_reg[12]_1 ;
  input \val_reg[11]_0 ;
  input \val_reg[10]_0 ;
  input \val_reg[9]_0 ;
  input \val_reg[8]_1 ;
  input \val_reg[7]_1 ;
  input \val_reg[6]_0 ;
  input \val_reg[2]_1 ;
  input \val_reg[1]_1 ;
  input \val_reg[0]_1 ;
  input [7:0]pixel_ycbcr;
  input [2:0]sw;
  input [12:0]pixel_in;
  input [1:0]qspo;
  input [1:0]\r_pix_reg[7] ;
  input [1:0]\r_pix_reg[7]_0 ;
  input \r_pix_reg[7]_1 ;
  input \r_pix_reg[7]_2 ;
  input \r_pix_reg[15] ;
  input \r_pix_reg[0] ;
  input \r_pix_reg[0]_0 ;
  input \r_pix_reg[0]_1 ;
  input \r_pix_reg[8] ;
  input \r_pix_reg[1] ;
  input \r_pix_reg[9] ;
  input \r_pix_reg[2] ;
  input \r_pix_reg[10] ;
  input \r_pix_reg[3] ;
  input \r_pix_reg[11] ;
  input \r_pix_reg[4] ;
  input \r_pix_reg[12] ;
  input \r_pix_reg[5] ;
  input \r_pix_reg[13] ;
  input \r_pix_reg[14] ;

  wire clk;
  wire de_mean;
  wire hsync_mean;
  wire \i_no_async_controls.output_reg[1] ;
  wire \i_no_async_controls.output_reg[1]_0 ;
  wire \i_no_async_controls.output_reg[2] ;
  wire \i_no_async_controls.output_reg[3] ;
  wire \i_no_async_controls.output_reg[4] ;
  wire \i_no_async_controls.output_reg[7] ;
  wire \i_no_async_controls.output_reg[7]_0 ;
  wire \i_no_async_controls.output_reg[8] ;
  wire [12:0]pixel_in;
  wire [7:0]pixel_ycbcr;
  wire [1:0]qspo;
  wire \r_pix[6]_i_2_n_0 ;
  wire \r_pix[7]_i_4_n_0 ;
  wire \r_pix_reg[0] ;
  wire \r_pix_reg[0]_0 ;
  wire \r_pix_reg[0]_1 ;
  wire \r_pix_reg[10] ;
  wire \r_pix_reg[11] ;
  wire \r_pix_reg[12] ;
  wire \r_pix_reg[13] ;
  wire \r_pix_reg[14] ;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[1] ;
  wire \r_pix_reg[2] ;
  wire \r_pix_reg[3] ;
  wire \r_pix_reg[4] ;
  wire \r_pix_reg[5] ;
  wire [1:0]\r_pix_reg[7] ;
  wire [1:0]\r_pix_reg[7]_0 ;
  wire \r_pix_reg[7]_1 ;
  wire \r_pix_reg[7]_2 ;
  wire \r_pix_reg[8] ;
  wire \r_pix_reg[9] ;
  wire [2:0]sw;
  wire \val_reg[0]_0 ;
  wire \val_reg[0]_1 ;
  wire \val_reg[10]_0 ;
  wire \val_reg[11]_0 ;
  wire \val_reg[12]_0 ;
  wire \val_reg[12]_1 ;
  wire \val_reg[13]_0 ;
  wire \val_reg[13]_1 ;
  wire \val_reg[14]_0 ;
  wire \val_reg[14]_1 ;
  wire \val_reg[15]_0 ;
  wire \val_reg[15]_1 ;
  wire \val_reg[16]_0 ;
  wire \val_reg[16]_1 ;
  wire \val_reg[17]_0 ;
  wire \val_reg[18]_0 ;
  wire \val_reg[18]_1 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[1]_1 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[2]_1 ;
  wire \val_reg[6]_0 ;
  wire \val_reg[7]_0 ;
  wire \val_reg[7]_1 ;
  wire \val_reg[8]_0 ;
  wire \val_reg[8]_1 ;
  wire \val_reg[9]_0 ;
  wire \val_reg_n_0_[10] ;
  wire \val_reg_n_0_[11] ;
  wire \val_reg_n_0_[12] ;
  wire \val_reg_n_0_[13] ;
  wire \val_reg_n_0_[14] ;
  wire \val_reg_n_0_[15] ;
  wire \val_reg_n_0_[16] ;
  wire \val_reg_n_0_[17] ;
  wire \val_reg_n_0_[18] ;
  wire \val_reg_n_0_[6] ;
  wire \val_reg_n_0_[7] ;
  wire \val_reg_n_0_[8] ;
  wire \val_reg_n_0_[9] ;
  wire vsync_mean;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    r_de_i_4
       (.I0(de_mean),
        .I1(sw[0]),
        .I2(sw[2]),
        .I3(sw[1]),
        .O(\val_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    r_hsync_i_3
       (.I0(hsync_mean),
        .I1(sw[0]),
        .I2(sw[2]),
        .I3(sw[1]),
        .O(\val_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFF2FFF2FFFFFFF2)) 
    \r_pix[0]_i_1 
       (.I0(pixel_ycbcr[0]),
        .I1(\r_pix_reg[0] ),
        .I2(\r_pix_reg[0]_0 ),
        .I3(\val_reg[0]_0 ),
        .I4(pixel_in[0]),
        .I5(\r_pix_reg[0]_1 ),
        .O(\i_no_async_controls.output_reg[1] ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[10]_i_1 
       (.I0(\r_pix_reg[10] ),
        .I1(\val_reg_n_0_[13] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[8]),
        .O(\val_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[11]_i_1 
       (.I0(\r_pix_reg[11] ),
        .I1(\val_reg_n_0_[14] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[9]),
        .O(\val_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[12]_i_1 
       (.I0(\r_pix_reg[12] ),
        .I1(\val_reg_n_0_[15] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[10]),
        .O(\val_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[13]_i_1 
       (.I0(\r_pix_reg[13] ),
        .I1(\val_reg_n_0_[16] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[11]),
        .O(\val_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC0200020)) 
    \r_pix[14]_i_1 
       (.I0(pixel_ycbcr[7]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(sw[0]),
        .I4(\val_reg_n_0_[17] ),
        .I5(\r_pix_reg[14] ),
        .O(\i_no_async_controls.output_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[15]_i_2 
       (.I0(\r_pix_reg[15] ),
        .I1(\val_reg_n_0_[18] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[12]),
        .O(\val_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2F2FFF2)) 
    \r_pix[1]_i_1 
       (.I0(pixel_ycbcr[1]),
        .I1(\r_pix_reg[0] ),
        .I2(\val_reg[1]_0 ),
        .I3(pixel_in[1]),
        .I4(\r_pix_reg[0]_1 ),
        .I5(\r_pix_reg[1] ),
        .O(\i_no_async_controls.output_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \r_pix[2]_i_1 
       (.I0(pixel_ycbcr[2]),
        .I1(\r_pix_reg[0] ),
        .I2(pixel_in[2]),
        .I3(\r_pix_reg[0]_1 ),
        .I4(\val_reg[2]_0 ),
        .I5(\r_pix_reg[2] ),
        .O(\i_no_async_controls.output_reg[3] ));
  LUT6 #(
    .INIT(64'hFAAAAEAAAAAAAEAA)) 
    \r_pix[3]_i_1 
       (.I0(\r_pix_reg[3] ),
        .I1(pixel_ycbcr[3]),
        .I2(sw[2]),
        .I3(sw[1]),
        .I4(sw[0]),
        .I5(\val_reg_n_0_[6] ),
        .O(\i_no_async_controls.output_reg[4] ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[4]_i_1 
       (.I0(\r_pix_reg[4] ),
        .I1(\val_reg_n_0_[7] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[3]),
        .O(\val_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[5]_i_1 
       (.I0(\r_pix_reg[5] ),
        .I1(\val_reg_n_0_[8] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[4]),
        .O(\val_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00230020)) 
    \r_pix[6]_i_1 
       (.I0(pixel_ycbcr[4]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(sw[0]),
        .I4(pixel_in[5]),
        .I5(\r_pix[6]_i_2_n_0 ),
        .O(\i_no_async_controls.output_reg[7] ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[6]_i_2 
       (.I0(qspo[0]),
        .I1(\r_pix_reg[7] [0]),
        .I2(\r_pix_reg[7]_0 [0]),
        .I3(\r_pix_reg[7]_1 ),
        .I4(\r_pix_reg[7]_2 ),
        .I5(\val_reg_n_0_[9] ),
        .O(\r_pix[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00230020)) 
    \r_pix[7]_i_2 
       (.I0(pixel_ycbcr[5]),
        .I1(sw[2]),
        .I2(sw[1]),
        .I3(sw[0]),
        .I4(pixel_in[6]),
        .I5(\r_pix[7]_i_4_n_0 ),
        .O(\i_no_async_controls.output_reg[8] ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \r_pix[7]_i_4 
       (.I0(qspo[1]),
        .I1(\r_pix_reg[7] [1]),
        .I2(\r_pix_reg[7]_0 [1]),
        .I3(\r_pix_reg[7]_1 ),
        .I4(\r_pix_reg[7]_2 ),
        .I5(\val_reg_n_0_[10] ),
        .O(\r_pix[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAAEAAAAAAAEAA)) 
    \r_pix[8]_i_1 
       (.I0(\r_pix_reg[8] ),
        .I1(pixel_ycbcr[6]),
        .I2(sw[2]),
        .I3(sw[1]),
        .I4(sw[0]),
        .I5(\val_reg_n_0_[11] ),
        .O(\i_no_async_controls.output_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAFEAAAAAAA)) 
    \r_pix[9]_i_1 
       (.I0(\r_pix_reg[9] ),
        .I1(\val_reg_n_0_[12] ),
        .I2(sw[0]),
        .I3(sw[2]),
        .I4(sw[1]),
        .I5(pixel_in[7]),
        .O(\val_reg[12]_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    r_vsync_i_3
       (.I0(vsync_mean),
        .I1(sw[0]),
        .I2(sw[2]),
        .I3(sw[1]),
        .O(\val_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_1 ),
        .Q(vsync_mean),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[10]_0 ),
        .Q(\val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[11]_0 ),
        .Q(\val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[12]_1 ),
        .Q(\val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[13]_1 ),
        .Q(\val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[14]_1 ),
        .Q(\val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[15]_1 ),
        .Q(\val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[16]_1 ),
        .Q(\val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[17]_0 ),
        .Q(\val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[18]_1 ),
        .Q(\val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_1 ),
        .Q(hsync_mean),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_1 ),
        .Q(de_mean),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[6]_0 ),
        .Q(\val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[7]_1 ),
        .Q(\val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[8]_1 ),
        .Q(\val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[9]_0 ),
        .Q(\val_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized4
   (vsync_ero,
    clk_0,
    p_0_out,
    \val_reg[0]_0 ,
    clk,
    douta,
    prev_vsync);
  output vsync_ero;
  output clk_0;
  output [0:0]p_0_out;
  input \val_reg[0]_0 ;
  input clk;
  input [0:0]douta;
  input prev_vsync;

  wire clk;
  wire clk_0;
  wire [0:0]douta;
  wire [0:0]p_0_out;
  wire prev_vsync;
  wire \val_reg[0]_0 ;
  wire vsync_ero;

  LUT2 #(
    .INIT(4'h2)) 
    \val[0]_i_1 
       (.I0(vsync_ero),
        .I1(prev_vsync),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(vsync_ero),
        .R(1'b0));
  (* srl_bus_name = "inst/\\erosion/dl_sync/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/dl_sync/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized4_105
   (h_sync_del,
    v_sync_del,
    \val_reg[0]_0 ,
    h_sync_in,
    de_in,
    v_sync_in,
    clk);
  output h_sync_del;
  output v_sync_del;
  output \val_reg[0]_0 ;
  input h_sync_in;
  input de_in;
  input v_sync_in;
  input clk;

  wire clk;
  wire de_in;
  wire h_sync_del;
  wire h_sync_in;
  wire v_sync_del;
  wire v_sync_in;
  wire \val[1]_i_1_n_0 ;
  wire \val[2]_i_1_n_0 ;
  wire \val_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \val[1]_i_1 
       (.I0(v_sync_in),
        .I1(de_in),
        .O(\val[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \val[2]_i_1 
       (.I0(h_sync_in),
        .I1(de_in),
        .O(\val[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(de_in),
        .Q(\val_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val[1]_i_1_n_0 ),
        .Q(v_sync_del),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val[2]_i_1_n_0 ),
        .Q(h_sync_del),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized4_157
   (de_dil,
    \delay_w[2][3]_18 ,
    clk);
  output de_dil;
  input [0:0]\delay_w[2][3]_18 ;
  input clk;

  wire clk;
  wire de_dil;
  wire [0:0]\delay_w[2][3]_18 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][3]_18 ),
        .Q(de_dil),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized5
   (\val_reg[31]_0 ,
    SR,
    E,
    D,
    clk);
  output [31:0]\val_reg[31]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [31:0]\val_reg[31]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\val_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(\val_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(\val_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(\val_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(\val_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(\val_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(\val_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(\val_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(\val_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(\val_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(\val_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\val_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(\val_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(\val_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(\val_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(\val_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(\val_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(\val_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(\val_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(\val_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(\val_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(\val_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\val_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(\val_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(\val_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\val_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\val_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\val_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\val_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\val_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(\val_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(\val_reg[31]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized5_10
   (\val_reg[31]_0 ,
    SR,
    CE,
    D,
    clk);
  output [31:0]\val_reg[31]_0 ;
  input [0:0]SR;
  input CE;
  input [31:0]D;
  input clk;

  wire CE;
  wire [31:0]D;
  wire [0:0]SR;
  wire clk;
  wire [31:0]\val_reg[31]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(CE),
        .D(D[0]),
        .Q(\val_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(CE),
        .D(D[10]),
        .Q(\val_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(CE),
        .D(D[11]),
        .Q(\val_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(CE),
        .D(D[12]),
        .Q(\val_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(CE),
        .D(D[13]),
        .Q(\val_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(CE),
        .D(D[14]),
        .Q(\val_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(CE),
        .D(D[15]),
        .Q(\val_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(CE),
        .D(D[16]),
        .Q(\val_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(CE),
        .D(D[17]),
        .Q(\val_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(CE),
        .D(D[18]),
        .Q(\val_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(CE),
        .D(D[19]),
        .Q(\val_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(CE),
        .D(D[1]),
        .Q(\val_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(CE),
        .D(D[20]),
        .Q(\val_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(CE),
        .D(D[21]),
        .Q(\val_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(CE),
        .D(D[22]),
        .Q(\val_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(CE),
        .D(D[23]),
        .Q(\val_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(CE),
        .D(D[24]),
        .Q(\val_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(CE),
        .D(D[25]),
        .Q(\val_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(CE),
        .D(D[26]),
        .Q(\val_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[27] 
       (.C(clk),
        .CE(CE),
        .D(D[27]),
        .Q(\val_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[28] 
       (.C(clk),
        .CE(CE),
        .D(D[28]),
        .Q(\val_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[29] 
       (.C(clk),
        .CE(CE),
        .D(D[29]),
        .Q(\val_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(CE),
        .D(D[2]),
        .Q(\val_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[30] 
       (.C(clk),
        .CE(CE),
        .D(D[30]),
        .Q(\val_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[31] 
       (.C(clk),
        .CE(CE),
        .D(D[31]),
        .Q(\val_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(CE),
        .D(D[3]),
        .Q(\val_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(CE),
        .D(D[4]),
        .Q(\val_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(CE),
        .D(D[5]),
        .Q(\val_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(CE),
        .D(D[6]),
        .Q(\val_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(CE),
        .D(D[7]),
        .Q(\val_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(CE),
        .D(D[8]),
        .Q(\val_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(CE),
        .D(D[9]),
        .Q(\val_reg[31]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized5_11
   (\val_reg[31]_0 ,
    SR,
    CE,
    D,
    clk);
  output [31:0]\val_reg[31]_0 ;
  input [0:0]SR;
  input CE;
  input [31:0]D;
  input clk;

  wire CE;
  wire [31:0]D;
  wire [0:0]SR;
  wire clk;
  wire [31:0]\val_reg[31]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(CE),
        .D(D[0]),
        .Q(\val_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(CE),
        .D(D[10]),
        .Q(\val_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(CE),
        .D(D[11]),
        .Q(\val_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(CE),
        .D(D[12]),
        .Q(\val_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(CE),
        .D(D[13]),
        .Q(\val_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(CE),
        .D(D[14]),
        .Q(\val_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(CE),
        .D(D[15]),
        .Q(\val_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(CE),
        .D(D[16]),
        .Q(\val_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(CE),
        .D(D[17]),
        .Q(\val_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(CE),
        .D(D[18]),
        .Q(\val_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(CE),
        .D(D[19]),
        .Q(\val_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(CE),
        .D(D[1]),
        .Q(\val_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(CE),
        .D(D[20]),
        .Q(\val_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(CE),
        .D(D[21]),
        .Q(\val_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(CE),
        .D(D[22]),
        .Q(\val_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(CE),
        .D(D[23]),
        .Q(\val_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(CE),
        .D(D[24]),
        .Q(\val_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(CE),
        .D(D[25]),
        .Q(\val_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(CE),
        .D(D[26]),
        .Q(\val_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[27] 
       (.C(clk),
        .CE(CE),
        .D(D[27]),
        .Q(\val_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[28] 
       (.C(clk),
        .CE(CE),
        .D(D[28]),
        .Q(\val_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[29] 
       (.C(clk),
        .CE(CE),
        .D(D[29]),
        .Q(\val_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(CE),
        .D(D[2]),
        .Q(\val_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[30] 
       (.C(clk),
        .CE(CE),
        .D(D[30]),
        .Q(\val_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[31] 
       (.C(clk),
        .CE(CE),
        .D(D[31]),
        .Q(\val_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(CE),
        .D(D[3]),
        .Q(\val_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(CE),
        .D(D[4]),
        .Q(\val_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(CE),
        .D(D[5]),
        .Q(\val_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(CE),
        .D(D[6]),
        .Q(\val_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(CE),
        .D(D[7]),
        .Q(\val_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(CE),
        .D(D[8]),
        .Q(\val_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(CE),
        .D(D[9]),
        .Q(\val_reg[31]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized5_12
   (Q,
    SR,
    CE,
    D,
    clk);
  output [31:0]Q;
  input [0:0]SR;
  input CE;
  input [31:0]D;
  input clk;

  wire CE;
  wire [31:0]D;
  wire [31:0]Q;
  wire [0:0]SR;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(CE),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(CE),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(CE),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(CE),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(CE),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(CE),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(CE),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(CE),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(CE),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(CE),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(CE),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(CE),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(CE),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(CE),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(CE),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(CE),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(CE),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(CE),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(CE),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[27] 
       (.C(clk),
        .CE(CE),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[28] 
       (.C(clk),
        .CE(CE),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[29] 
       (.C(clk),
        .CE(CE),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(CE),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[30] 
       (.C(clk),
        .CE(CE),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[31] 
       (.C(clk),
        .CE(CE),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(CE),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(CE),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(CE),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(CE),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(CE),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(CE),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(CE),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized5_3
   (\val_reg[31]_0 ,
    SR,
    E,
    D,
    clk);
  output [31:0]\val_reg[31]_0 ;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire clk;
  wire [31:0]\val_reg[31]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(\val_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(\val_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(\val_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(\val_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(\val_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(\val_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(\val_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(\val_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(\val_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(\val_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(\val_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(\val_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(\val_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(\val_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(\val_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(\val_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(\val_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(\val_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(\val_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(\val_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(\val_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(\val_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(\val_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(\val_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(\val_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(\val_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(\val_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(\val_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(\val_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(\val_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(\val_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(\val_reg[31]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized5_4
   (Q,
    SR,
    E,
    D,
    clk);
  output [31:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [31:0]D;
  input clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]Q;
  wire [0:0]SR;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[25] 
       (.C(clk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[26] 
       (.C(clk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[27] 
       (.C(clk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[28] 
       (.C(clk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[29] 
       (.C(clk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[30] 
       (.C(clk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[31] 
       (.C(clk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized6
   (E,
    p_0_out,
    clk);
  output [0:0]E;
  input [0:0]p_0_out;
  input clk;

  wire [0:0]E;
  wire clk;
  wire [0:0]p_0_out;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_out),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7
   (dina,
    \val_reg[3]_0 ,
    clk,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output [3:0]dina;
  input \val_reg[3]_0 ;
  input clk;
  input \val_reg[2]_0 ;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 ),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[3]_0 ),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_100
   (dina,
    \val_reg[1]_0 ,
    clk,
    \val_reg[0]_0 ,
    \delay_w[0][4]_10 );
  output [3:0]dina;
  input \val_reg[1]_0 ;
  input clk;
  input \val_reg[0]_0 ;
  input [1:0]\delay_w[0][4]_10 ;

  wire clk;
  wire [1:0]\delay_w[0][4]_10 ;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][4]_10 [0]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][4]_10 [1]),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_101
   (\val_reg[1] ,
    \val_reg[0] ,
    \delay_w[0][4]_10 ,
    \val_reg[1]_0 ,
    clk,
    \delay_w[0][3]_9 );
  output \val_reg[1] ;
  output \val_reg[0] ;
  output [1:0]\delay_w[0][4]_10 ;
  input [1:0]\val_reg[1]_0 ;
  input clk;
  input [1:0]\delay_w[0][3]_9 ;

  wire clk;
  wire [1:0]\delay_w[0][3]_9 ;
  wire [1:0]\delay_w[0][4]_10 ;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire [1:0]\val_reg[1]_0 ;

  (* srl_bus_name = "inst/\\erosion/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[1]_0 [0]),
        .Q(\val_reg[0] ));
  (* srl_bus_name = "inst/\\erosion/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[1]_0 [1]),
        .Q(\val_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][3]_9 [0]),
        .Q(\delay_w[0][4]_10 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][3]_9 [1]),
        .Q(\delay_w[0][4]_10 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_102
   (context_valid0,
    \delay_w[0][3]_9 ,
    \delay_w[1][3]_21 ,
    \delay_w[2][3]_17 ,
    \delay_w[0][2]_8 ,
    context_valid_r_reg,
    \delay_w[3][1]_11 ,
    context_valid_r_reg_0,
    \delay_w[2][2]_16 ,
    context_valid_r_reg_1,
    clk);
  output context_valid0;
  output [1:0]\delay_w[0][3]_9 ;
  input [0:0]\delay_w[1][3]_21 ;
  input [0:0]\delay_w[2][3]_17 ;
  input [1:0]\delay_w[0][2]_8 ;
  input context_valid_r_reg;
  input [0:0]\delay_w[3][1]_11 ;
  input [0:0]context_valid_r_reg_0;
  input [0:0]\delay_w[2][2]_16 ;
  input context_valid_r_reg_1;
  input clk;

  wire clk;
  wire context_valid0;
  wire context_valid_r_i_2__0_n_0;
  wire context_valid_r_reg;
  wire [0:0]context_valid_r_reg_0;
  wire context_valid_r_reg_1;
  wire [1:0]\delay_w[0][2]_8 ;
  wire [1:0]\delay_w[0][3]_9 ;
  wire [0:0]\delay_w[1][3]_21 ;
  wire [0:0]\delay_w[2][2]_16 ;
  wire [0:0]\delay_w[2][3]_17 ;
  wire [0:0]\delay_w[3][1]_11 ;

  LUT5 #(
    .INIT(32'h00004000)) 
    context_valid_r_i_1__0
       (.I0(context_valid_r_i_2__0_n_0),
        .I1(\delay_w[1][3]_21 ),
        .I2(\delay_w[2][3]_17 ),
        .I3(\delay_w[0][2]_8 [0]),
        .I4(context_valid_r_reg),
        .O(context_valid0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    context_valid_r_i_2__0
       (.I0(\delay_w[0][3]_9 [0]),
        .I1(\delay_w[3][1]_11 ),
        .I2(context_valid_r_reg_0),
        .I3(\delay_w[2][2]_16 ),
        .I4(context_valid_r_reg_1),
        .O(context_valid_r_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_8 [0]),
        .Q(\delay_w[0][3]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_8 [1]),
        .Q(\delay_w[0][3]_9 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_103
   (\delay_w[0][2]_8 ,
    \delay_w[0][1]_3 ,
    clk,
    \val_reg[2]_0 );
  output [1:0]\delay_w[0][2]_8 ;
  input [0:0]\delay_w[0][1]_3 ;
  input clk;
  input [0:0]\val_reg[2]_0 ;

  wire clk;
  wire [0:0]\delay_w[0][1]_3 ;
  wire [1:0]\delay_w[0][2]_8 ;
  wire [0:0]\val_reg[2]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 ),
        .Q(\delay_w[0][2]_8 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_3 ),
        .Q(\delay_w[0][2]_8 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_104
   (\delay_w[0][1]_3 ,
    pix_dil,
    clk);
  output [0:0]\delay_w[0][1]_3 ;
  input [0:0]pix_dil;
  input clk;

  wire clk;
  wire [0:0]\delay_w[0][1]_3 ;
  wire [0:0]pix_dil;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(pix_dil),
        .Q(\delay_w[0][1]_3 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_132
   (\delay_w[4][5]_27 ,
    \delay_w[4][4]_26 ,
    clk);
  output [1:0]\delay_w[4][5]_27 ;
  input [1:0]\delay_w[4][4]_26 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][4]_26 ;
  wire [1:0]\delay_w[4][5]_27 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][4]_26 [0]),
        .Q(\delay_w[4][5]_27 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][4]_26 [1]),
        .Q(\delay_w[4][5]_27 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_133
   (\delay_w[4][4]_26 ,
    \delay_w[4][3]_25 ,
    clk);
  output [1:0]\delay_w[4][4]_26 ;
  input [1:0]\delay_w[4][3]_25 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][3]_25 ;
  wire [1:0]\delay_w[4][4]_26 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][3]_25 [0]),
        .Q(\delay_w[4][4]_26 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][3]_25 [1]),
        .Q(\delay_w[4][4]_26 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_134
   (context_valid0,
    \delay_w[4][3]_25 ,
    dina,
    \delay_w[3][2]_13 ,
    \delay_w[4][2]_24 ,
    context_valid_r_reg,
    \delay_w[4][1]_23 ,
    \delay_w[3][4]_15 ,
    \delay_w[4][4]_26 ,
    context_valid_r_reg_0,
    clk);
  output context_valid0;
  output [1:0]\delay_w[4][3]_25 ;
  input [0:0]dina;
  input [0:0]\delay_w[3][2]_13 ;
  input [1:0]\delay_w[4][2]_24 ;
  input context_valid_r_reg;
  input [0:0]\delay_w[4][1]_23 ;
  input [0:0]\delay_w[3][4]_15 ;
  input [0:0]\delay_w[4][4]_26 ;
  input context_valid_r_reg_0;
  input clk;

  wire clk;
  wire context_valid0;
  wire context_valid_r_i_2_n_0;
  wire context_valid_r_reg;
  wire context_valid_r_reg_0;
  wire [0:0]\delay_w[3][2]_13 ;
  wire [0:0]\delay_w[3][4]_15 ;
  wire [0:0]\delay_w[4][1]_23 ;
  wire [1:0]\delay_w[4][2]_24 ;
  wire [1:0]\delay_w[4][3]_25 ;
  wire [0:0]\delay_w[4][4]_26 ;
  wire [0:0]dina;

  LUT5 #(
    .INIT(32'h00004000)) 
    context_valid_r_i_1
       (.I0(context_valid_r_i_2_n_0),
        .I1(dina),
        .I2(\delay_w[3][2]_13 ),
        .I3(\delay_w[4][2]_24 [0]),
        .I4(context_valid_r_reg),
        .O(context_valid0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    context_valid_r_i_2
       (.I0(\delay_w[4][3]_25 [0]),
        .I1(\delay_w[4][1]_23 ),
        .I2(\delay_w[3][4]_15 ),
        .I3(\delay_w[4][4]_26 ),
        .I4(context_valid_r_reg_0),
        .O(context_valid_r_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][2]_24 [0]),
        .Q(\delay_w[4][3]_25 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][2]_24 [1]),
        .Q(\delay_w[4][3]_25 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_135
   (\delay_w[4][2]_24 ,
    \delay_w[4][1]_23 ,
    clk);
  output [1:0]\delay_w[4][2]_24 ;
  input [1:0]\delay_w[4][1]_23 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]\delay_w[4][2]_24 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][1]_23 [0]),
        .Q(\delay_w[4][2]_24 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][1]_23 [1]),
        .Q(\delay_w[4][2]_24 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_136
   (\delay_w[4][1]_23 ,
    douta,
    clk);
  output [1:0]\delay_w[4][1]_23 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[4][1]_23 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[4][1]_23 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_137
   (dina,
    \val_reg[1]_0 ,
    clk,
    \val_reg[0]_0 ,
    \delay_w[3][4]_15 );
  output [3:0]dina;
  input \val_reg[1]_0 ;
  input clk;
  input \val_reg[0]_0 ;
  input [1:0]\delay_w[3][4]_15 ;

  wire clk;
  wire [1:0]\delay_w[3][4]_15 ;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][4]_15 [0]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][4]_15 [1]),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_138
   (clk_0,
    clk_1,
    \delay_w[3][4]_15 ,
    douta,
    clk,
    \delay_w[3][3]_14 );
  output clk_0;
  output clk_1;
  output [1:0]\delay_w[3][4]_15 ;
  input [1:0]douta;
  input clk;
  input [1:0]\delay_w[3][3]_14 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[3][3]_14 ;
  wire [1:0]\delay_w[3][4]_15 ;
  wire [1:0]douta;

  (* srl_bus_name = "inst/\\dil/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\dil/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][3]_14 [0]),
        .Q(\delay_w[3][4]_15 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][3]_14 [1]),
        .Q(\delay_w[3][4]_15 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_139
   (\delay_w[3][3]_14 ,
    \delay_w[3][2]_13 ,
    clk);
  output [1:0]\delay_w[3][3]_14 ;
  input [1:0]\delay_w[3][2]_13 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][2]_13 ;
  wire [1:0]\delay_w[3][3]_14 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][2]_13 [0]),
        .Q(\delay_w[3][3]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][2]_13 [1]),
        .Q(\delay_w[3][3]_14 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_140
   (\delay_w[3][2]_13 ,
    \delay_w[3][1]_12 ,
    clk);
  output [1:0]\delay_w[3][2]_13 ;
  input [1:0]\delay_w[3][1]_12 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_12 ;
  wire [1:0]\delay_w[3][2]_13 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][1]_12 [0]),
        .Q(\delay_w[3][2]_13 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][1]_12 [1]),
        .Q(\delay_w[3][2]_13 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_141
   (\delay_w[3][1]_12 ,
    douta,
    clk);
  output [1:0]\delay_w[3][1]_12 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_12 ;
  wire [1:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[3][1]_12 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[3][1]_12 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_142
   (dina,
    \delay_w[2][4]_5 ,
    clk,
    de_dil,
    \val_reg[0]_0 ,
    \val_reg[1]_0 );
  output [3:0]dina;
  input [0:0]\delay_w[2][4]_5 ;
  input clk;
  input de_dil;
  input \val_reg[0]_0 ;
  input \val_reg[1]_0 ;

  wire clk;
  wire de_dil;
  wire [0:0]\delay_w[2][4]_5 ;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(de_dil),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][4]_5 ),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_143
   (\delay_w[2][4]_5 ,
    clk_0,
    clk_1,
    \delay_w[2][3]_18 ,
    clk,
    douta);
  output [0:0]\delay_w[2][4]_5 ;
  output clk_0;
  output clk_1;
  input [0:0]\delay_w[2][3]_18 ;
  input clk;
  input [1:0]douta;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [0:0]\delay_w[2][3]_18 ;
  wire [0:0]\delay_w[2][4]_5 ;
  wire [1:0]douta;

  (* srl_bus_name = "inst/\\dil/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_0));
  (* srl_bus_name = "inst/\\dil/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_1));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][3]_18 ),
        .Q(\delay_w[2][4]_5 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_144
   (\val_reg[2]_0 ,
    \delay_w[2][3]_18 ,
    context_valid_r_reg,
    de_dil,
    dina,
    \delay_w[3][1]_12 ,
    \delay_w[1][1]_19 ,
    \delay_w[3][3]_14 ,
    \delay_w[1][2]_20 ,
    \delay_w[0][4]_3 ,
    context_valid_r_i_3_0,
    \delay_w[2][2]_17 ,
    clk);
  output \val_reg[2]_0 ;
  output [1:0]\delay_w[2][3]_18 ;
  input context_valid_r_reg;
  input de_dil;
  input [1:0]dina;
  input [0:0]\delay_w[3][1]_12 ;
  input [0:0]\delay_w[1][1]_19 ;
  input [0:0]\delay_w[3][3]_14 ;
  input [0:0]\delay_w[1][2]_20 ;
  input [0:0]\delay_w[0][4]_3 ;
  input context_valid_r_i_3_0;
  input [1:0]\delay_w[2][2]_17 ;
  input clk;

  wire clk;
  wire context_valid_r_i_3_0;
  wire context_valid_r_i_5_n_0;
  wire context_valid_r_reg;
  wire de_dil;
  wire [0:0]\delay_w[0][4]_3 ;
  wire [0:0]\delay_w[1][1]_19 ;
  wire [0:0]\delay_w[1][2]_20 ;
  wire [1:0]\delay_w[2][2]_17 ;
  wire [1:0]\delay_w[2][3]_18 ;
  wire [0:0]\delay_w[3][1]_12 ;
  wire [0:0]\delay_w[3][3]_14 ;
  wire [1:0]dina;
  wire \val_reg[2]_0 ;

  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    context_valid_r_i_3
       (.I0(context_valid_r_i_5_n_0),
        .I1(context_valid_r_reg),
        .I2(de_dil),
        .I3(dina[0]),
        .I4(\delay_w[3][1]_12 ),
        .I5(\delay_w[1][1]_19 ),
        .O(\val_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    context_valid_r_i_5
       (.I0(\delay_w[2][3]_18 [0]),
        .I1(dina[1]),
        .I2(\delay_w[3][3]_14 ),
        .I3(\delay_w[1][2]_20 ),
        .I4(\delay_w[0][4]_3 ),
        .I5(context_valid_r_i_3_0),
        .O(context_valid_r_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][2]_17 [0]),
        .Q(\delay_w[2][3]_18 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][2]_17 [1]),
        .Q(\delay_w[2][3]_18 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_145
   (\delay_w[2][2]_17 ,
    \delay_w[2][1]_16 ,
    clk);
  output [1:0]\delay_w[2][2]_17 ;
  input [1:0]\delay_w[2][1]_16 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][1]_16 ;
  wire [1:0]\delay_w[2][2]_17 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_16 [0]),
        .Q(\delay_w[2][2]_17 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_16 [1]),
        .Q(\delay_w[2][2]_17 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_146
   (\val_reg[2]_0 ,
    \delay_w[2][1]_16 ,
    dina,
    \delay_w[0][3]_9 ,
    de_c,
    douta,
    clk);
  output \val_reg[2]_0 ;
  output [1:0]\delay_w[2][1]_16 ;
  input [0:0]dina;
  input [0:0]\delay_w[0][3]_9 ;
  input de_c;
  input [1:0]douta;
  input clk;

  wire clk;
  wire de_c;
  wire [0:0]\delay_w[0][3]_9 ;
  wire [1:0]\delay_w[2][1]_16 ;
  wire [0:0]dina;
  wire [1:0]douta;
  wire \val_reg[2]_0 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    context_valid_r_i_6
       (.I0(\delay_w[2][1]_16 [0]),
        .I1(dina),
        .I2(\delay_w[0][3]_9 ),
        .I3(de_c),
        .O(\val_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[2][1]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[2][1]_16 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_147
   (dina,
    \val_reg[1]_0 ,
    clk,
    \val_reg[0]_0 ,
    \delay_w[1][4]_22 );
  output [3:0]dina;
  input \val_reg[1]_0 ;
  input clk;
  input \val_reg[0]_0 ;
  input [1:0]\delay_w[1][4]_22 ;

  wire clk;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][4]_22 [0]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][4]_22 [1]),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_148
   (clk_0,
    clk_1,
    \val_reg[2]_0 ,
    \delay_w[1][4]_22 ,
    douta,
    clk,
    \delay_w[2][2]_17 ,
    \delay_w[1][3]_21 ,
    \delay_w[4][5]_27 );
  output clk_0;
  output clk_1;
  output \val_reg[2]_0 ;
  output [1:0]\delay_w[1][4]_22 ;
  input [1:0]douta;
  input clk;
  input [0:0]\delay_w[2][2]_17 ;
  input [1:0]\delay_w[1][3]_21 ;
  input [0:0]\delay_w[4][5]_27 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[1][3]_21 ;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [0:0]\delay_w[2][2]_17 ;
  wire [0:0]\delay_w[4][5]_27 ;
  wire [1:0]douta;
  wire \val_reg[2]_0 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    context_valid_r_i_4
       (.I0(\delay_w[1][4]_22 [0]),
        .I1(\delay_w[2][2]_17 ),
        .I2(\delay_w[1][3]_21 [0]),
        .I3(\delay_w[4][5]_27 ),
        .O(\val_reg[2]_0 ));
  (* srl_bus_name = "inst/\\dil/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\dil/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][3]_21 [0]),
        .Q(\delay_w[1][4]_22 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][3]_21 [1]),
        .Q(\delay_w[1][4]_22 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_149
   (\delay_w[1][3]_21 ,
    \delay_w[1][2]_20 ,
    clk);
  output [1:0]\delay_w[1][3]_21 ;
  input [1:0]\delay_w[1][2]_20 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][2]_20 ;
  wire [1:0]\delay_w[1][3]_21 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_20 [0]),
        .Q(\delay_w[1][3]_21 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_20 [1]),
        .Q(\delay_w[1][3]_21 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_150
   (\delay_w[1][2]_20 ,
    \delay_w[1][1]_19 ,
    clk);
  output [1:0]\delay_w[1][2]_20 ;
  input [1:0]\delay_w[1][1]_19 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]\delay_w[1][2]_20 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_19 [0]),
        .Q(\delay_w[1][2]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_19 [1]),
        .Q(\delay_w[1][2]_20 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_151
   (\delay_w[1][1]_19 ,
    douta,
    clk);
  output [1:0]\delay_w[1][1]_19 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[1][1]_19 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[1][1]_19 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_152
   (dina,
    \delay_w[0][4]_3 ,
    clk,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output [3:0]dina;
  input [1:0]\delay_w[0][4]_3 ;
  input clk;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire [1:0]\delay_w[0][4]_3 ;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][4]_3 [0]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][4]_3 [1]),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_153
   (\delay_w[0][4]_3 ,
    \val_reg[1] ,
    \val_reg[0] ,
    \delay_w[0][3]_9 ,
    clk,
    \val_reg[1]_0 );
  output [1:0]\delay_w[0][4]_3 ;
  output \val_reg[1] ;
  output \val_reg[0] ;
  input [1:0]\delay_w[0][3]_9 ;
  input clk;
  input [1:0]\val_reg[1]_0 ;

  wire clk;
  wire [1:0]\delay_w[0][3]_9 ;
  wire [1:0]\delay_w[0][4]_3 ;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire [1:0]\val_reg[1]_0 ;

  (* srl_bus_name = "inst/\\dil/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[1]_0 [0]),
        .Q(\val_reg[0] ));
  (* srl_bus_name = "inst/\\dil/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\dil/genblk1[0].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\val_reg[1]_0 [1]),
        .Q(\val_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][3]_9 [0]),
        .Q(\delay_w[0][4]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][3]_9 [1]),
        .Q(\delay_w[0][4]_3 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_154
   (\delay_w[0][3]_9 ,
    r_de,
    \delay_w[0][2]_8 ,
    clk,
    \val_reg[2]_0 ,
    de_in,
    r_de_reg,
    r_de_reg_0,
    r_de_reg_1,
    r_de_reg_2,
    de_out,
    sw,
    de_c);
  output [1:0]\delay_w[0][3]_9 ;
  output r_de;
  input [0:0]\delay_w[0][2]_8 ;
  input clk;
  input \val_reg[2]_0 ;
  input de_in;
  input r_de_reg;
  input r_de_reg_0;
  input r_de_reg_1;
  input r_de_reg_2;
  input de_out;
  input [2:0]sw;
  input de_c;

  wire clk;
  wire de_c;
  wire de_in;
  wire de_out;
  wire [0:0]\delay_w[0][2]_8 ;
  wire [1:0]\delay_w[0][3]_9 ;
  wire r_de;
  wire r_de_i_2_n_0;
  wire r_de_reg;
  wire r_de_reg_0;
  wire r_de_reg_1;
  wire r_de_reg_2;
  wire [2:0]sw;
  wire \val_reg[2]_0 ;

  LUT6 #(
    .INIT(64'hFFFFFFAEFFAEFFAE)) 
    r_de_i_1
       (.I0(r_de_i_2_n_0),
        .I1(de_in),
        .I2(r_de_reg),
        .I3(r_de_reg_0),
        .I4(r_de_reg_1),
        .I5(r_de_reg_2),
        .O(r_de));
  LUT6 #(
    .INIT(64'h3AF00AF03A000A00)) 
    r_de_i_2
       (.I0(de_out),
        .I1(sw[0]),
        .I2(sw[2]),
        .I3(sw[1]),
        .I4(\delay_w[0][3]_9 [0]),
        .I5(de_c),
        .O(r_de_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 ),
        .Q(\delay_w[0][3]_9 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][2]_8 ),
        .Q(\delay_w[0][3]_9 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_155
   (\delay_w[0][2]_8 ,
    \delay_w[0][1]_7 ,
    clk);
  output [0:0]\delay_w[0][2]_8 ;
  input [0:0]\delay_w[0][1]_7 ;
  input clk;

  wire clk;
  wire [0:0]\delay_w[0][1]_7 ;
  wire [0:0]\delay_w[0][2]_8 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][1]_7 ),
        .Q(\delay_w[0][2]_8 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_156
   (\delay_w[0][1]_7 ,
    \i_no_async_controls.output_reg[8] ,
    pix_dil,
    clk,
    pixel_ycbcr,
    dil,
    context_valid);
  output [0:0]\delay_w[0][1]_7 ;
  output \i_no_async_controls.output_reg[8] ;
  output [0:0]pix_dil;
  input clk;
  input [15:0]pixel_ycbcr;
  input dil;
  input context_valid;

  wire clk;
  wire context_valid;
  wire [0:0]\delay_w[0][1]_7 ;
  wire dil;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]pix_dil;
  wire [0:0]pix_tr;
  wire [15:0]pixel_ycbcr;
  wire \val[3]_i_3_n_0 ;
  wire \val[3]_i_4_n_0 ;
  wire \val[3]_i_5_n_0 ;
  wire \val[3]_i_6_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \val[3]_i_1 
       (.I0(\i_no_async_controls.output_reg[8] ),
        .O(pix_tr));
  LUT2 #(
    .INIT(4'h8)) 
    \val[3]_i_1__0 
       (.I0(dil),
        .I1(context_valid),
        .O(pix_dil));
  LUT5 #(
    .INIT(32'hFFFFFF45)) 
    \val[3]_i_2 
       (.I0(pixel_ycbcr[7]),
        .I1(\val[3]_i_3_n_0 ),
        .I2(pixel_ycbcr[6]),
        .I3(\val[3]_i_4_n_0 ),
        .I4(\val[3]_i_5_n_0 ),
        .O(\i_no_async_controls.output_reg[8] ));
  LUT6 #(
    .INIT(64'h00001115FFFFFFFF)) 
    \val[3]_i_3 
       (.I0(pixel_ycbcr[3]),
        .I1(pixel_ycbcr[2]),
        .I2(pixel_ycbcr[1]),
        .I3(pixel_ycbcr[0]),
        .I4(pixel_ycbcr[4]),
        .I5(pixel_ycbcr[5]),
        .O(\val[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9515955595559555)) 
    \val[3]_i_4 
       (.I0(pixel_ycbcr[15]),
        .I1(pixel_ycbcr[13]),
        .I2(pixel_ycbcr[14]),
        .I3(\val[3]_i_6_n_0 ),
        .I4(pixel_ycbcr[8]),
        .I5(pixel_ycbcr[10]),
        .O(\val[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA80808000)) 
    \val[3]_i_5 
       (.I0(pixel_ycbcr[7]),
        .I1(pixel_ycbcr[4]),
        .I2(pixel_ycbcr[5]),
        .I3(pixel_ycbcr[3]),
        .I4(pixel_ycbcr[2]),
        .I5(pixel_ycbcr[6]),
        .O(\val[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \val[3]_i_6 
       (.I0(pixel_ycbcr[9]),
        .I1(pixel_ycbcr[10]),
        .I2(pixel_ycbcr[11]),
        .I3(pixel_ycbcr[12]),
        .O(\val[3]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(pix_tr),
        .Q(\delay_w[0][1]_7 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_21
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    douta,
    clk);
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  input [3:0]douta;
  input clk;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire clk_3;
  wire [3:0]douta;

  (* srl_bus_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_3));
  (* srl_bus_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_2));
  (* srl_bus_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[2]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[3]),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_22
   (dina,
    \val_reg[3]_0 ,
    clk,
    \val_reg[0]_0 ,
    \val_reg[1]_0 );
  output [2:0]dina;
  input \val_reg[3]_0 ;
  input clk;
  input \val_reg[0]_0 ;
  input \val_reg[1]_0 ;

  wire clk;
  wire [2:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[3]_0 ),
        .Q(dina[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_23
   (clk_0,
    clk_1,
    clk_2,
    douta,
    clk);
  output clk_0;
  output clk_1;
  output clk_2;
  input [2:0]douta;
  input clk;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire [2:0]douta;

  (* srl_bus_name = "inst/\\median/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\median/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_2));
  (* srl_bus_name = "inst/\\median/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[2].genblk1[3].D/genblk1[0].r_i/val_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[2]),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_24
   (dina,
    \val_reg[3]_0 ,
    clk,
    \val_reg[2]_0 ,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output [3:0]dina;
  input \val_reg[3]_0 ;
  input clk;
  input \val_reg[2]_0 ;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2]_0 ;
  wire \val_reg[3]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 ),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[3]_0 ),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_25
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    douta,
    clk);
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  input [3:0]douta;
  input clk;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire clk_3;
  wire [3:0]douta;

  (* srl_bus_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_3));
  (* srl_bus_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_2));
  (* srl_bus_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[2]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[3]),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_26
   (dina,
    \delay_w[0][4]_6 ,
    clk,
    \val_reg[1]_0 ,
    \val_reg[0]_0 );
  output [2:0]dina;
  input [0:0]\delay_w[0][4]_6 ;
  input clk;
  input \val_reg[1]_0 ;
  input \val_reg[0]_0 ;

  wire clk;
  wire [0:0]\delay_w[0][4]_6 ;
  wire [2:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[0][4]_6 ),
        .Q(dina[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_27
   (\delay_w[0][4]_6 ,
    \val_reg[1]_0 ,
    \val_reg[0]_0 ,
    \val_reg[2]_0 ,
    clk);
  output [0:0]\delay_w[0][4]_6 ;
  output \val_reg[1]_0 ;
  output \val_reg[0]_0 ;
  input [2:0]\val_reg[2]_0 ;
  input clk;

  wire clk;
  wire [0:0]\delay_w[0][4]_6 ;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;
  wire [2:0]\val_reg[2]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 [0]),
        .Q(\val_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 [1]),
        .Q(\val_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_0 [2]),
        .Q(\delay_w[0][4]_6 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_28
   (clk_0,
    douta,
    clk);
  output clk_0;
  input [0:0]douta;
  input clk;

  wire clk;
  wire clk_0;
  wire [0:0]douta;

  (* srl_bus_name = "inst/\\median/dl_sync/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\median/dl_sync/genblk1[0].r_i/val_reg[2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta),
        .Q(clk_0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_29
   (\val_reg[2]_0 ,
    \val_reg[2]_1 ,
    clk);
  output [0:0]\val_reg[2]_0 ;
  input \val_reg[2]_1 ;
  input clk;

  wire clk;
  wire [0:0]\val_reg[2]_0 ;
  wire \val_reg[2]_1 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[2]_1 ),
        .Q(\val_reg[2]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_80
   (\delay_w[4][5]_27 ,
    \delay_w[4][4]_26 ,
    clk);
  output [1:0]\delay_w[4][5]_27 ;
  input [1:0]\delay_w[4][4]_26 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][4]_26 ;
  wire [1:0]\delay_w[4][5]_27 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][4]_26 [0]),
        .Q(\delay_w[4][5]_27 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][4]_26 [1]),
        .Q(\delay_w[4][5]_27 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_81
   (\delay_w[4][4]_26 ,
    \delay_w[4][3]_25 ,
    clk);
  output [1:0]\delay_w[4][4]_26 ;
  input [1:0]\delay_w[4][3]_25 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][3]_25 ;
  wire [1:0]\delay_w[4][4]_26 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][3]_25 [0]),
        .Q(\delay_w[4][4]_26 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][3]_25 [1]),
        .Q(\delay_w[4][4]_26 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_82
   (\delay_w[4][3]_25 ,
    \delay_w[4][2]_24 ,
    clk);
  output [1:0]\delay_w[4][3]_25 ;
  input [1:0]\delay_w[4][2]_24 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][2]_24 ;
  wire [1:0]\delay_w[4][3]_25 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][2]_24 [0]),
        .Q(\delay_w[4][3]_25 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][2]_24 [1]),
        .Q(\delay_w[4][3]_25 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_83
   (\delay_w[4][2]_24 ,
    \delay_w[4][1]_23 ,
    clk);
  output [1:0]\delay_w[4][2]_24 ;
  input [1:0]\delay_w[4][1]_23 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]\delay_w[4][2]_24 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][1]_23 [0]),
        .Q(\delay_w[4][2]_24 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[4][1]_23 [1]),
        .Q(\delay_w[4][2]_24 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_84
   (\delay_w[4][1]_23 ,
    douta,
    clk);
  output [1:0]\delay_w[4][1]_23 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[4][1]_23 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[4][1]_23 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_85
   (dina,
    \val_reg[1]_0 ,
    clk,
    \val_reg[0]_0 ,
    \delay_w[3][4]_14 );
  output [3:0]dina;
  input \val_reg[1]_0 ;
  input clk;
  input \val_reg[0]_0 ;
  input [1:0]\delay_w[3][4]_14 ;

  wire clk;
  wire [1:0]\delay_w[3][4]_14 ;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][4]_14 [0]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][4]_14 [1]),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_86
   (clk_0,
    clk_1,
    \delay_w[3][4]_14 ,
    douta,
    clk,
    \delay_w[3][3]_13 );
  output clk_0;
  output clk_1;
  output [1:0]\delay_w[3][4]_14 ;
  input [1:0]douta;
  input clk;
  input [1:0]\delay_w[3][3]_13 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[3][3]_13 ;
  wire [1:0]\delay_w[3][4]_14 ;
  wire [1:0]douta;

  (* srl_bus_name = "inst/\\erosion/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\erosion/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/genblk1[3].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][3]_13 [0]),
        .Q(\delay_w[3][4]_14 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][3]_13 [1]),
        .Q(\delay_w[3][4]_14 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_87
   (\delay_w[3][3]_13 ,
    \delay_w[3][2]_12 ,
    clk);
  output [1:0]\delay_w[3][3]_13 ;
  input [1:0]\delay_w[3][2]_12 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][2]_12 ;
  wire [1:0]\delay_w[3][3]_13 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][2]_12 [0]),
        .Q(\delay_w[3][3]_13 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][2]_12 [1]),
        .Q(\delay_w[3][3]_13 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_88
   (\delay_w[3][2]_12 ,
    \delay_w[3][1]_11 ,
    clk);
  output [1:0]\delay_w[3][2]_12 ;
  input [1:0]\delay_w[3][1]_11 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_11 ;
  wire [1:0]\delay_w[3][2]_12 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][1]_11 [0]),
        .Q(\delay_w[3][2]_12 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[3][1]_11 [1]),
        .Q(\delay_w[3][2]_12 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_89
   (\delay_w[3][1]_11 ,
    douta,
    clk);
  output [1:0]\delay_w[3][1]_11 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_11 ;
  wire [1:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[3][1]_11 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[3][1]_11 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_90
   (\val_reg[2]_0 ,
    dina,
    context_valid_r_reg,
    \delay_w[0][4]_10 ,
    \delay_w[1][1]_19 ,
    \delay_w[2][1]_15 ,
    \delay_w[4][5]_27 ,
    \delay_w[4][4]_26 ,
    \delay_w[4][2]_24 ,
    \delay_w[3][2]_12 ,
    \delay_w[4][3]_25 ,
    \delay_w[3][4]_14 ,
    \delay_w[2][4]_4 ,
    clk);
  output \val_reg[2]_0 ;
  output [1:0]dina;
  input context_valid_r_reg;
  input [0:0]\delay_w[0][4]_10 ;
  input [0:0]\delay_w[1][1]_19 ;
  input [0:0]\delay_w[2][1]_15 ;
  input [0:0]\delay_w[4][5]_27 ;
  input [0:0]\delay_w[4][4]_26 ;
  input [0:0]\delay_w[4][2]_24 ;
  input [0:0]\delay_w[3][2]_12 ;
  input [0:0]\delay_w[4][3]_25 ;
  input [0:0]\delay_w[3][4]_14 ;
  input [1:0]\delay_w[2][4]_4 ;
  input clk;

  wire clk;
  wire context_valid_r_i_5__0_n_0;
  wire context_valid_r_reg;
  wire [0:0]\delay_w[0][4]_10 ;
  wire [0:0]\delay_w[1][1]_19 ;
  wire [0:0]\delay_w[2][1]_15 ;
  wire [1:0]\delay_w[2][4]_4 ;
  wire [0:0]\delay_w[3][2]_12 ;
  wire [0:0]\delay_w[3][4]_14 ;
  wire [0:0]\delay_w[4][2]_24 ;
  wire [0:0]\delay_w[4][3]_25 ;
  wire [0:0]\delay_w[4][4]_26 ;
  wire [0:0]\delay_w[4][5]_27 ;
  wire [1:0]dina;
  wire \val_reg[2]_0 ;

  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    context_valid_r_i_3__0
       (.I0(context_valid_r_i_5__0_n_0),
        .I1(context_valid_r_reg),
        .I2(\delay_w[0][4]_10 ),
        .I3(\delay_w[1][1]_19 ),
        .I4(\delay_w[2][1]_15 ),
        .I5(\delay_w[4][5]_27 ),
        .O(\val_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    context_valid_r_i_5__0
       (.I0(dina[0]),
        .I1(\delay_w[4][4]_26 ),
        .I2(\delay_w[4][2]_24 ),
        .I3(\delay_w[3][2]_12 ),
        .I4(\delay_w[4][3]_25 ),
        .I5(\delay_w[3][4]_14 ),
        .O(context_valid_r_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][4]_4 [0]),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][4]_4 [1]),
        .Q(dina[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_91
   (\delay_w[2][4]_4 ,
    \delay_w[2][3]_17 ,
    clk);
  output [1:0]\delay_w[2][4]_4 ;
  input [1:0]\delay_w[2][3]_17 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][3]_17 ;
  wire [1:0]\delay_w[2][4]_4 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][3]_17 [0]),
        .Q(\delay_w[2][4]_4 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][3]_17 [1]),
        .Q(\delay_w[2][4]_4 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_92
   (clk_0,
    \delay_w[2][3]_17 ,
    douta,
    clk,
    \delay_w[2][2]_16 );
  output clk_0;
  output [1:0]\delay_w[2][3]_17 ;
  input [0:0]douta;
  input clk;
  input [1:0]\delay_w[2][2]_16 ;

  wire clk;
  wire clk_0;
  wire [1:0]\delay_w[2][2]_16 ;
  wire [1:0]\delay_w[2][3]_17 ;
  wire [0:0]douta;

  (* srl_bus_name = "inst/\\erosion/genblk1[2].genblk1[2].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/genblk1[2].genblk1[2].D/genblk1[0].r_i/val_reg[0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][2]_16 [0]),
        .Q(\delay_w[2][3]_17 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][2]_16 [1]),
        .Q(\delay_w[2][3]_17 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_93
   (\delay_w[2][2]_16 ,
    \delay_w[2][1]_15 ,
    clk);
  output [1:0]\delay_w[2][2]_16 ;
  input [1:0]\delay_w[2][1]_15 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][1]_15 ;
  wire [1:0]\delay_w[2][2]_16 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_15 [0]),
        .Q(\delay_w[2][2]_16 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[2][1]_15 [1]),
        .Q(\delay_w[2][2]_16 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_94
   (\delay_w[2][1]_15 ,
    douta,
    clk);
  output [1:0]\delay_w[2][1]_15 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][1]_15 ;
  wire [1:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[2][1]_15 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[2][1]_15 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_95
   (dina,
    \val_reg[1]_0 ,
    clk,
    \val_reg[0]_0 ,
    \delay_w[1][4]_22 );
  output [3:0]dina;
  input \val_reg[1]_0 ;
  input clk;
  input \val_reg[0]_0 ;
  input [1:0]\delay_w[1][4]_22 ;

  wire clk;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [3:0]dina;
  wire \val_reg[0]_0 ;
  wire \val_reg[1]_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[0]_0 ),
        .Q(dina[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\val_reg[1]_0 ),
        .Q(dina[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][4]_22 [0]),
        .Q(dina[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][4]_22 [1]),
        .Q(dina[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_96
   (clk_0,
    clk_1,
    \val_reg[2]_0 ,
    \delay_w[1][4]_22 ,
    douta,
    clk,
    dina,
    \delay_w[4][1]_23 ,
    \delay_w[1][3]_21 );
  output clk_0;
  output clk_1;
  output \val_reg[2]_0 ;
  output [1:0]\delay_w[1][4]_22 ;
  input [1:0]douta;
  input clk;
  input [1:0]dina;
  input [0:0]\delay_w[4][1]_23 ;
  input [1:0]\delay_w[1][3]_21 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[1][3]_21 ;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [0:0]\delay_w[4][1]_23 ;
  wire [1:0]dina;
  wire [1:0]douta;
  wire \val_reg[2]_0 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    context_valid_r_i_6__0
       (.I0(\delay_w[1][4]_22 [0]),
        .I1(dina[0]),
        .I2(dina[1]),
        .I3(\delay_w[4][1]_23 ),
        .O(\val_reg[2]_0 ));
  (* srl_bus_name = "inst/\\erosion/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[0]),
        .Q(clk_1));
  (* srl_bus_name = "inst/\\erosion/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg " *) 
  (* srl_name = "inst/\\erosion/genblk1[1].genblk1[3].D/genblk1[0].r_i/val_reg[1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \val_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(douta[1]),
        .Q(clk_0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][3]_21 [0]),
        .Q(\delay_w[1][4]_22 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][3]_21 [1]),
        .Q(\delay_w[1][4]_22 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_97
   (\delay_w[1][3]_21 ,
    \delay_w[1][2]_20 ,
    clk);
  output [1:0]\delay_w[1][3]_21 ;
  input [1:0]\delay_w[1][2]_20 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][2]_20 ;
  wire [1:0]\delay_w[1][3]_21 ;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_20 [0]),
        .Q(\delay_w[1][3]_21 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][2]_20 [1]),
        .Q(\delay_w[1][3]_21 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_98
   (\val_reg[2]_0 ,
    \delay_w[1][2]_20 ,
    \delay_w[3][3]_13 ,
    \delay_w[2][4]_4 ,
    dina,
    \delay_w[1][1]_19 ,
    clk);
  output \val_reg[2]_0 ;
  output [1:0]\delay_w[1][2]_20 ;
  input [0:0]\delay_w[3][3]_13 ;
  input [0:0]\delay_w[2][4]_4 ;
  input [0:0]dina;
  input [1:0]\delay_w[1][1]_19 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]\delay_w[1][2]_20 ;
  wire [0:0]\delay_w[2][4]_4 ;
  wire [0:0]\delay_w[3][3]_13 ;
  wire [0:0]dina;
  wire \val_reg[2]_0 ;

  LUT4 #(
    .INIT(16'h7FFF)) 
    context_valid_r_i_4__0
       (.I0(\delay_w[1][2]_20 [0]),
        .I1(\delay_w[3][3]_13 ),
        .I2(\delay_w[2][4]_4 ),
        .I3(dina),
        .O(\val_reg[2]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_19 [0]),
        .Q(\delay_w[1][2]_20 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\delay_w[1][1]_19 [1]),
        .Q(\delay_w[1][2]_20 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "register" *) 
module hdmi_vga_vp_0_0_register__parameterized7_99
   (\delay_w[1][1]_19 ,
    douta,
    clk);
  output [1:0]\delay_w[1][1]_19 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]douta;

  FDRE #(
    .INIT(1'b0)) 
    \val_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[0]),
        .Q(\delay_w[1][1]_19 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \val_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(douta[1]),
        .Q(\delay_w[1][1]_19 [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rgb2ycbcr" *) 
module hdmi_vga_vp_0_0_rgb2ycbcr
   (h_sync_out,
    v_sync_out,
    de_out,
    pixel_ycbcr,
    clk,
    h_sync_in,
    v_sync_in,
    de_in,
    pixel_rgb);
  output h_sync_out;
  output v_sync_out;
  output de_out;
  output [23:0]pixel_ycbcr;
  input clk;
  input h_sync_in;
  input v_sync_in;
  input de_in;
  input [23:0]pixel_rgb;

  wire [7:0]\P2_del[0]_15 ;
  wire [7:0]\P2_del[1]_16 ;
  wire [7:0]\P2_del[2]_17 ;
  wire [24:17]\P[0][0]_0 ;
  wire [24:17]\P[0][1]_1 ;
  wire [24:17]\P[0][2]_2 ;
  wire [24:17]\P[1][0]_3 ;
  wire [24:17]\P[1][1]_4 ;
  wire [24:17]\P[1][2]_5 ;
  wire [24:17]\P[2][0]_6 ;
  wire [24:17]\P[2][1]_7 ;
  wire [24:17]\P[2][2]_8 ;
  wire [7:0]\SP[0]_9 ;
  wire [7:0]\SP[1]_10 ;
  wire [7:0]\SP[2]_11 ;
  wire [7:0]\S[0]_12 ;
  wire [7:0]\S[1]_13 ;
  wire [7:0]\S[2]_14 ;
  wire clk;
  wire de_in;
  wire de_out;
  wire h_sync_in;
  wire h_sync_out;
  wire [23:0]pixel_rgb;
  wire [23:0]pixel_ycbcr;
  wire v_sync_in;
  wire v_sync_out;
  wire [8:8]\NLW_addersP1[0].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersP1[1].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersP1[2].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersP2[0].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersP2[1].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersP2[2].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersVec[0].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersVec[1].add_S_UNCONNECTED ;
  wire [8:8]\NLW_addersVec[2].add_S_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[0].muls[0].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[0].muls[1].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[0].muls[2].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[1].muls[0].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[1].muls[1].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[1].muls[2].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[2].muls[0].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[2].muls[1].mul_P_UNCONNECTED ;
  wire [35:0]\NLW_genblk1[2].muls[2].mul_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__1 \addersP1[0].add 
       (.A({1'b0,\P[0][0]_0 }),
        .B({1'b0,\P[0][1]_1 }),
        .CLK(clk),
        .S({\NLW_addersP1[0].add_S_UNCONNECTED [8],\SP[0]_9 }));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__2 \addersP1[1].add 
       (.A({1'b0,\P[1][0]_3 }),
        .B({1'b0,\P[1][1]_4 }),
        .CLK(clk),
        .S({\NLW_addersP1[1].add_S_UNCONNECTED [8],\SP[1]_10 }));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__3 \addersP1[2].add 
       (.A({1'b0,\P[2][0]_6 }),
        .B({1'b0,\P[2][1]_7 }),
        .CLK(clk),
        .S({\NLW_addersP1[2].add_S_UNCONNECTED [8],\SP[2]_11 }));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__4 \addersP2[0].add 
       (.A({1'b0,\SP[0]_9 }),
        .B({1'b0,\P2_del[0]_15 }),
        .CLK(clk),
        .S({\NLW_addersP2[0].add_S_UNCONNECTED [8],\S[0]_12 }));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__5 \addersP2[1].add 
       (.A({1'b0,\SP[1]_10 }),
        .B({1'b0,\P2_del[1]_16 }),
        .CLK(clk),
        .S({\NLW_addersP2[1].add_S_UNCONNECTED [8],\S[1]_13 }));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__6 \addersP2[2].add 
       (.A({1'b0,\SP[2]_11 }),
        .B({1'b0,\P2_del[2]_17 }),
        .CLK(clk),
        .S({\NLW_addersP2[2].add_S_UNCONNECTED [8],\S[2]_14 }));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__7 \addersVec[0].add 
       (.A({1'b0,\S[0]_12 }),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLK(clk),
        .S({\NLW_addersVec[0].add_S_UNCONNECTED [8],pixel_ycbcr[23:16]}));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder__8 \addersVec[1].add 
       (.A({1'b0,\S[1]_13 }),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLK(clk),
        .S({\NLW_addersVec[1].add_S_UNCONNECTED [8],pixel_ycbcr[15:8]}));
  (* CHECK_LICENSE_TYPE = "Adder,c_addsub_v12_0_17,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Adder \addersVec[2].add 
       (.A({1'b0,\S[2]_14 }),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLK(clk),
        .S({\NLW_addersVec[2].add_S_UNCONNECTED [8],pixel_ycbcr[7:0]}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line \delays[0].dl 
       (.B(\P2_del[0]_15 ),
        .P(\P[0][2]_2 ),
        .clk(clk));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line_162 \delays[1].dl 
       (.B(\P2_del[1]_16 ),
        .P(\P[1][2]_5 ),
        .clk(clk));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line_163 \delays[2].dl 
       (.B(\P2_del[2]_17 ),
        .P(\P[2][2]_8 ),
        .clk(clk));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized0 dl_de
       (.clk(clk),
        .de_in(de_in),
        .de_out(de_out));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized0_164 dl_h
       (.clk(clk),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_out));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized0_165 dl_v
       (.clk(clk),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_out));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__1 \genblk1[0].muls[0].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[23:16]}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CLK(clk),
        .P({\NLW_genblk1[0].muls[0].mul_P_UNCONNECTED [35:25],\P[0][0]_0 ,\NLW_genblk1[0].muls[0].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__2 \genblk1[0].muls[1].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[15:8]}),
        .B({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .CLK(clk),
        .P({\NLW_genblk1[0].muls[1].mul_P_UNCONNECTED [35:25],\P[0][1]_1 ,\NLW_genblk1[0].muls[1].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__3 \genblk1[0].muls[2].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[7:0]}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CLK(clk),
        .P({\NLW_genblk1[0].muls[2].mul_P_UNCONNECTED [35:25],\P[0][2]_2 ,\NLW_genblk1[0].muls[2].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__4 \genblk1[1].muls[0].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[23:16]}),
        .B({1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CLK(clk),
        .P({\NLW_genblk1[1].muls[0].mul_P_UNCONNECTED [35:25],\P[1][0]_3 ,\NLW_genblk1[1].muls[0].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__5 \genblk1[1].muls[1].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[15:8]}),
        .B({1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .CLK(clk),
        .P({\NLW_genblk1[1].muls[1].mul_P_UNCONNECTED [35:25],\P[1][1]_4 ,\NLW_genblk1[1].muls[1].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__6 \genblk1[1].muls[2].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[7:0]}),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLK(clk),
        .P({\NLW_genblk1[1].muls[2].mul_P_UNCONNECTED [35:25],\P[1][2]_5 ,\NLW_genblk1[1].muls[2].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__7 \genblk1[2].muls[0].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[23:16]}),
        .B({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLK(clk),
        .P({\NLW_genblk1[2].muls[0].mul_P_UNCONNECTED [35:25],\P[2][0]_6 ,\NLW_genblk1[2].muls[0].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier__8 \genblk1[2].muls[1].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[15:8]}),
        .B({1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CLK(clk),
        .P({\NLW_genblk1[2].muls[1].mul_P_UNCONNECTED [35:25],\P[2][1]_7 ,\NLW_genblk1[2].muls[1].mul_P_UNCONNECTED [16:0]}));
  (* CHECK_LICENSE_TYPE = "Multiplier,mult_gen_v12_0_20,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_Multiplier \genblk1[2].muls[2].mul 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pixel_rgb[7:0]}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .CLK(clk),
        .P({\NLW_genblk1[2].muls[2].mul_P_UNCONNECTED [35:25],\P[2][2]_8 ,\NLW_genblk1[2].muls[2].mul_P_UNCONNECTED [16:0]}));
endmodule

(* CHECK_LICENSE_TYPE = "rgb2ycbcr_0,rgb2ycbcr,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* ORIG_REF_NAME = "rgb2ycbcr_0" *) (* X_CORE_INFO = "rgb2ycbcr,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_rgb2ycbcr_0
   (clk,
    h_sync_in,
    v_sync_in,
    de_in,
    pixel_rgb,
    h_sync_out,
    v_sync_out,
    de_out,
    pixel_ycbcr);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0" *) input clk;
  input h_sync_in;
  input v_sync_in;
  input de_in;
  input [23:0]pixel_rgb;
  output h_sync_out;
  output v_sync_out;
  output de_out;
  output [23:0]pixel_ycbcr;

  wire clk;
  wire de_in;
  wire de_out;
  wire h_sync_in;
  wire h_sync_out;
  wire [23:0]pixel_rgb;
  wire [23:0]pixel_ycbcr;
  wire v_sync_in;
  wire v_sync_out;

  hdmi_vga_vp_0_0_rgb2ycbcr inst
       (.clk(clk),
        .de_in(de_in),
        .de_out(de_out),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_out),
        .pixel_rgb(pixel_rgb),
        .pixel_ycbcr(pixel_ycbcr),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_out));
endmodule

(* ORIG_REF_NAME = "sub_11_11" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_sub_11_11
   (A,
    B,
    CLK,
    S);
  input [10:0]A;
  input [10:0]B;
  (* syn_isclock = "1" *) input CLK;
  output [10:0]S;


endmodule

(* ORIG_REF_NAME = "sub_11_11" *) (* X_CORE_INFO = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
module hdmi_vga_vp_0_0_sub_11_11_HD382
   (CLK,
    A,
    B,
    S);
  (* syn_isclock = "1" *) input CLK;
  input [10:0]A;
  input [10:0]B;
  output [10:0]S;


endmodule

(* ORIG_REF_NAME = "vis_box" *) 
module hdmi_vga_vp_0_0_vis_box
   (prev_vsync,
    CO,
    \x_pos_reg[10]_0 ,
    \y_pos_reg[8]_0 ,
    SR,
    sw_0_sp_1,
    vsync_ero,
    clk,
    p_0_out,
    \x1_r_reg[0]_0 ,
    \x_pos_reg[0]_0 ,
    sw,
    E,
    \x2_r_reg[0]_0 ,
    \y2_r_reg[0]_0 );
  output prev_vsync;
  output [0:0]CO;
  output [0:0]\x_pos_reg[10]_0 ;
  output [0:0]\y_pos_reg[8]_0 ;
  output [0:0]SR;
  output sw_0_sp_1;
  input vsync_ero;
  input clk;
  input [0:0]p_0_out;
  input \x1_r_reg[0]_0 ;
  input [0:0]\x_pos_reg[0]_0 ;
  input [0:0]sw;
  input [0:0]E;
  input [0:0]\x2_r_reg[0]_0 ;
  input [0:0]\y2_r_reg[0]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]SR;
  wire box_n_5;
  wire clk;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8_n_0;
  wire [0:0]p_0_out;
  wire pixel_out3;
  wire pixel_out31_in;
  wire pixel_out3_carry__0_i_1_n_0;
  wire pixel_out3_carry__0_i_2_n_0;
  wire pixel_out3_carry_i_1_n_0;
  wire pixel_out3_carry_i_2_n_0;
  wire pixel_out3_carry_i_3_n_0;
  wire pixel_out3_carry_i_4_n_0;
  wire pixel_out3_carry_i_5_n_0;
  wire pixel_out3_carry_i_6_n_0;
  wire pixel_out3_carry_i_7_n_0;
  wire pixel_out3_carry_i_8_n_0;
  wire pixel_out3_carry_n_0;
  wire pixel_out3_carry_n_1;
  wire pixel_out3_carry_n_2;
  wire pixel_out3_carry_n_3;
  wire \pixel_out3_inferred__0/i__carry__0_n_3 ;
  wire \pixel_out3_inferred__0/i__carry_n_0 ;
  wire \pixel_out3_inferred__0/i__carry_n_1 ;
  wire \pixel_out3_inferred__0/i__carry_n_2 ;
  wire \pixel_out3_inferred__0/i__carry_n_3 ;
  wire pixel_out40_in;
  wire pixel_out42_in;
  wire pixel_out4_carry__0_i_1_n_0;
  wire pixel_out4_carry__0_i_2_n_0;
  wire pixel_out4_carry_i_1_n_0;
  wire pixel_out4_carry_i_2_n_0;
  wire pixel_out4_carry_i_3_n_0;
  wire pixel_out4_carry_i_4_n_0;
  wire pixel_out4_carry_i_5_n_0;
  wire pixel_out4_carry_i_6_n_0;
  wire pixel_out4_carry_i_7_n_0;
  wire pixel_out4_carry_i_8_n_0;
  wire pixel_out4_carry_n_0;
  wire pixel_out4_carry_n_1;
  wire pixel_out4_carry_n_2;
  wire pixel_out4_carry_n_3;
  wire \pixel_out4_inferred__0/i__carry__0_n_3 ;
  wire \pixel_out4_inferred__0/i__carry_n_0 ;
  wire \pixel_out4_inferred__0/i__carry_n_1 ;
  wire \pixel_out4_inferred__0/i__carry_n_2 ;
  wire \pixel_out4_inferred__0/i__carry_n_3 ;
  wire pixel_out5;
  wire pixel_out50_out;
  wire pixel_out5_carry_i_1_n_0;
  wire pixel_out5_carry_i_2_n_0;
  wire pixel_out5_carry_i_3_n_0;
  wire pixel_out5_carry_i_4_n_0;
  wire pixel_out5_carry_n_0;
  wire pixel_out5_carry_n_1;
  wire pixel_out5_carry_n_2;
  wire pixel_out5_carry_n_3;
  wire \pixel_out5_inferred__0/i__carry_n_0 ;
  wire \pixel_out5_inferred__0/i__carry_n_1 ;
  wire \pixel_out5_inferred__0/i__carry_n_2 ;
  wire \pixel_out5_inferred__0/i__carry_n_3 ;
  wire \pixel_out5_inferred__1/i__carry_n_1 ;
  wire \pixel_out5_inferred__1/i__carry_n_2 ;
  wire \pixel_out5_inferred__1/i__carry_n_3 ;
  wire \pixel_out5_inferred__2/i__carry_n_1 ;
  wire \pixel_out5_inferred__2/i__carry_n_2 ;
  wire \pixel_out5_inferred__2/i__carry_n_3 ;
  wire prev_vsync;
  wire \r_pix[23]_i_21_n_0 ;
  wire [0:0]sw;
  wire sw_0_sn_1;
  wire vsync_ero;
  wire [10:0]x1;
  wire [10:0]x1_r;
  wire \x1_r_reg[0]_0 ;
  wire [10:0]x2;
  wire [10:0]x2_r;
  wire [0:0]\x2_r_reg[0]_0 ;
  wire [10:0]x_pos;
  wire \x_pos[10]_i_2__4_n_0 ;
  wire \x_pos[10]_i_3__0_n_0 ;
  wire \x_pos[10]_i_4__0_n_0 ;
  wire \x_pos[10]_i_5__0_n_0 ;
  wire \x_pos[2]_i_1__3_n_0 ;
  wire \x_pos[8]_i_2_n_0 ;
  wire \x_pos[9]_i_2__0_n_0 ;
  wire [0:0]\x_pos_reg[0]_0 ;
  wire [0:0]\x_pos_reg[10]_0 ;
  wire \x_pos_reg_n_0_[0] ;
  wire \x_pos_reg_n_0_[10] ;
  wire \x_pos_reg_n_0_[1] ;
  wire \x_pos_reg_n_0_[2] ;
  wire \x_pos_reg_n_0_[3] ;
  wire \x_pos_reg_n_0_[4] ;
  wire \x_pos_reg_n_0_[5] ;
  wire \x_pos_reg_n_0_[6] ;
  wire \x_pos_reg_n_0_[7] ;
  wire \x_pos_reg_n_0_[8] ;
  wire \x_pos_reg_n_0_[9] ;
  wire [9:0]y1;
  wire [9:0]y1_r;
  wire [9:0]y2;
  wire [9:0]y2_r;
  wire [0:0]\y2_r_reg[0]_0 ;
  wire [9:0]y_pos;
  wire \y_pos[2]_i_1__4_n_0 ;
  wire \y_pos[9]_i_1__0_n_0 ;
  wire \y_pos[9]_i_3__2_n_0 ;
  wire \y_pos[9]_i_4__1_n_0 ;
  wire \y_pos[9]_i_5__1_n_0 ;
  wire \y_pos[9]_i_6__1_n_0 ;
  wire \y_pos[9]_i_7__1_n_0 ;
  wire [0:0]\y_pos_reg[8]_0 ;
  wire \y_pos_reg_n_0_[0] ;
  wire \y_pos_reg_n_0_[1] ;
  wire \y_pos_reg_n_0_[2] ;
  wire \y_pos_reg_n_0_[3] ;
  wire \y_pos_reg_n_0_[4] ;
  wire \y_pos_reg_n_0_[5] ;
  wire \y_pos_reg_n_0_[6] ;
  wire \y_pos_reg_n_0_[7] ;
  wire \y_pos_reg_n_0_[8] ;
  wire \y_pos_reg_n_0_[9] ;
  wire [3:0]NLW_pixel_out3_carry_O_UNCONNECTED;
  wire [3:1]NLW_pixel_out3_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_pixel_out3_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_pixel_out3_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_pixel_out3_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_out3_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_pixel_out4_carry_O_UNCONNECTED;
  wire [3:1]NLW_pixel_out4_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_pixel_out4_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_pixel_out4_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_pixel_out4_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_out4_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_pixel_out5_carry_O_UNCONNECTED;
  wire [3:0]\NLW_pixel_out5_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_pixel_out5_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_pixel_out5_inferred__2/i__carry_O_UNCONNECTED ;

  assign sw_0_sp_1 = sw_0_sn_1;
  hdmi_vga_vp_0_0_bounding_box box
       (.CO(CO),
        .E(box_n_5),
        .Q(x1),
        .SR(SR),
        .clk(clk),
        .p_0_out(p_0_out),
        .prev_vsync(prev_vsync),
        .vsync_ero(vsync_ero),
        .\x1_r_reg[0]_0 (\x1_r_reg[0]_0 ),
        .\x2_r_reg[0]_0 (\x2_r_reg[0]_0 ),
        .\x2_r_reg[10]_0 (x2),
        .\x_pos_reg[0]_0 (\x_pos_reg[0]_0 ),
        .\x_pos_reg[10]_0 (\x_pos_reg[10]_0 ),
        .\y1_r_reg[0]_0 (E),
        .\y1_r_reg[9]_0 (y1),
        .\y2_r_reg[0]_0 (\y2_r_reg[0]_0 ),
        .\y2_r_reg[9]_0 (y2),
        .\y_pos_reg[8]_0 (\y_pos_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1
       (.I0(x2_r[10]),
        .I1(\x_pos_reg_n_0_[10] ),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1__0
       (.I0(\x_pos_reg_n_0_[10] ),
        .I1(x1_r[10]),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    i__carry__0_i_2
       (.I0(\x_pos_reg_n_0_[8] ),
        .I1(x2_r[8]),
        .I2(x2_r[9]),
        .I3(\x_pos_reg_n_0_[9] ),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__0
       (.I0(\x_pos_reg_n_0_[8] ),
        .I1(x1_r[8]),
        .I2(x1_r[9]),
        .I3(\x_pos_reg_n_0_[9] ),
        .O(i__carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3
       (.I0(x2_r[10]),
        .I1(\x_pos_reg_n_0_[10] ),
        .O(i__carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__0
       (.I0(x1_r[10]),
        .I1(\x_pos_reg_n_0_[10] ),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4
       (.I0(x2_r[8]),
        .I1(\x_pos_reg_n_0_[8] ),
        .I2(x2_r[9]),
        .I3(\x_pos_reg_n_0_[9] ),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_4__0
       (.I0(x1_r[8]),
        .I1(\x_pos_reg_n_0_[8] ),
        .I2(x1_r[9]),
        .I3(\x_pos_reg_n_0_[9] ),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_1__0
       (.I0(x1_r[9]),
        .I1(\x_pos_reg_n_0_[9] ),
        .I2(x1_r[10]),
        .I3(\x_pos_reg_n_0_[10] ),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_1__1
       (.I0(x2_r[6]),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(x2_r[7]),
        .I3(\x_pos_reg_n_0_[7] ),
        .O(i__carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_1__2
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(x1_r[6]),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(x1_r[7]),
        .O(i__carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__4
       (.I0(y2_r[9]),
        .I1(\y_pos_reg_n_0_[9] ),
        .O(i__carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__5
       (.I0(y1_r[9]),
        .I1(\y_pos_reg_n_0_[9] ),
        .O(i__carry_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(x1_r[8]),
        .I1(\x_pos_reg_n_0_[8] ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(x1_r[7]),
        .I4(\x_pos_reg_n_0_[6] ),
        .I5(x1_r[6]),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(y2_r[6]),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(y2_r[7]),
        .I4(y2_r[8]),
        .I5(\y_pos_reg_n_0_[8] ),
        .O(i__carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__2
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(y1_r[6]),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(y1_r[7]),
        .I4(y1_r[8]),
        .I5(\y_pos_reg_n_0_[8] ),
        .O(i__carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2__3
       (.I0(x2_r[4]),
        .I1(\x_pos_reg_n_0_[4] ),
        .I2(x2_r[5]),
        .I3(\x_pos_reg_n_0_[5] ),
        .O(i__carry_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_2__4
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(x1_r[4]),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(x1_r[5]),
        .O(i__carry_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(x1_r[5]),
        .I2(\x_pos_reg_n_0_[4] ),
        .I3(x1_r[4]),
        .I4(x1_r[3]),
        .I5(\x_pos_reg_n_0_[3] ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(y2_r[5]),
        .I1(\y_pos_reg_n_0_[5] ),
        .I2(y2_r[4]),
        .I3(\y_pos_reg_n_0_[4] ),
        .I4(y2_r[3]),
        .I5(\y_pos_reg_n_0_[3] ),
        .O(i__carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__2
       (.I0(\y_pos_reg_n_0_[5] ),
        .I1(y1_r[5]),
        .I2(\y_pos_reg_n_0_[4] ),
        .I3(y1_r[4]),
        .I4(y1_r[3]),
        .I5(\y_pos_reg_n_0_[3] ),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__3
       (.I0(x2_r[2]),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[3] ),
        .I3(x2_r[3]),
        .O(i__carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__4
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(x1_r[2]),
        .I2(x1_r[3]),
        .I3(\x_pos_reg_n_0_[3] ),
        .O(i__carry_i_3__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(x1_r[2]),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(x1_r[1]),
        .I4(\x_pos_reg_n_0_[0] ),
        .I5(x1_r[0]),
        .O(i__carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(y2_r[2]),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(y2_r[0]),
        .I4(\y_pos_reg_n_0_[1] ),
        .I5(y2_r[1]),
        .O(i__carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__2
       (.I0(y1_r[2]),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(y1_r[1]),
        .I4(\y_pos_reg_n_0_[0] ),
        .I5(y1_r[0]),
        .O(i__carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4__3
       (.I0(x2_r[0]),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(x2_r[1]),
        .I3(\x_pos_reg_n_0_[1] ),
        .O(i__carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    i__carry_i_4__4
       (.I0(\x_pos_reg_n_0_[0] ),
        .I1(x1_r[0]),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(x1_r[1]),
        .O(i__carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(x2_r[6]),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(x2_r[7]),
        .I3(\x_pos_reg_n_0_[7] ),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(x1_r[6]),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(x1_r[7]),
        .I3(\x_pos_reg_n_0_[7] ),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(x2_r[4]),
        .I1(\x_pos_reg_n_0_[4] ),
        .I2(x2_r[5]),
        .I3(\x_pos_reg_n_0_[5] ),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(x1_r[4]),
        .I1(\x_pos_reg_n_0_[4] ),
        .I2(x1_r[5]),
        .I3(\x_pos_reg_n_0_[5] ),
        .O(i__carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(x2_r[2]),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(x2_r[3]),
        .I3(\x_pos_reg_n_0_[3] ),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(x1_r[2]),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(x1_r[3]),
        .I3(\x_pos_reg_n_0_[3] ),
        .O(i__carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(x2_r[0]),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(x2_r[1]),
        .I3(\x_pos_reg_n_0_[1] ),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(x1_r[0]),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(x1_r[1]),
        .I3(\x_pos_reg_n_0_[1] ),
        .O(i__carry_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 pixel_out3_carry
       (.CI(1'b0),
        .CO({pixel_out3_carry_n_0,pixel_out3_carry_n_1,pixel_out3_carry_n_2,pixel_out3_carry_n_3}),
        .CYINIT(1'b1),
        .DI({pixel_out3_carry_i_1_n_0,pixel_out3_carry_i_2_n_0,pixel_out3_carry_i_3_n_0,pixel_out3_carry_i_4_n_0}),
        .O(NLW_pixel_out3_carry_O_UNCONNECTED[3:0]),
        .S({pixel_out3_carry_i_5_n_0,pixel_out3_carry_i_6_n_0,pixel_out3_carry_i_7_n_0,pixel_out3_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 pixel_out3_carry__0
       (.CI(pixel_out3_carry_n_0),
        .CO({NLW_pixel_out3_carry__0_CO_UNCONNECTED[3:1],pixel_out3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pixel_out3_carry__0_i_1_n_0}),
        .O(NLW_pixel_out3_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,pixel_out3_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h40F4)) 
    pixel_out3_carry__0_i_1
       (.I0(\y_pos_reg_n_0_[8] ),
        .I1(y2_r[8]),
        .I2(y2_r[9]),
        .I3(\y_pos_reg_n_0_[9] ),
        .O(pixel_out3_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out3_carry__0_i_2
       (.I0(y2_r[9]),
        .I1(\y_pos_reg_n_0_[9] ),
        .I2(y2_r[8]),
        .I3(\y_pos_reg_n_0_[8] ),
        .O(pixel_out3_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out3_carry_i_1
       (.I0(y2_r[6]),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(y2_r[7]),
        .O(pixel_out3_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out3_carry_i_2
       (.I0(y2_r[4]),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(y2_r[5]),
        .O(pixel_out3_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out3_carry_i_3
       (.I0(y2_r[2]),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[3] ),
        .I3(y2_r[3]),
        .O(pixel_out3_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out3_carry_i_4
       (.I0(y2_r[0]),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(y2_r[1]),
        .O(pixel_out3_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out3_carry_i_5
       (.I0(y2_r[7]),
        .I1(\y_pos_reg_n_0_[7] ),
        .I2(y2_r[6]),
        .I3(\y_pos_reg_n_0_[6] ),
        .O(pixel_out3_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out3_carry_i_6
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(y2_r[4]),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(y2_r[5]),
        .O(pixel_out3_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out3_carry_i_7
       (.I0(y2_r[2]),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(y2_r[3]),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(pixel_out3_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out3_carry_i_8
       (.I0(y2_r[1]),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(y2_r[0]),
        .I3(\y_pos_reg_n_0_[0] ),
        .O(pixel_out3_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_out3_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\pixel_out3_inferred__0/i__carry_n_0 ,\pixel_out3_inferred__0/i__carry_n_1 ,\pixel_out3_inferred__0/i__carry_n_2 ,\pixel_out3_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__1_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}),
        .O(\NLW_pixel_out3_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_out3_inferred__0/i__carry__0 
       (.CI(\pixel_out3_inferred__0/i__carry_n_0 ),
        .CO({\NLW_pixel_out3_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],pixel_out31_in,\pixel_out3_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0}),
        .O(\NLW_pixel_out3_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 pixel_out4_carry
       (.CI(1'b0),
        .CO({pixel_out4_carry_n_0,pixel_out4_carry_n_1,pixel_out4_carry_n_2,pixel_out4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({pixel_out4_carry_i_1_n_0,pixel_out4_carry_i_2_n_0,pixel_out4_carry_i_3_n_0,pixel_out4_carry_i_4_n_0}),
        .O(NLW_pixel_out4_carry_O_UNCONNECTED[3:0]),
        .S({pixel_out4_carry_i_5_n_0,pixel_out4_carry_i_6_n_0,pixel_out4_carry_i_7_n_0,pixel_out4_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 pixel_out4_carry__0
       (.CI(pixel_out4_carry_n_0),
        .CO({NLW_pixel_out4_carry__0_CO_UNCONNECTED[3:1],pixel_out40_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,pixel_out4_carry__0_i_1_n_0}),
        .O(NLW_pixel_out4_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,pixel_out4_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h40F4)) 
    pixel_out4_carry__0_i_1
       (.I0(y1_r[8]),
        .I1(\y_pos_reg_n_0_[8] ),
        .I2(\y_pos_reg_n_0_[9] ),
        .I3(y1_r[9]),
        .O(pixel_out4_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out4_carry__0_i_2
       (.I0(y1_r[9]),
        .I1(\y_pos_reg_n_0_[9] ),
        .I2(y1_r[8]),
        .I3(\y_pos_reg_n_0_[8] ),
        .O(pixel_out4_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out4_carry_i_1
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(y1_r[6]),
        .I2(y1_r[7]),
        .I3(\y_pos_reg_n_0_[7] ),
        .O(pixel_out4_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out4_carry_i_2
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(y1_r[4]),
        .I2(y1_r[5]),
        .I3(\y_pos_reg_n_0_[5] ),
        .O(pixel_out4_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out4_carry_i_3
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(y1_r[2]),
        .I2(y1_r[3]),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(pixel_out4_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    pixel_out4_carry_i_4
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(y1_r[0]),
        .I2(y1_r[1]),
        .I3(\y_pos_reg_n_0_[1] ),
        .O(pixel_out4_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out4_carry_i_5
       (.I0(y1_r[7]),
        .I1(\y_pos_reg_n_0_[7] ),
        .I2(y1_r[6]),
        .I3(\y_pos_reg_n_0_[6] ),
        .O(pixel_out4_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out4_carry_i_6
       (.I0(y1_r[4]),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(y1_r[5]),
        .I3(\y_pos_reg_n_0_[5] ),
        .O(pixel_out4_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out4_carry_i_7
       (.I0(y1_r[2]),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(y1_r[3]),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(pixel_out4_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out4_carry_i_8
       (.I0(y1_r[0]),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(y1_r[1]),
        .I3(\y_pos_reg_n_0_[1] ),
        .O(pixel_out4_carry_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_out4_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\pixel_out4_inferred__0/i__carry_n_0 ,\pixel_out4_inferred__0/i__carry_n_1 ,\pixel_out4_inferred__0/i__carry_n_2 ,\pixel_out4_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}),
        .O(\NLW_pixel_out4_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \pixel_out4_inferred__0/i__carry__0 
       (.CI(\pixel_out4_inferred__0/i__carry_n_0 ),
        .CO({\NLW_pixel_out4_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],pixel_out42_in,\pixel_out4_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0}),
        .O(\NLW_pixel_out4_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 pixel_out5_carry
       (.CI(1'b0),
        .CO({pixel_out5_carry_n_0,pixel_out5_carry_n_1,pixel_out5_carry_n_2,pixel_out5_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pixel_out5_carry_O_UNCONNECTED[3:0]),
        .S({pixel_out5_carry_i_1_n_0,pixel_out5_carry_i_2_n_0,pixel_out5_carry_i_3_n_0,pixel_out5_carry_i_4_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    pixel_out5_carry_i_1
       (.I0(x2_r[9]),
        .I1(\x_pos_reg_n_0_[9] ),
        .I2(x2_r[10]),
        .I3(\x_pos_reg_n_0_[10] ),
        .O(pixel_out5_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out5_carry_i_2
       (.I0(x2_r[8]),
        .I1(\x_pos_reg_n_0_[8] ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(x2_r[7]),
        .I4(\x_pos_reg_n_0_[6] ),
        .I5(x2_r[6]),
        .O(pixel_out5_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out5_carry_i_3
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(x2_r[5]),
        .I2(\x_pos_reg_n_0_[4] ),
        .I3(x2_r[4]),
        .I4(x2_r[3]),
        .I5(\x_pos_reg_n_0_[3] ),
        .O(pixel_out5_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    pixel_out5_carry_i_4
       (.I0(x2_r[2]),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(x2_r[1]),
        .I4(\x_pos_reg_n_0_[0] ),
        .I5(x2_r[0]),
        .O(pixel_out5_carry_i_4_n_0));
  CARRY4 \pixel_out5_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\pixel_out5_inferred__0/i__carry_n_0 ,\pixel_out5_inferred__0/i__carry_n_1 ,\pixel_out5_inferred__0/i__carry_n_2 ,\pixel_out5_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pixel_out5_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 \pixel_out5_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({pixel_out5,\pixel_out5_inferred__1/i__carry_n_1 ,\pixel_out5_inferred__1/i__carry_n_2 ,\pixel_out5_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pixel_out5_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__4_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  CARRY4 \pixel_out5_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({pixel_out50_out,\pixel_out5_inferred__2/i__carry_n_1 ,\pixel_out5_inferred__2/i__carry_n_2 ,\pixel_out5_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pixel_out5_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__5_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}));
  LUT6 #(
    .INIT(64'h01555555FFFFFFFF)) 
    \r_pix[23]_i_13 
       (.I0(\r_pix[23]_i_21_n_0 ),
        .I1(pixel_out50_out),
        .I2(pixel_out5),
        .I3(pixel_out42_in),
        .I4(pixel_out31_in),
        .I5(sw),
        .O(sw_0_sn_1));
  LUT4 #(
    .INIT(16'hE000)) 
    \r_pix[23]_i_21 
       (.I0(\pixel_out5_inferred__0/i__carry_n_0 ),
        .I1(pixel_out5_carry_n_0),
        .I2(pixel_out40_in),
        .I3(pixel_out3),
        .O(\r_pix[23]_i_21_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[0] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[0]),
        .Q(x1_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[10] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[10]),
        .Q(x1_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[1] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[1]),
        .Q(x1_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[2] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[2]),
        .Q(x1_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[3] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[3]),
        .Q(x1_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[4] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[4]),
        .Q(x1_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[5] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[5]),
        .Q(x1_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[6] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[6]),
        .Q(x1_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[7] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[7]),
        .Q(x1_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[8] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[8]),
        .Q(x1_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x1_r_reg[9] 
       (.C(clk),
        .CE(box_n_5),
        .D(x1[9]),
        .Q(x1_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[0] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[0]),
        .Q(x2_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[10] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[10]),
        .Q(x2_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[1] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[1]),
        .Q(x2_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[2] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[2]),
        .Q(x2_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[3] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[3]),
        .Q(x2_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[4] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[4]),
        .Q(x2_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[5] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[5]),
        .Q(x2_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[6] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[6]),
        .Q(x2_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[7] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[7]),
        .Q(x2_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[8] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[8]),
        .Q(x2_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x2_r_reg[9] 
       (.C(clk),
        .CE(box_n_5),
        .D(x2[9]),
        .Q(x2_r[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_pos[0]_i_1__2 
       (.I0(\x_pos_reg_n_0_[0] ),
        .O(x_pos[0]));
  LUT4 #(
    .INIT(16'h02D2)) 
    \x_pos[10]_i_1__2 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos[10]_i_2__4_n_0 ),
        .I2(\x_pos_reg_n_0_[10] ),
        .I3(\x_pos[10]_i_3__0_n_0 ),
        .O(x_pos[10]));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    \x_pos[10]_i_2__4 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos_reg_n_0_[5] ),
        .I2(\x_pos[8]_i_2_n_0 ),
        .I3(\x_pos_reg_n_0_[6] ),
        .I4(\x_pos_reg_n_0_[8] ),
        .O(\x_pos[10]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \x_pos[10]_i_3__0 
       (.I0(\x_pos[10]_i_4__0_n_0 ),
        .I1(\x_pos_reg_n_0_[9] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\x_pos_reg_n_0_[10] ),
        .I4(\x_pos[10]_i_5__0_n_0 ),
        .O(\x_pos[10]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \x_pos[10]_i_4__0 
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x_pos_reg_n_0_[7] ),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(\x_pos_reg_n_0_[4] ),
        .O(\x_pos[10]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \x_pos[10]_i_5__0 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[3] ),
        .O(\x_pos[10]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[1]_i_1__2 
       (.I0(\x_pos_reg_n_0_[0] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .O(x_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_pos[2]_i_1__3 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .O(\x_pos[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_pos[3]_i_1__1 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .O(x_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_pos[4]_i_1__2 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .O(x_pos[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_pos[5]_i_1__2 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[3] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[2] ),
        .I5(\x_pos_reg_n_0_[4] ),
        .O(x_pos[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h4530)) 
    \x_pos[6]_i_1__0 
       (.I0(\x_pos[10]_i_3__0_n_0 ),
        .I1(\x_pos[8]_i_2_n_0 ),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(\x_pos_reg_n_0_[6] ),
        .O(x_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h51550C00)) 
    \x_pos[7]_i_1__1 
       (.I0(\x_pos[10]_i_3__0_n_0 ),
        .I1(\x_pos_reg_n_0_[5] ),
        .I2(\x_pos[8]_i_2_n_0 ),
        .I3(\x_pos_reg_n_0_[6] ),
        .I4(\x_pos_reg_n_0_[7] ),
        .O(x_pos[7]));
  LUT6 #(
    .INIT(64'hDFFF0000DFFF2000)) 
    \x_pos[8]_i_1__2 
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x_pos[8]_i_2_n_0 ),
        .I2(\x_pos_reg_n_0_[5] ),
        .I3(\x_pos_reg_n_0_[7] ),
        .I4(\x_pos_reg_n_0_[8] ),
        .I5(\x_pos[10]_i_3__0_n_0 ),
        .O(x_pos[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \x_pos[8]_i_2 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .I4(\x_pos_reg_n_0_[4] ),
        .O(\x_pos[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF0000DFFF2000)) 
    \x_pos[9]_i_1__2 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos[9]_i_2__0_n_0 ),
        .I2(\x_pos_reg_n_0_[6] ),
        .I3(\x_pos_reg_n_0_[8] ),
        .I4(\x_pos_reg_n_0_[9] ),
        .I5(\x_pos[10]_i_3__0_n_0 ),
        .O(x_pos[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_pos[9]_i_2__0 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .I5(\x_pos_reg_n_0_[5] ),
        .O(\x_pos[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[0] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[0]),
        .Q(\x_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[10] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[10]),
        .Q(\x_pos_reg_n_0_[10] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[1] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[1]),
        .Q(\x_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[2] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(\x_pos[2]_i_1__3_n_0 ),
        .Q(\x_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[3] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[3]),
        .Q(\x_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[4] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[4]),
        .Q(\x_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[5] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[5]),
        .Q(\x_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[6] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[6]),
        .Q(\x_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[7] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[7]),
        .Q(\x_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[8] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[8]),
        .Q(\x_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[9] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[9]),
        .Q(\x_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[0] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[0]),
        .Q(y1_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[1] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[1]),
        .Q(y1_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[2] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[2]),
        .Q(y1_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[3] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[3]),
        .Q(y1_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[4] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[4]),
        .Q(y1_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[5] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[5]),
        .Q(y1_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[6] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[6]),
        .Q(y1_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[7] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[7]),
        .Q(y1_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[8] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[8]),
        .Q(y1_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y1_r_reg[9] 
       (.C(clk),
        .CE(box_n_5),
        .D(y1[9]),
        .Q(y1_r[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[0] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[0]),
        .Q(y2_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[1] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[1]),
        .Q(y2_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[2] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[2]),
        .Q(y2_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[3] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[3]),
        .Q(y2_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[4] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[4]),
        .Q(y2_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[5] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[5]),
        .Q(y2_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[6] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[6]),
        .Q(y2_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[7] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[7]),
        .Q(y2_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[8] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[8]),
        .Q(y2_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \y2_r_reg[9] 
       (.C(clk),
        .CE(box_n_5),
        .D(y2[9]),
        .Q(y2_r[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_pos[0]_i_1__1 
       (.I0(\y_pos_reg_n_0_[0] ),
        .O(y_pos[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_pos[1]_i_1__1 
       (.I0(\y_pos_reg_n_0_[1] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .O(y_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_pos[2]_i_1__4 
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .O(\y_pos[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_pos[3]_i_1__1 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[2] ),
        .O(y_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \y_pos[4]_i_1__0 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .I3(\y_pos_reg_n_0_[3] ),
        .I4(\y_pos_reg_n_0_[4] ),
        .O(y_pos[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_pos[5]_i_1__0 
       (.I0(\y_pos_reg_n_0_[5] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[2] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[4] ),
        .O(y_pos[5]));
  LUT3 #(
    .INIT(8'h82)) 
    \y_pos[6]_i_1__1 
       (.I0(\y_pos[9]_i_5__1_n_0 ),
        .I1(\y_pos[9]_i_4__1_n_0 ),
        .I2(\y_pos_reg_n_0_[6] ),
        .O(y_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \y_pos[7]_i_1__1 
       (.I0(\y_pos[9]_i_5__1_n_0 ),
        .I1(\y_pos[9]_i_4__1_n_0 ),
        .I2(\y_pos_reg_n_0_[6] ),
        .I3(\y_pos_reg_n_0_[7] ),
        .O(y_pos[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \y_pos[8]_i_1__1 
       (.I0(\y_pos[9]_i_5__1_n_0 ),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(\y_pos[9]_i_4__1_n_0 ),
        .I4(\y_pos_reg_n_0_[8] ),
        .O(y_pos[8]));
  LUT3 #(
    .INIT(8'h02)) 
    \y_pos[9]_i_1__0 
       (.I0(\x_pos_reg[0]_0 ),
        .I1(\y_pos[9]_i_3__2_n_0 ),
        .I2(\x_pos[8]_i_2_n_0 ),
        .O(\y_pos[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F008000000000)) 
    \y_pos[9]_i_2__1 
       (.I0(\y_pos_reg_n_0_[8] ),
        .I1(\y_pos_reg_n_0_[7] ),
        .I2(\y_pos_reg_n_0_[6] ),
        .I3(\y_pos[9]_i_4__1_n_0 ),
        .I4(\y_pos_reg_n_0_[9] ),
        .I5(\y_pos[9]_i_5__1_n_0 ),
        .O(y_pos[9]));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \y_pos[9]_i_3__2 
       (.I0(\x_pos_reg_n_0_[10] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\x_pos_reg_n_0_[5] ),
        .I4(\x_pos_reg_n_0_[9] ),
        .I5(\x_pos_reg_n_0_[7] ),
        .O(\y_pos[9]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_pos[9]_i_4__1 
       (.I0(\y_pos_reg_n_0_[5] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[2] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[4] ),
        .O(\y_pos[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \y_pos[9]_i_5__1 
       (.I0(\y_pos[9]_i_6__1_n_0 ),
        .I1(\y_pos[9]_i_7__1_n_0 ),
        .I2(\y_pos_reg_n_0_[4] ),
        .I3(\y_pos_reg_n_0_[5] ),
        .I4(\y_pos_reg_n_0_[2] ),
        .I5(\y_pos_reg_n_0_[1] ),
        .O(\y_pos[9]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h2AFFFFFFFFFFFFFF)) 
    \y_pos[9]_i_6__1 
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[9] ),
        .I4(\y_pos_reg_n_0_[8] ),
        .I5(\y_pos_reg_n_0_[7] ),
        .O(\y_pos[9]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF70FF70FF70FF)) 
    \y_pos[9]_i_7__1 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(\y_pos_reg_n_0_[8] ),
        .I4(\y_pos_reg_n_0_[7] ),
        .I5(\y_pos_reg_n_0_[6] ),
        .O(\y_pos[9]_i_7__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[0] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[0]),
        .Q(\y_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[1] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[1]),
        .Q(\y_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[2] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(\y_pos[2]_i_1__4_n_0 ),
        .Q(\y_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[3] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[3]),
        .Q(\y_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[4] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[4]),
        .Q(\y_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[5] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[5]),
        .Q(\y_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[6] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[6]),
        .Q(\y_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[7] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[7]),
        .Q(\y_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[8] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[8]),
        .Q(\y_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[9] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__0_n_0 ),
        .D(y_pos[9]),
        .Q(\y_pos_reg_n_0_[9] ),
        .R(vsync_ero));
endmodule

(* ORIG_REF_NAME = "vis_centroid" *) 
module hdmi_vga_vp_0_0_vis_centroid
   (SR,
    \val_reg[26] ,
    dina,
    de_c,
    E,
    \val_reg[26]_0 ,
    \val_reg[26]_1 ,
    r_hsync,
    \val_reg[26]_2 ,
    \val_reg[26]_3 ,
    \val_reg[26]_4 ,
    A,
    CE,
    clk,
    \val_reg[0] ,
    vsync_ero,
    \val_reg[2] ,
    \val_reg[1] ,
    prev_vsync,
    CO,
    \x2_r_reg[0] ,
    \y2_r_reg[0] ,
    r_hsync_reg,
    h_sync_in,
    r_hsync_reg_0,
    h_sync_del,
    r_hsync_reg_1,
    sw,
    hsync_circ,
    h_sync_out,
    \r_pix_reg[15] ,
    \r_pix_reg[15]_0 );
  output [0:0]SR;
  output \val_reg[26] ;
  output [1:0]dina;
  output de_c;
  output [0:0]E;
  output [0:0]\val_reg[26]_0 ;
  output [0:0]\val_reg[26]_1 ;
  output r_hsync;
  output \val_reg[26]_2 ;
  output \val_reg[26]_3 ;
  output \val_reg[26]_4 ;
  input [0:0]A;
  input CE;
  input clk;
  input [0:0]\val_reg[0] ;
  input vsync_ero;
  input [0:0]\val_reg[2] ;
  input \val_reg[1] ;
  input prev_vsync;
  input [0:0]CO;
  input [0:0]\x2_r_reg[0] ;
  input [0:0]\y2_r_reg[0] ;
  input r_hsync_reg;
  input h_sync_in;
  input r_hsync_reg_0;
  input h_sync_del;
  input r_hsync_reg_1;
  input [2:0]sw;
  input hsync_circ;
  input h_sync_out;
  input \r_pix_reg[15] ;
  input \r_pix_reg[15]_0 ;

  wire [0:0]A;
  wire CE;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]SR;
  wire centr_n_1;
  wire centr_n_2;
  wire centr_n_3;
  wire centr_n_4;
  wire centr_n_5;
  wire centr_n_6;
  wire centr_n_7;
  wire centr_n_8;
  wire clk;
  wire de_c;
  wire [1:0]dina;
  wire h_sync_del;
  wire h_sync_in;
  wire h_sync_out;
  wire hsync_circ;
  wire pixel_out2_carry_n_0;
  wire pixel_out2_carry_n_1;
  wire pixel_out2_carry_n_2;
  wire pixel_out2_carry_n_3;
  wire \pixel_out2_inferred__0/i__carry_n_0 ;
  wire \pixel_out2_inferred__0/i__carry_n_1 ;
  wire \pixel_out2_inferred__0/i__carry_n_2 ;
  wire \pixel_out2_inferred__0/i__carry_n_3 ;
  wire prev_vsync;
  wire r_hsync;
  wire r_hsync_reg;
  wire r_hsync_reg_0;
  wire r_hsync_reg_1;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[15]_0 ;
  wire [2:0]sw;
  wire [0:0]\val_reg[0] ;
  wire \val_reg[1] ;
  wire \val_reg[26] ;
  wire [0:0]\val_reg[26]_0 ;
  wire [0:0]\val_reg[26]_1 ;
  wire \val_reg[26]_2 ;
  wire \val_reg[26]_3 ;
  wire \val_reg[26]_4 ;
  wire [0:0]\val_reg[2] ;
  wire vsync_ero;
  wire [0:0]\x2_r_reg[0] ;
  wire [10:0]x_pos;
  wire \x_pos[10]_i_2__0_n_0 ;
  wire \x_pos[2]_i_1__2_n_0 ;
  wire \x_pos[3]_i_1__4_n_0 ;
  wire \x_pos[7]_i_1__4_n_0 ;
  wire \x_pos_reg_n_0_[0] ;
  wire \x_pos_reg_n_0_[10] ;
  wire \x_pos_reg_n_0_[1] ;
  wire \x_pos_reg_n_0_[2] ;
  wire \x_pos_reg_n_0_[3] ;
  wire \x_pos_reg_n_0_[4] ;
  wire \x_pos_reg_n_0_[5] ;
  wire \x_pos_reg_n_0_[6] ;
  wire \x_pos_reg_n_0_[7] ;
  wire \x_pos_reg_n_0_[8] ;
  wire \x_pos_reg_n_0_[9] ;
  wire [0:0]\y2_r_reg[0] ;
  wire [9:0]y_pos;
  wire \y_pos[4]_i_1__3_n_0 ;
  wire \y_pos[5]_i_1__4_n_0 ;
  wire \y_pos[7]_i_2_n_0 ;
  wire \y_pos[9]_i_1__2_n_0 ;
  wire \y_pos[9]_i_3__0_n_0 ;
  wire \y_pos[9]_i_4_n_0 ;
  wire \y_pos[9]_i_5_n_0 ;
  wire \y_pos[9]_i_6_n_0 ;
  wire \y_pos[9]_i_7_n_0 ;
  wire \y_pos_reg_n_0_[0] ;
  wire \y_pos_reg_n_0_[1] ;
  wire \y_pos_reg_n_0_[2] ;
  wire \y_pos_reg_n_0_[3] ;
  wire \y_pos_reg_n_0_[4] ;
  wire \y_pos_reg_n_0_[5] ;
  wire \y_pos_reg_n_0_[6] ;
  wire \y_pos_reg_n_0_[7] ;
  wire \y_pos_reg_n_0_[8] ;
  wire \y_pos_reg_n_0_[9] ;
  wire [3:0]NLW_pixel_out2_carry_O_UNCONNECTED;
  wire [3:0]\NLW_pixel_out2_inferred__0/i__carry_O_UNCONNECTED ;

  hdmi_vga_vp_0_0_centroid__xdcDup__1 centr
       (.A(A),
        .CE(CE),
        .CO(pixel_out2_carry_n_0),
        .Q({\y_pos_reg_n_0_[9] ,\y_pos_reg_n_0_[8] ,\y_pos_reg_n_0_[7] ,\y_pos_reg_n_0_[6] ,\y_pos_reg_n_0_[5] ,\y_pos_reg_n_0_[4] ,\y_pos_reg_n_0_[3] ,\y_pos_reg_n_0_[2] ,\y_pos_reg_n_0_[1] ,\y_pos_reg_n_0_[0] }),
        .S({centr_n_1,centr_n_2,centr_n_3,centr_n_4}),
        .SR(SR),
        .clk(clk),
        .\pixel_out2_inferred__0/i__carry ({\x_pos_reg_n_0_[10] ,\x_pos_reg_n_0_[9] ,\x_pos_reg_n_0_[8] ,\x_pos_reg_n_0_[7] ,\x_pos_reg_n_0_[6] ,\x_pos_reg_n_0_[5] ,\x_pos_reg_n_0_[4] ,\x_pos_reg_n_0_[3] ,\x_pos_reg_n_0_[2] ,\x_pos_reg_n_0_[1] ,\x_pos_reg_n_0_[0] }),
        .prev_vsync(prev_vsync),
        .\r_pix_reg[15] (\r_pix_reg[15] ),
        .\r_pix_reg[15]_0 (\val_reg[26] ),
        .\r_pix_reg[15]_1 (\r_pix_reg[15]_0 ),
        .\r_pix_reg[23] (\pixel_out2_inferred__0/i__carry_n_0 ),
        .sw(sw[0]),
        .\val_reg[0] (\val_reg[0] ),
        .\val_reg[26] (\val_reg[26]_2 ),
        .\val_reg[26]_0 (\val_reg[26]_3 ),
        .\val_reg[26]_1 (\val_reg[26]_4 ),
        .vsync_ero(vsync_ero),
        .\x_pos_reg[0]_0 (\val_reg[2] ),
        .\x_sc_r_reg[9]_0 ({centr_n_5,centr_n_6,centr_n_7,centr_n_8}));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1 dl
       (.A(A),
        .CO(CO),
        .E(E),
        .clk(clk),
        .de_c(de_c),
        .dina(dina),
        .h_sync_del(h_sync_del),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_out),
        .hsync_circ(hsync_circ),
        .r_hsync(r_hsync),
        .r_hsync_reg(r_hsync_reg),
        .r_hsync_reg_0(r_hsync_reg_0),
        .r_hsync_reg_1(r_hsync_reg_1),
        .sw(sw),
        .\val_reg[1] (\val_reg[1] ),
        .\val_reg[26] (\val_reg[26] ),
        .\val_reg[26]_0 (\val_reg[26]_0 ),
        .\val_reg[26]_1 (\val_reg[26]_1 ),
        .\val_reg[2] (\val_reg[2] ),
        .vsync_ero(vsync_ero),
        .\x2_r_reg[0] (\x2_r_reg[0] ),
        .\y2_r_reg[0] (\y2_r_reg[0] ));
  CARRY4 pixel_out2_carry
       (.CI(1'b0),
        .CO({pixel_out2_carry_n_0,pixel_out2_carry_n_1,pixel_out2_carry_n_2,pixel_out2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pixel_out2_carry_O_UNCONNECTED[3:0]),
        .S({centr_n_1,centr_n_2,centr_n_3,centr_n_4}));
  CARRY4 \pixel_out2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\pixel_out2_inferred__0/i__carry_n_0 ,\pixel_out2_inferred__0/i__carry_n_1 ,\pixel_out2_inferred__0/i__carry_n_2 ,\pixel_out2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pixel_out2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({centr_n_5,centr_n_6,centr_n_7,centr_n_8}));
  LUT1 #(
    .INIT(2'h1)) 
    \x_pos[0]_i_1__0 
       (.I0(\x_pos_reg_n_0_[0] ),
        .O(x_pos[0]));
  LUT6 #(
    .INIT(64'hCCCC68CCCCCCCCCC)) 
    \x_pos[10]_i_1__0 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[10] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\x_pos_reg_n_0_[6] ),
        .I4(\x_pos[10]_i_2__0_n_0 ),
        .I5(\x_pos_reg_n_0_[7] ),
        .O(x_pos[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_pos[10]_i_2__0 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .I5(\x_pos_reg_n_0_[5] ),
        .O(\x_pos[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[1]_i_1__0 
       (.I0(\x_pos_reg_n_0_[1] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .O(x_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_pos[2]_i_1__2 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .O(\x_pos[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_pos[3]_i_1__4 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .O(\x_pos[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_pos[4]_i_1__0 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .O(x_pos[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_pos[5]_i_1__0 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[3] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[2] ),
        .I5(\x_pos_reg_n_0_[4] ),
        .O(x_pos[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \x_pos[6]_i_1__2 
       (.I0(\x_pos[10]_i_2__0_n_0 ),
        .I1(\x_pos_reg_n_0_[6] ),
        .O(x_pos[6]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \x_pos[7]_i_1__4 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos[10]_i_2__0_n_0 ),
        .O(\x_pos[7]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F00BF0F0F0F0F0)) 
    \x_pos[8]_i_1__0 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[10] ),
        .I2(\x_pos_reg_n_0_[8] ),
        .I3(\x_pos_reg_n_0_[7] ),
        .I4(\x_pos[10]_i_2__0_n_0 ),
        .I5(\x_pos_reg_n_0_[6] ),
        .O(x_pos[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \x_pos[9]_i_1__0 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[7] ),
        .I2(\x_pos[10]_i_2__0_n_0 ),
        .I3(\x_pos_reg_n_0_[6] ),
        .I4(\x_pos_reg_n_0_[8] ),
        .O(x_pos[9]));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[0] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[0]),
        .Q(\x_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[10] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[10]),
        .Q(\x_pos_reg_n_0_[10] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[1] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[1]),
        .Q(\x_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[2] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(\x_pos[2]_i_1__2_n_0 ),
        .Q(\x_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[3] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(\x_pos[3]_i_1__4_n_0 ),
        .Q(\x_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[4] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[4]),
        .Q(\x_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[5] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[5]),
        .Q(\x_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[6] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[6]),
        .Q(\x_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[7] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(\x_pos[7]_i_1__4_n_0 ),
        .Q(\x_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[8] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[8]),
        .Q(\x_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[9] 
       (.C(clk),
        .CE(\val_reg[2] ),
        .D(x_pos[9]),
        .Q(\x_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_pos[0]_i_1 
       (.I0(\y_pos_reg_n_0_[0] ),
        .O(y_pos[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_pos[1]_i_1 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .O(y_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_pos[2]_i_1 
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .O(y_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_pos[3]_i_1 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[0] ),
        .O(y_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_pos[4]_i_1__3 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[3] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[0] ),
        .O(\y_pos[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_pos[5]_i_1__4 
       (.I0(\y_pos_reg_n_0_[5] ),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[2] ),
        .I5(\y_pos_reg_n_0_[3] ),
        .O(\y_pos[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \y_pos[6]_i_1 
       (.I0(\y_pos[9]_i_4_n_0 ),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos[7]_i_2_n_0 ),
        .I3(\y_pos_reg_n_0_[5] ),
        .I4(\y_pos_reg_n_0_[6] ),
        .O(y_pos[6]));
  LUT6 #(
    .INIT(64'hAA2AAAAA00800000)) 
    \y_pos[7]_i_1 
       (.I0(\y_pos[9]_i_4_n_0 ),
        .I1(\y_pos_reg_n_0_[6] ),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(\y_pos[7]_i_2_n_0 ),
        .I4(\y_pos_reg_n_0_[4] ),
        .I5(\y_pos_reg_n_0_[7] ),
        .O(y_pos[7]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \y_pos[7]_i_2 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[2] ),
        .I3(\y_pos_reg_n_0_[3] ),
        .O(\y_pos[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \y_pos[8]_i_1 
       (.I0(\y_pos[9]_i_4_n_0 ),
        .I1(\y_pos[9]_i_5_n_0 ),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(\y_pos_reg_n_0_[8] ),
        .O(y_pos[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \y_pos[9]_i_1__2 
       (.I0(\y_pos[9]_i_3__0_n_0 ),
        .I1(\val_reg[2] ),
        .O(\y_pos[9]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \y_pos[9]_i_2 
       (.I0(\y_pos[9]_i_4_n_0 ),
        .I1(\y_pos_reg_n_0_[8] ),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(\y_pos[9]_i_5_n_0 ),
        .I4(\y_pos_reg_n_0_[9] ),
        .O(y_pos[9]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \y_pos[9]_i_3__0 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos[10]_i_2__0_n_0 ),
        .I2(\x_pos_reg_n_0_[6] ),
        .I3(\x_pos_reg_n_0_[8] ),
        .I4(\x_pos_reg_n_0_[10] ),
        .I5(\x_pos_reg_n_0_[9] ),
        .O(\y_pos[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \y_pos[9]_i_4 
       (.I0(\y_pos_reg_n_0_[5] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[4] ),
        .I4(\y_pos[9]_i_6_n_0 ),
        .I5(\y_pos[9]_i_7_n_0 ),
        .O(\y_pos[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \y_pos[9]_i_5 
       (.I0(\y_pos_reg_n_0_[6] ),
        .I1(\y_pos_reg_n_0_[5] ),
        .I2(\y_pos[7]_i_2_n_0 ),
        .I3(\y_pos_reg_n_0_[4] ),
        .O(\y_pos[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h70FFFFFF70707070)) 
    \y_pos[9]_i_6 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[4] ),
        .I2(\y_pos_reg_n_0_[5] ),
        .I3(\y_pos_reg_n_0_[0] ),
        .I4(\y_pos_reg_n_0_[1] ),
        .I5(\y_pos_reg_n_0_[2] ),
        .O(\y_pos[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \y_pos[9]_i_7 
       (.I0(\y_pos_reg_n_0_[8] ),
        .I1(\y_pos_reg_n_0_[7] ),
        .I2(\y_pos_reg_n_0_[9] ),
        .I3(\y_pos_reg_n_0_[6] ),
        .O(\y_pos[9]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[0] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[0]),
        .Q(\y_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[1] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[1]),
        .Q(\y_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[2] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[2]),
        .Q(\y_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[3] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[3]),
        .Q(\y_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[4] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(\y_pos[4]_i_1__3_n_0 ),
        .Q(\y_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[5] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(\y_pos[5]_i_1__4_n_0 ),
        .Q(\y_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[6] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[6]),
        .Q(\y_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[7] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[7]),
        .Q(\y_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[8] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[8]),
        .Q(\y_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[9] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__2_n_0 ),
        .D(y_pos[9]),
        .Q(\y_pos_reg_n_0_[9] ),
        .R(vsync_ero));
endmodule

(* ORIG_REF_NAME = "vis_centroid_circle" *) 
module hdmi_vga_vp_0_0_vis_centroid_circle
   (\val_reg[2] ,
    \val_reg[26] ,
    \val_reg[26]_0 ,
    \val_reg[26]_1 ,
    r_vsync,
    hsync_circ,
    A,
    E,
    clk,
    de_c,
    vsync_ero,
    prev_vsync,
    \r_pix_reg[15] ,
    \r_pix_reg[15]_0 ,
    sw,
    \r_pix_reg[15]_1 ,
    \r_pix_reg[7] ,
    \r_pix_reg[23] ,
    r_vsync_reg,
    v_sync_del,
    r_vsync_reg_0,
    v_sync_in,
    r_vsync_reg_1,
    dina,
    v_sync_out,
    \x_pos_reg[0]_0 ,
    SR,
    \val_reg[26]_2 );
  output \val_reg[2] ;
  output \val_reg[26] ;
  output \val_reg[26]_0 ;
  output \val_reg[26]_1 ;
  output r_vsync;
  output hsync_circ;
  input [0:0]A;
  input [0:0]E;
  input clk;
  input de_c;
  input vsync_ero;
  input prev_vsync;
  input \r_pix_reg[15] ;
  input \r_pix_reg[15]_0 ;
  input [2:0]sw;
  input \r_pix_reg[15]_1 ;
  input \r_pix_reg[7] ;
  input \r_pix_reg[23] ;
  input r_vsync_reg;
  input v_sync_del;
  input r_vsync_reg_0;
  input v_sync_in;
  input r_vsync_reg_1;
  input [1:0]dina;
  input v_sync_out;
  input [0:0]\x_pos_reg[0]_0 ;
  input [0:0]SR;
  input \val_reg[26]_2 ;

  wire [0:0]A;
  wire [0:0]E;
  wire [21:0]S;
  wire [0:0]SR;
  wire centr_n_0;
  wire centr_n_1;
  wire centr_n_14;
  wire centr_n_15;
  wire centr_n_16;
  wire centr_n_17;
  wire centr_n_2;
  wire centr_n_3;
  wire centr_n_30;
  wire [10:0]centre_x;
  wire [9:0]centre_y;
  wire clk;
  wire de_c;
  wire [1:0]dina;
  wire dl_n_2;
  wire hsync_circ;
  wire pixel_out3_carry__0_i_1__0_n_0;
  wire pixel_out3_carry__0_i_2__0_n_0;
  wire pixel_out3_carry__0_i_3_n_0;
  wire pixel_out3_carry__0_i_4_n_0;
  wire pixel_out3_carry__0_n_0;
  wire pixel_out3_carry__0_n_1;
  wire pixel_out3_carry__0_n_2;
  wire pixel_out3_carry__0_n_3;
  wire pixel_out3_carry__0_n_4;
  wire pixel_out3_carry__0_n_5;
  wire pixel_out3_carry__0_n_6;
  wire pixel_out3_carry__0_n_7;
  wire pixel_out3_carry__1_i_1_n_0;
  wire pixel_out3_carry__1_i_2_n_0;
  wire pixel_out3_carry__1_i_3_n_0;
  wire pixel_out3_carry__1_i_4_n_0;
  wire pixel_out3_carry__1_n_0;
  wire pixel_out3_carry__1_n_1;
  wire pixel_out3_carry__1_n_2;
  wire pixel_out3_carry__1_n_3;
  wire pixel_out3_carry__1_n_4;
  wire pixel_out3_carry__1_n_5;
  wire pixel_out3_carry__1_n_6;
  wire pixel_out3_carry__1_n_7;
  wire pixel_out3_carry__2_i_1_n_0;
  wire pixel_out3_carry__2_i_2_n_0;
  wire pixel_out3_carry__2_i_3_n_0;
  wire pixel_out3_carry__2_i_4_n_0;
  wire pixel_out3_carry__2_n_0;
  wire pixel_out3_carry__2_n_1;
  wire pixel_out3_carry__2_n_2;
  wire pixel_out3_carry__2_n_3;
  wire pixel_out3_carry__2_n_4;
  wire pixel_out3_carry__2_n_5;
  wire pixel_out3_carry__2_n_6;
  wire pixel_out3_carry__2_n_7;
  wire pixel_out3_carry__3_i_1_n_0;
  wire pixel_out3_carry__3_i_2_n_0;
  wire pixel_out3_carry__3_i_3_n_0;
  wire pixel_out3_carry__3_i_4_n_0;
  wire pixel_out3_carry__3_n_0;
  wire pixel_out3_carry__3_n_1;
  wire pixel_out3_carry__3_n_2;
  wire pixel_out3_carry__3_n_3;
  wire pixel_out3_carry__3_n_4;
  wire pixel_out3_carry__3_n_5;
  wire pixel_out3_carry__3_n_6;
  wire pixel_out3_carry__3_n_7;
  wire pixel_out3_carry__4_i_1_n_0;
  wire pixel_out3_carry__4_n_2;
  wire pixel_out3_carry__4_n_7;
  wire pixel_out3_carry_i_1__0_n_0;
  wire pixel_out3_carry_i_2__0_n_0;
  wire pixel_out3_carry_n_0;
  wire pixel_out3_carry_n_1;
  wire pixel_out3_carry_n_2;
  wire pixel_out3_carry_n_3;
  wire pixel_out3_carry_n_4;
  wire pixel_out3_carry_n_5;
  wire pixel_out3_carry_n_6;
  wire pixel_out3_carry_n_7;
  wire pixel_out4;
  wire pixel_out40_in;
  wire pixel_out4_carry_n_1;
  wire pixel_out4_carry_n_2;
  wire pixel_out4_carry_n_3;
  wire \pixel_out4_inferred__0/i__carry_n_1 ;
  wire \pixel_out4_inferred__0/i__carry_n_2 ;
  wire \pixel_out4_inferred__0/i__carry_n_3 ;
  wire prev_vsync;
  wire \r_pix[23]_i_11_n_0 ;
  wire \r_pix[23]_i_12_n_0 ;
  wire \r_pix[23]_i_16_n_0 ;
  wire \r_pix[23]_i_17_n_0 ;
  wire \r_pix[23]_i_18_n_0 ;
  wire \r_pix[23]_i_19_n_0 ;
  wire \r_pix[23]_i_20_n_0 ;
  wire \r_pix[23]_i_22_n_0 ;
  wire \r_pix[23]_i_23_n_0 ;
  wire \r_pix[23]_i_24_n_0 ;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[15]_0 ;
  wire \r_pix_reg[15]_1 ;
  wire \r_pix_reg[23] ;
  wire \r_pix_reg[7] ;
  wire r_vsync;
  wire r_vsync_reg;
  wire r_vsync_reg_0;
  wire r_vsync_reg_1;
  wire [2:0]sw;
  wire v_sync_del;
  wire v_sync_in;
  wire v_sync_out;
  wire \val_reg[26] ;
  wire \val_reg[26]_0 ;
  wire \val_reg[26]_1 ;
  wire \val_reg[26]_2 ;
  wire \val_reg[2] ;
  wire vsync_ero;
  wire [10:0]x;
  wire [10:0]x_pos;
  wire \x_pos[10]_i_2__2_n_0 ;
  wire \x_pos[10]_i_3__2_n_0 ;
  wire \x_pos[2]_i_1__4_n_0 ;
  wire \x_pos[4]_i_1__4_n_0 ;
  wire \x_pos[6]_i_1__4_n_0 ;
  wire \x_pos[8]_i_2__0_n_0 ;
  wire \x_pos[9]_i_2__1_n_0 ;
  wire [0:0]\x_pos_reg[0]_0 ;
  wire \x_pos_reg_n_0_[0] ;
  wire \x_pos_reg_n_0_[10] ;
  wire \x_pos_reg_n_0_[1] ;
  wire \x_pos_reg_n_0_[2] ;
  wire \x_pos_reg_n_0_[3] ;
  wire \x_pos_reg_n_0_[4] ;
  wire \x_pos_reg_n_0_[5] ;
  wire \x_pos_reg_n_0_[6] ;
  wire \x_pos_reg_n_0_[7] ;
  wire \x_pos_reg_n_0_[8] ;
  wire \x_pos_reg_n_0_[9] ;
  wire [21:0]xsqr;
  wire [10:0]y;
  wire [9:0]y_pos;
  wire \y_pos[3]_i_1__4_n_0 ;
  wire \y_pos[4]_i_1__4_n_0 ;
  wire \y_pos[9]_i_1__4_n_0 ;
  wire \y_pos[9]_i_3__4_n_0 ;
  wire \y_pos[9]_i_4__2_n_0 ;
  wire \y_pos_reg_n_0_[0] ;
  wire \y_pos_reg_n_0_[1] ;
  wire \y_pos_reg_n_0_[2] ;
  wire \y_pos_reg_n_0_[3] ;
  wire \y_pos_reg_n_0_[4] ;
  wire \y_pos_reg_n_0_[5] ;
  wire \y_pos_reg_n_0_[6] ;
  wire \y_pos_reg_n_0_[7] ;
  wire \y_pos_reg_n_0_[8] ;
  wire \y_pos_reg_n_0_[9] ;
  wire [21:0]ysqr;
  wire [3:0]NLW_pixel_out3_carry__4_CO_UNCONNECTED;
  wire [3:1]NLW_pixel_out3_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_pixel_out4_carry_O_UNCONNECTED;
  wire [3:0]\NLW_pixel_out4_inferred__0/i__carry_O_UNCONNECTED ;

  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_add_22_22 add
       (.A(xsqr),
        .B(ysqr),
        .CLK(clk),
        .S(S));
  hdmi_vga_vp_0_0_centroid centr
       (.A(A),
        .CO(pixel_out40_in),
        .E(E),
        .Q({\y_pos_reg_n_0_[9] ,\y_pos_reg_n_0_[8] ,\y_pos_reg_n_0_[7] ,\y_pos_reg_n_0_[6] ,\y_pos_reg_n_0_[5] ,\y_pos_reg_n_0_[4] ,\y_pos_reg_n_0_[3] ,\y_pos_reg_n_0_[2] ,\y_pos_reg_n_0_[1] ,\y_pos_reg_n_0_[0] }),
        .S({centr_n_0,centr_n_1,centr_n_2,centr_n_3}),
        .SR(SR),
        .clk(clk),
        .\pixel_out4_inferred__0/i__carry ({\x_pos_reg_n_0_[10] ,\x_pos_reg_n_0_[9] ,\x_pos_reg_n_0_[8] ,\x_pos_reg_n_0_[7] ,\x_pos_reg_n_0_[6] ,\x_pos_reg_n_0_[5] ,\x_pos_reg_n_0_[4] ,\x_pos_reg_n_0_[3] ,\x_pos_reg_n_0_[2] ,\x_pos_reg_n_0_[1] ,\x_pos_reg_n_0_[0] }),
        .prev_vsync(prev_vsync),
        .\r_pix[23]_i_10_0 ({S[21],S[18],S[16],S[13],S[8:7]}),
        .\r_pix[23]_i_10_1 (pixel_out4),
        .\r_pix[23]_i_12 (centr_n_30),
        .\r_pix[23]_i_4_0 (\r_pix[23]_i_16_n_0 ),
        .\r_pix_reg[23] (\r_pix_reg[15] ),
        .\r_pix_reg[23]_0 (\r_pix_reg[15]_0 ),
        .\r_pix_reg[23]_1 (\r_pix_reg[23] ),
        .\r_pix_reg[7] (dl_n_2),
        .\r_pix_reg[7]_0 (\r_pix_reg[7] ),
        .\r_pix_reg[7]_1 (\r_pix[23]_i_11_n_0 ),
        .\r_pix_reg[7]_2 (\r_pix[23]_i_12_n_0 ),
        .sw(sw[1]),
        .\val_reg[26] (\val_reg[26]_0 ),
        .\val_reg[26]_0 (\val_reg[26]_1 ),
        .vsync_ero(vsync_ero),
        .\x_pos_reg[0]_0 (\x_pos_reg[0]_0 ),
        .\x_sc_r_reg[10]_0 (centre_x),
        .\x_sc_r_reg[9]_0 ({centr_n_14,centr_n_15,centr_n_16,centr_n_17}),
        .\y_sc_r_reg[9]_0 (centre_y));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized8 dl
       (.clk(clk),
        .de_c(de_c),
        .dina(dina),
        .hsync_circ(hsync_circ),
        .\r_pix_reg[15] (\r_pix_reg[15] ),
        .\r_pix_reg[15]_0 (centr_n_30),
        .\r_pix_reg[15]_1 (\r_pix_reg[15]_0 ),
        .\r_pix_reg[15]_2 (\r_pix_reg[15]_1 ),
        .r_vsync(r_vsync),
        .r_vsync_reg(r_vsync_reg),
        .r_vsync_reg_0(r_vsync_reg_0),
        .r_vsync_reg_1(r_vsync_reg_1),
        .sw(sw),
        .v_sync_del(v_sync_del),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_out),
        .\val_reg[26] (\val_reg[26] ),
        .\val_reg[26]_0 (dl_n_2),
        .\val_reg[26]_1 (\val_reg[26]_2 ),
        .\val_reg[2] (\val_reg[2] ));
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_mul_11_11 mulx
       (.A(x),
        .B(x),
        .CLK(clk),
        .P(xsqr));
  (* x_core_info = "mult_gen_v12_0_20,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_mul_11_11_HD381 muly
       (.A(y),
        .B(y),
        .CLK(clk),
        .P(ysqr));
  CARRY4 pixel_out3_carry
       (.CI(1'b0),
        .CO({pixel_out3_carry_n_0,pixel_out3_carry_n_1,pixel_out3_carry_n_2,pixel_out3_carry_n_3}),
        .CYINIT(S[0]),
        .DI({1'b0,1'b0,S[2:1]}),
        .O({pixel_out3_carry_n_4,pixel_out3_carry_n_5,pixel_out3_carry_n_6,pixel_out3_carry_n_7}),
        .S({S[4:3],pixel_out3_carry_i_1__0_n_0,pixel_out3_carry_i_2__0_n_0}));
  CARRY4 pixel_out3_carry__0
       (.CI(pixel_out3_carry_n_0),
        .CO({pixel_out3_carry__0_n_0,pixel_out3_carry__0_n_1,pixel_out3_carry__0_n_2,pixel_out3_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(S[8:5]),
        .O({pixel_out3_carry__0_n_4,pixel_out3_carry__0_n_5,pixel_out3_carry__0_n_6,pixel_out3_carry__0_n_7}),
        .S({pixel_out3_carry__0_i_1__0_n_0,pixel_out3_carry__0_i_2__0_n_0,pixel_out3_carry__0_i_3_n_0,pixel_out3_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__0_i_1__0
       (.I0(S[8]),
        .O(pixel_out3_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__0_i_2__0
       (.I0(S[7]),
        .O(pixel_out3_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__0_i_3
       (.I0(S[6]),
        .O(pixel_out3_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__0_i_4
       (.I0(S[5]),
        .O(pixel_out3_carry__0_i_4_n_0));
  CARRY4 pixel_out3_carry__1
       (.CI(pixel_out3_carry__0_n_0),
        .CO({pixel_out3_carry__1_n_0,pixel_out3_carry__1_n_1,pixel_out3_carry__1_n_2,pixel_out3_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(S[12:9]),
        .O({pixel_out3_carry__1_n_4,pixel_out3_carry__1_n_5,pixel_out3_carry__1_n_6,pixel_out3_carry__1_n_7}),
        .S({pixel_out3_carry__1_i_1_n_0,pixel_out3_carry__1_i_2_n_0,pixel_out3_carry__1_i_3_n_0,pixel_out3_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__1_i_1
       (.I0(S[12]),
        .O(pixel_out3_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__1_i_2
       (.I0(S[11]),
        .O(pixel_out3_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__1_i_3
       (.I0(S[10]),
        .O(pixel_out3_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__1_i_4
       (.I0(S[9]),
        .O(pixel_out3_carry__1_i_4_n_0));
  CARRY4 pixel_out3_carry__2
       (.CI(pixel_out3_carry__1_n_0),
        .CO({pixel_out3_carry__2_n_0,pixel_out3_carry__2_n_1,pixel_out3_carry__2_n_2,pixel_out3_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(S[16:13]),
        .O({pixel_out3_carry__2_n_4,pixel_out3_carry__2_n_5,pixel_out3_carry__2_n_6,pixel_out3_carry__2_n_7}),
        .S({pixel_out3_carry__2_i_1_n_0,pixel_out3_carry__2_i_2_n_0,pixel_out3_carry__2_i_3_n_0,pixel_out3_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__2_i_1
       (.I0(S[16]),
        .O(pixel_out3_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__2_i_2
       (.I0(S[15]),
        .O(pixel_out3_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__2_i_3
       (.I0(S[14]),
        .O(pixel_out3_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__2_i_4
       (.I0(S[13]),
        .O(pixel_out3_carry__2_i_4_n_0));
  CARRY4 pixel_out3_carry__3
       (.CI(pixel_out3_carry__2_n_0),
        .CO({pixel_out3_carry__3_n_0,pixel_out3_carry__3_n_1,pixel_out3_carry__3_n_2,pixel_out3_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(S[20:17]),
        .O({pixel_out3_carry__3_n_4,pixel_out3_carry__3_n_5,pixel_out3_carry__3_n_6,pixel_out3_carry__3_n_7}),
        .S({pixel_out3_carry__3_i_1_n_0,pixel_out3_carry__3_i_2_n_0,pixel_out3_carry__3_i_3_n_0,pixel_out3_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__3_i_1
       (.I0(S[20]),
        .O(pixel_out3_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__3_i_2
       (.I0(S[19]),
        .O(pixel_out3_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__3_i_3
       (.I0(S[18]),
        .O(pixel_out3_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__3_i_4
       (.I0(S[17]),
        .O(pixel_out3_carry__3_i_4_n_0));
  CARRY4 pixel_out3_carry__4
       (.CI(pixel_out3_carry__3_n_0),
        .CO({NLW_pixel_out3_carry__4_CO_UNCONNECTED[3:2],pixel_out3_carry__4_n_2,NLW_pixel_out3_carry__4_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,S[21]}),
        .O({NLW_pixel_out3_carry__4_O_UNCONNECTED[3:1],pixel_out3_carry__4_n_7}),
        .S({1'b0,1'b0,1'b1,pixel_out3_carry__4_i_1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry__4_i_1
       (.I0(S[21]),
        .O(pixel_out3_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry_i_1__0
       (.I0(S[2]),
        .O(pixel_out3_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pixel_out3_carry_i_2__0
       (.I0(S[1]),
        .O(pixel_out3_carry_i_2__0_n_0));
  CARRY4 pixel_out4_carry
       (.CI(1'b0),
        .CO({pixel_out4,pixel_out4_carry_n_1,pixel_out4_carry_n_2,pixel_out4_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_pixel_out4_carry_O_UNCONNECTED[3:0]),
        .S({centr_n_0,centr_n_1,centr_n_2,centr_n_3}));
  CARRY4 \pixel_out4_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({pixel_out40_in,\pixel_out4_inferred__0/i__carry_n_1 ,\pixel_out4_inferred__0/i__carry_n_2 ,\pixel_out4_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_pixel_out4_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({centr_n_14,centr_n_15,centr_n_16,centr_n_17}));
  LUT5 #(
    .INIT(32'h00000001)) 
    \r_pix[23]_i_11 
       (.I0(pixel_out3_carry_n_4),
        .I1(pixel_out3_carry__4_n_7),
        .I2(pixel_out3_carry__3_n_7),
        .I3(pixel_out3_carry__1_n_6),
        .I4(\r_pix[23]_i_17_n_0 ),
        .O(\r_pix[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFEFFFE)) 
    \r_pix[23]_i_12 
       (.I0(\r_pix[23]_i_18_n_0 ),
        .I1(\r_pix[23]_i_19_n_0 ),
        .I2(\r_pix[23]_i_20_n_0 ),
        .I3(pixel_out3_carry_n_6),
        .I4(pixel_out3_carry_n_7),
        .I5(S[0]),
        .O(\r_pix[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \r_pix[23]_i_16 
       (.I0(\r_pix[23]_i_22_n_0 ),
        .I1(S[0]),
        .I2(S[12]),
        .I3(S[14]),
        .I4(S[20]),
        .I5(\r_pix[23]_i_23_n_0 ),
        .O(\r_pix[23]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_pix[23]_i_17 
       (.I0(pixel_out3_carry__2_n_7),
        .I1(pixel_out3_carry__0_n_4),
        .I2(pixel_out3_carry__4_n_2),
        .I3(pixel_out3_carry_n_5),
        .O(\r_pix[23]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_pix[23]_i_18 
       (.I0(pixel_out3_carry__3_n_6),
        .I1(pixel_out3_carry__2_n_5),
        .I2(pixel_out3_carry__1_n_5),
        .I3(pixel_out3_carry__1_n_7),
        .O(\r_pix[23]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_pix[23]_i_19 
       (.I0(pixel_out3_carry__2_n_4),
        .I1(pixel_out3_carry__0_n_7),
        .I2(pixel_out3_carry__1_n_4),
        .I3(pixel_out3_carry__3_n_5),
        .O(\r_pix[23]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_pix[23]_i_20 
       (.I0(pixel_out3_carry__0_n_5),
        .I1(pixel_out3_carry__0_n_6),
        .I2(pixel_out3_carry__3_n_4),
        .I3(pixel_out3_carry__2_n_6),
        .O(\r_pix[23]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_pix[23]_i_22 
       (.I0(S[5]),
        .I1(S[19]),
        .I2(S[1]),
        .I3(S[17]),
        .O(\r_pix[23]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \r_pix[23]_i_23 
       (.I0(S[15]),
        .I1(S[2]),
        .I2(S[9]),
        .I3(S[6]),
        .I4(\r_pix[23]_i_24_n_0 ),
        .O(\r_pix[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \r_pix[23]_i_24 
       (.I0(S[4]),
        .I1(S[10]),
        .I2(S[3]),
        .I3(S[11]),
        .O(\r_pix[23]_i_24_n_0 ));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_sub_11_11 subx
       (.A({\x_pos_reg_n_0_[10] ,\x_pos_reg_n_0_[9] ,\x_pos_reg_n_0_[8] ,\x_pos_reg_n_0_[7] ,\x_pos_reg_n_0_[6] ,\x_pos_reg_n_0_[5] ,\x_pos_reg_n_0_[4] ,\x_pos_reg_n_0_[3] ,\x_pos_reg_n_0_[2] ,\x_pos_reg_n_0_[1] ,\x_pos_reg_n_0_[0] }),
        .B(centre_x),
        .CLK(clk),
        .S(x));
  (* x_core_info = "c_addsub_v12_0_17,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_sub_11_11_HD382 suby
       (.A({1'b0,\y_pos_reg_n_0_[9] ,\y_pos_reg_n_0_[8] ,\y_pos_reg_n_0_[7] ,\y_pos_reg_n_0_[6] ,\y_pos_reg_n_0_[5] ,\y_pos_reg_n_0_[4] ,\y_pos_reg_n_0_[3] ,\y_pos_reg_n_0_[2] ,\y_pos_reg_n_0_[1] ,\y_pos_reg_n_0_[0] }),
        .B({1'b0,centre_y}),
        .CLK(clk),
        .S(y));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \x_pos[0]_i_1__4 
       (.I0(\x_pos_reg_n_0_[0] ),
        .O(x_pos[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAAA8AAAAAA)) 
    \x_pos[10]_i_1__4 
       (.I0(\x_pos_reg_n_0_[10] ),
        .I1(\x_pos_reg_n_0_[9] ),
        .I2(\x_pos[10]_i_2__2_n_0 ),
        .I3(\x_pos[10]_i_3__2_n_0 ),
        .I4(\x_pos_reg_n_0_[5] ),
        .I5(\x_pos_reg_n_0_[8] ),
        .O(x_pos[10]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \x_pos[10]_i_2__2 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .O(\x_pos[10]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \x_pos[10]_i_3__2 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[3] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[2] ),
        .O(\x_pos[10]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_pos[1]_i_1__4 
       (.I0(\x_pos_reg_n_0_[1] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .O(x_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_pos[2]_i_1__4 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .O(\x_pos[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_pos[3]_i_1__3 
       (.I0(\x_pos_reg_n_0_[3] ),
        .I1(\x_pos_reg_n_0_[0] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[2] ),
        .O(x_pos[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_pos[4]_i_1__4 
       (.I0(\x_pos_reg_n_0_[4] ),
        .I1(\x_pos_reg_n_0_[3] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[1] ),
        .I4(\x_pos_reg_n_0_[2] ),
        .O(\x_pos[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_pos[5]_i_1__3 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .I5(\x_pos_reg_n_0_[4] ),
        .O(x_pos[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \x_pos[6]_i_1__4 
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x_pos[9]_i_2__1_n_0 ),
        .O(\x_pos[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \x_pos[7]_i_1__3 
       (.I0(\x_pos_reg_n_0_[7] ),
        .I1(\x_pos[9]_i_2__1_n_0 ),
        .I2(\x_pos_reg_n_0_[6] ),
        .O(x_pos[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \x_pos[8]_i_1__4 
       (.I0(\x_pos[8]_i_2__0_n_0 ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(\x_pos[9]_i_2__1_n_0 ),
        .I4(\x_pos_reg_n_0_[8] ),
        .O(x_pos[8]));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \x_pos[8]_i_2__0 
       (.I0(\x_pos_reg_n_0_[6] ),
        .I1(\x_pos_reg_n_0_[7] ),
        .I2(\x_pos_reg_n_0_[9] ),
        .I3(\x_pos_reg_n_0_[5] ),
        .I4(\x_pos_reg_n_0_[8] ),
        .I5(\x_pos_reg_n_0_[10] ),
        .O(\x_pos[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \x_pos[9]_i_1__4 
       (.I0(\x_pos_reg_n_0_[9] ),
        .I1(\x_pos_reg_n_0_[6] ),
        .I2(\x_pos_reg_n_0_[7] ),
        .I3(\x_pos[9]_i_2__1_n_0 ),
        .I4(\x_pos_reg_n_0_[8] ),
        .O(x_pos[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_pos[9]_i_2__1 
       (.I0(\x_pos_reg_n_0_[5] ),
        .I1(\x_pos_reg_n_0_[2] ),
        .I2(\x_pos_reg_n_0_[1] ),
        .I3(\x_pos_reg_n_0_[0] ),
        .I4(\x_pos_reg_n_0_[3] ),
        .I5(\x_pos_reg_n_0_[4] ),
        .O(\x_pos[9]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[0] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[0]),
        .Q(\x_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[10] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[10]),
        .Q(\x_pos_reg_n_0_[10] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[1] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[1]),
        .Q(\x_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[2] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(\x_pos[2]_i_1__4_n_0 ),
        .Q(\x_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[3] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[3]),
        .Q(\x_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[4] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(\x_pos[4]_i_1__4_n_0 ),
        .Q(\x_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[5] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[5]),
        .Q(\x_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[6] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(\x_pos[6]_i_1__4_n_0 ),
        .Q(\x_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[7] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[7]),
        .Q(\x_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[8] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[8]),
        .Q(\x_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \x_pos_reg[9] 
       (.C(clk),
        .CE(\x_pos_reg[0]_0 ),
        .D(x_pos[9]),
        .Q(\x_pos_reg_n_0_[9] ),
        .R(vsync_ero));
  LUT1 #(
    .INIT(2'h1)) 
    \y_pos[0]_i_1__2 
       (.I0(\y_pos_reg_n_0_[0] ),
        .O(y_pos[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \y_pos[1]_i_1__2 
       (.I0(\y_pos_reg_n_0_[0] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .O(y_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \y_pos[2]_i_1__1 
       (.I0(\y_pos_reg_n_0_[2] ),
        .I1(\y_pos_reg_n_0_[0] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .O(y_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \y_pos[3]_i_1__4 
       (.I0(\y_pos_reg_n_0_[3] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .O(\y_pos[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \y_pos[4]_i_1__4 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[3] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[0] ),
        .I4(\y_pos_reg_n_0_[2] ),
        .O(\y_pos[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \y_pos[5]_i_1__1 
       (.I0(\y_pos_reg_n_0_[5] ),
        .I1(\y_pos_reg_n_0_[3] ),
        .I2(\y_pos_reg_n_0_[1] ),
        .I3(\y_pos_reg_n_0_[0] ),
        .I4(\y_pos_reg_n_0_[2] ),
        .I5(\y_pos_reg_n_0_[4] ),
        .O(y_pos[5]));
  LUT6 #(
    .INIT(64'hFFFF000000007FFF)) 
    \y_pos[6]_i_1__2 
       (.I0(\y_pos_reg_n_0_[7] ),
        .I1(\y_pos_reg_n_0_[1] ),
        .I2(\y_pos_reg_n_0_[8] ),
        .I3(\y_pos_reg_n_0_[9] ),
        .I4(\y_pos[9]_i_4__2_n_0 ),
        .I5(\y_pos_reg_n_0_[6] ),
        .O(y_pos[6]));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \y_pos[7]_i_1__2 
       (.I0(\y_pos_reg_n_0_[1] ),
        .I1(\y_pos_reg_n_0_[8] ),
        .I2(\y_pos_reg_n_0_[9] ),
        .I3(\y_pos[9]_i_4__2_n_0 ),
        .I4(\y_pos_reg_n_0_[6] ),
        .I5(\y_pos_reg_n_0_[7] ),
        .O(y_pos[7]));
  LUT6 #(
    .INIT(64'hFFFF0F7F0000F000)) 
    \y_pos[8]_i_1__2 
       (.I0(\y_pos_reg_n_0_[1] ),
        .I1(\y_pos_reg_n_0_[9] ),
        .I2(\y_pos_reg_n_0_[7] ),
        .I3(\y_pos_reg_n_0_[6] ),
        .I4(\y_pos[9]_i_4__2_n_0 ),
        .I5(\y_pos_reg_n_0_[8] ),
        .O(y_pos[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \y_pos[9]_i_1__4 
       (.I0(\y_pos[9]_i_3__4_n_0 ),
        .I1(\x_pos_reg[0]_0 ),
        .O(\y_pos[9]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hCDFFFFFF30000000)) 
    \y_pos[9]_i_2__2 
       (.I0(\y_pos_reg_n_0_[1] ),
        .I1(\y_pos[9]_i_4__2_n_0 ),
        .I2(\y_pos_reg_n_0_[6] ),
        .I3(\y_pos_reg_n_0_[7] ),
        .I4(\y_pos_reg_n_0_[8] ),
        .I5(\y_pos_reg_n_0_[9] ),
        .O(y_pos[9]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \y_pos[9]_i_3__4 
       (.I0(\x_pos_reg_n_0_[2] ),
        .I1(\x_pos_reg_n_0_[1] ),
        .I2(\x_pos_reg_n_0_[0] ),
        .I3(\x_pos_reg_n_0_[3] ),
        .I4(\x_pos_reg_n_0_[4] ),
        .I5(\x_pos[8]_i_2__0_n_0 ),
        .O(\y_pos[9]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \y_pos[9]_i_4__2 
       (.I0(\y_pos_reg_n_0_[4] ),
        .I1(\y_pos_reg_n_0_[2] ),
        .I2(\y_pos_reg_n_0_[0] ),
        .I3(\y_pos_reg_n_0_[1] ),
        .I4(\y_pos_reg_n_0_[3] ),
        .I5(\y_pos_reg_n_0_[5] ),
        .O(\y_pos[9]_i_4__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[0] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[0]),
        .Q(\y_pos_reg_n_0_[0] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[1] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[1]),
        .Q(\y_pos_reg_n_0_[1] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[2] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[2]),
        .Q(\y_pos_reg_n_0_[2] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[3] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(\y_pos[3]_i_1__4_n_0 ),
        .Q(\y_pos_reg_n_0_[3] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[4] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(\y_pos[4]_i_1__4_n_0 ),
        .Q(\y_pos_reg_n_0_[4] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[5] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[5]),
        .Q(\y_pos_reg_n_0_[5] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[6] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[6]),
        .Q(\y_pos_reg_n_0_[6] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[7] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[7]),
        .Q(\y_pos_reg_n_0_[7] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[8] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[8]),
        .Q(\y_pos_reg_n_0_[8] ),
        .R(vsync_ero));
  FDRE #(
    .INIT(1'b0)) 
    \y_pos_reg[9] 
       (.C(clk),
        .CE(\y_pos[9]_i_1__4_n_0 ),
        .D(y_pos[9]),
        .Q(\y_pos_reg_n_0_[9] ),
        .R(vsync_ero));
endmodule

(* H = "960" *) (* ORIG_REF_NAME = "vp" *) (* W = "1280" *) 
module hdmi_vga_vp_0_0_vp
   (clk,
    de_in,
    h_sync_in,
    v_sync_in,
    pixel_in,
    sw,
    de_out,
    h_sync_out,
    v_sync_out,
    pixel_out);
  input clk;
  input de_in;
  input h_sync_in;
  input v_sync_in;
  input [23:0]pixel_in;
  input [2:0]sw;
  output de_out;
  output h_sync_out;
  output v_sync_out;
  output [23:0]pixel_out;

  wire [0:0]\box/p_0_out ;
  wire \box/prev_vsync ;
  wire \box/x2_r0 ;
  wire \box/x2_r1 ;
  wire \box/y1_r0 ;
  wire \box/y1_r1 ;
  wire \box/y2_r0 ;
  wire \box/y2_r1 ;
  wire choose_out_n_10;
  wire choose_out_n_11;
  wire choose_out_n_12;
  wire choose_out_n_13;
  wire choose_out_n_14;
  wire choose_out_n_15;
  wire choose_out_n_16;
  wire choose_out_n_17;
  wire choose_out_n_18;
  wire choose_out_n_19;
  wire choose_out_n_20;
  wire choose_out_n_21;
  wire choose_out_n_22;
  wire choose_out_n_23;
  wire choose_out_n_24;
  wire choose_out_n_25;
  wire choose_out_n_26;
  wire choose_out_n_27;
  wire choose_out_n_28;
  wire choose_out_n_29;
  wire choose_out_n_3;
  wire choose_out_n_30;
  wire choose_out_n_31;
  wire choose_out_n_4;
  wire choose_out_n_5;
  wire choose_out_n_6;
  wire choose_out_n_7;
  wire choose_out_n_8;
  wire choose_out_n_9;
  wire clk;
  wire de_c;
  wire de_in;
  wire de_med;
  wire de_out;
  wire de_ycbcr;
  wire [2:0]\delay_w[0][3]_2 ;
  wire [3:3]\delay_w[0][5]_1 ;
  wire [2:0]\delay_w[2][5]_0 ;
  wire [1:0]\delay_w[2][5]_3 ;
  wire dil_n_4;
  wire dl_n_2;
  wire erosion_n_1;
  wire erosion_n_4;
  wire h_sync_del;
  wire h_sync_in;
  wire h_sync_out;
  wire h_sync_ycbcr;
  wire hsync_c;
  wire hsync_circ;
  wire mean_n_10;
  wire mean_n_11;
  wire mean_n_12;
  wire mean_n_13;
  wire mean_n_14;
  wire mean_n_15;
  wire mean_n_16;
  wire mean_n_17;
  wire mean_n_18;
  wire mean_n_19;
  wire mean_n_20;
  wire mean_n_21;
  wire mean_n_22;
  wire mean_n_23;
  wire mean_n_24;
  wire mean_n_25;
  wire mean_n_26;
  wire mean_n_27;
  wire mean_n_28;
  wire mean_n_29;
  wire mean_n_3;
  wire mean_n_4;
  wire mean_n_5;
  wire mean_n_6;
  wire mean_n_7;
  wire mean_n_8;
  wire mean_n_9;
  wire [7:0]pix1;
  wire [7:0]pix2;
  wire [7:0]pix3;
  wire [23:23]pix_dil;
  wire [0:0]pix_ero;
  wire [23:0]pix_ycbcr;
  wire [23:0]pixel_in;
  wire [23:0]pixel_out;
  wire r_de;
  wire r_hsync;
  wire r_vsync;
  wire [2:0]sw;
  wire v_sync_del;
  wire v_sync_in;
  wire v_sync_out;
  wire v_sync_ycbcr;
  wire vis_b_n_4;
  wire vis_b_n_5;
  wire vis_centre_n_0;
  wire vis_centre_n_1;
  wire vis_centre_n_10;
  wire vis_centre_n_11;
  wire vis_centre_n_9;
  wire vis_circ_n_0;
  wire vis_circ_n_1;
  wire vis_circ_n_2;
  wire vis_circ_n_3;
  wire vsync_c;
  wire vsync_ero;

  hdmi_vga_vp_0_0_mux choose_out
       (.clk(clk),
        .de_out(de_out),
        .h_sync_out(h_sync_out),
        .pixel_in({pixel_in[23:20],pixel_in[17:16],pixel_in[14],pixel_in[8],pixel_in[3]}),
        .\pixel_in[16] (choose_out_n_10),
        .\pixel_in[17] (choose_out_n_13),
        .\pixel_in[20] (choose_out_n_23),
        .\pixel_in[21] (choose_out_n_26),
        .\pixel_in[22] (choose_out_n_28),
        .\pixel_in[23] (choose_out_n_7),
        .pixel_out(pixel_out),
        .pixel_ycbcr({pix_ycbcr[19:18],pix_ycbcr[15],pix_ycbcr[13:9],pix_ycbcr[5:4]}),
        .qspo(pix1),
        .\qspo_int_reg[0] (choose_out_n_4),
        .\qspo_int_reg[0]_0 (choose_out_n_9),
        .\qspo_int_reg[0]_1 (choose_out_n_12),
        .\qspo_int_reg[0]_10 (choose_out_n_25),
        .\qspo_int_reg[0]_11 (choose_out_n_27),
        .\qspo_int_reg[0]_2 (choose_out_n_15),
        .\qspo_int_reg[0]_3 (choose_out_n_16),
        .\qspo_int_reg[0]_4 (choose_out_n_18),
        .\qspo_int_reg[0]_5 (choose_out_n_19),
        .\qspo_int_reg[0]_6 (choose_out_n_20),
        .\qspo_int_reg[0]_7 (choose_out_n_21),
        .\qspo_int_reg[0]_8 (choose_out_n_22),
        .\qspo_int_reg[0]_9 (choose_out_n_24),
        .r_de(r_de),
        .r_hsync(r_hsync),
        .\r_pix_reg[0]_0 (mean_n_6),
        .\r_pix_reg[10]_0 (mean_n_16),
        .\r_pix_reg[11]_0 (mean_n_19),
        .\r_pix_reg[12]_0 (mean_n_22),
        .\r_pix_reg[13]_0 (mean_n_25),
        .\r_pix_reg[14]_0 (mean_n_28),
        .\r_pix_reg[15]_0 (dil_n_4),
        .\r_pix_reg[15]_1 (pix3),
        .\r_pix_reg[15]_2 (pix2),
        .\r_pix_reg[15]_3 (vis_circ_n_1),
        .\r_pix_reg[15]_4 (mean_n_4),
        .\r_pix_reg[16]_0 (mean_n_9),
        .\r_pix_reg[17]_0 (mean_n_13),
        .\r_pix_reg[18]_0 (mean_n_17),
        .\r_pix_reg[19]_0 (mean_n_20),
        .\r_pix_reg[1]_0 (mean_n_10),
        .\r_pix_reg[20]_0 (mean_n_23),
        .\r_pix_reg[21]_0 (mean_n_26),
        .\r_pix_reg[22]_0 (mean_n_29),
        .\r_pix_reg[23]_0 (vis_circ_n_3),
        .\r_pix_reg[23]_1 (mean_n_5),
        .\r_pix_reg[2]_0 (mean_n_14),
        .\r_pix_reg[3]_0 (mean_n_18),
        .\r_pix_reg[4]_0 (mean_n_21),
        .\r_pix_reg[5]_0 (mean_n_24),
        .\r_pix_reg[6]_0 (mean_n_27),
        .\r_pix_reg[7]_0 (vis_circ_n_2),
        .\r_pix_reg[7]_1 (mean_n_3),
        .\r_pix_reg[8]_0 (mean_n_8),
        .\r_pix_reg[9]_0 (mean_n_12),
        .r_vsync(r_vsync),
        .sw(sw),
        .\sw[0]_0 (choose_out_n_6),
        .\sw[0]_1 (choose_out_n_8),
        .\sw[1]_0 (choose_out_n_31),
        .\sw[2]_0 (choose_out_n_14),
        .\sw[2]_1 (choose_out_n_17),
        .\sw[2]_2 (choose_out_n_29),
        .\sw[2]_3 (choose_out_n_30),
        .sw_0_sp_1(choose_out_n_3),
        .sw_1_sp_1(choose_out_n_5),
        .sw_2_sp_1(choose_out_n_11),
        .v_sync_out(v_sync_out));
  (* CHECK_LICENSE_TYPE = "rgb2ycbcr_0,rgb2ycbcr,{}" *) 
  (* IP_DEFINITION_SOURCE = "package_project" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "rgb2ycbcr,Vivado 2023.2.2" *) 
  hdmi_vga_vp_0_0_rgb2ycbcr_0 convert
       (.clk(clk),
        .de_in(de_in),
        .de_out(de_ycbcr),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_ycbcr),
        .pixel_rgb(pixel_in),
        .pixel_ycbcr(pix_ycbcr),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_ycbcr));
  hdmi_vga_vp_0_0_dilation dil
       (.clk(clk),
        .de_c(de_c),
        .de_in(de_in),
        .de_out(de_ycbcr),
        .dina({\delay_w[0][5]_1 ,\delay_w[2][5]_0 }),
        .\i_no_async_controls.output_reg[8] (dil_n_4),
        .pix_dil(pix_dil),
        .pixel_ycbcr(pix_ycbcr[23:8]),
        .r_de(r_de),
        .r_de_reg(choose_out_n_8),
        .r_de_reg_0(mean_n_15),
        .r_de_reg_1(choose_out_n_5),
        .r_de_reg_2(dl_n_2),
        .sw(sw),
        .\val_reg[1] (\delay_w[2][5]_3 ),
        .\val_reg[2] (vis_circ_n_0));
  hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized5 dl
       (.clk(clk),
        .de_in(de_in),
        .h_sync_del(h_sync_del),
        .h_sync_in(h_sync_in),
        .v_sync_del(v_sync_del),
        .v_sync_in(v_sync_in),
        .\val_reg[0] (dl_n_2));
  hdmi_vga_vp_0_0_erosion5x5 erosion
       (.A(pix_ero),
        .CE(erosion_n_4),
        .clk(clk),
        .clk_0(erosion_n_1),
        .de_med(de_med),
        .dina({hsync_c,vsync_c}),
        .p_0_out(\box/p_0_out ),
        .pix_dil(pix_dil),
        .prev_vsync(\box/prev_vsync ),
        .\val_reg[2] (\delay_w[2][5]_0 ),
        .vsync_ero(vsync_ero));
  (* CHECK_LICENSE_TYPE = "LUT,dist_mem_gen_v8_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_14,Vivado 2023.2" *) 
  hdmi_vga_vp_0_0_LUT__1 lut1
       (.a({pixel_in[7],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clk(clk),
        .qspo(pix1));
  (* CHECK_LICENSE_TYPE = "LUT,dist_mem_gen_v8_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_14,Vivado 2023.2" *) 
  hdmi_vga_vp_0_0_LUT__2 lut2
       (.a({pixel_in[15],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clk(clk),
        .qspo(pix2));
  (* CHECK_LICENSE_TYPE = "LUT,dist_mem_gen_v8_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_14,Vivado 2023.2" *) 
  hdmi_vga_vp_0_0_LUT lut3
       (.a({pixel_in[23],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clk(clk),
        .qspo(pix3));
  hdmi_vga_vp_0_0_mean3x3 mean
       (.clk(clk),
        .de_out(de_ycbcr),
        .dina(\delay_w[0][3]_2 ),
        .h_sync_out(h_sync_ycbcr),
        .\i_no_async_controls.output_reg[1] (mean_n_6),
        .\i_no_async_controls.output_reg[1]_0 (mean_n_8),
        .\i_no_async_controls.output_reg[2] (mean_n_10),
        .\i_no_async_controls.output_reg[3] (mean_n_14),
        .\i_no_async_controls.output_reg[4] (mean_n_18),
        .\i_no_async_controls.output_reg[7] (mean_n_27),
        .\i_no_async_controls.output_reg[7]_0 (mean_n_28),
        .\i_no_async_controls.output_reg[8] (mean_n_3),
        .pixel_in({pixel_in[19:18],pixel_in[15],pixel_in[13:9],pixel_in[7:4],pixel_in[2:0]}),
        .\pixel_in[19] (mean_n_20),
        .pixel_ycbcr(pix_ycbcr),
        .qspo(pix1[7:6]),
        .\r_pix_reg[0] (choose_out_n_6),
        .\r_pix_reg[0]_0 (choose_out_n_11),
        .\r_pix_reg[0]_1 (choose_out_n_8),
        .\r_pix_reg[10] (choose_out_n_15),
        .\r_pix_reg[11] (choose_out_n_19),
        .\r_pix_reg[12] (choose_out_n_22),
        .\r_pix_reg[13] (choose_out_n_25),
        .\r_pix_reg[14] (choose_out_n_27),
        .\r_pix_reg[15] (choose_out_n_4),
        .\r_pix_reg[16] (choose_out_n_10),
        .\r_pix_reg[17] (choose_out_n_13),
        .\r_pix_reg[18] (choose_out_n_16),
        .\r_pix_reg[19] (choose_out_n_20),
        .\r_pix_reg[1] (choose_out_n_14),
        .\r_pix_reg[20] (choose_out_n_23),
        .\r_pix_reg[21] (choose_out_n_26),
        .\r_pix_reg[22] (choose_out_n_28),
        .\r_pix_reg[23] (choose_out_n_31),
        .\r_pix_reg[23]_0 (choose_out_n_7),
        .\r_pix_reg[2] (choose_out_n_17),
        .\r_pix_reg[3] (choose_out_n_18),
        .\r_pix_reg[4] (choose_out_n_21),
        .\r_pix_reg[5] (choose_out_n_24),
        .\r_pix_reg[7] (pix3[7:6]),
        .\r_pix_reg[7]_0 (pix2[7:6]),
        .\r_pix_reg[7]_1 (choose_out_n_5),
        .\r_pix_reg[8] (choose_out_n_9),
        .\r_pix_reg[9] (choose_out_n_12),
        .sw(sw),
        .v_sync_out(v_sync_ycbcr),
        .\val_reg[0] (mean_n_5),
        .\val_reg[0]_0 (mean_n_7),
        .\val_reg[0]_1 (mean_n_9),
        .\val_reg[0]_2 (mean_n_13),
        .\val_reg[0]_3 (mean_n_17),
        .\val_reg[0]_4 (mean_n_23),
        .\val_reg[0]_5 (mean_n_26),
        .\val_reg[0]_6 (mean_n_29),
        .\val_reg[12] (mean_n_12),
        .\val_reg[13] (mean_n_16),
        .\val_reg[14] (mean_n_19),
        .\val_reg[15] (mean_n_22),
        .\val_reg[16] (mean_n_25),
        .\val_reg[18] (mean_n_4),
        .\val_reg[1] (mean_n_11),
        .\val_reg[2] (mean_n_15),
        .\val_reg[7] (mean_n_21),
        .\val_reg[8] (mean_n_24));
  hdmi_vga_vp_0_0_median5x5 median
       (.clk(clk),
        .dina(\delay_w[0][5]_1 ),
        .\val_reg[2] ({de_med,\delay_w[2][5]_3 }),
        .\val_reg[2]_0 (\delay_w[0][3]_2 ));
  hdmi_vga_vp_0_0_vis_box vis_b
       (.CO(\box/y1_r1 ),
        .E(\box/y1_r0 ),
        .SR(vis_b_n_4),
        .clk(clk),
        .p_0_out(\box/p_0_out ),
        .prev_vsync(\box/prev_vsync ),
        .sw(sw[0]),
        .sw_0_sp_1(vis_b_n_5),
        .vsync_ero(vsync_ero),
        .\x1_r_reg[0]_0 (vis_centre_n_1),
        .\x2_r_reg[0]_0 (\box/x2_r0 ),
        .\x_pos_reg[0]_0 (de_med),
        .\x_pos_reg[10]_0 (\box/x2_r1 ),
        .\y2_r_reg[0]_0 (\box/y2_r0 ),
        .\y_pos_reg[8]_0 (\box/y2_r1 ));
  hdmi_vga_vp_0_0_vis_centroid vis_centre
       (.A(pix_ero),
        .CE(erosion_n_4),
        .CO(\box/y1_r1 ),
        .E(\box/y1_r0 ),
        .SR(vis_centre_n_0),
        .clk(clk),
        .de_c(de_c),
        .dina({hsync_c,vsync_c}),
        .h_sync_del(h_sync_del),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_ycbcr),
        .hsync_circ(hsync_circ),
        .prev_vsync(\box/prev_vsync ),
        .r_hsync(r_hsync),
        .r_hsync_reg(choose_out_n_8),
        .r_hsync_reg_0(choose_out_n_5),
        .r_hsync_reg_1(mean_n_11),
        .\r_pix_reg[15] (vis_b_n_5),
        .\r_pix_reg[15]_0 (choose_out_n_29),
        .sw(sw),
        .\val_reg[0] (vis_b_n_4),
        .\val_reg[1] (erosion_n_1),
        .\val_reg[26] (vis_centre_n_1),
        .\val_reg[26]_0 (\box/x2_r0 ),
        .\val_reg[26]_1 (\box/y2_r0 ),
        .\val_reg[26]_2 (vis_centre_n_9),
        .\val_reg[26]_3 (vis_centre_n_10),
        .\val_reg[26]_4 (vis_centre_n_11),
        .\val_reg[2] (de_med),
        .vsync_ero(vsync_ero),
        .\x2_r_reg[0] (\box/x2_r1 ),
        .\y2_r_reg[0] (\box/y2_r1 ));
  hdmi_vga_vp_0_0_vis_centroid_circle vis_circ
       (.A(pix_ero),
        .E(erosion_n_4),
        .SR(vis_centre_n_0),
        .clk(clk),
        .de_c(de_c),
        .dina({hsync_c,vsync_c}),
        .hsync_circ(hsync_circ),
        .prev_vsync(\box/prev_vsync ),
        .\r_pix_reg[15] (choose_out_n_3),
        .\r_pix_reg[15]_0 (choose_out_n_30),
        .\r_pix_reg[15]_1 (vis_centre_n_11),
        .\r_pix_reg[23] (vis_centre_n_9),
        .\r_pix_reg[7] (vis_centre_n_10),
        .r_vsync(r_vsync),
        .r_vsync_reg(choose_out_n_5),
        .r_vsync_reg_0(choose_out_n_8),
        .r_vsync_reg_1(mean_n_7),
        .sw(sw),
        .v_sync_del(v_sync_del),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_ycbcr),
        .\val_reg[26] (vis_circ_n_1),
        .\val_reg[26]_0 (vis_circ_n_2),
        .\val_reg[26]_1 (vis_circ_n_3),
        .\val_reg[26]_2 (vis_centre_n_1),
        .\val_reg[2] (vis_circ_n_0),
        .vsync_ero(vsync_ero),
        .\x_pos_reg[0]_0 (de_med));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line
   (B,
    P,
    clk);
  output [7:0]B;
  input [7:0]P;
  input clk;

  wire [7:0]B;
  wire [7:0]P;
  wire clk;

  hdmi_vga_vp_0_0_register_176 \genblk1[0].r_i 
       (.B(B),
        .P(P),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line_162
   (B,
    P,
    clk);
  output [7:0]B;
  input [7:0]P;
  input clk;

  wire [7:0]B;
  wire [7:0]P;
  wire clk;

  hdmi_vga_vp_0_0_register_175 \genblk1[0].r_i 
       (.B(B),
        .P(P),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line_163
   (B,
    P,
    clk);
  output [7:0]B;
  input [7:0]P;
  input clk;

  wire [7:0]B;
  wire [7:0]P;
  wire clk;

  hdmi_vga_vp_0_0_register \genblk1[0].r_i 
       (.B(B),
        .P(P),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized0
   (de_out,
    clk,
    de_in);
  output de_out;
  input clk;
  input de_in;

  wire clk;
  wire de_in;
  wire de_out;
  wire \genblk1[0].r_i_n_0 ;
  wire \genblk1[4].r_i_n_0 ;

  hdmi_vga_vp_0_0_register__parameterized0_172 \genblk1[0].r_i 
       (.clk(clk),
        .de_in(de_in),
        .\val_reg[0]_0 (\genblk1[0].r_i_n_0 ));
  hdmi_vga_vp_0_0_register__parameterized0_173 \genblk1[4].r_i 
       (.clk(clk),
        .\val_reg[0] (\genblk1[4].r_i_n_0 ),
        .\val_reg[0]_0 (\genblk1[0].r_i_n_0 ));
  hdmi_vga_vp_0_0_register__parameterized0_174 \genblk1[5].r_i 
       (.clk(clk),
        .de_out(de_out),
        .\val_reg[0]_0 (\genblk1[4].r_i_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized0_164
   (h_sync_out,
    clk,
    h_sync_in);
  output h_sync_out;
  input clk;
  input h_sync_in;

  wire clk;
  wire \genblk1[0].r_i_n_0 ;
  wire \genblk1[4].r_i_n_0 ;
  wire h_sync_in;
  wire h_sync_out;

  hdmi_vga_vp_0_0_register__parameterized0_169 \genblk1[0].r_i 
       (.clk(clk),
        .h_sync_in(h_sync_in),
        .\val_reg[0]_0 (\genblk1[0].r_i_n_0 ));
  hdmi_vga_vp_0_0_register__parameterized0_170 \genblk1[4].r_i 
       (.clk(clk),
        .\val_reg[0] (\genblk1[4].r_i_n_0 ),
        .\val_reg[0]_0 (\genblk1[0].r_i_n_0 ));
  hdmi_vga_vp_0_0_register__parameterized0_171 \genblk1[5].r_i 
       (.clk(clk),
        .h_sync_out(h_sync_out),
        .\val_reg[0]_0 (\genblk1[4].r_i_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized0_165
   (v_sync_out,
    clk,
    v_sync_in);
  output v_sync_out;
  input clk;
  input v_sync_in;

  wire clk;
  wire \genblk1[0].r_i_n_0 ;
  wire \genblk1[4].r_i_n_0 ;
  wire v_sync_in;
  wire v_sync_out;

  hdmi_vga_vp_0_0_register__parameterized0_166 \genblk1[0].r_i 
       (.clk(clk),
        .v_sync_in(v_sync_in),
        .\val_reg[0]_0 (\genblk1[0].r_i_n_0 ));
  hdmi_vga_vp_0_0_register__parameterized0_167 \genblk1[4].r_i 
       (.clk(clk),
        .\val_reg[0] (\genblk1[4].r_i_n_0 ),
        .\val_reg[0]_0 (\genblk1[0].r_i_n_0 ));
  hdmi_vga_vp_0_0_register__parameterized0_168 \genblk1[5].r_i 
       (.clk(clk),
        .v_sync_out(v_sync_out),
        .\val_reg[0]_0 (\genblk1[4].r_i_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1
   (\val_reg[26] ,
    dina,
    de_c,
    E,
    \val_reg[26]_0 ,
    \val_reg[26]_1 ,
    r_hsync,
    A,
    clk,
    vsync_ero,
    \val_reg[2] ,
    \val_reg[1] ,
    CO,
    \x2_r_reg[0] ,
    \y2_r_reg[0] ,
    r_hsync_reg,
    h_sync_in,
    r_hsync_reg_0,
    h_sync_del,
    r_hsync_reg_1,
    sw,
    hsync_circ,
    h_sync_out);
  output \val_reg[26] ;
  output [1:0]dina;
  output de_c;
  output [0:0]E;
  output [0:0]\val_reg[26]_0 ;
  output [0:0]\val_reg[26]_1 ;
  output r_hsync;
  input [0:0]A;
  input clk;
  input vsync_ero;
  input [0:0]\val_reg[2] ;
  input \val_reg[1] ;
  input [0:0]CO;
  input [0:0]\x2_r_reg[0] ;
  input [0:0]\y2_r_reg[0] ;
  input r_hsync_reg;
  input h_sync_in;
  input r_hsync_reg_0;
  input h_sync_del;
  input r_hsync_reg_1;
  input [2:0]sw;
  input hsync_circ;
  input h_sync_out;

  wire [0:0]A;
  wire [0:0]CO;
  wire [0:0]E;
  wire clk;
  wire de_c;
  wire [1:0]dina;
  wire h_sync_del;
  wire h_sync_in;
  wire h_sync_out;
  wire hsync_circ;
  wire r_hsync;
  wire r_hsync_reg;
  wire r_hsync_reg_0;
  wire r_hsync_reg_1;
  wire [2:0]sw;
  wire \val_reg[1] ;
  wire \val_reg[26] ;
  wire [0:0]\val_reg[26]_0 ;
  wire [0:0]\val_reg[26]_1 ;
  wire [0:0]\val_reg[2] ;
  wire vsync_ero;
  wire [0:0]\x2_r_reg[0] ;
  wire [0:0]\y2_r_reg[0] ;

  hdmi_vga_vp_0_0_register__parameterized1_5 \genblk1[0].r_i 
       (.A(A),
        .CO(CO),
        .E(E),
        .clk(clk),
        .de_c(de_c),
        .dina(dina),
        .h_sync_del(h_sync_del),
        .h_sync_in(h_sync_in),
        .h_sync_out(h_sync_out),
        .hsync_circ(hsync_circ),
        .r_hsync(r_hsync),
        .r_hsync_reg(r_hsync_reg),
        .r_hsync_reg_0(r_hsync_reg_0),
        .r_hsync_reg_1(r_hsync_reg_1),
        .sw(sw),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[26]_0 (\val_reg[26] ),
        .\val_reg[26]_1 (\val_reg[26]_0 ),
        .\val_reg[26]_2 (\val_reg[26]_1 ),
        .\val_reg[2]_0 (\val_reg[2] ),
        .vsync_ero(vsync_ero),
        .\x2_r_reg[0] (\x2_r_reg[0] ),
        .\y2_r_reg[0] (\y2_r_reg[0] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized10
   (\val_reg[2] ,
    douta,
    clk);
  output [0:0]\val_reg[2] ;
  input [0:0]douta;
  input clk;

  wire clk;
  wire [0:0]douta;
  wire \genblk1[0].r_i_n_0 ;
  wire [0:0]\val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_28 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(\genblk1[0].r_i_n_0 ),
        .douta(douta));
  hdmi_vga_vp_0_0_register__parameterized7_29 \genblk1[1].r_i 
       (.clk(clk),
        .\val_reg[2]_0 (\val_reg[2] ),
        .\val_reg[2]_1 (\genblk1[0].r_i_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_31
   (\delay_w[0][1]_3 ,
    de_out,
    clk,
    pixel_ycbcr);
  output [8:0]\delay_w[0][1]_3 ;
  input de_out;
  input clk;
  input [7:0]pixel_ycbcr;

  wire clk;
  wire de_out;
  wire [8:0]\delay_w[0][1]_3 ;
  wire [7:0]pixel_ycbcr;

  hdmi_vga_vp_0_0_register__parameterized1_48 \genblk1[0].r_i 
       (.clk(clk),
        .de_out(de_out),
        .\delay_w[0][1]_3 (\delay_w[0][1]_3 ),
        .pixel_ycbcr(pixel_ycbcr));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_32
   (\delay_w[0][2]_4 ,
    \i_no_async_controls.output_reg[8] ,
    \i_no_async_controls.output_reg[7] ,
    \i_no_async_controls.output_reg[6] ,
    \i_no_async_controls.output_reg[5] ,
    \i_no_async_controls.output_reg[4] ,
    \i_no_async_controls.output_reg[3] ,
    \i_no_async_controls.output_reg[2] ,
    \i_no_async_controls.output_reg[1] ,
    \i_no_async_controls.output_reg[8]_0 ,
    \i_no_async_controls.output_reg[7]_0 ,
    \i_no_async_controls.output_reg[6]_0 ,
    \i_no_async_controls.output_reg[5]_0 ,
    \i_no_async_controls.output_reg[4]_0 ,
    \i_no_async_controls.output_reg[3]_0 ,
    \i_no_async_controls.output_reg[2]_0 ,
    \i_no_async_controls.output_reg[1]_0 ,
    \val_reg[0] ,
    \val_reg[0]_0 ,
    \delay_w[0][1]_3 ,
    clk,
    pixel_ycbcr,
    v_sync_out,
    h_sync_out);
  output [8:0]\delay_w[0][2]_4 ;
  output \i_no_async_controls.output_reg[8] ;
  output \i_no_async_controls.output_reg[7] ;
  output \i_no_async_controls.output_reg[6] ;
  output \i_no_async_controls.output_reg[5] ;
  output \i_no_async_controls.output_reg[4] ;
  output \i_no_async_controls.output_reg[3] ;
  output \i_no_async_controls.output_reg[2] ;
  output \i_no_async_controls.output_reg[1] ;
  output \i_no_async_controls.output_reg[8]_0 ;
  output \i_no_async_controls.output_reg[7]_0 ;
  output \i_no_async_controls.output_reg[6]_0 ;
  output \i_no_async_controls.output_reg[5]_0 ;
  output \i_no_async_controls.output_reg[4]_0 ;
  output \i_no_async_controls.output_reg[3]_0 ;
  output \i_no_async_controls.output_reg[2]_0 ;
  output \i_no_async_controls.output_reg[1]_0 ;
  output \val_reg[0] ;
  output \val_reg[0]_0 ;
  input [8:0]\delay_w[0][1]_3 ;
  input clk;
  input [15:0]pixel_ycbcr;
  input v_sync_out;
  input h_sync_out;

  wire clk;
  wire [8:0]\delay_w[0][1]_3 ;
  wire [8:0]\delay_w[0][2]_4 ;
  wire h_sync_out;
  wire \i_no_async_controls.output_reg[1] ;
  wire \i_no_async_controls.output_reg[1]_0 ;
  wire \i_no_async_controls.output_reg[2] ;
  wire \i_no_async_controls.output_reg[2]_0 ;
  wire \i_no_async_controls.output_reg[3] ;
  wire \i_no_async_controls.output_reg[3]_0 ;
  wire \i_no_async_controls.output_reg[4] ;
  wire \i_no_async_controls.output_reg[4]_0 ;
  wire \i_no_async_controls.output_reg[5] ;
  wire \i_no_async_controls.output_reg[5]_0 ;
  wire \i_no_async_controls.output_reg[6] ;
  wire \i_no_async_controls.output_reg[6]_0 ;
  wire \i_no_async_controls.output_reg[7] ;
  wire \i_no_async_controls.output_reg[7]_0 ;
  wire \i_no_async_controls.output_reg[8] ;
  wire \i_no_async_controls.output_reg[8]_0 ;
  wire [15:0]pixel_ycbcr;
  wire v_sync_out;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;

  hdmi_vga_vp_0_0_register__parameterized1_47 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][1]_3 (\delay_w[0][1]_3 ),
        .\delay_w[0][2]_4 (\delay_w[0][2]_4 ),
        .h_sync_out(h_sync_out),
        .\i_no_async_controls.output_reg[1] (\i_no_async_controls.output_reg[1] ),
        .\i_no_async_controls.output_reg[1]_0 (\i_no_async_controls.output_reg[1]_0 ),
        .\i_no_async_controls.output_reg[2] (\i_no_async_controls.output_reg[2] ),
        .\i_no_async_controls.output_reg[2]_0 (\i_no_async_controls.output_reg[2]_0 ),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .\i_no_async_controls.output_reg[3]_0 (\i_no_async_controls.output_reg[3]_0 ),
        .\i_no_async_controls.output_reg[4] (\i_no_async_controls.output_reg[4] ),
        .\i_no_async_controls.output_reg[4]_0 (\i_no_async_controls.output_reg[4]_0 ),
        .\i_no_async_controls.output_reg[5] (\i_no_async_controls.output_reg[5] ),
        .\i_no_async_controls.output_reg[5]_0 (\i_no_async_controls.output_reg[5]_0 ),
        .\i_no_async_controls.output_reg[6] (\i_no_async_controls.output_reg[6] ),
        .\i_no_async_controls.output_reg[6]_0 (\i_no_async_controls.output_reg[6]_0 ),
        .\i_no_async_controls.output_reg[7] (\i_no_async_controls.output_reg[7] ),
        .\i_no_async_controls.output_reg[7]_0 (\i_no_async_controls.output_reg[7]_0 ),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .\i_no_async_controls.output_reg[8]_0 (\i_no_async_controls.output_reg[8]_0 ),
        .pixel_ycbcr(pixel_ycbcr),
        .v_sync_out(v_sync_out),
        .\val_reg[0] (\val_reg[0] ),
        .\val_reg[0]_0 (\val_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_33
   (dina,
    \delay_w[0][2]_4 ,
    clk,
    \val_reg[26] ,
    \val_reg[25] ,
    \val_reg[24] ,
    \val_reg[15] ,
    \val_reg[14] ,
    \val_reg[13] ,
    \val_reg[12] ,
    \val_reg[11] ,
    \val_reg[10] ,
    \val_reg[9] ,
    \val_reg[8] ,
    \val_reg[7] ,
    \val_reg[6] ,
    \val_reg[5] ,
    \val_reg[4] ,
    \val_reg[3] ,
    \val_reg[0] ,
    \val_reg[1] );
  output [26:0]dina;
  input [8:0]\delay_w[0][2]_4 ;
  input clk;
  input \val_reg[26] ;
  input \val_reg[25] ;
  input \val_reg[24] ;
  input \val_reg[15] ;
  input \val_reg[14] ;
  input \val_reg[13] ;
  input \val_reg[12] ;
  input \val_reg[11] ;
  input \val_reg[10] ;
  input \val_reg[9] ;
  input \val_reg[8] ;
  input \val_reg[7] ;
  input \val_reg[6] ;
  input \val_reg[5] ;
  input \val_reg[4] ;
  input \val_reg[3] ;
  input \val_reg[0] ;
  input \val_reg[1] ;

  wire clk;
  wire [8:0]\delay_w[0][2]_4 ;
  wire [26:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[10] ;
  wire \val_reg[11] ;
  wire \val_reg[12] ;
  wire \val_reg[13] ;
  wire \val_reg[14] ;
  wire \val_reg[15] ;
  wire \val_reg[1] ;
  wire \val_reg[24] ;
  wire \val_reg[25] ;
  wire \val_reg[26] ;
  wire \val_reg[3] ;
  wire \val_reg[4] ;
  wire \val_reg[5] ;
  wire \val_reg[6] ;
  wire \val_reg[7] ;
  wire \val_reg[8] ;
  wire \val_reg[9] ;

  hdmi_vga_vp_0_0_register__parameterized1_46 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][2]_4 (\delay_w[0][2]_4 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[10]_0 (\val_reg[10] ),
        .\val_reg[11]_0 (\val_reg[11] ),
        .\val_reg[12]_0 (\val_reg[12] ),
        .\val_reg[13]_0 (\val_reg[13] ),
        .\val_reg[14]_0 (\val_reg[14] ),
        .\val_reg[15]_0 (\val_reg[15] ),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[24]_0 (\val_reg[24] ),
        .\val_reg[25]_0 (\val_reg[25] ),
        .\val_reg[26]_0 (\val_reg[26] ),
        .\val_reg[3]_0 (\val_reg[3] ),
        .\val_reg[4]_0 (\val_reg[4] ),
        .\val_reg[5]_0 (\val_reg[5] ),
        .\val_reg[6]_0 (\val_reg[6] ),
        .\val_reg[7]_0 (\val_reg[7] ),
        .\val_reg[8]_0 (\val_reg[8] ),
        .\val_reg[9]_0 (\val_reg[9] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_34
   (\delay_w[1][1]_7 ,
    douta,
    clk);
  output [8:0]\delay_w[1][1]_7 ;
  input [8:0]douta;
  input clk;

  wire clk;
  wire [8:0]\delay_w[1][1]_7 ;
  wire [8:0]douta;

  hdmi_vga_vp_0_0_register__parameterized1_45 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][1]_7 (\delay_w[1][1]_7 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_35
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    clk_4,
    clk_5,
    clk_6,
    clk_7,
    clk_8,
    clk_9,
    clk_10,
    clk_11,
    clk_12,
    clk_13,
    clk_14,
    clk_15,
    clk_16,
    clk_17,
    \delay_w[1][2]_8 ,
    douta,
    clk,
    \delay_w[1][1]_7 );
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  output clk_4;
  output clk_5;
  output clk_6;
  output clk_7;
  output clk_8;
  output clk_9;
  output clk_10;
  output clk_11;
  output clk_12;
  output clk_13;
  output clk_14;
  output clk_15;
  output clk_16;
  output clk_17;
  output [8:0]\delay_w[1][2]_8 ;
  input [17:0]douta;
  input clk;
  input [8:0]\delay_w[1][1]_7 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_10;
  wire clk_11;
  wire clk_12;
  wire clk_13;
  wire clk_14;
  wire clk_15;
  wire clk_16;
  wire clk_17;
  wire clk_2;
  wire clk_3;
  wire clk_4;
  wire clk_5;
  wire clk_6;
  wire clk_7;
  wire clk_8;
  wire clk_9;
  wire [8:0]\delay_w[1][1]_7 ;
  wire [8:0]\delay_w[1][2]_8 ;
  wire [17:0]douta;

  hdmi_vga_vp_0_0_register__parameterized1_44 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .clk_10(clk_10),
        .clk_11(clk_11),
        .clk_12(clk_12),
        .clk_13(clk_13),
        .clk_14(clk_14),
        .clk_15(clk_15),
        .clk_16(clk_16),
        .clk_17(clk_17),
        .clk_2(clk_2),
        .clk_3(clk_3),
        .clk_4(clk_4),
        .clk_5(clk_5),
        .clk_6(clk_6),
        .clk_7(clk_7),
        .clk_8(clk_8),
        .clk_9(clk_9),
        .\delay_w[1][1]_7 (\delay_w[1][1]_7 ),
        .\delay_w[1][2]_8 (\delay_w[1][2]_8 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_36
   (dina,
    \val_reg[26] ,
    clk,
    \val_reg[25] ,
    \val_reg[24] ,
    \delay_w[1][2]_8 );
  output [10:0]dina;
  input \val_reg[26] ;
  input clk;
  input \val_reg[25] ;
  input \val_reg[24] ;
  input [7:0]\delay_w[1][2]_8 ;

  wire clk;
  wire [7:0]\delay_w[1][2]_8 ;
  wire [10:0]dina;
  wire \val_reg[24] ;
  wire \val_reg[25] ;
  wire \val_reg[26] ;

  hdmi_vga_vp_0_0_register__parameterized1_43 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][2]_8 (\delay_w[1][2]_8 ),
        .dina(dina),
        .\val_reg[24]_0 (\val_reg[24] ),
        .\val_reg[25]_0 (\val_reg[25] ),
        .\val_reg[26]_0 (\val_reg[26] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_37
   (\delay_w[2][1]_9 ,
    douta,
    clk);
  output [8:0]\delay_w[2][1]_9 ;
  input [8:0]douta;
  input clk;

  wire clk;
  wire [8:0]\delay_w[2][1]_9 ;
  wire [8:0]douta;

  hdmi_vga_vp_0_0_register__parameterized1_42 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[2][1]_9 (\delay_w[2][1]_9 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_38
   (\delay_w[2][2]_10 ,
    \delay_w[2][1]_9 ,
    clk);
  output [8:0]\delay_w[2][2]_10 ;
  input [8:0]\delay_w[2][1]_9 ;
  input clk;

  wire clk;
  wire [8:0]\delay_w[2][1]_9 ;
  wire [8:0]\delay_w[2][2]_10 ;

  hdmi_vga_vp_0_0_register__parameterized1_41 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[2][1]_9 (\delay_w[2][1]_9 ),
        .\delay_w[2][2]_10 (\delay_w[2][2]_10 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized1_39
   (\delay_w[2][3]_2 ,
    \delay_w[2][2]_10 ,
    clk);
  output [0:0]\delay_w[2][3]_2 ;
  input [0:0]\delay_w[2][2]_10 ;
  input clk;

  wire clk;
  wire [0:0]\delay_w[2][2]_10 ;
  wire [0:0]\delay_w[2][3]_2 ;

  hdmi_vga_vp_0_0_register__parameterized1_40 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[2][2]_10 (\delay_w[2][2]_10 ),
        .\delay_w[2][3]_2 (\delay_w[2][3]_2 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized2
   (\val_reg[7] ,
    B,
    clk);
  output [7:0]\val_reg[7] ;
  input [7:0]B;
  input clk;

  wire [7:0]B;
  wire clk;
  wire \genblk1[1].r_i_n_0 ;
  wire \genblk1[1].r_i_n_1 ;
  wire \genblk1[1].r_i_n_2 ;
  wire \genblk1[1].r_i_n_3 ;
  wire \genblk1[1].r_i_n_4 ;
  wire \genblk1[1].r_i_n_5 ;
  wire \genblk1[1].r_i_n_6 ;
  wire \genblk1[1].r_i_n_7 ;
  wire [7:0]\val_reg[7] ;

  hdmi_vga_vp_0_0_register__parameterized2 \genblk1[1].r_i 
       (.B(B),
        .clk(clk),
        .\val_reg[16] (\genblk1[1].r_i_n_7 ),
        .\val_reg[17] (\genblk1[1].r_i_n_6 ),
        .\val_reg[18] (\genblk1[1].r_i_n_5 ),
        .\val_reg[19] (\genblk1[1].r_i_n_4 ),
        .\val_reg[20] (\genblk1[1].r_i_n_3 ),
        .\val_reg[21] (\genblk1[1].r_i_n_2 ),
        .\val_reg[22] (\genblk1[1].r_i_n_1 ),
        .\val_reg[23] (\genblk1[1].r_i_n_0 ));
  hdmi_vga_vp_0_0_register__parameterized2_51 \genblk1[2].r_i 
       (.clk(clk),
        .\val_reg[0]_0 (\genblk1[1].r_i_n_7 ),
        .\val_reg[1]_0 (\genblk1[1].r_i_n_6 ),
        .\val_reg[2]_0 (\genblk1[1].r_i_n_5 ),
        .\val_reg[3]_0 (\genblk1[1].r_i_n_4 ),
        .\val_reg[4]_0 (\genblk1[1].r_i_n_3 ),
        .\val_reg[5]_0 (\genblk1[1].r_i_n_2 ),
        .\val_reg[6]_0 (\genblk1[1].r_i_n_1 ),
        .\val_reg[7]_0 (\val_reg[7] ),
        .\val_reg[7]_1 (\genblk1[1].r_i_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized3
   (dina,
    \i_no_async_controls.output_reg[8] ,
    \val_reg[18] ,
    \i_no_async_controls.output_reg[1] ,
    \val_reg[0] ,
    \i_no_async_controls.output_reg[1]_0 ,
    \i_no_async_controls.output_reg[2] ,
    \val_reg[1] ,
    \val_reg[12] ,
    \i_no_async_controls.output_reg[3] ,
    \val_reg[2] ,
    \val_reg[13] ,
    \i_no_async_controls.output_reg[4] ,
    \val_reg[14] ,
    \val_reg[7] ,
    \val_reg[15] ,
    \val_reg[8] ,
    \val_reg[16] ,
    \i_no_async_controls.output_reg[7] ,
    \i_no_async_controls.output_reg[7]_0 ,
    \delay_w[1][2]_8 ,
    clk,
    \val_reg[6] ,
    \val_reg[7]_0 ,
    \val_reg[8]_0 ,
    \val_reg[9] ,
    \val_reg[10] ,
    \val_reg[11] ,
    \val_reg[12]_0 ,
    \val_reg[13]_0 ,
    \val_reg[14]_0 ,
    \val_reg[15]_0 ,
    \val_reg[16]_0 ,
    \val_reg[17] ,
    \val_reg[18]_0 ,
    \val_reg[0]_0 ,
    \val_reg[1]_0 ,
    pixel_ycbcr,
    sw,
    pixel_in,
    qspo,
    \r_pix_reg[7] ,
    \r_pix_reg[7]_0 ,
    \r_pix_reg[7]_1 ,
    \r_pix_reg[7]_2 ,
    \r_pix_reg[15] ,
    \r_pix_reg[0] ,
    \r_pix_reg[0]_0 ,
    \r_pix_reg[0]_1 ,
    \r_pix_reg[8] ,
    \r_pix_reg[1] ,
    \r_pix_reg[9] ,
    \r_pix_reg[2] ,
    \r_pix_reg[10] ,
    \r_pix_reg[3] ,
    \r_pix_reg[11] ,
    \r_pix_reg[4] ,
    \r_pix_reg[12] ,
    \r_pix_reg[5] ,
    \r_pix_reg[13] ,
    \r_pix_reg[14] );
  output [15:0]dina;
  output \i_no_async_controls.output_reg[8] ;
  output \val_reg[18] ;
  output \i_no_async_controls.output_reg[1] ;
  output \val_reg[0] ;
  output \i_no_async_controls.output_reg[1]_0 ;
  output \i_no_async_controls.output_reg[2] ;
  output \val_reg[1] ;
  output \val_reg[12] ;
  output \i_no_async_controls.output_reg[3] ;
  output \val_reg[2] ;
  output \val_reg[13] ;
  output \i_no_async_controls.output_reg[4] ;
  output \val_reg[14] ;
  output \val_reg[7] ;
  output \val_reg[15] ;
  output \val_reg[8] ;
  output \val_reg[16] ;
  output \i_no_async_controls.output_reg[7] ;
  output \i_no_async_controls.output_reg[7]_0 ;
  input [0:0]\delay_w[1][2]_8 ;
  input clk;
  input \val_reg[6] ;
  input \val_reg[7]_0 ;
  input \val_reg[8]_0 ;
  input \val_reg[9] ;
  input \val_reg[10] ;
  input \val_reg[11] ;
  input \val_reg[12]_0 ;
  input \val_reg[13]_0 ;
  input \val_reg[14]_0 ;
  input \val_reg[15]_0 ;
  input \val_reg[16]_0 ;
  input \val_reg[17] ;
  input \val_reg[18]_0 ;
  input \val_reg[0]_0 ;
  input \val_reg[1]_0 ;
  input [7:0]pixel_ycbcr;
  input [2:0]sw;
  input [12:0]pixel_in;
  input [1:0]qspo;
  input [1:0]\r_pix_reg[7] ;
  input [1:0]\r_pix_reg[7]_0 ;
  input \r_pix_reg[7]_1 ;
  input \r_pix_reg[7]_2 ;
  input \r_pix_reg[15] ;
  input \r_pix_reg[0] ;
  input \r_pix_reg[0]_0 ;
  input \r_pix_reg[0]_1 ;
  input \r_pix_reg[8] ;
  input \r_pix_reg[1] ;
  input \r_pix_reg[9] ;
  input \r_pix_reg[2] ;
  input \r_pix_reg[10] ;
  input \r_pix_reg[3] ;
  input \r_pix_reg[11] ;
  input \r_pix_reg[4] ;
  input \r_pix_reg[12] ;
  input \r_pix_reg[5] ;
  input \r_pix_reg[13] ;
  input \r_pix_reg[14] ;

  wire clk;
  wire [0:0]\delay_w[1][2]_8 ;
  wire [15:0]dina;
  wire \genblk1[2].r_i_n_0 ;
  wire \genblk1[2].r_i_n_1 ;
  wire \genblk1[2].r_i_n_10 ;
  wire \genblk1[2].r_i_n_11 ;
  wire \genblk1[2].r_i_n_12 ;
  wire \genblk1[2].r_i_n_13 ;
  wire \genblk1[2].r_i_n_14 ;
  wire \genblk1[2].r_i_n_15 ;
  wire \genblk1[2].r_i_n_2 ;
  wire \genblk1[2].r_i_n_3 ;
  wire \genblk1[2].r_i_n_4 ;
  wire \genblk1[2].r_i_n_5 ;
  wire \genblk1[2].r_i_n_6 ;
  wire \genblk1[2].r_i_n_7 ;
  wire \genblk1[2].r_i_n_8 ;
  wire \genblk1[2].r_i_n_9 ;
  wire \i_no_async_controls.output_reg[1] ;
  wire \i_no_async_controls.output_reg[1]_0 ;
  wire \i_no_async_controls.output_reg[2] ;
  wire \i_no_async_controls.output_reg[3] ;
  wire \i_no_async_controls.output_reg[4] ;
  wire \i_no_async_controls.output_reg[7] ;
  wire \i_no_async_controls.output_reg[7]_0 ;
  wire \i_no_async_controls.output_reg[8] ;
  wire [12:0]pixel_in;
  wire [7:0]pixel_ycbcr;
  wire [1:0]qspo;
  wire \r_pix_reg[0] ;
  wire \r_pix_reg[0]_0 ;
  wire \r_pix_reg[0]_1 ;
  wire \r_pix_reg[10] ;
  wire \r_pix_reg[11] ;
  wire \r_pix_reg[12] ;
  wire \r_pix_reg[13] ;
  wire \r_pix_reg[14] ;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[1] ;
  wire \r_pix_reg[2] ;
  wire \r_pix_reg[3] ;
  wire \r_pix_reg[4] ;
  wire \r_pix_reg[5] ;
  wire [1:0]\r_pix_reg[7] ;
  wire [1:0]\r_pix_reg[7]_0 ;
  wire \r_pix_reg[7]_1 ;
  wire \r_pix_reg[7]_2 ;
  wire \r_pix_reg[8] ;
  wire \r_pix_reg[9] ;
  wire [2:0]sw;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;
  wire \val_reg[10] ;
  wire \val_reg[11] ;
  wire \val_reg[12] ;
  wire \val_reg[12]_0 ;
  wire \val_reg[13] ;
  wire \val_reg[13]_0 ;
  wire \val_reg[14] ;
  wire \val_reg[14]_0 ;
  wire \val_reg[15] ;
  wire \val_reg[15]_0 ;
  wire \val_reg[16] ;
  wire \val_reg[16]_0 ;
  wire \val_reg[17] ;
  wire \val_reg[18] ;
  wire \val_reg[18]_0 ;
  wire \val_reg[1] ;
  wire \val_reg[1]_0 ;
  wire \val_reg[2] ;
  wire \val_reg[6] ;
  wire \val_reg[7] ;
  wire \val_reg[7]_0 ;
  wire \val_reg[8] ;
  wire \val_reg[8]_0 ;
  wire \val_reg[9] ;

  hdmi_vga_vp_0_0_register__parameterized3 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][2]_8 (\delay_w[1][2]_8 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0]_0 ),
        .\val_reg[10]_0 (\val_reg[10] ),
        .\val_reg[11]_0 (\val_reg[11] ),
        .\val_reg[12]_0 (\val_reg[12]_0 ),
        .\val_reg[13]_0 (\val_reg[13]_0 ),
        .\val_reg[14]_0 (\val_reg[14]_0 ),
        .\val_reg[15]_0 (\val_reg[15]_0 ),
        .\val_reg[16]_0 (\val_reg[16]_0 ),
        .\val_reg[17]_0 (\val_reg[17] ),
        .\val_reg[18]_0 (\val_reg[18]_0 ),
        .\val_reg[1]_0 (\val_reg[1]_0 ),
        .\val_reg[6]_0 (\val_reg[6] ),
        .\val_reg[7]_0 (\val_reg[7]_0 ),
        .\val_reg[8]_0 (\val_reg[8]_0 ),
        .\val_reg[9]_0 (\val_reg[9] ));
  hdmi_vga_vp_0_0_register__parameterized3_49 \genblk1[2].r_i 
       (.clk(clk),
        .dina(dina),
        .\val_reg[0] (\genblk1[2].r_i_n_15 ),
        .\val_reg[10] (\genblk1[2].r_i_n_8 ),
        .\val_reg[11] (\genblk1[2].r_i_n_7 ),
        .\val_reg[12] (\genblk1[2].r_i_n_6 ),
        .\val_reg[13] (\genblk1[2].r_i_n_5 ),
        .\val_reg[14] (\genblk1[2].r_i_n_4 ),
        .\val_reg[15] (\genblk1[2].r_i_n_3 ),
        .\val_reg[16] (\genblk1[2].r_i_n_2 ),
        .\val_reg[17] (\genblk1[2].r_i_n_1 ),
        .\val_reg[18] (\genblk1[2].r_i_n_0 ),
        .\val_reg[1] (\genblk1[2].r_i_n_14 ),
        .\val_reg[2] (\genblk1[2].r_i_n_13 ),
        .\val_reg[6] (\genblk1[2].r_i_n_12 ),
        .\val_reg[7] (\genblk1[2].r_i_n_11 ),
        .\val_reg[8] (\genblk1[2].r_i_n_10 ),
        .\val_reg[9] (\genblk1[2].r_i_n_9 ));
  hdmi_vga_vp_0_0_register__parameterized3_50 \genblk1[3].r_i 
       (.clk(clk),
        .\i_no_async_controls.output_reg[1] (\i_no_async_controls.output_reg[1] ),
        .\i_no_async_controls.output_reg[1]_0 (\i_no_async_controls.output_reg[1]_0 ),
        .\i_no_async_controls.output_reg[2] (\i_no_async_controls.output_reg[2] ),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .\i_no_async_controls.output_reg[4] (\i_no_async_controls.output_reg[4] ),
        .\i_no_async_controls.output_reg[7] (\i_no_async_controls.output_reg[7] ),
        .\i_no_async_controls.output_reg[7]_0 (\i_no_async_controls.output_reg[7]_0 ),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .pixel_in(pixel_in),
        .pixel_ycbcr(pixel_ycbcr),
        .qspo(qspo),
        .\r_pix_reg[0] (\r_pix_reg[0] ),
        .\r_pix_reg[0]_0 (\r_pix_reg[0]_0 ),
        .\r_pix_reg[0]_1 (\r_pix_reg[0]_1 ),
        .\r_pix_reg[10] (\r_pix_reg[10] ),
        .\r_pix_reg[11] (\r_pix_reg[11] ),
        .\r_pix_reg[12] (\r_pix_reg[12] ),
        .\r_pix_reg[13] (\r_pix_reg[13] ),
        .\r_pix_reg[14] (\r_pix_reg[14] ),
        .\r_pix_reg[15] (\r_pix_reg[15] ),
        .\r_pix_reg[1] (\r_pix_reg[1] ),
        .\r_pix_reg[2] (\r_pix_reg[2] ),
        .\r_pix_reg[3] (\r_pix_reg[3] ),
        .\r_pix_reg[4] (\r_pix_reg[4] ),
        .\r_pix_reg[5] (\r_pix_reg[5] ),
        .\r_pix_reg[7] (\r_pix_reg[7] ),
        .\r_pix_reg[7]_0 (\r_pix_reg[7]_0 ),
        .\r_pix_reg[7]_1 (\r_pix_reg[7]_1 ),
        .\r_pix_reg[7]_2 (\r_pix_reg[7]_2 ),
        .\r_pix_reg[8] (\r_pix_reg[8] ),
        .\r_pix_reg[9] (\r_pix_reg[9] ),
        .sw(sw),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[0]_1 (\genblk1[2].r_i_n_15 ),
        .\val_reg[10]_0 (\genblk1[2].r_i_n_8 ),
        .\val_reg[11]_0 (\genblk1[2].r_i_n_7 ),
        .\val_reg[12]_0 (\val_reg[12] ),
        .\val_reg[12]_1 (\genblk1[2].r_i_n_6 ),
        .\val_reg[13]_0 (\val_reg[13] ),
        .\val_reg[13]_1 (\genblk1[2].r_i_n_5 ),
        .\val_reg[14]_0 (\val_reg[14] ),
        .\val_reg[14]_1 (\genblk1[2].r_i_n_4 ),
        .\val_reg[15]_0 (\val_reg[15] ),
        .\val_reg[15]_1 (\genblk1[2].r_i_n_3 ),
        .\val_reg[16]_0 (\val_reg[16] ),
        .\val_reg[16]_1 (\genblk1[2].r_i_n_2 ),
        .\val_reg[17]_0 (\genblk1[2].r_i_n_1 ),
        .\val_reg[18]_0 (\val_reg[18] ),
        .\val_reg[18]_1 (\genblk1[2].r_i_n_0 ),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[1]_1 (\genblk1[2].r_i_n_14 ),
        .\val_reg[2]_0 (\val_reg[2] ),
        .\val_reg[2]_1 (\genblk1[2].r_i_n_13 ),
        .\val_reg[6]_0 (\genblk1[2].r_i_n_12 ),
        .\val_reg[7]_0 (\val_reg[7] ),
        .\val_reg[7]_1 (\genblk1[2].r_i_n_11 ),
        .\val_reg[8]_0 (\val_reg[8] ),
        .\val_reg[8]_1 (\genblk1[2].r_i_n_10 ),
        .\val_reg[9]_0 (\genblk1[2].r_i_n_9 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized4
   (SR,
    \val_reg[0] ,
    clk);
  output [0:0]SR;
  input [0:0]\val_reg[0] ;
  input clk;

  wire [0:0]SR;
  wire clk;
  wire [0:0]\val_reg[0] ;

  hdmi_vga_vp_0_0_register__parameterized0 \genblk1[2].r_i 
       (.SR(SR),
        .clk(clk),
        .\val_reg[0]_0 (\val_reg[0] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized4_30
   (\val_reg[0] ,
    \val_reg[0]_0 ,
    \val_reg[0]_1 ,
    \val_reg[0]_2 ,
    \pixel_in[19] ,
    \val_reg[0]_3 ,
    \val_reg[0]_4 ,
    \val_reg[0]_5 ,
    \val_reg[0]_6 ,
    clk,
    \r_pix_reg[23] ,
    S,
    \r_pix_reg[23]_0 ,
    pixel_ycbcr,
    \r_pix_reg[23]_1 ,
    \r_pix_reg[16] ,
    \r_pix_reg[17] ,
    \r_pix_reg[18] ,
    pixel_in,
    \r_pix_reg[18]_0 ,
    \r_pix_reg[19] ,
    \r_pix_reg[20] ,
    \r_pix_reg[21] ,
    \r_pix_reg[22] );
  output \val_reg[0] ;
  output \val_reg[0]_0 ;
  output \val_reg[0]_1 ;
  output \val_reg[0]_2 ;
  output \pixel_in[19] ;
  output \val_reg[0]_3 ;
  output \val_reg[0]_4 ;
  output \val_reg[0]_5 ;
  input \val_reg[0]_6 ;
  input clk;
  input \r_pix_reg[23] ;
  input [7:0]S;
  input \r_pix_reg[23]_0 ;
  input [5:0]pixel_ycbcr;
  input \r_pix_reg[23]_1 ;
  input \r_pix_reg[16] ;
  input \r_pix_reg[17] ;
  input \r_pix_reg[18] ;
  input [1:0]pixel_in;
  input \r_pix_reg[18]_0 ;
  input \r_pix_reg[19] ;
  input \r_pix_reg[20] ;
  input \r_pix_reg[21] ;
  input \r_pix_reg[22] ;

  wire [7:0]S;
  wire clk;
  wire \genblk1[1].r_i_n_0 ;
  wire [1:0]pixel_in;
  wire \pixel_in[19] ;
  wire [5:0]pixel_ycbcr;
  wire \r_pix_reg[16] ;
  wire \r_pix_reg[17] ;
  wire \r_pix_reg[18] ;
  wire \r_pix_reg[18]_0 ;
  wire \r_pix_reg[19] ;
  wire \r_pix_reg[20] ;
  wire \r_pix_reg[21] ;
  wire \r_pix_reg[22] ;
  wire \r_pix_reg[23] ;
  wire \r_pix_reg[23]_0 ;
  wire \r_pix_reg[23]_1 ;
  wire \val_reg[0] ;
  wire \val_reg[0]_0 ;
  wire \val_reg[0]_1 ;
  wire \val_reg[0]_2 ;
  wire \val_reg[0]_3 ;
  wire \val_reg[0]_4 ;
  wire \val_reg[0]_5 ;
  wire \val_reg[0]_6 ;

  hdmi_vga_vp_0_0_register__parameterized0_52 \genblk1[1].r_i 
       (.clk(clk),
        .clk_0(\genblk1[1].r_i_n_0 ),
        .\val_reg[0] (\val_reg[0]_6 ));
  hdmi_vga_vp_0_0_register__parameterized0_53 \genblk1[2].r_i 
       (.S(S),
        .clk(clk),
        .pixel_in(pixel_in),
        .\pixel_in[19] (\pixel_in[19] ),
        .pixel_ycbcr(pixel_ycbcr),
        .\r_pix_reg[16] (\r_pix_reg[16] ),
        .\r_pix_reg[17] (\r_pix_reg[17] ),
        .\r_pix_reg[18] (\r_pix_reg[18] ),
        .\r_pix_reg[18]_0 (\r_pix_reg[18]_0 ),
        .\r_pix_reg[19] (\r_pix_reg[19] ),
        .\r_pix_reg[20] (\r_pix_reg[20] ),
        .\r_pix_reg[21] (\r_pix_reg[21] ),
        .\r_pix_reg[22] (\r_pix_reg[22] ),
        .\r_pix_reg[23] (\r_pix_reg[23] ),
        .\r_pix_reg[23]_0 (\r_pix_reg[23]_0 ),
        .\r_pix_reg[23]_1 (\r_pix_reg[23]_1 ),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[0]_1 (\val_reg[0]_0 ),
        .\val_reg[0]_2 (\val_reg[0]_1 ),
        .\val_reg[0]_3 (\val_reg[0]_2 ),
        .\val_reg[0]_4 (\val_reg[0]_3 ),
        .\val_reg[0]_5 (\val_reg[0]_4 ),
        .\val_reg[0]_6 (\val_reg[0]_5 ),
        .\val_reg[0]_7 (\genblk1[1].r_i_n_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized5
   (h_sync_del,
    v_sync_del,
    \val_reg[0] ,
    h_sync_in,
    de_in,
    v_sync_in,
    clk);
  output h_sync_del;
  output v_sync_del;
  output \val_reg[0] ;
  input h_sync_in;
  input de_in;
  input v_sync_in;
  input clk;

  wire clk;
  wire de_in;
  wire h_sync_del;
  wire h_sync_in;
  wire v_sync_del;
  wire v_sync_in;
  wire \val_reg[0] ;

  hdmi_vga_vp_0_0_register__parameterized4_105 \genblk1[0].r_i 
       (.clk(clk),
        .de_in(de_in),
        .h_sync_del(h_sync_del),
        .h_sync_in(h_sync_in),
        .v_sync_del(v_sync_del),
        .v_sync_in(v_sync_in),
        .\val_reg[0]_0 (\val_reg[0] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized5_106
   (de_dil,
    \delay_w[2][3]_18 ,
    clk);
  output de_dil;
  input [0:0]\delay_w[2][3]_18 ;
  input clk;

  wire clk;
  wire de_dil;
  wire [0:0]\delay_w[2][3]_18 ;

  hdmi_vga_vp_0_0_register__parameterized4_157 \genblk1[0].r_i 
       (.clk(clk),
        .de_dil(de_dil),
        .\delay_w[2][3]_18 (\delay_w[2][3]_18 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized5_54
   (vsync_ero,
    clk_0,
    p_0_out,
    \val_reg[0] ,
    clk,
    douta,
    prev_vsync);
  output vsync_ero;
  output clk_0;
  output [0:0]p_0_out;
  input \val_reg[0] ;
  input clk;
  input [0:0]douta;
  input prev_vsync;

  wire clk;
  wire clk_0;
  wire [0:0]douta;
  wire [0:0]p_0_out;
  wire prev_vsync;
  wire \val_reg[0] ;
  wire vsync_ero;

  hdmi_vga_vp_0_0_register__parameterized4 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .douta(douta),
        .p_0_out(p_0_out),
        .prev_vsync(prev_vsync),
        .\val_reg[0]_0 (\val_reg[0] ),
        .vsync_ero(vsync_ero));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized6
   (E,
    p_0_out,
    clk);
  output [0:0]E;
  input [0:0]p_0_out;
  input clk;

  wire [0:0]E;
  wire clk;
  wire [0:0]p_0_out;

  hdmi_vga_vp_0_0_register__parameterized6 \genblk1[0].r_i 
       (.E(E),
        .clk(clk),
        .p_0_out(p_0_out));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized7
   (SR,
    E,
    clk);
  output [0:0]SR;
  input [0:0]E;
  input clk;

  wire [0:0]E;
  wire [0:0]SR;
  wire clk;

  hdmi_vga_vp_0_0_register__parameterized0_13 \genblk1[0].r_i 
       (.E(E),
        .SR(SR),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized8
   (\val_reg[2] ,
    \val_reg[26] ,
    \val_reg[26]_0 ,
    r_vsync,
    hsync_circ,
    de_c,
    clk,
    \r_pix_reg[15] ,
    \r_pix_reg[15]_0 ,
    \r_pix_reg[15]_1 ,
    sw,
    \r_pix_reg[15]_2 ,
    r_vsync_reg,
    v_sync_del,
    r_vsync_reg_0,
    v_sync_in,
    r_vsync_reg_1,
    dina,
    v_sync_out,
    \val_reg[26]_1 );
  output \val_reg[2] ;
  output \val_reg[26] ;
  output \val_reg[26]_0 ;
  output r_vsync;
  output hsync_circ;
  input de_c;
  input clk;
  input \r_pix_reg[15] ;
  input \r_pix_reg[15]_0 ;
  input \r_pix_reg[15]_1 ;
  input [2:0]sw;
  input \r_pix_reg[15]_2 ;
  input r_vsync_reg;
  input v_sync_del;
  input r_vsync_reg_0;
  input v_sync_in;
  input r_vsync_reg_1;
  input [1:0]dina;
  input v_sync_out;
  input \val_reg[26]_1 ;

  wire clk;
  wire de_c;
  wire [1:0]dina;
  wire \genblk1[1].r_i_n_1 ;
  wire \genblk1[1].r_i_n_2 ;
  wire \genblk1[1].r_i_n_3 ;
  wire hsync_circ;
  wire \r_pix_reg[15] ;
  wire \r_pix_reg[15]_0 ;
  wire \r_pix_reg[15]_1 ;
  wire \r_pix_reg[15]_2 ;
  wire r_vsync;
  wire r_vsync_reg;
  wire r_vsync_reg_0;
  wire r_vsync_reg_1;
  wire [2:0]sw;
  wire v_sync_del;
  wire v_sync_in;
  wire v_sync_out;
  wire \val_reg[26] ;
  wire \val_reg[26]_0 ;
  wire \val_reg[26]_1 ;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized1 \genblk1[1].r_i 
       (.clk(clk),
        .de_c(de_c),
        .dina(dina),
        .\val_reg[0]_0 (\genblk1[1].r_i_n_3 ),
        .\val_reg[1]_0 (\genblk1[1].r_i_n_2 ),
        .\val_reg[26]_0 (\genblk1[1].r_i_n_1 ),
        .\val_reg[26]_1 (\val_reg[26]_1 ),
        .\val_reg[2]_0 (\val_reg[2] ));
  hdmi_vga_vp_0_0_register__parameterized1_0 \genblk1[2].r_i 
       (.clk(clk),
        .dina(dina[0]),
        .hsync_circ(hsync_circ),
        .\r_pix_reg[15] (\r_pix_reg[15] ),
        .\r_pix_reg[15]_0 (\r_pix_reg[15]_0 ),
        .\r_pix_reg[15]_1 (\r_pix_reg[15]_1 ),
        .\r_pix_reg[15]_2 (\r_pix_reg[15]_2 ),
        .r_vsync(r_vsync),
        .r_vsync_reg(r_vsync_reg),
        .r_vsync_reg_0(r_vsync_reg_0),
        .r_vsync_reg_1(r_vsync_reg_1),
        .sw(sw),
        .v_sync_del(v_sync_del),
        .v_sync_in(v_sync_in),
        .v_sync_out(v_sync_out),
        .\val_reg[0]_0 (\genblk1[1].r_i_n_3 ),
        .\val_reg[1]_0 (\genblk1[1].r_i_n_2 ),
        .\val_reg[26]_0 (\val_reg[26] ),
        .\val_reg[26]_1 (\val_reg[26]_0 ),
        .\val_reg[26]_2 (\genblk1[1].r_i_n_1 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9
   (\delay_w[0][4]_6 ,
    \val_reg[1] ,
    \val_reg[0] ,
    \val_reg[2] ,
    clk);
  output [0:0]\delay_w[0][4]_6 ;
  output \val_reg[1] ;
  output \val_reg[0] ;
  input [2:0]\val_reg[2] ;
  input clk;

  wire clk;
  wire [0:0]\delay_w[0][4]_6 ;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire [2:0]\val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_27 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][4]_6 (\delay_w[0][4]_6 ),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_107
   (\delay_w[0][1]_7 ,
    \i_no_async_controls.output_reg[8] ,
    pix_dil,
    clk,
    pixel_ycbcr,
    dil,
    context_valid);
  output [0:0]\delay_w[0][1]_7 ;
  output \i_no_async_controls.output_reg[8] ;
  output [0:0]pix_dil;
  input clk;
  input [15:0]pixel_ycbcr;
  input dil;
  input context_valid;

  wire clk;
  wire context_valid;
  wire [0:0]\delay_w[0][1]_7 ;
  wire dil;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]pix_dil;
  wire [15:0]pixel_ycbcr;

  hdmi_vga_vp_0_0_register__parameterized7_156 \genblk1[0].r_i 
       (.clk(clk),
        .context_valid(context_valid),
        .\delay_w[0][1]_7 (\delay_w[0][1]_7 ),
        .dil(dil),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .pix_dil(pix_dil),
        .pixel_ycbcr(pixel_ycbcr));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_108
   (\delay_w[0][2]_8 ,
    \delay_w[0][1]_7 ,
    clk);
  output [0:0]\delay_w[0][2]_8 ;
  input [0:0]\delay_w[0][1]_7 ;
  input clk;

  wire clk;
  wire [0:0]\delay_w[0][1]_7 ;
  wire [0:0]\delay_w[0][2]_8 ;

  hdmi_vga_vp_0_0_register__parameterized7_155 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][1]_7 (\delay_w[0][1]_7 ),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_109
   (\delay_w[0][3]_9 ,
    r_de,
    \delay_w[0][2]_8 ,
    clk,
    \val_reg[2] ,
    de_in,
    r_de_reg,
    r_de_reg_0,
    r_de_reg_1,
    r_de_reg_2,
    de_out,
    sw,
    de_c);
  output [1:0]\delay_w[0][3]_9 ;
  output r_de;
  input [0:0]\delay_w[0][2]_8 ;
  input clk;
  input \val_reg[2] ;
  input de_in;
  input r_de_reg;
  input r_de_reg_0;
  input r_de_reg_1;
  input r_de_reg_2;
  input de_out;
  input [2:0]sw;
  input de_c;

  wire clk;
  wire de_c;
  wire de_in;
  wire de_out;
  wire [0:0]\delay_w[0][2]_8 ;
  wire [1:0]\delay_w[0][3]_9 ;
  wire r_de;
  wire r_de_reg;
  wire r_de_reg_0;
  wire r_de_reg_1;
  wire r_de_reg_2;
  wire [2:0]sw;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_154 \genblk1[0].r_i 
       (.clk(clk),
        .de_c(de_c),
        .de_in(de_in),
        .de_out(de_out),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .r_de(r_de),
        .r_de_reg(r_de_reg),
        .r_de_reg_0(r_de_reg_0),
        .r_de_reg_1(r_de_reg_1),
        .r_de_reg_2(r_de_reg_2),
        .sw(sw),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_110
   (\delay_w[0][4]_3 ,
    \val_reg[1] ,
    \val_reg[0] ,
    \delay_w[0][3]_9 ,
    clk,
    \val_reg[1]_0 );
  output [1:0]\delay_w[0][4]_3 ;
  output \val_reg[1] ;
  output \val_reg[0] ;
  input [1:0]\delay_w[0][3]_9 ;
  input clk;
  input [1:0]\val_reg[1]_0 ;

  wire clk;
  wire [1:0]\delay_w[0][3]_9 ;
  wire [1:0]\delay_w[0][4]_3 ;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire [1:0]\val_reg[1]_0 ;

  hdmi_vga_vp_0_0_register__parameterized7_153 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .\delay_w[0][4]_3 (\delay_w[0][4]_3 ),
        .\val_reg[0] (\val_reg[0] ),
        .\val_reg[1] (\val_reg[1] ),
        .\val_reg[1]_0 (\val_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_111
   (dina,
    \delay_w[0][4]_3 ,
    clk,
    \val_reg[1] ,
    \val_reg[0] );
  output [3:0]dina;
  input [1:0]\delay_w[0][4]_3 ;
  input clk;
  input \val_reg[1] ;
  input \val_reg[0] ;

  wire clk;
  wire [1:0]\delay_w[0][4]_3 ;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_152 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][4]_3 (\delay_w[0][4]_3 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_112
   (\delay_w[1][1]_19 ,
    douta,
    clk);
  output [1:0]\delay_w[1][1]_19 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_151 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_113
   (\delay_w[1][2]_20 ,
    \delay_w[1][1]_19 ,
    clk);
  output [1:0]\delay_w[1][2]_20 ;
  input [1:0]\delay_w[1][1]_19 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]\delay_w[1][2]_20 ;

  hdmi_vga_vp_0_0_register__parameterized7_150 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_114
   (\delay_w[1][3]_21 ,
    \delay_w[1][2]_20 ,
    clk);
  output [1:0]\delay_w[1][3]_21 ;
  input [1:0]\delay_w[1][2]_20 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][2]_20 ;
  wire [1:0]\delay_w[1][3]_21 ;

  hdmi_vga_vp_0_0_register__parameterized7_149 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_115
   (clk_0,
    clk_1,
    \val_reg[2] ,
    \delay_w[1][4]_22 ,
    douta,
    clk,
    \delay_w[2][2]_17 ,
    \delay_w[1][3]_21 ,
    \delay_w[4][5]_27 );
  output clk_0;
  output clk_1;
  output \val_reg[2] ;
  output [1:0]\delay_w[1][4]_22 ;
  input [1:0]douta;
  input clk;
  input [0:0]\delay_w[2][2]_17 ;
  input [1:0]\delay_w[1][3]_21 ;
  input [0:0]\delay_w[4][5]_27 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[1][3]_21 ;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [0:0]\delay_w[2][2]_17 ;
  wire [0:0]\delay_w[4][5]_27 ;
  wire [1:0]douta;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_148 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .\delay_w[2][2]_17 (\delay_w[2][2]_17 ),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 ),
        .douta(douta),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_116
   (dina,
    \val_reg[1] ,
    clk,
    \val_reg[0] ,
    \delay_w[1][4]_22 );
  output [3:0]dina;
  input \val_reg[1] ;
  input clk;
  input \val_reg[0] ;
  input [1:0]\delay_w[1][4]_22 ;

  wire clk;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_147 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_117
   (\val_reg[2] ,
    \delay_w[2][1]_16 ,
    dina,
    \delay_w[0][3]_9 ,
    de_c,
    douta,
    clk);
  output \val_reg[2] ;
  output [1:0]\delay_w[2][1]_16 ;
  input [0:0]dina;
  input [0:0]\delay_w[0][3]_9 ;
  input de_c;
  input [1:0]douta;
  input clk;

  wire clk;
  wire de_c;
  wire [0:0]\delay_w[0][3]_9 ;
  wire [1:0]\delay_w[2][1]_16 ;
  wire [0:0]dina;
  wire [1:0]douta;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_146 \genblk1[0].r_i 
       (.clk(clk),
        .de_c(de_c),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .\delay_w[2][1]_16 (\delay_w[2][1]_16 ),
        .dina(dina),
        .douta(douta),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_118
   (\delay_w[2][2]_17 ,
    \delay_w[2][1]_16 ,
    clk);
  output [1:0]\delay_w[2][2]_17 ;
  input [1:0]\delay_w[2][1]_16 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][1]_16 ;
  wire [1:0]\delay_w[2][2]_17 ;

  hdmi_vga_vp_0_0_register__parameterized7_145 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[2][1]_16 (\delay_w[2][1]_16 ),
        .\delay_w[2][2]_17 (\delay_w[2][2]_17 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_119
   (\val_reg[2] ,
    \delay_w[2][3]_18 ,
    context_valid_r_reg,
    de_dil,
    dina,
    \delay_w[3][1]_12 ,
    \delay_w[1][1]_19 ,
    \delay_w[3][3]_14 ,
    \delay_w[1][2]_20 ,
    \delay_w[0][4]_3 ,
    context_valid_r_i_3,
    \delay_w[2][2]_17 ,
    clk);
  output \val_reg[2] ;
  output [1:0]\delay_w[2][3]_18 ;
  input context_valid_r_reg;
  input de_dil;
  input [1:0]dina;
  input [0:0]\delay_w[3][1]_12 ;
  input [0:0]\delay_w[1][1]_19 ;
  input [0:0]\delay_w[3][3]_14 ;
  input [0:0]\delay_w[1][2]_20 ;
  input [0:0]\delay_w[0][4]_3 ;
  input context_valid_r_i_3;
  input [1:0]\delay_w[2][2]_17 ;
  input clk;

  wire clk;
  wire context_valid_r_i_3;
  wire context_valid_r_reg;
  wire de_dil;
  wire [0:0]\delay_w[0][4]_3 ;
  wire [0:0]\delay_w[1][1]_19 ;
  wire [0:0]\delay_w[1][2]_20 ;
  wire [1:0]\delay_w[2][2]_17 ;
  wire [1:0]\delay_w[2][3]_18 ;
  wire [0:0]\delay_w[3][1]_12 ;
  wire [0:0]\delay_w[3][3]_14 ;
  wire [1:0]dina;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_144 \genblk1[0].r_i 
       (.clk(clk),
        .context_valid_r_i_3_0(context_valid_r_i_3),
        .context_valid_r_reg(context_valid_r_reg),
        .de_dil(de_dil),
        .\delay_w[0][4]_3 (\delay_w[0][4]_3 ),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ),
        .\delay_w[2][2]_17 (\delay_w[2][2]_17 ),
        .\delay_w[2][3]_18 (\delay_w[2][3]_18 ),
        .\delay_w[3][1]_12 (\delay_w[3][1]_12 ),
        .\delay_w[3][3]_14 (\delay_w[3][3]_14 ),
        .dina(dina),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_120
   (\delay_w[2][4]_5 ,
    clk_0,
    clk_1,
    \delay_w[2][3]_18 ,
    clk,
    douta);
  output [0:0]\delay_w[2][4]_5 ;
  output clk_0;
  output clk_1;
  input [0:0]\delay_w[2][3]_18 ;
  input clk;
  input [1:0]douta;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [0:0]\delay_w[2][3]_18 ;
  wire [0:0]\delay_w[2][4]_5 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_143 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .\delay_w[2][3]_18 (\delay_w[2][3]_18 ),
        .\delay_w[2][4]_5 (\delay_w[2][4]_5 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_121
   (dina,
    \delay_w[2][4]_5 ,
    clk,
    de_dil,
    \val_reg[0] ,
    \val_reg[1] );
  output [3:0]dina;
  input [0:0]\delay_w[2][4]_5 ;
  input clk;
  input de_dil;
  input \val_reg[0] ;
  input \val_reg[1] ;

  wire clk;
  wire de_dil;
  wire [0:0]\delay_w[2][4]_5 ;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_142 \genblk1[0].r_i 
       (.clk(clk),
        .de_dil(de_dil),
        .\delay_w[2][4]_5 (\delay_w[2][4]_5 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_122
   (\delay_w[3][1]_12 ,
    douta,
    clk);
  output [1:0]\delay_w[3][1]_12 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_12 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_141 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][1]_12 (\delay_w[3][1]_12 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_123
   (\delay_w[3][2]_13 ,
    \delay_w[3][1]_12 ,
    clk);
  output [1:0]\delay_w[3][2]_13 ;
  input [1:0]\delay_w[3][1]_12 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_12 ;
  wire [1:0]\delay_w[3][2]_13 ;

  hdmi_vga_vp_0_0_register__parameterized7_140 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][1]_12 (\delay_w[3][1]_12 ),
        .\delay_w[3][2]_13 (\delay_w[3][2]_13 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_124
   (\delay_w[3][3]_14 ,
    \delay_w[3][2]_13 ,
    clk);
  output [1:0]\delay_w[3][3]_14 ;
  input [1:0]\delay_w[3][2]_13 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][2]_13 ;
  wire [1:0]\delay_w[3][3]_14 ;

  hdmi_vga_vp_0_0_register__parameterized7_139 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][2]_13 (\delay_w[3][2]_13 ),
        .\delay_w[3][3]_14 (\delay_w[3][3]_14 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_125
   (clk_0,
    clk_1,
    \delay_w[3][4]_15 ,
    douta,
    clk,
    \delay_w[3][3]_14 );
  output clk_0;
  output clk_1;
  output [1:0]\delay_w[3][4]_15 ;
  input [1:0]douta;
  input clk;
  input [1:0]\delay_w[3][3]_14 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[3][3]_14 ;
  wire [1:0]\delay_w[3][4]_15 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_138 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .\delay_w[3][3]_14 (\delay_w[3][3]_14 ),
        .\delay_w[3][4]_15 (\delay_w[3][4]_15 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_126
   (dina,
    \val_reg[1] ,
    clk,
    \val_reg[0] ,
    \delay_w[3][4]_15 );
  output [3:0]dina;
  input \val_reg[1] ;
  input clk;
  input \val_reg[0] ;
  input [1:0]\delay_w[3][4]_15 ;

  wire clk;
  wire [1:0]\delay_w[3][4]_15 ;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_137 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][4]_15 (\delay_w[3][4]_15 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_127
   (\delay_w[4][1]_23 ,
    douta,
    clk);
  output [1:0]\delay_w[4][1]_23 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_136 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_128
   (\delay_w[4][2]_24 ,
    \delay_w[4][1]_23 ,
    clk);
  output [1:0]\delay_w[4][2]_24 ;
  input [1:0]\delay_w[4][1]_23 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]\delay_w[4][2]_24 ;

  hdmi_vga_vp_0_0_register__parameterized7_135 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_129
   (context_valid0,
    \delay_w[4][3]_25 ,
    dina,
    \delay_w[3][2]_13 ,
    \delay_w[4][2]_24 ,
    context_valid_r_reg,
    \delay_w[4][1]_23 ,
    \delay_w[3][4]_15 ,
    \delay_w[4][4]_26 ,
    context_valid_r_reg_0,
    clk);
  output context_valid0;
  output [1:0]\delay_w[4][3]_25 ;
  input [0:0]dina;
  input [0:0]\delay_w[3][2]_13 ;
  input [1:0]\delay_w[4][2]_24 ;
  input context_valid_r_reg;
  input [0:0]\delay_w[4][1]_23 ;
  input [0:0]\delay_w[3][4]_15 ;
  input [0:0]\delay_w[4][4]_26 ;
  input context_valid_r_reg_0;
  input clk;

  wire clk;
  wire context_valid0;
  wire context_valid_r_reg;
  wire context_valid_r_reg_0;
  wire [0:0]\delay_w[3][2]_13 ;
  wire [0:0]\delay_w[3][4]_15 ;
  wire [0:0]\delay_w[4][1]_23 ;
  wire [1:0]\delay_w[4][2]_24 ;
  wire [1:0]\delay_w[4][3]_25 ;
  wire [0:0]\delay_w[4][4]_26 ;
  wire [0:0]dina;

  hdmi_vga_vp_0_0_register__parameterized7_134 \genblk1[0].r_i 
       (.clk(clk),
        .context_valid0(context_valid0),
        .context_valid_r_reg(context_valid_r_reg),
        .context_valid_r_reg_0(context_valid_r_reg_0),
        .\delay_w[3][2]_13 (\delay_w[3][2]_13 ),
        .\delay_w[3][4]_15 (\delay_w[3][4]_15 ),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ),
        .dina(dina));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_130
   (\delay_w[4][4]_26 ,
    \delay_w[4][3]_25 ,
    clk);
  output [1:0]\delay_w[4][4]_26 ;
  input [1:0]\delay_w[4][3]_25 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][3]_25 ;
  wire [1:0]\delay_w[4][4]_26 ;

  hdmi_vga_vp_0_0_register__parameterized7_133 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_131
   (\delay_w[4][5]_27 ,
    \delay_w[4][4]_26 ,
    clk);
  output [1:0]\delay_w[4][5]_27 ;
  input [1:0]\delay_w[4][4]_26 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][4]_26 ;
  wire [1:0]\delay_w[4][5]_27 ;

  hdmi_vga_vp_0_0_register__parameterized7_132 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_14
   (dina,
    \delay_w[0][4]_6 ,
    clk,
    \val_reg[1] ,
    \val_reg[0] );
  output [2:0]dina;
  input [0:0]\delay_w[0][4]_6 ;
  input clk;
  input \val_reg[1] ;
  input \val_reg[0] ;

  wire clk;
  wire [0:0]\delay_w[0][4]_6 ;
  wire [2:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_26 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][4]_6 (\delay_w[0][4]_6 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_15
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    douta,
    clk);
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  input [3:0]douta;
  input clk;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire clk_3;
  wire [3:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_25 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .clk_2(clk_2),
        .clk_3(clk_3),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_16
   (dina,
    \val_reg[3] ,
    clk,
    \val_reg[2] ,
    \val_reg[1] ,
    \val_reg[0] );
  output [3:0]dina;
  input \val_reg[3] ;
  input clk;
  input \val_reg[2] ;
  input \val_reg[1] ;
  input \val_reg[0] ;

  wire clk;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire \val_reg[2] ;
  wire \val_reg[3] ;

  hdmi_vga_vp_0_0_register__parameterized7_24 \genblk1[0].r_i 
       (.clk(clk),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[2]_0 (\val_reg[2] ),
        .\val_reg[3]_0 (\val_reg[3] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_17
   (clk_0,
    clk_1,
    clk_2,
    douta,
    clk);
  output clk_0;
  output clk_1;
  output clk_2;
  input [2:0]douta;
  input clk;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire [2:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_23 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .clk_2(clk_2),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_18
   (dina,
    \val_reg[3] ,
    clk,
    \val_reg[0] ,
    \val_reg[1] );
  output [2:0]dina;
  input \val_reg[3] ;
  input clk;
  input \val_reg[0] ;
  input \val_reg[1] ;

  wire clk;
  wire [2:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire \val_reg[3] ;

  hdmi_vga_vp_0_0_register__parameterized7_22 \genblk1[0].r_i 
       (.clk(clk),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[3]_0 (\val_reg[3] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_19
   (clk_0,
    clk_1,
    clk_2,
    clk_3,
    douta,
    clk);
  output clk_0;
  output clk_1;
  output clk_2;
  output clk_3;
  input [3:0]douta;
  input clk;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire clk_2;
  wire clk_3;
  wire [3:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_21 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .clk_2(clk_2),
        .clk_3(clk_3),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_20
   (dina,
    \val_reg[3] ,
    clk,
    \val_reg[2] ,
    \val_reg[1] ,
    \val_reg[0] );
  output [3:0]dina;
  input \val_reg[3] ;
  input clk;
  input \val_reg[2] ;
  input \val_reg[1] ;
  input \val_reg[0] ;

  wire clk;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire \val_reg[2] ;
  wire \val_reg[3] ;

  hdmi_vga_vp_0_0_register__parameterized7 \genblk1[0].r_i 
       (.clk(clk),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ),
        .\val_reg[2]_0 (\val_reg[2] ),
        .\val_reg[3]_0 (\val_reg[3] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_55
   (\delay_w[0][1]_3 ,
    pix_dil,
    clk);
  output [0:0]\delay_w[0][1]_3 ;
  input [0:0]pix_dil;
  input clk;

  wire clk;
  wire [0:0]\delay_w[0][1]_3 ;
  wire [0:0]pix_dil;

  hdmi_vga_vp_0_0_register__parameterized7_104 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][1]_3 (\delay_w[0][1]_3 ),
        .pix_dil(pix_dil));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_56
   (\delay_w[0][2]_8 ,
    \delay_w[0][1]_3 ,
    clk,
    \val_reg[2] );
  output [1:0]\delay_w[0][2]_8 ;
  input [0:0]\delay_w[0][1]_3 ;
  input clk;
  input [0:0]\val_reg[2] ;

  wire clk;
  wire [0:0]\delay_w[0][1]_3 ;
  wire [1:0]\delay_w[0][2]_8 ;
  wire [0:0]\val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_103 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][1]_3 (\delay_w[0][1]_3 ),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_57
   (context_valid0,
    \delay_w[0][3]_9 ,
    \delay_w[1][3]_21 ,
    \delay_w[2][3]_17 ,
    \delay_w[0][2]_8 ,
    context_valid_r_reg,
    \delay_w[3][1]_11 ,
    context_valid_r_reg_0,
    \delay_w[2][2]_16 ,
    context_valid_r_reg_1,
    clk);
  output context_valid0;
  output [1:0]\delay_w[0][3]_9 ;
  input [0:0]\delay_w[1][3]_21 ;
  input [0:0]\delay_w[2][3]_17 ;
  input [1:0]\delay_w[0][2]_8 ;
  input context_valid_r_reg;
  input [0:0]\delay_w[3][1]_11 ;
  input [0:0]context_valid_r_reg_0;
  input [0:0]\delay_w[2][2]_16 ;
  input context_valid_r_reg_1;
  input clk;

  wire clk;
  wire context_valid0;
  wire context_valid_r_reg;
  wire [0:0]context_valid_r_reg_0;
  wire context_valid_r_reg_1;
  wire [1:0]\delay_w[0][2]_8 ;
  wire [1:0]\delay_w[0][3]_9 ;
  wire [0:0]\delay_w[1][3]_21 ;
  wire [0:0]\delay_w[2][2]_16 ;
  wire [0:0]\delay_w[2][3]_17 ;
  wire [0:0]\delay_w[3][1]_11 ;

  hdmi_vga_vp_0_0_register__parameterized7_102 \genblk1[0].r_i 
       (.clk(clk),
        .context_valid0(context_valid0),
        .context_valid_r_reg(context_valid_r_reg),
        .context_valid_r_reg_0(context_valid_r_reg_0),
        .context_valid_r_reg_1(context_valid_r_reg_1),
        .\delay_w[0][2]_8 (\delay_w[0][2]_8 ),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ),
        .\delay_w[2][2]_16 (\delay_w[2][2]_16 ),
        .\delay_w[2][3]_17 (\delay_w[2][3]_17 ),
        .\delay_w[3][1]_11 (\delay_w[3][1]_11 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_58
   (\val_reg[1] ,
    \val_reg[0] ,
    \delay_w[0][4]_10 ,
    \val_reg[1]_0 ,
    clk,
    \delay_w[0][3]_9 );
  output \val_reg[1] ;
  output \val_reg[0] ;
  output [1:0]\delay_w[0][4]_10 ;
  input [1:0]\val_reg[1]_0 ;
  input clk;
  input [1:0]\delay_w[0][3]_9 ;

  wire clk;
  wire [1:0]\delay_w[0][3]_9 ;
  wire [1:0]\delay_w[0][4]_10 ;
  wire \val_reg[0] ;
  wire \val_reg[1] ;
  wire [1:0]\val_reg[1]_0 ;

  hdmi_vga_vp_0_0_register__parameterized7_101 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][3]_9 (\delay_w[0][3]_9 ),
        .\delay_w[0][4]_10 (\delay_w[0][4]_10 ),
        .\val_reg[0] (\val_reg[0] ),
        .\val_reg[1] (\val_reg[1] ),
        .\val_reg[1]_0 (\val_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_59
   (dina,
    \val_reg[1] ,
    clk,
    \val_reg[0] ,
    \delay_w[0][4]_10 );
  output [3:0]dina;
  input \val_reg[1] ;
  input clk;
  input \val_reg[0] ;
  input [1:0]\delay_w[0][4]_10 ;

  wire clk;
  wire [1:0]\delay_w[0][4]_10 ;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_100 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[0][4]_10 (\delay_w[0][4]_10 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_60
   (\delay_w[1][1]_19 ,
    douta,
    clk);
  output [1:0]\delay_w[1][1]_19 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_99 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_61
   (\val_reg[2] ,
    \delay_w[1][2]_20 ,
    \delay_w[3][3]_13 ,
    \delay_w[2][4]_4 ,
    dina,
    \delay_w[1][1]_19 ,
    clk);
  output \val_reg[2] ;
  output [1:0]\delay_w[1][2]_20 ;
  input [0:0]\delay_w[3][3]_13 ;
  input [0:0]\delay_w[2][4]_4 ;
  input [0:0]dina;
  input [1:0]\delay_w[1][1]_19 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][1]_19 ;
  wire [1:0]\delay_w[1][2]_20 ;
  wire [0:0]\delay_w[2][4]_4 ;
  wire [0:0]\delay_w[3][3]_13 ;
  wire [0:0]dina;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_98 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ),
        .\delay_w[2][4]_4 (\delay_w[2][4]_4 ),
        .\delay_w[3][3]_13 (\delay_w[3][3]_13 ),
        .dina(dina),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_62
   (\delay_w[1][3]_21 ,
    \delay_w[1][2]_20 ,
    clk);
  output [1:0]\delay_w[1][3]_21 ;
  input [1:0]\delay_w[1][2]_20 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[1][2]_20 ;
  wire [1:0]\delay_w[1][3]_21 ;

  hdmi_vga_vp_0_0_register__parameterized7_97 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][2]_20 (\delay_w[1][2]_20 ),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_63
   (clk_0,
    clk_1,
    \val_reg[2] ,
    \delay_w[1][4]_22 ,
    douta,
    clk,
    dina,
    \delay_w[4][1]_23 ,
    \delay_w[1][3]_21 );
  output clk_0;
  output clk_1;
  output \val_reg[2] ;
  output [1:0]\delay_w[1][4]_22 ;
  input [1:0]douta;
  input clk;
  input [1:0]dina;
  input [0:0]\delay_w[4][1]_23 ;
  input [1:0]\delay_w[1][3]_21 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[1][3]_21 ;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [0:0]\delay_w[4][1]_23 ;
  wire [1:0]dina;
  wire [1:0]douta;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_96 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .\delay_w[1][3]_21 (\delay_w[1][3]_21 ),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .dina(dina),
        .douta(douta),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_64
   (dina,
    \val_reg[1] ,
    clk,
    \val_reg[0] ,
    \delay_w[1][4]_22 );
  output [3:0]dina;
  input \val_reg[1] ;
  input clk;
  input \val_reg[0] ;
  input [1:0]\delay_w[1][4]_22 ;

  wire clk;
  wire [1:0]\delay_w[1][4]_22 ;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_95 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[1][4]_22 (\delay_w[1][4]_22 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_65
   (\delay_w[2][1]_15 ,
    douta,
    clk);
  output [1:0]\delay_w[2][1]_15 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][1]_15 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_94 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[2][1]_15 (\delay_w[2][1]_15 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_66
   (\delay_w[2][2]_16 ,
    \delay_w[2][1]_15 ,
    clk);
  output [1:0]\delay_w[2][2]_16 ;
  input [1:0]\delay_w[2][1]_15 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][1]_15 ;
  wire [1:0]\delay_w[2][2]_16 ;

  hdmi_vga_vp_0_0_register__parameterized7_93 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[2][1]_15 (\delay_w[2][1]_15 ),
        .\delay_w[2][2]_16 (\delay_w[2][2]_16 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_67
   (clk_0,
    \delay_w[2][3]_17 ,
    douta,
    clk,
    \delay_w[2][2]_16 );
  output clk_0;
  output [1:0]\delay_w[2][3]_17 ;
  input [0:0]douta;
  input clk;
  input [1:0]\delay_w[2][2]_16 ;

  wire clk;
  wire clk_0;
  wire [1:0]\delay_w[2][2]_16 ;
  wire [1:0]\delay_w[2][3]_17 ;
  wire [0:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_92 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .\delay_w[2][2]_16 (\delay_w[2][2]_16 ),
        .\delay_w[2][3]_17 (\delay_w[2][3]_17 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_68
   (\delay_w[2][4]_4 ,
    \delay_w[2][3]_17 ,
    clk);
  output [1:0]\delay_w[2][4]_4 ;
  input [1:0]\delay_w[2][3]_17 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[2][3]_17 ;
  wire [1:0]\delay_w[2][4]_4 ;

  hdmi_vga_vp_0_0_register__parameterized7_91 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[2][3]_17 (\delay_w[2][3]_17 ),
        .\delay_w[2][4]_4 (\delay_w[2][4]_4 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_69
   (\val_reg[2] ,
    dina,
    context_valid_r_reg,
    \delay_w[0][4]_10 ,
    \delay_w[1][1]_19 ,
    \delay_w[2][1]_15 ,
    \delay_w[4][5]_27 ,
    \delay_w[4][4]_26 ,
    \delay_w[4][2]_24 ,
    \delay_w[3][2]_12 ,
    \delay_w[4][3]_25 ,
    \delay_w[3][4]_14 ,
    \delay_w[2][4]_4 ,
    clk);
  output \val_reg[2] ;
  output [1:0]dina;
  input context_valid_r_reg;
  input [0:0]\delay_w[0][4]_10 ;
  input [0:0]\delay_w[1][1]_19 ;
  input [0:0]\delay_w[2][1]_15 ;
  input [0:0]\delay_w[4][5]_27 ;
  input [0:0]\delay_w[4][4]_26 ;
  input [0:0]\delay_w[4][2]_24 ;
  input [0:0]\delay_w[3][2]_12 ;
  input [0:0]\delay_w[4][3]_25 ;
  input [0:0]\delay_w[3][4]_14 ;
  input [1:0]\delay_w[2][4]_4 ;
  input clk;

  wire clk;
  wire context_valid_r_reg;
  wire [0:0]\delay_w[0][4]_10 ;
  wire [0:0]\delay_w[1][1]_19 ;
  wire [0:0]\delay_w[2][1]_15 ;
  wire [1:0]\delay_w[2][4]_4 ;
  wire [0:0]\delay_w[3][2]_12 ;
  wire [0:0]\delay_w[3][4]_14 ;
  wire [0:0]\delay_w[4][2]_24 ;
  wire [0:0]\delay_w[4][3]_25 ;
  wire [0:0]\delay_w[4][4]_26 ;
  wire [0:0]\delay_w[4][5]_27 ;
  wire [1:0]dina;
  wire \val_reg[2] ;

  hdmi_vga_vp_0_0_register__parameterized7_90 \genblk1[0].r_i 
       (.clk(clk),
        .context_valid_r_reg(context_valid_r_reg),
        .\delay_w[0][4]_10 (\delay_w[0][4]_10 ),
        .\delay_w[1][1]_19 (\delay_w[1][1]_19 ),
        .\delay_w[2][1]_15 (\delay_w[2][1]_15 ),
        .\delay_w[2][4]_4 (\delay_w[2][4]_4 ),
        .\delay_w[3][2]_12 (\delay_w[3][2]_12 ),
        .\delay_w[3][4]_14 (\delay_w[3][4]_14 ),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 ),
        .dina(dina),
        .\val_reg[2]_0 (\val_reg[2] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_70
   (\delay_w[3][1]_11 ,
    douta,
    clk);
  output [1:0]\delay_w[3][1]_11 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_11 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_89 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][1]_11 (\delay_w[3][1]_11 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_71
   (\delay_w[3][2]_12 ,
    \delay_w[3][1]_11 ,
    clk);
  output [1:0]\delay_w[3][2]_12 ;
  input [1:0]\delay_w[3][1]_11 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][1]_11 ;
  wire [1:0]\delay_w[3][2]_12 ;

  hdmi_vga_vp_0_0_register__parameterized7_88 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][1]_11 (\delay_w[3][1]_11 ),
        .\delay_w[3][2]_12 (\delay_w[3][2]_12 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_72
   (\delay_w[3][3]_13 ,
    \delay_w[3][2]_12 ,
    clk);
  output [1:0]\delay_w[3][3]_13 ;
  input [1:0]\delay_w[3][2]_12 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[3][2]_12 ;
  wire [1:0]\delay_w[3][3]_13 ;

  hdmi_vga_vp_0_0_register__parameterized7_87 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][2]_12 (\delay_w[3][2]_12 ),
        .\delay_w[3][3]_13 (\delay_w[3][3]_13 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_73
   (clk_0,
    clk_1,
    \delay_w[3][4]_14 ,
    douta,
    clk,
    \delay_w[3][3]_13 );
  output clk_0;
  output clk_1;
  output [1:0]\delay_w[3][4]_14 ;
  input [1:0]douta;
  input clk;
  input [1:0]\delay_w[3][3]_13 ;

  wire clk;
  wire clk_0;
  wire clk_1;
  wire [1:0]\delay_w[3][3]_13 ;
  wire [1:0]\delay_w[3][4]_14 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_86 \genblk1[0].r_i 
       (.clk(clk),
        .clk_0(clk_0),
        .clk_1(clk_1),
        .\delay_w[3][3]_13 (\delay_w[3][3]_13 ),
        .\delay_w[3][4]_14 (\delay_w[3][4]_14 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_74
   (dina,
    \val_reg[1] ,
    clk,
    \val_reg[0] ,
    \delay_w[3][4]_14 );
  output [3:0]dina;
  input \val_reg[1] ;
  input clk;
  input \val_reg[0] ;
  input [1:0]\delay_w[3][4]_14 ;

  wire clk;
  wire [1:0]\delay_w[3][4]_14 ;
  wire [3:0]dina;
  wire \val_reg[0] ;
  wire \val_reg[1] ;

  hdmi_vga_vp_0_0_register__parameterized7_85 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[3][4]_14 (\delay_w[3][4]_14 ),
        .dina(dina),
        .\val_reg[0]_0 (\val_reg[0] ),
        .\val_reg[1]_0 (\val_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_75
   (\delay_w[4][1]_23 ,
    douta,
    clk);
  output [1:0]\delay_w[4][1]_23 ;
  input [1:0]douta;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]douta;

  hdmi_vga_vp_0_0_register__parameterized7_84 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_76
   (\delay_w[4][2]_24 ,
    \delay_w[4][1]_23 ,
    clk);
  output [1:0]\delay_w[4][2]_24 ;
  input [1:0]\delay_w[4][1]_23 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][1]_23 ;
  wire [1:0]\delay_w[4][2]_24 ;

  hdmi_vga_vp_0_0_register__parameterized7_83 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][1]_23 (\delay_w[4][1]_23 ),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_77
   (\delay_w[4][3]_25 ,
    \delay_w[4][2]_24 ,
    clk);
  output [1:0]\delay_w[4][3]_25 ;
  input [1:0]\delay_w[4][2]_24 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][2]_24 ;
  wire [1:0]\delay_w[4][3]_25 ;

  hdmi_vga_vp_0_0_register__parameterized7_82 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][2]_24 (\delay_w[4][2]_24 ),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_78
   (\delay_w[4][4]_26 ,
    \delay_w[4][3]_25 ,
    clk);
  output [1:0]\delay_w[4][4]_26 ;
  input [1:0]\delay_w[4][3]_25 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][3]_25 ;
  wire [1:0]\delay_w[4][4]_26 ;

  hdmi_vga_vp_0_0_register__parameterized7_81 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][3]_25 (\delay_w[4][3]_25 ),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ));
endmodule

(* ORIG_REF_NAME = "xil_internal_svlib_delay_line" *) 
module hdmi_vga_vp_0_0_xil_internal_svlib_delay_line__parameterized9_79
   (\delay_w[4][5]_27 ,
    \delay_w[4][4]_26 ,
    clk);
  output [1:0]\delay_w[4][5]_27 ;
  input [1:0]\delay_w[4][4]_26 ;
  input clk;

  wire clk;
  wire [1:0]\delay_w[4][4]_26 ;
  wire [1:0]\delay_w[4][5]_27 ;

  hdmi_vga_vp_0_0_register__parameterized7_80 \genblk1[0].r_i 
       (.clk(clk),
        .\delay_w[4][4]_26 (\delay_w[4][4]_26 ),
        .\delay_w[4][5]_27 (\delay_w[4][5]_27 ));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
BKQuAvbc8tHJ/C1abYZ1AJcyWzhqNnBVvVBJ6HF1IqJb8SUpgYF9I4BNOHrspaR9+ZsU6hurMLRw
crGTKRDtGMJe1MgYiUc9212FTtr+VuvfkpXxVeViPymbkKLDZg9YE3R2O6mO4kMx9khaz1uhGdfA
OxmxzgQiOL2sTi5UbVk=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
bO6ormPK29Km7u9ZHQiXGJZz9vjPT7hxzvkN9+6NWyb9g98Tk0FjHwKSIJK1s4aaSitHEL1YYa6u
H4ic7niizMxMABo/EfbrA0T3y7KeJzhGa+pMt0KYZU2e2BoWZfehhX8GcfQVLwwwCkWKZ9YqaEv0
tuT3sooL1ApF3XMPDX3i0WrEFFMOUiGWUzAuNa/0Q03xA9kPwq4CbWhV3aID2uqpMxTHmIQUZaOF
TfcavojEY070sGspcaLxJDCq6Wg7ydXxyFwM6W7v1ZuWEIRhU5jPWAd/hTs6xto9nwXbzSMu7igS
Ykp1y9YLV/aGNClEcfFrNYQQ4OBOezJASaaEMA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TJc26vodlrUXuCeHqFYgJbeyG2zh/lXuZwdI61anKtO4AHSHjO1psbkAcL5SpzNlgxifbb3iH1/s
s+rTCsQ/sFMNFZFEP0LKp+G708NBHVPaPh91Q/wS2pwandwFZFaTmZ1q0D3XON6H8ukVpVii3wAu
6t8WSdDJ1UU/phurGZk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CW9f/D+LmrIy6KboEVlT8Yz67HwIdH+q6LXHSUxvbpJ+l00yzbGwTBL5vYm7r6EHwizTBoDvSl3G
e0Pw0vAn4HJa+ZDLlUZdTtXsn21l7DiA8m7El51mNVw+zfAOJMNzO3GlkkdpIBWk0mx8sGD+SpLf
mqJUhIQ0J9v511Tv/2mIvVamwvmNCHSZrJ9dWoI5c8zOfZ26vI3wOuURtzX3lar1P29JuR3uqlYT
JnU0evP6RxDC2fDphMK7l4HcTGZJWLbNlwZBN8BmnYXvdxCYGn4x1qO9Fv01FAhHCwNq0AV3wbZn
Moagj9aIf0KMmSK4Zd9JuPq836DLzETxknIiyQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
nGbqbZPUJd5qs8ys2U7OWcUieIKTZx0PAMkF8BEl8njBnV4WBIU5aXFCOy0ZhtgK66fFROfH0ziR
yhw5lnIxkkYipQtiq1EOav3dK8pLVq2+U2dUG0j1We5b8B41bPzjXYRzwLkcvgqUQEeipeqTIBQf
qXS00dMsDYg9ZQ3/n8WZey+lJ2q+04MpM6Ycbd5d5VtQ7qpxaEZteqvivrKN3IxOChL6bIGq40El
0hbGDwneIt0xFuSmbeoHwvydPJN6XhIzpWdUtFyUlciJTi8Ceju8yJ6bzigfeqWXse7n0FnHjpJb
zQfH5RwzIguH0xE0tWL9AhhjBLDMLPWR9p5aIg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
nijNlKNBaW1IMBRAr1QQ7Dvz0oBsr1yno81K6+Ax4RDw2J+piEs38moat+JRYJVXIDuD0BdedHLR
XJpg1rjL/ZAI7wLAoAh+cpxyAsckB3si4ENA/WaB8P0nuqU3/2WOBP+8uzdSn/93DNfxRSNOy4ES
iGL+ilUfZTsPyNwySqIeH1McCorG+KszFgiiYJLW7L3web8e9jFK16vaNX9ZOvtbSXtFEVKo9hX0
aASzc3KOBALhRRnNbHzI4Ru32pMTOrRUY9nkfsTWqhQ5mVJpC+PbQrMU6dWG5WNQmSKcuU/8DXaR
9ixFcjpRiSTL+F76wiOaadFo8/KzOLreCH+fcg==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oWR+6K5VZugSC3hlG+38YDGclCT1NF2G0auH3LTVs7yKAvp0JdoljohPghojyoJyU2BiN4PNTIoL
0jd4+xCfvX9+N6s92vTQtc4xr8toXmjAEeqmyReHFn4K0y2/evQAmN5cLQo02QRON8q1OeC71x+g
aQXl8h6hwGsUdL0VinNwxdAygU70gaE1EMb1GzE/d/IbPj1TodrT5LDPr4rbwFml0FH9Y7yln1U+
LQ3qMPyZkgxz/rPfmpiN4dCSSYGr1m60AqctDlsMHs1iUyjgIwSUM0xwexNG7iBlqK7QAYDDxC0T
1sPsJmn+6fs6OFZAZCzbJPPthjwwHwwYwTDUnA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
Qc+z6YEgfD5G6Pl4Pw0bgcYrKBOQAmU4sry/vR9OvR9EnInO7d0IHwePs6mPvZwEA/U7AtqpCHMy
58VB3jN8v485qlk8Qae30og8Qy7NvTqUFu6xL0HCzl1+MExXxjigWMS4jNDfiUkh/8Joly1FNKw+
2tRKsq7WK4xyEsjPPo+CiKtpvaeO+yFkFfG2ZQwUuxM0iDC+vm/pVFoHKu5B0lV/9AN4PyxmjR+z
esunyT9qVemXEW68GjNKgHJ39z6sORDnRDwZRvIhVGhkUU1boLGspSQWA0lGzebAFzi5+sbzlCc/
TPPgItOtekWlYVcDAB1UOeBSimWB7ISAwWHdsuAsq5g+vLWFErgWPocwlkT7tBV5djYro2wctJPT
FbQmxELDtpAvODEG7H4ygUkZwiJzxTkVVWuVKb1KUIsmLPqru+ZY2zhx6s0i6DREdktCROzyQAq2
0qfl5aACXeOhJXln01QCdEjob8TNNa04KV3fM/NAl70pfxzJGZ6lkO73

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
da4PrAlXMUe0hRuW47Nz1Hjd4ZB3Cb0KwRuCd2SPQzJmwgW7pe8dIliQGr+NXETIzRdxglaDJ69d
fp+pdotjey87rMd8fCqL5PKcfphK1rcMRxbwRxObDBjGITD3mHh3NWW4Dgnmvwo9cegnyAA/GESG
Qt24QJZ5+e1DkLRjBFkanfXg2KJ/fgzRibh0aMy+GhJb17v5vK4cl4/IWHByeiXseno0HKJKmMCU
DhDK+1OvpNwpX1cuRHO8qaVzKu6qKvJg9XD86qO7ms0y0CkdUKugWSqdqdADZPgg4eOj+pE7bPnw
j/2FVCuRebhCU8stehMLwk0BO8fbqKQCvG4a0Q==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 118976)
`pragma protect data_block
ilPKd6zlTxMPgymD1moW2meCZ4hU60Sh9hhkkghNenJgTh2pdOn0B/xCz3jjX41DMOrKqGGZ3U6n
zE+XHOLqi0vt+I8x91e6e70piLfJ8PtbTICK8eanlAJiR1AApIymTLR1w2belljTKg/mFQzS3xs1
tcDAKitc/TlYQdRu2uvwN3jKyGFOD70R8UJ4789F5RdD35nuuPI90Pu8qSThYaUw+DiFlzpW2k5z
8Xq6Z4s7+2vlE52HQl9M4ohFAAnhdAojAK2cXZNkfK0iBFHdICwOzenT31EsJFoQ3UPUa82RmI9G
KAenRlnp+ds62u99hRR2xlOKgt6hA2D4LYRPB7j9VitnlM1hQlW8EkeVzZisIJ38MTU7aDVfCsoI
8/yk4navJ6I1YIx3Lj6zUJKNE6FYt0AGISlCK87kJSuL7c7rJVusVKlICuIf6vnAcXfUOLCy+BaJ
KhEAAAl/i+QpuFM13Oi+xAK/J+frcqWG1NMtIXZ5Qt9eV8BGU++neyswWSd6e/tpdAlTay4vL/c1
nFbrtiyoY9wwEisnRhOAsVQrqmuQdFOnmxc3Y4UA3RgZT5T/J8rKTeW6iazr5v5mqSv7PdQU4gTS
vXtf/zWsmzUwpnYXtNNZ7JBejdrF5giC4h1a9FwWy/9nrNe5KiykI1Az64wwI+T1jLapzDTW3m09
cxu64vFhSinGlPwUys72hEYUG89kUkQfPG0PGj0URvQl45ruC1d95ZrYRQS57C7t9W/GZ/Bx4vKf
hr3VoR648dH3NIV9591/n5V5tP3+4KLA8YsNIPpKn136xrFcUHXn+BMxvDaX80T2A/4rqsgQg6sn
waPmNjW1c0mj11N6csCtIB2kO6RsBZhnq5c7AD9UOONnKvbmWSF07lCLRGuSjY8PdOeOeTIyZn9h
vO1XbpI7jfpYAyxUgSTT6FrzI0E3oXXhBCxwS5DwSpp4PDpG13gCfoJ3OVORjbr6OhOKgLBbymBm
/7eep+aBzA4LRh3jEWPA5zsUqjurszcEGWdSzhXfmnVUUnvLzce8+UFFCuoW7U10nEbYEV/ddakw
GHCPuzdypTmxdaA3zuWgpmF3nqs6tXwPZNqhRmcIJvsBL38ab3T7ItI281dyG0Z1s+l6WmkzvMBT
OTyRp15Vr97CHNaRBdHuQDtc7+lKW0DemZHX7Rkk0fZEmAG7hYz+QjwBqMmHF5LM9Uab35LuDWVX
wSsdUQBQk+G3J90ONehi7AowE8PguhGr738IGqzqECOszeltRcux7Qa6r5CYqcit6SNl03lL9XoL
Y8GtPue98t0QTDE1sLCM+rt1li8GNrgAQ4q8DUcI8xixEt6NBZomH9w7O2LmNWEH7m1b0Pql04aj
ytI/HxPaSzBk12NjNpuSpf4GZZof2OQAEzQ0TSs8C+cKMvIKgyZMrybaE4ZEQqcJEkUXsoGx9UtC
MuwdL2MxXsE27TevWj0H/rmZ6NUOwnT3T9JfhHCJGjh7EHrXerR7WH2uDBMRkEThYYO7NIDdgchX
73xbfrwxNPKHLrjkNMM7sK0T1soD31CiahsqlXt1QG0wYLRM7aB1scQJcRZtExr8ZLAI6FLAoXiO
iWcbEAdPaqz07KtamlPye9pcQuTpmKGuDh3fILeKY1Yn06D5AOyfbZxmXnHtH4ixh5veN2Q8B+eN
dOeapbE/cWIDgvKVdPWZKs9u2jOjbsos8u8A+r54uop+2LLhNUmmw7hLQN4WBiaYfPxt5n3T/dx7
53IRci8nL07/wfoZAqinOMZ6zGxBvxSbicYknYVnuyyBfONOcGAYjZXgOatSgEczLtyv6xOAyYjj
k7M+bY1rblmXS+aD/MhIqabD7ekfapnDh+cFJEqkO7Rqstt0QlIGYnbDdLSf4pfs/ak5IecvnonI
mSv4cllvBbZlkTMqSMQoddNS4jV6mgbgXvsqElqj+Jv6OpOwaVwVi8b1AN7h313RSaZ+3LE+Wbrg
+OfbMZeG2/4cEBMtOVpFyGiNwEjAu7sVxKrbt0pySfUlvFiipDeKVLd++bjd+lXd/o0qzYWWnOKR
Hs5xmEqYfGA8GMNDC9HBUMJ8ri5Z7T76vgLyWtguQCIG9npd12z28aR8E7gHR63RdsIKd7N2QefP
3iSBe+urPkWYH7AqQ348szEX8v/fRrA9qX/jrqRIo1z14bI1tODA55rGh+ap7yf/8Rg2yQb914D6
nrI1GXkwugwxEeTLx6AaNCi3ATxmQhpk3wm1jqF6yXZOP7UxxzpjfTNo7LZ5lmOxdLlQfTQssYG+
z0vFB0UwswpHzvk0d+3znLtNFTi7LwBx78qItvz4CWOEVs5uV01CxitQs4OIUY3kP43SKZZqvb5w
+Oi2nCdD4YnXa0PIoayB/TqsHjU3Tcxh8jH+fuhcFxJS1NGPiDJFLERl3kRliZy+76R0Vs5yKgB/
TSNcxMsn7xTfO52Cv1x7ijS9+95aDIOOrIGselwEombe3y6g5UpMewVFBKxfqfG9NnktmM7z0I2N
BADdPeIdNR4WEL67BqXOKw0qegvQ3YXtz/8VQZKSEWWcG5pXOhGKbGY/dvEpzB+bvidE/LvEMSas
9MO902ddKM1J6aG2N9qMX6eEcCwmsPe/RmFLRzFS9bOME9jNN7FJBb+edi/PprzOrRa0rN+uf3xp
hQKoRMl52qCe22M8FGnpxbmCk6BNjeD6B6knS+dmNkg8v5L7jKj1FAfGj5C7CGteKVbCjbzfyY8j
7ft9rIHKbmx9Jm55I0k27Fo8+plaIF3/VPbig2XVJ/uDpfccvSmgPaw/NpVFuiRNotnRRQyZwQts
XS4lvE/XuUE9mUybu/yu2bLl8fNbth1a2uarSWQ2DAIdmZuP983ehyVMooiC6va4PY/JHz+xyxv3
x0dFLjLLVF4l3Uw1F4DSqSbVEABqcSrfusd8HOaB/Qa39Ine7zr1VlIhiTpOGghnAEZ8bCtdXBY9
N0fD6XoePfMSmwHEK5RgM7CLwuiUARsJO2gVechHPRweWf1omTWw4LoVTlYADO/OKAHq3QwCMQm+
/FazVkB21gofVtiS2xkuoXIIarrJUYuEfVItzTOJJHTNvv4GYQ//Xrpj1+BQ+N/dQaPmdeu1fCTB
UA3nMUynqSjDdsky+RUvTPhbMKOLTTnSLY77j91oa59AgTw6FQJmm0ykgjZSeWFp269T+C0F9ZZc
I/JregtWO+rxkxOzEdzxnXTvS6qOascTPZzlBlItL4bVKxwDWSAWJLG/GyhZVMYpAprLXf1MLVR/
uQ23AYm8twgmkvPbFU/NKxmJmoBDgyhpPYJZIPnaQevvvVyVs0EpASLk0lnqU89RANkDOjklxAOI
tDd4ldvfoSctNHzzChmSOaNqzTSEtVSLgBjsp2l90vsaCtidQFwj5qmhaZWeOC30rLFEbaepq67L
gIFCnxO4Dg1Si+rXbvE/VjbsOhUDyeLqWVC0ykYVVyG0YrqwN+OFGRpFSO0hOOuh6entwW4dz32/
RCS973HH6cw4wROH5hKeaF81rse6e0hPtq03CiyVzwe/BuCo1pJcE4P4YJmnl6vxHwE5utT4HyH7
ir64j/fMpWefUcADloclEAtgZd5jzXdF9Was4vr/GhUJxDt9qGB617z/jYpv2QUdHN2w6WdHejI0
0QBs+CRjIcKNILKpTwMWn7+DlxD0D3ko72uNV40XZ1cKiLzB54Qy++oGp1HhMvKMQ723Mp3594yH
QjARJtUSNZDgeEXPcuZxpcT6CFTPEpL0pwbKJHfcY4ivNXJhp8JQ7FvoCEjCzYmLX+iRBS5/+Q2C
KjFwizAdzqx1efJY8uY/DERkT5pIDrl+OUuM6CXTaih82QTiyoUNIxktgPb9si1UueLY9Ok/4AEL
P5uLxCSE/Qtj3vMO/BNHAiDC0moSJqUkn2+fPk+S4+jgs6Xf3Q0dEErtZRdcg4k02TW94/OSdkfl
1zxoUlqzslKb/ig5PHcLQUYVkHaIXCNPdq4zJ79OC2Q3MQD9SEq4KiSWD2f/wKY87OmOBwt3MezR
wo7cx1CfiEv5ASN7kPSEKIUVCUeVhdRo6GrdF4gybOAuYcVLWxVeXOENfJZekcEj2wIGmirBxnXM
CkUwyNxKSb4V1ePX+/dv5OJlIKN82YNEe3Kh3kYS+H6xuj7PsMKjhmiIeptQ3mb3tTRDxNTn1Dfo
z+QwQdn+cTsA5p7P59XuCmQ+g9fO5ITznMTJSGHN0p2nsZQInYQ+5XMMScU1HsJwbSwcPlHpR3PA
6JOcrZ0SeGMDqcxZyMy/50iolGTd8VHAjwdy78YVB1cElX9FsEp0fMFHt/olgV7WrkoDBYxcZxBT
/MOko5OaWoa6AisiAjgg4fACdp4VHtE0VmEbclNE+MKsUEnHWnN24zCaF0R/U1loXaH0qHcrKel0
/2BHzlJ2IKa6uI9fOzNeFJgYMUomFSr80UqXwDaWa4LxcANHBP9HtYKbnCL8Q6d7ljqcfyt/AUAJ
IYtZ4I3Lx/zkVWTXqSe4ocVR+GkkL9Tx1ZjfXvkWEWYuU03r4tF7PfIBLNQTqxqGD2Ug/e/2wQW+
h6wiQRPSwychE2qpBvyuBFNJeVNJjkriRwfMxfal+qbajrwE8v47AGDOUMJ4oa+GCjWaTlEm0kXI
np4NuAR67q18ZIUAg5zGfU1KeTtcf05A4u2qalCPne4KuW2jtWczalK+Auy1G03TAWT6jjlsca84
wvAAu0gX3W3roKylFWRtuNNNSZDdYijcWgUiDf+hqa4S9c6b3HdW87Ep5KXbMQX3YWEfGnlwJJOA
Z5jCJ0z5jEwapnz/kf0DTcVlnLKdXLo1+x5cMuC6xLJBeBsG1D672F57AvJOo99l62VDRjH3L5FE
PfP4RNoSJwlzgOBBiK+omL4NCe7FpS/dXCetU/BqmzmrIfzTPWXVP9hxhzC9JujcazZkewlZIjcY
oY8slaNcKF8/1xvHsbAcgFtha3REqIJKH53QtpwQ1dl4+jxkCQ5ZHN55hhgZzK3vmHXuWC8R8GD3
5k96SvlrN0ICCLBh+l521adhisOktJHk0Z16HzqMyhMAJ+jM7Xjcgt7cRSMmHJlSzjUHnyzi9txk
lmDP0T6n3CRnESY7H6Ft68lRI/2fCb8UDd5XhFfOUk2PC+UO58NFO83TjaU3dlsPcmfMMreIzhVX
AQK0jCPfaIECXNEG5BrUwL7M1o9nF9I+0ZdYjcH3WISrYq5pbOM8vf5V5GTqRlsRmeHGY86/D++O
SjFsDdhLw83MO4dzs9nGp9sJTkPlnLmiO7UQRTSMYsTHJJB7OAcTSBXHKFPDnKSnts5a76KLhn2b
Ged7z2QrXRTKaCs3K/w95Nt52gpbmyrYdIeK7D2F5kuA9r/0cROLk/sVYRQH9dAe+LfLTsntrKzK
1aok2Tl3yt+juJJ28C0yHN+Gt9M0y/MuO1FMRR/Hyxw9Gr6vaNCRhxWt8S1E2ee4INuNgXZ5NG9W
Oj+PwTN1j51nXEN+xGJyFVYmnrMwdIFWg6YO9USgoRw+qeR1kA+9z/hSEq67ClGTkejm66u8Ht5g
b+nd/0vyFnBq13S+lmtVHnyAa7+trfo2cyFZ1IxzNHxWH+KhjPdGQDELE2hZ9ZrdTNEDhIoz6CAo
fk1u6wu46yoq30ECoxUzN9u335yJhZ+aNFNCMSKvBdxnUNpUP42xn/RD6AnQtpkWLm0HHwpL4L1M
mDrorAfzeXpb0C/btKaL8g3pdE+NYoxEvVDPoa0UEbOUu1jljenuTlml9Lv/GfTPo2RCNZdzYsH+
G9xnFP1jUCyn9D7PlJ/4p8W2vJK+PQPND6sCL9vgM7cXA1twIJfYzxvmZ3KdM9WXW3bC5zPh7pxL
OvrQ+PlZ+p8fgwZMqZwxNxN9v6HSrVRO69vXyTPY1WiaVxZ5h20Tsgb6gQeYmVu4Gx2PlNd68Ev6
qMUm9Y35zA3/JkeOqzC6V5CcW/YUowBySHB4Z0UPqL7GzZLPMx/gfeIDKqzizkjiBlrCrPRGATVl
Z4Yc8eEgezqkGbmvSEwRFAA004iFXfP48p9I+xmJne8T8NOfKnweEMSzA6WZNYQVox7ZHK/AHiCA
AffZyoDBwfZJG3DXVdw4j/3FT5up7tmnjzYtpqFgqzpeSkpMbBPiT0Mn3mhjXc4S8p/7GvWzXgnR
YZIyXxF7darrKRTygSYrytkr/AWpY3ZrJs6RfLO3aTlXrhrIBg9WvZW5mejWVWK1b2PfrBsx5n6G
/gISTdZtwtRTDdV7JH2fihVS5cB9foYyddBkQkBd9WTAhzLXWIZD4SOKR2q81LVtbFmiUy9/9cue
xnUicT07fZuBl9iRlnjvENOr4BelC7LehIlhSclVOGEf8LKffm68utZ+di+niFTi0R4NR0kTQUqw
pAcFoNqSrrCU8yLCPDcNh8MWpM2U4Z/SLnPKXClxRDWS27GHI9b8+rx2P22vg/+4GRdWhebP1qjJ
nRFgjhtq6uU8mKWIXSqoKOJRki2SFtJ1dBANpVLqP1Oiohb/eaZRXVRgg/eKcTM624TlL9ol69Cp
KAV8MOoEO3j8AvfdkT7la0UGEbS1iT8LHNvuTrwHwGpqg0koaYIYViWbkUw+kwKQwZ1lJ9z4i/3J
hdzZSxEA+M+2c5g3qDVsKKQyWfPcPP0eyRZDF98LHfokDc4d+wBQPoKfbvE7z02B6aX1wi8xRnPQ
Pl6N07BSBIBw14z1g3SyPyQ4hd6VcGDwUGX5QkCTzTBj82Of5EAGyjjuj6Enw3OxCaJjUptOGeEV
rWH3PF4TRQiuq84qdWX7Q8Otw/XKre5JDCvNCCQrk+hHCV3zghcfYxsOp33+4yQciRD4Vz5ufE7u
9ru10oRQSnaCpmzetnjnsxSYmvautYwUUGD/ae2fSWC3qP0bWTYVGpriOvrsy2LJ3hKdpSiRcldo
YvCxkzpo7Jqa0Hxdbm89A/5tPW7/42C77VZfllkfOJqjZ5H3zt93JdePdtnjNYlHzUyW998mHvfq
F2ZlSydBR3cHkOtVxTFRonsjEBi2IvyGKn3Y2+LXd4uP/iXqHMl1Q44BGbeCLebVJqADChvsDkg7
cWh4seqw4/NcHxm4EKR4sVHwuj1TyuEvPL9p4DJyVyK8QQqz1VEbKmgT4qx3G5Rt8HjqNNI/0YMK
WHsNVbd14jTvrYHvwWruJdrzazhGUbe/y9ZYIXB2wZcZVNRPMIsYXFMhpXaFWNsJqNxhfyz0zV1S
8Zw9AG/hIMqQLTObZ0rB8t2MKC68N6QHAQ6ZQOMQ7v8unmy5e6yDPFXgryDzLH+IlzUG9KEbZX09
bvqy1iuzAFeso6x0FiFE+FlC+yhvEQutlNYJttY75vg8QyxFs/vYDgw/6YfcAA/G5SBd/uUoJ1ig
aSiTkfA5aOu5/aGwlxDXadNfEDd6P5mr6HHEBdazUNUayWUPO9TSEJVlc3vbJB7KCcRZpCAXotEA
UKZDS2ILT2ECwIVUmYh0NPMdSuOs1HS9jtYS5vGAvx/3RIsR/cLuRpX+sPf/nzqysU6oZkxlb6ju
LFVR1iLE9p0OZeCP4bCs23723Ye8DX+JrdXWZT9EArZNqqHpzx5Av+NUG5cEJSyHcMhCasr20LGR
r6UvPLT60Vnsgz3b57n+GcUoOR7EXGG3Tw8Or9QVtgwgIKRc+HYcQGsZ4xNi9DTSQ5Fv+8zfIxI7
AUAMgeowfPfbB9gxtzhJgAyg02GykkwifW6Ff+oGkLJZhEZC9s5UoFydjgnzgZf8gcIB7QI9knZj
FjiIAUhaFYDHVEoKLcBUGvFM8Jag5wxa4Q/3utx1MppfJpWG9dlUy8Uqwc0I7eJN4QNE5jVJfEDS
kri7zUuQcD+JMGs505Q+coVW/3un7XjHwJjRqheekUmNay0vab5eKSvk1moBhO6F659pHLbX0gJf
AW7ta7VP0qYX0BlkcpVGTiHy8EG6FNbwuD5+2tA9/1ptwiqSqrMH6dNah45DH7PX4LMKvpnyl5XK
gZ/SRHdTi96ySxQechFz5R/QGYS87zqRQTOrZWgTe9RRclDH7zQTWjNIusMYZJVIAKYWFijGTsko
s8efo13QGhh9UeQl/SXH9wiQvoFtQK0d8WADQambGCwwxK4UVIFLSOFG8EUlNwBFuKos29n3hi20
fLPYgBIisajDIA3+vZse3nJFEYDHSpxHCuVO3fZEO971fxKje6N2EX3PxNzgH772VgCAFCzy/0c8
6CdOsyk5r8SkwPemDspptmz8xnDoZW8EaBpMFWxNDBEqUhSxCXfKBgTLci+DSGokZYi2Nyy3P7B3
idF8VZ+57xOznhcj9TxueaA6besDRwBzod/e8MA2T/G0yi4VJq21laNczlSbS03t4/jL6t4pbeUt
Aw2eGm8vbUMcXKEbAL3DKzPm1UFpEs0BEOFN9b0d7SXZGKUxmU7+8aYlGwWlsugKaBQaVaX3YFJL
/fVX9vp9rkSQsN3RHVTbHK+GFBLWpJOFYWTmbntAuJ6neh9haZny0jjN6tc922PZkzZHqhLXwCnH
cFgqti78sEph1NkT5rtF975y52u8toz5AxeTh+HTs2OieHsx5x4cHDfNqR/vldP14ABRFvWLWtn+
TCrEM3LBPnsIcCqJfMbLJRKjF12mfoZxkQKFUSteTUlHRQwTDaruZkGr4rJthxnSUYl4l0Te204X
Nr3g7pHN0UWviok27mgUKhSrExnO1xIzMvySfmttJLvdh98mNCofZA9ge8diNZ3lU8SHiYcqcyp3
jOWHioI6iUcqQ3BI01dkbbZRKRcyAk7WHArCRkOvTG2JJ4Th9dmXE5CJFJhWpQmVcIIybrf0DNGs
niU3pnDZLOClk5DTjQihdA1hLZKu5lMKCwaqQzp66+1Pv+NVKFHTPofIGpRC69HRcbab6pRjpdD7
hqNlndiv3I41SVgElUqKDe1vFo+kpWZgQ1LfSAzVxSh/Cjz4skhF7v19paXUchqu54wNw4XmYAW+
YxoOHCjObKHwCd3TEfN65kICZWIxcdUeCwY2wXvQpNyuoyVHz/Np6jS5EeTaLhf6CbGkQfxeoRpL
sLOJGDSyvo11xyatyNgpo9dO7q+4LbcaRfxjg+XFTnJVv1bXDnMpL8amzTzOJH4NxP+Wn23VvEiP
oSaMVnzzVI0ueGcOeycmIC40pE6Xmofo4kshjx9iFIEVaVnXhbtvZM0wtB/ivYLj2MzBDc+sBDkt
Y5VRCBnStUwjlRy5SG/KDPqp/dzJgR3YdGxpN8tgLtGGn7zJIUEKbHvVGM6/hJaiDTPitkEJMpwV
EMyC1NTw4yBY3txEZDEtMRe9wBFow/2wn7aA5ycYXKuwhGKVtuTarxBIoZ5smDYyvn+a+X/BIdHU
rkf7n/HxBQS+HW6VzFzrU2Lw3oaJzLsSy7l0gdTdMw/Nyr4lwDj48rf3E6Q51hW+bXHFwVxcIsSR
OG6FmS0NqXOo3Bbhq/np+BaqROVvX9N1FGMDaSiEorm/K9U1KAd4VvyRa5vBwot1SYk3buPXW6Qk
chkfFMAgfkPL4fTBXiNseNj9tBMA7IMMIArdB+mMDCknPhnts9annjCqJZUZSdQwNRjSyDB2c/++
M+XgkP8FV2gExl/qHC+jThMPTHYIkMyOxfXygM3NvKkf1+nxlxNZ0ddK60f4YVDK24+tcTJcq2hI
Xq6ADyVFOZjD+b+/rlwsmtiWaBkq4Sx+cQkza1kV2Y3dp9u629EsU5fcSpoNgY/weeqgXxuCaSwc
4+HDn6MVAi4btE4AZ4GeFFNpj7tca8aj+EIe0vArRiuKwNkBqtqRsK5PNx0mIyrG8FTI1TA3lrwL
VeLFUnMDU4XtW5e2DkeLI4455TQ1DYX5WtIeGindISUTFlUh/uoUBlyudLZJfQuMj8Dh6LIYwsi4
jpDfj+qN8O+0BtIXq5EMxeIbviE1fO7NgSTWFGqJxrqPi67sFZyyTUn8s5rTXN8TYcltX0Dt+qq3
8YSSEhkNBqMFyg3PDtdq38GNd8G70AfabYj1Ex54BQrov+ZeZqIeXC6HNF72RA25xY+KVOh3UWt0
kuCFzMgIX803er4D3kQciOtRpJ6hV73pSqVrB0cUCKmbjhOI9UZ0BqYHOQDaxQfcXm8k6MyhMfOy
itSWyDaZRT3t3kw+hTb5/Ar1ABEJ3vGDLAHleZx749PnsZH+VizeuJRKuvn5qx6HhfOdlAqIQblI
uKjomAzcto59CvSFFV6tICDgpfkSp+CxDxdFdiyKn0SJdh4yHtHlBdpj06Q3kNVMH5hVue1i/hMp
ivvV37cr9ajzzbgEwGu42VMzW7xaamxx//+6YmSVKMIe6E5bFgajZXg+R0aC5ukL2+iybRD83bV6
sOx1OGhNeWApKP1zVkvxAqpbZR3rCNDPOp6JtJ/74TE9PmXM8pPYfHTXSbnyBHJf1PdEGSB+ZREq
28BVaxDXjfELku9W6plnHCWmXUyeuC8yNs27fm0N7QZQf4mbRX2SEODG4N4Ru76efxgv8ZJvB0as
NLrd5L+qEwHcfx9IUMD13t7+KzL5ZMmWpWSdPQYVAo9eosl2xGfropE3St34IrlRMtx7UY9wNyth
tfZKBM8VvymilWjP4YtCVETRImIlV3BbvqQ2vP4eWVthaQkISrrd0/xzPuTUb7k2MmAG2txd3kNl
GchovHqXbvEWTg7w5VT0jhCLAW7BG9gf2w66ZnQFMFfyFdEX9rjTa7xJx8lQ8eATVrplRvJFjA1K
1wvtAmxk+eo0CciPzZ4+oXFwvGAUiv/MuGdPGqP2gvkrnWLKW+iAfq4rgCOdKfkycx8BfOSlB2cV
hfHmBkhawHqVStF4zD503rkeCRVOoMST2uD4HhtU4MyWuuKWfAwsRt6j9g1O+ubWiYmYHDTsQHDR
DFEdC3aU6gLZZuiaXhPs+BeJ3Gu7q2d6YnxGtlIOlXswmJcBti3weacwPGahsOEkvPOf3a/NgXxr
iiZXNmbwMlMk8HnhezisTN7xaWXU+xzfZOVlgOfnaAy5ncFaaDIXhTIqvyMty1WKVt9XG4nIoxiB
45pW6grJcQoVOph3Ylo31JGX7KUZMjNuSfej1LJpn7ep4rn2O5LWDwkyQ32tngiAH9+Wmv/hfKFU
4Qkht2+K8NcxHt6Rh7JQEZmY1iaNHUxZG9wcsNB5hobnwcL7/jUO1GiDMnZ7NQDthUbKa8nqeZ+l
ynPB7dzBVk9hjlPzXRz7igU8GEyWdXFkxHs7e6SRvkzJ5mpacs1CZLssufh1XIQXgi6MwVPYnkrA
bBqavwRlWswryknd8GeqseWmyMLJGCvVIJjnCss1rjJVsiYAADA/ae7pPmrZf931HbZqrrXtlRXY
HrKlps1a0aikepofnQuHZo5zedSF/qrBqgQaIN4NGK8pM688iKe31DPbudSckk5kocVyITd/w6/c
kLDNVrBX6iMm2RbBsHbiAFEMYUQvM2xQwJrOAL4WTqMmQZAWr+qdoCbcmgNZQl01SsFH6Pvc349D
NEOIWB4NOxgPrdwfR/p5G5lsvLoGbvVzoix8Gq+42FWwrMVidSosw8gEnLBlcXggSfmy0GikFKo0
yMn+5cqj7DZ226gXs1mTf2sYJyzNzAYs85cVjsWMHp/BCZpJJxNO23DadiWPQh8APDayIw2ycEP0
LK4NFwv4cr+YDqNL9L3ODmFK89XMdekgY6XpT9dAfst1qf6slyrEBCpNzMOmeaHkQA/fh+TWhXi/
LaqI0mVvwltVXXSODwNJmlUrJ1uu4ym+ZnUn2+s54E5l8PbmVAmp/VUO8uBqO1JzRSisyNb9L+IY
6igp//WEUvnP8o8z1fFNUcuVpnTNVfVma52Fc9s8EB1wp/xZ/nmtkxAbO2wn1awH/c4OB0OsQG8I
MztkVl4NcfqEDNxsREI3d22o+TrDxgchjjDHqiM3eKzjg5tJz5EypB4dm4eyrLl3Iw2DS9dV7qfp
mPOyO2Z5GaELPBNhAUpzkReG1/MG8/Jnzq1wpsV4asK0yY8/ZTclwtJ3DkaifLQpv2Sp3+hhcnjL
Pk8aqRSRkcZfa/LudQiQ20bvRFCYuqBQPc/P5wURpnUSkcjdZ92y0UBs7xoFg5ezE83alRSLNa20
ek3/c8vOG1+zSxvUQd+C30AmXIGijt8xNdi0d+IX2DhNTExGiAAQ+tMstEgkTU20vW/Tfn+Tja8H
101yCWQVEOn5mOBU9R0b23tg64YVK29heyqlf9SejfCTV5lrLNoEieeniZ8NvcmQrKCDbc3z1ctf
HpQxWNshHVQhFRHEOHg9Jtz1zYtkIrKzRVEhoyeEkQTuGe4Ngtha8mKeoRP+fWOnf2ttFMUSThIV
C/woSkOuJvN9lkUjkB5RYlQTy7ysgRMaFpF/dTRzX2U0aWY7uP4sq+zJ/nz3oRBd4cNUOe3nLsru
3V2jRDQJNa09igIDDidxjgveVWwb1PMkybzXFGYQYQohwR09xh6qHgZ6FNcurU47D/G41PTc7Hvr
xBP8wX3e2ADxG2b+ZyCs6hYPCqp4HHRA/iIMcGDi7qoB4nzBLwhUIXeXwh+smYTbVZRklxd4DKi+
BBK6159jGdrYPc2eA9M1lJzzKo/hnez6bVWLYoSI7NGs2jlYVoe1d3lQUn8zcQzwMthvtOJRGUbf
YNtlXSE64SrH/qPxCYOn+JqYA0KoGGucEejdxunLbhr3TIgBBIXXydYqdka7oc2fJgSJUAbzeCx/
Orza4642fIdA7aUN8DeQ44G43cHd92CuuLJm9qmDz2krZNPa9amnKFR2zDqAWNLQwrzDHn13Iiio
ZUHeR5iuzAnS8+CufVFj9IfsE59WhIGu4x8u5Dqj8xhJIEdWk/EIv3bqWgczU0OKiqxMpwyL9zKV
H0/t7hLwVL+GQpHspXDuEMB6WdgZ/PEkVlKpGVl1rZ3vK6vwgFfnUJrQpcNrvY+tmGdb7xNw/OH2
xs8/qTHdVNeHwGm/hqVCwno9nRP3WZ9vsSSA/XYLp8yTvjreeDJYLPQCfGv7/YxroUZvS+HG2Pxv
aVAVbT24H1mr1xAW+usnO44NuK+0y0pKRM3J/84hiwRM7XU1bzqPGJmvTNszLCkNRKPsf/K82vmO
/Oh7ORxjus+xvJFHr/3oySjh+4LQZs3Uh6I2SrXRZPBWhcF3/YeZnv15LQAdUJGKNwjoGZ5QXOrR
NFw9Cs1BNF1Db7ihOfFdp4LLEWbSYXoVXOghT/qWhgdBVlnhnmgLUxwqBBwdsl9UXM6v4YcAy1a0
0FNDT7dUivYhLQkg+nisN6vzmnj3+bTUfbY5OHrRNLASHpjhbashoorVX+4lTth1T7nUtTiAhUia
2ar74rRtmCjtVZRm7DbMl7wK+UTPkG03zA88WOxVSBGo5eAlh86BNqxviY/J9NuOlpSEr/6onr7v
GElqR0kbhCoVcpViWecybarpCAR1D/ZQkb8bOIknDefuu3NG8UE5Na1dk1dQEiM44fijMUkShxfk
pyrgQv7r0963lQcOa3HL52ME+4AZtlS95rM9A2AK58Pr9bjRmBj16cmuHGQ8kkgkqB5yTME3dOfL
roUMfMeVNznC+Hc3BLcn1R2fwRQ/eR/vF0+hIXXhOUKWSo8tsih97Jeam7hjHfdBK5RFvyO+ChNd
NQJ1OD9zSKFdb54eXHBw/UNgWrieck7ZxXKlRtGXUDMn/H4Sx5jHbpyFkMhggylSkMUFIxL7mFbW
4VYIYUUimrH2Ee981Chdx2g+0U7euutv0LuGlFCPCTc2MNfYIU/ac/tqqAg2C0ryjR3HZER/Bdbl
PpriDpPQcraqhgMT44Na898P19HI1s0/DPAcx+4q7kSSuPE0hnQTbMKX6vAcNWzSsV6xzHU9haBP
oX6fRuX+awDBDJD9GfYus36NdoaaKIyPJ2GNrB+bdFHKkym4zMG8hJuvEdoqSGkR3t0hYNwqcpjG
btWGJbUKOTcP6rli3JVy0gUVCfezDFCHaAkIefSUvNuD7LvQUUvo17LRRrck98QskvnY4j5a90TH
V+qMkZnV4Ck4rGNcX3p1kdVynHx6SMz0WS/J79Ar92+neB2kgSL/wAbLBunXrEe1BXdxvYPC6t0/
E9hZOAdhLcKjLHe6mB7TggdNVGtpN1N/tY7CEbANid6vu5Zy2kQHF6TxBNMpafj/FlnMQ6LZQAIn
zuxw6ccodN7Z6iYYI4KJOnKC+CNrLyxczzIgCo0G/Vkm9mDyCr8YmVn5eFPMHONqC1M13u7xkTGA
rOIUKaEEuR2+/Oj8YVSFWcqj1XdlRBZV87X5YkLcfD7pyLAru7L7T/5UA5yrZt/dIisbwNY8sFaj
DFQMaAWidnprYbqSQHkv+OJsGQ2RHF+MAOms7bBqidhFtrBIdq1wgB77fpho9xYIeFGzgydlHJoS
oGyIbQ0WTOF7/pQyTclWBA3Am1yd0s03/feM2fgs3gGMEYoCAXia4XoFt4Drb5A5JuQVM2sNHBBT
lDEeq7QIPstZ77yT4yFskRnRUnFKSL96NM7wp2KssJSELYByPVm21t/ME4EZwG3WtHw5wbUM8tpt
KzQBVjyKDMovg39ne5yYSW9vxY/5bLw0fPyxENYb1UlMzgthH83dcQksnPsCmEFXvwkMqGI6QLEg
YS5A5bE6eSAQKz7uKA0hzPQsBoRpOcHxOUL1cRKeF5/hoY1Rw7S6yCz4A/+lMYZRbUsFxRNei6O7
rDch8UQcoE30r2C3Gvn/12bRKAHOYbz7/v7IqtOJnxfTtmyYfwW+ItVm0N9b0eQLoN7GVF/Z/7hP
DNakBIzPNi8UnmeWM5tRf+GClzcp0hN/eDmdOdbUhWA0YX8OZ3g9rTRuB67LEpI9QwucnCz2ytNN
zLuRrGv7ChMFT/+pKCdzpNzsejNiTfH2SJdC6w2eAhJaknnlzXangTDsGsauhDlThrj3i9bdH3Ht
Z2F8ieHzCZ4o+4DGu4FmtiiZeN5ebFJfZ14nWBjn/spPxFQuTQLh1yI6WrCj6vaohZ7MhjJoS9nX
Z0uQ+eIVcYBlW8Wu3BgQ0MceQS2ow51+EOZGb0BiFi5siqBbr/ot9MOqKpNI8qaUuxpIa62AumeU
E2/lK1sXm/u3CgbUN8HTBeJvsOxey6ICwHromGI6fIx1An02U6Ov3dSb9QuH6JopqIYXnxec8j+H
mFKHHpzlQFHe7k3M/X+doDqTpKDDAON70eXFXKOGX0xV2L6lfZMCn1vgu/xXdVMvo++o5KN7IF13
xFIYIFaJ3IIeRaC1tD9HfWH7JhWdVPUACSW3SuCruEZmLIgWyiKOvkZtux4ZiQNI17AJMhEc94rY
MYN/F2VAOo615kbbNhc4rLYLWTS4k7PBKOce1zysvNXzu9GJiUovqOyOvpCjhM32+S1cpOnV6EnO
EgVYbXmmzIg+MZQgjcGAUKGeA5q+SsOfw2O+rMabHJZd6DDzuuvoNNdGN9PhtqgIiJYnnR0GQyDQ
ZM7ZUMZQCfNQ0gnPoSTYj64oSG9kDotz5wis/tPMLTAE9+cA7ysOQPv4hA3l6AHZVInwqMmDKfPQ
GDtkAeq3b6N7XnWOxxhgy/mQ8Wzof4bVBHOGyfhHbkuHXwdAlGrSjMCN0zpilOkX74a59Au+6f1e
b6MBdP95AfhZJ2Lk8sG3fBnGqWjOPYSRax/NP8GysDESA/I/iKn1cCfjcMjVvobOYtzRPI81hRRf
CSi7L6R5O/AKh/XNuhZtKRSTQ4dnDeLWQjVjO+TIPEVhW3y7ZoMDD1sP4aYyy9mwww2kReCOGP9v
5+cyigyHMWZW0C1JJWPj3hadAcHKDc8fwq3508D7CdB9IzQAFXPz93KMsgZ1G5mFDzSublDDuzZ2
4EkA/xtE3qfS1PZt46MCCqwOMUt54n/+tH7Ob6dk0/TXQLkggY2HAm6V0EZM+Th8+bf76Oihup9i
y9soLVA+nmeNpGIk2l/NR8UNzrH1QTlW1WaOQlvMM9EtarkkDbxA/hU1nYWFYbWLOPHcjqHIb9lJ
h89mT8jki/JMRIsqggqbHTfnKi6vF8RVyDq+4D4ejxG0YTXdmNb1Ll8SHtNi/BnufTwBDzqTI9fb
nYTRcaRJhpI/wAR2hKlD84+JNrMl9JMkASOge0mLnfdtItC7t+YlZ884yIQsU4lB2KLktxAc9pgs
oRyLXg13hcAG+8w0dSjYG2ABM0tajh2wgVAQkYEoa2TRMWk3I24e5+vEixoUZVmJXKe2xnD32U4C
WvaERkwDrWx3EAmt3nnoPZH3dPuiOOZxzt3nWClPhaDTo/TqsXwAkOJAVOvv3mTn2deTN9xNPsoB
JqAddRW/gBG4armqXnGjlbrRQ0sCsgLHljKmqpFYSwyZe18jr7niTJp0MrKOjWZlQIQboGRlTMxy
7e5sUsvHw5YNgDrjz7UZ3SwtQ/Z6l7wTJDSqiO4RxdiI6vVeLYtKHXw/I4N35wLJP53BuQo0BArU
zp6qqqV1b1KXsFo4YRL3boDMI9jjEaAHENsDvq6XxFcSDUTkytwxRJOPNQdetsq/v2jjSF81JgRK
0dafUBP1GLISKz9EQlV4MWU0MGHfWg0i4ai8WTyeV2WxDx3rP9YP9YjnUPt9NgGFQMBIzcBzQcwz
CDhQzeGZFMtsEzzj0Rz/mCDQfN4+mvEaEBbzAeEDpS0kQw4toSXdOelL7rXQV1FEpbL/022sfXFm
J2g4LCmd4BcOi5Nq2IvCYKORAmqlRjQaavZ3RIUF7Iut1IOcCrg5S5T8oRo9CQY6qUVSzhfJ744w
eFZqSu8LVGMzLkE0HrDpVLSAxwdElsvi0xK+/9REmRkjFNseoBKpcQnG7Kt35TrHBh1TgOmyO/ks
AUIvfa3SVgmi5J12rt+MaRPnujfQi0c9oWXog9b/qKz9vjVaNslLeqk/guZOjTMgxBq+FijeyvFO
0NoRjSWb8jk3DGkj8/aR30DOOD/FMaY+CvvGbTPooheKIgetUESBD0SuSZsncTRk9C6PoWAkGd6K
eqHjKV5kUvwKo3ZRsyrAGVr9AC8P9npUMqTjWThR82zmdX0gkkePN52zZuFqcIG2wTTQDubX0WD6
/kmRf8vN2m8BlWa85NVmrmLKWmpOCD0iRsWf+ofGvmGs7q2EWE9ynSvGIDWtM1k5gIoEI0UiRhSK
LWQ5Wgp7xh3PAiOH83Me0beH5BCYLOoBMUrnRfnM0Ihxqoo0Dn8QDLWih+rWGwlwvLQsEnBtKizD
c6KslnC7ANVBZA6t4ssYJQB7fgW+RJrXVG5kcq2XS3XgrECTZpg7a0psX7VQGeoAbFuXHto6X0PG
p/dC0+UBspB0H7x06oZTqqNxyTwf0MPKVB7jDArkkmqRv9NiNNoZLdOVPzBQgON2EcyzYzl1QeZk
tYDYsZihmT1hVbEATCGEtB/EjcoAfFIjoKws//EBG7pTkcSljKljD9TDGG4wB0wtpR/wIbOy+o8f
qjKeTKsb3ZPhOYcrrW6GvBakRX4oyi66zuF7dUwhDv+vgpDKeqkzJvuRI0VeFTk6zX7sdzprFOxg
QoUH3y4JHzsB2sDisv6H/R9Snw4rPf9f2lWe4dRT6EBJ8ko4xsZlHAj2qC5wutsD0f4W77H0Uz8o
TsAKni2z/JjcqUTpJ6HSQPDGKluPwBkc5gh6kyrgKHj1Hl3QPUp223/OCMoNNO4BKA1wCx+iWg24
UeeSNOuMrJSpia0KJFIhgdF5XFq2pRqZ8oCN5j7tlBzbGFW0u+QCErho5a+Vkw+3kLClBGtWqsYe
J1eqxvEFHxCdQj5+xTNsVVG/amIGmFSQ/gOeq9S2hpU/qLHFTQ8qLka2LfccKzP6AyTW8YjpfwgP
yl0iiYTSvJdSonToX09ABk/Ssn1Y410ZIVo35wYK0wiaDKeP3UtFk4pIY8QRhafYtIb06qTpT+SO
iHp8edYYSCUzkP5mjH767nQgcUlGyJZzYLYQfrz88iieO3v0PZx/4a8hc49zJjB9doRDUTRgk9zB
b62UcTV5jwYxHybuqQrVmV3hZDxgkocbcfO6dmsRMLyFjj+ybsvo6XC+R22e0jz7RFJBZ2t8xszo
p05CeifEjXLRCS7mHPBijvdYPliRo+9BRKPtcLOsiTQ0wR1t4VlJOxTFEh8hIbjJe2v0iRzhxHFL
Zxa+rcswbxUJZMYaaTFGqBc0q9cz/ReilrTiRjzXEhx8AkEElE81wXnTFthTjvV2GnMhtJdMLFqZ
Ufto7Dk5mGklVgkk9Qs3EE8l3rdUXkeLUzf5iN4m8UZe7XYUPjXfHM3eYtE3mmyx6agYI5lNA0Fw
bJQVPKE9cOhd6mRPgi1OKCC/6B6ZiwVpbchg99tS33Ogyo98zhTDACnpc9KJTODBZ2bnd9zYxdFj
MkkZx5PaUuhe5ussBWeAsAUTnTj411JTxKU4L1sygXUV+DwXUBHRVMhu9lzfM78p8NvN3ajgdeGK
a1CQyyUY4T3xmVuNr96tniC6LUxo1QjbcM20gkNEgRkIezEB2F6TFWHXKrFHWnRSyEXQUV8SjWVW
GlnxVRNvOXYDsCnMoZaqC7hm8oQCFBOkv9AwTeme6D9oe8QLOUm8EGAI9vjU9xqL4B86wDjU+i/E
nbgV+UWV1P16yqtYD7EwPbyEA+Zc+3HPD3Z8zJDzJ5K6vVrZWzedw8wpV39001r2LxYVUoKlDuEY
NMnA7+YvCZnC5IzxlPPh9aVcBwoVSD2iHcPlhLCF5hm2rvNuKDaemhIXkWWWJVLiNh6pui4T4frB
xO//f8QqIUzvoJKVuH8rpWxDP8w3aO6kFIte64WaEwYfe4BLgqHZ3xJyNvs3Hw7nWo39lASYTsUX
U6AbzEn2b0RNZvTcqt0kvrhroe7Gq2homBgupfivHAPj72ivqBJTMn2q0J9IQ6q+bIuRSt9WkHQ5
emdJu96aNslV+HJSJu08q3ajKQIuYWOig4wkGDkUdIvHGI4F/22zX2ojKhw+hMYU+nym+rPIA1Po
Sgcl7z9XJSM3LMcvdcrXypCqHib4N3qoflyrb7ipVDBqLC/Cc92bO/Em2Rq2nDxUAwmdk271vmqV
/ZbAnGgAbNWxAomR0OKlKI/sPkVTlg21g2EgJN5M/uKeIidb1SvtFMRXBidA5x+DiEv1vfbV7RUT
QCdyY/d51Cw4dh1xO88WPx8kQawZ88JjSDn8YrxFh7K3GhKPNay1VdDDevschK3/5xSa3UJi6YCa
M49yxLfUPiSAb6rLvQiHkEDIaQ2ZfyKF96vo+FeEqowHo29kajrHJ8+vsGAsbzup6/gxAL3/hZmi
sp9EVgxhbPmzie64ID0md7hBYxXkWfb2btqC7uFbDulV9uJvGOhfVP3MQErB/42DeZKof+z45aZ6
rvzCKDhGQsA+PFMqF4C1aXoJwdbS8hj4b5PTrjGBB6Fsc6KMj92mfjCh0SYk7vvXEmfPE6Glg6Hh
/u3DbNr77aBB7KkBuX72pbbZHC0OOfG15ZexQ8WPRDb+wI0FCIryZ7K0fM8R8dQGzEdzYXzgff7+
IlM21+vSPZA5/gIHdDII7wtX5mfAriiIuFrkLoOi4o71b+FvOv1AcDXpDkiibXX0UT3MTuLo2J6K
bdL0GnKXL69w0bUBxzD3yRBlGIEmZtWdYTfUm9TO5AzTVVYLn09pOugfohxR+xhQGbp+i7TtpA7C
6MtJ38hqF/YvV0eC2frHjaJQVCwr3kDRWRWfjOrIaG3nrhxccwBNBndOH0K8FK2p2q2PgYmRz5kK
Xm9LHE1q0lzTks+Th9m8Yx6CDUogr8efP2SrjQcvz0WcFIy6TiMY4ZHsrkTdPucZhCCZqDucTH8/
3/2MtO2nB4Va1iJnmXcYMgjDufJvjPjWk9n+Z2k0mdqMtJgri8uN/hqzNnvXEZ93sNktdyTXen+B
w7OvOj+nWOjJqr1/29sCROLUNver6hOd400l0ShLPrIW/lLKh38Ha++Vke8QOPNB137jpnmn1DsG
jP9piqtMYSj8tKGfd+J4i+qGAxXK/yeu+jLhfE+hLUDWWjYN6eOLgRAKGTbtjSzwhwIgnYr4rp6t
a+kqLMccolzc3i8FjOc66GmHBS7PxemQo6Bkd74l+aAVulzEmltEOHxKfE8jI3YPOIwN/2aoC3aN
p5QdvQ15+18lGzoN2ChUXRWbKvBE/Cd3kiw7ms3FSNoZpfNOJhgbfgfvog3Tvg7zrdcBC2f7Bps5
N2A4Jt2jlOv/cutKWM4WjnDLxLkcJZf5kKdE68xkZQU/OMmQnwAaxrovSpJg9SqXxOIa2eDNz8CC
Q+iq195k3pwE21+S20/x6S64Y4pjCcrq4mG4QZRGZYkmBVXLORyShRV/n9EvHg+XBcIKCu7OAKDl
OUGYuV6SfOn0rJybd5CzM+N+UdMjR71cd6fr/ih7gwXtfP1RuRvBO8czw49nudjvZHPpZDcTaTPN
4EA5OxuKCtTTYXxtVXO/1pI2zmRXqos/tuKyEREgFCT19r8thYs+fRzgR+xlKKRPLSBBlI8I5ReC
YM7dKQ01bf9PyzoVHw7+KXD5Fgm5glaLks85tTTjRhvu/uEo0RCH/UoU6EeYM3RiQ7zaXAZOdEeK
/XmE5nG3++H9eY+ENA3zBSZ6qcI8xkSmQK5h457G6S0AdHehbRmFif++8RM+bc1M85PHT82QwIPt
6p5+yGGPDkj2hHL+k4/iAqOIK+HUCci3DLXwsVkxjjBq21pW0JpwgfAPQcesSCQVobY/qATziSUK
FuxdS5xs59Ndw+0rBQ4IiNrb1YK30QE1R3XUD6dm6i6/QMBdowJ4eqcawAg20soRyoJeTV38BF2G
UE4/5/VWm1d73yTLWLmdbvR9al8fRMJU7O37dixyugXtAoh2lQWxiO/80577pczFcL1qRuC9vtCC
30t8ZS/jssqiiTkB+ZkhbbUo3yTsF+M4bpDFo2+bTlGymmgdwqO9vLcZNxDxripmDn24fEdsDRDV
Unz83J9WnDVNlWrx4BzHG/G3gpFINQjWtS/+BLN2t9MczT86RhRCp7tMdIZVwqF4BoS3SBlcQ6Xy
aqnlVU7/ohBJtnL7/gHjgdkqwImD+n0L2sMh5PSsu5luyHq4Nox7nrnZE7SqlnzDHjXpDOIK+aJX
2jqGkYbfGRDZSdZN7TolVkwGiyhx+/6qc5Ba03UcESjzo7lXRdVG8MJnLm+BK2jH9QUM3NPk+dxE
3u+7dozvMJjGmE1eq8BHQ8bO/Goe9VsdfmZ5YkpyP4NuNFGvzgNFKdUpKCp1XIt8OV0e9kNfr8vd
3akE149VI69jIx/wDpHVkB0Hmbsmdyhp9terU4+A1VbidmB0GeYMuZ4Jcg3qIHPflYg1y7w94WAV
XqMCCAhI+JmJJWV04Spjpl0qS+8BS/8HPKWqgaiMc3DFOdI9zH7mLmGRTN5kO8HjLOZNjnl61Q6W
Fe+0eqznKLqQikpMxTfpEJGFeFRsSz6bjtmHzpdVhUfquLXpHBIfk6hFgi0j/MuTPpFosRj2lASx
MsWFImhEc+sWECZoQEsDQIVn+VeABtgo1kBOpLHjJqKDV/7FmfHoBA0gQyYCm+2mXLVMUhIPAR+i
xQJR9XgYWefDZqZrfDGZDnAlJY1cLszJYkL5uLN+Bgj0yV8pPeA3RDIs9cBOC1U7TjsheRoPEZkI
0lgz8Lu2hcMraIuvg6lJaNhc3lYP6kkMjigWXFKa+f87Z4Yo1npKTiH3II5qKjXbKF+Fnh1BWeZs
LXhHb471nmT88ojdVD0X7fxLCzEdK4UBhoRWu3TGybDse0Lk4X/yrfexcVUsSMy8PoyN8JpB4uFz
CVuWxGiIcka/4nN1FpL1RZZRLOXsykNn5A3/cuwRPmeh5EHVsiRVlZ27sQXwlgz/l/BZEnEKR2VN
IAsbp1Wz1uDMriXE+njrB2H7j4MvMhGkosgkk6TvH4D8/R05bC0Z+dZ7IQWxHz4P+9CpRoubBHuM
IoyXoGisVTl8EITPW+OgakOURa99Z55FlRMjfHr5ty0SiC6g4Cah/78st3Bp/yFIBCEhK4Z8GPS3
erOkM0QqdjI+zM1o99Vujoy7mPuHgqqkfybI3L1HC/bS6p3SWW9OCD8c7wEeBjP8SK6KRnvupnBK
e2MKN5+nMM8e5W52QK7C20VeKZrCRx1EsKb8U0wUTowzfGWnMPdzK4JWEiF46IjWmH45ps23NLiN
JdbbXobqRZYL9s0aGyjZ/XpmpAXS3pGOy0t9ojrXOCdy0sX7iXQq3z2rlYO/qKAWjxDxM5iM+E6W
IYFakWv+fX7Xc9jgOJn6yVNcmyQBL9J9qjHplaactsmZXzo0SJeGQy7zRjDUn54mLqUrgk69MzGz
jbPxQ8PUtaDFn2/aEOUYok/x/Drz211rrAjlD8tDlgDNxDUNJvWQ4gsSJ1c8zdA5gnGiHAzUrdN3
CCmj8xUGcjdV1JpjCgTQEotwSf3/8VdTyIYu2BOM3b7r8F1Yt8cWFdaIWivwGTG9IDY0uaGjO3vC
6kes8pJo+RAmk5/R/FTZyneVRDSsSpKmY/sp9o3WqO68ZWhQT7/+QmRwznQl6SKPsvt8m1DJF4pj
XEHoEkkxxxvTUp7MRo+q6U1/tm83GcASrtMI/5bqJ2b71kUg8HH0TxG8khF3PUic77Kw6WGVlOJg
r4H8+g5LK5RVYTIqnM3R5dlBpGeHClH7NDCR97xiMEAIJHzJSnF2nxZcNOqpYlVWs6xc3em7wZl6
3S6iSRXmjZfQ8p1ejFT5CM6ihVYj6ikzQOOG2kJOezSVKEFeZQL8Xo0/AZEbW0USYjOO/mF2E8ll
FtCY73AFl1puVb4TJ3wCubliWZmQF9W4j4c+ekmMQ/RNwD7PakiHIq8IVBvaRWdCKWWsPDgur+mw
vs8xzUirbUov8S2n6YyV5hww8ZVFYFSbT5NToKhp+hi9PI9+FqVOMbFgPcIffS1oAAAp3zjYPm5r
KA76FZESyKPYjpdI4iel85oDM75fw0VoEj78uwYN2XggBgzUU2Suxm+IjkAuUnntzgfrPSNxJQ4p
h18Wxdf/8qbtpqcz/jz5biVNbGsPS0hVUsDh+f9uN2DhWVvteCV76WwLIPzvJOjgiZ5+ZyE//gyR
vHUoVvDNcZJXBbCrPHlevLaG761fHQ4xHx5bxui0g7igZnSj3CPIfkEW7BO1pAWdjhLYWfU2SP7i
G/2PYdkZpbFJ1pm6PyQ20rjBnfwP7Ar8tTO0uWYWvcZXf8TWFxiH+2Sy2xhyiOlNDAFNzk2cuMMA
tnheX7BefdhjHwIy6iPh51UdnX3E6hWv2DyxRheVKnr8i1pXLk3odiTZBUnJGhTTieaxpzALMlYQ
53bHNxHpFBEX4WKaRqQxyIOl6pxjZcJ1lSlAj5BdS5ApKCyQL1NSi4q1PN8NhXJkiOAnyHnoYFnH
xBKJXKw3emCwFrwvJMIa4hiED4a13c9qOmrtm7fhe/FUL05qD4bSq2d93nsfKhVy0KdpQOvZt2c4
1nkyDiqgojcCiC0E7kwfl3EtKeXSLA7Xf2G3mDXccCvT7tET8y6vvbH79UxQsYpsR8o9ciKpu3g+
oLFsPLPTWSQ2mzTEiCRa1+6EZQAN6O8ekXD6an4ufIY+1W6MrDaHqMrao3ZmS7BBsNUqLEsdkUap
Rkgp3CagRABppgNHnX6AqpeXKbJb6mQ8rieuJtNHnYqDx+hjt/o+Y9MItkzuR/uVZ0GoJTjghQc4
ayZHBqSq6d91AEDYw4fDgIwL2gv6grYbGXL48DsoQ/7B6SWHqdZXtn0e6y5KKihLLAmNZzRSV8cG
PyFq4su9c6hAu8P/AMmf+pUEWjbD3kn/kNFWUftR5FEi1yGb5VlfTWDWVqQlZKU7BuGt5TA7U1NT
Ry2kPQnog8TI2ZFZrOeZt9m6PXEaxifopO5cVe9yz4kKOmTKvyzy2W7Woh9lubid2EzBEsRoQL2E
AMo+u7TbTmp/X/p6+tVoZuqwBLooXKJaC7Mp4mE1zbPNPdtDeGBjuhf1zAu34Ea66gyvNKhAE2Qv
SGjmSq4nXOVtrGwA10h/ntF1ZJFidtNgSxxl4Npj/T5er+r12JjGW76nQBT7HztY1o7KLI/aRP1d
WxxD0Ui3qcAAlazxrDqnIunRLq/TvHqbpCZrWkf+Y/brPAv2zZXDM4pz3Q+omtLlTC2O6N+/F+Fa
EnyRAsejktyDFg7Z+APLCkK8M80BN/vprEaoWHO7ZEosQTPB8T7/nrYrt9GpvLqfd5+McY/cx1IW
1e8sr/MMo0dAhHiqGtZedNCqkAYNs/e18OyibZB4j+MI9NQT7Pd5eYRjZExGUH9lDkAEKqsYkI9A
4728S+CVqLmshrhdRH2S/wkHVjJjbNQw1IH9Tc8K3awpVezwnVuNwjp4xY6g5ZJeGVQ7uTF++jxj
mggoO/drUgj5BH3AJuumabqgzPgLEFMp0ard7c+vmW4cHh8xxcAhoG88SNUZAQW7M/JKfXA6TkPE
7+ycK+WbuLHSX3zTkI2bBr7BhTgOOBNWkh+ALowjoDJiAe44ooQ6tG5ia/qrwPV/4pSpcntzRQyo
IbXRd2x1IvDv752+MSPmPT+Xq/suWfmHPDjDtRpFlvGmfG5GzT1xtZTKyr63xKR+vPpEVYnMEjaE
wZbnk2yL6pL2ddgHQ4tbIhla1JLO1oYpp4uBQJNrZtk1krW5r+AXxKrhBv4gnvMLi+stlMZgy8j+
IDhgfQ4lTRqRUE3dhSy4Gal5OTIUUyJEKkbJYuHPRVlGkUcf3YZU3lLnaymcJMiz9De4TSf5+EqJ
Zy0BJWHZHNaGX1ySVE9UZA2iIREJXDgKqStDXmC0ihx4S+A2eYjvo8zxg/xfT4M+8tWVr15xDEnQ
4JZ2mvaMSql4VP64rf/u39WSBvniX5Kbn6/0IQzCjCcISOhRcR6FT5jU6tidKwzRogUUgBxzFd2W
ughM623JlFL6Fb02x86HCBaH0nbdG6EM9Sw6rZex460KSeeAtW8T6SnQBpNj9GGoY8a9AqxWHDJM
C2kOAVwFYTSBZpemrM3saJDqJqRULwBEMYf+wHBbrkYLK8qwmI7FWrEb7RYMGPaxOIFpjiu4dT13
odj2YkIt/fO2caFvhL2IZkIpcuBVZZH2JpBpqrOOMytDJsz6wS3Sxav8QSeaNcQo2I6x2hwWyKcg
r/nzjThCz+uNCeaU/WvJoYH1TFxwLjg8FZ8tro3N8CwTVkNQNiYKoLrWcOc/KtwtT3awBLmnrtbH
speRPNMFWWp9RJsx2zLUxBV79oUhr2FLrtAJ6tgEVZ4DxPhibB7WzxxAiWxwok4STbIDtpttiuBI
7SMFoNhhWNuJJY8R9blnJFU8eCQBQ7CbthjYpIx6O97mGNYFRJYhYE5sQpN37kwVZSDhmFPLc951
ekq6qUSFtZe5SnblHqDWB5Ngcjm7dbTwv8EpxrU04UqeS4x0Pgg8qEnYf1sTUSK4itncAv9MQAAM
lMToHNPUdKce8407gVEH3rsIesotqlSdxzH+4WpiaKDgIk3ovR/eHrRD2HihXy0LGUyDi9YAFLq/
zeL5kTR07iz5k3gX0ZIgMhkBvIDWfCZ3YPY5lAonYM25ddoQMvj+fo5+KqEQc6cEqKz/pph97hCW
6LQfhyZ03JPaH/qI1XLfgyVaQJLRqgW0R/s0vN/gazrmHtKd6C01FuKYeYFn3PUW/dNaPB3PFLxj
l7XXM+tysULUQ+LP9r0kA7xQlizZCcBl4tUoAF9pEpodWCq+OqgkTpfGrmKjcLKJgmd1sHiIwnpY
Od4kEuNPcnBxZ5wdoM+Pohe3j7lGBx16a+rq7UqfqN/NYETfqMVsYMZuSv9at6vIQ0MGET7Xf7/s
W41Fo06kng85J0ouS5h3K+Rfid0n3l7CQL96i0A673OBPEb+UHLqhdFJ3BX6J4qAub/kyCONFxuY
7QFkRPm2SNV8kO3jx8t7nWcIOGbsmACCLt8mywk5vp5PhmebB2ZJQb0I1qVHULsooR6fMCHzBEGM
Bhk/lbnYDIyq+Dutpl0h04k2oKhcerJhfXOcnre6cTJ7ZYPKrKwejAFtNoO7rSL4ein7bV09j7sW
v0/Z6z2XLCvTJlK8sjZq3wcb1f3g+zTU1PSVFvWjJHJjIqEWbiKb5vI5UwmCBHr3hTGNeO5jNynJ
Wq5lQ5XiLNmKwrcbtp0xxQO5Ciqwgq/DAxlr77sWWX+YBCYqejK0rJNnFzVavXWv9K86WBRXraRL
bCGZid0VpUq1Bemv1wRbT4zrVHOALYnPPvJ5Ojjlhebxys7uRvgkDniTqkNJ6CsKbbUDTdLtkKmD
7bHMpsZSKrTKVmbW8QUYdsjrUkvHqn1wAjUL1fYwg7oTgoU9pE37ECbhM76w+oO8aiTQwcfrMA7e
5IrWJ+IUEZnivZuqu7sdzgSei4vUjJWluzCntKNXbbZVtLyAo2fxEOKVi4gqNy3gWaM7i1QEX33F
+0ZnbQZE21RUbFue/hoAWa+Ya42kqWbq0jFbJCGL3POBZNQUAOQGVvjCvF6IP3EXqGtPwqkLDukz
dNtDP+gBjcVAgUwdiCDUbn/rYoNqbjZqgIepgbBjhS26bd/KdtJ6Yz2F3dd6QNBj2yQ1Qi+t9WSU
ad7B6BLBRBC4ll9/dARrMhkfjV6QYEHac3OVveJOs1g6CZixCEdB/jsl3jFmaslm0cT0gWXyrmRw
51fCXjdA/YAcXx0U7ypnQvpKBfmxFt9p29jxswV891V9LFMxn0Rv60llh1Is5eT8e0FqNM6QIJTu
G/lSKsbs4/xyOdh4vAPwXmVIdLuWeyx4NBHHSzTesuLtpeR1DCRJYT+DdWQGMLYR2nP1GHJEXtp4
kfJfFCw5v6GqX+MiBe6g8jzYwDSNOtui2G41P9Xd9tgCiUiGw9eUjA8/GepkfxBHnhe6XspqI9g7
Rp1EH+i8ZIS/dAlbfQyDp+cgDs18JBwfpOO/VGzR0qPUVV8oHVI4XyvNqGvz86M1ICQOJ0l+b5Ty
MBiatGTAQ2GTsop/lLhsWPfLt61+RflFSdniOU0PUlRB2bh4tMZd1Bg5fAOI/BCcoWoKo+fzNQzk
RuFkodRBzpLnClpa1kbM9DyeiEbPlPdjZKBnj+YiqIMllwg1ZYMZs60l5a/Sqt5SKYMTO2bVCy23
7HOxGYzIcwxTixlkCARJz9O3tEUHTFUaC9A4AdtLrI1eB/NUxeyIje6bHNG2AFFYNlmr1EzhS6dZ
5apy8eqlwGzrliZ3+1O/htY1yhoLAfiWprHebhBnjQliTvjXXXX24Of+HdHhIhtBriYFSXUV+ao3
DCyPARzkCkWYoqY+3Mt1JjpCvZPsSspoXQr0F3rPziSwtnXBJWHcTEVDsYUjIYmcO/3776S9kAFp
sST9v/AwlVjeIHxbwZ84YPKqKzikxSMh/FUTbgcf2xfaezH/78MuGrnST1E6hWwWT1UcfJyLp5u5
tru6bQgRffc/lNjdeVO42w9iJlKFUrgSpXMwD8wueS3Am8PwHtIGFGFLuGri5btJgKuvB70VOCSy
8LXEMu8tIr2Mpe0XdypWm5kd2Mx2BnKPaj11G0XViVhveEJcC0bmgKQ9052ZglrnL9kJe8TE9e95
CLmubbjxzlbBvlsxhUySXydDwByT2p6MoIX08+Q1xVJgx/zsrv6nrVhZz27p9wxGDnFY5AVeY/b7
Bx3ko2+yaoO0L6JKMCyWfyxHbPLKAUFSyODOedTF9JlAwYVb9XuUuP53+gTIYI1+r800ff7pRKP3
WYMDBOg6qmhaGhNb/U9ffmhD0x6/FM0TWRuROnVpa8vCamQhdvKM+bB7eTzd3g2t0y4OKiWAxoeZ
7dJ9h37e52XtM9E2lP4bSeKyxyo36AkjiO+G2dZ8cF5jalpeAWlKhJ6pkrWG8O5gSLznKVemLiI6
BOub3ThdA+GRgIuvI/2bCizlyZWB8EVoqn9nup+d2GYHQWC1JanJ3AD37f3p3CJEOkDsAUgbs4/u
hAvUROooAcUCL4Obfcrx4ZbKziPWctmSRu/Mq8IGQLjW3u4XXV/1Kj2SS4azbEtvmPjUB2AZY7a9
DuI6sjgp8AyREVPsfA76k+OlOpJBXd5f/icH3ExughVfTbted5Jepf+CuNcVkYtG9HBzAIc8LDEI
HfdchzR24xVihYOln4w5CXYCPc/xt+xpA0Vzme1g/3Huztzu0WCqCL3zN6jyDlS8jQpG8+99RRe5
De6uuV7ZIp7gUQ/Hm8rLPDs3FaCmyaIo/T+sA1g5MeIwu2LZVGr3Z/jPyrn6mLixEspkPTD08A+Y
JehPFHOVADmK+PSk3HCoM/fWAlYqCjMKyfffYEzMJacoCHpRnxSsSNCD1NWu3b0PvQDqI+rr+GVK
Bka0OGCgsp90oFUyqPdXWBrc1qjvQLCmx3tXG7eg5lxSjx3ib7qVjX+/fukK0URQG7JNu7yejlH+
nOMOnamiX4FF2ncHIy1JXkV+zC0Yd2ITL2suowYuwXio8l30pu+hhFcp2r10sH3rzH+8QAVhQSMz
vtKHh77Chlar01671jxIJRvnpmMaYJ+hMEYN5TBJl5CPgQN8Z8vlnEOYWFZMP0YrX5C2YL63UuG3
548AFiQYaCxLOTxwkpayWU7q3Mc65zxplZ6w+OA0mjGaVYK1eG83fQtQXzxpOGwYFPYy5NcHSoka
WEYuqXTHyMetbMwFv/xolVArR8VF+0HaeALPThywA3RKUeHsEpowQq0Klt5MGHlLG4ZOSafo1ntp
cLntP825rYlDvlmFnCSrefxDgwkHlHYD+uz6gsYKMxhSw7An2d6W1BxXWvkndVa2mYPOoHu6LDgt
Rl+6OGrXUSrS+ZTOIBq1uXSWar+8FuRL3FzmNEcWI+FWb78mRTP/NaRlQNfZEMtpy5shV3wpPVWX
BkHXKkupYwpRUhtjyeivMiY4oiTvbYOepKH2nyvWyMFHMuK3waz1rO4vAPymtoyD44RGJYyXfHk8
dH5JbEiucT6s+x93vToek8guUAc/HwdoMJxYLOoa3kFVBqBL6dMIVqplQpA2XbhFaAaf6IcOmYg6
OgwXMnjnIisFYAnzran7jRYjBYHDy/wgbNknOTxRTcYbtCxx0MBnCOg5UgPvo1MRRO9HJTrHT6o1
4lK/qFN2lW/kMIji6r9H1vcdKY2Ac3pLgxx/1dzzUAIp+inRQLr8jzI8TpOPafj6YQ0MzV9E6NLC
ba7ye9YZLQmO4h+uLpo7oNhaIfuAbTZTtF83XEct+eAMOIcZ403hDMqDyekcbJl9OmzRy5R1jYKz
Vu4jf8GyEmdajeobIDD5j4R0vonbIDUkNuceliIAaQOvqrWxDy9bWvPVDTVhzAkz9HZQXNuIJEKh
p33rSzwrFSDk2iPpSr1QYSx3Q2f5bTGwz1HxFfsMyVKh2BaiSj1pARat14DTV9P03ZTvHVGgRw+T
nJ9kWWKnNmPWFGUI8mbznpd3v4r0LFoN0HGs8hAk3U9mb7ItRp2BaBO1aiZ0HTtduvj1MjvVvOdW
wtfYVmAPv+WU2K6/MvWieSDPpvzy+KNm+UzLirB6Qf7QSULQUyc9N5KIzSJRayUiHEyfTMhWG2u/
9LHaGwie2JGHBWSsnk8Mc4pMuT4+mojtADn6esyMyjy9lFOkVdAx/EbsZJvniKE0iPkKlCcQSMFE
dmpd3HkM/ICSVcOL5/bbgFe+IkzdNiQvmPg04B32OB1uCZ6gDr4sLzO6z4v2cDuaNy26NkkMzE20
DA6kRBv37LuElRPMJrucCo3lK2f8MdHQ/l51ax4Ztg3kSOuXhEEpP3CDs72LJjO2JVrvflgX5xKU
oTpgWz5c7bW3sb/PdyNI39uW+q4MFbyj9KiY3Vcmu+yEJ2OPT/ZOQ8IrDe2hZeiDrAj5c0nCfkhT
sroArDEBooo8+tWxStVLOkII4sxdF9LxBCb1zgSo5bM7FUUD4HBv3dELOpUd5Hk7D1r08El/3TcZ
YykDnJ4LCs6nOkPAIUm4BJBJ8PqzHaq1PrXKs7VaBgH04vKBbOaLkUCDC1bJWaf4Y9wL+FNxuB6l
WWCNKZKjJ7/J/FyBmd9kT+so86FNvJph27fMvhMTT65lzym+JuJX857JYtJztfgcdpoaBAF3t2cv
dqyKLTgHXwqLvM7cZkIO+Z2/2PjItVDgr29R1M9M0RKe8tdC7dciFzEU6S3P/LiI1flcRFsVFVeN
lqX+lU+5QKASNZ1OVHXzDyyyWSGe1ZD1qnr5SovB+Mt32g7NAmSU2wdJHQeyfO6T2U9Qj2yfhndS
vx46WbKXOrmkWnehg8z2E53VpmsmDLGBdsDwkFnl2r73o67kmyXdWNcvd21Jk7b3HztRkm9SXIus
ZV0+CKUyuxgu+8YWu8STRlqcdi4jwPkulgF8/Rtm12IFbZ/weC6sl3z6vWXAadY/uE0dUmZGBY1Y
P4iowggcTqnTlKT6sslgbsMuoj0B4GNPER5asfyTmj5oPMzlK3JwVL0jTf1/ztXK1o//16q67SeT
OBBhKbzqhEeF+ouNOiJzZWiZwtWb7wW0frGT+mWujp9902OirWWaOBMJPrTWfHVMnWUnKztkSV1R
1ieu+IdosnlNbUviB4DvWbXNOIvv/wYTfBYnu0Hhux6HelDQuLLEBbhm1ka3SiRrarfx0Cozxprv
3okP7ndGVF5t6zh/GKI0vcpUdUkle4+CBTXXcdD90TSDUTc0ayCG96okG0m06dEwoHZFskwQNuUI
m7/fXgx9pFrFGe1UzjqApbwGbnTIPiSyW/yoZyYSjsF1IlaAcNMFKSRI0LFR7fxf4/14MWlOtGEP
a1+ZBoKWq5ujy6N/2RyOOPytLjo+fX/aDHb7tLKK78wGkFiTNQhhenF5b0vKukNYjy3thFDcQsFo
X7dkw/UGg4GUc/4vJoAarxmTNBZUI8V3Z+OrU+CMZsHJ+moReDyvUes0KZ+uftVb1slwAYkEzNh1
a/OAz5xGCoVwCleaxEOJgjB/5f12tYt7rl/N0sloz3DLhlAEiRB7Q4XEbFEcmRjvNHpxzSNEqEuO
PJqPdmHveolo1IYHx55gWWY/Kmw8Ck3xVCNz6t/gIhA4zX8IrS6XAo8MUTLbT8x/cNXB6gYmZ8y7
ssBNLTSm1iRwJBvz6Bpj/i+c5/1aeBHduZQGxdCfkMlOB2qKgDOQKzZ3P3xS0RRh90PMnwaaLnSU
FlfXF14vB9iwn82nUUDnUK+1UQZGrFgu1VdHQmnJzlkR318e7rAJWIvD4VhHGwx+UBjMeTpaCRhP
reKJnBi5LjQZ+cDO4Rc2hGCTjn5YDgVQ4CHFRNbQ/JZALIw3CQpoAUkOhW6p5WvwcrKjO/upS8t5
ENtA7aZNT37oqmSySuNNvxivEXpffEO4oec48WXVF6a1nF9xirwBispGaj2CWuJP9cH1RQ/kkAht
xGg701j+SA3lB2w5Ho3mpRhhuesnLnPLtJPTvJRkE5156k+ePx3kEY8hX/2RLC7ZEgnukBUlx9sH
Kp5U8yR/u3dUC0k+Vj1pzf150Eyk5lsfcLLYeeKD62nbN9litiSlgk2tifU2d9CTv3VO7mSSPlEX
e+ZaEQG2vjWe3vpIKe2uPIjEitW9OWUEEsC5dNE8xtME0jsuQjvGCUaxcSM5tQ0zIw86ZopUYT7J
sVtGULTDRkGAXPtFYEmtIf2UswKB25WpLq4xoYvLZ/XtSKtid4TTJDu6F+qfLvTmCJkGJ/1cQ8qt
xEaVcOBshv3lUfiaPAwqq6cKW++iWbcuxcGsRD8nXyE1RnG1Zqhb9tmhQND6m/JdHw57ddIMBYjq
6pQObRMz4VXwy04/+1gY1HJz3IFrBGo1nRwF1Tz7PR7psJIhRNckbJM1uJ7Dq70nKsTcdLzGxrWA
HbsqlGLSyH1eXAZNTUle/eAewcqhffmUIrTrYQx8UbD72XykLASUuOh+zrM6S1hSBNyuIzBdIWVV
3zNGHNGfivhDew4Lh6Wn182glbnCFMti4P9ijbzi7rUYwMk9Hf3Bin6znBUdE2jusRkWbooq5von
b/2wScYHcFseiMl9WGWieQyXxJogCdK+Vic1TQNGgrtItBBCcNPKzuSFzy+aONreh1BGXihrGDBH
9GSVrLcVxSN9f3bJUUam15Ra4rGAGgxlfKQcVyy9g8vE/ntQgozCxJHzRBKvQQPiIPtvV9xIm++H
C/cKh2xSPqi0tO67BM+e4DAW0kgC4CDga3Y07uBSKbYtExBDNuNbRzWOmRmH9u/q3TCWU9+lcjFf
sVuKepf2lrc8u1X+fqvQJ9rfTDL7nHRzc7gPU5yq0dENUeJTMg2NdVEWqPA3Ma9xvgphBAz7M74s
lGKHVPsXlyLCbGlajrhnTtKFn1HomD/SYKiapq5w3SDc0E8vnWEgEe9KUz5SrrS6rmen4jb/OUYF
lcYI2UpmYN/9mqb4tf0X6RgQRlJ0gof+C5+v6hh9+7LpklfwIlEA29HA14Ym+CXe3465CNC3yp7/
QkyPCV4A0NMif9gvy0AGadqfPjrPNnjcQc78kqYwFAW+Aj6S1DAD0GlqiIDbWWIM222jCuYShpXo
P4BVHVnbTdzrcJ850o9BSC+JZAyaZTNiFxsgF75mVENS9qfZsFo8PuP0me65KjEohyVv1TTc2SYx
bxSQ3ai9xBWVUhG/4mrSiKPu7/ekdD7MqrFQIlmOljyHFwgE2oqt44fMuhQgDd3qfGzMWt7olmhn
NZgk/Lq2X0+ba9zlp3jzCyDmorrIGscmTPCtHWk8airvSree83PIrQrj2quIvu2K5v4ahrFs0oyJ
xBljblLXlIRrbyFDM6TxTbVKQZwbfymXwi8DmFHdrEteXy7ZFzL+bxKMOScQRn/fCWXatJcHdTws
zEyn9gEZEocCnqab88uIuEXyjJBgYo+SBgm64/Yk/oXmRJ4Rc0VNjrIP7x/V0IKllld+M6Wwz9Bg
/V9ytnTEUKglF6hJfSx+PPYKx3JewLTkUpMI4GTLq9u0UtiQicyygNUrZduBF31SFM9zyq73NvRw
JGDCEPRZCvTeFSngUIIlLebDXui2YcNoR7kkPMo/wUPQaTrujOD0GzFv4rDv9yhKcFe8TcLJnIMr
lqFGLXQcyOM20XLL7QFGasrqsEkn5ddn3vbdujcUc5roBwReb7+qeJxoeOfFYWD9QmFAzyu7mDY+
h+1/DuaKjquZdPsHHODhTDncblal6tCUFsT1lR18a6aaxHS/Dz1rmLUInIrMuxRA5PRoK+LK3sjd
PVm5rfl8OohORj5NRnVxSzxxb56c4vPWH7AZIP4aEXctTVfoz/w+OTXmsUMu4RjQos/UB0jsVWrt
XKCYjZr8pliAUd7Wfpw7CamH2odKecdapxPd7hmyJ+LhMT7UtaHVrRJfjhS/DiKDZR0bVagF23dy
i9Jaiy9JMUTpv+xlg0pAXTbOVdpr+ZieHR4iAhAnkMJVs567vOHboCuMtdf+y8Kg6ID5gt2lSbbX
YGBEp9+Zi7Vr4BtpRjIY6/0oxNec9/cco9pnv1ot0qkkl/L1i9bnCnh8gxCela8VzKB8rfcvgmOb
POLNBS4pM5jAVBvIuMxdCnD2bv4KX4QJ1guhqtwfP2795WTAVzCcmACp+sR9gKxCmYtIIiGTh+la
d/uFcwdRigpdC3q3XJRvvJJcKOPw1ZVZ8sechgRFGYD3X+h3z4oREEEg5hAP4Y/mW5InMN8+kE/N
cCkGvLEs/yNCVZe8tjejilm7zRwEJ7IaajvXmkwcclYddVSIIYVP3dZhpDt0ArnWPcb1bUBu95LR
KkKvfv0ydrWi2cGYAXr6bh2nRUmtc/DAxV9AnzJMrE9sdFnOMrAOVtCqWx7p41ysYy25HwEiKHwq
0k4f7lWgflPHpqNKtTrvkhFZ6QhpMfE3ZAApHL+W2x7vBNwHDYTqtnlI86X8sYYmY0n8sYDhNl2w
psgCde+AtycdyoIWnNJfp7J+2ldEzZfOpnyg39khecCMRbyrxetbl/NdAL9tZJmoQ9AvYCU43WXC
EpnaGhKCFOXssMK+hZ62DfvBI+GAMqIRJeKJ1zsmiV33epsXF41/yGf5H/Fx8ZtesfNLlihz8sD0
O60ZGTCDZKbKCGHEApsGerhhavrovCbbH/hZgvyGfBFB1qDT1NwsADJGeAIQiAlVF+aG9PINwj0g
F4w/TK6N08cPJicKdglqujEh/UeWecJr21vBqns1y/lvnkIJER/0pjDM/mzSOGd1WS2s2QRmmfrn
WWr+0toaHp6DeH0fsF9iYhshCWgZc5v59f8GCwr5c3bjWUxBCqayDml1OlkCXIWTTe3oI4azYLHq
pBybSltclQUcGGpPbpXJkBxYHVohp4JmC8+NepfD3GHJ4PdjkzN4AtCreO1+pkpviR9/3xgCeDF6
gkxcfIgK6XZI7fu4XNu75H96hNCzDj1vAil7eaBmGGOsXBen0XmLKCOjA3/PUCa1hN2DHqdqVLNJ
38ziItrU+KCf0Q/waL3LS1nQwZEmPs3wS28eaTs0t9YbdT5blPSuC1WmSVrIO6lI1IrpxX1gwTTh
3xeRxGIG+Jfb3qZII/QfaCFZFqrmnbzeApGoL539ezxE+rZ51qOqKcbkYz4emkLNrOnCGIWDOWzb
GnWPWFfdDG8MW6ttjwp0ECrm1pMjSHbkAI5Y5GkwczN+Y8JEdOOIEwDXIRGmYWUUdVnWq1+hkjsC
+TA+ycTtwNq3hn6j2of6XsPcBAWPEVucJe6MIsAQqibFLAQ/aj64dmsjbeO4yuHuW6kIQf0MUbFD
+l5AEMHQSkMIcazHXQ1g+nDXVcd5UNgkmglLB+fVipMiYoT92Iq5ssmm/d2sPklq/VkmBoyNIy4w
CJGxL0lutyqoTW7RbuoS8De2slWJzAZ2eFQOGBvu7eZqaYpzyFsacZRun/Y0jRUVo1fP3mikWd7Y
4dkQhAdX1x4IArX9pD6BSJCF+dL9kLRTZuUW2gQlcCBypPiwwfANSQhaFfAoCK+UV8m3SGGR9QrT
l1I5fAUtJ51V1FbKlZX9xhJ7fpejeeRV4NGeQjYIA0ANn24XYXaB1yOF4/kQGCMj0k+ch2TNpn9J
olrLMYrWm1p6n4Calko3S8Uyee9tmxwBeg3P1DuNcNB3zisZrZ3/2auNefCUZoFAdg6H+qM6QuY9
WOxrYOYn/1R6HBnlhmMN5ZloxjWPzuBo3crQXS037Nh0bR+JANcKbik5gHgAiVmUqHlKP7U65i7y
wFC/s0bLW4sccn64U7T5DmjI+MNIWeXnvnlqsYB5CC6hDTkbgFOxBq+r/7F2lgdIlgaZkhMRxXO2
D29TlmHAKt97i3DRcqALpPLhf6jNHH/MET1iuiZbtAiDBy0keDk0NvtgHr9j8h0KEnxtG4dTMN6t
tqrf/GUcsPl1yc1K0aPwGcT/RaoWPvFvLqNL9a5SkJRc/iXSKYBt0UYjugMe8KOIhs1A8iKPFziH
AU+9GfCDSz0aSDQRKHCxR4AvsE4rbBjy3L7Kup1eepIusXLR1q19+bFy+vow/jeZeF4J8tlTFwud
LkuIeaXJiEboy4XcXD0S3+nA4ziJ1A2TRLSsLLa39HpwnDGofcaSl/E42nnQC5zrE0eDJE2+6ojv
gcR/Yl+AukA4byTZyw9+uJVH1YqzlO+1udpG2HrxJvZWdcToAkf6L0urhOMyl/FYe/zOAfjC81qk
R1raILDsdEeY1LtIQtxSfVExi/QSFYqExm9qsNvgZa8qKE2P7oS5e9Q44HUn+WRRAt9kjAaqS3eN
RRD26+94/fglmpZ9ouD6vI6Gt0Ffbjhynyj38KQjoBcRIGtLCcZrZtkzHNigJMcNIdmaLH7uEQ4R
OzpM59FMdKXzhZqh5E+17XdlfSn8w2wwmToN/eLC9WMLBwYWP7X4DKx3iNHuINZemAfmpNApDDqm
bKYTEkru6DWvAiZZ0n/ggL+w8eeP8D8wzwhPA2L6y9ibCH1DDx2mBVXOo91ufMuCHFNCQT/41T/P
0lDC5Yc8++yyHRE1B1VRHg7Ge6ghNKr+54wllNtordiKsuIFDcsjCkE2Ujq7VFu/P6+QVHSJRODQ
wW3urlVe9Xr9aQgSQT3vuqiZyuVaIjpEA+86zcERXr2OqozUw2262D4MAykr7tgwZ1cVHDOL1C9e
2Ls99AeOqzkrteTFp0f0SaGvcTGHGQVLdGGZ80+7bn4ltGINL70sZC20ffWDlpX1Ic20nQs/H4a9
2+vDjlZb1VozEZkTo0Vyk5EQC2NAdA24ne5REDzaOr324V+ttoZvp3ahwuDdPu2JlNxbMl6B0Ehc
9zLL4EUcRfuVFl+ynpXhr2/Svew2DRbJ5q+3QkFkvsGM+wpfZ62BprlTZvG/9InXo7srGjGHi8QU
fmm0hKsUX7imBlDE9/GW5XErBtDKAemVEHa1zqa35+PLaJC0wAJkhVkhWExhthu3H+kSMrfSdl0j
ceJsJRKDk1HCg6VN0xEUvr0GIavAvDL0yiHKXZwyeHzpbkPh7EqnFC+uczYW33CCOyBlJCYhh+Mt
WbJkr5aHP+o18iIJ0ZNOaFf3foEVV8P6DHyUZjU/l3Ps+h6AuUv0pQVPJ7eHCNY/1JrM7yOgYp0V
QW4cP9atquQpTgBtz6wM/38gSrWWMzqOeb8xcNurLTz3j83+MTrUKbVNQGE+M9L050USN+g/XwLJ
zkF0U1anYriLzfQD05Dxcelr1q0zPdjioC7QSgnqWKJjqpDIBDXFSLSdq0FeFXT+iSrleB65l3T6
eMIlIDFKX5152SZYfdvE0WoEbmEvf7ayD5i+I1IiK84YgqkTPX6576MuE9HYADtHOaL/8NtImj30
wHf0FplG60C1fuPx9OBdC7lJdQATRuh9+6laNOvcB0Ym7fINV7KMCIImOGH1JZMf7l1QtcteXmxo
jDEoAgs/JQdQyPV4o3K2CVm4p3MIDAezdcTgxE7qjjpSF59UwilfLA9jCWX5wbjH6VTG0Gl3Rwwe
+HudlGPFO92iFnewB8S9ls/SJnbFgWxddvDnf9ofQzawLmOrCMsqoE7pKGYh1UA2jh32U2BnHfgT
epUc+E+5k51iVE0Xxa4i7YfsF5qx0cPJum+04aZwZa0Qt95Hs7YeXMvGXAPreWFF7SSzFVWYygAG
7PsnsYULTnmomYKua25sxjKX1X79VkpnMCFW4Ni68Pu7nppgauNpLgygjP68Sn9QO8Fa9hneknTP
pKmdr7/CYineL+gUGOvTFyU4GEAfvh9MVx3i5e4aNC5rH71ncMss5jzfE7BD9ZfwA/FZ5PPilnkV
Hg6v3CKxCkEb5L+VjdjbB9jhiZWwb9gbEDstGzso+FFLllBS0vuB3kg5Rwx7mi9qNPAeD3VwWRN6
DzwP7lF6kLJIG9avvk2WdP8OmjQjqHXnSrxc8/Y+oWS+qtcengXepWyseOdKzZWkyc621+t5V5Kg
IYyq7mCleZNa+x6ZqjXwGLN+bJqBB1mxp+xAvpDRr5uMURVWmz79jXWdxbGo+o4ahD1W4JL+QgSJ
cH1Do5XWgj68cBSjF2xOidWhrWWWd5/xseTmkmlYdT5CZZHhtvRGyNF9gs6X3T9V+jpX7QpbJgIK
M2xehOuKzuMoG1pC9Q2dRG9As/qefxm854dSn6/hy08nkNR+hXLHXw2C7pA6DpnAOxTo4CxPMCni
+sHo6zf8+/A+3Ejtn2daZivD+s/CYOWQksKo+4prEvq0nAaezYKbL/XZuhnLY0dsiKnpGLqk5SPm
XKsiy1MGAQvcivTkaKaBMEQFx9bxI5QyXWcjatQOO1cAEMpZGDtfHtxJwIJvPJCIgJETfEyyxCQN
nQUGUaaUCQwxPbMepBIoSLVo2ylKTYfgQyl1ts37SAkdBRpZcC3Jb77OftFcZKYKPZCnp5TKDVL8
FdJZ+r4ScVXMkaBoiISNwOliCWSXkZuqwGJ76+NSdqUoBCf2zEXP4cg/0U0tenkr20Yfvb950QZJ
J4NjtWSq+473eChUz0/i4XpdrTgBwwpDl2KPdPl2OG0ePWeTFnal3cvpSgPMJTbOHzklIwLby8El
9wFRT/mYAirYMMEJjzK/P5yqT8/WJhXtl6Cswulh2CcsjcSIZM4cMM94FPF2IChfT6YAmvC63cs1
B612uttDwm01KhfygEiMmk/aUL8sA5jUs6njQOnUoJPgw/a0ka9pC5zKyOqkYeU97v9IiYXNTTZR
bsN8jhEFqmFItyfd21UFyJcIClTYFCsj9jBy3iiQamfJ6ZePlp/K+5Q8yAp1AHUSn3KO0Y0/SPUm
SI6ogSE+mGaUcD6Icq3zGSHQCC3+7D2Ph2XKP0LWf6gfkzAizHvT/a8BFgfVXGyN59kpLJMIDElW
c7A/PL3QlsgU/6nSsilgWw11mHkryeZkRwu/7D6cVS/6FZe454K+wbFYdu22ccnYkwxAq2tBPgxe
BQm3Sjlq+ZdGxRcujAIIuDfUroJxMlKcQ7+NP4fkAEb2ajK08eqsW+gPu/2PS3/1rhoIJF8GYIek
UtcVNENfFsSuusN0BcS/5Quj3XWEXG8iT6dNw1YJj/7uRFJv3faVIImbgmBOQam51Dk/3p8yTf04
Pc/z9ZkrSxVo1crT1cpWyo87bFo0ccrlsb6d9TI7P5uCspnT17WSUz08/xaCQQeDfKy2FUh7Krid
UwUjt8uyye3OE/OZ61xaPbm6Dp4UnSVMpAjrKE1V/+yHo489O8tjeq4QDZCJXy4qYF33iWi1+iPy
AADM5tnR8AMDs+zy6WumajBpknuUfCSgYYA4kZlVgTt1WNdD/0h5Jm0XKxtQ+XPObBcn9MaYpFix
OGBBM35LmvhimPtEn8+k/zWP1N/++RV0S4Mjn2YnYPeL59cccZfnaHQK+Twn27A0TC0c/XNpwZrr
WSVFwt4W1cK9VVdtHPht7+5ahlVC65LR0yLU9JEA1KUpre0Mm2V2dPbfAB4IughOaG2r2ZHV98ED
daGNIkdandq+bOl0Yjoj7VDPZs0ZxwPZ8kWSSDVYJ2sD0TUAYOwcKnzF5hHTsF19HlUI4L4NvNkq
oZBNk3bL5TJdm3uQxR1HDF1UviAGuSAFRQ8fjEOcmdlM9xVnK8f6lBVveBb/LI7PXFY58vPewwkA
LJxlbBhokmP4/dfOZGiwLXn4Fw3+WhaHITdvFuAmVJbpgJY2OH2jyJFaOlFegVEA9HfpmQYZ//pr
0qoHtdnxdRWKRT5LGnlNTTl9CWK0x8XwpNRCi6SgKOTdgCc//8+iGd1+iJbcC07r5pdhFRqdrkkR
XauSMRVKZNvkc4tDhpPPhtCPRnsC5btL0X/JJq83ru8/5tOVLFZj0l00ybNI/iJwsqmQ6pzKDM9t
lfqy5IMY16MwuylXNr9Nm2+Pb3hizuE9DwjK+cQz65nnkInqB93RHPpiKHMR/7Z/QkoJAxu1yI7F
858/A/7b/ZbU6Qc1/ilVkffvW2ov/WMX9UuP1KSTGpRTiyJdOzwdwjfPKipv624I5j5uD0KNeGQB
sndkdTYi+i6+AF3CaLraViFOqoHKN+HreUAeNhCyyhbvuzojsuTzVj8wOMj0xf9hLWqVD2cWbE2w
0s0AGAwvYxjC4NuD+HPh3o99lMiln3UMqteddxp3YDRbiFkK/XN3OFAdiwMBPQPObeTN2XIoIoZM
QXiveM+qj0mXlmf/KueyFzTPibppdFvCPq7oKZQdP4iKWGQAbbYWhKs+cVWnoDCdDf2x3Mpzka3W
Kdj5u3/58Cy7jf55o0uX4zhFL+56Jz6/I/EnhX4oFdQjWj4aQN1F4I9XtD78zKyh+zUqRZ4OpjsY
hFhy5G479F/+lo9tjip47zyrlt1XeaaSG0daOPergqWnVL2+cLoz8DNafLEQLJ1BniQEm9bKeghx
ANxF2GiWGdCt7QBiU67Vlwp0uL1hk5P9d0BmvlXyjone5jxw9wPs1eeN+wKNJhnqkzNoPN2h9OD8
P3jjq4pcjVwG089JIn7TwSTd0B4ienpUkg0AXa34pWnZkWlfieSkTPlgi0i+bC1EL77lITDVQwTr
P+Bu4wgKWZjdKfltMwOkiXdTvAZDxXxuzRXQE1P3lsquh8QXA839BJ9Os2xldZjvTeHoJxqRcSlN
qoWNESrOAgoecM3P8O0dheXEklMeNEnOxzfH7KytAccT9AcWqybQ90n0xsxx+oWiAzT7kSB6f8y6
//dG35tLc+H6FfQl3VbKsxfCp2narVe/1Z1GcA4rKBaYHHFhtPaeDBpyPNkEPDRnSW32+l6J9EPq
MFbaRCNQTcTshtVL3/uMiFuXRRXkCx3gzZa7kcqzmOG9QWV12KNrorU/2P10Tej4O3ZEItz3TZpt
f2bDa4/oLQ2o7c/D3UWkqkeOF9CXwBppQ/pxGY9TbOKjCcRdqXEGcch2Jg+YuZbN27q1WUeL8zs9
Fd7q16iN5fP6wheokWxfhxghFbWwNr8CnP/0KKdsyzw8NJauyli5kLEvUb8gVv9oXho+9cq+XGeJ
PYHlQoxg+e71r/imLQOtpNm7420K6jO1FG4kMq1YkiQoGhy9EM1+G4AZfiBPLJdv48QyIt6Egijp
D7rc273UzjQ8ioP0gKAqg2MejVbPkdSka2bqXKvQZ2SuzECyiaGEQqO0U2T5Jmyh+6RPWo1/36p9
7faEDL0/XC6s4yvmRO7K0rMD+OeVDaAS26h+ulJR1jX69IhMXUdudKMWjroLZ9Sbpj4oGesZDZyM
V1HiVItWW0oGW9ujwPNs3FTXl6i2ErZN3EAuuX3F4ltnNaruB2lA+EphgQ888aoraSKtefVrjmBF
9Cr9EsQgGrnfLndxWFoxhenk/ZaXJTEW52CNuQeJu9XGUJ4NJw8Mf/0+L2qIO4AR/RDXKGydedoX
YkkyOfjxDOUBzzwYoTk9wmvhmKO3+h4XKgd2eym4HyKQCOrHLinYqIPz7jrE9cKAITxpm1WiCLND
wnXFro5cuB1LqB3H/6FvR+XaG7RlR9fupyuVQ5yVr+hwSRRxlul9p+qWMss4X1GawqF71mlEDi+5
1yyMLTNTSCSmXG5wWWUo5VL+YTYE98DJ97pg2v8zdcdHeIFS5FnkW/TINrk04gBmtgm1+dreubTp
BYgGrcOOSTPiefSzT01YiFpDurtJ63KXmMESs+/UISlXNMBazolsMm/aFtMIYbdIU6L0m4ujXZeD
5yM3Yd9dKIY1YywNsH3Paw2ZaA8RV4DxgSlumvT+9vjrpjGt8eAn661PDNoAyPBDO1pJD7PU3hgu
0Tk5JN0T08yCee+mixjSCRaqkOtWc45LY7CMNYmClrPBYv/SOGZL+6oeeNWKEmIvzYQE3E/JLGOf
usVEyXbBO77RyEeQhAzkJebFOsZuCNcLd1EHG305Vb9x/bI+RKTMY9oY8vxd5K/dO30gNHIUnQit
0qFeylPbxD4d4TN2ausL9zwGFhoS9Gm6qfTAOcz7ic2uMkgHt9J1m1uuTz0dEwX5XbY2Rk2Fezov
opvxTQyt3iVsj0dof1wjNGdw5LGRs+8ML3pT9EJcTDbfswPnEB1C2lGJCGPeW32C1K+053gBvW6C
jF87wfXmg1YVa/8t4GwoB9LuHMZo8w5sdCldCOF941efHp0/N/4fp0gx1cRRVwRHL2K9sZBhrCfA
q4/rQwaZ1y/8NzSYNuWBWZGOjIXyJQAsm2P2g8fIMG3i9s85Ylic6Of6048UVsABJiOQv2Hx6ds+
CA+rxG+hr7nOZFyMg+LkATuGnWSosIIn8gDvvlLd/uOc0tksJv8VLWUrwRdlk6Vm8APS2KjdTcHv
qcronT/nPSsYWet7mVZGGSuuEP/j2bhRJJPe+JYeeq+CjKNxCkcDhCetMq6piDQFm/FcwpQjyigR
CIWGKhZ4aitpiPBlZhpMFgseBwFoPB/XYKsQO2ybPf7MhFJCv7FQ1a1c7g/dlSJ8otGGEgQI5fmX
tO/KbEzef6ZdRwK/bVr/R76OiB2oIPHkF0Te1V5StcvUNIFNzXs5mYSq0mQqXIvImG3pKZvrLbUI
/AeFtmGwQdyP6mbYahthCWqpOQimWuY2ptKEPq7EY47ZeapH0UqM/+PEhuyTtuwYJBa9WGFAWIoB
JEoJfyYEDgTksFeXBMAeQY0Lmyxliarrwe8KSvJYXRLjMOQ0kRUiw8exvE/Ni8IzV7aIgKEvWRj+
BqUWtAnafxANwySwadpqG4wFFwWujg/dZ6Lw8g/yEOirMU7EikdS+HFDxa9tW2m9ld83uBy+QKSO
FiMD7dhxnm2xWN6e+ObkYak2pWiHZYBZqJaAP3EqZpbamMBZTFsmYLlL9qbgsJxRx7gp/EC70Cym
5uPFVRK/CaW3KhZOxLSZp74vdHK38vJ1O/w09kZMIYQetzUkf9hXox+B8mpPYD/MAIP/kPfRSF/l
q6Z9aX32OweIzQcFnwQhf2kiNxFhC0iHU7iIafTRyFEdbUcYkeXBbGeI33PsoOcJmtZaKojjb/xg
nGz3T4htNS8tknL5X9+EtGZ2MkwItcujHE9i9j7NG+juqiIRQVeGona7ihkE/Y1jdaxUp6ktcJvf
gwehvfdt+/nxKmEKhAVcTWtcEvd10fT8ew1vNdHmTV+Iyy9Ie9V2OUNRUXECT+dYCjzew3rJlEL8
kyuWqQNI4wPech98fIKi/BYYwf8ygouzcmeshijKMOGYsO+NSHz5qZOf/yCyFGPkeFjtuwald7ef
FRSl3jP/G3QI7yi3jIPE9AByolMYNKFeX4TtwGSQ3tiG3lH+KLcGBl68dEaWSXcvJjwwgyW/K0fT
N/JrWCdHpyhPt5g53xxvYXGW8eKBqN7kLCNfzvq8SBaX2bfE+rSDrY7/k9jzvHmnYwO2hG1XFpSk
3ntyyrrFc9EtavPvq03XaN+KETW8Ye4nl666cN5T/U66Tp/v7LE5J6R55CRAX/gdt6Hu5s+wEz1L
e0T8AypY/NRh+JzjcwS33n8IiwLgG+i7B81J0Q5FlgYnUfdpyoq0pNdkZMFXXRqtPXPs6TqF6XHU
tLSwTaF4hSzkznCkgVyc6jRvZnANAjQcYij93mgFBw1dFuKIDvTndpbN7Nd2PJkdocvJSjAES+hu
4ZT/wg/WXZc3m1kEdCe37KVgCSQr1XjVFAJqXtSsk7iQ4ZYGUpfUktjs9EEuzl5+QDu49lS13lxi
3/z0ipb55oxE8aa0oHTyBivdNnGMge2lPlJ8eq1QApnpZAijfoRUFPNXorKBRg8Wikr7Tt71mHUC
6j+kRkHaS/PPkKueipLTwos2gtZz/iHGolcITTUL6Ca7ufWho7B2V9rVg83glVMBKeLAxw+9vvhI
eaZSCWhbJ2r72h5DMTgxVI8ovsOy17gGt30sHuOGL7fymG1/cbBfEg9PJ4ICpeF8arEu/vlizOZ5
tuQDvXHQeNWOb0acklgMrgnHzzlAA2FneJZsg27Yz6T5dP0/DToTeQACBkeB+8w/mhqxorr4NXOx
Fivs8ohXR5BJBjmFb/YiIIMZwk2wDIGuNUw7OsgaLx1skyM3DVMjR+jmQMGh4kXXsloMg26kXS0q
NNULUGId4kzRu/nc7w5t+tF8CvwKK2xiyKjDbmbAC9z3m2FyQBDQVK3SZcgiwYiO7oojlNfeh/KM
R8KXVQLGKDC5cNTQrmumMEFyJ0VBdbB0RrlPvj4jQc6CQZHk/EzdM5elWWzr4DeJ3wtS2XW5qGXK
eYSo1lhw7/aCN2fduhSNISKJRUml8n0f9pcPhmo3qodk6RF0Kh718RU0rzCPpa1qKSaPdxx6bPmW
c5BAaNzgQ4bJuU+K5n3zXlUjPJLu01vbcLYySQqbv4OB1MeqjehHFhgEbwaUCYM4N2UaMtzWL7Iw
bZ5UAzcsaFRMiHsM14P7cEzllwbLTz40LM4AuL/zPoI6DfwMmQI8tr8NP7Bv74Sp6b/3cgqHGp8C
AxFMxGMlqTNKyY8X96IbKT+k2vPvGyEIOKkp31idzlvpo/ZMbysJJilqFCDauDG4ulbVBWApLnSn
97CmJtz/kO24WgVIgbt6QOjPRojcJ0Zv/6+RYsO1tZ8bDimq+aCvNPKs9qr57MIrjt02bXFowssh
7s4c4G42ivfb7WdHGw1FA//DNztbbV0v205Lvz7FAVHDLfTZ7w7edFOOz3+rm9D5kZI4spObE6Po
KFngDS+eWpktjJ5TtQkvVCyv2mWroufGGss9BasnebWfFv4nsbZgHijhQgBdWljmlc9cZwB/jx+I
QD93Pu2WEwNHJ0jDEq2gF5pFWSTio4pAkLwO3/GTxCOEm48WvM1h0IM78jveWreg9EFBz5f2OFhz
ADS+RpVhPdzqitcNkSz1REoUrWU/deZJo9l9k9ufIFnSsT0a/VSUj8PWi3JzYI7jloAcxUBqtokG
A03R4g0+B1uurOxqQvGbb3hEidqhjWFTu3+JqSVUX/R3NILP0qMmnC/UTKeKp7YlIOig2SjKsxXh
79fKRBIkxpQLqXNOG1moxolTsd2N2ReSr50jaeq0nK2Rfuqqsu8fabDrB9IVPyo6Dq8xSP71D8yg
pD9nZ7zuJIngjkicA2vkaiNm8WehItokD0zzXP3YIjcATe7CGumxwVMA/zq1XT74XvIcx2W+yVbG
UO4pQ+gZGVgvw6yJr7Y++1G07iz3D8IkS+Y4mByr91z7k0MqvJfSa1CqMRZZUCQASAKU1V1OU1+n
5ADfz8mwTbcbIxVz1SeNrJu0M3B019w9dCH7PT/YNGuvnd30p2BYTPaMQhU8QHSyX/YX53fPPOEA
C2zUAERuN4fUEPC2wGXF326Ha5hqJu5959FvE8Vn1Fg9AmFHZ6HyWUTypLisSgcxZf3Z1XVACHoK
XpYY85NrB95sKK0jaMr56/Q3yvyb5h43Lzqgp+o0AZThOal8qh5YPVAiSYLMSG2RSybU7h76rxWE
rcGvBrZXR91QAlzLc3uFPKt9gNOg9r8MS6zHm7LkDUic8eUTxK4f6HkiMKr+modRz5HsJhD119Dk
SvX5/8ssvFhphOcpee/ZyHQgTh9gSfOI9v1LZeYgCh/aubB0szAyp5AVjK3rBDzLKFIQ9x4LJG++
dgob3jbW04QuaI1K5nEt+73qLGREqVG9RFFTkLW7Odevk36ahPyEcxq7P9B+fGy6ATHALVqWcpNx
jv2LL/7YeGx959yFu9M7N1uCkIQUHm4OaQ9WtvWPTmsB2jjdlVGoqeKNkyp8IxP70zPegJgy6SQq
/YJnMTIova2b0t9WMc8IOG9lWRDMMg/4gRyIMYo8AG+HgvVpvpBJkVomQMNiK1fV6FKxPkmAsdYN
O+FjjlbDCtwKKW5CZHvYx19tXwTKR3V2iZCnzzekBbEHxwiZj0RAiwTKmClChOB+7iHurmOfHUuT
LuYDnA0/G8wJmd/ndHjQGWoWHOpXT1zQgui7dDT2D87WUCItqj9DJf8LkNUwmzOa16hXHD/7Zpwx
RpfiIdeYEn9dTU8/FmBux6H+gJxM03Msn+ffZGyuL3jSaIESZtdC+5dZEXSyNjpJqpErDX8Gjrhh
4GpVGIZZzh/DeQVBb4bax+WHGUGxOayboJps9PoreG7zNr8PAbEEFKzSqCR9qn3iziIqdhNSmXGh
0gnR51u432kiSeKFUmRGn/egQev/6SarYOmsrn/BGxZQDAfZQmPnFiKEFiOVXKIMuwbMQp9McEQQ
09zP/ITNOw7SSSTD6gKm0elbbtf+L108kpSDGWx+p1NVWjIMJ5sZJtJrJTxxDRDkGZKzDvbf69SK
6dW98Mb2vxKL90OJ61So0TWLPuNbqBtZZvLJWZC+vF5rL9ZjugWbQQa072tmdFggS5xfGtbp+J+R
Q2oDRk3jnQjTYPOblpwMxLUV4C+7D8LmuI16glRL7L/tQwbrgKPuwa1C+Xk55ksXdj+7wCzgE/ab
HlAcj3+iClLGDk2tpKaPge292CMSTCG/1cJl1TNayNIFBaAp8zpA87GGEQnTTUvcHS3zGloxowVo
7igg3SWWWwrliePZM1rkykTW9M7iCm5MP8xNOFFKnX9CyyoF1jrY5+T03ewHSFX1gnEZTqp6U+9T
nMcVzNqPl8waNc8lEBR7vTINt5FcXxkrfxVoxR1t2w6zQNE5mOweWpOljyacbav93ZrJuPdlOokH
JD/QLenUmza8HpzqQUb9d3rubQ0y+QvuNWXG6fqWSPjUWmsZ2sEw7/SaHpnz9hxX6tuKlNm9WlGS
cTkUzEXkXN6V8Ns0er/AKwWLkNx2OEjRfjufMlLzeweXiLvgzLRTxqoYW8cAPQPktzDvhLyoSHU8
LKSRLx1+Jf5UDsv+fGl8ssV6TSK5DI+DTjBzsKTrrSkfHTlJ0QFZdPXCyy2dwrqL/cptTF3Tgebq
gvu75+052iZWALh6/31Nswn+fBSULZddOX9tYsqLUvS7KTEN3GZpKDN6laVKDtSXE++J3ztl9aro
klFaEbA2H0g8upYKPl13NvwmKpt9UfIV+eBze2yMBF3FgDyttCDCuzfzr2TqK8q8dD3vDoNpkGdK
SxFdM3tA3pL/XPKUSjzYgjNZoO+wuXjp6556VyhnSpa+mNNk+COrYobvpQgtUbKR8gyusOOohGx+
/R/UYvRhF76bx2wdEibvwdWOfJzUiFFTMndmkqpyjD8Ro4SeWipK97vu0q9xDD9i45oOWwNtps/n
UzoVq2t4K0OXwwBMc3Iij8kbuhqr1Bvu56Y6izNC/xz39J9f4kCfwYV3CufE3apLYzk6Qk/57DKN
CGBWBG3yF9mAnOnbT0Gd95cfWXoYOuf6VUjw29D8lSMbl4ueuTouJNoIvqTolNvgxR5JiWh3jyib
NI0z/zj5oHztTCTJ+coKp6a7eR9xYmZdOoN0/c0QARoA8C/3r0U7AePlFKVhI1rqI//vM7QU2Kte
HaND8EfX8GvPZLypXQJ5UZ/W4MOkasuF+oH5EmpeZe9OFDdcvu8i9zWHr7V2q0c9AZG6HXMPmn50
Wkj1kCGi6UjvSh2/Fhnh8ZcAtDtV3VYz5lepI1IlJpRjop8utx7MbKtYI6du/9Z9EbJHhn6YpaIo
IBUco32qX1Unj8a/njNJyXdPlT0U/UdpZsVgVEzzVL12F9rnK3+BPHaqgBUg8niTvcDu8ZY3zOo9
0Xh82rjOse8ZRNPk3u7hELMqucKvVWFWwF9qLRfXWl/BGRhYki2Euj8BNl7WkC82t/lphCa9CWQo
9mrNarXUv1ulbh1OdFGs/DkFFokVHPmQ1FbU418DHh/otqnCGSd4HPhXXzLX2lFLsyn4tr5uu8eO
TmkafhzobsEFZPyPplL2PVQYqDIh6vzHELuaXThSJZxx47Ba/lquEML5iIBa9Em0pl1/5bF2uIpt
TVtfB4+xlpDrR/M3oP3WVkcRQlXOYQLCm0qqtnQkNZtuqjBtoE16cfnjdAe7JCpA2BDToJtbDOmR
I7bIRc7gPGwCwODlQkS5cllaIMVTw6YlHGkkuIAeH3MRdXkZ5uWHXLVb5sSEoKMvH9gFWVdF51A9
20VWbGO4rAGdf7rAwcr1cS+j+RPS5lzdooMUF3g6/xAZEde0MyqscqvTZnWtvR1Q9kEdb/0OtdTy
Tyj4HrEM0gk2wgkYSGZAaNMss7wJEs7J30m5wR4LVYS+fLkKpa8HYp6V7j84wj3KazIVf1SsWW2T
+3QRsiDUscuTxinW/bVvqpyBRuj6edCZVxRu0CpskBCJkjjQv16tkhk8XBBAPf3QBOJrLnWDIOBk
mUXH43ll0gneZb/z4+j0Lcuda+/wF5scbsnCmXiYDAEaJeJWZKHFRIaYbfDX8E3NjRMgzgHsxlX3
dGJj7WRyFAqU/o7AXYTLbDZaGUWTeSv0wtw+Ee58MTOnleD59rS0Qgoqg+YwrKVACHDoxMxmlKYx
08DZd/UtDJVjPmtTnmg16SWfES1pC7rIBNGS+H2nx5j6nVwMn3HOMzNnTzTdV4FYM2NuB/pMq8Rh
U/FznZ1S1Chj7ZRMR18wyISVxkdqO2EQZU/H+gyu80C1wNcoPP9GuBP7RCYY09ANyK00LQLi6miL
aB0NfzPaumP2PHeLrcffENdWGT6ruWgxByc/bXdOfq/+cj0JXxUi+IaNcn6sydBJ5Na3Shnp37xp
BuOfeDkvMXI9fdP/24/qswwLD8skC9vcebnIgdaCxXLbqxSx+zo3CwvoqMKclnNp0bhhBRmNCHAq
9pHgRZMsvA0Gq1li9eoyl7wqCcPjepxg7xMF2ZK1ofF9sWULHfKmYvHEzUNfI6ft2YPvQpQqfhOg
4QGUABcTHkWw/fNea9Yzq6lhmMlpAmjwFs7JEsRqpeYGFwWlltplXLAF2fn3Kjc4arrGrX3WoLXn
gBXYm6TIGfe1l8/P+GAG9iYNhi6Ee9ptKaRcl0W2bupmH5mBr+2qYfcsOEtGxSTyxj7Bf67OVIoe
Cdzx+g9V/4ruBd7ixYFLGACTf877+sqtdybM3kYz/bCOtSlQdsrCPy/ftaDYlfzAAvK+OU/ew1tp
enxr8VwKL0WRq5GzJyM+mM+uNgEmFJ34mB/vuIgdqkFXdl2u1aOEMk/hCRGvIPO0le6+QCHQq3rG
98Ei0o371FV5aDA7Z2nDGil5MPHfkah5ad/WqJylaHh0cr8hAfttaJ/aHfV7zRnS6QgV0w7BO9Vx
j6Yn775fBJCWbRKPuHa5Oryf9Iq0iFUzPO6iZO7yyk3IDvjYDZRIbaJJMVRgWldb1S0irc9fVXHe
gY+bMHZHGCDGScuC+cGcvlZiImMHERXTawxRZ9qkJliGSzbIBtNKAf3SDi8Usol5vOV22k5kVT5U
XVv7Jmp75V3PXDopc0HQFzAKrFWwvFd7Tw1mTvteFnoVPmJWTSRMKUak04yfzti8Pyiy+7vIyoQ3
DVA18yAYS4UMf1FRPXnXAAobcGkG1C0z1yHXD24xTPDuNiw060oFx0oFdIIy8xWQkoPsLP0ZgI8H
DeKg594cOBcCcYerl2ax2jWiJo9QF+4X0Po3QTDnjWLBAd+lNoA0yqSW3PHxTPaW17DUXnvZrdRv
7QO5qhRZMrLonI/2hcRr/Bz0nHGhs1myxnoqGwgC8H2QT5rOtfUYNPtJ6zGqYPoflXftM2IPAgcX
fotLkNvU+Sz2eyhvOnTd/w6B3/RXj3tgTVQ/7ZPf6mEP2bXU8SKx8OT6LEfRaRJXwfZgSG98jkw4
mV70TnXtX6NGd2iJKcaz08OoqkOvKPFYaj+kcFvSykiDJJu2MwOc1GAezR79TzvsSXuBTIczRQue
15gGQyViMfzCGUulPJRG5qn81nT21jtQ+tPh3GQTXuHMPRnEQH6FAzt/IA0+Jrz/133uDC0Wnx6m
Sx2gGKJGK+5iFf8jcV6NZ1YpRiR4NEaDlugfYxRdNPtjjglPWqKjkXiOKG+z8P+CCz40xSqJyiWQ
W6fEM7JFjFTW94/5J9GAankBJBLOh/K2m0KkyLrO2xhDXZfDsRh6pegx10Atgst8K8tP4mLd43Ex
Y4tBTixD0g+yFiYXVj045PpVGJsh5bHdANR8G7vthj6eOQWtLwi4kcuM/NQ3bh6BSTgQspocG0cR
s+XKZYjtqgJ60nKkdHpiQnrre01JlctBONNJHb/5gqCjoMKqhpsd+jSXbNF8pIMRmOf4AJExeE1B
xqYZbrOBuzr/0iKRn3qQc/49c5TC/jdp4FreIoTVHwdtrh58Yms3cV99GQMYA7Jq9APtvXmJ4XtY
FZmwHlWdqBexD784mIXmDBODD4mmnYUGTjW/eugwj0rd+GFE1zj6wfJ+dsza1FZO7QNWwpazpfWs
iMIke3KTSGMms05qFmjYpDL7rPuKEdpEV74neULKgfAQjwOaaS4rT3YJBTsfpR1wnhdwyMVRxECf
A6sSr4ajcnVjMLqlz8l7TLew0dHgDi7sG5ngZBmpHOBxwHqOH8sa70navfILkfBQ3XrB693jYT9m
2Mwe92aktFoZTdgqGAi/CJ1LEMcQ2SVnBq43ge08Xf64aA6hhyhLjtvKUTD+5KRtCpmI2jx0red5
aUO7pkqkcvJ3qtoIHxgY9tBNMykaDuQ9AcXTsYggqOOC/64MnWLm6PgV1DK4bTY6LR+tU/j/hm5/
foE34Ig6nShPMM3Bz3wtKXoIhpAODozzpvcJushU6lWqy+hJAPdTOVQkKqDvRORyhs7R9sebX6Ja
ckh5Z9AGKxz8/BnsekXb0AdMxB5/VSFhhzrOlktC3z+rxDvf7k7VM9nQqmt+3PkjthyeTvvkOg8Z
NL+06kB3F9G7XQt2uCvuIcCxtSiuzr+TPAPO5RO5CetJyKJkCSAmiCF1RZ3w9qClkyHLayEG+W8x
gQfaFCAKPZ3tze8IF96TaaJFxn4RSQvrlon5wNxVMA4k61FzjJshZpjsBIiY2y5eFXIW0ojsKTpV
QW4jCck87/Bg2F+NfOce2MSh5ZxFEjNRk6xworDjGXSYy6uc4QNTeUpiO63mqwhnEWbrudTz2TMd
jbFwGiMyyIYDG9dfY1Rus+botdGpX8DIGTMO3ELgkHYoQiCNWvUzQgG3laPNHk84FByH311+uZ/9
Cg7D85YO7yAmi1WV1FJi3RsMOyu/aKFODr6I3IDndsJYEQ0ayUKXJKub1tfHD+oqWuX+1NroV94G
eRoPTibE9zHtw5/doCKeREiTUPEhtaOPVYBX1bdPEMrioCruSaX7wlX7Q/kA91duyOV/1ablb/yG
O74kQoWTIy/tITvanosDH6Zk+iOadYAHGVIJY74Huy5o2c5szXUY7MshrFLkY9H39CV/4R0nCnw3
BFncENI3Qe1gb7eDjSLjINSvl9/Ud5UxfXHmu9rqbPeLecUggLH6Zy7OSrzmOYSQ+qX3ncTaCfEA
1tiBACERoCRx3JFCYJ8SOO6wk5U06LvBgB2Lw7XAm1Dq4IrBkY3SCluMfI+ZGWmY5lnLA43YO20Z
pMb/HxVS59dN/SYOhUMUkgp3OrpwM9Y0oS3WUgVrSWwGky85z76DGiZj9pfpUZaoKobzPbRGNjBt
yh0MC+i/Zh0alpRbV1HG8Zl+B2s/6sS5kBsm9gtslKNzRMyCpXH9jY7qZ8sSUGpyOp7nHFGdb5Bj
jmLoNerF6b2DuraTzn9ZMCAFMDyWOb0p38iy+rTPo04CXopTo2+DJvRQhV/lI+3usH5QyC/+jDWc
yAF9ewr2WYylRU5TQiOulREtno9KIRy2/CtX5MhfNCq/gfT2R4gVIE6opxc9R2uTEHtSh8rFqaBW
rpU7/TDdy8vzqZb+oVroxEK8MjuixxyA28zPgIgsUWPoo7s6Ei0wjj4XxnSFWoipf5YWRdkDWDX5
fGc+NogEkrpU1mLO3eFQV/OcxkZ1K9Nkv2Mm1j2la4PYUniUoohokWkZ4nJOc+TFEHW9/fd3MBBg
0bNqRgyzkGmDrgPA/8e0OEY2VVnhN98uWj7WqGrW5I13beRhTQTbi+Euq095p0f/JwexpnTG5zoQ
PzhNUvfZQI5G3W77XCTtmvDEGUGDlryyLJ+ztfViVT/AAfAYIahDCE8d521i/8gI35BhX4d00hX7
rZmnwQ+SHtnKzKNB/PWDHrJN/aXkpsBmPb9RoD/lQh5pJ1iCRwNIRzR7cbMYQ6CHB4FEUCph1JHR
bra8+odr9Hw9kzZ3N9fCwCzgvtqtU7tfJ3PybMnEW3+G5484LTQsyhuU0YvVyvIwKEChhvdmr+o5
VXpSPm/MIhYwooWa1ITntp+p6gqlG1VHUgtO/zPn3TJIJ1FuTfXZsxnjUw6ue5cTvCfeZhNfWmFq
cm44xkUex1xB/LMsQjF0btcPpJd3m8yoTk5nrZPXQIN0683AjgmGeqh5gvJgPpuJ64AK2xR7E6PL
Nl4vZlUzhj1UDV5jGV6VZluAYd6U6Nl0jFMxanIgpnTH9W6eaVMg6066k0Qw+R5gB1FnHAVucKoY
Afh0W+dzgRFiaEZhNW2mlNPhkkz7VXgdku8muLtz5LlvuFzQE5v5UqJ4ACyM0Ag5TzXP0rfHdMQG
k04LmQK3ZdO9JBJQINlLmqwoYhHzg0iEmDj4Hvg+tROGFWsOlRav1rChELX5Ard1mqSLWjEwSOgV
eDSeoozHp+ii8/ottdwEy+86l2fTmqqPOK0IgtOr6wL41FPWQlwytzD00RTU5DDJV2wYd3zq8Vmj
jbKNp9y5fj+xFG+Ao8hIN99K4LFPXBImPAWSKuOi9DWR+uoFBXZKiGA4bjqi89dXyZVZKMtpn/yp
gTym+jdvqyHBrrTGFVpPmEMWILUSo1VoHhmzkxpd8DFGwK9vGmbQlgwItC+CQ+tpMilkPcHc1joG
ctyLDQwAPUq8LFpdnJ2YCElG4ZkLBV/R6Vj6yM5Tf2GWU9aQzUWkwik+RzUWZPOB9OgidgVltVC4
ICuGDkGuxmPPlhkNXS4YKY6Df3hMibqjC72AyePkRTIsGjG+pwcOyuMF/cDlkIlZpaSmgjxKsV5p
a8Wza3dHoJSi/R9JqR/S6IC6L6iJnzZ9/8ZXUZGWqwvY7uYf5DC95I1f0R+/YhsqFtxCeiVFa3W/
rf6H0lP/L+dUC19Ct/Ysom6opSXxlz7I35sorNHJc9PDHlIE3VQrZq8iVXf2A8gU+dvzYqsM4M9C
hlV8GQ0XNPRiM6W1JUzI9c41woAIkTOxurm2y5zNxGP2WvCmq8Lx07ey8tLbwqyOxPlGlZan1hix
CzNWLb/ffSApWafisi0+vwN7rhYHXm4sWE04osshSig+HhLvId7LvNuATnput0nQmuzXojfm08Yg
8GNhg0rNYlPykj4T2uht6KnnbRzCkRHpDijEws697YKSHOwBC24rW1Zg4JVBnLUCQiQaB9Olr81T
0hRZkqneUira5A0GLAUPQ+YKGKaSKxcQhix5kBVJTCxodNfPXBuBpzh1mMptDMYtOfILYfAhyCjq
KnAtfXT5js2LCOEOQi4HMg519BFzGzbfCkngg08dIAcxlct5aFTST8Ryb9KjpAldqgl7kviA6hXM
vBvUcJzD46RYE8ENiwdh7bKhuNeDXm6di18+jyeLIBwBx6FaOw/rmg/DbWKV/p49DvNaR8luwfIn
cLuKZZ2LJMLBS7KgKcHApb0t9h7l/qHlvfV10ZVrj+329QDN8OWSrcgPE2l1e8LPpbwHcsduqfS9
w+Nz8ZGX9p7AYZslxVykXcmaI/3hJH/OUIe2JFb3j/G8+x2aKly88E9Wt+/8Xtgy6/z5UZRFH7qU
fHd57sSynqNUUbn/HZKl5QWKMtWf08Bx+zoBbCO1D5Rec6t8+q7MSpKBol1xLbn1Ei9YuwDXy0W6
gmGbfrJ+QKwD9Qys1kDbGJikbjhyaL0XSqr16ebW4yPfzibZe5AcH593kI9mXUry+AQfcCfIScN1
4vAvEH5YUwSNncdiPpBNql5/LN8RjTPpPKC97IDIg2e5SMMU6UCBHblUy267Mq8vg1AD8GErJodF
yTbK7Rnmp6YeAiDCZVgp4V/vbALlyKVlg9CPBWtKmO/5o4wbpo9LMLJ9W63TYwyyoPlEUW0a1JPN
EuT46TkjObVlEVdKRoMttQiJsMtn1V74BSiLhaRgrTIXGSCDFPvr7AlrZvDn2RNApu0f3V1n2Hk/
Tr3lc3guKh9b8nNfMAqn45ZhbIG/CxYYCouSZEXWjFStTyA4aWnLq4mSEsJ32nfzMUoarrQbaWC1
/lPaGcxxTewZj77xZ1C3PzTZ+ec6TeTVL+ioSAHGmIzFJfUrP1visO50Bz9oiBsPuSpQEH6KPInp
XAd9ddCGD3oeuJo0ZmQOnN/FpsI+Mwyf1V9wX3wNXI4U7mJPgEfhvbLKonjIfUK/h3se4QeP8jS0
B58zOhhnIH1WbfBzRBaiVHk4Oe9mAJYFwrrx17mzBCUmlC+RAdrzPKRLTL28zjkJEVf5lCk0aprg
v7V+daHrxQPK0+NIgF0nNXqgd90oMxI7kJD172Wk+mUqmFLlY2f2FCNBd3bDbJaipyfWi60Tz9A1
ufV2uBo4ArBjWa9G/yqE8EIpiAov09gcJ0thYum4u6hwreu5bZFZ+TR3Zat2y51BqZXwpRwf370K
l+IfJSjzV5OA1nBYsRfIxx5NgcbQlRR04DDIwK2XcD9beqiFptY4Htqzrp53LKVjK5hFqpWbV++Y
vAkFeK/4rjnOQgnyNcXKjDFcu2Ex2/+VdgefOAiRyCnT+4z+n6BMZwIsoYgZJ1Ay1jzxRlxd88Wl
2DPRQ9pz11iBO7+Ye5tYnfFTSbMZIjVvrBi8xi5lQvHV60TLBfd6jUqlgXxnJtU9qLAEhpnAEXRC
Do2dZfcYmYFQjEW9Wc4SJGfcgbHfUZoVfgUMw9eVPxR8OkBX2YyDAUBadyNhP3iMWTpWZgsQDOWm
kWg0utqoZZiRQ2bzuyisy+aeoD7PvLe6sufiNH+uvoPQMPELsdYN4zCF3hC+eJTemI5tqlGFOEGq
Ic/GsQMezdEmQYl4S/owGJlfZPpeczn1m4eCySr608nbaMFAvNT0/P+uKDDr4BF/5KvlEYvFMN2o
39lHfqWiQpxeYEUPHNcFPLhuGVoees3T0KkNT2yHWqHWwZ+CVAXkuwF3ZMx9hEicKSOD+iSpXCiY
7ecuj5k7/yXoR3zlxScXSgd8jTFpov92HY8QN2gc4McfHlio24/FWVKAjptpKFd98b0Ha76e54lC
+qkj+4pDU5DARGgiH/eyQzQGhXIjj5fKHJ6NsymIdhOXNqCPBCFzgMPuHyuFLBuD2P8IAy6Dsm/p
dOCur0Vxxz5MR0yBCgIP0tCpqeec6n7/CPF8oML2uGBAcL+1N/AIEFtf7WltVQzHv5OYUWn8YrDT
wKlVnmoEuUVfE8fRLpxVWjVjDuOrZhvwYrJZDPx05pBAc4MJko+o1q+97xsJZMHZtbYMOq5pAOFV
2AwxgUsPzRh30bJ4cNGwhXdGN+f135TgrHdIG0I6Vvd0KZK5EbpaIuwyYayJS9z8jvei6f2JL1t5
N5Bem9gsXRViJAu5jP00H9YpmI4yBHTL9zP//Vpy8H6TQ/3aK3i+8TBp9rZC5PS9zgAXnktCe/qU
K+RKfTGRu2iUaLXarwEhnMcQCev+RJjUz4S3p93+xPZRzQPGqkmAzSjarpO20HWnDSPb6BTs1BFk
OZ0QDlDtvX4vUBskauk4Ymgyqpq6c1dpf5/8dDgj6ZTAfywWBthDNZSn47FXFDjN/1I7d1n1nMu0
gQJSOI6V92gK4ljgnpvcdqgV00MUy070P2Xituh8FPmbWFc39NCHTtOsTYOWqGQaHtAnBYN37DxX
ax5QnFc2SBRXlTV1NFxLd02eHaM/gPCniNrLo8Y2vCNnGX/fv9WU2p1KlK2CGQbMbG9NaCfQ4Ffu
SyVFJiZWo0c4oihNTK++rT4OCMa2vXTSU5dzFPyvU6nnM/PPCBuTmUbxSxeVLnymdtew5euXhjRN
8UqS5xhCj/71c14D/vTkRAD0WVNiIqSTxTAl7GqSJQ/Ip+AEj4xe0LaAdwuuGIz5AhaGvFqkBfaN
X0fY/FBDz5o14+Dc+y+6aAEr5ceg/ihNQ3WrjaTsuGWdMQ0g6kl1xchQCIMgTLFyYpO2b3/+5kwH
Yk7Z5ttgat5X+AptMYISvDuQcEUZUsVXTTIqLzGSdS0cWYm3MwE4GlFwDvGt79V4fbUyyD5vVIsW
w4funrchrm3jOdNWEDxTl69T44c9WJAHYTv3KvFxJ/SMNUFs5EBIk4lzm62bOPoTrqO7KCJhKHBr
aNoaNKM/lIiy2Bo9X6HQ2aMyP7yNp4aQK/whQ6GjomfmJF+uYkof1ac0YHsHWQ0W/ou3ysToA0oK
Pjhdl2pcuMLkPrkln7yy0UcQ1OG5HeWyt4/uezEB6bHLeudBDF1R6fUY4gJjIgzXcIn1qMMz0wCr
vs/mbX2ajl4GhN8Mgx+rq8ffhn8evv2lHtMu/Ju2tpkBN4ur1VMRvjHsql420Eoml1H2X3maupP8
QRMh7t01JFdAelbTeWtGMTlYNFkV26K7wqbP6X8Gmeo0vOkhBMghbcVQOvNwmhSfItvl4XG/fPDx
PqdEIYQ0OEH+rU5G7WooXjQ2n27PNJNkkZeLk7JffCFDCmMZkjVz2Ug53h9nKOBUb2+2BfeqdLyH
+iuoAGP3YfN2j8x5V0rfVX2CT/anRkBWU5pK0j415k5id63LgS1auP9n2U/fXqj7l+g25DWxOKAo
MKT4xn0j2Nny33/lGgkeMrCuKb5GLMOu6qr3pYPNnq8XJyz2nrbSPHtn8THPX8oSkMJ0+WznEI9r
4GadPKMgcB46eyRwqR19zwQbV1f4uvg8SM+LwATi+SYRVxAZTMxj1pXd5lGHxT+zIAF3TuIk5QRb
zWti/EmM1PBQhI2zTzt0tyOhNrk671oXJi0tjXjMnIiUMMRwgKjihw1e7svsmJxzG63jfxa0+kWk
M0Hqpe22dT+emE2TH4Ccchk4N2qOxAohedyEXfA0LXX6FiqUiEso4qzHNUiBereIRXje+WjBSrem
OAnCvt1kCtB9fV78wd2eQTew2MvsN247YvSZYViGxAgf1bImhgxHecWKdFN7TkwjpfVTScirbl7Z
j+5cQ6/Lga8ZcsASgKNBvhDR42XZoMtzwzPWWymRzpemLHRspHo7Dk7Y1yNA1jU/YJaaEjBgaDr5
pGGYw1R1klQzLEq13IWTxVEDnzWNDNL6TMUiT+kMb/82di0zuC9b3wEAVaPG9uRNBxDf8yqw936t
DWknpwEGVhVfGXNmm91Q8ouVFdihmOAYe/98XpQ+EjLGETHoS1HIaZVBHRcUXNV/kEVwnuozQtsX
FJkQFludwts6+0/Qu9Mw5WuKTBJi8Kj9H8HCG0IibxNN4f8ha5Lvm5C/bnHoPFU+QsdLe4P2VBIJ
Ol7YtDOgSBdS8Pzb+JtixbPlLFL7BvosvrxhLFyGAvy1O44317+bmODLFerI+PGoJTVzdl+Wn1Zb
FBt51dHJs9o6tzX+1kCgpfdrvnLgIlaP6n8CVRg5DP9Sst+a3YdF0p4GN8uCV+G5RMk1XIcshoL6
PdWSScz3tOeQ4JRWg0lAkiDJw0+jCPEp8B6313dooLOk+h5XKbymfQl9gI4bemHlMD/MAE/3C6PH
6KeCrZDIq9JV82mK1XjPsFnInYPW918xKabtGaadcR54X+cDCUwTcBo9XLe4AKdi3gIp4olVhfS0
BVjmLvpPvvVr5g9TXuizmwnWXorcnKzn6h0VsL6NZysNP7fN3LaTdkQhPoXsP9jPuAHpQQIAp+sg
yFEYUv3j2wQ7DDMYaVMKbi6Zn309Oiua0gDNYVnFy3FIRPH2dW5mLZDP51GTHwHnBvXhODRD1p1m
/3+RWn0kcOHW+LkDUnJ9w7Cvu9mW7CTXXl52Cu/q58qNlDpamKPv/4rkOxSjrW3k6LtpjkVxldC9
/B1TMxxxnKO88WQMZ9+KkpB8j+7jWahy746oTBLvdtQLv4tfOWb+oyMtIw+JZpXyBQiZtgiNahTk
i6GcXJ/ahJThsNb7lR+w3RzUkGG5yhLTScKU/guBUnj7SJxmsbibvzgXTrbhj+jsU3PzxVX8K5dR
hCIw1hy2c0B8Qon6QcLUUw479Rmmzlv8wHHusdqGZ9HP1JTcrLHnYXwaulkCSETTN2R5lZW0YBIK
ann76OOeVTVNV2lz7fiUDPlazO6LkBpMUg/AXupsBZlgBZeLXVy0hpvQCWq2S2Xl7mycJ7Vxsa2i
Esa0BqdAzV5pxsUonFfuG+3CnUp1AVthP5jpE1NKzvTUMxBYZY7oJdCNgNr7MEounmHjBBH9kYMP
FV72UJNo5y2CD7K3PYz+e+0bB9BrUgwwryVe/BxspShG4eQxWohUXJYw9tE180wakZaBzvOZY+Tv
danR1x1hIxs2+U3Ma11H1lslogc42/PK9IgqrK04SR4dfAy/YuubqY6o4Nv/d8KIfLTl3rIfPm3s
g6W4hFptuykDvV+eKRjKr8HQyNL+5PxdLfACWrDWzya1FoqyW53NS6CWztvJMT5ZyeV/Ncok7X8w
RCobi8BALuDQ/QqUXkWxdZ8IFrWdaNAp3EhxvbxKuR5FGhPJ5s/6HO6PzooyknOkneWVkhpuz83n
ZKwzfuHrrmfchYd5U2IZuL+jPadu2ndOZPr4ZA5v9oF0G1TsIBMkk6cAooJxoLI+MtULXSiNP/dT
1Br3wlQwmL/XmPO0m58yUIQspT0oL2fanykBBc2vJd1+Pyf85zQlZz0ojpGyhDux1i8elyAfahqy
EeRqaSTiddErtl8IeJsrO+R8axMOFW4cecP8nw1+IajuCS4KNq6p5ke5s3A3Y/F2OzOGefo8+B+t
qTLOz9me1dCFovAFJXfcwxpbX5i1VknzD9OpLXt9Tt2c8cWrbTEpisHGxheXzbhMyeqXaymywxbU
/kKQkJMWh3dWRZZ/+hwV9kqOcgu8ZG3wgjTNOcDeetX7nQU7Z4FhM8kg+aRsneDOrwAf1M7pIV63
EJzH1wSvJ23e130gnwVY4dbtlcMSGQwotUszZxSXJSN9xMh86NSQbGScj4E/QA5gL53gGhnTESh7
eDjLhEl4Bk+i7CZvEZqSSQp7CtA8OFovRGqfU7kFmIdXOSqP7w+7bVcKhu93VniN4hsEnE5smfoo
lflJUqMAo5YpqnNiz72StBdc9LpK42MVf+6qsnjJHQ8F54h47byKgFcNwNbFQ5I5VVGIMABO9Ndn
GuPPj2K3C/anwuNpNM5JnyW6O5g76ZQ3TrSyi0FZYfHQ+A/B+Ext1crr3J1cLhJQ/jsOMKYM9X6m
LnMF6sh0SqwLloJXMWTzv1W5cRU+1/TeyPHi/epZL/2bKdeUwC3MiPCGGDQ/lbtyGOI+ni7xCiNE
bMnO2Fgpw1iKFpXgQU4gvJBxGVh2YTjXxrtBKGix7k412s1LC/j6JxLHz7kuI5iErGD2S+4TjFJi
tD3mYKNaujAW0Hte4DN5zJ5SlN3qBQrroG7A38xfX0tQ2jc9hAtalWmhC3H0y1CM5P6yP9CU/gfm
yu7Vyny1xKfgylFd0rwZxpb9DTS3gQ6SgESbfjYyk/3NE3QfgkY0jsGMFq0N0gY0RnFWSslEhPly
feC1U/oLzr5+VhLKZSoUu5pfLTt8E933ASHzYESIPfdCZyIpnB4pnkQTnFCPOysAFUN+WljvLVZg
cov5Jt1Z8PM2KGDBTUHzN2MZOQJkepPXh3YMGMobSQL/wK7VjzZxMRI0BdB7J7l4IhyPHm1IVCgM
OEQz4yFFG/aGJ5yVG4q991Gbuiub0tO434ktcf368k0LYrv9AqaY6Wd40nNj2HIEtR2xSplo1cLW
GlVrd039I9mlC5pqq6RlDuOoAQNv9iZGD9j14a1mIpb16XCddm8DlmHCxi0AYk9BGN19j2qYCFIk
RGK+Yt/JjQtZ9I5OsrBKmOrIeckWAX3J0ORj5tfCTTIZVGWqMa3k1AxpXFeZaVshAoK3yimmG4u2
AOhuEQ9e5/PXNq4wJZxvzvhMn0l98gBf8kbD1thMww6VPcT8fv2tZr/LkfmYP8N8LJmiq602cu2m
/gNPx1vyLyyYGAY73n9/+i5MFJQsVab/Winog3+io7jLhqz63pqHQZJQhELhqgPMWcwDp2pogDCl
DKU4EI0VxKtH+xa2wWwj6fFOOnZeMbQCYFNRwLZeq22g9MqnH3KjtJYRsDEzpWH/EA8yj8TOWVug
COzSjOGY50X/fhJQ9BAvFCdDhxbtqsOyEiQDu4FzC6wOEdB/EK87gcfbbB32/WA9nF8yIAwftu1M
xq4IF/6WxyqM7J6qoQlMpKML/ZUp5SW6YmPhnEJ3ij5BJbw5yWNu3Zx7ew10cjQXQuJPipgl/cHc
dZ4gJdgHjJhYbppRwjI9+eCgp+JwuueGaB0Aol03PuD3WFOEgTSP6P3Wr0t2U6GsTynlu3qToYki
Y5RI5qtRiYx+HqP4yOW2WU/ElwG2kxXgIVbV4sMOPby6v82JkChS7Vq6k51vf7e1NcQ0GHZ+h7pQ
fCZ3Sd1/YhtHybLEBo634DwBqkOVnAaE1HgfdCWCGs3HXcchHMjYWbGOpg/8KIQpW2sx15O9cpcq
uvg0ScxfsAKUH6dO0ltyeHBSvlCFOk7fHvCyHhwoJYz6H/CsEmzn2m41KvrFS+NFA4n6wb+EpjmV
wUH57C+H85Xzx2vY+MCfG1ZNImgY0fuwVETIr7vcIk9L3/XVG004CE3mzv47R2SpGbJ4wd28apws
y75wYYyf1Qnpshnh/Ibd3NmFiYvzEC75XEM95o3jrFCL+AkLU5cuw3vqYYlybrIWlMyuZpvzV/L9
ANsyfYfYdatSeCug6tsHbWW3HcphA2JCb5zDFKxQp2gw7HS7El7Ep7Al7lMYT0xAPmN6vg/Q+f7R
6QUuJJFbuxIBMRnafjW0mI91u8a7pTG18+/tmBjhMUpAl+E9C+RelOZcILaZFKuPgA5aBaiF8Cog
+xbyijSADsVhubGayDTPAczjtcP0dkBexxVB9A6+YyH5KfulX60W9wqqibjgk+bZVXl886g2tigN
R2t+mmSrJ/nSS7cc+ChABooJ6ZOWdw7VuQMIIOE/n9bvqM7+CsieHSCecgx5WVAmkIORyyQ7xOBG
VGSTBTab+fPZ+uFKcJj+uriE5LlFX7CO+jkuHrxD6dvHMijIeLd4IWlGGRFVJkS7C10RqEYLOuVe
7H+UseQegcUo1YLnxhfOWqWmfJkOlR4qlZY9LOFcS+kCDTI+yqRTEYfJ40b7CFz/njqrvtFUOcdo
mYKFefVdyFyIY0d80p9tgFFOF+LDysX+U2VVWj6UtwYgzdG72cwIFQaJzSMdiRdO1e/6RFSNxrpp
WcZP5vWfN3A+fki0RJP9I/M7xlGmI4qtPIIE8ciA0g7W+4B17WRBGfy/xAYUQHzbom+skPA5R5Ej
YSnoNLbJPkHg03Lo7K3NZfwemr9a1+NUWYdOZKeALlLWJKbdWjA1fFhLwB+lP8aghRhMZ/McUZRw
j+glBw3ZpSFzaIUbtnH+LMXi+2STfAcQoNa6IVaWElPVzjiew7Uuwe1R6Q8yRlbFGGCYRBe3+dvC
0ZepPyZ3Bg+sEG3Tdr5iIcqB820s+elJ8X6TB/dcvZ1dRQMhtN1RTGMHqrlAoI0BMZ8swvkRBWoB
pa1FnlDbipn2zJdNln1DUZnOerq+Vn8krad8Tb2PCkbjTZK8V+8vs0y3S+qkzUUyNwhuvmkpU2Zg
8Zq7nswCy/lWTF+//2v+74YEAzcV79RfUKA9Kfu1zBJ9LKifk4C/EontYcroePN/lyz/OYELxB24
4LL5F+f1LnG666BtXAyLW1d49Xhja6gF2xo6xIxJvQDga2jhcAzF/nzyFJ5rN61orchZuJG/Vscy
46GNbnX/68uxisjxi+Y3hX6qVZ6Ul2L+ou5RoYaHDvyTKMn7o8LgwLIcPmQCR6QfyhrvndViwmJ7
Cdy3pM6QUokHwVpt9IlPoRWI9NJwyzO80YKANVFmCWPeoelmQxzLZ5g5XHDIi4U5bU+v3+2dvUjT
jen62cyvRtexS7yJCfe/sDDZewEwCBoMSzp+qJC9V62ZpYPTfC3sOYp1ZBFP4SjF1nv/nte3SxnO
81xaLJal9ihQAuvAOIb3i2cY2ws+r0pjbKWf/+16tKU3dXsS8gcn1LLOI9WuVhm/3I3ufzJd7uxf
FNQbzMNw7lSl5LLxTkuR16B8xbBI/396Zsw4zY1ipDTbMJALZijWnpMnRRvWjyVcUU34+jWXE8o1
ygyY3vUvz/wiQgXYvOgIi2L2GHw3KPy2kDy5l36v8u6HNM5k6JRH0OYFb182bSclX0oLT4pdL2Qc
nU9Kjfz/txz59eaReFudu6r2gHbPuo+tR2joSYVumTAfab7LRpg+xuWvEKf8zkAeD0tf9VdyEm/M
8Oniy4cltLgH/cP4lkbIDvNvfZzjXovMYnH1uzYNh9sHinmbBy4tKkC0scxgSaWVr8rVbFR9xi9M
4ihDPilXDSHTrEh/IJkqf7qLEvd9wuSpFyiyzZbiQT7WS4iig4fNvczk3bU6mHPCVG0kEDTvOq5Q
RCF7QFd8vijLHtLGbw7XR310t1e+su69irxzlxmZTWaH41pMfxApE7ihctx3fWdUW6VS8pPn7QNx
pV8YI7BTeWd0vpAGOcLG3cTHQ6sAKeOjb98A6QjyiHraDdLxqt268lP32BL9bffZa/lwbmKeItbf
qENQKyXIGtr9Zofa2UdiSicLdrrlnE4T9AU84as5PRLL8gvk6q43J3o3xm4Nnt+TSR0rJSI7c6FL
TjK8GIX4yX//LNi5CVTiMWtGTc1E1AToC9aa8r0X4Tz2FG9whIdD1qUi6Z11myQ0qmgzUw3Wl87v
YTfMSxGjXW7/wnMmxDOdS1pHpfcjaj2aY3BamPpFwfWuxw4veN0g/QaPinXSxaMh6qt9fjl9dnvD
npKlsntTpkb1m1b6fbJK7lo1MjY2l8Te3L8KOsTYfAy1eVVdi1xBTNVDfI3Gg3lYLTrCU97Xawv7
w4xSW2EXhQVeMN204Lxb/tYetXKBdTle0yX0F2Nv0BsD+HHwewWge9wI9bCv4FNhagMtZckRGPPA
Rs0AAUgSvAOnmEs5HMUcs29HEFUgare5nGpa+EdWznBmHQX+KLT0XjGrovJyFxhayo2aZnlgcRnx
VQVmmfoVpz7u9d6qDaXRWL/k5cD79XlZxYsrmU0V8ynFDGdvmD8GyhoSHBKMpeesxI6cZX7+BY6h
qPba5Y7CxtHA7eaXmmOZ+Y4oLe+UYjH6Xs/deY/+6hq1ZnK1q7bTMzPAArEBEZCr822TckyHlvi+
/+v3LAAbIWJQChx/AcRV0wkz8Pwb8NBWoiU1I+ed2IG51cll5ksZWLD8QwRqYZaxs/EvYdIdoTH8
KVFiRmzxd4JnFAj1nqH/yzsIxYM29ysUrZnaUTAyYI0yvvyM19Fe84RGv9HZEg1BCphquqHbunda
q0xJq5rV3LRIOlE5QMkIlD3j5YnNETsO+CMKhlTF4fNKkIv+GpCzKfm+ahiavElDOw3fot5Dwsmu
1y32s88yweylIYsw2YhwXkLf/nwXx5kwv7IF+9TABJsjQPTsuQqhtU0+eR196f8jkzimKSU5hI0v
czDPZtnOhMuYoeG2M6Qn+AkIWZu8N0VXPmH0q8G0dBk60IJKUGajlkyUCBz9vAbXOrfeNBbefK6c
8MyEYDFvVa7rzy12pH+0uXzCx6Ws4Q6Y+NDzcbzhbWGJHSXduDjOMHYlC70BIxYfdI70P71yRHGd
UmD/qhqdHgLnEV/bY37KqT27Pf+d6Kj23IAc96pTqiFUO3zqZ+f56oFSGajNPVJGN2MMh0q+lP20
tPhYqa/773WqNADJP51A9sibb4u8yKV5QvyZu7BXCuIFPK5bkYH158Hrx9H9N5E1lb67n1KdQwTF
ZmJfF5gHlKK7tG0h7AGNAKtzuiC0vcLo1n0+RTmsEp6kz6xq2PHYRfbA7EmXarPTC7fF9NBCpwuz
loWs7iSD27IFcs3rmtk0ghS4KlhpTf3V4glk58HnzRrNvz4clAsQtC5jjpYVKq+RC28WoD6xOrhC
Mr2ux5SIGLy/HsBaMJ/EYpxTgt2qTYhhHqWBroEothiVg02uL4JLha2PnVDrAPCTDYeA1fwdgrEX
8zkRlUlpwV6rO3I8eZmFE1f2n6pSXFhUd0GTmXIYXT1L6JdkqY+VGtH0E4jrUf7kZIJA70irvWAr
F8TEgUyZScs0fFEIJ9aYVFmOEO9/hfMJ7B6iDpYDNoxAJhH23bUqpg+892mdEVLYQAalvH5DDSDS
hsD72rrmm9pa0oZY3/rzYInQlwZDkwgPybdxtCJyuKX8za6p6uKgLxCZJD/YHQOq2Pv1MHBjFFCt
yC3TjuE10+IrhQX7KdfRxQZA9OqhFT2PSbDpd0Dcb5x+9dU+HAVXbisj6aDJ83TIAUtmlyLlXgps
BytEqoDQw+g8BZiBWWIK0iYKcK46wL3OL9P5md1HyBbRgkagYE6i/cej3cotvgDNwF5LvsBIH5km
90Aef5VoD/D1mPfm2+svC0Nka+TM+lHRCF3q1FGtcGbI38aLINP2FykguSxmrzzA+uSuO9/8KWgM
1f3jT+a3+mDCUI0/GGmhCasA5nbNqKXx2KcIoAmiI+uAI9Z+dLCZ8ty5uPtqSPYXPSfhRaJCfHpb
he4FqxRjt2EmIZy9JtA6PdHJfust3We19ktFiY59L0K4vWGRNw3/P4tJNAQRerM9Hj1iymIh7sMS
xwLyw5E/dDTHhE2h5wVheBFMiQjC9P7zEe9QG/sShXRf9XvC+sE4mvPZWbB5ZTzbaB6fAbEPJneQ
CxbmS+eCd5VCotoHFMASnY3P4x/wJAuUMrcTPWq7edUxb+Zl8IMiNe8vzhjh882A1oGfJ0wB2rx6
GK4+zCA5rH0S2STSc7fhWaWhiOAohaxMMFqvKdRrHo8nStsNFgBaImh0ohLxVNmYuT5840IO7rYe
bS1LD218jZuwm/wQDorgPy/64wBfAkrX3TFAqDuk8FqM/ZgYolTfvQaKqbXxfpbPXWovo3PpnpMy
o7pCOLLDVP4VUTrD57Kv0OtnLN1debMul2Csrjg9NNvW2T1oWsCJUjlGiMxO8KU7Hcccmyeck0ms
+sucA54BoGLJuXh5uBUwTh2QBXNDpZ+9KhL5MwcFMK2Wl8mVd4CSgkXRfPlZHzxpHOsGv89nB6p0
Nb9uum4lSMjTJ7VMRA33WmsOaIL10y46WZSxpeu78dZGRc4HSNTpmg7BbMse6auJ+T9e8+9sWutz
QTR/do1LMhnfsGmNpd9VyoOhuYwKVdbrEU9gABOdTJhFOXJnMv90SqI9S+B1GFpaHFa0MCPIASDj
qEMN3UxNUkUzsRoENQ3gQ6B5geiZNVtDXs3nwYnJe4scVIImi3NkfYD9YNxd/BULKHS5EfBUvPvp
RWAIbJEqOvjP9MpuwMGQ1jDM+F2rs3v+2NluTVBD0eSi66US77RAFGNNukVA51PiF6Q2y8/JSY6R
8RSoo5Om9ZwtucDxzEzDdk6cepV2rhssyPq70gqECWc/DgmOX0Y9oFLzK5wp1VQPSbB/JIRYF12d
L1QIznc/5jLNcoc09QUTKdqWhm4v49XZiM1kvzRCrFU13WcZ1UWNn75GPjk6sXQPH0i615LuNzTJ
c3uAk9xTp1h3XFg88SHgTirm9WbQd3QU/XNs01HV/adqkCr/7/RV4SZIwqKHKxV5hhTs12sS9+XZ
hz+tHN9Sp+KvwSZwbQbdGlJYCFOwSgcDC4q8hoS8Bb/U4GiVMTD1vIBB8j25ZQYQ4PeoOxSg/Y8p
UTAcAmjHtDvOlCoTQptwQAvk2bBnRaxeh2MXyCS3H9ioVsDpKTGZZYXRu1IHRtLHpLx3lNf0hYxi
NM2LXTCwidPG6+LVrLI9axx1OeiNK/x6ewRzuLNJfXIQ4jZreF39/gUcwALsCNbybxOFfYOrZggO
liFbAI0Rwwb2vus33EkbOS2+rnBO1MAWEZJsf3Xzc7Z3Q1IpWfWNdusfkltxyeMKcO2b3kmidCVC
aDDNBPWyv5+awPZ97B/7NTsd7gTrOC3kM8q0N7+K+V1frKGaJSbb4wJa0LEMvV1Q/DFP5JMmGrSU
LVLXL2ZpHKaiw/UFM9rbJwro/10F7QzbgJYcabR1VaseieESIbNiPLRUmHDmSS02+t+rAqsO9c8+
gWsP0IPBYawAED1sovqD4ilbVNI45iDgOU5n4/kw2wRTYt/tExAE9Olz4ktATB+Hp+/UZKzgs8CX
NB8NVki6VLlb5ZnhJXuGn4OCkhf9W20pI1EhdxNmh/hFLRXYyhiAbzymSJvU4IAoK91jxvgtCo4m
0Ohnz5EkjJYB9BghV+TN+QKvqZQ7oyQ5HGqx1Hiq5azUM6dLjjEWf7uoz8LxwereIN2hdSYIczNM
IolZy9+rXbgLfWWK8jlDImDcDilgVD6zn5CdH7eXFEackLwv/FVhikqYsirCbVRbOD2HdjqJ64bv
YNSnXxl5n6tJvwZ4IhsWyILSE14xu19uh2J5OCkufotrzZ6U3maFapFAn3Oi2RPinHHbJQrqvs0x
QyjMknFU9RxqAdEYIb/pRXuMBa7L7y08btGNYEw2pLUFRXLkSyoIOSvTgt02inkCZQT8RhxPBai/
JFrS2qvby2OfGlSn6Uzqxi025DvGRP8UtPmNgqrPPWzbyjxq5U6BbWJROv3sX2YS5usjJDZ0VSfh
Z0RqNTwRvcSN2+zBAgVCRb0LKcFHs+7tShb/PTans7ImRZ6XbeVax+b9mdZ9vwoh0eWnoWTsig8R
HhCPBy3/kCe4+r3wQ44dIxmlWy+DnJCRlFHCX1jRyC4BS7hPCzynlMPhUnZHb8/VaUgb0I1s6Z57
HO6eVKj6DtGhMZanfloUYAeesLnFgcRcGT6bo18K+caN+5kaIWcGeFVYlxePqiLFxja0sKjZ1c4K
yiIX9oa2FNGrVfWlu69m1N+t1SXLZTlqiJmrlZoYbAtKP36h6pBv9r6DSYjnRDtLPRMRi8Q/Z/h1
w+tnO/knigCvAGvHb4yAKU7hE9f9Vsg58IXp97qrNWmGQTh3vdO/o6zAuh317ZWtKZUYM4GqtQBb
w+xHLlvoAlZnHt7LOkNCvXXyXEPpEuUaQ+GWhyZFjqxxsMZoZTxUtcZuJjYWfB69T7eb2qrYoCSe
K0Ig9GjzGeGYqyBVMyc6JYNqRRayWNPp5StGXIgGw5uAo6zQ1D32OvRx38t65pPs7ZCXY0IyEe/1
FHwQiLfJJmnWx6ZamOJtSllOgY+Mw/Bcmu0upTyL73UHMbC9lBBuJoZcWRNdGF/rT3GY6VRFfPOR
CvWRin4FHIXnfzsjsKUIAhINpBQVEzoTKxgJoMEA1bjZfUoCm4bnMi9xaT15mlY10FVCUYPnIfLE
yC4MvmKrXY1/hUp/b1x70sNefnneRF6yRO0DtZdfr23j2TFdpMHqbT9zqcV2GwDs7DQ//jO7OsyM
M5nn+dXHVm/gPRzQzzRtzc021UOkAvGMlr+lMc6a5kQkkTRkWlbVhGT9vP3ggU/1yuIAbivODmCp
K2vKxKYMckLG7AdRKkKXODCQbQ35k3yk/KpYpcWG7f9MQ48vd8onQebzztr9CfQ198jN3RZaC0mS
eX3uXX9oIXcveAmcfjbKwnY7FOYOYOanDg/FGHjbzN/zxABjYVvnc3PH181oo/qgqqssdWPit5UK
oDgX8nGwTN+LsC553gBI2LOjFMNXALx9NXjdf0GFLwAhR+e87xSlsZkUK1V2C+usZANl6J1Gs+WG
1zVxJZmRJOCfFr6HdJi+5YDcpcZCNQUYcbyPRmrCcIHbgYFrWy8k6gsN4e8LMBxdagdHqFe3TiA9
ARnsNa2b3xWy7VBslodWk9F8uD5+N0vRKrhZZdxbtsWE45BJfiCozrgc1Hurs6gQP2PIt6gTR58P
pmef7aL+Su0BpfHDxjYJzmXKkghWZcTZOT7OX82Bl+IVZi7pnQKqIl5EsI6arXjRpmYOUKqOZ+FG
0wqmUQ5mKOvBo0a8V10/owb0z3dO+SI6fSgjQBrGtpfOkCe5aaboG2pftCaZxu3zAxzJ8LfjS6/x
ZBrUrR78yyo0By4YSdfhc4Ef3KBsIWE87Xy247ttnWb7PQgNinlAQWkR1vI19upriJI8w6/wnqu8
vdlWJSKtrl7FR472myH+4PWgsMexZMKf5kHrSWeuvuDg2Q3ykea8/kSMCQ2Q/dydKRGjehPwmITm
cy379K9kPVqhVfpp0eG7DrWdg3AUjtm4rb9ueomzDheN3oj6gRdfem+n59tjiYRBV8iphOaMUGbJ
P5oGac6SqPxmCa18XGwppdwb2n03i3X/iZdZcfKg82wEmuY29XzoqXnoUhJ3LVHvelJwsGQ3pAvp
57StcnNzjR4avGnJZ7g/qH4O/A4fbbBocpFsKmxecfvJUVDgSp0LJx7zCvLgw/CwkgJuTgdcxR63
sPxeliRYkjbEekxmH7JNL7v4vU86hc1iRVBaWf3j7PuGafex4SpZIYxHp+IfpDhpkdZVGhtVH9m6
EyxmEZj9egNP/cAoWQl+1mTenEOj+gN1pfbvyhtoAr7HBTll5EeohWpEz7H8YSqRb4azwD1S+oYC
lPCKagDvRKwaHRMGrAvPY0GU6ya7mPiqjTwUOMV0GiPMpYp8kB95E6TXr8ALv4ZSWJ/qfT4nb3wa
YA7k0DgO6v5i3P03wayWS9BevR2t+eawf+0SycK3kLcO+5+52QHYo6LU0Zb1nANxgoYfIgNyOy+b
ojBjASySx42XiBLPm/BeGf3hrMVWm8tL+4w/1C+c4M4pVlN1Z1mcTuLDbX9lyNXLfz9yS/jENHt1
K+4YWLc8d47217zWFumC5id63L2X75wUFYfu9ofoGfWgL+bN+ycy9rYpLhKDurJViIopd3Q1Fu87
HP32Wscq01fLDWq7enqMQevm+/EbLAxa5ytrKU/CRSteuNXkeqSbsA2B0UvrNbtLmiq0ftGLWD5p
Wu7hclvR4vgReIvFARshZXB2IZkijIEaoAchiCXl4HVwEpHuGs6k8rBauE0sm3YLS1xTRuSB7vEp
+hcrJ+vLV9zrnS35a9wqPYNWkK128J0XKwpQJtY2o7UILjcaEvknJ8de7LfCH5r2M+HvI/+QHj98
llFZbnFk4dnMcJOZYNJSOa2y4C/MXVTvl7TpYkICbhiIiQ5SZ/2VaSMGNp9phm4chPp75/w3rssx
msiYVtgmzHpQIG3i7zbj3ZLDcYu6TjHG9Sn3v9MlWUcI+YvVFqARYOSpi9u0HPBlb1U0S/7FzkzA
GWdmOp6wwKe4WeDiYbf/F7XCgRdYSNUpqmgoC32t4khBPMqwOA7n2O/qUTuYxQ5j1bsRnQg3ftGA
2c0hAGsZIPEda+fgM7BSyCwgLJOT9tuZ0x9J26O3UsL+6MKJVOQm8CGwVMsvl2rX0PDGy6CNkZT0
ePkzDMSSbNkZG9Ikk1XRwkMJFXAvf+CyGNA2q/+1tZHNAYyO1xSY617JZNiIzZx/OVCEmfRFLhI7
8WeBld8GufdtpJue+BalbNNHO++Qi2R8QrFIc3MO8JBFemv0SnVrKdgsVPGAAEOBinorzzB6f28s
xDh6Uchv5coHOCc14degW9JmPl/VvSPVf8fkPZkR0M4TBg7uTIxJeg46yNGkyNLY/tI+TZ7kybaM
nQuIzoPeDamV3PLItP2fSEi1Dp05LKzQF3Cj7eAypVV3Bh6trFKUNUdOcEAlgdVv/Q8WqLEmi+Yy
G6jFu1P/J2V/qWAOuD//o4uJjcv0ClibZ1PK/DbHToH1o6Gj8nrU6oyMu7MH1WMEKCRtB4kEQEww
tjfSMgH13tonV8NRzZu6Ag+3wk89xR/sEcLtqT3JfrmLWf9tJ6CINgom1kodgmwLMVC6pDrGUZ3O
7EcDPTCC/aMYdNpXyAq4j+SnCNqo7ZtXds+WYQOq/vORObuHswJyrLzZgRxhZowN5I5eiK1rUGZS
CYuNCKGomqfTneMEeIrgMqpb2OXIpw6d8PvcQhl/5eK+1cRZkRijxc8rw0KCCPQCG5e5quULzZWa
IQH0KpN/tVOl2PtbBZ9fsyUo1AW+5mlp7qOLP4QQm8XiZFIbIxrGp0eZqvwJD6n+yK70kWR3zBmJ
MEIK7EvsGGQzAg8flORmYSrgzjukstvr93lorkRHAMd/pMSQz3t8/0ZLLE/+AmNFvB2lOEP4mTIq
BNLfNb4fEXR89lRw/YCH1qcc5BMFjADHYPHaOaBGoVPsuXCq6KESANUrTsy8VB/3PiOJady7ZJwc
rpF6sRZ16ZlzwMGKLFH1BWH4zyY6TWfMlpHixARliJZ5H1okp+lmBieSvzH9GUE7qhVqVA/p711Q
q63ivlRlwQTZ1TIwrGacXRnOK6YTXlLWqvc/dqaNYbAnt1qtxu1i8VZCgyMYEQ0045hgBq4yaEVm
R8S+PWlM+yrPvAjHDdy2of+PBwxK2TmoKfV2vbY4PTaMsqpNZXvDBWhuO9xUjsFPph/SmUIRQRqm
xd9hwFAUTqMUM5//2IjOpKDD2NDAgyxIP4LZLS+jCkHPNYVeGUYIzHW6zGH37RfpOgbo0f60oF7u
D44UztCJtkXMl/gP4wiAUBMqycy2qCyMApwCN/c+WY1IPSZY5nVOm2+eZXYc23pR2IqPLMUgKK3D
bkDZmi6+53bil4Vd+xm77VndhDHnnwNLdrurFMEfXQTRFiNCBKHoRm8ZJfwExvUmPKwzVC7wRLGw
tETMC9ezvIwHaJmQTeNHSQ7R7euplLmvzIjqKr+JQdHFepcmyhMtAKZ4pmpQUv4PIjwYZfoSspGd
0zsl9Hu3FDM86tkt2xPKN+MSALKIhJx4HFd7fAecf/TMz1gw6wp5zo5wqqyibQ7KeEAzWT2f0+l3
fh9rjcPDa/JIxHaft0bE4S+lf4YOu/yQ8nSi/5hKkjEg/RPBzjE7JdYnjEJzwaKJWx+XmuoSF/kX
F11WtF20zqz6DFzqX1BpEZiPNSgCSa8+kohAnrxo3mBxaoTjSaABhDUTe1KmM9Bg0BdlucFfmKy9
aRs9AWCjUEOKqG7/w+uTURP1MhD0KbkJrCeIxubNKmLv2Mf17GihmFzx8RTP1hGhFKtnyVDsf9e3
7VlwFcieGJ0EsihKCHFh0gXOUeOyoZvIPKVonX6iKMFmxdAqdnDZzk6tH86xklS4C3a9tTYKyGcG
6988/HZ0Y+znwKr3TdtcWfosrSlMVInad3HBuSZSyvS/8Un81+ZuL6H6YG90o3rXbQTL2nM8e96R
ju0A3AVBbZ7wceK7KWCJTjA2JxhxJXMtXYr3cnQFIYh4hNTx8Sye0W2osqpOyaZwqNR0j4Nc+v1i
KYSP/1GWavS7mVHm8qiSTB0d2dUs1YcaOS9CAo39ditNjRTeAudzW/oHJMHUT5po7DzSY11f6qza
X08Nb9ETPB6vWCJw1VVumFZv2Cu772U+2UNYmVoUxpfDcv7aGyIMtk1fg6L7A4jyE4SSbyhM+eWN
729mVXw/zyhE9JaCa1V179ABquPtHMihy4zFS+h42ehxzLfmiVRTFCB0UP/s2Cq6zCQrs8BP0q0u
nmYUCiMbmOTPYeFRPX+mtWIfWlwyTGLZD3LvoEMRIbmi8c+ORLR4cHpuHwyQS8InbrCL+lJWVtR7
zYKS9IDuS/JCYI5zZVqClMRzYtlz+8QW7Rxhgoy0Ek0+BGLmAwN8HJVvEgtPlgFQVKSSMcmQQYWq
mj1aLNQsA/RnOqeMVH8OG1nO6m6ADt0jTzSZHHWqlavUTGT6UVtxVJii+d79cuAKKzpIMYi3jYSF
HjKsNvN6R6xRhp0mBYtfyC0wb0Ukprg+Z7Ubg0tnsyCm33oXdN9p1B1N99COqV+6O7OUlm73zy4J
kwgNNcLmLUyBNTZIDBJteIobRxlQOghXOugDkxTLy/jAH7rNKrjwq4yQi0772lxz1gxoWnHeFzkE
8ciydCJOk1C8QOEHS+sjaT7MXXqvkOF/hxz+qk4KZR0EWshMauSJYbo34mZFBJ0ebjB7el4USMv/
SUyPOYpm6otlyg8W/B9Iv0/t0DA28SQal02wISGc6bu549wfKavhb1S1iiWheIowR+iKkTHdnaj9
S3ro2oCLJ2d2jUyxK6Pk7X5sCsc0lShvxslmPodGSF2qyNvI62RkC5xrtUuu4/DGqNIzAPBS0YrD
m/fVfTO5xAVhudZ8FmsqRl/AfRft/iSPObOh9dx9jSJVMRtutwLLhwcqErkqzVGAuT9he4MIp/wz
pq1Vk/TfokyCePIDpLvA1XSY7PCICScPIl3zqGsUrQDo+6XFCFZaFCEtwioVP+vfYqasoz6jrzUN
R0FLKT/C4vS6YxGF6EC//SaDHf/fEvqYvawbn7CiDAs+2+n1lNY/CqMAdmLFIZ4zqLmabBFrQXkB
qjg6pT+5QTXTSKB5dPRk0pcQISFdyjDrmkCpd90GJHYz74DFxly+nE+LYCk3RcWcIg4WcmbZmEjg
KeuGylTnjJljVUoYtkq4JX9S4drYsCtt4a6qB2GBFJyuNvD0IryK2AhQrUF7LtkTyUGsWrAH1CCe
TW6gHk+4a3L2SvEbjXNH5wSYmjfCS/kLQwCOuZTJt9KBWucsB1c9+QTbvQptzOrT9cllFrdSABR/
X/bS3UB4qv+tpIZ5NmASPsdnxZd5mV8JHDB4GREyk/Z3PioFCEH1UXfniYSxkq3fRK6tRI4RZHbp
Ph7YqygB1oBCR/qCHqY6XaPAOTEUrK1lvMDhjzKsLxnczoB3YewXAg+/vR3b2R/ZvwFHeUq6R8RR
Lv3CaXmGuYRtOheZ471v4dtNaL7jfVuJThALU7wcD1XX/ONZQjpynSs73FkvOnz08LdT3c4D+1Vh
K/wc+2N66jtK22JDzK2kq3Eh+qRsk/4Wpj7zgxIOcwwY2yKtnN6HLNA7bBaKlEDVqLE5xGVusgSm
XYQZGYSHm3Pd/BU0NRNgokH/RVQf9LgM9IZ8JD5yg7DXAj284UPPFoe14jqnUrJ24Eidv7BHFbGT
MFGfukcGZeAeXToAsOztVn26JOODqYDTmZChGbor/GYutv9Y3p1TN+NXy2WFpVwcU1XL/5ckMZkC
RmWl9uB3OQe0Qv1o6cIRXnhu6aqnYrdSgMR51pFKU5nrwF2CRkls2fV3AYxBwlpaeOVhqfNZ/bDB
C2s01ReQ/jBt5OJ5xKBD637nU33fkk5QAcrTrkENZuTou8SPs4ZDxTClA4aIka23F90fK7kNjj2+
ZPcQWXN/D5CCpycg+0sEIMHk/cYrMMdLOSfleHmCDqtpJaDoNjFs6nlndo6rlhKMKA4jApxTrHKy
M17ajuc22G/DZYVai5LEKtbBJvvs/onWtG2GRRbpmQEZ5QXinN5wHwcO8pTIk7Gx4Iv0TgAVY3xS
gwLzr1QU/4W6sXFOLELZ+IiPSJYpDhdZnxI5F7QfHw7n0/FNeBUCbpw9uWEMImqVMhhMq0Rc/z45
bcn1gVeciRp5AFfR3mLHT424vrGdB322+ZfnNjlFqF9OSzgtS0umZI9M/wv9GaSUO+jbuuj4ixPS
3yYmjMxZWg4z0c3C9eg2WMCrpeT3RxgGf3elXIqUH5q/whvNmogu4GZJPhcGebW/wykVF+TKu/se
EHo5rAGGgwuABJpC3+5Uebt+eJZ3ECIkuFw1KolUALRMWJ1h5rxrd5vDbyAEJrNcA/wkowXYQkK3
jcjF8YRUZfdhWIyeogb6u0DiTKgV2MV/pjyBlB8FoCbNgXGTenHuZsmxmFksD12tzEzai/p8eKqT
FbtzGZojt1AMO9GjUxWwqbHSfojARoXXm0AeBsgAxB6p/i5fFayZaIgcOXAwF2Xk8Qb1TgqxY25M
wqae3EXyC8JuplIKeBAfLepMOYv2g4einpmVxfAaFgB5ZLqWth9VzgTmcvqlDHhF+gP5G6AaHZvX
c4OGRGGko+wlHb5K3EaAAvDz2AWxU71coLkFBf5CPbZy5Pnjt06VamnhEy6GhkX5k93Ro+9Yin2K
avTGNFqwsIhjQhHFHbpLjiXWXOuy2bPPUgD0b4WoTR20j9cmE/OR3w/tOrHu5WkWL8uGW6fLRWIV
ixBHcUrzx2+3Jh0I/zDCBdflWrmoMlO6CtCXWeUfIOPLCp9i8Jy8Zlu0+KqhTv0njEQ65wVKHXw/
0lTUEBYRhC3RRzTZ1d3VDd0Lb60X0XhHYHntXdPclbYDqNjjM7MnuJ62dClnN32Se4+qPaS6YcBG
UT/n00gmtpco/MiV7cTjwSuG2A0A8Y7ewbxz115Gs6wuUKvEj3rksF4zg2nxv0lHoq8AEq5YPNvi
snmvGOv+Fy532KL+E7sZkxUyAlKWORTnii4LXX1pRvOZPleH7zGpAosfnfz64GQ5LpC878Qh6eAb
U9K5UjuAF4fqZF/I42iyofqqOrHDWYoirZ7NcdnRfSsWdtp34NEyK9BI/gNyrn0TrwWnvGipUZOv
Uc8G5HXBewSPUaTuYFbAm+RDPJmCugDNladxJA0scJ0Ah2h5RO8+71KeqP+OByIlGtJ1cGuvVCeo
5rvnNsX7GSleMe/3ZguYUtQboT6PCWgjhd9iVn5oYems4j0tT9AVN/WpUtYIj/J2iGn2TlizSWdg
7FVtpaUioETGJ5Bv8ZwIHUEEq6tbchQoejAU6LhbqCpvVfeb3SY7ld5bU/8t7URV79jX+AHG729w
9kzijztPBs8OFEAnCbTA7fo3iUOXXgFkWsCz6OQy3d9MKm1mk/obR8a+/lUg/zeoY5sbzIJ0QRqG
SG98RXTWQ9Y0xjA/tZREvnUabAxfBCjCzpPfOGEBoFU97OWgEJPSc0gZoN/bmUZA+gf1wF2EQRD1
4oV7lqdGXHcpghf+8NTPxQxR8DFR7BR7Bi8mUmuCnM9YyAReXDpszM5PH1Yi7BEZd67Ao4KXu0FP
ppnqjEKXoyGosClMoXn+fntNiMB7kFVlYWV+OXTTOu5WD/MAbJXISy+4mQMsIwbTeRxN2jdu6mwF
xKQMF6P1+1yc12MVsXQuTNw4Twf5nXQu+rvETABnvKb0xV0Gut1JaeC6zzzXiomHADyIheRh6VB2
lLKU5f+X+ywQ5d66MaOoUaq3rIdkrkSTZDYxl9XwSUsmQGKhR7ScWmVpwj1nugi0271MAH1QwlC4
2j2/MnpmmPLRh9uCBoyc6pgzOniYlwg2QBrDVVXHRBBrW3NCAVfrmOirCSHMF2Y1Mt5jCJRUIJlI
Kq2qFJEiUsykQu/H9II5ju1es61DPhUyLHi2eKW/6exHfLNlh0hL42vPs8YUL0z1G6Zy/v6x+f2U
KKNz0GmXCEu9FU13Gf3t/ZBRN0vLbg4pALd9h9wazGrWbG3apkScV+1NEun0qfDM/RBZoe04pwAX
H5O+/WRz6yTI3BPScN4KA8lvMwzusLAojIPQ9QgQhEoaIyQW45mm647bMvVeYapsO0D8T3s2VBzu
MOI8J+f1KdukCwPsv1K1cqGoCTEuyqYGjPgQvLs7jYs5ulJbyhSSo0nTA95oX4miSqDhru+TCz3A
qKYdqW/v1H5EPQWu3uoIRSSk00OXclvd69ltdsYQP9PHcvMhHk7Y0vEKqf1Gf5FPR1jsxPgvcwa5
EfMcV3ZqXGiN+k0ccjFJdY9Z8/50z51on4yWy0peNARn5Qc6Nq6YAiEPIUyTl5Iqn8kJc41uuGoN
b/xM+clbyVkyFRgoXaGEX9PWvar3qqrCYhSZlBUJId079WFXiI9+/KKEamjPKORTqeJPOWEAiQtf
K6PqR0hFBv0qm2l9kM9/K1RBbNCA81UtlWdVyce8AOG+YoTdgJkshNz6QCgn7p4hQKTAgPkOc0Lt
vA7WWGriVRlT1dsyyh0GZFesjR1lE2AZiQg5wqWKbIQEF5dQaZ46Iy8NN8tPzvBUWh+84z/r8YjN
j7HKdMVvPulEV18y+5ZXtufj0hResdQStHGXg55wAOPVZcqag2usz3UWsHP4on791kHUvHIC1Ve0
1rvZj4WWCXKdHf8d3mwUQHnXFq/xVXhiQGn3tNmiQlv50BtcswLy3TQo5TIWYMSdgdgSKtdLQdbJ
AckmeXlbZvG5dr94bIX0FwwoBnLOj5SdVdJM0SyIYEyP5dN/XPGd3oDo7nM8ksQDTMtJT6P/QCN7
GBE4WYqNOwt+S97DWO5gBNQUTYHtyKo0ax/liZNNrhwMWTwCTVUiAXBN55RWc8vwN2amUQMLtGOA
3gORLp8wi7TnSpiyiIXWgwD+bpiUUMebIAAwSqgpq/djHiS8xscVNTfqQ4MQFb0anPsuQOQZtwJI
OfoE9jqDSvE17a3NtiwvUNiB7nCVXoNr8fdhe7+O1M4N2el/2CRTcObV2KwSBaG9fE5/Ok/MklOI
qDtouYtvuux1a4tJ5ZqqlWv556nzR7twuq6n5a0wu39iEAIhr8jT4cfMVJakQE9Wa3PnXdCk7z0k
XgENYDw2Az1tNxGeOHBcuZLxaqFOKZgvQqiZM8Ns9dLHKJc1IJp4FSEwlLFWyMX0gyPRQDtp+49q
geGELmDRfCS2veWCR+oJEjeC4WkyIZRiKJJgJkQUI7mryGD10SLvGZTQXfM8N6L8hfb2yD3yBMVv
imhS4R6dpWot1SH6ftUWJZBXaq2FBkGZwjRO7ms4ThiMe6T7lfKP9b1y8vo2587RDDh22Djwvh9v
eKUCtWUOwfOGRAsG2m6ZYOSARIHf/tX4TqS4flsTSCMcY1CzRW0W5hTuPGHTPTr3wpu52HwOw8rJ
GDL/TLfduK4hQ/bkgIbPL5B012ZEOoCZUYQe1ymLQhrPQe0qUvgL4NU4a594Wse9ILtq21fLZMPh
cZjJJaOzBeMxkPcPu7EfQDSsPMONEdDYG7mhv5yDILkQiG4C2o88muPVqmhf1AAjPYeqLCt0/qho
SitTCrwmfULp38Q3CXofL8ikTdNG8h46uFUKWYuHrjEX1HxgJPIdTt0n2WNxoNoWrRTQXhbHXwou
tYbv+UO0DJcEsBunXyukMMDb/ZigQeTCzN4mOc3TURpF09lP4hrMaiadfslCFy8XOOP5lhauI61T
X98Qb77xFnkX5Ioc+NEBKA3tYXcvNowtpON1n4He1zDHIAP2xDobEt3c55T2Ug4EyRgMcyqZ4OJf
+mpFk9gpC10KXk8BO7NQJpjk76KB7cVOhV5nFMjjsHLz80hNjEep4xKwCHb2YwxW+tR3BA5Y8RWb
chD+IzySucVe6HltSMRiwLAPuJ1N4TJaJfdg4D5smj2B6rIVQS169QtkdeRmGXyrV7cJ3o2epbf0
7F2aI+WLfkciTw3TdWuKfQA8R1dPJ7IrU/xPb3r8uCNdKLAB5U05Ug+xJKDkk3OlAfyWdU+2VcTj
ooIQzMvsYYeefrZeAaTCB/VQ6I361eXRAM/GlnWsglXs5BdiElgYBY259M226+dqqgirxc/tSZt6
JjdmgomhkEqC4P8AXSsrK1l4FBAv54MiWr/XUioI2XM8Gn6wlwH9PJKafnRG+2A25b+K9gyQ19X+
4ZSEDKki0PGFxtWBATzL2NQIFkWpDXz+ToviDN4i2QRaTHCUZ0udPlQYCXFxCWJ3tvTx9SaU4AQT
Jq+WP8dkWh3EnaM2rfEBFtjZ3FyTa7x/1y+Yazn6cCIWIuMO1widZcIz/VpjgV0FMYK26pYiYLIK
zEvCv6f4FZAlJJIyWx/xtgYY6KV/AusFqIFJsLkJIdhR/yqwT43PMveFjYjM3xqr6pbbP7/ufH/t
KDe0E1QGXA9orig27WIcZIfIXhNwPVGh0vEUaMTXCFK2ndRLLRHvWUrV63nlf27lbsNpmFs5x3ht
QKM+blpo9OH32+nwuP1WvimS6a36IAJbSbUhpLENQ+QkTrbkeqyu+v97KFfwVcWPxq0Rt+W8eqxL
QGyv80oiYLCE7VXpW6JD5oEmSyOCFbrgAMKmAIrqhLs9rXZ60/WT7L6yusibaoy+XtWlBPT895QJ
9AiK97ALhKGU2TyT5pvK0KkXXlTTkm/t0X0qRKHrsyuvTqUyDYJwaak3ruPiH21IMsNCa4mGv51n
BPgOB3wjPoEcm/z63FKRSPtPDTfR6yEdrsTbmpohLafzV6kPL7xcMrBUkoPEesxkTHGL30s1I4of
TmMHh9Acd0dnHmMzFMBlYDw0MOEw31b8UMl3UwMEKvQbtFqPMY5eUn9kzRZE+WwF5oyyACHnY4uV
L5uGiRmzYiRMRWu6TA3/LRjZIZvPdJjGfWt7kdteSt44eewft7noPLZ/rId0vf7TY5QmD5N56cci
aM0eHXFI/z4C4L7ZzrC94T2Gn+/ZXySszj2bpETvsT0yhJJlzU8ldwy0qB9ky0Ba64XZxEuH0ljj
3UQ7QAQ/78v2Q7XYh05ZEzXx5FusWtrBfHj3IN7r30nSdtP6HOYRMiyhMkPQprOr6Msa2kHUnhzW
yHzlayBO8Rz4LtjD9yqlF6I+poCwq1B64Znzwn+6Sa2Dnew0bnPFMK4p9ySqhkdiAhtTx0mGfMrD
kdSTjD57QTrTErkG5d9eq2SHx/xF44BL2e9HzhoTr8YgCgs3cjIB7Fhk4fdDlhjfxnVyTOzZ0Ovg
X8Lzw9U02la7ZDPgYrMqTYQMCmp4hDs1jD/yn2O3N/rJIcK4gFssc2TtmZ+duMNHI+MsWLqRCCae
eVUIlAAevBtQC4Uw0+MfPYLMcFONPecibFC2QPuP8806yQ1o3Rs2UYv6hStaYmRuTgip8xJyI0eE
yeQ4/GqSTh0j6HH3x7kV4k11Tp9b87k/xg9H1A5dof4GmWF9611FQeQ4TGBlIFtXxwH0jTqWThfR
fLO2QDFVKcVeaAfmVjksJlNtNPlqz85KLOF+kSb2eRL45rEuUud9y8doRScBl0TBQG3Dkd+JVWsB
R0zI8AxxUit4Dp5YdnD06QmJcWEoxyt5fre6mQvCmXZzudtmyO/xSxE77Efa5qbAT+evAsZJpyln
Z4UTTMFRCAN1HGr/MuxQyvcjHcGgr5QElA1syq9gjdEfa7pLatlpRVKdLbwdEwZ5e4ZC7byYFuKU
GDu4CVJvcgT0NeOVkKYbQZ7qYnp5sqQimKrH6tveOfOln/9pJDy4wESDtmxioIKx2K3C4gMzmL+t
5VpazA4JUsQZCH0LpeaLJxjoPat6qkmsXW2+OprIQkqWzUUJjfqMrl4eT4w7SwpswBhf61NJr70y
orBqIpwfFp0JDcCi7fDqJzak4ZMDVbpzVTTuT62wShrojPFoZHoHFHdm8drm99dNfJ7jg083csps
4gG97zzucKzzvCiSxV7fKy4uwhTwwpH+76509A7q6VIugFmTOPXjx0Ru4Rz67c8asbjrBKWSad7m
snplUAkwN3u7PoLWVUarcxiFCyiyGC6SleRwfkygjvV/YDSsdSnAYe1ghzmyGVqfx8fMOP+uSp70
Uk7ZQbK6Eadq1yFYbzmQUY8PRIknqZi2uBL8DGWNzC28ucZoDlq834a7XofiAAsJtUwlwfzMO4v5
plCuOJYaxKQgJJqigi/SbkZ8pSqRpXROyDbpqlV81RHf+Drot1D11FysxRT4ZVQf5qSAMK5DaWZY
AGzILIZkMS9fjd+AML0mQ3y2TBfZDXPsbb1mHnxvMeCcr6ONftHjLY2ZMLat9/jKjioTVR8s7Gqw
FZ4DVrCYon5UkdE3331VHVCzvTrg1zX1QdPv5mDCE7+FcimS/5JAp4HW8MRN4FRwXTxp33GB1m/k
6lMSv09KyTVTOpC3cCphAnqFfy9PxhLp12141YAw4e3fw6I3dLxoAvh9wdfmbx9il4DnUVhbLvFi
wSocVt//cBQx8QI0Ag38wUBs5e9YMo+IQ9vKyxx9GhK6VpH7VDazlBDHI/CPFcB/UJhlJMXJIdaX
83YWPmliAc1Q9lzSeVfsUUmVVduIXH8gj/jVpFKtTEfpOVJqvFO/iylus1egmmsv7my4Tnhowu84
bRDsUpAOS63qVyx+7G+7qTAitJAwdkRr7qzBkfKZQfjpsi3GG75Bh5hHCGr/FTWQe8wPDfuIRRrm
BiEJoRsSn8xNIHwIhLovV0BzMSXCQYhH72qecIbTMM2CLc+FGk/nmy9of/rghezPQLxu54pfyiTK
e3Tl6WLofX+dHZYI4ucSuqnaEbSM6NKbDJw+WK3ux5FPZQtmJU54nWRNQHr5acQMlAUuqdclyrRO
fRFkWpKgVCoGReCUfwzD/5aoSqBMNSRcKwMi0UwdMu/TkmjSQi1VXZawW+4l1BJvFYit3Bw4hPbw
D7vfU409Y2tWpRTTV8H9qQnmU4D8JY9tjZpaksouY2iYsWeL9JvORYcolncpofwu5TqPIzMBqJSX
UrWfYC5gwVN3EW2UKM8lnJrHYuCiHKvWvpAvBhJSdjfFQzbjMEQ6bpyWjMze/G8zjZoupVs8WjqM
Tv6GSPl8y+dIOPGEMSTdOK5hnaiaqgSNq6QfLP7MOfLBx9Ugy9Rf4E8sm+Oyufp60OcmKaiO1vwA
CiVxRfFjT/9i1jfzS+44mPGwzX/ZRpECaVSws7ZVaAEmqoSJwRoN/BaNFSLngvm+qvU2uArFqSmx
ei2tU/KgSRAVAVIUaINKbJDpWrljV98pTgIENyOIQx9mlwxZ8Ji50ViUJxKpUZ0KIKCyLX3GC7PN
0RNniQ5JG5J6cWckRP23WjlTlYdTMBzdC8RFag+mAdyJqnlTM/QotVw8mwkrvL5o8MYiBTABrs6C
nBNMsNYHTPIF15gUe4xVKFWGAHVUp7XRTP5WdrXAC8NpT9jNeLqfp2KvUsdBOTlWRRaOMe2BTWcx
m6LKPAoqsTP9A93JVwSqIQncaiiLwUxJGfJQDUVu0ANorvKRhO+Dc6SBb8lo7rjXirp4uJh9x8bk
DeT+zFlKpVLw26qeFFwgHimHIZ7g6eRKzOo1Fhwikt/1tjKacQluzNkpl5/MnTbU4ytxjHlbK/GS
DzSrZEXQNtdng1HpvQod27nffHDWlWQuqkY+XdfRzjSLMxDwgOkoYL28QFunl5LqzEu+DiVMs39p
3RTxevSscIq33YUHT5bVMZOA36DSfXAwsOoxUVYaOjgHiHInYb7dQA4pACLO25rzONZK5ucLoM40
5smRCBpyJBmJXDVfMcIPFgrMEmN0+nacXxOBYtD2pNdRubGf88exCw0+Wz+2XBSU7W3wO5Yza/Uc
HgftXG7CjwVS8fe7Biv35YzV9MdZWCiDDmpCdu7ONdo4uTNZJZtFDsGSTzGdYKzvGcc/wamXybY8
EjoinlKOoaMZBZvfF+9/YFLqLTxWrXYtjyrgMb1gy8H0dZN6v4DPyNNHkwVBNCzZkdMeHhdAV65g
/pqFr6qEl3bLayChaWXr4Pt/VVfWoDkao6W8yshhi+F7mx5Okzv6+MWdurLJxJwiwSwt48UtXGbu
HaQaBPb40p1a2yQ+rTg3hN38QqLLPWUnBKgK4OoV7ZPZtPCYdzQV+xLO/dSrV56w87nb9QpwRb8D
cSnPzNPBhkIoZbunzNjJaKeE417SWT/0+pmjOuIXZTaB7wIxACgAn6L9ocz4UPwa8XjK9RnX1Y0u
FB4HlniTOoKlSoj7gVkiwsefACSFkGBFVNQ8w4kN+zvMV85VWfZu+fb/dGISCB/6kWdsuL6QpuU9
jpf+kQDUPWuGkRwB+CxiJCsKqNuV4J5HLUdR+GJaZfj+kCENCjVP0OFlrGNrLkQCaku2sr0Zrgb3
V/Qh8IsbCy1bOgMB6Ao2jc6z6q/FHKn4FxoEQPR4FrCbBewuO+M4ZyqHdUnk67S7EaMrgMmjf1Pu
ZIFpJ6x+tSqBky6sfUzWB8jd6rgIq7+12Q3+7DggCaRCMWiBc4c29ji8s2WgddiV4tVzBMDG73Ln
ei1+Yb7/i6vBWZwzUVntqsS75BMw+zMMDTk+7kPODMrpBYFcN2bG/h3k+F2fy8MGiWYRx9ycRtLd
9aIXZlEaFvNCloP9B2++dSHGiDlgBcU5ZhxptrDVSkM3tb/SQhurzf6t6iRIhF2FUc4QbKxpezIL
GkIUSFdbu5TxRvNd2f9uXG49hJKXoWnb0yPbSKE6NXbxbxKzMT9OF72FEu7sNzHmJQjsCsNSQQkA
8vJsLpp27mq40Wqnt2SkhEwfd1MQkigoOzOhmsUP73rNe4JUZAVnBZVA31n2YTjqoYPkpUvdHYMa
6aHwpwUkfwNhIS/+YFoGXVhW6Pmbbn06srsojklF3kk+2L8uALSFVN1c6OOdz3rmAxPN2LDxKFNS
2db+zCEV/hB5H5tu2vk0rwCAZSFYoO3nI2tVeBXIGj1kINLynd7/W3KDBk2EjDDe45tL3MsRh9ep
6yN5z1N1YZ2aUPZUwpXVSk1oCaUqz4cK3c5/q8uyaHOFgE3s/Tp6XYt+ZF5zRgm4C8hiEbSVQtlC
jmGp+Mjd6QmsFKK7g9+m0ACXLitdjXozzAZwDEwCG1lm4fnW6LgxhhZe6tDNtfPxCM/A15tbL3c7
NijE5ifNp//lVAVsydn0tQDV3nYQxdZ+soCESiIkDngtGMJGalcytYSScxJeCfPPB8MOZq0LH4n7
5u/xKCAw0RoLTk4CEAixMxmohBD3FU6+uzDaokVJpBYrbiUv1XCUII+jbmOl4C2UH0U1rFA0+aaY
OsUMEjqWBD2T8W6lxlODLTgM68NQjSU5aFwCca40lyHru3rK6/hogBq9KMsaZPyjlNxEwtMXuU/X
dQ7S5LCRDJliIUuHpk2QVjgB0M8pg6vNgksdAwCzkCEt81sv7Lw+m0gxiaaKhhW1zH/BV1RLfA0S
0XjVVXYSk2TpXB5nMBZPg7WlUBy6fIrEIT7K6CoDodZIRjZPkafaYg8/xvw5zc8NIAj95tm+VnvP
r5naek7xKSMZ6YxgyZ47o9tc+kpzbYShxUxkCSsctKrduBxa48F+1+mk/LIp+sv3qk2A2dOCtqZp
QAdpib+cPL4Us/dPVPVk8GiwzKzSVAiKm2ST4F5ywl/PnwdskZIrPWqG4qUJfFZXWliiACCeyc9t
J/wpEcSI3Gl1CTB48MhcINlB5EQQrB/VRc6y+5Q8fS66/qsphRt1eP1FKOoBQGFBj1AHFun6o9ie
jYMSpn1xtJX0mNUpMlEBMbvEUNVHMWeAA+ARamn4dQuOFzt8vCyODjPvX3hXi16WIXo2AHTFj/gh
LhoRteHcBSf2ULAr1cll70wo/dWaAxzBqPMdExum+YpecVSLIN54b4nG0+y01eV6BMmjmLmzcLJ9
tbhNrObBvztXYB9TGe5LHnIVkml55KaM45/FpQJJaeksePJfr4A2qAtF7fqIU7PVwtCaTxkz2u55
xMcWnpilfiGzYF7cISa3rNCeTVCgX2tJtBeV45mwMrsjnrY8CURWjNzp16kB5+LyzW0bDcHylow3
6xqVGxUmTEeL+W4bjg6zIxleH7DGb3/Y8v3k1YvPZRNHGAEOgpmZM2V82GSvMIuAYQHC8k0dEzkw
7O39nuwFpx5YW3dCH6CvzKpJtzt/q19VR7mxHN/yQZaXrXqrlqF+McWv5C0wZm2SkjpuyPThw/dJ
KV7grdH4X/BqU+xFjUykd3xPWL1jp1rjbX1Da57abSb99ErnJ2KHq3oFuTzZorcrSV5f0nokg5zV
bc2zelxxRK5Syp317uybkYwoz96fIRv1AkjcFGj8teYDnT2AsH/tdQRHf+R2Ha+UAMQNBU6tpHju
WCD9sRN8wYadbKkpeGI81GKfyGJgOO9Ax2d1tB5kPEFbe+6TIoaYY2GqZcY+2+uzUc0nR6i0Pzsq
Ka9UG9SRoOKkbRv2v2eCUQ4wq/lYOvpyfVmnHtY9IZWVm9o/ZB8vXuR+Ezh3t0/RcFSQx36Bmu2Y
VWy8otZBuf8wlEgFYd4W2y1JKuxrVo0us2lqVGk4bQCVStfgdY/kC4I/g+TGk+5T/Z0IXdjWepvG
tmXswo6OV8X/qPzZTyDMcJWaw9k/R7pHMuudA1OqgHruMkZO0AW+RRbJyMXdMDVZqt6aLzJZmGvA
DmpZx+XITgttZrC2Y2HWYDUfawtzyW02rcAwfUk2xmh37SydxHU7Zgr2+zPp6jIHSC7ExGdXcm8x
030sRO2Tnm7rCfSgBuOW8osHmAwIh+vnckhOJD2z5kxQZnVagLSvILM4k9rJ3RPJn2YgGW4Hs9+W
xwIvY5LoW1XMfSndQIQGetD9eM8mDCMPhf/r5Dn78zG832vUk5OW3obbotcykM/salPth7B+/CVI
D3wW6r7WMuZ0liVP5UP1toTPqST+Sh+WcG2++lAbgm79uqiPj3sy3dBunMoZjYzaxsJACAGuybuP
lT6dFZm15Fhe34j7DnuNtM7bor4GY5Jr68dzLWZ7wGqjSw1QG4oRMplcHl7llm9S/dHCpsKNvA7f
7IUmS5/yH3YZB4lvYGPqGi2sZpscaRkcRM16WhG1rq8JGyKLhZkYI9IjY+AOyR1B4bHg+6Gt77iH
6+D8cciVMIFv5pt0NLQXiT0Wmu0HjyuA1MIwL5ICN4eQgfwp1BYwkxFb3sptLdE60Bd7ny4IpqiV
yo1aAc4F3f5xvVhMw4GeHw1meU1X0CTmmoRU8w233rMkS8Z6EqFOcl/pLbiHSIn4RSwJ2K/NtoQJ
qAwNAu0MPwTw9yh0gZTHEJGODnn53d2C1S4jh2kVddG7DXhEZjGX3VNrSUjnveNsN3lKMCdhNz+r
t/iL6RAXv1w8Chbn19wjtR+u8dD3UWq848vKad3q0lWJzE6XCCgpUM5ouKzBAvjpyWfXU+EWngbN
XQSsiDqUcisRbD6bhjTIvKxbIf4G0Et/Jn4n2hrrOPTaXMZnsyr9Rb3MmH/7zEXW5m3OTt4881Ed
kJtzS7PNx+9DxoMx1GJfj8Mbykhe/PIEvpEnFInO6zAFMEs6iiI+t++JuTk8vUT852lWiqtyzQFQ
3/oJ0khY2hHxMewkZXyCjC+4gKk4/aLHWe3a6MbLM4wpxoP7GzDPEPcCpo7md7aiUHVElR198cun
Kl0j21zJcMtYWUtxhzDagCW19mCk44z5/NU7hXkw8XDO0834QgEuZ3ZEIqYreL68ukj6u+a47mXg
EMykxqusJ/DmEeYBqo7Yypw+bwPg1Sj7mldf9ooLT2OUYVlPSGdy7fFk62wgE11IiaHLAPBpuSKs
HEf3ynsW2pIAmdYOR4Km59iOlDxaKiXVV8JMhwYTRdQbSb728cBUPjEA/LaU3xZfu4xCSTdQ+7hP
god7OnIEL4Lvbo59XSnI1eTmWtor0qG9cfF4//usRTk9ncsscMHrVHsR5mlB5sZCrCpCIVLw+LGk
KDfYsOYtpRmmBtq+OAaNZxyVHxFNZCvoJj53a42qG7czyCY9rWZIvydUwiZ1r+MVz6v6gBhhAowH
dLX7T6i0HJYiB3lr6HWbJmMEoU2Lqk2z0HtId63V+MowGJNV6AHuPC+N/vnZKl3Dw7o7KS+QHn7q
Fg18vJasAf2WVgAiizHAb7DvMEwqobi8oxR11G3BDhc5AnkieLpo0FxAJ+AlA9VOyXwAqGeZLQIA
dAZ/v91xq1ruBJso6aySipRRn1tgtJy4cLD9qlwKbH+c3VYyaYDFzx9BjqgPvxWJTcCwLcfwWNCd
baVii2IucaB0oTP0JxWWHxzXKJY0/KS4wH93HT3PY6yBD1g6zpyjvWdY7ZTyGtcZyV+8w48IZJX4
0R1igHDr4UNFyeNGebDJoRGTE3CyYMhe/bbJjIhpkIIU/chdi5ieJFCP1V874j4HjYbDmsVAd6uc
WvfyW/m8s9REg1apynocf6e300kFgJb+0Fins6WbFn8oU+oe43I6XM78B/Co6QrSjqF2KJJPPjiJ
panItDnU7lDgtZVHRYeN27debogaXi170wbU40hKHniGprM5I8uTcWgPJmkRsDL2hCeR/y9t7sWf
grDID0iLOJ0Z4z6aDx9RVI/BpcDGQnD6lULDZKgxqICJOc85rfnA8GYx0TfyN3o+yWiYJGuWHnHc
Qf16ytUCEa8mglop0CjZpYiK2t5vZOMuYoaDw4x6++Qo2iI4KsOBsowP4Y8G/uR0UG6xTkOn88D8
S24ogxMT1QATr6gZOorfMVlp26P4Blgwrjsje09AfuHVlU0ZwPjW+QvWZ6MaKb32cmYM8BeET4Ly
m7WFYiF5u1WoMUbP0V1FULdJ+PCgiJjqdXucKzuP+ZM/8D/wlIDW+FDy3g8C2exnG3ZDniTxXTGP
OY2t2XGc1PYCxGC01pvVEmo0vHcY4t91gzx7cfR1DrxZB7AMcY8oqdNvGKTyriDCBVZlu5QI4lMq
aENbZSoCa0MY/oUcnUqJPbNi12+rczTqwkvnVHA4gXak2yr+OOsv69+cHOyDYq+iVJGmRoy2mM8F
qch9pxSt9H6AB0dV3nafyM4TNo5Y5LgcL1oQ5iUjg09F+bNDkyZS4EhO6UUYx207xLOEziwzRvCn
85euw97a5KNlfYpm+UzUSm6UgrlPQ/GtQjy26PC9K+dydB75Uxxgt5i6eo06HEbAOkr/eJDr3mSd
iHpHDuQ0Ng1h/BUDEk8umWHbqSyp9k3lIrDvhQi+TsLeojgWnmi473TOdMi7UddGf08VfcYr31ak
hNNRCXoMNTssMxMs0gayvpqH0kEkZS6v4Cyt5rXS/2YZze17g++Z8wmJe3im0/XecIwJrEi01t/t
A7F0OoQwPjLCSPZOhOb4mfghB7gJ23l1YHBC2+F1xg61y0iJDgb8nsocZjEqdWtkW2HTM6o9LoZN
mViXFfqCj7LreneRn9wWOLbwtORDjLL4U1dPqUzHcYBL1e2xC6rhqNRGyTTrv63kpjqRAmXQDISY
9RZDlCNuq9OT665ho/Aqe2Gl3Mo16H+EkN1gIBHqzKdEvycjM/W7LV7gGelRfMYs0lPWt888K3Dl
LVMFXZokr3TCE99ugqgU47CsVnDS00kKdhjjR3dRoflhaqg9Db2Fns6pAMVE0EDh6gfsraSHjiTE
CVzWrbdotTMnV+0Vux2aTzC2iiC76fzeqPt3V0zIVIuOXIBy+H0ko5lXAOIO0EQx2XLhbW+Xr7dl
WZViUPm/O5TyTLDl7RoKBwOyHndiUz8Ke1g26QNXNEhHqCqfYhBx7L6FHkCCcIpST6QfStGEmwf8
GQAjrxFfBmqqgRorSEdxYN/XT+iaLsV4rxlSffEWZmKHMoU9qLcJESflmL1Uwl0axD13pGWMsLQg
TDghQW2+YNo1zBmf1TcP3ZOmAAyEvriFaIFTcsqBN3F/pV2WeEBPy898QZbGO51Prs3nf1nJMGCO
umaxHJCaAVqJ5lxPS6GMsfxWSDmagOcNjctZiaVvEpOopydAwuFk7/3qqikAiU7SQQoEdcoCoL7r
7Z3/SU5n2/mhWZq3Z6i15a4nFh7ZtHC71YZGkPEtu9bL68nYYcO2984/aAUEXA7397+1M9CdLalv
UyerICeiyDtt6hlQByx2NqusR2NCgXAJQb0p0afSjkNkX1+IOq8ujAWuTuDeQ+RkRkD7Zg+eAgU5
OVSBUnuWYfT581LURManFqJDocZeP1YrSbus2muV8Fcr0u3e9ZSiC/lpJKbQHKYUTe+Mi5/V23Bu
6CcMkxrBbRzgE6FLcwO6qB7AJXTqIUm+yH4EQZVAl8hrsb1h42eBnJ9A14F8hW4ZmoLBgyxptAv6
0t6vKa8LamlbFUu/gLH899Usn7WjZCmuzEaIkf3G0weUzlFPqvC9nWL3JWwLTjsFX2Ikrg2BG2e7
AjYC0OvwZgRL2+vk6PnXENRu4kHwVgE+wzDYKEYlDPQg2VtZdbN2ny8sqqgXRQScOchBG2NAhrGb
UE8fiL3sfncZrpRNMkuIw5ChnkRTkaA7LZEboK9bQW9ETAaRhv5QSMN7xP5SPHLfegpXJJEvAJgQ
ZarNO5ETNDi5uqaW/jRJMQR0akRmiw3uctqLsGTseauCiqQBm4F/eD66GtoggcEfAUqSwTiz2GfB
tTUAGXxQpvoFWww5lqzQzAphglkYegNFPkVrMcKQs22Fv3zyqMrWqJJ7sqvtNPTRW/CmpTMYlDsu
85mnVO4c36Jl0JG6mxVIOFu0OGKHe04IxAMU7chcEVEGZalrrYZNR/ZOa8soGUQW70V9I60HwpC7
cn7c8gL3ITHEOoAWGMLLjvKVBtXGG+iLsFPy4JsY7J2mrDSAihIbATHYEztO2ZBhO2arb2HZenK+
a0jZbmHWEJSnKg3roSZJhyxFcRTBFf+83F+lnlCen/4rh6Hf4U88sl7KkEPZcxVVtb6VlhPQElrR
dzjRLPL/UJO5RXt06gEXTRruc1MOMRtJ5DjkPlV/h3AAC5s04rJpgObE2zBjNT1q3TaE4RcIIFiR
Z65Q6X0HBBPpKB3Sy2fqtwX6rXS2Afbvhk3n7FkcuTVqIASeuw9gt93d/nFpr0XAxlq6tXSZBg2p
Xp6yI4CN3ljlcBCJ9F58wrJWtGoTLIAh1BZrGhso/wQcKiFLLwUBnZO10gWevwm2E51DAZefBAOe
0w50NTNsr6nmRgwFTCaGyDtoOHVkxrAtjtfjmaM4qrMk8VdEOkpZmXZTpZbtuEkeYsZKi7qTHqmt
SDzGavDlMCqQ+zdEZar9fLcVYdkXvO5EbPihXXK2JMN/8YbLccSd8F5iKU0WYlB/FxrBjiGn5KEM
cYVAHJL3RzQoNnLcTapKZ5uZ753nkFGwdyjKOp2Xzh1xV2V0AWnO9Nbf1xiOfY6cudM1toJI2Eit
GgaKJhZH1iXeAMwA4hZUqpcQjylO9xzo2U+i454c85XydTNziurlPV5uHjLxeFlELzqKntl9ubD2
Mp2M4bj+ZyOpW7J5BHNonxxfTtJrDeGZ0usQXYwGvSozAdrGx4PKsjitwiNcPwnkFhU0u4BczOl6
KEwnlFF3qzKHwEmH3d6Rf3TdR2dO/winOs20LbxvlQ2fomMN4gPjTDGKHxeztKrrRvJ6Tugf6K9R
CzuoGPolXlMQDeR/UeAaBsZzL5m3mih7NbrpCAyTaxx236KjCdwSLmLtDrWyaoxRnYDP1mw/Swym
p37OwpdtKqWoZSz6jiiwUSqAN0uIh45622vul/ie/Oo2QylBgL/SJ/aW6r8rlixow1JD3bQABY18
12GVFqRwsC1BkflJ2PH3Mumm2D66XV4+AG1/Kh9bjLDtuHYOASJ4xiyEH4HC66AHgZNrkV6mnS6S
BCx4RRzAkKz6JkS0WH77q9N0cXTQYbr9XLyvjpW0vxmVdyZNrkbcQoQV5rMzvGf5nMbaHVDGbUkw
Vlkp0bzqIjhQQPwoHX6+LFH/1oQQR0q+A58loRW5+7CO/a6Lg5keeduJkfJUGJ6toeVfMZHBTLw/
0W7sFpdGgIoCItCFfniQA2kuTcv/qJA01v5JuZgLSjePJAiPhfj8jHgD0Wg8fzpLsVQtQarpL2FZ
IpMsxOSrcVxDAKzQ330Q3Kcoj8rblrYQsN8zwqD022pa7CaTNYN0WDld/TroXI+LCeOX0uDjLs1o
jIiQ8RbBa5m8Bd+ATWvZgY0AdeU7bAUxPQx7gN2LAQLh9KT4NYH47/Meh5ZVr8ejxNPmSkc+9vii
3jBrMgTjsBFjv6oJT+BJATfmvDyh1Kh3dd+6FVwXfKw0chnEJZnqKGeivWIa5P1CyqEn8RplFh8q
lAF1NSoHpo4H8tHGqL4HQiJMFtQjFiZQxokf93FcDvNccRCbzXD20K3NO5/JvAhUFQIjxO7Smy0N
dJHy4L8pW16OOGUeqCcgGw5lvBU+3PkZlS3h1JbT9hojfbbz1EHUiZWGt9McfyuuffcrjD8/MAbD
ngglsadabC1Jgu6g2CvUrUtlfvwN9mhtD7zvCIqdSlnYOEvkNSk6jPdSqhHUc5iovyEQB/o8kcg0
TMaEf8JxhJf57BNEH0uk9rqsK8ySPiTtYRP32jt0N1KN2TfutHQBL06UN3SnvB5j4tOfqHRkJtLg
SJINr4S7AHrLtC83aEOCOyl4FdC5GzRgT7s/JEOAIBj7Dm5TiWKLcl5DrpEgYOPh6G49f1NBK30p
17bWYRwal6jX/ksys/FiX3IxRasMxDTnTJ5mYrIE6ZbVjk824nsKewdwptayoYUUxK7CgB7bBbv/
HojSbzDzwhijUJhqfyqij6FEeMkiDkPMrvpq8gbX5WNB7ec9/M+G8/zDyx04xQBx8YFWt0Ij1tLU
hQAYlmgqIVQP9rvbFOpOHPLvzqNbOpcnwiK5OJ3wKqaENGvJmgQrjxM3kalNHe8b2YnQURBMuLGA
iYT9M6+x4Af2pU3eLZbUKljXUSSVcn5ehVslMlYqUg2qNKkjVbH+ZjHxAsio1MxC4lx2jsg3YeQo
UOCIlgvnLRjAX3QMdLIlJ+aH6yDJjcdGqUuhUi9Vphi97BIGx3yK8qPLGirVs0Vu/GU6Z/HPS7rm
i8/5dPY3/5w93YPtzUozGmklink+iNh1zGHgvI3EOjPSO3JqkQKyNoprRbp1V4jQlyXCb74wWVBs
9U3OCm4vf7BXlp+FEQT7JEEI34haNrcT+cFmmp00zdKDv7wQ+xnTmJbncCJePbzu87k7xNH5lPBF
NG3NktINH/aTI4vQp8vPsX9Ztu+EI1EQ2NruwyYL5GhA2zSSj9Y1xTNUM5ThHUUPzV52fHZ67tvz
UB8dQihKobhxqLo9j3I/2mGDxXpWhaxNGs/8nlkCaaeYRmf2AXIw7cjL81itunum160pPCrtdrQb
QZuDD/K0uPAWkbKE9NNsBGrwYdP8zkFSuDAn4VmO3M2T7GkBSEtqyIQZ5yf7QJKNLzDf8laeJA6E
oyrQaB07kkN9n67wiIjZooxImyp6G3rLbI0yI82D6heDVJXe8ZwR34+5H1G5zU1B7VdM6dhxtyjt
NFp7WA9wA1rr6LnPsrDd21vbrGud9HaJ4YIK9KDP+2vHy+rRu1YR+IdqNA65bxex2qxrmzLyvv6Z
QUnwVr99BH0+IL+LN2IM2SccK1Buv+JQfpcJXapCK3hkhF+lLxyoWUnG7qAADzdir2qDnQX9MF+a
laC5EnfcfEIAE0ZvODZSKhUlXeMIR78XkmtTsJmXqeWcIGGmnCunl/OJfzihfWDi1QffJUVhxiH/
Tr0jCFsUw22FFTVcJZbyb/s/oW/Smgb+kaOESh1t0zqlojLdP+YvYwVRaEILV98a+y7LZL0GhOQS
AulqXMq3uJEZ4ligEpIN/ZKWOpHzlNt1U+hlXhkwZfaiqbMjOvlNF9iXMvcyahvrcR42aEoIZ0MI
ZQej0FlXel2KwoBeLtzpev+MfK6vD8ztQesjNFKMupnwbTD40JqnDV/DwvX9bRpSFHU5V3Pq/kHN
6/JevoktIBS7jVINAUOBVFj5rVdjNg0kYD0SfrQstmUqEODtYEFhub8Drz+JeWCVHCJkDVseBKKv
KEON6r3EeZnF9H3muxgqtbMU+/eHPkCptWyGJEW3bR+uSiW7Bdnsij60J+/3kO89hn1Cedd8ChaF
4OSkH9SarG0g5dqAnww/KEfJZMgowwHlgriG1vZfcLHsh3toMw5gP4/v+GopYFzHIWLgWiwGtqqU
IoAClz062mC67QImb4a9wgNJFZjndlEL5ky8Jj176dyBptnnILHg4xA+kcP708FRq5CVOw8Z4b8P
PxQKshiOble1ksk3QY4AYd5OI8G9acZJzwnz+RAtVvhOojuCLZIFQRy2YhrcASizTbWTAhLkHJkG
eGm0BsTq2juucaFY/aag7nrT5lL41ZyCzEfJKkI3+R8hyz1mM5nu8YmLS2zSnbhWoJmWcs9C6jih
3GUMDXNjRrGQmfTTd4kyA7TUwF4htFWjtfITG2bZ/AmHBQSgmu1vOhmtYZY+ibpIVs3z0KGObfZT
t8dmcidlKTH0hfJ5OD9MyyP/vzI0iJlbPCpnwzNsP9+uNHvm9n54HffA56hY9a4dUnLrfcQyD0ap
6u9LtY0EMCUpf8Nl0xduZTeb6kNujLCmdsA0zaDN+uHiGNeIfLyVdMfm7nz4UoX+5Hx6gDR+2avA
9qjT71sxMTskbWqtMrV84XXwlRJMNS+AT5oHB5sYoXw/bIWSqyRq/hfnKn5kv1m+C213BeUAFOJL
3i9XYGilGkmWGUotkFViIA/5TvNXR136U0uK8Uj7i75zSX6e/XBCMkiBoWKSWEW4OqBJI847sMcU
vFsUAStMSLH3ZmC//CaWF8lBrwue7N2KPN87RAmn9GayBBWaN/aMa6bt4etDs8eQzqKVUeZivenk
I00Z9+OYl52qC3kT7HZO/XFasKXb2p3r9SsJtfjSeycEEQJ8csz9v9RlDsWqqgsWCW53LM+YqaEE
QxxNTZtru6WDmMc7z7g791AokkGJeMyRse7zmaZth7lOF5x+D2/OJh1PpaLRVI+y5KsDEi2u4aUM
adFb8IuoVcTuaGW1slDJWM5y/p6btPCSiqSLGtqP9NjVvxKP0fWnEhUueacGnvQiHlJnT2RwDc2b
+ompiCSKccAr/nJi95X2y6HfYTnO04SIy1NfX/Oo+vGiYQaF1lRJ/FfF4sHPSSYpojJE2ljNHAvx
eFhI4YPotL93P8gZbruGG/E6UJ82iKWqqatkT1Qdtp5/HTeTlbQvm7dSmoxpUQqfmJb94+FgaUV2
3jiziy7vOqI6ye8EmwuKN7Fjgl90RugUx4Ds2o22LyvVZ8I3Nxo0vBo/63hsOAs57EdnilUrNz4V
LaKlkhh8fZGIrjTcIK8MWvjCAg6HU6Ua3mh25wHFotwFjR8ZQa5SSHCyv4BO4bCk3mAJWJeTVs8R
QPWs/wfsk6rXwpkxrnApPNarXo4Yv7rvPDbOKym14R+hSI+Hbi9amHxHFsuroyzg+yUR4PJ3xK4O
j1a7jIQ/HxxPoD0+alB764F8MXp3SLuo45CrjX/UK1qLM+Ivl7i10TQP6xTffx/0MXSgaerJ4oRb
YTnHnTOOIAd7Jo4AN2+OgpAkKN9FzQ6V2q2fSVKlPGwlrrARApe74pIuEtw3UGU1OF7iMTBT1zrO
12B63h6V9Y391PxdstBeW/t1HigTyqX4obveNKGhhM/NQjYGMAVJ1RuHQKigClz2hZQQ8NWslC4K
46zWw5sEMhCDJGIMAtBytcUnFWyzQPiXTxqkhmIJueXGAplXsR7GKI83DKkQIA4b7qhP8SqN5n8p
VPYNWJ7aQpUFMWXYPtWQArOMmoTQFF850j29BQSHR+gHhRY1wBna12GHVgifDhS/gZnnXj3i/gIg
rySHdEmSwWMVQ+QwoGMQMACwNgg3fodDnF4a4UABv8a29S+wzJiKqbG75ikb+e7gcI4SD+E1emKe
sLHgq2fCfNEraXNEpNE2JNH1jwPk/GEPJ7IYn+xZUDPTa3lLYGyxssDRcK1p/maV14smwRf+iHzS
YcK31iD9PK0xnASieOoptvTTyP6LSkXnlsJvKEJEIX+eSKXX7gdkVvRgdfvNckCgkGfH25wywrLG
syWAf5Y8JwYO8xgut2WcD71DMqaBO2xraeKqDoIW7lI1OSl3dwCEQhSO8+K1o7DSJCsPDIVB30Rj
/c6Lfnnn7/LMdaqqvR96ZfEDK8BiVMHg9rAhlAM14LSyVuO58o3zLozpdfXWwshwsLGdHFKw6dB1
Y54bii5t1cVk9RdW3KpNMaMQGyymHOwTDnzznb+qDn4cyQ/IBHh4m426DcVFUQeOzH75e7eTx9Z/
vJ2O4nNsddnK8Vcdf84XVe5rCJOp9BVzQ3b1Cr6l6fjrnyvPfH+7M2lK2kVEi5QW2ifMTSK4WPWF
F3fZDRwqhx753CwRjgpDyeRA4voSBEojbPSDNlVkn8x4yBys1hWt0zbrHGz/6eW469sQKi1+fW3m
MoG4f4SOEJpYcpM3dSFbANcflpQoEgBrvZ9q/rN3ScQwF0KbYHsD2F6Q6H1kDgAdTBBPjilJIaOH
C/jbcFhVSEBasTy9XD47bqdyhCgE55LFQDgFhPe7YRFEV4MZhcEeSQDKX4UX4EhXW+eFj6UcrnSp
c5rEZ0UG/nct6NIzYMiodEYcoQp/R5qJdCjEPu5vj36WCFkjZPSqdSfw16YJGaBUFpCh0VBb9d5f
3uosM+DelPC/K6ahJ73sPafdutFjkjDdVL4qWlJ2ax7EjIfJpMzSjRe5W3qUFACwKIbAjvsf2Pyd
Q6Hi1X4ITRxMK+L4/TJbPTFwcK/RXX6Nur+vU2YEGBrzVTbKB2Rt4gJ/P+MHaku6v+orituvzI5L
O8prwOcPY1Ufxlq7o8vyKgvusElhjVMncBed3widQlB6rUC6I3R56FlKziWXf0hdJ0rCZ9KAc6Cj
aKgu2qezIp+TEa/cCNhW6AKGMoVJB3mnZqyqAXf5cIkwbptZty2Px/3Lj+mgwrw704AT3r5HMovQ
797UL3v2ccH4RRVpfl/DmzUyQfp2/Oo6jXgUQZUzBBFln7aVA+k/1SSbYY8jMroxIHNAz3dN8al3
tXnpq0cYu8LtDdxjrq8kKE+5KmWiGO/yW5qakh2toBjqts9OJhvP2jbi0c6z+/wlPX+sY4y7nMBW
gQtZr7qg3umu4hpgJ1KcW1bCCtyBq+97ciDARRcayD2VeIFjWA7yFD4btZHt81U4nlMwXm+OnLn0
uOfPX0ODb3uxg1q0KiWfX+r8yXe6zZ+05+zjYZdPtYYbNm4JcYJzVNZQ8u+v9dakzT/8yqqyUQrS
0ZM7wYGTMyZuvTxys9a7X+nXAoVwAkEafjzxn5g5XSBl7JV3vKWi0XweRzv1Z89/IodVfBSkuBIB
eFqfRt+tCvQ7THQ8LmgBmbH47Kn6TK3eQm4edakU07ns79uVZlp/rpkcB0TuUL1pGCp/eIq9vgWi
NJEHXQmgkE1r3Zem9/Eo51KxIODPhnCUhOYRK4+ZyhaiWwsbTMeX06pcQeHJr7GgkV9r1XvYl1cs
f3CPInHeXVVyhnH9PdqJtpn0qogUhrDAyhUwiZnfXz4OzvIpZWXoV1wN8aq+DrXMZTBMF6yciSQ3
g4UToExFAtW490MrOySMAs0nN3NpoWATBflK1ABdii6a04pB2CuVE42+6JghJO8tOeO9BqEDpNSB
uaEstvxJrqRDokza1OsIp/uVft5E8EtO+KRe7+C6IEX1Ji/4RX0IYUytBcJBA0Q8mNCdaBYYViP7
6PJ5w+InEY6XnDx8xLwAVbPh1+SqxJ4nalfMHmUa+KB/Xk4STmCQd9Y6EyvbKVCNyCLqMbXu5NpH
agyKoJFQA16PkXNfiHvbm8/6uhrRsS3jkZhn4DjyRA7Mdv7oke/xB8Jaf1zFLl9aKNQWRxJasD4E
EJJfeie9QheIB2fiqIt++FqZvXSL9hAzUL526AX1uVhMbHGeoAFDLrdIQypOzdPG8yAJmZQUC8kS
zqOdAZFeHN14FNjIR02q7D6iXdTr0NXmFIkVaeC4twnluFWJeIQ1B6D9ki/MCtR73lrVwUcsvbAh
CqQKvaQZqT80MWkfVCD67IK/i9JFaRloxp+yizIr+BWLxvyg6sFTNXQaLthVzNHNjUaCVXg2G3AI
8bxkr3sGmKEkfEBlZEqOOHeofyyKCJKk43MDdPHt1j7VnhRWU2V/4iYRJrJydkQL4cQMaGr3kjYT
IkR+MmLOMNxIVZSbIdhXDeXUf3+FSW1CaPQ3+/dtwM5JLRM22VlyktC9ZPqsKAbIpdcGJNTufXz4
ZYtnB+582F+4dYJCmlN4CSYj5A6DBfieBOCfv1JX0Hcdg9vjzTLnDCvByVsRuKBlaWyIAVIkmo9+
KKwQA8FoV0lO7V9n+C8AkwAzgbPmJw8KAdIvfyuL0z6CEkQIvarV8nqpy0ILzuzaEo3KKphCl1Qp
xcSSIAY9Oo6mRVWwGiF9iKVjcm/unPN/aOCHRWgwKXqqQRVixRtt49YpkWCd/VSDf6HNlrahKj0f
bWYOo9lvzEe7BPZIkhn0PFAAcOAbYn1Qb9zAVDBMFBP2fT2sLWGS7qbqWwREoFHle6QfgyDsf7LQ
XoYfW7TJ3ymQLsEuZpwIDR2s0vi3zDg/y0nCIoWxHfTooaZGGGyHxeevm2NgDCvsNlrCbWBwDz7j
sA+tmoQ/m5m3UUR6kYrojDyLSdswCkRzqrdfWRVAonhfpRPA4ooxPfFnYkHSk+Z2yGqdWSVZnAdm
1hnRxQjgmB3TaKmm7iPako43fH3SPjO8Foimw7RQvhjlWXqSk67mfIvpv5y+M7HrFQC+WOAE4qdg
1ypvoV515EzDlk0MtFLM5HiyEJS9eieJawAmV9ZmqKGy1afBHpP+eRNEb6oy5Xs2Ld07/lXwzaBu
A7s4def1zXbSNQpf0PIt0RTpIOQapSprF9GWkIvoWMxwJMDtHRKSKxEvMnvVPFYwrcj6jS3aIlUR
N5oGjk1BHxpiHZeyd2QQK6+Q0bfNUgwUuucgCZpJ7OOKfV86PUZvGc4lKCmAivYbxnPNSzAH0oL1
hDlmM9oosOzyt8Q6mQAclQ2eVM5QzeSMgWNTRmnrxIyQ479K81hXs7yo74eXXvUX6AsjmZ6/PQXv
Tt8JJKTICIW5k2FlQRp47p1dipIu2cirddusYr+a/5YR+1pNmb7LR1e3TfwvraghnXo9DoHKNPFW
T5W4JDud1e1EZNgaMvwtQx9tKe/6yKliMEiDe/NgapIXBiTX6/OeSqpQxvfUxhCv360KJoKqS229
2mXoMGaJ0LoY1Ykqyll5OQYDhVDB07CQtWsZ65XDuO7JtBd/YNL8FLMTAoALOZ8SBdzuC/ck9Ft5
p36CeqQ32qcaqyxJDxFlW6x6M0TMspI9tsmbVYDzJr8f73Oi4IlugBDjBHSAjQ3JdJ8YwSly5DA/
CUP0gv0b62yEB/WeHmR7cWYBEg6NIhD2Fy+SXPMY1Ao+UMzVF4iHtYwwHS41uzMIhFDhfzn1SMiW
FKFem9uWr1kPB6ZuUu5pbR0PPix/rfUPiYYOz9qwaoAeJ1OuEWeR6Vu3U4uk1EhGjDGGlt09qVPa
L2cluyj9YoIAfjD8HPvtXN1mAp4mc0DvIN9UAcoNj7m31tSp8IZOTWud19zpx974pDS7OOhVkLVQ
tdBL9QMWK9/Mu9lyxPhhq4a7PmXkymDvBpvD3z6/Xq+C3EG9AjtmVJ1YmKWdGnDSl48SX+VnudvN
tHM2GklhYx7NLNjEH3P43SSySUKJtUpFdu1Zmk+kYZmPAIWKEBXfC3LtqtWR7KxSPBvG0rfhyE5E
C5r5KQX2ZsIkD7LAOcG+Xmo/6Gph+HxkEKofo4DAfTVtQTTOoiN7w6iaN+lQOyPKosoIXnNQxsmw
5u8OWzQ6PhY/7CRACm8UNKqkOo/lbGw04lRnXoYM9WWDAZsx/Zu4nIMZbzSeP8d6r1bkjPZUr28v
x7Ytzt+fzikHzSiSwuGe2P5h6fLYhfm0KONwpfyomWBrBt0/E1jRoRvtt01Nb3f4Dduwp1ieB+72
qpw/d32rsi/HpOTCKNW/u7Coj1RHMFBKWUfsloZRzf9E+PkVZRjCRGzrg1sv/icY7ZwKhJHzaRlC
9GTivnYO6oy/P92ezPyDHEVkgW6uC93H7Ot8meoKlpK2bWULy5GEkQjXU4JcSVQel4mtoJejC0AT
J3aT+gieqMD7cWjVNlQ93MPBjIV3lakJjVjiWu+SNJWgj7nksaXPAb/8X1KC4stn+fTUYyW7MA70
WQTY9M2zzsRzhL2Ez+3N27lmOhXSgYnK94nMrPYq8NSunXREzzn5v+f/AYoyhzuwKrk5lNJ7Y64Q
+RJsg1enoGSn4INNmzKMaSd3npbbXUgn2u1T40InLRf3gLSCKhmMa10IM0QgunZIfEX5lhLCiY7W
SjqTUaWEbQCpdRpv0KWh3xsKOA5d/djEbCOMa4Czl8lwEt7742Hee/Sf/Mtt/nf2PwYCDqD+HrMt
+UisCUBQGOfYVC3ezyRl7p8yKyDqVvUyWz/ip2Qta4oZmLodiZHZ7jOlXiVNt2iUzNewxyV8IXhP
Y4VALwDvuErG7iWoXL5b+7Zn+1k4HPRdJd7AuxV4Ng5Pfk5461LpwIwj4WC/xEqFHiU6XiXT2KYf
x/5kpEX+0ll8p1jmhj0ZgDnBu9BhoqRYGk1hmcnwaFiG6mwmO5Ry4dPjnVanxSJw8Vz9EEZM9SFZ
CHYGHGoCb+2wrVy7FWRZSmUSmIsQKfyqJ9WbmEodRdot3AuLMVXZhrD1alOUByqtQze71qAhn3Ms
ey1G4esL+dbgj4MkfirCcd87GWWCMPbq6Ug5J0rQEO1byFy04wnc3+TWqxLP2UcBwM9jiACTCA9H
cjys0bpiTlZFHNgYzng3nildmLwB15w5H3lOyZ3wMLukkH9YrKAAlR5YlOwsU1V48XMwUqNOW5q9
xON+/jZTX3281/rT9xXxrazEHFEdl+flwuKzWh+5RmknP8WKsjKac4oYymqA3vDUb9311Tq64NDj
HdaFZQRgZ0H4NwTjva3dJwkaPC2E/QOe83zip9VqyUDpEOwK5np5CY1ItncOWj9BvVr0oZo1hXGp
Ov0g2m0LHwseCM9WypkhwCQeetPb2VANhrbH3eNHMHk0gBVaEV8PRz+2mZD54UZASE9vmQGhk0Ft
a7qTbuiF2eVHucvP3+zppV0WywG9InG76pxqNkv6hsZjRPAttpjZuF9AYUdhPG++0uSZCenJsLDr
sCDNyzEFtFZnnXWPd1+V8hGmpOCoUU4kpx363Nk9QdkuhDymcST2IWbWvHtQ/en/dOvWLsuD5tnP
C5nZjtygzPI5mLBc+roHQAJOuzzhi3Mp1uHHdfJKbiuTctSiPaxGVU0Fltge4ksJ91n7p+8OL5RO
kcfZ3V9KfhXMc76P34gIlQ5i8MVrnjjflU/Cx4WRwE3fNK4PvmDo9ubsflyunFAiLVvVQvYgNl+1
oT7rStmIrl9b5Px2uaEg+3s/taWnBwZLaNoB/emtOV1RGz4y7WgnwoCxvP7UGTJ2NZlqi0CHyBZL
1Du8+hcRk/a6WlTXtUeEdTJgEHpZP+cKgG5l6oEt6LJWYkulpg056LNDfcvrxRZ051aa9UPb8525
njIocWm//j7/aVFGegnEzksb7yV4yt0JqQNKvwGfVI4u3vKkHLElLUee1wn3KBCj5GYt55+/h76a
cCFk1JNbvss58CCtq6wqmTHDd20nlM9oA2tduLM8bo275BipYWDPMRkAi+9fbeBaI4eL3IX1JjOE
aUgF7HCMgaRsCjEKXSz1pBAo7NVC5vzAgJNJsnEQ2LOy78ug9bE3rdOwptwN92QrJpVXNFHg6GpQ
dLXwAsUp14nX48aCgRWOEU4gDL12/XG/TECUjS2LJH3f6NvpSnYYXbhew+pmR0N0zIMLZ+aioeus
obgefr35O4n/mn0ypWAdgMz2Z9EXn7K7Lje6EQotj/6q6yhmMU6Nv10VLDq/wnUK0KypWy0Uxdn3
9IpSWpI+TuHch9RR0ZbOY03mBY291UL7GadJcE+l4ueQ1BLSkFdyq25k5ScRIkGUz/wgH6EesPjH
cK+w5je2LFBxhG/4nEHsZ12xVb0ReBlt4JI+jFN3PACVza65SqllfisrhToEkCPyxx0EanIP47eA
sdLXzUjKhkmm44wT5EUJs8D2zNYmkniu2qq67sHN7O3cnARhN6/ZpXmtU/+45tg1ksmRX4eDJLXd
G3j/OiuoHImr7dXBm7FfXp/HBeb0C2p/4LNNjiKdpwErZJNTZYZJLpc64+0zYhMzswUWQupLHr4x
0tKEXgpM3bbRvE/xn+LJM/cw3TWxKTj1cfinxBDASlP9TLNWUFSXQa8Q9OLi1i0tdYhNFDCAVAse
ukIEWWDxoQ/W9xQ4A/cU+9c88VDqIYmpco3Se21NJV3nZKv4rwlzl0S/DYacs6PcPlMn8/c7VlTl
WR7eafAaxw0tB/XE6xhIJJevX4IxHlwJPbr8jauCwsL8ogJzR5uEvwxnhVoC52Io54UyY21PfCr1
vNWyCQakEuPsb5I3pP3PIWsPNDtcutJVf6+qJArLwVFkzqttxHg/hhQJpCEV+MSsQXYGZQntu404
IierL+WjUs5R5O3sxJomod1nwVYS4Ho8O8UZ8ZOrkdajwmRC6P/tr9iB7jrtyHVNrALYM7MtpQ+K
E3kpUSH2HL0+82aUYSC/xyvuYmLjLwtTavsgcg7jLYLN2tlfcFeZFh8LxmAv9y4fWg1++vBJHUnU
xEBwjNJ8MrxwvebSL9AwFg4pniW6a9NDwM1MhejUsWBroXCqSJKiVICA/N2z6aIIK3+PEGTtavCu
VyLKmzTRiXUC5MUziIODlaVUu4yFqDgVUkSqdZ0/K0i6oOJg2CMTA3seiGHEHKk4a1+iq54B2ToB
iwdLJNC5BHT1EJ5AYznACOodl/S76kC3UE/VnPm6zri9AcSzaD8Oc6m8FpTUHmHS0Olf8a+qJCbl
LjIiVxB0s7vDJzgXqMJGOTzuwIz6i/0qaJL/t4PLbElOYoRHbfi8rtNT5VF3n+bi2u3ZCk2kcsXO
rPH6C+jhK6OVLA2oS6o8PNHaxSNnF0XslwCwzba/NdcYbgKj3PbJUR/ZYovobtBAuHrn+6N1qzmi
lGMaZAxYoHYsDsgnunT01GR72evYpduLss7SDKjxixX7LyJY2nZhhD1+zEfjpJ1pJ03VdRoZiPVi
M+MSfPBkuoSXKMlOUi/Xc/APdj1IY9mMz9JBxV4kiWIikwqBG35VoDZGvJIX0PNCscuK4MOd5I7c
gc5frInChZbjVngQ+ZN/xoT7d9rh/ylr9iwTmsInxvEzVi5j9ccYn1+/nEfR2BLNLFdGfj0JkkBE
XJ3CG9Vhzwb3v36N90qYxGFjwMUdb7bs5Z+qpRFSWV/kGooTSYrQjA5wdtSptvDApNBxRPF5C+fa
/XUVYTt/QxyJU1GIhoRBOTakLoYzShdGQdgyOUC58u0NgyneEthIQLCnjoxLu0cYGp7EpCLSjEHY
BPSPErI2+8K1AxQkXcAdNRqhR4LR0OuIeRfgc5At3DbZ1ErUFzNVj0YbN53mKkPQr9LDkhVFFi2S
Tk+zMW2LiXmAc1GLpD2dNcNSRbf2NIGAme9F8TscHbtyJLHYD2Z/VYDtnTI9ubjIFf5OzIFyF3HD
CuHJnhbn0z7DamgZOb3UwD2gFZmR3FdP97+HqVAlsZHu/UXHq0Vc8SIR2qalHLSMlk+6iP1ZRASQ
v1OTmOXeK9EyTKTSsw6C7zjkxb+dlRYKikUKzUDa957Io/GnEiSVTJtgHwNPCv8WenzCBayj3nB0
vpPfLm6i6YKHr9Xx8y5LtrxlL+23FqzOpQq1SrL6sXtWVx1Ej1GecBtaDEEzR59ooaZlHXaJXNfe
EGvxYWC/DpjBLG7qvn66MI0RcAoDM2rnRfA7UM95i0hoVnjzFGjYGS2GWH73Qo1xGnRqFOBwgDE5
FCe5shiGaLuPIDNWbV4OEwKgGXXpUsp9ZL0T4YWegndT49Ihxzjfgh5AOfkQB3E2QBNPErdqFuW3
dLgPoCylHCxfna6Z8E+23DJ9fIOsITjW2B+xNibRKvG51kYErDpO52tVWcgLsOn28rRNpAvOnPH6
VxFD8D0Q7y9PTzA7N/3q2LYYVWIcmTv7G+DwO3RMqJ0XYNhEYV1i6uM44NFXc7tYdHsiSlVtBk1H
Yxi5G9wt9TAONDBOvxHzuU01oGH4Sj7fh8zNS3eLiDMnXZLTZB4OmmUGBdDiT86Zn81bPqH4QRYO
PUinW3c2W1Zlti0tMhcL/bmaqtKxk9IkNJ7P1cP7qPp+ES+oPjM5NcA/Zjjt4FSDrfYz03/mO/Nk
fEvRDkKDVr+8VldJXVmbJzXMg2NWBx8FLMzHOA7M81B/wE9D6+qJe+ybSeTF5ZV+u78EKLi48B9M
9pZv+H4xHQjoJsJ+Ft31LsjY+qUgqX0dY8NuX7axo2I0I4HKaw9CeKUsnSjmGVj5ZIdn7MENC0g6
sF8JVo09dPQtxbuF9q1UsfmNbmuWSPVZFQHFu+LgoFjF0o4RylJtsTBHaqrPVU+1azwNppxknnOJ
U0HvwoaELrY82nGc4XwJAbmMSjwLkYx8cvFSgCtOHIZghub8dC33NNCpWqj+F2jbofNkFPFv95Uy
Zicu3gaDEECz68Sy8+f9hVYhY1iSbyxrxLjDeKhrC6N1JnWK6d4TZbbsP70Tlzs7cJxLF7h1SCfa
g0bqX6T+1Jb/YWcHM2Sa/Y+gb50QzQiUb/xH2KhR1cc9Qi8CqFUP5f3B7ppGIMn9bpg+LIlUedJ3
xgW9S8G62LjSfVJsyCeGhLJyeidgT0YQXl4U1kHtPtds1wuN8y4EapyZsXQf3cVrsqNmmdE5TfI8
MYlHPzBUjbJipD378wkObBGe+goNmbXFyCKf4dDSQ7JSbFHrxa3ewjK03KOWoZvUr/CSr8e/8/5M
aQCKvB3LYSvTDWqJlEaLdVwIRJsuLCXJSI/q0xMEzOiemBkA9jpEd2aFE114qlj+JSXS0nTKzddS
ZiRUJLl1RKpWNpH7sk2GFWVC6Hkj1jsUu19CPlWgs0wrbCBrQWzch1PBk0oZ+7elC0zGny+XwRUY
K49/LxbrYufnVhcEI1uGyIxqssIGhlr9H8GjcQQvSBhGlFvbNUUbASqDplSxWh1mgry09+zLJ9W6
fepR95VtA2PGG1+61vqWrvIiFK+tVRCeVdyDOdTG+oM7R2qPCC7876pwD26Cff3n0zUgs9xdllE0
g/KxOYV1n39guBAj2cNB/MQAf5H0q1Ng1cJ/4MRf7ykZdJXeiB/hxQxPzcWekG5Uabnkh1ZbQs/y
D3IX387C21SkExs5oIJ/pYblnym4H1bNUh2PJW6I4Cqv/9PmkSkEoi4jnK8f6Pg2qtg0zFaJnvc+
iQt6miw4XGsjAmDcursvZSpQXB2llhGjaPy1z4m+Sa4nWzTAynPCundfhpBUmwX9s8HQgJ5I9R80
he/awP2aar1uNX0+7fQ312eTn+qtg2i4UPa5Hqy8VR+lASJYr1dUxxboxOtRG2CFiCtI1kOw1w1T
RgVIRLF9f+s5rcfn2zJ2jN42JhwVjCza1AoH3U32TUjHYcYq5QWBR/3JXtFdGi5/mrBINZHWRiIG
Zlr4YX+ZQlpFBCKtfZozxQaZ+ATbUfZNw4LoiKJR0C7QJcJYhhUBJRherHFlqIXti3MkDbaBQUJA
QrJAK8olrqdwy0x+ECCfchftjnrmifxiFCwsOhlJBUZ0OqL7HSIHQ23ok4KyHo9GWkDUyLOkVDkV
tKeZmpzNqAeJBqlsMQm6ZNeDtUcT5c89iRNGAfdHGvw+jJbO7PMs4nK6W5Ozi9WksT96V3Lv4o1e
CeI5M6DgmljYRURQ8ADndOgqe6Khbfc0rCUTmydhkv3vI9/QuWRi+ie1HcSyaLxmwBema0BfUOXK
iW4pSl0SXr4K8huQ1Qy6a2bBnyZmT/x+cFgH6KENc/rmZy4GkoJQafsMxwL+hkNthXC5n0rlPP4b
sEixecDwnXcaSICLQRnvDy9XsZEUkFhAVKBokFETWzOsfILoTfVrJY9acp454A0geo6T5/4JnnLD
vjtH9JtujVw296MQlARcB8CBGQsYRf0usGpnYHJkQJDAjBCR9NiJ3jO90A6/Cd9s51Ndk+HWdzVV
qoW2GWuzfjou1ctJpoZA/ZLl/ay9AM5ld9o08slDSnrzCaLacHViO2J6JGEwOQQ9ZBEvkWrZJRVc
/MhEqbvRbFVYYLGr5JHKfkj8nmutlJS9a4fgeOviA3WCV5rsuBQRWKSXebCcd1HS52dBqCM+1AtX
AsxSjqE7DbcQeGXu+BQLfNU0p2Wn8KyYJoB72rtOn5VpSa/FIQ6pzzWaw+2Q+F9B/U17LpCxsoG8
X8u7V58YGjIyVDJuomognAIpeUmfj0alcov7vXh576ritZb3Tx5Y4mjxTSJahMOaHlDCYDi8HGt8
KfBXDjclFsOC+Pg28i2Ih0dMHbGghbRQW4hLSoiSayG3XGcJQQ30U48wz8qO4pQXJ7UE9yMrHXWk
AlQDDSIl3Hnh8I0gPPq73mfiXfxbAi6Eqk0Vs3TZ2ZkJw6Bnu2IDbD/1CVOeB08eU2ax+iXPDIgg
VejhCp9N/mnJ4gP7hnDNZY7575mrl0FWQS6QfkC1nFSrJ+0fMEOdALoMnjB+iwIyTB1HI3gg2iUr
z0opLFsfYd+zGCWF7xWzTsUD3TxUtAAPYoN01tc8pslNKtTF53JCBOGQy0WD5heVOCXKj+i11Pix
c3uI9C4Fn+ww/06gZFkobYBWqzxAYEeqKDP0/uZ9s4onQdGpyBQB/NLz5xflza8sUXSk6Tn2hrhC
EKkR6hO1WRkO0DyWAT8zOcY/5VUDoEd0BHCcXL7Q21p/aAFOPDHBs8bMjly6gmWm1Lar5wOxBBC8
YzLPBL+rs9iUTRn+OaWM2et+8riQreQFDmAhQwfMor5mIQiSs3hyKJkZ1HtBI33GqhtUh/XhsvLN
EgaSIrdlWysxDZas8srZQXjvyciKG29USATcSPmEEek0aQuBZVzqdfCjx+VJ1k7T846kwMX387lP
0RT3bCuFHbyqlC1+Ce9HOndduNP8mhRkYk81sfUSqwIUcfFyqRHAktMkXT76vZrB74GoLuFuN3Ze
SpBJeu39vXwkaOFTD3tVG3DKIhLnKZ3etI7Hl360aljZ0Vxn65QQ0zsX/EDgayZyeaIJOrhxtgCe
wD0rsu98Je6VXC98NbzCzHAhGL/N4BuZYrS9aFHetndprnwh9df3MRkNm7OAJ8TSOBu59x+/yl5b
2HP4z7zygOy/50QZxqoMp9+m9hl0OnwYa3bf8ZKk0HwIf5wqPTngB7jmZvgtsVoR1M7XrGQ6+U9C
Qc2F6rqhbqUB1mQ6iB+Dw5SGJ8AU1QlZ1d2Qy14Gn3hRWvnHZnPx8MmowZRq2lOeu+WbXEDWTPf/
ukm1pk5sXQuFTfrPRQOvyrDYF83wKahWQUHRghBU6KGmxrmlcMcuMG08pvQcf8nqAhYU4mPJK8hu
pz25YUdew6DcX514HNeZ2U/R1E+iM5cHNSgDjk7GkZJt1Ifwnor/Xx9yVvcbo/oE8l5U4JhCeu7m
BNl7oniCdeAMjz0lmvYDlO3V4OPYzSnb39rGajGsGTZ3XjI1uGW1Ix68ARoij83NoIFI+r/KyZBs
XwKgFhSpJ2QUqpJaaR1/mS7XmJVpV6EPDqvNVY+tkECy0ueieth84+BjjDFLU1qkVd2Q6+n2mzmk
E2TQN3wjmehgxcMLOcnpNonYihiCtT2XTmo8OGaTEj4GgktNIr+yWSpFDGhme8oC/SNZ26uEfysa
6y0ilAqas5iEUpoaeJCMPKDLa9uX53C6VDjBPBKQiYO6rYPCLJHraF91KkYoFTpHSkYCTRVtf9j6
35Z6YojCi9Ib+bBtQHgHPa8qnvHxWfVUOvo9y3fRyUb/b6SqCG1sv2CSSxh4/ucS6bCZJ82GKWbZ
0bwrsbS7KmfTdhrhPrEin6yzqyVCUNpQ37Ix4S1hDZuCE+ii6yHjiVBRF/cOzm0+e4CKfgcbbztP
efnvcz73mT5jF++H66QGC6GuWU3n7kc2YaokMq6FFJKm85HbhftV0PGNnhZqsAKiY5N3Rnd2rZ/J
TPrtf8uHG0My+qFiwAXP2P3Whd8xrJQxkNK3k4EWqWNO8jeBQe+Tjmxg6m4bEW48kW8sscnPcNn9
8i30EnfJfbJgF3aION0oMWPwVIL65LgUGbNle/T5dYGAoxMX/aA5Bzh82YJc2GjKKC8FVgNtSRbD
e1jnx1nve/fKzxVpSJV5FtaRARE+6hVCnaCoVjllWCuEvlN3JH1JwOXoES63mxbeskMS4uTMs17U
rchc8Zws9elyWmFn8MkNIe/I4RZbnRwszJ/73GUBShXyMWRuTLwzYkGffgjPW4/zUgecvg2PTPlV
f19Eb8SOgTb4w1WjylPRUJwnUat33ezm6fFKVN3faxFFSZyoD4lv0mYmm0CiltjqKer/p1BIKTt3
cj4TjHkQ/m22MVgwMOWwE22ekKZ9XTUHRd9Olgmm5gJ7vhnqrRZWPaMKb+wRHoGeEAd2/cGhYqUG
fFZfoENrGgEUitygBqrcWlGgEyS8fvwRyu+NxJ/I5xT+Tprgge4yBIz/gMHG06lFZ+vckaHFTWuY
en/A0VP/xWFdhKm2BTkmL90ZtUzVJS9AbUYiJsQFLG2cVXYcbnm4SRYad58V32LKEUOQfiPiJmwC
830JXRAm8qu9iA6qs2+WzqfF+lqdaF6DnsOMd87Ha6XKCxDCWQmc9wNYCkXKScRIhF+m/5z5hwr9
/mI8oC5oVDEK2DOFMNCsSR0BwFdZ0cYrzkPVIPlKpEV4EtW0U6DnCSWlug9BoK+gcid/Vy/LmKuo
LahpZODe28KNS+MYOsRs2uzaaMV3Ep80kQlvcEp/GMELmTutaOhix6hnnuaHuNSAFnEQraQ3y5O5
rgWXVgfY1/P/w+SS/t1T0/jhTXk3UVvyUR0XyZFNmnHh2+e+TbPArCy0Tv7G2LFQbcLc7lD2FGaU
dlWO3uPE5/qPYiIZ5JqD7kcX7PO3eV0pAIszmFMmWXfTKmShlG8yq1HPhRxEoqeyYrGoXseMoSod
rH5QND/IroWA9EA+GcEGZwMo+/vRRMlYIX+/qING/2qBGRIFW+JZtbXDLQJyCGKQN/JicKxQyNWV
WmpZgft67BypAUHZMm6LfWC/GLXNjrOB8Ez9Hn1lhOTfbWid35okEVxgUtru0ytDnQ08zGNpdx4U
F+MJinov2AluUpGzzxYRaax3RWqmNVBkPGhjhopdpjtebiPAQk+B0JecmvX1C/ePn0JaPiSiUh6A
XGEAqXzaepXycgcc+u9Vb9L/NsHy9fU/6kVc+2nMuHWThqOVdnXsJ6v71VtK9sUDoy7l5fOmCy77
RAQiYWPyp9AcJmfnBmiiciexBoh3RvB+F6gnIKyKhYzPlrItDrThncHcZhfhueverrAIuSWWkrP9
0nBumr1wLnTW5QI0bqyWmh4z0hD7CeKYSFoqdb0pYjr+1UC7LvU1Hoil0Kbx4f/mY7FYmw4VU4B3
ijKDBmAhGmzhoJybygI7fQYaP/uRYpY7SmuyiPveL/Cn5lIt0xLUzCC5kiSFkEbyMIGIdpYsBQY5
17hv0DqCQ170TfQOvpf796RM/RjzIyGUhXww6hi2OWJbWWftsWOyPzyqBy44gwKhiKMkQiOcb6CV
+LvWjWB5qnDjWeSEu+gx4iIqDZIvC+OBFtx98I5Vv50dbce9ixQKKEc0B9N/hOsaC4e2lRzS3TkN
hZsJ65xFkntFFkEKX8Tl7skiB0SpCdlfGsyBa5BFVm5PPMU4GZtkVXdOTdnHYQEu6Xtt+cv7Wpoe
Vd2qn6Eo1VlH95zGMgKieiOv5ZAsKorox1Sr4qW9mZmz3updt/aeZG1BckGzZJz4f2NPjp7iJcRa
KKCdkzKww0xEi9Dho9w+TdsoovmmQTzJXEoVBhcyn3wYZiOAG42R5Do+G7UJyfrlX+H0rsBDN3OP
LySa59er4BMZ/F5oa8aeT7GBAexLkyCMi8CAyFdEY1048JV07a+LxzgsvsT5XN5r5Z69vTMiiupe
zyPq/uafQfTGhNZxwjGcaxhKtGAva074BRfHZUKwPt7GekT7jgjoOKdWXOHfvFa2qkzJfulMWi5i
w1zicO+DDDzQTgx8+ZlNDMng1jbUn56JV7KgSQlNIybMqHtDJOOd4aI2fy6IE2U0rKfQBdRzkm1f
pBQ+6skHWtnsY5TlrT9lKGyVhbJkdIgadMhc8l+NvbOv0WJFjo4P5aR8ubaaEOyMg356Evikr1K7
iMYMhIZEhjP8SsvRsaAz2Pjhc9WnWaKnTWofdr7ttYm/xwfN2IBaBQKUwccL/3AENN6FRDIRTyYB
sg8kR3BN2EJ1bwC1XKekdaoyVynZj+i6tCjPb8GHIPyh1/1KG+17QSv3o1SB68fOqr/3BQFtq8MP
XJT/Q5ADan2fl6T4HY3P36zk2GfAbqw+NYm1QFTfguf0qaeqfeSEBDDwaXnkbLOvjjOERe5PrrCU
T24PNMZ9TTabMG6si/dya3ft2ru7JtMLlhXAbxXhINQJ4MBmEq6GJla+Ij6We5Qp2PHymbuf3cxT
cx647uc7W/sDM40z/kxsLznxe38WM2ZQMg3R25Ma6PnRDtz2ea5HJRP8erS2VlRf8wiMK2O7tzR9
nXUoO1u4hLCbe1CSyzH5sTJtymP1UWHuUCe6IpbViOloRaXgimVYYjj4GQ5x8+iRGLu/63xHiwWA
6Y02jOx8dRytMUv51WMpsGRd78sxSj5zpIKmdmgQ3dm+TNINp1jHDNGc7IV5go4C+rUjkPIw2dh3
HlTJVIC+iF/kaYGSnk4a51L8fVXG/6jDxVeCtNZH9XlErZ6ZOIo+EvRX0d5jXfrsDvJCd9gQ7bgc
2miNxiH06hDRXyw8zpKqP5BUCX5nKc4nrm8iOnH2lCAe7Gkka9/mTuapFriBEgevcZmb/DmxNOlf
SuPMjt8ZfW/kwpZ9DfffZZLF7F/hWU+EQnsC7+Wb+Mnbyb1xFH58XoAxqHffeGVhkuoMZWPIZ71Z
K8c9YPyybUTlc0FCBRF0amyV14lwzjAsICDBmdYEsDWQGaPhbGnmWYhTEA6G2zhemMOB2uSjQJsD
oAg9c9KoCHJFm+mVt5wesykiUO5vPI/77klvneT0MKA5nD4pmh97Bkpfa125U3NXalWy3oVQAgU8
ROYozCWqI13m/0e7nuCTSIzdCnIuNvyZlFqIfECkxFbe/TGEO81LvDloIxpykA1cfuuAV9oT2eSN
d3ZneQvWo2SOWPkydvvbocSiuen1cVY5wokguJEFth9MhPvySqOnZ7iIr5WJvICVZ4W5c++4aepg
vlXCyzZOG1ywTrrv72Wvb6DQgwoBrQmfJOuMOPWJivsnd23MqLgcVUvHVDI/HDmx3YAY43fc/3Vm
5a3eTVRLj216XkSO9On4pcX7hf3lIRIV6eoSTEJ46v2ofoGsG1pzyBt0ZAc8cMNv3eSG7MUpMb4n
8jlbBteL1pE7rp8iaUN58d7aF0P42JWZkSu4SOka2dQyiBKYFDn7GXoyraI9DUWezINSUDWMw7ML
Pw24Zdju310ObY18ogFfyHKF1djzZRmXcEptgwKz67n/uFyp76c1TZy1Cm/MJt9Lv1cvqyY8fJdY
O78u7ItNo8IIjsID85YLnME1SIwADTFe8I554z6DdJXY5KqZ8miO7bznETli4D0nUGtoM3TrKy6+
fGYrXMBZMMsZdj8NlE8y/sl40G42xP9XQ9t/l50RVWuVi0OvSFCOyMHlNbREzZKz/N22EMLOOakN
0TPr4eq+Br7FNcMxT0v/N+N62sBNIDzELhk9MIa0THbsvJ2E3cvFWbzjAbreyiAEThuwZyYkmEOP
vUhhodD8mHblJ+zsTcmzG1O/7wF6OlLT8yRTBVAtQdcxT1ZSPwUPMlYxIvXKdeYiea7sNeGQwaiW
wY+4zHSngOo5mJT2sKc5JCJ/hkdx5kJfyalKL4kYUGUA+ln9qBUtdNf21bQ+wJxYqFsAFeI/BSm2
i5MG0gwMdDgLPxrI/5JWEP0j85UNNH0QV4rR6oJxj5LeCuWTuI22ehM0GKlUswhRnaPS8pOWhiU6
o21ZrnvZiDyuMUD/LHeQDbXBDrBF56+c4nhkux+ktPnhtGzgm0RXh8RIc5VBj1qNsP8n4BznvbCc
vuGcRGzvYEgxUyMIZm0cDhX37UUM1LYOBXmeKOHncfdmCSqaVwu937dtS5NCoqgSR3obFQZVn0Vb
5ckyXE2xcNoA4/44xDzxzg+un4JvFSqKs+jhHnrJRmmLDIpAFwHS7+hImOTBV0jLYwOO7wSLtHoN
726SifCHEUwz0ygUacz4vERrY4uA6i11ho0gATLuTKBo1bxJsQ4qU6pik9sHCFY9AcbRwELjEORy
J14xkCJqkMjjnx5eE7TLRMtM5pDSOh7QTGEeCS/QPzuKlLKIbY51Ji7Ogru9CTHUZjSuaCgb+YI7
VPcL9Kzww/5RWjOSy4cjDv/n0pHX1uSzXVgTX105Hgzzd2DlAqqwlPUb3qsrbrl+a+1tSskHKlFP
PBBOLrUYD8BB03NHGOHTgY49qNn8K1uY3nONR7/VOhGDb64pHO9DUYWxKAF7i2eNa0/jpJPbuhTC
CA5dNxl7YawlKkIHDIQNz/TMlTfKXlL8rt7+hUX30tnq7qt+lmFcX7nfGxtijKrZB6SC68WfKBlZ
flJ8hIyqLsQIKiQr8fwaOpelLLBcX5ZbmgTtcnt4DANb9LleME7hO4UhgxLuong9YSRk3fkqYoU+
W4xvbo18LOwlkvi6uc4eQzHTvrJAmuI0wI6zA4xQgX5m0tmwvFvhJ6UGpTj1H/EoYv0U5gEw3HRk
T95Gj7DlQBM8Hdahj53gi2IibwEE6uWDs+FFvICRlH10unKZxL9UsZ9vQCRkVPDIuAHDCeLiCpR8
Zb59HEx9EsKbCHVlvAlqyZoa9owEhyg/FiI2mqFAvnLQGuj1lYZz43600050CZZVD+IAmt+GQZVD
OIPFHLa6KayhF3IiiIK0TSnE52SHMfmRCtMiyijkqKqW/ZRf4POyuMJ2AkNY7FkFVzz+Bp8e2O8U
5Wt9xiYdPlcyj1lRPUU/vTCtDJ1GSJsNx10zMciJy3Pbq3/uvKa3c8fthI2nkyBdVhtSOJbluROs
Vj3nDC1KtQCM2uN7NrdPUNHCrDDdpTrwQUAfEUKzF8VYYSFnpgFT8EpXZJ9EuEmvr+Enb5y8TKrf
k31cS6Z+2k4APnZZKe5ap0NVJ+vasPlCC5C+Sc+qEoWr4TTODhPBEcVlG9dJsCb52JwtzNhueBsu
3/D+xMPFMpdU637rl89MFrOtlw6W4PzO8UqjRpfV13c+JykwvqKu5TuMAucRzDyI6WQlwZlF6frx
41sAVUU0keLJvw7cxJQ6wsFjOjcBZ5pdnwrL8zaH6qX+8akllSvAqNYlNXwNZ4Q5G9Wu+IqJ8rkf
GaXV+ZBCFlHoUi40v80xQ+IUSxLtE/zVY6nwtHnHtiW3zzP29SVzN+qWG/ynMSCwKQoKzysQFviT
Fz4AcaWGOoxgX9qL/fVVFjE9TjaIDdA+HV9/OWQKTsfq3Cxy9WpSCq/jGsQqtVeSLG7d3c4oePHF
7Fg7GluxRTNcaTVlB9jtVys9GFNLarlJdxVRmckPlz3VQAvMkmCwCuorl1NDB+Wp6VmncSZikgTL
E/E4gjc1beajpD6AnTxM6VLWkehwbVB+cF0zvNL4LPge1kfyE6d+OiFvRnzlFEjV4de9uhw5880C
t7/6QeaQeVFKq7MHAqPb+W9H4zBt6VkFfI1NNdLG8G/87tuHyE26MZZpFQKzNVOSptiuUeXZDZ1C
MPfsXQHc0SpLzKH0/Inx0e/G3iK2ptaGc0h5pl+KwGK3us8hdcA8ytkmBo8lHpNxCq+eN3upeeV8
VKGFB53C6kZsB6YuB3zdNDR3p7oGtE5DqTdaTTESyKe49Tz1LVWcFWqOTgEv9iaDahl2MdRaGPas
wjj8PNGZDOmdWRhrCERbDtCvKC9b6WDGkxUEvx3cMoZ3qGgE+f7PHgZ1qsA176QTRxbasd/r1YK8
BqJWKm4fqMTB3Henzeotd9lEcMzXos9vgHNYwRhWAePced1Bug42WPchTEZWtZ0eb1Y7QHBacx6X
houcw5+AU6gQZG09p5+nKcHQLS4mWcUB1Cp2cptB8gm0a8Q9IPu2GCXxtAv/f4CaxZj7MBWd83WS
J7ljqLbxM20ATMP+AKZg7URyLOHEy72i6aWtmb0KQjYwwxo0qFgxidUQ6b+igQ45Gzjtgh7nTb5X
xEbj+26zMRnBrYK8npMq8dBGwefOYD7Jr0+HdVj1PPVWtQPfHEF+80P93IjqzFSry17oY3elnnXP
b7IwDcyuJwSVIvCTpnqVchdxKczc5wM74llsSbX3S9SP/IQBgFukj322VcqijpaOELa1mkieFGFC
5S/zpsKX+z3tetdZPMZCilYA+D918Bvkjp+Yz0xo2RpuGeFSK+QENm8BT/BG6PoUWNCyu0JSJXPO
ZQepAKUW4lt0y4gcWzcRCqK6I5Dc7Vm5hxaUbI5LvtFshTgcroTCjLbNCOgThbs/OEuikwRuERkY
3hUbxXEh8JkrNZhRMkKJtytLJb4dz30dTd0c/kLhLf8NCSdxyjoXxM/LYaoLS5mqE6w789UB8D8+
RCp5h2CtEkzxCoOi562NpqHV9CCpAS4urh3nZNZBjXLYQ5ukVrnUv5yT6+5zPDkhJvtP2/hwUGcG
Tz1ngkhONvu3sz95XoKL32qMyOgVmZAzEfcLoDRwKAA4Rm4F/kFdo9cmvRH3A6A1a+hNbVwxmTBK
zhLBDlH8BO3NU5Y4Vhs/qC9cuTaMwrtxQXVVRm+Zp/b/B1Z/1GBeFKU26cQoXt4tNEEDQ7HBRuC4
p1iShxJUBYKvIRZ8Vj8rbGxY0A+wJjUyVei1Eljy348BOxbA2ejSNb957/hUZw/pWtZV7qKJkr0U
wyqjKl28czn9IbbYZYFdy3Ihev+EtfWvcGeTIExEWrwdfD69TBEfmzVLJ300B/T32BOpTtK6BLhF
h1ZCV7jGgS1BXzjIFh4T2oHKOfUJ6rDRzM8xM9XBxye4UIqyxgU65nIGTtqHZXKkULWSd3Vk5GXk
swdpd0zZbbRpXc4FUPFjx+W9Kw0ylYupYzkup5xNdYdGx41zZfY9rnm8o07nl1R2rup2ti7Svx/8
+Sg7xHiPijIsNI0ZYqh9WYZG8Gs8GUcuB3h5yFakcX8oQtf/eY7yVGw21bxEtme2vtn5pjI+XT02
Aw0/wJrMYLIU/gk35H8RQMc+dESqCsPGQB29zfx/Fhlsk28BnEZbtyQO46XgrQoGmn0arNNhK6IL
RSaJCRbojZWHOaEzfp+iZTfFK5Kf25GGuF77wSIx5l2aC75teKfaP6vcfmFzkSlIQnDHiXZ/bVL0
a+DOyP/vT/3NjDzev1LvgGr2n4ApuJ63Eq2+Jy4ZV8NlKSMZkbB/xBGeFJUF5uYJt8cVQGYg963H
lDlVSh5FmiHqhEQoP6kKfiMxN5aRaKkpZY+FYfVzouUCOzABpNrAqSy590piiXzkmDLD6Y3iYb5i
34cp/sH9wvbGyCJNEwpEOB0+EuSEYPwVMe1o35q9N2eqlo+/vOogCCP55H9dtEuYukHPjRXydXzn
CCUgvqh0xERv/Nd+ngZf6Yzq55tdFxcOZ27vdu0y8HDIyY1IHNDg2ImFdtPLEI61QnWZZAfjrmSB
fAhTzajP4AZ7p1+AmueqeGk/4dDlO81R6JNf269qk6RoY6/TE7kiiJvWmxSDr2OgF3YFxRAhLSHc
hxHKFGDyDX7BXJrRNPVfRlbBSAyUSVM2upxHmiLy10PxH4VAHjmxS6Nqb4mm4gEVdUca4u3I1OyQ
2h5Pi/5GWltxYuwPLPos0Fo9XH8XZqkHotNSBjbLuCzmjGnIpfiin5WXa+372cJVRc7Da/lJ6vVS
R7TnJIlPungPPt3n7IELgPf4ANHjFepqUAYvnKZhpNXg86W4iuEpvD90nsGmVtdAcFII0ZzO1/l2
wytjP/PZYaiHgo+CV0HGiUvsZe+YSue2Bo6vDha1ar5xGDXDjQQDK78tlOc5plbnbUNYX0/Lf/P5
1q/XjI5txD/jcx04YEiURUkpiROb82xe10+FxBwdhK37mWu8mrZrQRcPkalfKQVLFdtRtJFIrLAX
89yewB6MXLAiSd23gVGACh2bQuCd/4frAueBLl9an6MeAA5qPSqiNJMsptWulSq1k0eLTfRkq2GY
eYQPPx6Z1KAGUlNlpmiAnOPdV3/vq6+3imovefOH8ytq0fl0eeSNqKPpo9I5Vf5vrGa2KoCWF6Xl
FdJMnnN5isVZGegU03GpGPXiP+uECOAqhtsYdUaE1nYNqo9uzj67iBzlpWr6+1tIhPShr1u4Yzi+
Gbrjp3zP4oD4Hnvkxgd+aLO+wYnUKIFTKGnzS0djAtLd7zyzqLXYSgNjjh31FTJLShk2ZJRhtvYD
xuQ3fW0CM9EVSvkhUf21oGC0/T+dq+Stnc5TFyRJXdVpKaDq8LYIYqVLE9HuxDKQIQh1NXhFZ9a2
i4HLvu0PrY/MeUDitfB3xTmJnrHTw/GwhFC7RHoAn3g3t9ZYUyL38sRfR+FBdGiYahctsPo1Fqx7
/4qf7KSawrzsVd0NJgK2wVQ9GXBFuQP7C/Lqzmv/kZQ1x/8YPFQ8TRnZOGlJtqV39sY8LpuXSdFp
v2swUSAD78p1IRfZ3HRSAXMpRZ8U+3lNa6r1QXDat9T1OL6Z9e6XoiWV/g86CXnPEt8cu3UoZuHU
UaChzBeBrLUqDF0lDCSkwVlgJRu2VuuVqchgq8VRQefsS5VGoNgWGaJ2x5V7+fi7HHn7wdF1hX3h
2ixEXMt0+lqEgug28uZJslhQAi2wo/y1sG2VoNvSolO6LW6sGlx1g6HIrHt4UBz6oKkj4WqaUdcR
l1njInW+U+vmlgpd4T32RrORMm5LUeKrZ0dNFG6zmvdnDzsYppqbF5zHx1sdMtgPxvpU9PQeKYJA
n/6Bq8s+ujugJQkd/hcOJDFAgWSszzqcutBbY60KSNvzeHjB+xVazpU+f2kNrBgBWN8v/Rqi0L4z
hAmsqVo0CpXi/078EnZMhZr+C/qCacprmyEe4+j/5uHclunIYQXy2IL5MzcL51soQe7l1dZM2O1L
jpihfUcr/59Gegx9uVhVqC85FCsCKdM9Z9zw9Sm/Thx5t2NGt8U9crznolZ085OQLGSXxnb+Wns2
1jGDzTNB5tqWQB6dLZhXPKrXHV7HE6syYuZe1+KsWRmoLXba71zg/TNFZPNm/1nLBjmtU0JqQJdO
TVjD9i3cdymUgxxzc0bPq6T85f0w+NMLXykiY/HcCboWlOSfBGmLUhaR8YteFDW2dg25xE1yVBAg
AcxoiyLX/FoTNw1yUBlwsBxpPa0dPnsTUyp+qrtop0cNx55mj1GQHkF9lxu69J+HP8t7RpQtYk+I
O+8Hn8GItrFeYjfFavR+z68/XEr0Ho8DO9+oPbsA6C72vioatc2eCiiqMCP4y3+TSzjkT46JjZKG
gPRFMVs2cHcKK+zLLj+hxJqxPJkbS0RxE9h9OGYMutvVfQJNwwwl9NXoZb/141RWxrE1ip46oyXW
ofc5C9ETOe1SrfzQt2YOdnHrhXEC7mgi85SuMONXu+zItVVTRMTFrI86dNC9k4qMT5CU3LZm9fP8
7GYLJjIMuUWhjIiL0DmU4MZQBOPdHSPSYmXwP4XuiF4vGgm5f20APRDQUC93939BaY18WBhaAo6v
HrrCgB25QXwKGHL/CT3wiGJ2ilEZkrtNgwkfnYBE3OOVSSiU05le9YcqORJ3gE8rZAKgxozwOerC
DgDuQ9VK9bKHV39l0qRvv8Zv1irHLYX8SrPrTfVSAhx1uPs1GXQ9CS65zPjDLxJy301y8YQcG1OQ
38zK3gwZcah57eEqTQTzSxGjs/ERl38L8NQR5RF+JFIy5uuwFMdhpcqgZod2p+vgd0KPzdg/TFXe
8nkNvQ+vgxlES5GrxDQCPN3Io7eS4uyS/tAvepc0cDD6SJzRdQ33PqvwdCJe17dnivU21dym3qMR
ibwvwfrmvF+X6Tl2ouMZSH+VYIxoooDOBakWOnpuAhtKYi3XQNA1YXdiiHz9fVtIqtLduzjtOF4d
yGsZKgZfkCqDbA5yWMBtcJAlU5Mt/21FSn7COFmsoCFaEEFI1Fz9foGkRXmUD3KEo0JXzYlZsWT6
GnooulxHDv1DWs6I/hz+7ZcRHjhGyzaKhtxzkiut9TBUsYFlrePKrWoZy2xKJbNWUYey4NldZsLD
5wc6C1cjkA02QTNLpLBfu772djfAMuEoKW7LnfsTDz/pR+08MZrAWpfQRjB2+iHd+pqc3ngtJ5fB
C60GtU7H1leI0PutFF+fcQ3EtMCPru8TPNnzb/zAr+FE9EuUer0s3ZAhXLcwM9s4pF7KIUxISOQt
X8Q6TmyzIQxtmbyLbSkIetFQDATnTjl5pxfwxmHJsvnnNSt0t4+tyQBt9w9quz9eY664GS/waHmv
OmFfwbfMqc78xenFwKkNps9xsUEsMs4hLH2m3C2Rd8XiZduzJfz2CrNfVtV4eP5Pe9WMBpUTw2KC
DB6+8ithAzk3jDJRh2JTxJAnb4a6cGNipHf8ziPmaSrSKaUvBFrVZXSWOFqe6RFCTUlSmrRnitJV
o+3ayWDuPHZ4uJnDYAqAZQaDXq1rTDW094V2NBHHhWYRtejb+0NibMarvmku/ooYiGI55a5wJDOM
g9oyGbCCnUpxGYXRcfWdywKyZnSGot7CR4bx8S9SPB+hmqtWrumPFp6+GPhiG9yyWGBrLHm1XgoM
6tic6ufB4GkKv25CivADo/aBIYb0Mv6HUIc1c5r478Qf9bXK1fId8Gx+FwRZmLTjLvFm17nfRAtv
gj1dDZupTBDtDs/XPQhwDRFn4ufffoS7uk4RbLSdNmd9ZG9R7J9yqXhy6sBDY7XK+pbQ/eqwzAWr
qDpC9oHmxM5jsgp7kQ8e49MeJaZFLr+nGVCsa49phIOb6EzPBYgm9zweTYczrH+u5+d5j8XkhYxg
3F3pnXVwzLEs/VsdlTv4NBvz4ex7O14h253fkCDES9X9V38xeo0j6YkxDmGkvxTnUZCy+X8Sw2J0
hiWLT9CX6kBjcmwYQR9Rg01PGqncxH02V6G4DCyz1phA88K2bIkGOfzhMQfxMYbjxqCpoxDbD699
3KAcZlZCCqpNo9bkbIU8X/27gUPm38IkcdEYZFQDp4IVPc9rZNFlVXPgq5jwxReuOgMh4+B1oLIC
qbYBcrqudyiZtXzHl5zO8O6S0dXKz7odqtUllfrZHkD2d/8qXFuFyPH4/z4Au1kiMjHSxJmE45nO
OYiXQqqxdKxBxaNoXzNrRyUeOZi25Atl4XqL/i+i45sMkEdzLsFu2LkvinsQ5DV25dBuy9e8pf/I
rC46IWc9hA+0DxYkZOuypGu9kgRw3F60Bg58Q/izghMQzXWpZtmWUAlss6iDRAR9nHz8y+EQFdQT
vU+WuP9ylEKY8hzAPGqqPTSeRbX6Lp7tPBbwdrco/IJOqXfKFGSqbzkEUHA6jE9vl6a7/MkI2lO6
4Gv2RUB/OP9ie/nm7LcChMjS6HdhbDxI3/Ajdk4EAoKefPWenFn66aPAJU3qthx+DsmH4YunmFXp
EMccvEDLrXJRnblRlhvGAEXCPlbtM4A6tQt9XtAAPcKBgzRTVxtrpVHE9TfQ2I4DtfUbuPNEqzwQ
+7mpmw23DyCRMKl/I5xkd36gqriu1jWS4eCtGxldA/ZhwkD25FgWyNFKVhN9Dzkoso+J276yU6hY
L/z3cQMW3BFaXCDZk+Vt1wYkmiSsRapw/J5FVDoaDzE/7Fh+i7OYG/7oyCWg6o97FFsVHiuNUJKe
uV8zkTx+bPf7N1HZV3YVdI/kjOWBbgazpTXvGSU2F7ZZcqZHqPgy/zRPkfWsi9QaC5cN+EeyZ3KM
OpZget7+uv3ZqLtHYI5HwAShS0ecur4WizeObPGRDzs+QD9+yrj8qSzKHfMzqFd/lXUFG/rKjeQD
WpmsQplzRgVaCskJhaU/GifaM0qmdAsl/4kbExfOok5gzFsAjW90TBCndGMpK1XKE3ydfDI9JWbk
qqr7BPRkhC621a/cymPlHkXbkhgSTLXeC0w8DKLkdkrNcx4ENH17P0OrAqTZ76owSuSoMMhL1yDt
WJzXxpe18enjVG0kk5eZqiajFa2cLEJUhO2OldUZnsRLx2rNQgrNE/58kBgz0h9SD4Iy0ToeWF39
fhsGGu2qgzBVL0aJdrA/+svDLJJXUnM6Sqi+jatBomZIhQiYgDr1bhXNKxMtx4vb9oaPaUH7tcJ7
uZst+3mqgFt7qvQpbUTJh1rrjsClFrZhAOj7Yx+w9njBiNCEyPxsgFKDSy3e17cGuxMmgr6S40Oi
bjVT4YluN32PtEKnuHDsR+8x2BY2jE35mF/03rBx0sxzsnvB7ClSxArYfpMSV4znJ+i8KsIn2vhT
TUFb2OtdQDUBgNea/FcC32gu9X8/op/gnLtZW7cQDzVee7fK6O6LbMUH67tf90G2uJY+Nf0mMH8m
p7VAWXVl9nUY+tvCI/VBikrx3QfBH7lGU8a002ZYQbgPKKgsUldXcrWrqe434KOm5QOP30v97DO3
460QBSE9fcrCE9Ey2CeQs3yv2rdyFwBCnoM44xym4Ve7CWA9Mn6nWJGB0WvkhmjdWqeUUGRp1eST
SwSoq7idI/GvGBMGVfKXaFvn3qx4S5L/GnXnxbPcZdqXdD5yOEWhyhrZAiWi4O2EGCSGAqY9K2Zl
8+o+PXlHzLBzTzewfvYhtiV7FXGYNcrRVl687XQEF1bpjqAHI9PoFA9B28nM6+DCRjEAIrRC948e
vdUKOB47sacz9xAekuebchNKzPpb5e5T/s5mKgQg2nz4F93EG5EEP79eml3kjvVnM7gP9KPLc+Ac
jSlriOZ7KJDnx7zaajZBXOK9k5l816k+Sy4pMxxHT2Pg06CejSwT8mcqHhQR8Em5srIlarxuKFUe
nilYmtXWa2bg6gyiLh1xfq7KnBnuCHNmpEOq8HF6Qmvnm2PaMLBub4sGThpKF5Wj4lXsrnNSU6G9
Qvenl0Do0lQoNpv8mbytCUpXXtgfH0ue2awnzP2et+3ChBWk+0iRN2JI+2IPDS5D28iqo/aYcdeo
+KN0N57n9MH4YWjpj1MHWN4FiCJgOWUe11dT3P0JeA6lilgkeSy/IQuziZw4E7EZCo/O+o9BXncL
REiOBBcKig3WQPppueKDmHO1TthheM/9vcmzRUTlWIk9toMZ2x6O3Gp6RdI+UiUMzebv6xCUBiKL
YIMAX/17Yg1YyFWn7BtcA0lElpEzBXMXlRJTVUAZOubMib7fBltSFaAyMscFujX4sx7bzr7AHwid
FYQgGirtk7rVmKVL7V1gMZ5NiHRW1fQcdNPYbja6Psn1K/LAIpO+hQJUyHTdjd2no8m9puMG83W4
aeZzj7eQox9feGbrkArUyk2Ia85nMHX8XkqAcUH8os1twl+S5UuR71x/7u2/Flea6C9yGLCMNObE
zGxO5inOvLhUPW0z0sDRc+4icBobwuYAnfV5wvdZJ+ctZYYCaFh18/XZc7Ap6HMNUv6Vt6xJlyD5
EmGfo5ra196j1ZbnTGdUnUJSieVvymJtlBrzloLVVNBJKxZKtBjfh0qapUO5KiBLxUBgSipUCeEb
KuJxqCm6DJG6H4Hx4Am5woiwHmyts1+dIWlBd8ppIXjsZyed1GhJP2Gh9sa6ItOotG7Ro2VA3IoW
QgUCco+ZtK1qYvl4+ziisigSSk+fyH0GF6bn0kSy6RSwevdrHMk1xynlP3PPuJjqx3cxbBX4fR2f
oNAwazfSGBJlwDXM46/VfTpV/8JW111YVlGiDZFK5dqLr9XR0oEIv//kXXTTN1sduQynV4Y2QiOO
bwul/CpNY6i9A3h4Dr4510lUqHWgi8XHOjsGEKSmdESjMGYQVLSPL0Ky+szJCOXT8/SWMjmvMU+/
tX6UDUJkUl8zxyulcXsdQnwuAzp65HDt7f1fwlR1q9R3CkaYFZBwn4Gx/aiprAIDGmIZpAxjtNxb
vlNFxm/b4J3iISPBn+h9U9O24HpF/R/SOX7nFs64Tzff6Suoz2UnOigqyqRyzOzmTz0EDq/Skv3Q
qxSXoo93LTRawgfDDzyEMtNzoD9gv+CXTVBJAMJh6+pnQeVF+FGril3IiyN3IpMmvW1eTSUsJxJW
nxQvNOC+Zh9sBQo8f9sRBlIMIFGnj75BDB+aIUcfSnrIUCOpmHr+P1K/IMJDpBgjkR4XEPHNm0nK
te//w+eY1Ei34wqxI89938cxWZuVEMqkZYSxr3v+wGcSFeKsNd8APeWKAITs7lRSaZPr1AGd4KIG
9szrsxJpBwKUlnhsktDFa9w3GnWT2i6JSejZ/vnfqkg/fU04d9aKRoQjxiERP8sWjtkmCCtheW0O
kdzlacXoJFUFEOEkZlWvDXphsv+ss1b5i4wdn32Y/cq1ffgZX3KIZBjjxw+W/P4oz/wTyL0q4Uqf
ysJqvIfQbrfBMPVtX3GptdrG1RGG6JvIP55oZkxV5A96G7Xv7hGVL9uKfB+LA5AIz2Tco/vO24zn
t2J8ZYZbmBYfoxM7/fozk1/yimGfJ2jCw9LRIzmb476qK6Vjr4aR9+bUrEyaZxpFt+bOVAv1rz+o
yT1kR8wznozDo06VHEgO5K3I/DCOeqgKJesEI3FfpLdhfqcEFDll0Nw+7lirWgqPPTSSNTLbwClj
7I0myQkXrfR+rOJvFEf8BVIS8Bpr7gQ5hoY16YvFoCm8JyUDFsShCRFq1ES3W2kGi79GsMWzQhmN
x4PrqLKncivmb5xbVu+0Q6BEMQajJwWbmDy4kZmLuzCdH+zJwa7HSYX5XbOk+iD90DVs1FrYLoy5
PkPTYOiypHfrY1zs2EVgaXBkGLO5iNitmnI94UwlVRRNTVcw60pvSvJkYA8XC7pcegftbV5uEzzr
7CE9QJhtHjLBqcZNJZO7bIeoU6IH/Gac8L9PilBEM72gdRuTxrYwH+TOhF4mXajQF3nBD9clEUY7
/i9UK4COeFDPlzdKxP5dJnsvNYhMJuN82cEPAUSGLzy+nGrr5EYXSU4U4UJDRYwqDedvrjTZnFrr
B7B89YCn4ZFVMl3S/lOPJLjEnsssoPNlcUUUcN6E68N/u9oF6o61GBGrbCdg9lmAlKzbT5clwukn
jECODhz/M6pqUvh6gRDEVnZqpi6xNewrGRskcIxoBZX0fCFu2iA4yPsLWOA7/yXXPI+d4s2YUw9S
z6TdmAnBFvCMM10o7tCKEQNDTcTCUJP2HCqMKzExZpMqbZ4VrgpiMDY8qpDMzAJNGcLbqqVxoxoX
vC5trIkBsDZ6zL/BY7LR7Pug0YhCSa6lwbMhhACnPTlt11DDWyZw6/WxKJzDLfXC6BIzFPfsg/Bt
X0k5qACdT6DIaZ8FzkbdTBONSKFTchlJ42/712CK+LRADE5hp8gHc1l2v/s7rhyb3G59UUa98p5b
8OctFdxbOTbjiIopRFQ2WZLtrWzmo6rpFTgPLKHs7lPUNC4W9BveBMCJ0zD2vZya4UpSC3OA6c8K
49PhAWIY/l0pkdllW7alA0+GtB7g/8VwfiFSTAXPHp6vKwEiz5Zv8Iu1OWdGZKRQxkXH2DwnRy9u
hb15+ehG5k5iHlx67O6+YhV0ptkScvT3PMC6eqWeiFMKmSCQgK2qb6AIFGk0m9KUNLu1Vq4dcniJ
seQKWSaBo12DCeLwzbrfiFk5OL1JXqONX78DJcgmck6ZbT2I1XGV6pBEqlJ2l0nd+n94ZB496r40
0ZdASnNFYUzO23LS2hcqtCaVrZjXKvHc8LlkBM32ZYfXDI66bUWdt2szIX4jyzzU70S7XHiG3pSy
t8721icIJhK5iqYs0nKazqP2CTXLAmM2fRccbxPM70BpSjxZ8NYGQQEdxdiXKV+VoE/H7YqkHLky
V5e81599YErzcMcJV7VyU4UZQ4GMwtsC/38KYRmRAFDzGicMn2CNioWorgFXnPEJV/dGbZw9FnES
07iDMvu6A452ul/nvtqe5x3hJHutmMrxI+8hFJCPgEKNS3a3hnkTLUarWT4cZaYciNsWPr97W3gn
Vu+Xt0vkqanT2kaQtrG2IhOl9inhhAJJBI1ayjnRk9wwXafNeCwUvTKR563nYbjE55CaLkgl6EPJ
adP/3OHMfZIHO9S5+0jBRjzBVcH6opVyMXqNMgWvmuwvGGQpfWUMAu6MXX8GpAjm16oq41hgTaSu
e7ZRgSj5DbGI98wnWk0xU8doH+OEaezbd5mDnRs5mW61QU8RV6qzvJ7SSSRcI9g+VEYDeQipzZKx
nJYzxmdH/UlpHJoZfyVJbVElR/C0ykejInGAYNAm4F6cfjuS81ZkzaQhPtgEB0nNL3adGK1+n7w0
HuTp0zmqS5cyEq+4KZgMtafIWKB6Q//A4DSwPGOM5xSy6RUVIy0+ys3gz1zWtSNmqgukeAUlBm3b
zZpbtRkQLL9JJHPp1+Gpv4g7nS6kMQ/Cug9I5MOvCCaMGmJLRFF8/DVYTeiCtQmrY1rseSECRnnY
xaUoFhmIu1fW6U48i3Qo1XLPMTeb9kBFAFzsWNe7Z+okUQhoIxYPrs3s8u8XYz1XV+AvZm7Ht7Nb
d5fEaBbtMGH2zBtWqN6qsOUmevELpT6NdAwE08p/Yz5WcroJ4SE4SI4eVbc+TbndcWO1Ur7DCw1V
ovTR3Q3sHAoGV2Re7KxireEJPPr1Ydp4CiE3DJ3WZafl/kI/Y9l3pjwHr6ErQyT8+U5wVtPNQUHg
hcKiHFV5mFyY1Aw3QVKO6cyLkfXzFB96dPDvIzMLbYR0Wln8NuacK7Vrs91MlJpAJIV7FTlgTQ6l
Hby9j58+g8aScOIvmtIg7d+qvzP18Bp+3TPJNL48F9EbwZjVltlUIWfuJkGgJRC2OML2zIXVewdY
WzkpDN/JMV6CetGLjBygjwBrgXXUaBN/t6zecTO1CRbdRGxgDRRfzpvi8W4EEJtNpi5giEbb2Rl1
fAO6ODvAr43dgdDQkAvXMkQhZA9TNzM0EFgUDznTZLbQwbIUmPhOh4j+htTXnSFvULA5qua4x7es
kqsiv89+a615Pu0pqIwS5HvdKzuI3NkLN5akMf8x/f86lWycfszD8JfoB3J36e/ZNsYHVxJmAkE9
ghs5hyOKRlbiB5CiPMhJRaIp1yojIulRFSI5gKCb9CNWM4lUTuDi/uUhPBxBwhBzyc/WxAe9l8kd
BRsfdFA7ZohSCK2PmgbvWWc7I+5u7rBMpv2YVHufufrLeAiqIH/4XcFui7A86mp/KKHm9R0opv8y
be1TAyEnUqehMFf9yBU7yyyQITSsUPuvCxaxu7zE/iwpwyqSXLWpvRCttB2aZ2Hff/WXVnqPylFZ
LBgBEKIjMrBhSOUE96Zh8JnLQELBAYVjWBt80/m4tlzytTeH2TvMkANzOJZ22eRUy4vLkZnlUMis
plNha/W2BRIBuLlic7u0fhm1VghKs04D4XLt9zenIikIkWjWsXHxFOZyqte72tb23c88WcAreHLz
Txl1e50qifrfHjIeU2uHrQHePUXkhJDnLP2QAU5Ola12/w5WOY43nBWTw5viprRndUP8C106vaQK
m6LhRi0/J2V/BLPyuLdQ8er1BAM9pIQ/8Y5Zk1G7aqApgHZc3N0RzOvBVHVXnp+zdGGDtWIQpXIq
GjDhLc1aRT37E3/awU590HbFgqmsoZ3TBLMEkvIYlKbmOROnMksQcZsM1hwBMpyrFiDOhfCi49tF
WfYoCW9BaDDr6ECp759XOfKllN6CIJk3QSy4HgxXPd225IELuEKNMjrO6NykSB9i9qa/O0lHP1It
lU6k1T5DoBWJfPUy8tkwcmXs1XzdSfopamqdJGEV0Hixh4zyXQcK6EXUrwpxRKhHwZgzrT04+5vD
nUJb7qMBhECKkMXoiYLVRuippr0Rl9BW7XHvd71uHcYjJDIPgh6h3n0cV0GzbjuVMR4xDQ3ZnDE8
s56lynEhoe245ym7vHB7THMxJ1DALgOOOsyZXiK+LZdVuSN+1ESOktktvfYczU5umxw2wMcUpzUx
IpFCK7gWAPEYdd38lWx6kk0RjuhF+p4HhTiC74YufR6RMvKN6XYWz7KZ5ELDocCX1vuAt8DSuOT9
HE5fz86p+xAG1LDxu4qJVfGwbhlHUMxDDu3x0CGQvzIHNa/GfGpuvBPgRm4Oo9mWzvB4dV0X4zm1
hiiCTJDOVadxHPHMLLV32Tjvxb8QQ7PH0sSu+L28Vj1Y6ezH8rUFVFn6Tvoyvbad11EwagxUi6sG
GyX3WSMhtiD/R6s07wwe5/9PSjMD30Dgz3TFgi9GzX59yL1R6NlqziyvnsgZHbSAu3JCGnmjvA61
jB1cYVnrBv5rAhGM2/9xEE2lqtthiZUYrUaMM/cmxVO5cX5nqN+XOjqOGRQmdk/p7aIz3KLNwZCE
kWNEn+p6PsobU1C0Pk4Qo6T6i0DDrv1NQ30Ff+m1HtfgwIhwDNLizhVb4LCMkFH5j2RjDO4H5Kv0
nEhjkdBejxtJf/AN45sb9OCueIjYn44yIevYnPifj1OC1EmJkoSjrJwF5rl/aux4bE0kyEP6PtLH
Fio73gwbUghC8xI2707KM5fhiSnQexkSnyPeo3wZZ3bh+IaPgihP3/Kf+njxeAmSkxsCDSP+9Rp6
L0dH5o+doELmDyQA7AUdcWIDV7KSPE4gzo/1epXFegXD8yUfCgT0X5m6dgtlsaZt7SsgK/E7KmNq
YaqEOssHhisTfA+BUbAt422ac89XhmbclThbCajQxx44NxihqCh7l2bOyj69YDI8HteJ17YvFt5U
vT0uf+GWuKwvAlUUjjBX1keJjAlsnwOYFeaA3SY3nfGzXcFvh2xK8N3EWtJLhg/6Wpn77soUdMwj
h5/BNPY3fzOx5RafnOwTPavjP6SvWystVK87UuJj05G8VNiP/HXsoV+wInbzm85cfOBeXcfO0vxS
wlQeyzvLtVSzQFzIQcnz8NSTEKGefhsF3QQ4Cd2lSGmbJA6cD49hZ7grGbxAFIzlGxOn0C/GM08G
jW8H4ABAyULPIBqstAhlGYb1um4Km32cpVAjubMKkg/jc0VHVV5YNDb5Yn9bdwf8+xcJVppn+0Yi
qBg1Nwh5KFPj2dOrnUKZYPu8/VBoI7f1+8xmI7uUpwOEArPsPI0AlciftryCLJNZ3iMF1xpFfPsF
WauFvWNJhaiEctIc9B3TCVPk4aq/qjADozoi7rmV1qLYivmoBi46u9+DENqPCZhOsK6ocPVztPQb
UeEQaka0QqPA8ej9TiN1is7C511/DviVweb6i2DRoEN3z2K/S8qEMEU9oVfFmsSNlBbGOulFl6Gw
XmBWP2/qjCf8PiI66OqrNLi7TLKcf3XxLwyhTEpBxXs+3FrESvfo0MPuwcJ9P2oVnNgKO3szLSRo
biXxr/bwoZFsh620Q87CggI4/ImwJCjnU3chd1Vc/m2OnETYs5tdt3eoRDqSRKRFWKh8lQB9kCKN
Lembn1MYgzJJ9ckMw5TVWBYR3rO+frjiLw/g++ofvR7hc+SRJ07VtiUERP1iYj2jHS3ibNboEokU
LzyTZLGjCxuGOntXPyK47zxUgaUdUeQC1L3Pn/IWD/y1uqtGtYLsVW3z/eISODo8T+Xvyi3nNJU3
fqhPnHvTRXi9OLmc/cGia7wf4/hBI/i/A24dpHKaQ6BSNcNEDITA65Ilv/2NCriucCUlzJT0JXkI
2BYEQisNV2AXkdvisQo2oH0nvxP1DPdLSBcDq4LW7aj5z137QI308Ao/2oOe+G6QqwSZIqVW3Nvw
3LcQ/bLqXXstWAH+Wb9vya5aIsTCujR/lkWV2JjNOluCjlUIK7ei1uBWRAqS2HBfI3QAzhfZCkOi
HcdOFPeoULz3uNoaudv8Y0UgdXhDRQtrtIC6KGyE7kVXMYK+IM3koHgLhVHGkl/YxM8gb67lyliZ
WBaRys+KFQIJFHX+JTpOCb79nT3NyvvCcz4MEJEzTjlcMa6IMyh/16MnKid8JJ6FrR+NWkFpoaNR
MGYvJST5ReQMWb73YvgavHyxBaRzIiWLIp792MZi05kh4nOK3yfFgWXf5Ibq5s06CAHgMhrNQL4K
vwNFll40OcEuehjqmpGFlaHxFlbwZO1JqU9zjcSF6lIKaOLAnQH5b/F1rATx/chUwZDxIOQN+Qd4
ii63HM3U1ZjobH103lnYEV7MWJT5y3UyChQ1SyBq3WIiv0pIpqYcT8SjpTu1EF57p/mvoF4Jl3L4
bE8Rucl0AThsDTx6ds7nA+jd4R0xYfDTozRkVq3inOuipATj1BbXwjxvgkKFAOqihhs4u/q9kyU9
QCGjbf22N/kdNyU9sNmqCdwoEyUup8PKpxI2dxY+Yf5z7Okw7+5f67eDLCH0SZZlJ+SkRk4jGaa3
6IAIufY/SiR1VOzT6ncSQkbcXHKWEYGgiZtxApi4bqBEXZ44086DRp1EiN/uyHf02JGwRJj7io44
bc+IjHWxE8rCYxMtzAuud6NaQVnYZvaQ4mMkHzb2qggkfvpk7fpBQ9AFrauTDc4KCC9rc95uINFI
D010GPI04T6j+7nWFtC25xGneqlToWIcjyhS1zLoLhSGeUXCTTid2nuH4gFXzXIcCd5QUbgbmoN9
1SQLkFG6mBALbXXXherT+YwieCdOUx4Ujya340EELf5vu46Q50g4ThpXPKUi2FAZjmwzifNmyOb1
HtDBwPiV6W9l5eY9pkhm/EHxZF0KImF5/p6HhltJI4+AHbCHXE3rNghBwcsUD9dl+SUyJeoqiT70
ZH61StegfQOaJVnPh3dv3W5eelHVd6UD2Z2sdt4F9ENha6qD6iQtyqHTD132btyCEPGKPARlU6zS
snCBp8teMJzN4IgWDfm0qSgIUN/JUsR6ATnuAKuGwqaR8qzVy33P3kKcocdQNXaLqxmRlIp9MZ5S
RDnB45qU3vpO4Y3G/M7+ldxq2z+aOb0Lf7jR9nd2t70z6IM+1YYDPQFd8EJPnM8j0VvYMk1UWJMG
ELIOO8RNdJrA/He8awhO1GfXReP26giL7yh9mIkCOxtH3RHZ5dy0jEwi+VXmVayr/EEublj3IkC5
NrK2+kDopL7Uay4MRztbACfRo9U2HGA9w6I4TIz/6Z1F2dEwd+847OgdHyeDpDy+VfQvXa14TRuB
akL407B0hNuPUPBRyk7kyO6aw10QBdPum0JJf4PvAj0yIqFw3v/9lYcHxuehNQ0w+v4g4Yj1eJe9
5NKfwLJuFvVjcEeg4x0fI5RtN8U0IdipIeKR1/rQelFHgpt4G/598h2RLzAhiL7QcQm42c2Jlk6Z
nn6t9OTLvtVll4T0ua7W5/zPwEFv2iwCY2We4/MArhnjyP48nCNiH6pKZ+ri4iHqxqfts6RtRhOR
/CcRE51uvTdsx18FIvFS8sq/o9pFKBtTCB6bvBQxhVb9qgI19v64WE1xl7mDve0j+5vRA2LJGqcg
rU8oJtzHPHUnJk4uouHEoj4g9x/E/iIs3M9mKS8HHit+Ol+rQPzoHJnodzvBGhgRxFX8qSJcYL1P
WkHb9CPxDsy/jAlDeykYv6pLEqSDw+YcEj3p+wATLak2jii/lLiRkvCh3i8Mw1zIkbNtzModLqrq
e+bxVrtQfPsW7qep+APcrXrrlopH4WK+1ov1jgqgLQb2A36A3nvcLsPMixTR3SQCnQIDRKLorA6o
ui4fL1JAuAtytB7RPtmFOl7xUUcq+u8sXSkJGRysiDGrfz/JPOd8WCzSB7BNE8LqZSj/bJeRitB9
kKQbYRxDl5PsXh0Lx+IIHR4VqQxwGoFKs3AmN8cru40LBct30mQYIuAAb8exoYqLsxUUeFIdgKuj
kdTYLqyk684eQyNUAqZlIf7JDIjXs4QEdPRn/BnNO18Bp8dNngqjvvDiyp0xLfeBF4C6k4ztWE2p
USBCawM3vU/pq43ZHnO0Yq5WF2NCH0NOUM6QSwGxZbEKXM0fKk6mx+AnTRUgm9jcAi2JbCKiI/zL
2dICVfa50nsmoUuAKycyI9gpmrZEHIO9pzRSR2/y88ALqwvQPwNHlzy3t4UpKPk1Nf3TBCjWyhfY
HI5BdKf28BQiZCV/JsBW1LnO+pYg0cicBtaZCXYlBtW+GIIMZe0Mox1LFFAGI9fOF+N76GBTf3at
fT1oSnjcXFXJP7hnryqMJXy8Co5kNfb6hScvPP8XEpv+5LMA4Sq/qY8+gXmx3GwdR77WQMn8lP+F
wjaoYbC1JoO29j3zpCLYEtl+8u4QK55moAgRoDbcfdRFZ81QhwQXCWYndNDNC8Trn7nQh9GL/N17
6Mzh5oa8gdtq1nZ0g8fuz2PlEgk9emJYQdv2RbhJnx0jGgqkOeMbSbZ1J9f4ZSTsMvSX90jgZngP
nOxz+uW6gbRhtTGc9t7ZTW5eA1sdE9GsQ+yIyqOlZsdqUc9V1YX/YChq3j83HoBZmhLKhCn45deS
GEjvP0g7AVxbVvRmhsUdv0X5Bx+Q6gfbV1S8WcntE4PRESidmXRalWUOk7AyhSzyYKMMWJuUt7h6
Xg0t25za8o72WWU1EkOS0wLEYkpG+R6m9AdFMkQ0bAs90geJ1+rcZED5ahuybERNqCNaj9Fnq2fL
Bye00M4KZjxof1+JmE2x+DxkP9SFLwneSJMHFGpKZRX9ft2/5Rn19u1zuDkfmipnYK3bQBlwHWCO
cssbE70TmQUhVC+783Bp1DoqxazTquY2KzyG+w7olGJs3Ei7H4wjIfoHIH1ikdEk1U6onyC/30xM
4khKbkrqMFpKP0f9VNcWIf1X7MqNqg6yygEIrOPtsforzun8RvYZgSAxbdx+RSOKl/V+Hwog8t7K
Uuqdf7us3UNqsZgX5rjuFX3HGM8GeknOAJFgIGhohOQnBTRgYE0GnHClDb8WOgD4h7Jnx+o61UzG
rjzmSwMyN9LqwHj7FCF0p8F9L3I8Dgohlsatx8TtYLRfUTAPdlc9TVG/TSqa3OMEgB2XQ4FTEJev
EbSR7z1LZAkgFX9ysigcGmITryM21LeFRAK/o+sxO3EwzoKCCQwg1wYmruyppuPiAG3G8h9iFn13
MWZEgH0d6oasgAOAnY7WxrdT4/ducvVu6lfc7atCCwBzimy+KgnAvd60D4GWF1Q6wgn5j5uEAfLw
w6yr0GjBji/s1Kdsvojyuw18z87pIUtys3vKswz0PW/rhHf82RX7oR4lVOJOx4c/b+TTq6Y0ewJW
JSAB0BKdOz0m+lpWbcIK0NslMOJKnqKNpq+Vp+Pl+R/fObMkxiQEZn+nWfFQGzCaja/43VRB/T1r
W0tTgDakW0ByAiSk+/Gj9JPTRaUJIPC7yDJILysxjuShodBoJmY/vas7Tm55SYwCIK59Hv2gbiIC
WK0+JjzxwEm/CPFRKXHUe/H/ejeWYAw0Edqq37ZYLV3gBu1YoQVzFyviewakj4+XvA8qyoX4SqfP
6DRM+Wg9jLIo78+WWw1GzwaWEudYYsFVPFXmG4AhGQ4k0tJ72+4WWyuajg36wDRxr0CmllaAQdVr
K1GWPxZx1spnJqupD0qYCAZGDogNz39cbBWqdng4TAOFQvpcFZEirviVtuErxX3Iw684ahgiUbUi
GtdMIcbtABsL8bR59dVtiZTwMguqEt4fqHbgXqfJv3fKUMENkSJ7w5NOMj3zANDmI84m1uQ5hbed
3UhKgcZLs5OXC9Ng3TKRaE81J6LXu04pCVT34Elhoyo0Ga1HBriwwxTBDQY4LYbBUpogu6s31kLz
y5f704HqnNuAYOnuO1giW8oeVr6dTUcJYTWdNaAT6yXGUyFcRsfR4sjQsZnuePes97PLoElFXlnO
oZmbF+rXkqk8ZXJ2IduGa5wPjuDEdrUCQyIgOw4uYCV0+U7+XSE/lXqrbsdIb0SklzFmVKQfISU3
7ccVR7CUF9JMFWF41v3qiiJ3eC3WskXZB9FWko2JnnwkK6dCtiFZ6Z0tXBPsM7+NKaCLo4y+Ivir
lbx9vcdkdLfgZOszwz7iAC3qNYwTQQzqc/0JvbHp3kK3c6VrAxvgVkY1inOQVvOESi0iqaK8ls2+
lMKksDlA3sA4lWv+a9bS1H5XS8f0fVitksyLDgoRPkDUeuj+p1oOmRdTrDfa6Tka4NvZP5N6xo+M
UkMNU35RWW0HF2hqZbVgqn40B7s2Xzf3cb6UpfbL0svlnnk7TTpwoqZQ7xiNo+Cy9N5Og7ZLAbzd
oUYIzMySc7KlWZWgg6d04+FiBWoZN4VoTQhxr8eUUwma1cysvktgqQXWfbBuTGmWfuWxKvbGLyHG
h/9QAmDQfuicz4hJVpEMgOHS8FlaH8226F79BprQufnaC6LmrXfpoXPm5Zd/AyLfWrtLcHwOMlgl
ikH+pTw0e56QHhZeS/4OKdiCgS5tlJ49xvyRMN57KoVVqaxoCLOzp9t4QqmJ2Eh6rRpTSNalQL0+
P6Zlht0GplglhKT9kdD48uwYOZbRGcMasUPc8yH8xCvL9Sf1/sWovhowGZU+bNRpbNnt3OPRuCC4
PQuPHkuqC23INN8V2enHMK+5s6bBV6JTgKN7o3IlsPNwOFPiTflv5JC29VZtBxlYaBl3By+VBMi0
CG6OkTpC1WUf6jXxsk7lA8fT/yWiDLvq72hvHRfAddVueXADTrdVWaaU2zJFIjbuUs7pF7UX62Y+
aM0ttq7H59/0bu1MZVrAw8z7hYk0DiQx30NybSiihd+i5JYUDq85+Dyz8lQJmI/E+YfK9WkGEkhA
0Y8Con+twsCeOr+lOte4EFYjonnZG2XpiLAMSkU47HZ5nnSqbjIEUk27mclc9FucbovXs7ZKUTq9
g3PnWAGEAaAn+HMX/MkOpriUj9ziyH2btY7YXKme7SsO31aQDpuPolbvXn6AUUJA7cmmXz3U8765
mZgicCrassCRz2LzJKUEuGayf/u8u7xD8JGLvwIFUQuLEvBSuwt7qS0fZtflYGoLANrH4U1F+0Zk
NuTuD4LDGrU++hvOMIz2fJTDyqc+ZHpBTuKSqo0NkF+GWIeG5eswNCxRPBdQ3QkOIXS1/+ce6FVH
a5RyoH59rdSjE/MmKVvhEM6WFQJ7e99vE6E5y07cC/sJheHneeq8Z5WLhesNNNO0giUxVp0HXXAd
qpmI13/QESwOmlzGaqbEF2r0mjPb924wsmcxQ2yRZC6llgawUySNRnw4RDCeH+TQ1zDr0eBRCR76
JcMfEcaIgw3ub5MPt1aGaMQ0iNq75PncEE1Oz0iPSuMXNXgH80x4wz1Ny/yBzfnoV/IVImOEB1v9
Sd9VZUuE9ksFnFv8VUlYyTYLZz9TjR5R759nrwP2NJ5OtddKKGLbt4Wvqx0kOtH2t2I6KNEFV7ad
nrWkUk1km6vZD5kb4ZuN6fWMgWHau7WVS66nS0Rjy/x/c4sluYElkSlTWrQpt4Lk7fYSWG77CDSI
az2C2NBkqAEaa0PdTLI7MlwhBTG7ZufPI5GzDuXOaoBAe5C9eYuYX6j/UqMIRBMgM2N5zMlEiZm0
y9YXnu3lnTJhonE8LMO4WKiA9N5xQNnMGvtALeGlMUzwHyCOBJ944jWcBh2vlgQe+0GN8nEcdHdM
MnN9gPXLBcFkPu4ZzKx/0CAfhZIV80VeYbpCnIGl4iomNSRtj6ASfp8N6Lu2HnrZu28CYXnLDEbo
dLRjkr4n0zjjMgPO9tgaoLm+AnirwtDjENqeMA/LHoMopqAGp4hz+lCOVVvQN3/O5KyFrMaWe4C6
VGWfOy5YPAtqauO+1S4frK/+tt1Dyo3eoIgf3z1xIIk1LKD9j6JlCfhZnm32JOg7ANGmCRbCdffo
R06gKXmMvJuMxUnPFGgJ19gL8LDE3rPttsHCeXrClUKqBFkuMA34XwmiaQzLy3IkgQWlihEESA0f
8Mh0jDF7eeAO9r4guTnrCyXaWpgt7hC+e82SCV2jprDKSDyYySqsWXvBPRRbQ8XS+htVlIojASTY
9Fm0tQg5SmX686suM9FzVylwQlCXyWApvS+XBwtqXMFvqD94Ofb4M6VDUrJq0UVyPD6M/Yypxl93
Hey9UNtrQ4hOB8GwE39QelAMbRaQktFGg7vp3qfwXViM9APp8gMG2Ui5h/8wQd0joR7maIzo1WTt
mZdxjQgL9WUbIAnugbH7BRqw770eOgGwoBNfMT5icHl4MzyPrJ4IkXKWm3WFeS2Ncp1GVpQFJ6ZK
87TN00zXXVcsc7j2g0rSOyhyEq+Q0na0xoMEhvxI1op8CqXIUx9t9RPCwysr8eFt0s7pQDgTKwwZ
VToj7VN1Aiqk6oB72Y3RHAeDZllAUoRYsqf5f+X1qypj3AZNcNa8gZ5muSKYYeUHBqr1pyTUtWKY
tkh0ue+X/WpVTEK8bv5ppjeoMGt8UwtKohFV6hO8XvqBQfksV+HnzK7vvtaYirFEhlciuLST4sns
ePihpGwMudl4BufEuyKKG+Swb9dNbhbl2En0lKDzKO3+KquLO0sx6zPwL66E3d+vM2O9ZKVMlEnO
USistRmksVL1rByOeRYoggHxZ/Xr2idvJSpYtNh7TRBZCv9gtzuqBvub9K2+R17luqbCp9Fx/Wkp
uyy0CIgAZ9f5eajO64AirshvqAzdh+6kmfXEt9K5vwFv+4c7ThG63KgXVFBu7xi43vTBcKyoUvSh
WP9cYdLulyhy9raQYrSJ5aZMuUsvLXNpbJqU15kgVOIwucH/lPxYjD3Vugdo07vP8CIi8TLHdkdK
6RboPn29MlfI5cDpzIYsD/PzKkS91YJ08kVZV+rtVB58CCg1yD497+wtM5998jOpNpf8d+ZBoFhs
eb5XNd93UOCi8mXEHA2eAcy0bwdmz/ZbCxyxomUu5Z/J5Gwl1bJduVKHbjlpk9vU0EPcDenWXDAp
E2crLqFZZfGJGA5bEFPCz719pcBN0rD0nYNCZiXDuPoHT6Ds5ifN9gZn7bX6+d+ABYA8wGHqHajt
a40RDkIKHzSRCuU4GMQk2DH9naBj6TxWKCC0AcIlQEaDEcmUxarzGV2ssPT5Mj9E9a2kbIgU04XT
BepkhPsIxl2sggZwr2v7Um3dCnM8KfgpCSjfGcRvQ73KOYIOxtY9cYn+yWibaB5w5qVIKcYNJGED
e7S+V7EE06P6+PuunnfJru0nBnfWbRUb0LUvPqHzWBTjy1YobiGdo7ibRtxUEjir7DXhTS+tH82R
RUPyIPMxULJJOpud6NZGNLUnNG9eQQmZrc0Rmj++IDXTe6l6ZlYE6WPK+KkD9b5jQKduW4qyTNj/
B4L0Hgs3+CNu9XZbOmcJt/J6ebQAm6YlWpEBrFAnkVUFjo/cEIEJGs+XV4Raeb/v+HJ7SKX1/SM7
ujV0SgXSbZrjjf5rrZ+wbhYhUkeMjXj6Qat0lolPUGTUY2FFqivWt/UIg5TLdM2EoDPJLp/8RSMG
ETRgqKQR1JnVywu+6KuF+ohW25Y7dsZucwWKcPzjyK51MCq5TcWzstJrKni4pxPDFBrlQKn5fyMb
j3Januq4uwfINuRYhAzfIMRnm+VJ0GmklddZ6EZ910/WRtNx2eWvVDXlD8o8HzBhNzEhOfeD/iOL
92a+6YeF5uxlelf9toeCPAeZVIB4Hzp33Cdmhx+r0xnQ/Zv36PCv3LQA8qAB/QKper2hAnTkHAFU
d3/1MehXO4c2p+JBEo7Vb8l2jTp+0K5IPOyMfkHLCsGWreS/vVDucEMwTwmSWafNowXYmDXSuk+V
zNIrj8rau27u+YG1eJAeyUzxLElglgq8xNVmUdvakwIkaZo1yaWokCsFXYo9gv8Z6CoDKjSPfSyI
sFjrobgw7e9GIEcmXRmthr4DMgXuSm/cQxI0Lim3sXuZrOPTtcc4A/0lKdyAz7nP2BvDzIW2fhS7
WairoC4UC30BeG8gL5cPVxskQPTyPvDrCIbKPxQZjIz8iHxzevep+03e+OiwCtVDgK2Dc8ELPIQs
o8+QxhqbAo1mufKROJkkGwx+L4NyC8a8Ig3CKzQINRbJHzVz5zqzhfPr0PyPlkpk00nq/3bKrHqx
rkT8gS+3D08ftq794H/++m1/I443fNPOHo839D8LExdMVuRcQRj1Bk9tcbFqNOIY8Esx2LFFxf2s
EHCoejrAT3lyJzcuh0KHqPNRunqDz3siwB4oQeqxbF+Lt087a6OqCKxp9kf1mgfO8OLP/Kca13Zg
+WlV9bmcgYIKsNJ3ASCz/Kq72Ek0dtI7z6+PWgnfxVtcHJ7uDJO+aR6Klxpvk7ApwQPXjhb/jCQK
5TLRuo3WapHjQdgoP0i3UcNLwj88P5+OqNf7CbEXa549v6lyYmTXRCbIA848Rlzs09U8lS8vatAG
yLiTpHqUWpUUp0wJ12Os8edshNLooUzcUIGx0nwxUIXfA/w0dU+ipO+7I3u4LUoLEJx3O16H8hun
KucP+uhs0XeTEFOFTAcqiE5v84QeT+sGzKQ4BIe86IMn5PAVjixUdCtQ0xAL2buV9mLTdR4MIAjt
ACfYs22UV/zrtd96VSyCMRXXxoTfoscH7ovDDHGEnbgO1eaVBfZR4QdYu6QGgX3EJv4YKJ68e/x0
jE/AWfDr3A7Duojr1KjxR8oWe3DY5VhwqrioxU16vJVz/XY9wcsCJhEtncNtGRRwYQUX0ciczAWO
Xgj+HhKBx/Zm0JaCFtn7imkin5ONypJ10/5+xJ5jfzWZBJOMLsgpCNxlpTUTl1o0E++oMQdri5KG
N+plvxKSb0/A6i66xV5ZuWhXNrofu2+bBAYLSJwdZNIJP75Vj6zQG1PhSmaRgldP50foNTOYRwBi
GXaVEDbVzuhNsjJy6h3cDCE4SaIvVsl678529KUVaUCIT3akGco6oMnmwUflWbku6ngopbqkdvJK
yeEohH16SD+lrglR3bfp+OyJh2jliq6vccR7maogpmjugHp26c2xYheM4PWQn7f5IR0VR1nduMd/
5fR/L+bgNYWEE3M1Zva9HOYusaZeDQFqB6lZ+n6JQtm6HaUPUxasiANn2qUUkvGvwXi76jlKD2SQ
1NozI5kfWNZ0nEBv1qM8eGZhC6lhIcG4Xr+R90EJZURGhH3RbDNfQssxpWAvDaIR+L8GtWmLKg8k
lBU7tiPff/ut0Onju0f1H7GKpa3n4NdXEaaYXFElCLvKGh9eqnPpnIGOe7gR2Aw3Zs/TjPQ8/gH7
5JjmnBxDDCJBi2ZkJ0hRODUIiB7fl6Bu45M9SGNX0Ud3usYQc/MN8f0FdfYNGxkc+bWaw1aKDR5v
0gRvL22mQzmnDqf4ezRdMOgPE25b5B9mqopUWCF9nc0+RCrvpj6Tz0KX4LDH7yi1lxQBALbLnXFM
acR4fMETTdIl8WPOMM2ZYoQP6ghf0ldzmzg91vVlnnheJf09/hLljc4PoahBOgutBZN4erPFyKeC
NFz4ytDN11Ho4FqJ3GPwXSovT3wOeBTsiY81gC7Au2QIqcqixp1NvSmS0jQ9HrBNbEnr2PlI0EQ7
sL7doIyvHDqRCH3T8bRM496vRZxwMnRgDlbTAeT7QtW2BdoFJ8xmJYpltTnAKdRJnNS/nVrQP3Pt
uagM1ydljOu8DUCeMsN1uYAnjsbCOZEL6KxXTNrasqqP3m4wm0ElE1Km3o0v59Dht5EuNj+lA76e
MjZzYuCR3PTosvxnQANZUOp+u4+sDaftFmzphOq6d2evSzK6w26iHi8LQ686qw3pYhSjOk98d1Mq
P/W3WaBIGTJoU/B0h9uFUJv8mHAu2C5ZHaJSNxgcHxcYDC51LenHuktQ0xPpdmfvQa3pQVPioE/N
wEt3etDkeM+gJbL9/cmNW/npxm02bA7w4ricSTl/fDBl4OGC964G7tKirpLNQH0r1SjzX72Ek9BF
RA13JOsLF2tuXCXoCtGzkKnPreM0ROoFNeieoFkZSrAxQKZKpfzIMO7Pk5hBCQQdceuEiB80biNq
Xw4PqjFlZ7VdUuTUzLIFkcFskHvf71F4DRxMwF3IoZe16bTL1r+GaKvu6YEtE2qgqXq7qt3o5QmX
F71TCumyN/qfo6TkZEAN2yrY0JbFeOdHtGOpU5VEU460/rHP3ir4Xlzex3LxSG9SNZIgO6OnSiCv
+fbWXmkUWDJLB7DVyA7OF2tJaxaPyLoYh+EVXaNfStZaKHZqxXgQ9drZa8Bl/tHm0ldpW7OkyXrg
watX+PMa6uvq3wdWaF6TjVyZl6pqdOTo/wjj3SgUh0eoaqZCadzBnzZPt6mKUppA+aQbIelU9OXn
gdxbEHuC4Fomiohy3kNelfrS5wwgm/kzlUlHYk7SErhhZPop9+wUxxT8fwZWg1sxphoDGfbS7HVV
R8M9m+8E0LoBfzOVE/S5PE49VwuuhtCYJSq91ywAgzFEoLDOlf4J62pUOkZOh9J0UpS+SYpHgD/H
3qQrPa/V4XPW8FqBy+GbT3zoS3LYYf+eugvWIzdDIteW9yEZmlkuiIDaUFtkdWvLLBqxpwKhqoJq
l/Y4zUO6hlbe6xNi3Q94MTNkzp+1UBPieZMQIbk+XAUGjPtlctv4FVtlhToXING3Q7DfT/p7Fo1n
D23Qb5+XbLwRsQkKrtD2RxOOB2BY27A0lJt3//s4pYqyiHbUELTi0ygB/aacGhas51E5nXeMJ03E
BL1KZINuq18aD2EmY8NazUwk64Fz1zgitAYHIxhVsRm+5VONTnQ8A3FTKf3wjsItOHvlBWjuXkrU
CAjaXUmQ0eVoG+axP1qU+TDGrbs1x5CzDpgl3AIqXZbcJE0ibUdw0LYxrr9JtL11WhAqnC5fJfVE
drP0ehFKNkaC+VCS/Mg5iSVVjbKzdFEbotUGAun1Z3llfQdj3N4bgHlFZtwEPvU42jOUUWeM2zLO
O5BVrFLYMT3C5rp1qXtAn41GMtfQ6rDLx3VYf4idRZ/NEwUUrC1tEofSaadWGjQ/HCV0P8inozQT
of6ftXoqVhW3qpw7URtXIdoDbSfUIutOq0N4IJwwhOFkrrSRyCh6MReUW57JPhVftVivE9vA6g3R
fMOAmTTwL8mOvr7dyVlxy7hC0ttFAHQ8WhPkqejdSoPDBZtLH0AkWOGPGNj/307B6K9tzEfk9AIK
16H1kkOowUrnTIbbJncBbnDj/ZL0M+OmC2qtpbgjk9zPMwDwzDSKes5B6nlKUm2A+NLI9zjO2/op
5nx7QDkB8BKoCjqhNsbBZoIe3Qh05X16HMKAoLT81lcgHzvxP77tAS74oSv2iAU+nG95cYoDPmZk
NAfsDTN0MN0griZoG1X2s0eIPVPms3w3mCIVu5dSsYFuss/O5lpJZUScAunHjoDsSeUokeDQBkSM
0Q8n6rJwmUSRvEM4pBVXhqaTtLNCJFkxObHGOGp5cChfK7M5pw1Pxqx3/rOFjYqmab5tifHTNhgV
gE3ZI7AmK4AV8VUYsH1AcQhKMhmOLmQUpWOL/0nJcNWI1LnpnuXNf57C8gwHfgY2TI9HJpZtmkoL
G6wzkQ32pUPsb7ukbEAAvJI/x44Qwh7I/pNX93XDKdAjeupuJ12dxXNP4LAaiQ1isjCYSPeZZKHQ
ORN8yFoZK2+0AdGmxUS5U0CDyyzlIOZezGjy+s7+i5RS8brJwM8h41h368Pdr6JK3p0Rm8tzQ8Yo
7DPlH4lsXqeGIqpolJOStoW3eu3Mv029wlfSyJDtkEbKx7mudnbgUkwYF4sjXRU71j5TrPU4kv82
nAZMj+IkOvTpbctiTGMzGiqEpCGLD2T+QIqo765+Ua0DmEO3M/vYznzpYin8Ukp4FG5E29hvBa7v
1fZmFDTbHlitRj4yGpwQJmc/nzLh2AHQ7ScGqLRPwOV8cufbH+n/AgFLs68S6Nyl0PIxdYn1h1o4
g8BgYm9d66cLqxzvMR0YnDCwaIc+h35xFq+VVptySL0mJWXvIMvhH05i36LpniRo2T8/NDLNwZeZ
lz/7+wcvD6Vqxy6bouzDxeo9zIZE+Fpq6rXpNJ6HO9APohjrBppKMto/bJ5pACIYRc7Z995wMD59
LgdmVlsrSEdxb5Z8IMrHyypnuuEpSlzVQ8jfsgUMVgDOxS16UrERlag5gIAwNQsSfqBCncxE+llm
DFAFTvjoZ59comlo4PWWQGSBMqDibAUhAaHzmQN1gkJ1oBapdXdaMaORG/JiMj+z0epHurc9PdwN
YGr0ufPGjqbEpxh2aLgeFZ8v2IZd9AlotwdqTd6u6LJTYcwLtsK/VhVjy7OGoyO+wUM8kGpRtHfy
SKvLx9h/5IX19J1jR2oiL8FjBQsdmp+t099ufZO6c3LZN2YyfX9UpiNGsNFXZuI8SCIvjg8ebLsH
+WAiKpHpDM93DGAShWx5bq/AReKleTNZi4w0SRrY/V+5ZqySlsfDnvdi0s+B9jD5x9UZzfC/rf4U
qBt3k5HARSOebKYw9R+vkkb+roRI2ykA9AlxPo0RVM9d7zg+1lIoTYSO+NjLcf78LzkScuQeL8E6
d2HmVuHSL0Q9w7bZ3o5AAQaLa2ZBYlS/PqD/VpkWXIh+EHez1yAu4Oc/h5vHURGEmtBL0pXkFnCT
NL+7chFMP3xx2ZIfzFQMRpqWlEC0nf8J1OgglwuuJTQZfUIKzVH8FSifINQ9tUxBqt87cVlZZsKl
vI3DCXguD1K+n8SI2418+w+keEeO3QXTCLVUmxjJbZjupm7X1la+RNeAE56kINDYPHGIYUnY6A8l
4TsJCOqm/aro2/ci5ZJztTh9E1cXYn6RZkTlwNQ5ir+tC5fYA2e86SN6xotFp0f63WiGQdGhrABq
axP1/281mJFZzNmRN4+LRjW9hGSejnydwLuaHBxF9ezCJ67Y4gVxuIHuvz7o9Ywf/9IALTWb3WbP
3SYeINX4ON1he9kwaOYI/uaTMtdyueCcEeoDSEvkCz/izGCFvMoqe8GzHcGVXjL9COVRnCEE/8aN
HTaKnmy3cWi1v12o53oyqpY1bO0Y0WAob6ExaQu192rANiMn27xnNZkXxH9HqSrxcFpp8BXNFnsD
vjxEQg3uXMFSNDmZ062mrrByvUaSujhmbdT0pK4f0tOVyKPNPpO2tOg/OSXzNQm4XFtVaIn4miv0
WSB6deUkTFNPlVkiC8rUJw+gR5bppuymRyfJ1jmxl9nVXzPBIg3XBQ7MFsOrEiR65Dfo98uxmxqQ
7+rjVDGrat3R+57kabOZhjQEWexiisGS537m6xIi+EMaDFUH224IhquGq5OHlzLCguX7421kA0LT
p1hxHyf6i8UilOD+bR/CQyXYLcn4vNRiPZ4/XaLoRV8R7JvUaY96DBV8xNMUK1ZWkK3S30+nygR+
uvlNAIzR2Q17AutHdz97XWp2ECAzzMVytk9t/mHXb3lNtf3J6Rsn7EEJH9esOJaaGiU14Nb+F4bJ
jyfDkOXUobaEC0PmwZ//lZk1xIjc1ZMPWtYFoUEBxkyhE+ZrOiPRFZZpkkXXcLZAugkYVzSRtTg6
l7NT3j3vw3C5qI4wg4WnrhwH6yBg294hlD4oAjpMRodlleHfKH4dUSrqBd4hhvhY77cc1BUBQqkQ
ccQZNkiLJ4stHDe/UxsRJzF5lVa3QC5ykQHSci5XA9QpGpqtfwa6XuQNxwQighySmbyCcrdfq32x
xjkWJK1i4ov/pEopkdCwZfvVQ+rbcY18aWG+jHKkt49hn9hfesCosJ6RDXiDqL1XHEMZqVMoxx7x
iHZZXMNmSPXzrSbCeaNrpkQsg/TGEv4l/1GiyEsDS1i5eXPvfjZj72KZNCMA26CWrQ+u0z1wzICH
B3er94CN6LnWUkXZyDFfhmcfieS1eham4ISM6lVX9Hlm7UfaysDBjeikbOdTrL+VxM6hFdoYruvv
BMVyCHHIo9lYvSxVYMI0yNYDPuhny6yk7fHL1mfyDuuSBEviOcRmztaJMmsWF5opzNqNdUDKGab4
QY/nVNPDGXc/pGnVxlr1MHkDXTdjoc6TMnjRW4ECtxJX4EfsvmLxZTCvSyEqFr3yPqj1AfrQC0hm
99NQm/D+kRBg0Uvnu9C7YrF64WBkJtGY/KFc9nCahYwLVAgIpoRXC144sBo2D42/2Du++sP6nJIh
rArgGqez+BOTHXU0uFSRc/Yy0PRUYqwocvxW/jHwDL07wcUuT+/tCaoBKXykdPYMO5wvwdZl1Vda
XoV7QLgZLGDQz5GLKnotRXOmXdlPseFqRr285BLUMqH/UvwsAOSTXdJv4IjI9mEvWZwUZULtBXqB
j50cgeh1nptIXxzd5sUSSDEJEpehPhETlv5HGmfMG16MjyI5kU+DJV7N+Rtspv8O4cvSBA4o30dG
coYTsWUlrnQ3LVO9L1Yw4Iw0DtJVnBht/Zd5MAHB14Tss4U+3RQ7let44ObljiG+Gagc+YQjA1Q7
o890sdBf27/VxBBkVTuxvXQcaF9R9M1bLQ/5bEmrlJJQM431d1w/t9DkkuVbddpMSJdCil1j0Vb+
IzRMMSqAZUb1Pa0vR5J4If6f+aFE8FPSBUP/n6p/xjXQO3IqSsvhzw5P5B3Z66Q9qNkb+U7e3Yi+
1EG4GyzuFgRvPaOlVQaW0PD70Mm7gZ3oqUooo42LiYWZZV+DTnv7+W9CvpBUs3wQpaLW/Nw+EUbS
XGn9QTAQrAKlAhpvXEwANQTNWwtgsiJce1/3YoyAZrmPLJBk5ZyMkTk2HQBVvLQ2KDw5xXARB25X
SK+3Cvb0QyJO0MI/8M8Q9FnZ3OyqNH8tI+A7/Iig1tGeMG/SJD84POwXqNOUJZYDVOgyqNTfNhOk
AkwgliW/VfVHxiDcWfr0wMb+zC3B0piShbFATj6jnbouBr0svl0HCnEElpV/Y6udpa0LUhX10wDb
M0zpL0z/ft9d2ZWLga5VhrpiDUGhVXdN43LK76+1Kl405IdPXM8gvIOe9lNc24xeUJK9tvZ9ctEl
6+70zFZcfBxGj89uLR4I+/hPGXpOP61Kf3sU/iBZjX2wFQepeRHBxXJ/oiBvwEv6H+wqxSmtJeU9
R0g8tAjgeDe9TfhNHijWLVEyFyC2OSjjx+e3lGHG298ZT9WrTjaulL5YJA2VeNtMgkk+rBnahnGS
359W5eSS6QzrAZUtyCs98M43P3mA/7l5kIQkg8bugriNoMUsyM4iYeedNWNJ9Q8vPYqbV8lhh1g3
FbvZRdZwCBhWEkX6cvCPonu1U4uhvqDa95ZSEvSb5zGFpPgjKUdkV/evNYmfQAIUKGn5W2E+PrrM
NsGHJtpc/sylXaNhWjpD3FlIMoge3CgPABojQpBlwt3Cl3i2CCx7nKdOvTZwea5kTRu9UzwMKZ0R
MqKd3E54NNP+O/zZ/mLZe2/zz1/YUNdxi2S2jqLFlsYu/8kHp2R2m7mUC+yzau4nySONQX1RDm42
cM4jfwCdelUAy8jp5ZUlYFwF8afL2cWAjuHr8A4dzjHvC4DQaj4SeOQBxpmAp/BCs3hKb0aqJtbV
bPqodghQLMiU9zN1QHlH5ZMq42mdphrnZHHVTpgKlC6gaZNL13an6s1FWHLPJ3q1Oz72O1ULMZxZ
n0KXGnnF3rNKNFZf615V4A/3KowqivycL91oY8zgkGl5vL5ahqQpGtNdVG8FrjyjkuSzn+UyROKt
f+2gTg+9/6QS8FaOPZvLfeq5fIelY1XVlnhkEeQuJGdVo8DFSvQoSA8LcnKpVbhMygig8D70K0Pq
N/3F9SIxEgzaQaJZdXhW4V7bmURlMfAG6pL/cCMBUiEuZqN9tT55AOBVYoF93Fod2QZIz+lXYmk2
nXz+gPazYJfD9XIxVaBzIiBLrNaoYV8C01E1uCvrk42zaLYO/Wv4FhpoltsJBTPbMo/6LHi49EJO
w5P+a8SVUAqGMfY8veOFJvbxObHyUyWNTOb/MMq82T/3ZzgoQT6tMZ/tUqqA83df9GXCAdLx60pf
Q2f2CcIrIlnQ+IcajSWMAtTAtMBy9X4QMkTCyI+nfWUpMFxvjMDv66mHK2Zq4cWedt+GCcRdcpzS
P4ZTJId5VmJgeo9TlrSyhQioCK5y8xqXrzq12YxaVfMuXFprgCKKvFR7rV+ju15FAeqoyJIPka9+
AMk7LpIQN3KdJdgHpmr+/ff0OsXr5JgRaKFkfyNGVm+qMicKlXc0l5d6yDukd/MTXfbuizRzsPYD
Mnp3p1Vzv4V9axRrSEJO32IL0syRXFE9Xkls5BlvNfNe0stQao1KQqZzylP2LhzOA1hnRA2Nnz4G
VUAdcIcQu+5fI+Jthde57ALZ81DFVpkl9orh4mTwR37fzfYZlW9pJvOV/jC0XAXBxTqsC/OB9Oaz
RxN7gKzPCChc1jNlbZx1ah41COsZpXgAKywo69EUfrjd2Wf96M5qc8X2Ra6MMVAxIc72sByMn6is
oYE2LK/fpFKhfl8AmwJsYnukmMG39Qqxa+NVXR2ltFjf30PaOtCYwhw1dY+A9c15VxEP+hQnbxgd
fsR4NcJ1AfxriX/CDT3YLMtWteaBbCB9k49/oNK9v/8Ii5XRJmQQwGzEBGVatYQy4Y43ap8xyG6a
1FfwC6VTKuNZfzApwHGY2w72A1hhKurH36vOO7syRp4eIfvhqqtJfPBvwd3BI1i8+/+1VcFPYRyo
NkvEBjRLjRp+6NMR+MXptkNZA02Rm80tO2/CaWn7CvT5gHWBobsmt3u48NMdCkmmp9Z9py0bojHa
03XxgPK+L3mG7KVzllyCa6LHXO5Jl31OBPzVIbJXastgelmxdaiGOTBqzP2nbwsxFOyMVKk8xsDD
92MLJhcQfhxFmQXLtcYrnV4tTbvL7UEJ94hIQfrYIHptVnepdg7tWomzQCQW4PbqPaJOz8gGSfeu
pRVvcYfpMDlnJXAsFaZG8MlJWnrR2cF8BadFsyo2eqBn8IfWhgdR79HA9W00innA1gtTcsWkNaYh
Bc3g1GqmMeC4b5ReTe3KtmJ4Nk7XyBQU4RUEad9rl8fYE3W/hgCGYmb6UUxy8qwg6acUYSX7PrGm
oweqPwSkcomGHvTDh6/acB6aSM6phGZuSk4qfS9X+ZDIE/qQC43J82gydX1HBUCwNq6Cx5hEY+y2
EYG7QcsvZ58i8aU11vIkJ/IrTOZrG4Go/OklBArHjj7IUY2SXpXuKV5/75e9h5+9goUV6KqvAaxo
e1AGcRC3zXBedOBI3D50ycFSDChRL6Fx+vdmuASHYMuW+qwthlqPYHb+8VvHUGf8PdtcjtRfE4e1
6iIIQhFfufVDYJDH8K8bd3vO8HWRNbmyQ/Xnj2iDqiqezq5LPDVcR7jG59ZInidOlvxiSSzVlnCT
ae2YL5KNBzMqxouptCLECT3Ug7mNi8LYRG0kK8tpxSfhBuOadEOhpGQ7RG+2AB+dDOU4ib7cv56I
8dXiUDnMQ0Ra1TGao57TWjrUjrk5LkuaeqY6gZiN5YEW8A3n6Zk5AoVuWVCK84eQCLhFforU6nd+
rIBO3fYmP6CblKGVrTVSk/QRSLcvJ5nG7v9f6xZnOQeebkr8C+FVqivg6BfvOsvqr0+UrXnuYpRC
zMOkvccgqkHeap9T6GzfnKbHRdB1mqFmqSRO6yXOV/eciPBkZ2S9d8aOppQMdXQiLyGGBmBKsAHM
/z67JQInEkiFFmAsXAjq0dSfNlLtDDkLrmH70irFFDnwSYZXbfhvVDXw2xqhr7fysU0frikXKOq7
L5/y4ePiX3MiPgCuAsisExBHy4x7d1/S9fmnXAEl9iol8U704IgAbCBA8h0Sk3Iv1cIwifuOuAOg
HsSqr5bhbl0TTdIn/odN7HFO/CXZ5LxM15QkQBhrvfrej5d8dtM4waNXQF1ZLTxHynkDxN69Vxkj
O8DFU1LPLDltHhdbBcAI5kw1EtK7KzFVFvKqWKJknk2qyP8mhHxR4vMJR9/+WBkKsYk/2M5S5Bxi
eiQWKzVPKow/aXlbed2kznmyBWueXWlw14GfAL/UUIPut7SC1596hcFFIn0awQaR3WRVDECRURQP
6msBn+ubGVEvvNn0oamcGpdibdU1fdGARcGRgmgvslQS+XW8IKAMrmSZC5iH2R06IARk4ASllNQm
9nHjO/zAfNLwVQRXmEIfvEHjcLVbkjql4aMrlSDHkDyUIxskdmWfAZx8RplI6MxiWld9+YIZRBhl
9IWiowXE4Fx4PQZRGcZLU6jrWk6HVY7UsQhWUtT6HZXSu75OSLVBTPoxgPCDmYqHOVv3uMZpgWCa
18v1aCIq98xcNhZOjoHhVZmcA+86p0/uZ4Zu4EBDT3r3vP/pjledFOKSdy91NNjdL77Byd64O7sE
45vbjvbBEp9QXUhbPIbU4pCmFlTpNhUXTDLOsThp4HIN/MhQvtjAzlD8BT/+y5/dFVzuVP6uFVis
uCymTY6z6JHnIdNnfl48PHIuR99LxZ1ucGbD3eTXbUOLaLs/MPG9xuiShcIPuQh7hdy4Kf3UUMsW
OeOYNxmExul1Sf45tw5hwmSbco+DyVYBIzu3G/KhoixMZA/cLH62JL1ykQkWo7ONqVI40RQKhkNe
qaW0UvwSSoC+zJdSddiD6FoQIBvIbUpm+Yzss84SWTlhfJHF3Xa1GuTWsztoSVG3oVXS++mZKJZs
SRPLeKcqrdIU1NXsaNAntZzjuRMuN+aizOXCagwSV9LFWalKv01iVFPyQBSvTM1LYrf/6lR3YqvG
m5OH7Klp/5tnRqmAiXLhG6oJEvGITOw7I+PmcPt2OPiA9ZNPwA8VNo6QgZHv5C2ZDDG6sTofEout
sZvkXQ2Ivsd/IDfsQqQGTQD6g5vowk5NjUHSvMf24v3ST5wLT/cXBoi0CfEMePxmH+k5uLa4wdFB
6tNayg+VCoHXpzX7qg+a14P7bb0j5wIs0HzHhMPrC9U0b1C0OmGl1/B0P4K7Fj7D22gAefm333Du
eQn1jVx6Y7JDpaVTB8m2hCcNE18iFgSjJwTiiu4Ak6IAo4JzLalYYZc3ZwOQ+vM3avrArZrtrDA1
eQFr/h4YaEKEB2Caj7dh9Vj4WMDaVB4Cw/G5b9+8RaD9ev6UgS4+tp7LjJ9pe5tbHglZTGywCZOb
fae+Jh3mtiVvvjdR60Z/Fs/17j8oFtDNRlMxgNN+QABskMHn1u5A1HNeThOno6L8JjelVsBa96Td
m2UnWLvEb3MVWUjx3dclEwGFfe8ZmqUQIiGN76kiWVcVPUSJ+wbZSAnS7NSlQOIR3j5rZVicdF26
RZ6jmMF6pBGjPtlSuHeUbcRdBX/aPfvTqBOZrSX7Ss1mGaMRIcScuNtzOTXh4alMzrpWcyrRLZYY
1UWiTGwnYPvhTcIi2VcF+e+F2++KvwrOA1HKzDvOMJPiOK4K2DG/CckEgDBvUdrHKKeuzyF5psL5
vdC1oTSfu7mbJu/BbERlRgh8hl6RaFg18HcYsQje4tJHNN5p0MBTg0QHRZn516fKbsBbrP78wbjl
9RFTs6SD09hGEZismJPv4Rtmt2iUGAK8ktvYSHJPtdRyMm7vK4f9RFt50ut2FzTOy/3KBOf/jWkl
v/w/L78I6XOVvQ/TlGmiAhEKBxPWnBCVc7FBEF7seYNkxwwzp+M0cChR7UJ9DDGV08hylt1Tl7th
po5GnjP5Weu1IpBTyjLfEP0IizP6IwzfbusdMi3InoLGUZMXQj/scZXZwTZfkZKfzyZAujK2ljnz
nE0bxKck6gF/aUyIv+BIr2BBJDQeU3iMJGMLrHSXW+aYOaEzrmGk/sFQTJmKlSSIq+huMjFYS3xt
NcFSxFksxR2GWr74ro3XpLGgU9N4Oejf9IJOiorfm095SOciUh8S3+xhJbBicW+urPWyejYiLoSu
Yrnh4hjXJqcGENTts+6thGIbNnuZ+YPyXDQuw81Hje4E1a4DT127hP+n4pbMnCRDvyEzGJCykGeC
iBqql7b79Rx9W6GWDtPq5Q6w/7lJPUVpgYdahsx3Z7ttrRG1rbrBAkYhjDk9Qa+kvt0NjcjnsBwG
B8I/3+fSgZAkWbsitymFFjq+UCtzSSGT7Ki6jKjXyfsjnjQDSszhGI6RowJmaPcCaPQrOwEOJukf
D3k/M/b6axEg1x0PDRMOv+y97o/RquihYRCOk6SZLGFKwDtQr/Zneb+4G8ItgqTN/uqhbgNv2RX/
t4DR+HpJukFsShF1A927G3drkigNsqWAqvkEOgLOKXMQH08Y5H82OcMgREepn2Uau6T78e584mX0
ghXCURS4fS2/EwA2MqsGocIrPL5a1qZivXUDuAFb9AboI/bHDaeyRCt6kkUtVKaGy7TsYpk/SOgt
0nvNRaDCRxAn+E76zkVGjC/DOIkmYI1JI2FT7OyMG8/0oLxlApw6YQr7QTrK2fCIvwbLH00HrDUP
T031WMt2salAux5jCTw+9UezHG4tBqEoxyIIgOdbRlJl6fKZdzhsrGDalFzxI2Hzsq20s1gl+FjH
Ylr9YmcvM7SUNH7DVQ8OjI4bOdAWkgYr6khzwFyBH9XidMynlkITuRF55s4tx4sXJ5xOKwmOHtyY
y9om6lf6jBepc+f25NKQgZ5tpDLasiT+RuplrZyuEB6OJtoXb+uR9+nyl3v4x6IjoptNTehECC2l
dtxW0hal7JmnmuYr6c5koZp/E2d8POORhEUP7YaSXx7+E5Cpk9whbfKQ+Pk4v74IctnB11nqFQla
oGeKEJAbYCEQlgy4r+GgvLYEXZifnTDjLAjgyUJHBgxUmNHngALeIZX1DOQJw3ppblA1PS9TRkuc
3YAhnpWJGNt7AZfsQNPXZfUduhNhaqMrsePz0nf1PKO9kFdPS+M5BjP2GWB5RjD+0noHrlqJn5xI
F4OJpJm097C1LMm7xiLOdXUEOZc/3wZbucu18+MsxKeMQiamN+YitCoLly+RWxPT8BC8Bta5yvCK
gzy2wvVxIy7vNV8wBARpvRpQxitCgzRcQ28aOKyMqt/Kx8ausC9FftRnGEdM3SSEXWIJiz14xDjM
h6G8GGGP0F4du1r7Uzv1bF4XuxfRCUYPaUjvPUt+9Xqeg9pQFINka2GRyMupAHVYiBK8ZYaQZrEV
eS83uvZdeZ0sD9yopAtF6onMXrorNfc+JUN7GTafzwe8hg+nfUDGHX67mFHx9xts2kGEJWttfnzb
0vu+rjqwb/LXyUCUZ6SyuxBiKrM0uTZiI2eMJrKtcheAf1PJRHz64Rsf//Em2VqEP00kN9OZpoC0
q9KCGzvPRArh+XyV5iNBRowV+pPuMQnJopskQpfLH0vllgzBCCUCeBSzmWXvFWCl+JEkxlMUeRKr
sl8+97ee9W5yRQfxAwlH7ZpvhpMggUUVnH/3/IHp9dPPJNyR0X6BiVrNzcBaJZxcJcVxZwypHwXf
FXW0Gm/R6qZuN12xRSBLn+0+7LqBltgPHUPyxTAoq8RJ/tulCLkRAExkSoU7F51I6xqgFZIhzPYe
nKZeEzfLiGJ7u4w4ByI4K5ajwQ21h/ZLDSMLAcZSZFP2V8WQvZgh/on+6u6CPK2ABrIwa/i0/Min
/u6v0J10ST3AF8Btl+kfZa9C2ymy8TtcgZ6JzxuJ394ZJkLwbXBYkW4IFqBihi4U5mXQg3vAC/t7
jAZiyYrdwI3EcxvDuc7DHya2FVfOihKjhrb9nmUhqLkOQ2vMrcm1+Z3f9BLw1XqQ4oyxkIdgecy5
1OvXbx10p7hGOFODdVibGaB4ejfVwM8uc3J4vxv02OWvfS/jisaUFXIH/pir9o+ltWR2xUzSbcjF
U6kFFUSgu8yFocPPRYOM0hOT+6N3+Q3ESEKCxkmO80iS2faNqb6geztffhucbeItwwDIW+G0Awmb
Ac+SAlEhgYUlIcHtA72zbB1XNnFlz//iBPJmbF58GTpJdBY1FXipIxjnMUJQt2vpCVe+8f6bhE+d
tqljTreP5aP5qEsJbjiJtV0x5wn1kN0+JdyB0On2RBRevU1UKPa1kcwnRi+lawqQWlMUk3yJbZ8R
C5UBemE/quR98ZGXHmn9hCsfqC1iXErD/XL3akvBU5OVt8vgJ05ISUrr1nVFel72aumaHwfI3QFv
OpcK8kdO+X5X0bAtXlvCusDL8R6qwAB7UbO6k8N849kUAGgGcs9Za5QYLk/ScA3LWx1t1D8ZV75e
cZMoVu/JSpC81vzxk1WMMXg24hpyH60z6b0/4ELkx7qn5zhhVhKpSeWuGuUsDwkPWfKUeCq8vOhr
lcQ++SOXBIzBFYhRkULuVCr1Pxws3s258U4+WDXAXz8Jk/Qe2hBae3H6NY0vlfRe0msM4Fhsps6S
vK6H2DH2zl4GcskASK0avZ0czjJ+KSNGRat0ulnrjE6TTtMgebQNA/nkLkeqES29Ta8iWrdqpQKD
wY803rCG8z3kZtwdk2MptzRs2izoWs/lobi1KowHU+lyfP00+ujjnhaDH1+8m8Jyeb6b6pmUo6i6
SGGoMIyFVQ3kc0f2RpSEl8iLx8sBLMeA6k15h39pXourp+d+MX23E52m0X7BKwnKDBkPqzDauqV3
07kwlIzhkPwFvjfk92psI8vdzn4jzITBhIpRypCVsn6GNHHWXXpCf+DePYnMty9pgQ2ibjVRngCP
tCFJXtz3ST5iUcovMtskzeBTeaW1xFvAJYfLJWJHIUrHd8tMDkouLMBDeSArJLCyICf6h63HQdWu
QWV96LsCcGHbwirtVkuCZcLSD8xhvtiWQB6Lla8N1YHgkjif+k7MeYbg2iA5YDZWe7aixis1NLAj
/cxP5zxDTvr7baWZ5PE96xD9K7/JWUmDxxkBXi8j9llkziA97F9CG1Z8U4g2xAXo9XVADo0tsPA9
97cI8zLJ7PSFjBvB7dpQiPe68yJIxkAU33BydsyHm1cT7kDiJhoukK15T+2AEYnIsZSAgnIZ1boE
4sWO7p01hkVKMC9YxUdk14OhTrc2WqUD7W/gzeVG5ygqByjrtsxOvHQ5Z3po7n7UZ31iVOy575Sf
LbKTtElY0YOYlMftf+xwQHAr2wMkfnOSZNJH6YcKQw8SneIV9IeJcZJGblOZyt+oiyQ3bvDzEbd/
Wn4to30RKMNmgbgXzS0DsB4FtxZ7+Qgz9iJU/M5MXGyqRAq+LzM6Jbi4Ulq85P29mmMl24Zb8mtK
3uQcPC5qg1O0IzLdoMq0KCXOzf6ipEODEl0nxrtk8sQARQx8pCIBqFXZqgC5kwYMowxJWpcEgWng
8GHdibh2NpixmJvO6esxGB7/+tIajoEc5bAPrNdFkstdzfJ/y32AJNt6qVUJEz8hZLPLtwYgIcd8
iMpPCGTu29GxXa1DVKsEgfyr0LitiltZfy4kVuZD0yRiyvlnZLAJtiIeJvyyzt710nSHVGKiWlmq
c26hE1r81sLcVJFGOmOMf1l5+cgKDkbdhVIqzl/5a3mPkHVjiw8juuYgGnmF/YlOoAj2M7Ni3GSG
CkA+au4WcHUmacABQJgQTxFVnevLeQpw46atahfqrbbR3x7vJkf9YXtteAtISIQDPrw3yw8Sf79q
y8QBt7w+HafpHIt/FhmQf8MnPze3PJfDoC3RPJpu5aUSmi6prbooDIJtVyZofYRVA6fxkNTj6kSP
fp37gPYojifZDiVGJIDGpm/h1tGgqUvgPrff/bGsPB+hpnesJg/Ng66VRrvzueGpQQsw4vlWLBK1
qXpitSFdeYLn1hTpRQiSGt7wiEMpaYl4AJ8XIdmFnmDule3XmsPs5JKs3zhrw4egiNcP4O6RXlvX
Jd0EgqeUl2gdXOEZt6KrpViKzVI3cljnCRryBN8MWHpZj8ZZPsg/g2HlRleM2u+C/B2kTuo00hLN
XR0zfoQvpHBMmBccpYhqO58gYgyp1abJEkbsU4rwUw5J4o6buB3YPKDAcorfSNMu3yFq+HIyCg8U
xcOSKrzI0V3+PRb30qImDzVgcJ5Ebu/6c+D1ybUAPeH1A70CEY/m3H8xfBnIHmbbm+hEovCBiIBO
nACthSiKxB0z6KqvlO6q5q0b6bzuwAHY6cDCogV5r/6YV3N6qnrF0aHaiRAZQpN706Wcg6bBs4EJ
o0n4AbO7Yi9l/3c/vHBtVdJ/LkX53ViXhx9vSsHAAM5v4rKuMuEBKlFbzNk5AldxJLmJc6yDPndt
wE8awRrDHcTEmik3p5yzLh3ZYAfPoAgfEQhUhIpVjvHxWlgX1pXHfzmedl09fqhYey+X8xdVyn+Q
5675hZdlFa3W6OGwSz4Zl7JLmJuWxizOg3iOvjCscTHdHdrH5gKklU6NLBikAq42wvkCwUkntIZH
DcOdL4FwUCBdc5shkQEZ7HD7Ah4CQnynOLGFDhnSvmPrFi0U4Pr1HotvI/0jRLsTstBPKVA+emvR
P0z4rr0ElEu9OfxkDCgGCwKyLAEmnpnvmRdqT1vfs31vBt1Xdwn1ihU/txv1834tnEkeRTo2PDZ9
n5ec6rAOtfsMlJXvzBz8pORwDWkAx2i5usFcfYOrbiGPXZs/tvsaWqfLF/HDrFhhrWiiOs41rnYT
fEo83jrpaOnhCU750UV6s3sQr6s1J9/Ud8TA1Wm2x+sPi5g9/6xddfoUczYkAoHTxTwnGDI/U+vi
jI34vMZJn9cDV142uzf5pQLlHRiGUdl3Rt6sDIQWmc9E+2DVmxqOiyDYKyHMC9OvF8+VWIAtbqbO
C0w0R/JaznP+ZmLAH3K2ciVBwkdKnltvC9jTnCniDSUqTQesA6jCHV+n1YvGPKBOst9eAQz9b+cS
T1MgeFQng8vGHTySK6jP4UG27tgE7crJHQRJ5Jxgntk/C+ZbepeON0fxPmv2WJHe2qo503bvsg5W
tExw5cOudyR+lak5Xwg8SygTWwI1kTEFpFjyExogsHptTkRqaVnEIo7SU5l47/OFQ9cJNjbuXbjy
Hr/4JcIRpbu4ko4bgI8BEDZG4zE87+sjSSNcO/QxEK5E+KSUwRCncHzzBwp+9zk35qFjFReL/paw
v2RCjxepva866Lh+6lSG/Z51IGs71gQyg7rl1tjtvHxskOK4gPehrtmDDSMOBwGKVxPl7uDFH1xZ
HNR6/S+pMVHXzra6q5VkNTx+O2PToUUeAwR7P3bNo6bVMrTJN79a0uI1d+GO95PO/k+w4eOuA5FK
pFGjOytGHHDv82yzcHoVXmy5N6NsHARxLuOSSCE+xgoh42qA+LfTu45yIXI2p8VPR8rxG+EyY1Gz
uRcQdq/VNSQRtusU5YRWUgBNIYwyuijW2Lw/toYiIWdMHb9wijYBTdE/oEaAhNHx5sZs1VL9k9dv
32naunoDG7bE53oFx3d5I8X4sbC1me85ttz00SgqwcS6Yj3LoUGZT17Y3/gz5Oe8V7LDnrW/YxZq
j8h/nb4pmbF9/j64ytJk+tF89/VlQnmjXYW3jgPnitJBsC5KLb2NwdVYDji/DS23lnkllITDph62
IZ7axhT59I9rzDL25DKzdwj31gx0qqjZk32JbAUrxj0I1RSGKXP7zletcMsXmxup6ML3fYA9QjS4
RtR1SZCTdreL/5MRu3EwkLmCtYLE1EWKKNuaHgSCh6tvaJTQFxIe1M2fKF3sk3747p0tO+ZS7Ezs
5BVtWPA7Ci3qfYookAxXuCBS18pMSFVV/OMHrR6W+IsJQTZVSJ307Wa5eK+OgT+EZwO62hyZSVvQ
W3/FW3+C2bMHRDSJchnHv0jpsTRFxVvDS9iCd9cPGcE2rg32HSaBouD47XhF7p0YVhxcCpSjymuz
N/T9CNwau5eqA0mYSDhFoXCA/WTbsHdaMwEbLK3DZ1sWA60VRldVTlaQp+DNO1d4iMaECgUUP9Qu
giBKAeUHoy21mEDvwFPBxAU3t+PkoI5xtSP2e98QpDi9ATvD9y16bU75qmelMHu9RCZHUq14DnRN
7MBW0i0Oe1r7sG1GK2fUxWpf2o/rZaT7saZtlZNkaMQilaSkWcO0jWhxxRf4dvbN1ZCiNg3AIS9n
0fBOb1rlOfGtcMtBGlgdQfLPS+BjjBR6ynMRSmRjt1yhxLYIvOU3mWig+CNRejNFxlU75k3Rhpvr
qn7OU3hDE1r0ikES4bICe/B0wThpzb5gmTNzpSZsvaeEe5Gq+poeMc+Ta+LIWeJ89LBeTnfwe97H
ZwIaRngJC7f392QOi4w9FY4T/HQ205hZe6L1BI5EPpr0M2Q2bcrq6mUzjhDp9b4oGiHcK4s1xTP3
cWgvI7aLka2biGylgdAk/WZja/ft2ZVJq5vfEviWS2ku3L2g+kNri5hBXtav0dN9b7zwOpvzKO6J
g7+TVMuRLH30rxVmehbeDvw0TNXEWbofZGx8RtIq/NWf+iL9mhKPTspGK43GNJpGSEhcaCiIvwXA
qokSfG0a70YVAbg96MkbFxYZIaaMpOKkuhc0yuf56jjOT4j1sUgoL6lDLTkBJOtmz4r/EE9ayiYC
FCsJetVBhhgFQcVUUytQuqYq6bYUB4Ho/UfUJXa711Uoh6KAQE9Cozmn8kbyFU2ymy5ctXON2U9U
LwKBDbmoPKM2IVVufR40caVf20QNt6YhBZYhJfimTWFXtHs1lKyJFeSubiAt02WeYBwxCGqgCLXI
QCV7HLwhzydAZM9DaAxi2We8o5tCZJnBswVoiiKLgIMkYTQEczi99VgUSX2vQwPCHXnlwnKvVySz
LmLJ5pncgTA4uGEYpWg3N/kq7Dt7TfuplhBvu/leGlXmjoh/G2p0V1Xfmy6dIrwMoVVj1qFxa9lT
2xejFk6XbQZtAnZaZLcpoYVy529AvO01s6TU2oyfhA50TZCGtFJGZg4krwCEGOiprQl5BD3eCMCe
6jTKs70e3XMRzO+kve84AG0kQWE3JZ5amumjRkncjfsC5hQV8467uiOIqkPy2mrRd6iVgQI50AI1
UwzrTJnxxXMuMjIoJUIjNbmSLxlpCdizpbDzIjx40AzLtxxtm0t00af/zvLoUdPSoDfCByvSijFK
TCxC8IwOxLlzPdONkyXplkdmLGwnkgJ9+4ierZU5XIeueen87Z3rjzpfhwzU+4ml+AwECgbQZNPD
02L/Mkdm6Sdg9iT1xQj4sPy411OFHHyb4NqeCrsa+LZoEorJ3aaGJc+B4BoKE7o3hQDJWFvmI0LU
Nnk1TTm7FaEVflflbDT5bZKr2wzMbr2/zxpDzyb1Po34dCIWOK268BbL4CXeveNVq46F6DJmeVl0
b0QhxKVaA4Oxn7jExeljshQhh8lXu/QzkRFmrMmOn+/E/SmPFoc6E4sqelRoygHFbvK614kn2L2a
hKiU9FP3ywEVklUgIVGeSCGc7P32IT3l1OMgnlQn026L2zKK99GYc9qN939UeJa2VZgQW9ku7Sg6
AJRC2y/ECz6XqwY17o7VpK1hjTuaJOwwZCB2bjk4/5L3Ipn5+AdULZ3lhfCH9bYC5M/UPUDh9cHm
pRW7G/g5uU0XfEpHt8ul2AeqLsLaW3mlyT8iJPAjoSu0O8Col3u4xixBYDiglhjaAcKwFrH6asEP
QTejnbnCtqBIt+GbtIZm4Ow84p18Na5RtXrhEPuR8L1Cdxqks4WC5m68cmeiNeJHbEXBf2QlHhmZ
sFogsfDxiviAw4DhE367lxE8K8pU/io11QB/zpHv5pYiRP5N+p4k8XYou2hNOB4assQ1BwlbaNp9
wVQKnogvA3Kx6Vy8UJNvBziYigCcYuiBhVpcZR6BpmL4XW5FyjbhBkBvzc2oOtNzoLasMNYh7wZK
O6Ftbcyls0LGLBhFTYYZ/MHNKs28X8ufNWYPOx2jEfPINhZxKNzP69undCoAz+VQoNsUoC2YowGl
B3O1F83+vNVdb+qxgnaHhS9TB1JBQxMhpFa0z6WXFUHTg9KwggdiUgmVBpvz7vMT7wLEr5JzYfy5
uguIG1S0LluItvGk36sDxqltZjoAFjItNVwD1iYRTZpr1hZnC4bAwXyA7a1/qqLyujXcSyfQOLPt
W6XDdHaVC98q5W2OctElus2aPcFyTmnqWTaGkerL/d1kzUDXc6ig/DmNDMbqN7ri+psBshy1anv8
0qbMZa+yEbAET5hnXTWoBVM59jj3MxPz30DpdNof61nW4kgONGvDbqrweQlDENWEr+dWmpVFMsfZ
CChHtt4NUVzFdNjA5/iieSbmv6TYaoojslpnZgchSLOhuWW0wx6ROZHQ4GrCjTmkfcdpZA3GavFW
P6n2LKUHi3ll7SYuR0y0Vs3qiO7A+E9v0MjBAfKOfMzxMHOxXhYcnu2GKCJwmVNss7UBPUDD2Usa
qKcWwW1bPlFalWDtUTsVf6Q82K4xH3CJyw792jtW1PVb9W3gm23qDBoivIdUKUpDxkGBN5wBrT8m
SZV5ortkNMy+ExEbiuMEjpYd5hCEcCkbvGSRoa+kHiCDEWki3+THwfK5XdJYKcE6Fv92THrkiB6J
pP8V8JjpHIs0z8ofOQe62IxJx1ys7e99R7q8dEDcMRifwseXHc1igP1d1dkrUZgHZcasGGJOrIGe
6/EQZ3EfACJVd1XITT5jZJBE/4CLE7Cs+Pz6iLs5zW/Wi397acy+y6IjzmBMbEHj57Lj42XBAEjD
8DHrp1PRxpX6doeMmItZ97cJ2tO5aA8IAhO/MWzDPnsYu0Ii7zT+d58pR9vEj5HNx+VU5aiMNQff
nY24DADkzmC6I+VLiT2960PocwwoV+lEnBlPe15GYS3FnTA/wlG4HIVpabuV5GUXPXSpMKg6Ii0V
ArcJ+gwMAMoTMKr1AMppBZOpmLUvOHIq1cxJR11rKjL+QW9twII0V/65EzElixSzyVLyiraohFB3
eKGP8Z4BD2jPnsKmPp8AaSwNNcH1BzcpJyX3sjCBrOOh4kf23knDXtLP7Bh/X/f2E380Ad4xzaR8
WhcKoRLeO/Ov9B9enWpnYxVquZ8xxb9cMgHjNbb0ncPq7DrCkfIv1s1g5jTB1dxHA142DIcrWjwI
Dph3zw5rRlPuyVIyIuWLhLbMfa3L6tOdyDTxAFaUWNxK6/6IB5Y5rmMNhMC5YvafY0PgGGKhP2zC
YfGAm1+mC67m+H/KX6vJOvFOvmhOD5rnyIwdgrs3goO3E6a63lJVT37thY+N9lkZeGaMDNqe9Uqg
C4mwMgd0MnJpVfxTxmbzrAEf7UKmEecpIhTmcICmZb5tjK1OofOo+gncMpl4oX9cFF64Sh8Q3RBj
GJPUKnddaOpc0c4raqo/R+tbQFpSUaMFiobXiaGMB8LYgPdG+Tn4zS2n1qACl5Fn/PW92eSa6Dou
ep04u4nUaNypfkxFV3ApbudL+RAIweGkBf8Ip6HYEH/KutQ6CimHqWoy4Y4eLOoqAS0CDWNMG7mZ
pnzbVeXXg4j1dzyP6Gn1XqNuejSB3L/JA6BdVC++mOQgwscp9pV1QG3xko/goZ6sUcLdcL3MZZiF
cE+DHAPPsVCZaqB8pXd2/MYJGIMDBUmw5JOWDHkUUsNjxEdf3Lvw439M/4liTNbfB69WouFIcT3h
cpL9cFZ4wIAeOxI/fS1hptj2Nclo25fCyBTd8NfkbFe2+32JuDHcHpvuPegkDqr+WU4tpuU4ENr5
RLBEDO/FrLu3HHDTVYKCHafBGmmmghA9Xnl45cymcyFS1hhSzGy0J5ATx3Wy/SCb59iYrcm2Flpa
MwLvaWnkdjh2BWj6vJNR6gC+y80VU18Kq0pxINKArGlPZSN4QzgewtAkfvWoPqSoQtpu1sj1tnIW
ajN7E//egSgPR61+BMGmjdf/UWySxVXZOUNxv/RCdg8zPYJTaxDNihEKdj87SSNd/dqmQhW58C9A
ze0g4c5iqp4W1yuT14WcN9N6/BIQeyb1f9mKtQdGdxbpFULIEXFzwRJ/gw1mdmokij71G4FT/YcR
qZr9QD3smegRPFNCgZM+MZ3wb7LDnO4DjEWIQbUYN8Ybn9JGZOOoDA4iylnVOIedpKzbp6dv7xLx
4hbrYCoy4ddnw8ZaNi/PvBh+plK+ZMmbTZ33UTW/qaXH2lqrGZJpYyQl6zQIOSF1MEYjkNKJ/Wbj
FCzFKYUDj4AwSHlRzE0xhlZXqNGHdDaR60iMG+sxeGDBpU0lj4z0Yj9/x6DKDy6Y+LHFtZP6vXWX
jBp21GxTcUN6Ds4QGL+wow5EJxHvMePimM9xixeAZnl60Ey64iKKguQDNla/meZvT2ZjMroASd2t
NaLnfhGx8bTZG6CQsI7U0OzYWYP+aRusXdEy+9VezfbILbdo8tXhyTe38+UQC94Z51BtLmqRxC8F
7UkLS+LGIqGHcy5TXSsYfoxVJgvSzB8nqdCKuqNHEbp/3Dy4hzZnvhqy2K7zm+zOU2rVH7Bav2GS
H88PaXOieEtEDSxepAhMX/w1VDUJuLpell1TAHj/oBk11ASKeLsofcNju0SyRo6q16jWRvT3xQNx
I/y39AK5szlf7A+LxHS9okaQkGyam2ART/9kYgeFC8sO+FfKv534A9tT8Rkhzne2k26bH1vgIvo0
i9eJATHf88qLunS9dZ8eILvIT6vhZ0kDTQ56vKbD4RJSz7sdp75UW4Xy+aDOmgh8EPlEa/jKL03u
j0twAzNm7f41YsZ+elEO3C0H23UfAGikv2RiprylmV33u5aZdSlVqFKm26j+EeCvUTqCl3w6Q9DH
UuMVCj/DCOlj7OiPcRodpP9mDJTvJHfKqH7/4hSsp96ufTNSud4tqXqYhNPLXbU8OE1QFteqGolL
TyiayoWsWT3hnpXEfyoJeFKDlDEKGAUidNCsypvq+zmCYuB8RdAcwk0jtpNAtIPXr0Xl6mamtdCO
kl6OmgXPdAnJXX8QwIZkEpA5KivqwdPT8PbEokgpEN4qc8gB3St04TyxsTfKuTH1dRyCa/aDRqao
+7U8nIZ9Oce6imzMGz4PkUzZSmYtqgCgIRdEA9A+TDMgVDyhfSlhy9xZZ6o/JJNI89RrJiMeAHG5
88IEPvQchlzH+cu99vkw4MCUkNcw74VgstEatGaKc6NAT+ZCBTwspqN0nOP7/awBC0QmzUHZqCjB
nrrCQtRsjytYtnMQz/3luWXXi1tGCseprjI0YB4e2ZUIf9TH+N7DQJMX13PhxYbiVZ4d/2xn46YL
bDe5GprLGEdvR42A5vU2OuqFmasehgtHvExrsjSEpShs94MdHuDv5/Otc5ldwexSkjUlFpKDdH/Q
wpR1IbpAYi1EJfv42jLiZpyAm6jkZlyig00tXZqjViI5bEP3c2l1dJHnARH8bpTUKIBKEVdhJTT4
cwWOOiraY0y93YQmPJCeT8Udj4N1Qptdj8NUYNbUjZYs8yP/p5CrLVFQsSGtWrwDGsKsFY0sF3CP
bsSOVsa6jdFF5N8zL6RBPNAzdygc5txxZhPpeCBCzfy+Wh3kr4UQxX+/6g3ZzWQRH6NEw2BUxMV9
vcfVrNt8PyNLV7q/EPCNjsE+K163jVAoqVixjCex59dmwyMN4twq3RSMrvp4j2l7V9m+Q3zUQUJg
XnzG1pJcE6U5eW1a8jA/mvhksWv9lWfYKyuGIGmC2ZNEliyKVmMZENfHPLb1woSojHtB0pl513BH
YYHPBsVaifdC7anX5QadCjvGIqucCMtrv45UJsl4c48SPv25tXLT5nuxlVGct9FP9BEcgnMICe8J
R/yveIUV3sP6+ntbNmncwZs7kKzNG69ZDSgdJdFoikxidnjLhxNIDVSTGQtalWBk9+1aIZhCC76S
k0PEViHZQm3q0RggrnKed+W1uR8Mo5kojg0w98TCbZMMRPQSOYTwkZcaz89uiUKWdPb6s5eq/zor
Tl8bJugvZfhdp1ByXPmDKt/vzvLNQOZaePKWrrCz49WfpXRDg/Kog7fuJtx0NtDf5klixbYBQxvZ
6xEdRFRORBJ2bCJmtxRxSoGDUMq9ZXYhHex0C5enuymrHrc1kdDjRylBMUoayHusxlUlzLV9WXdV
aJx5jAeC0ifTc6rOpsyrwrjNc8b6LxWRmIRlmMiH8l/WaABMpwxNu2cJdWuPhq7t9vT3cBHW7RJ/
UrLIPM4ElLSuACTCTboDDBtihcSt9DDvq1LzsBVL+xPXN9oAhthXEwsubCmWXLM8bpiF86OpPkNH
ug+XLVUfTaGxSSwnl/JsQz6keNfg4MuD2MS8VwwvPyWAiMranrO8EoRKM7pR5ReJyyuCY1no30Pc
hi2nfAHZqUqBAXbmCbTitj+ru4awevxR73AuvGgLwpg/hoxb1gD7DFm0JmRmcHXA4ld3lKOkv76/
BQyniQaK9ICLEP4hFYcy/1Irg9J/6dLCnfiyn5hx5zFiGzV3MVD7vPERPkWln55bFmZTzsxlTgje
nh5vlwpbYXyHXqm5Zn40tzAw1sJdV5TXgkOSHdVRJIOj/P4IGMrBthvNH0zMSC2aBUUg7iOdlyzb
7SwOklJJ56kYHr3DP1RiAstIuRshWnfYD1KLW/EERYSdH3xqKrcvkJTx/DEDJpAmlnuUCbbfhBY0
7JD8SLFjzncsoSvj/JkYVKLigvAXi66j6Y25RwWR7Uo1RiR2xLVOkYWLT241xF6Miv7OeVte+3E2
jWpZlsew3XUUjVANPiHQdc1zIGrBpuVTLFdxZ2L0ZaFSn+OmgT2WB+SoR79JXHw2rATo1Ebi5Un/
rJgXqVOyAV99gayyW90+XlLU9oDuT6PAGg/iCYESHI3IPgcc5uE4cBDdmbqGF0j6/H+4ek7eH3Ny
35kofGkndg1Z8ghBNzBUqd8JBFQbgQFhNNOC9XG7wYS89lciYehh79fvKPuz2hYiypxxAtj904H/
baDP1GHDUiwRyzz9F27/7EZM9+Cjs7wabHPocAJfm/+w4DTXCj42VeJxa8gcxYy1bh7FIxyu6tYu
o8IthZfCYFebti1CWZb3NZzRaAzsmnJL1eQUkeTmZKwfP+gXC3M2XpX3DthWckk1hs47h8Vu7SiG
wXqkSfmOyH9cOYB5Q2URps3o1E1jcy8SliQzrVR7ht8KN2l5+E0tbv1MZ3Cy9X38q+fP6sUs+Gq2
HA9YmPOXlofQmCdPWqbXapFa8AK49772ZBgoPpHsFC0hhkDjIasX1XOAnds1YmTR6Xxhj4jQWpur
daRrez2DEIFeRd9oGUeAGHVuo0GgUV2lfZvF2Q/UvVIZF5aue3pUkrIoOZaYRsmoJauwA3sbcvaI
KDpCF6EIO5gUo+TjYUpmOpQDkchvk5i2/ATnDaG25RVuq/lEh82zFtF1liHMsXjlsOQ5GYTduUl3
TZtEzp/yWeRg/5fcimq0SgLxoQDi38Ze0v/2e4QVaVoUgYf/+AmozQIm4ekjHz30WXlCy2JDuxRY
27sC7BtFfpa7judGrAKT+vin56MoU/WmGhBB6y+JGR8xLiDhVUcNo3z35JD2IH6DXn/rfNLenn1l
IYVOE/uO8yLxpVg8b2fnMgHC5p3+/zeJ/809V2kU+LDNNF0ghMLW0TfX2KLCFemLbf/5qiYQHdYe
NHwqfHN5ILifBfMS6ba7q9txJ88JIEs3f3Fjt2m8v19LuBTnXwWTCXserSFwekW72svColXS3Kyo
1xA2gnJ0BMK7c/F7cJbcjwj9x9bOzdv38WUlVlWz8cp5pMKfNFHveQa6A8Cs3k+HyFhgxrtxrHzz
rJcVRCEQc8wD+/zR6YkIBe/CuR0nTAdz5bf9NqOzT0TKMYJPb5H1grKXmTb+fa4F7TrkSwiexWPp
ruYxeYKzFTSHOgDerg4MCugidvqtfuF2x8VyDFWZRH6gO9h/CFrIy0f7ggNkL1GKVwEw387lYu5J
DTYzhrwi9L0sO1CRT9mwb4jrda4SSVrxJk5bpyT0ELxl7vsj26mj4eM4XEhK2uknmlS2mbm7jQsh
dgt2OqQ0b8css6y9M2aHf/EVBIFd91d/t5KZ4JODZPDtjhA+dOomhXHhtWk0Gx6wtTC1zgh9i7ur
OOL3GoLP8Q9TDQFufM9WkcGrhfRLxR8UXLOz96Vz+NIu3e1whBPs3VkLLCLEmMU1k3CynEIpiGP5
kcVXQ1Gx41OTkWir7ZANvd8=
`pragma protect end_protected
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2.2"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
BKQuAvbc8tHJ/C1abYZ1AJcyWzhqNnBVvVBJ6HF1IqJb8SUpgYF9I4BNOHrspaR9+ZsU6hurMLRw
crGTKRDtGMJe1MgYiUc9212FTtr+VuvfkpXxVeViPymbkKLDZg9YE3R2O6mO4kMx9khaz1uhGdfA
OxmxzgQiOL2sTi5UbVk=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
bO6ormPK29Km7u9ZHQiXGJZz9vjPT7hxzvkN9+6NWyb9g98Tk0FjHwKSIJK1s4aaSitHEL1YYa6u
H4ic7niizMxMABo/EfbrA0T3y7KeJzhGa+pMt0KYZU2e2BoWZfehhX8GcfQVLwwwCkWKZ9YqaEv0
tuT3sooL1ApF3XMPDX3i0WrEFFMOUiGWUzAuNa/0Q03xA9kPwq4CbWhV3aID2uqpMxTHmIQUZaOF
TfcavojEY070sGspcaLxJDCq6Wg7ydXxyFwM6W7v1ZuWEIRhU5jPWAd/hTs6xto9nwXbzSMu7igS
Ykp1y9YLV/aGNClEcfFrNYQQ4OBOezJASaaEMA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TJc26vodlrUXuCeHqFYgJbeyG2zh/lXuZwdI61anKtO4AHSHjO1psbkAcL5SpzNlgxifbb3iH1/s
s+rTCsQ/sFMNFZFEP0LKp+G708NBHVPaPh91Q/wS2pwandwFZFaTmZ1q0D3XON6H8ukVpVii3wAu
6t8WSdDJ1UU/phurGZk=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CW9f/D+LmrIy6KboEVlT8Yz67HwIdH+q6LXHSUxvbpJ+l00yzbGwTBL5vYm7r6EHwizTBoDvSl3G
e0Pw0vAn4HJa+ZDLlUZdTtXsn21l7DiA8m7El51mNVw+zfAOJMNzO3GlkkdpIBWk0mx8sGD+SpLf
mqJUhIQ0J9v511Tv/2mIvVamwvmNCHSZrJ9dWoI5c8zOfZ26vI3wOuURtzX3lar1P29JuR3uqlYT
JnU0evP6RxDC2fDphMK7l4HcTGZJWLbNlwZBN8BmnYXvdxCYGn4x1qO9Fv01FAhHCwNq0AV3wbZn
Moagj9aIf0KMmSK4Zd9JuPq836DLzETxknIiyQ==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
nGbqbZPUJd5qs8ys2U7OWcUieIKTZx0PAMkF8BEl8njBnV4WBIU5aXFCOy0ZhtgK66fFROfH0ziR
yhw5lnIxkkYipQtiq1EOav3dK8pLVq2+U2dUG0j1We5b8B41bPzjXYRzwLkcvgqUQEeipeqTIBQf
qXS00dMsDYg9ZQ3/n8WZey+lJ2q+04MpM6Ycbd5d5VtQ7qpxaEZteqvivrKN3IxOChL6bIGq40El
0hbGDwneIt0xFuSmbeoHwvydPJN6XhIzpWdUtFyUlciJTi8Ceju8yJ6bzigfeqWXse7n0FnHjpJb
zQfH5RwzIguH0xE0tWL9AhhjBLDMLPWR9p5aIg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
nijNlKNBaW1IMBRAr1QQ7Dvz0oBsr1yno81K6+Ax4RDw2J+piEs38moat+JRYJVXIDuD0BdedHLR
XJpg1rjL/ZAI7wLAoAh+cpxyAsckB3si4ENA/WaB8P0nuqU3/2WOBP+8uzdSn/93DNfxRSNOy4ES
iGL+ilUfZTsPyNwySqIeH1McCorG+KszFgiiYJLW7L3web8e9jFK16vaNX9ZOvtbSXtFEVKo9hX0
aASzc3KOBALhRRnNbHzI4Ru32pMTOrRUY9nkfsTWqhQ5mVJpC+PbQrMU6dWG5WNQmSKcuU/8DXaR
9ixFcjpRiSTL+F76wiOaadFo8/KzOLreCH+fcg==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oWR+6K5VZugSC3hlG+38YDGclCT1NF2G0auH3LTVs7yKAvp0JdoljohPghojyoJyU2BiN4PNTIoL
0jd4+xCfvX9+N6s92vTQtc4xr8toXmjAEeqmyReHFn4K0y2/evQAmN5cLQo02QRON8q1OeC71x+g
aQXl8h6hwGsUdL0VinNwxdAygU70gaE1EMb1GzE/d/IbPj1TodrT5LDPr4rbwFml0FH9Y7yln1U+
LQ3qMPyZkgxz/rPfmpiN4dCSSYGr1m60AqctDlsMHs1iUyjgIwSUM0xwexNG7iBlqK7QAYDDxC0T
1sPsJmn+6fs6OFZAZCzbJPPthjwwHwwYwTDUnA==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
Qc+z6YEgfD5G6Pl4Pw0bgcYrKBOQAmU4sry/vR9OvR9EnInO7d0IHwePs6mPvZwEA/U7AtqpCHMy
58VB3jN8v485qlk8Qae30og8Qy7NvTqUFu6xL0HCzl1+MExXxjigWMS4jNDfiUkh/8Joly1FNKw+
2tRKsq7WK4xyEsjPPo+CiKtpvaeO+yFkFfG2ZQwUuxM0iDC+vm/pVFoHKu5B0lV/9AN4PyxmjR+z
esunyT9qVemXEW68GjNKgHJ39z6sORDnRDwZRvIhVGhkUU1boLGspSQWA0lGzebAFzi5+sbzlCc/
TPPgItOtekWlYVcDAB1UOeBSimWB7ISAwWHdsuAsq5g+vLWFErgWPocwlkT7tBV5djYro2wctJPT
FbQmxELDtpAvODEG7H4ygUkZwiJzxTkVVWuVKb1KUIsmLPqru+ZY2zhx6s0i6DREdktCROzyQAq2
0qfl5aACXeOhJXln01QCdEjob8TNNa04KV3fM/NAl70pfxzJGZ6lkO73

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
da4PrAlXMUe0hRuW47Nz1Hjd4ZB3Cb0KwRuCd2SPQzJmwgW7pe8dIliQGr+NXETIzRdxglaDJ69d
fp+pdotjey87rMd8fCqL5PKcfphK1rcMRxbwRxObDBjGITD3mHh3NWW4Dgnmvwo9cegnyAA/GESG
Qt24QJZ5+e1DkLRjBFkanfXg2KJ/fgzRibh0aMy+GhJb17v5vK4cl4/IWHByeiXseno0HKJKmMCU
DhDK+1OvpNwpX1cuRHO8qaVzKu6qKvJg9XD86qO7ms0y0CkdUKugWSqdqdADZPgg4eOj+pE7bPnw
j/2FVCuRebhCU8stehMLwk0BO8fbqKQCvG4a0Q==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
dNZh1zU/YzOdC4UYmy/pc7Dv7qVPHXOjIGdK5QU4kHXCn79aWdFJlabJAC7aHqDeDIegfjaeudxV
nl5CfyuuGxMc7ri+JZvT/6EzZvBNPuZLcOCtnQnrBX24+baiIT5VABTRzIdJXi4os+IqJJwKTZ5r
86Ro4ueyfZYTiLSAPaMwQUPxE3CFngCqM1wU9kXNRgPLF8JOCECsgw1K+6cwh00fBKsrulTuniIw
kC4yoj5e+eD0b9SrZFcU0zBwFYC+14X4UmrQS2HXVHb9tbRSzbJtVxMIA/KrmpFgcUzhVbYR6Odw
uLfT4HxoMxM6heRLXAoH+oLdjyxDES95Zgv9vQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
kGI5FUhKjK9VZYUPrtbe7PPR1MB4GCWLOIj8rqQVbnGv0Us17C0RD8Cv2b6NJTnbHWySQvFICWl3
uzkwyGvpS06N27HP9Z8Z3NQcHIg4c+u0VDyWxJlub10ZoVYOeElXzAXcT2e1wcD5fnzrZFNQHrIF
WJIPjkim7ajUTQK+bB2XAbtFBeT29PFFXMkK1LTs+YxYo71ba9r/TFLkn9gRDpwiOK7YZXBV9+Nl
5T3RzPDsLiL3EJPOL5zci/Pqz7ieR1iU6yDMdXxKIn6+MiTu2055WAgF21w768DZ1u8KBerag392
qD2Yj/YohG440ziToHQAGvpz1xFRCN21QlnqUQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 272560)
`pragma protect data_block
ilPKd6zlTxMPgymD1moW2qPbFTFoUnKbMu8TKDr2Cffuz5iMPEsP6/gAiDGEK94DwjVsR2IUjSKb
/imb74JYrGLzWVkgK2zJp1FNAexSMbtemfxfKz8VOZRMPBAIIPtAOEMq6++4GYo/5IB0FcrHN4E4
nmSooU2vLTwiLmTZIxXYYYTIdS/DcHAnaOMLAM/ysM0Ka4xg2H0sxz9hXtbGl5d18NygE8m0govH
47rrr6fAQR3ptjBSQEgOON2fhk3haZR0vFXTePN0IubS7IgyTNH566+7grtMap5JeSr49SxgfIpF
aW+ClzJbYAoHxy5azfLvLZPuF+IDOv6+cPaFnswgxyuug3IiCURr3a9kMJPrmIogTjM2qH8JJWUv
RS2RKmAP5bUt+YpEnUVFeWmpVVhlL7Y9FDvPPLVEyu3H4ybsIn38I9PJs1ijjNtIBVSFu+ePgESC
i0742bASC8RePLIvOmbQJDgMZ5lqqzF95uaPlsHohvSVyeBEB1RZtSzAd6MdGMSYciHgkcf/7Fas
0/E5oDw4sc8FIunO8CyK9wiMXlsZ9dO858tHC9cDlRNaKOFceiXZm9n4L+/08Kd5h2I+mcESiRr8
zXwGsDSyG15A3QKivluBr3NgAnyQ5bSIApdHqVhwzD00xolJKEp41SyzFQ3sGX0FiAVtvZI8QgNk
t3KmD3hLewyXODtZSVn50nGUWfAmwODZs1TM6c44KfDQQLhAqC/V8QeCuiNcyT+6vOnSk271t8TG
ENB3HZWo7b8NTX01dlV+znLE3iF27BNzhZB+M+Ow9NUalxKud1EKS+uiKi45RsNaUOTe8olO9tNo
o6SQoELefhCH1emZGRTtrlRli0GvdaTdRrsyy0nGm1X+2kpENaPLSxncCiiRXYN3z+4ijeNDNMzI
x3QTm9tvGKyCewqCRTgSnDcUE66MZpJfpOCKkb0StfcXcqS/TMbVOE7tqimZICFuZXIA6NzHY2W1
KXmIsaiUl9ow6Ks2F74lIMFKJ+QZtyO1RUAXim35K5FoWaft/+Ovl6X5LRZ1nHO5VgwrtLMxdPd+
aCaZw77ZN+QsJwH409Xkheus6h3N15wxQYRIanKbCQcntIxf/2c3SDkJeK/d4AcnkXwfBrZBpXtT
1Pzq7y3uqX5BvT20Xv2UejfJLJBrqz9NFNdSHgNQ42Wu2rOJ7f2yakvvrtJ1Jye/1Zoah/J2cj8X
RNQr21aYnUHYdE1EK9QnZI06+hbKwgfxRnvPi9u5PgXGcrhNIGrjFtkXSJZ2y5vIUhnBCaJpQYqB
5Z+s58lZTgsVS65edBOZfbNJsqqK2n78pFY3jjjOv5W0S2TuTmSjqE2jUk2fUyp6/mMLtEOpiPIl
A1NAU2sebgx5pI2akHEaeYRRYYfonwHmur+ONaFBd8rr6S7h1EdJPRjIdv4vwCX7NWEIHZ4SZX/V
mNfQJb+eLgFHp7H2QyIneiPKQmHPL2Ykpfg0A7SYb8caP0/4te4F3DDtoJfRd0uJ24kiFK/sTQam
dNZp8v9ZP5Bpyu4yaPVlUpJVdZM99S6P4BK9X01tSn3LeOzjq7j+WJYylx0aC4268A+ixAgyDD0k
iBeKhdC6bSwe49K0oD4XVLG8q8LPqhh95kWSnFFLhLHVhdxtxBN+JG7xINmupFv9xLN4I9ietQFP
Xgt4kiADljZbCOo7TOXpomBNs+bGNiveOFLpVzfWdw8SNTezKYirp4nrPrMAJJKJhQKeCB+wfm/2
a29pazKlGf27cqAhnEemrx7EWs81mygedF68Yz7VFtk7wOp116w0FxRenReHeqm4nncMnDyE8C4j
NCk+P9dZGTwEqSB0tMUesVjje6Vr0sdB7YM+ToisTfAdUZKLyzLJNJJHJc6M6pn1waxctuWDIklM
JuGsVAMfmVgoP7toV857/93S4hBngSwQ29sgzRRt/gVljy8HFMuQ8YpyEXxpb4Mf4lpLp/KGJ+M6
c/gMlAN5eO9AuXOUFuYPx4gk+JfbZvy3GVmT5ck2V6M1DT3nMZlgcq1aJUDCDeRAo7EIxHOZby+1
0NzceNsBnq9+Ljevni2KBUFXCUsvwOmpns+FzQYkVv5QfiydMLsb+ves4KtOyUacC2soxd21RiVq
wryTT4Q21eba0V+QrnH520EHS9iGI+c3SSMPRzMdnhNDLWw+Rrllk+NAKc5evgDF3k+QcFpIjWvW
k0eCiCv+ritgjQkfVBh71XrMLm9rEQs1Q+7rp4Fph5Jh8nFSi8ACddHyZ66KG0a01XoqTRdORREG
bu4hOzyF71VpX8fHPtPaUgDP+V0wMBO++GsxVrF71j2h7jbXpQZMbdbjf7QeeFlwEL0lLDa5nLwZ
PwYZX9fjN6WGSEE6TShc+A7e3LlPygxjaukpWOBh3FjWjMxjuExiIv0vb7uWtINWivvJpU4d/zhj
J1kSXN1FkpoC5vZ/9nWVbN3YNhjvwkYcBnX1cCYanzM1mIUJj7zDc1djTQt5AD36/5vmGEL+2hze
c4TP8o/PYu8bmPKRT+Rku43sn1JHDCD3tRgDpo+6/RrCRZgaD4MfPbM52dr5OPnbRBMtN35eMimY
2yOwl0rCipg+Tv9hR6a7Du02m5CH0HM6yxCzkWtDUsGOzFnDoaOaAj78fkAunwlH/kSRwA4SlOFn
sGfR0bpDT2Km0iZ7zTxuIvR9CuhKpYO/eCP5QmO0QLZUcBW/RTz/gIno/Znloc4Vvw1s/4bYokfM
3zt6CYLUZU5Aec9p10J5FzxRq3PvKv1CptC9RVHYQQ5J+jlJmKUtA5uwhl0hLScC+IO/vRVq1jGv
9scVPXKeaqcSTL4aN/Fw2X8+bfBOy/oSSRoa7ZiHEEjfOAIX/rzl6+QxSSxtYUP8txJqTyCzmSWs
ef3AgbJFh9NPvVMfc+0/5UpSSHOXQv3gg8xUFg1J7mdfLAuc0VgqVr/6b5FJn3YVrYlnUo2ebtFH
UFahoqjfU1EPJXj8I3VGvJEiW1IQesEftmXVptmrpk5ltKn/9vw6gj+R7gqTBuyJaRfxuqgWUuv0
djS2zGOm6I5bTg5H8eA7nYLzZrxVZC7fS4SswKGX28l0cKxySggjecrOWEMANsCGLsjR5MzthUYe
cUJRTiNKrPHwPf+4sYxQEbXzchB4ZDyNezXLxIFLFgQxvem3RlTcqaCede975hmfhCUxV7NUQkfR
8NxPj+sfGkMab5iuyJvokTzQPwKzVyUjf9MJPSnZgFFZg74l7mdML6FuIx/gnshYh4/zgyNsjWG1
JJgrwe/tWDUqkGFTxf5b+glzHm+Xyy2kPyfv5hGh7wa0AGdmd1ILWUMc6073Yhad3Rbm95gcGefd
kDctxfznP7IHgqO6is9eGjBIr/BkWBIh9qX893qv2WlpyWlm2WMjYphoB117kgCjpZJbEtVELEXJ
hZO6uCj5gUgcJiQ5Ubcva26JMtwbBP3iW4l8YPHLGFBhAqRn9UQ9AQZ1O275CDQWAyrCaLfdsvzk
kP0EzUZr3mdBCGA/ApQWkPxyVG2PPo5dJXfd/QgSDdPyShffOEbCybeNE5//lToYiPZbOyfCcL7y
mcO5B7Z/6+1Kwq3EHCSYyrCR/K241PzZ9FN2elo02pxCpwEX7HFxUu3Tb9yCAOP6AWUOy5YR1CPI
RfBSAMsS1eKzM1dcEFi0WpF5NbOZ6LLEOZEGEc3dpeC9aATHo/q/jNZp7+ZC5BXJSlEvUrNdvRGK
gTpnIr+xU0SqhKI/4trQflRLrxfIzY3gLdecZgSwGmA5C3uS3KWDiHToNwNXKh/q4qbuDXBdeVW6
YQEgMJNa+0pTR9r+E7zgn9YhVMrVWvZuPw0NB99nHfSLZ9kaf1r5t4i6B8LZAkvTi+uxAFzZ7yeI
+zAoeB2rH9wJZTFGXuFPOO0IcrVYtDjN+bguTIEGXpwPoJKJuJ71rwszH53w1eAVHLWP+4qhT++I
0/eY3XZOzZDlmOBUWhdIJG6EN4jtLVbULThu7Pd3e5AU6V+Lo4mtES6TEpOPd4pOydYtz2G2Qckk
KEEM6spx5PTrF1INVnDJHMVauxvS2EfRFCDNF2sBn30dlen72eKLCInmSROAEgbt3nqSFZXwvV6Z
C1g5SGe8YiS/c1XcXHzcrkoGGEC/FiPpK8yEWfLvq1B+sLyF/T5VCXr0b7a+Ltgb22F0DcAHYhK7
aC1DziClYXAOxSzYttis9hpoSaOmHxqnHX2S3gguepdH2p6Ud1Gc690Pk5/iaAa32qObbOavZimA
AwzOiIS+3OugAU850e1lf2HPt8qKCboNFM0f3nxNcPbscPauUfHKhWbsRdsIff3XXc+O8JBWNkrA
YRCMU5r+9OOj2X7+dxeRMPwOllwyJZYxVxrymRupZTbSiN/8ffuXtaBFbhlH7Lid5ta1XzPbu51E
vk9r3lzUJ94FgZavVTbamogahJR8v8EAMS/my9NsAkbtEGUAhPO6HbxOU36/zVXSCDDJXLo7U0RV
wxm5ZNLjPtUdI6oCmcqxkZD2ThUjnj5QVYC13bvc9TZBiNOSyOgrzfoIjahfqz99aLSF1ZcPA2e9
g5AUoDhHWUmRdZhm/JHklzqPvhnFzmcHpLHM0E2kJrC5Pho2bb2oPy4MattDw7hLGcnTzI+VIClB
/PQHLHp6xt6hCSNzMYN8Uw8plEyzc7OroAn5dhnY4FYJLmysgIN6fUpVSU6IMhAqott5BTpYeChN
rujWZBGq0MA1G5ndIx08gPXy0686sA63IQmnA/q/wucON77TMkS1/P2WaKYTbxp1/I+n0fSRTWg2
Jxj83Inlk3dBrH9LFdSfehhbI6jgb7t+dioEXVXfbBVI2G/0clpRQ1tDWBd56WEOgJRMnwkZZAGG
77T0PUUtTgcCHGkx54YHg3PMm9FmR/yT7b8QnEHazPFxeLR/jxbq6mqO841pBbaiBexNJqw+LLJh
GRu02rC9eB7ewCWXFF2qdpV3NE+JYDsUola12gCYQU8oZh4iWnVinTo6qwrJgBrsaEZwghQvOHcS
BQh4Jv97n4T6/w2qUtUgkJMj7zm3VnGvIcwy+Ex6fEaJOBeBPe4ggIQNcEpRytg/Emj6b/WO95Li
rAS12dZqZS+UJ7TC2cYqbmhzi8qRHMuHV3uv4w7FyIb9Nf4rlLbZLd4XEPKjAkvA8aWnXtnd5sQV
DXsIuQcQSoFVl10lrFrrslJwf62Dq/MJRwJUUMo6370NoDg+O1euEZ3+x61/2+KPdb9dYprYD0Q2
7HWipqT7whMRIU5K0TdQzIohfbQc6XaTkQAe/czoNQybjJxYwqCoDijrbF7LjwR6WjIfSkqG+hoG
8pqXrAv/skE7leVfqjZwnZqVB3E7C3GTetuncATeXuVrcKXSnBDl3yXNlrIpEh5HhyjcuY2wesQZ
XnWHiB6DLx5P+E6yA14SIByG98lIkmthGhE32wuReRHcRlfa2g/AnmUfYm9QiZFh5gk1qf8Ri6Et
yOAn48h0x9ebBZFRcKU16hkqK2Zf+rBCQrXIuhE24UAXY5GvQGn+VYquyraeGRRzEhg4WQoeVkIu
5dJRGIAMWxxKqj/An5v8s1uALRkfuwbsQPkWpe2p6ObhznZ0S/0i0HzNUwdel3hL1LPrXvyTuw/M
nyruv/XiKXDH6I388hstVnpOlA2vZxvL7KISaRvnp2Q3zhuaLulcp4aXZjv6tIgBbAMWbKLMvh4r
vyviWfj4871yPffDSnfyf/QDD+y6h6t7n7WZA6Mp2/AStUDl2ySrk+L6ba0XTR7uy7NADH0LTaiH
qrWQ22yr6lORjifvoghBnles8KKbSZT6IzoOPntHhhfoC6fAHZ4V40FByk8UoXqPZD8uK/NYsZhc
3d8CLqn38mFU23hwfbEkSNExjfGd2Kc6sXItZFI1XVoij/azNlNimpdLqvmh6wP5VkfmEF+ozBn2
xt7KvRH5gAOaWop47cH73eWP3I8F5vcIN3ugd4P9uTfQy10SDkZWqzaaOq4Ec3LCrMVaB3RcrZAg
AWJtVtXBuvTXy4Pb6F21p8u+ST1MCv83AnKYQRlJghY61KEqQz+i9UEIzRZmMABy25KCaPq5cHaS
/vQTW/oGTtcE16j6bwqpQwD97hcg4SXMkMfS0ZMwnZSi0CINC81eWqPtPuxu2rNuGoSo3N1TD+14
NUOCxfjbELm8+/laMVX1Wpvx08L/eIlcDn6HZEwHIPtpfCXu7e5+Eeh6s17i5lEi0CI4+CxBg8RL
FQF1qrrakkS5z0leinIXaDfYupeDpG8Vu8odCpv6cG+a/954UEeHCvra5OO5FKrh7BnW0iu8dieN
qGRwZICUZ+oaFIeNrjTtg3DifZT9FZWxc+bNr6FO4WfEAPTKakTcMHew/dhorBUyOgAati5ddDl/
fHTge6vgsDSbtHglfTVgjr7CVFZ3BQ8JhNhz+EOPkPmpBHfHoOvs3SY8sVhQBxLA3CvGhMwaKWyJ
IRmGGErnmRw0rQpLN68WsuZ09Tazl78pNvZSjCNvDAOp3bhArV8ETZMgTuzHAxm+7XXTbU95D6H+
5jKz4mpH863j1zFk/qg7RAFHW/vLKIxA42oTIdUHtn+2DfE4PTWsAtZcXATp6tecgtN56c+WJWBF
nUWhlVCZcbraPAa/Chr+A6tIbZ9wn+QEZ/Kydq5mFvz4IrZK/CqY7QAHzvqYFSNY/m9sbeyZ7wys
TkuRXwl9rKOJ4OXOAZrQ5jiZqObAadbylz3fpZd7gHAJTXCM1wWuxA/x8wOnwFaD7WRsVv8RUxWW
6OgygpGGZubgjdvFhCDfRRqJjLjgctnxYDRHs/UvFn0LL9poTQkSPMQB/pRDaVPobzzTXS6On5V2
uQuSs3J1+m5FxpU+mKhIgBdwq8QhXDrJsKwIIkyyPhWZxli99HxV6vF+o6byAnsRBGria9TIb8kA
17RV9IzqnLXFATj/hbjBcB2fZf2ERc+nG8C9HekdTd6zSKkDrQC01T749xFSk855vCpsGFmzTG8A
JHuGNW1EmHKuoF1+aeogpCpLBr/6L9w5s3W+1rzHppfWp76bZQva130jyAyL16rIzmy61J5Tby5m
OdrMAWtGg/MGVT7Qvc57jtIwr0iOssZF7Ts1J4N7WeJCLFUJbWxa2BzhY4JgQEDf0bfxLID+9CCr
mfBhGfYIh06uP/TqldY4KwMDBagYh1va3/uFB496ZnFNoNiEuhKIn0CRHzb4AqQEnATwdFwKnJvL
u70ibBOW4cweMjEPwKt58XeAvOphKuIvIuXQvmmzAQUFXDQZ++P3xKNdmvtRj/is9NE5AM0XLX0i
fBo6/uajjFIcm1AL8xINIzjlPcvQPfKWrZ0fGRQKsvtWwHbnEr5sziNiV7/h5nN+CZMxrLNS1bwg
NP6d6c84HwXau05S7Wpb4R4X13I21rdPdHmc/TnPycEO9ckxjzHQsCwkAwKE49R4M1+BE/zYqkGL
dM4TMnIlo+jM7mbhXXEnIc1St6VdHTE+/DGpUCroa0HcaUYTsJJLh0Al5YiPBFiHsQap8SSqSc8G
PZBpnz+EtyLjpONGhvpIL3Hu6E5gz3sjUQ9/X58HTZ0wQ9zdcNTOf70nSZeOSe8wMy3PMgs5aTqS
Y7Y0DQU6ayXr8IlzBN2ze8VklwvmuI7PtMg3cee2bQKPj6HkbmkmqH/ScMU3+p3pBItSf+xaiTHK
Q1Pk+QdojF/op+zL0PN0hUWX3oooWIQ2IwZ6eir0o8eKNFBrz6BLMYI2IgXnDQaj2lb4K/hT9WhE
S3NluZ1MhXQj3Tv10zmMNS/MrKzg/q05ZcR2r8fi0Ia8cuWiB59uy/G5r59CQkvVJ23qns+tjU4z
yULN05geaElcsegk9POgf0efl5Je6tmmZJte1iC5ouYza0St+gUDWb8O8c+Ab8e7nMie2ReS9OKu
u90P/oTZQ4vSDg0Xwgcvnt0CNUuZOwE5O1mNc+EqMV0X6Ei58MOyE2nbUE9SOy15muZvPBeal49M
dxAsW8k0x0t/KpBlikJqEVTmSJuA/B63S23S8tcA8nyVjSrsnR6HTOjfPhsGvF4nBbmeQHa4P9CB
FSr85v2mvPCFue82LOmNFvz5+e7cami9Z3hHsgY1FEtYj687JrV4jQHo5FKacpunjNBTOYhW1Bi/
pc2dVJhihl6F8RinM/keh5FxuV1B+8R9slTCE5XR01Xjr4oNHljuSKS8U0ydU3XMUI6CPyDHI4z2
tJUbZ91jqH3PETseOrldg0dtt33V2b5HDo2dfW04+UrsGQ+E4gj/8B/VB89jVALjFiEVCq+peW5k
s+2f7jeCyYtJNjGSmt3Aqut/KWM1p+DwrwFBR2L1+bAP07WCt3rIIPLs0mpt4erUUwL+uT6q3cKQ
62NBjkHeo3fZtrGSMec2HKyZLreBQFcXoNWNq4XhXyqJB7HTeYqrYN98q9iOb/Uu3O3KTRaW0T62
Osnii6IpBfxnFHuNdh1b+3GNOYlWTLP/xy+wOyKB96+3A2YTf6b8aAhATr598Y8Q3Y/zSK507gKi
O1/lm0yQ0tAqNvL0CQkGWOtyPhBiYSk+bmN0MoYwUBRidRFpDQQtC3KdgG/Xswqj0Gzp430RSW8e
czyxE+URyUt0FbGroHXpMeEihgyiN+Wk8wjBXGJkOZE78FEI3yztafLSXsw3R2dqRjVLfKY8trWx
FXmLN2KPkkOT2RcR2hcjfluIcyIS/w+SIs1pgZcjGR2TV1fLlXHtcrM/8NnyFD2TRNpdG1XVg2Sb
CwkUVj2e8DXoegyiftrNThyBHrxWXVZdDLS45s+mDnEt7hsFvzK8yjJpuv+HPMUXXKnbRlEqYXMI
Hn8FXdWJsXeOMR+KEmQoaq0jEzQHaIFTM1as+Senlo+dxXJCguzIilqbitnmNdbCXJWX0ADwKdXR
sTMtkQJxkRgK2EC8MtDd69VW0kRFWW4qZwmZwLrF/bYpwcZs81eReHhiUD4UP+dMP14iqYkxnSwK
wv7ZLFqKw7rLtKECY1+KlL63gEOtMH4MEzQclwlg+UvV+LauL46RtOeR2la20s51OCxA9eMbrY3b
LUYh054T1r0ykV6xb+GF+UXbQjj1/PjLBNRsI7F6cX5TpGkgUjQvrt1wrXgdgv6h+X1WPMgprXcL
b0chPVzJzwn8Sfclw6PZkq3XcPOy3957hOXsKWaso5dsBtmT8/9taevSvi4ZuIWaM11z0wT0vZha
Nnmim4e8lmlEB8vlBEtd507f7aHRgbMem+ke8D1HvJXUnSQSPW4fsfzzgOgDyWbYEO8K7975qtQU
bcuV900GRvTdIrIHImcKfdB0LPsh0CTmNfyU9xmxMqu2zql96SIViHyvSGDv1OnpMzCFIeBjxwzC
rNiiLuM677lsk89JWkg0VU5Ze9nKJNizphR5FMAuAnajeyIWnqaU3iQ8R5TNdMTUnzA0vCEIs+rf
SH1go13DFJR4PZ84MHBver/8WRt98O+x0RZAxRSVlyV0uoJ+Z7+GSJYZNKbs0msXbjLNLKjFrJRa
hCHP4ONyYbljTcOGUrORX3d5u6ePc0Jx/SfsOXDiM47EneTXDUKtF55PghbeDgTlleUjRpzRvU+M
rk5xnJPgJHD+jbLV6Jofa08RB30zWkR6SyLfyEr0VsHM9i+rJpOmDDEl0eJW+ihs8s1kNiQ+zuo7
SnZRTjfPyJcbaU8WFA3ZCR1XoHTsPVYCy8RWuxazCvs/MUaupGvW84gL3+GmKRHFHeBsy4vSRDx5
OXeLcAuSB8CvIj5Y0tbWqDr2K6YNb40JeyfH9d/i+9+yu8ClhqH6sP/45eU6o4iqWE2N9BJspUv0
fooY5MfAnlVr3x1VBWJKsT234U1svNOz+JLLx31fK5nVkyiH9WEQpqxW7lqVxaTP73qOrO1Z3lMt
PVfQcbVKH3GB88iQ56eh156MFRylyJmTxkeSAYUZK/TIqecp+HS6Oi7bIIHWDQ9bzYIsSEKe/Gqu
kiUxeh7urijkTnkp71QeStj74nNs18NqZCSHjgyWmXNX3WGQbhLy9Y6W1nEdVHl6/qPxFTY/HFrK
azH4rGyDIKdiivxoifr2XEPWeP0dSIzNPgY7416kHUUP6uGOmzk5+aCbboAirSqfkqcXN3aFB5rh
wLe+eCY6Sw4ETgQZoVgfxvneKeCjxe1tZWfl5R8zZyotS7qqDUEMVM438vgg6akLgOUpYfppUDyK
ZNKZZC6jRLf7IkTJ7/AiTDxU7KjTVlGUk8SvxbLegk7niwiLqfwotc9JWDLUWPlKowaCXcs4Dq8q
adYOEbbUAuotddmWF6gvvFdC91G7i5T23Uo/E1cxDZF/pNLqrXicxOx3rHu9iWbavKlS5tBZWfyM
1H6kqFnTLgIe0tbRHOJ+LPsUCJDRaBC4vD/+yTGfooqIVcq31ump3CIQdZlmFtcERf62dosCbIvu
q5eGJj8S0uMsR5XLW2hgaYPy03WD8GZJotCHf17tuGoOWUKerglWZE9rI8UbZWIkEZRg3BnM/lkG
OQpgOIgfBUy0asanEYNQe2ON6SHVFlOOQidS6NW1caBzInnYQ2ZC2MMsSvRKWHkdY3jp9NRjty1B
tsu5NojB6HRWVI5NdjBablhDmethf8PzhlhOglFUQ1svGvUm/ol0XOl5kAttV6QI3M+7ti/I/zuQ
J+I6aCBjhxlIomZlANJpE64T2pvycT33mDowPthG6vQLH9bUPzT1pYhwFRgH+F00W1QJskd7HwI8
fzkMWw5lu9+JQIioFK3Y36kTmHU2jL2et5lPsM1N2XVTKVkunsZi6k0WwoyUHott9P6wUthSV0Ug
qJcew6XsDtdU8znpfa1ePPrZIGwjssmWFo4QA21Y9kiURg9VhTbe7vBcE/eW9hSQf1URZ4dC5THK
l4KGdzwuVFQae2p7iag7a/2QseIRaFvZvPNhyrvXo+bbe7ZNo8KARv16bUiXRuLBJhg0tmcLJeKc
WhVIQxvqO7UFOBdecuu+qwxN7V+Ny5LBB70vHZWaBnG5GyBEluR0eHpRbkVC7TiVCIe56ftdr4zp
m96n86JpTI3NZ/i6Sdd1urgAQrVTKAcO/UjUtEUiAHIoNQFL+KbVO7CsNqudzr21+R5sLPWcoBAK
TOIhbllx/tccvZpepvlRIkxjABBxRNZ2sxnJalbQmqzLPimmpPuGyz9xEjhFMPqmxOAFqouHWatY
0+xO8n8WXRyzbxNDPeI+Hoy2BaQZl7o7r59XCdEncae+nJCjuhXfhmFA/i5NaPYzwtJJNWkfzvAN
ogLx1bx03sa4PtSi/pm0UfN3U4uWcLOsT6kLcLx8mi6nSd24740Hti49rgOCj6y3nTBLwksoQ8LV
KvoEI715Jop6ZnmI2DgkhxYJEqJH3RI8AJSPhb85qed2yGwMqjTD8Uft9nOoiod0M1vkki4BIk7H
zOGFqoOPfU23fxBa8wHrMOw+8vumlszegkV/NWa07zGQPxonVFKO+3nCc7XwcXf/Y/hKCwWDIVST
qjypGRVQz9RwS+npvGwvz7wbu3caU4QX6h5x07hm8Gz0mk007lgANUw9YUsuGF/OZD68njD+C0IH
feJBxnjj6pXIfIJ6mNB2awp24Aj47O+XV6BFhjOqt77qzZ8/Kmr7Jr0oBqMYFwkmVUakf9oFWFXU
OjimUpmhkFkWrgcxietUvryFFUW/d+H4hOEWXrsbMSqhaXW4ykZXmmnJ94j19gdNX6j6iL6lzx2r
ZfyGAb16ZTuPnctdx37xeNjwAZ8Koq26vdZIn2dpnCMkLSk5OsGbvPJXJ3hZ8DJfhGBC613ak8UO
eXUhsXMN1bvZm+6m2L9s/hpPVXj0x4Iym+QHb2SAx6Pq4q8KwFc9yewuOe5g/nbTE00VDcIw78WY
M2yvarYiU7sZNlfHw/jP4jkoVQ8DsFciI+i+5WH09I36NQlc/oYhL5pFxo8241dxpVg/JImucUph
w4UhFKQQj2cQuKjolslE+iLh9Td1TLYZ0xAYFe3A2pHZQHVpF8fM2qPbBCKHwUl0vIohdNF2/mOK
1rAC+DeAOfV5TNv5kWq2lMzs2XRMlykepIJtrB9JHpllMWig/x3qGFfXTgDKnEJGlTHclrERhLy6
ZR9PTAAmqeyhJlFvPCXLBfHbYi+seK0j1YQSkLJCAfgF4yCFxbO8iL9U69V+sGSidFGmNeBzPMM9
Iy8O5GijC+eO5gwV/6CXTq/Mc1RrjF2J7hSllVlWg1dPCM6yBTiuIo6I7OPp2bFhsGosgX+i+i5H
fFkyfwYHACesbzMB8WoPxjgfL47OT7EituD/avhfjLWponmRwdkTkhrMGQqVlMWF0s1sq9ayFjAb
peyv24mxa9a/EetgvMbDuyj1ILUmsKlC3+MobhpOstIc66x4Y1Y7IMw2gsf5LagL/j1m2Yf8lfDI
0STLHr5sDdhgZEPQEpMR22gYtGd+mdRB0Mmj8q32JhN9WbHTtVUOCvs8Niy/s3EVPkXJHZADfJ+o
ZjvELeZaSH1ZHMzEgev9GUM7cabeG9dSVdUe7h24teRFWo31o6Y8RBdoASmudhwgh0qicWcQjTbU
sTe9CBtazYKLHRmYcEwHmuXeWCr++Hq11BVxCfD+87qUVUWyA5XOuoFozAdiinraijrvUYz/fTPX
UCi2t1t5Yj0p7nCkD6KNE74dpp8XcIk6hRc6BLfY4A4Dz4HiTC+5xPj3Dp3hqKEC5CLmv/KD3DHS
GhH6AWMcj7KLl+XoDYPrnHFU6kYyKWJTvXqs9q8otIYfccYXpqmnyQVAzA+glbR0OE2CC6Pm3v8Y
O26nAJmOEhKX5Sus3LT4vlkSXnJrLPr51LvzD5z9OqtipQyWlvX5MKPQUXUrlPgdBb4z6R0K91kU
QHggkBVlhHpo/svoLLYs+KVX4ATh9792GJ4BwAiq4bbpglu92rSrILekXQH2CJ8kOxiz2KrDGViL
tD72CkG/TXy1On431pddVoLwxrAq50WK/MST9d7R3NASgTNnrzA6tCf1forSTjDRgX4iF8nEZsIz
FZ6UpyIr2dQXQPWuLE4tRRl/4cYlqMJBOd6G52weNFWBcXl00MxyyKjKWmTcmVQzNHGYiTwRAdNV
VT0MU3VUHSLNrCYhEdtirQ1f6ADftbHiAnQkqTZIDzYb2YVRxceMgMUqsLEaH64vvWs2zkJCeUNX
agAG89ohrRJBT95epRADLqa3fVbnxru4gXlyrV5rdpaAj1gFas09TeCZVq8L0OwsOVHgNLWjGvsL
H18dvSi4ybMQPqQh5i5zP9T4YXQQiiaK4epxsZQ5NyO5h4dIC3tE64vO54gYQRDxacBfitrt5ZfB
CK8/6zCo7NSMcojVCYwjcpr4BdV4CXlA4r6fkC4qfqUwQBiZSyKT3fKq9tV3vCl6UHFONX0OcJ35
5Q6nM5oYUxevEJOAJi8SKI0HNEwUtJXY35x/rJeOA4ARRWsploV9QkCUtOeAJJB/rI3Cou+AEWAD
u2cMGVBy/HhsuhSLTSxlnPMNxBgaBKleREOjFg3rhJVFCviin25WtWEuqS5CY3fz+lIhHz0SW9+E
IT3Cj8gHMMS63TkcAUuQQKOQFq1eyQ5jtP0iWLEpslMzI6FXucev38pVbAnsKKeol/QrEyngwdJE
UMDj++Hfz6wJI2QZKpwnxlCKuN0iWpYTo9KWdO867+AY23ldRpkdgkAPdrXdOwVf5BcvEcLCHxxp
QAMoISvx6l2Vq6zxsf8Z4+d3V+sSasZHLJ8GoskMef6905nLvHyFdxk5mhAp4jK158Tv4i4xLHM/
QP3VMTZjL/NyKC6WOR7dUcUcq5sCrJgmDGJ8wt9TCXQ76mtN7qOrbH5R1EHqXSflmKJFBGv0puOx
HdCNmvg5Ag2VN0PHZapVtoESMYKI6twUMScz0swsfK9EaGPalbdiNqYiLsDJbPby/DQ1ow+53eVL
nshe+XdCUGrepsrBHPT2tPVaEbWtkpCwIyg1zjL41rsI0XjldIDk7mFO/F9eBZ5CicnNrtkFmO0I
WuXj6X7XkRCu266ivntJ+jxchLDHx1SC9OXxJ+k9kl58flHD6l8qnPnnXIYmPAE710Ddh5JKiL7J
cnh+00StEPtvrOkKpWyv6s811u+fXBXWijllqtYlS74ikZfmpKjTA5oqzJmxobszPfexjHsiC758
YEvP8nYQZR9cs0eXnEPEPK+Va8FiCiKbFG80P4VkQGflTLfeypJJ/XSXQO6OkpAfvNK5hnGv8mcZ
39Cqi4YlaeljeEmPXw6+YhXyRS/p7WAHeg5UfwQaJszG4ihZKyR6MKcgkF/S8hYswxZ+lvZaksmG
wfsaoqfnFcA8QzPB0E0t3VCflhQFsdx1LxWj5i4DmliS87uVQEPZp6bUj5RPURowLIW70XL8BJSq
1XTOzexbBbcMnOx5+20sBic//xWuolNxKTx8mDyJ8miH3lE8W4x9meFlf0FLEvrHhwq6ZRuCezAy
Ve1fxqWETjBz4VlScK11q8vcDxnjrPBP4CJlHWPL5PS7SaxBcpFuEnu3O1ttcWAxy1k6uP8XtpmL
qx9FDZsKtviSjaByprIOnaiU5HlM66AcNfD7MByj+EXGYKVTiGxUbf5mzlweHS2L3KQ/bx2RFfcH
shaycb4tbM0bUYUGRMfdyOpcNMJIX0y9y5Shyo+5bAk54pkR6Vb2T1yCJbkqXrl0bVZw57OPBx07
Nk5XLZaKB3ORdZPjWncpgoKRBjp3kc1C+zAVm5jqz3G2eJ955EyFCYJAdBWvQWI6tbK3qR/sO4GN
9MutQ59NsLkc4OkMY76U3ausw8D/0CF5Vu0a0m3NDPCkRO8eshey2NNuFVQsb84WAplLZvdp19r0
VEJ0Q4aL4VosVaAgxenGFv6hbKIxc1VMLSdCXhpwk9ln01Z6rm/kAGl+TT2CoReS9cJy6KTycVuC
x+nE1d4mj+L5/kts250ib0SyyqtCi3UEU/CodzBd0he2rItwEatF0khtMhJcl+YhfkcwHHAnmNAh
pbeVG+oJqEK07WvDPiv7p0uIkS9UhfZlXuhyRVYtnOk1sumi0wbyCLpy+LP/SeY9KOncyjru3+BH
poLS5KnFOm6qo0d8CMZ+gVGiGlI2J8h0/JsiU0dKugBjgeGyLGjTO8XpWyPVmFpxQdVORly2w8GO
tdwyE537EQQ9PQgZrRfP7KXltMFh9JWOJObEhwXJfBNu/W589JucyLAfV3zoRyPTg2fPLwUXWm9b
gvjoPzPIZGkala65inPDdeDG4fLtISVTlkf4cEagcpzyGizS72LEzWyfQ0iUWxeu9cqL+GfYfgcV
UNAiCBHh5u/HYzwcVeG79dkDNWMjRnfTFTEytQd3LppiM4snNnPsJkY9jiuEHBVUlDML3tlScUlq
4apYj6C01j3TejJ1+HXHpB0JZMWvKKVVtMWPgwQVS9hzvDbIp0q1/mRLWxjKwiTvV0W+HICTe7Gt
AJwys+WXZsTde2QaqsmRpjIVbi0OmkcaBHYMen7ubNdOVuxAhxD3moKA0gTYovkLm3zcEroTKBLJ
b+cTX/g54VuIs/n/zycnpJkxxyXqc63smf0ptSKmJen2qeRfNL8dn5eqEyl9JgaUgS6z2yaMc5SU
uFTATYsFA+w25Q82nuVtxzunabYpo/LlToX7tMmZfobnMybhgt1AQEHtXb6wFv+47lN1j4MZNtnA
yEU4KH8AsUtvKAzHxtpDZfJbS3BU39kH9FpUR2lHs8m3C3bFgUqRFVBvc5sxuo1OLop7chcYPJIF
exmcG+1YdKbeBB+i1TgYj4bXfjHX4BN6NdKSM1mvOJurnWP/6TIo60ZauwuZQa2Fg+VEmJgbSCJK
WhLgWdlCNZ/BVal9qyV2mrQe3J3r1VZP6TkMFu/CEzOCxJLxs2fGCzpKl/IjxFmCFL3gPIGZ2V71
D4ztusCMjSCWCbUeHWKQjve5H44O+NQPy7/FpbpMhCyjyUuRoinKfyfJGvFavHHg3hbkqaXLd7Su
eQsYTUfkSZYT6krO7FcxHxZFdPWaetL9uBFVc85sASzRkJJk2c1CsRzyDQrPvPUGaIC9oBhAGw3D
RjPhViomTNgf2Dx2c6TiXxvH7ZoJJttwnLXpwaKuCAaQeF04IlKIjvSutuMiQdOL6q2QKBaUREuC
wz2WzT551nHO4GZv3pNeyLzeZDuiQLgrXNq+YxxxQv/ozPYsqHHy5JSwLW1x6kacE0xlvlSdUmFZ
pBzKDcEty94KLv+0LSgN2MF8nEASCkEUfswXfm0enwN8/7YSip8hLDKBpBbQ2Ms6lShwD/dQCv2v
SLnkGrOeweWqoW+hdcpsmczv2S5QNhcWoET6A3xKefpdSCj8ZiQuCIaTnUaocaXJwySMadi4RX7r
BQ+22DY9QIYhZ2DW6/MR9qLFN+Xvb89sFGsBjiuXQoNvmpCabiIfCqEmFjyY36F6P7+rDeBMo9XQ
MyBVQZwMrYT+71Y9c2YrBjC6Mmfa+nohL6/vFlRiaBHHKHzKStFi3cXQs22Y+lpHutQAdH+Svr4/
WosKiCLKn3+agyawE2QhE4uuLIXD6cnRdZfVa+2JvyHzDOfBZC0O915Pog9koiQwPt4g0n/suG/O
ASMQh29TZ/7Zsib/mhtDHDWZDdkSEKsovthH84XsECcduT9xkwYUD1U2TuygbEn5HL34ITNTi0Rn
+qTz7Q7G3SxK3e3WPv9efOgY8OSE+oujWgH5RwHXyxQQNsnGMg2K3g6jZfpkP5DKLNTEa1upiSZt
wxVdu7auMIt6NhL0rwNcjpcRSvhOSh3IFa/Vj7Yoh+onmuL682RCcTLPpS0rHIMI9+FaA3RkZoTM
aFVo6fz55B0/M8VDxnfqTKWUCFZzq61T+EbtI7Q0JGQ7j1AuauJq6eMcJ2R8g+RLZUJCXxFtg5xL
dKui2Ib6tOlRAcrxWC2zUG0Vwytw7X2qxzhMQ47v+txScCRqUAS9yiThCUIZcTx5kJ3S7Bs7lpPy
vmQAsnRssJ/ZQgTty6z6YveGDj4Vz8tTOk9j+t+qBc3V9U6NlUPxnyHOd2Ej3oMPDOQrrgwjn4wK
rXoCNF2ze7qktzywrczqcArTAdO+C4//1pqdmslUHg5vBGZOkF8qWlb/lkC/ekQM6S8CMlWaePPM
AN++xVqs78SzOAKiBnIjwCDoGthhyYJpdtAM4CSEfNFYLc5dOdtxZKjByzTdzCpZ+oImAbzZBVtb
zuc8lF4Eh1Ix2kbmH6fa21SvF9Jk9Gyx5C6wDt/lasZoWl7Dl566dhmaIVgKsagag3IsWvryL2qi
sI8JwL1FTgOiep4oW3lWwI3tamtRUTkVtoKCOZg99+b3lE+imhCuebVGQ6xr3wJIFQDeVPKrcKfS
xt+yAI20Q3/xS7AtNRQ33Ol5JtnmuVB1i6FGXbcUDBQKR2ZyDbH6RE9eSa5enj9BVVum8sJQo+Nm
gOsGcHw0275iTWqb4dK3/bllOkfEqqnYoSCkinR1Yc0YU3jgO18r3hHwn3S7+IOkD2gPxnsIfeBW
/OE+o03NMPZoDZTuFwPLFKQP1STFpmqj8GvGyzmgUVMXEKLW6xP38B0CBO08oDQ9LU2WdAzqOle5
aP9Z4ii5pvEWrhqUqA3qzJrW22x4a0G95Wyl8IpARyKSdc0Us+2ruOeAjrUDHHv7jvDM/+JIn8S2
zBpTGpMH9nrr3z9+DTwMxvcudM9WQd3wMaL8nQ7fxZ7b63yBN4PeWP2szt++foyLzYU4QqMpDcFW
9u0l9NHb/O+i7L5jyENbseN6m1I5HzlCLRlhht1WgiSXGgLGxKiCE+3FZBak3D7D7P386Yl5gv4j
9I6mb078nfJ6Ts3eKDW5GgM52lm4BSJEb95tKiYq0/XTKMUqWXl4s5XTKNJXkray3PypWZv3oVS7
0DJ8SstNtzjLrV2utupVS8abWRLDEF8PZNS7QXGZzds86+qx39bVugZg0rl2zCXgZ9HTW+XOUWJU
zJ5xC5FFvkOcu5/wx5xP9hRRVGKHWVgT+XHBMy1WPjjxGnIQrplXIKb3m+aNwcocXYz7GgrhoSho
fTBeBnieNixWE4brferGRJ1QU+6ZnH+eWOVrF4aLAy5Czw4rjNGGKhcxvEDCzKV3R9qreCkAbpPQ
RHO72qve+IOyRuc219w4IzfeCVTGCCbRz72F6MvzAN/IX1ErCbs+yS9bPBHzVVXPOi/6alSbi8Ga
feCA3F6kmQi0Wh/D18+FtvMCaYaTM6W9zfhGBjjgXvC5+xQZc8ypHqj/k/T3CxbWfTab7zmAGeuE
dWIehbP8+WKMocKDlXcfrqWCaHXlnIoMyQZf/QBMCpycqAQIUettI/XmtVtsaE1Xq0GXYYNXOpel
IhDu0rRmBY4a0/iMgNiKjyHXHe7qcCPDGCTj3VM5UNhYTh7eoF9YBnA2e22ZAJ1VJjg8pNWhK5f6
u32sfsLPxsqjDE753xlFt5GPBSSU8rAOQP9w3COx63abQKBTOXIEJ+wfDh7g2yLIR2JTpa3bwgHD
AROxDEQ6AJAQ75ZzawBa/vIdFeUkqT2Vh72Gz+LPsE2SQheD+tHWpyP2IIlyFhGhWiRc0jzukq6N
5+po4zU84RnZpzKTyE5eRGh8qq7o7CS6u5MrITm7wE1LOXK7LG0Cj/kZEV+7fPZQsyeK9fZijzsi
CLknI9Jgf6khP5GjZFFCF52g8b0EEF3AOk7BuuUiZxS2LQTR7tV4R1NZ12UlJT1R+wMuE3c8GQ3X
hx+f+g+sX8/HNb0XCsikw6imQ2JI7bhqeIEF1aRiucGUSX4nVokEr4MJJ8XygdOSfA3uWgTWI3/F
yh572zRbbcoV0HsWDSAXuhL+j8UTPf4Y2qn4ORP2qaGojEytpmvSTnI0VsfKokYe96AEQiStCDD2
LNeBCsdFab9PmVTopV21qw1tRNc5kxTKBMH93/gEvIzm3hcAvWz/RVfU9mr2J77JV7oYHikbtjQr
/Eel0SxCGZeVI3j/TwIhxq9WPmKM7DhxM9ucMTyJsWeuNNPL9P31FQPsm2N+vGE8iwoN+bm+EyBP
KJI/FLTg1HTCQYGPqMXV1XaUnOIekE8jzFFZE1gG09BjG2wVYCumAXMRWpxJ0+cpkAo3rU7vrYJg
qQ2hsZ568CLwhhdb+LGgH6PaUbmOOBfHL0pzzSP+YGYez5h1Y7gD4gAp/xxui4uGPRwsD9EbpkD9
4gwGjn4lHTp88V0kwN1SqqdooByzb/Ie+xQ2YigqPbh33b9AtAWcGUaw3pJOBpMTNv7Mp7DCC/ie
mPGMuZTP8mi/gqgq+z+1gh/BIWTFMgcoj6EWaHMwoGUpXBE9htMCiaNt0NpVG8G4D0EWrkM066H7
9M3hrTQgZv/Fq2UY34/oCHEVribJlsMveej+33UUSkSh4ft52kdtIX88jFNgcVqYlKNDTmy8+xBg
nagVZkbFNA8JXMaGQWVhGZT/lgcZOAqq2y9pU4Bun0RglKwb89A5AlSVvWDz77RkIxRR8YeixCtu
sn6TefeptEx3wv5r9m3vYfSLC5FMlOYi81dvehErIQfJOPkrNrG1JcLwr2H1BtIR+w1X9IFIXonO
5luCJAsgBEIp4TDQoLH4+FlVsgnUjCAslsmkU7JDd31kp6P41yK8zQwz3YE0TufQiQixlQKLlyVE
CCfX4IMsJYdUkpJQRl7FolvpyywzBz5JX6l2Ten2GyRtm+X53x7b+Lbi6pJ57QQhrhMtMhnde/TH
0NvntGVtkrscs1dvGMuZK4Erbv2sd+EH77Gfbwc0Qi35MlesuSKiUttwq5bpGFezjpLdEUNVPn+X
witkdUtVA3ZmnjOZ220+/XseG+9qJzeKVHtY8aPqy2b8Ow8ZvCu2VX/FWx3RWjpMD7IzOdh75oHq
8b0/3Vx/cEIPqUZIXwh9VH+oOZxWa3yFqiJdpnGstVlEsAfiiIRYkYtcTlOUHs3VmC8IWmEVx8uG
U2hEfOiujWZKYSnYewGavRQ+VpvhHRxsZXPKeVSqecGGXZu+eNv+UuKU8BiApoaofb9lHb7UAzcO
CTk+vVsF6bedOAwngJ5qZU+5LzU0ykcHDmXfh36lvy0+YwVvHUj7jh+3ckVpH/L8bKYyOP5Nof1l
IIvtieJrmjH44ZvrtqsSMbUdKDAyR9745/F+qlpVl6lngKTXAuafUUlwFxCIWJyZcGsuGtnVrY1r
QWI3uh5YLrtt/Q+M8S0M6nwNgxrQl4m4UANWZSDLqAKy0nuTA+lVYmvj1xfDjn9TB1CSc5Qhs1ZS
Hf/hq7S8pPDHpcw+rosI/6+aSv7rT8e+z2cilmVERwFCX7cj54epHIGYNTYJiEg/UJ9E+CkiB8HE
ZC9o8ftjLWq7QDOyvXuO5gi4YDV52DIsjYWJZqnXX8OxR5zHN7VOO1Kx9GKGzsoarcQSdbPkldqY
s/VKzcFeDd3vAN6Ujs32TwXqG/M2AvI65cTjQnG+jzwfxWNSFl37m7vUclaiogN+ggMShaotNVHF
+2fh78+HQEVd8Jj3cBjypIStUG80MgvSFvYpBXx1pLD32lboBZEOYDupYYkeJcGv8q+1Se/w+yZi
qcjLzqx8u05iJZLW/dMtUMN3Wj6b5EzdGXmd4mqB3a023XMVpS7g8/eO7rKesl6RcLF7lw+fIRVo
yJCWUyOwa++25YS1Qdnzb0uxmt5WdpzgvezOubjMu5cFQMrXxvQIOd3yxHwmNza2KRglUu27O79o
Qc/qtqWBPuS/DtL+OP0hPWJuJFgA4Gh6BlOMU4DiF8orb4u9Fp0BR56+I9cNpxBJqWLfYWvLbFvk
DnsUkoRTc9/qu8BwnsrWDGktX3qZsLb81/j4XhN+9NLTD8wXVXip2aMT6RFDuniLJNFR98bVBqPg
juEtD4MPGBdB59ZsCbmYM2SGyYSp4UJiZNyNhjyGOdM9YknQAPVCZzCWKgVdO+r0LVRMgJ35/79d
CYpkWwCHhFbr8PmvVhg7trUVjQUgmG5APgyGna7104ygyEakG+RlutF4OnCW/6gsSS/yfnyF4DYc
6QIy+tsumsW6RYJu6k+fkvxIPP2wvETThBqC4uwXjkFU7WS4/3hCaHtMA6T5nhLTzpjQNupsuBVF
jnUfpEGSSKLp18T9YJCcaby/F6a6L7Gx7DZGrWi4N9lPqIEeA9nEG2eKwBu3g3bAU4RypbZwGt9m
9Rs5vgy4tNo9EdFyRziM4YAcLsrn56mA2XdKHkxEwgPqI3tF6h/jWL8RhfNqKvJt6Vh68VRIUA0K
xBfe82wrMYKaCFfZzTBmiRDczP11Lft8drPOWfypoIrhDqqlnHuXqNqwTtOkNZKCNrCDJVLbqVJb
XHVGHZrHkAM3PsYv78OxG7u0JkLF7q6+fAcpGZ0/iNDKpQE3maqkdXiYrCPVNGo7QeqqV4f8dlcN
xqDArZ4tF24C3LExWZC3/GrLmethOyEAakMuAQl9RKP8MFQMOStwHNNfa3/sLZbYznPGzwl1WI7X
3dJ9c7MCOqubOnk86kEEwHBOz3L1w6fB6ofIkXDcMqKOve+8udDvEb0WzaD83Ii4JeRgnP6PiyVE
35DlBANfn1zuDAYQpPTVjhp0e8SEnmB4z6JI+7RZoAnVx/8dJgFzGDJI4MJs8VFYTlBfoxg8c/kJ
02f1286T18qn70X1KnqIMvEjQjpXKh0iI8G1Pg6n5vmMLhrlfaihBuAXqmURIZRs3FthzmxMq4Ze
C3DxlGeChTFM+0rlNNQcgVZOqJKhhs0bjh8wIJ4k6+E/BsAp7L5g8gKzdY3bvFGaONSOdE0u+wpE
cpeCS/Ked0vW/7k2ZD/CO3tUtGVO66PrbYBznsXXcAu1/jLDPASP7sG3LatZIdyr3wrZcVkBupY3
WcDxU7NZuT+KSeD3DNFsT/LlMK5FdH0todkjz3w9sL0euEH/azvyhrKLUWJ9a7njrc690HjR/ZLA
PWzXNJPi2esV8Zf8lmALFk+t6Sfk0NK1gE/0iofHVEfMb04cr1WUY4kJvbOw8lD4RGAsHbMEvG3N
HSkHcnp25XvmocGs+MCRfZGxOybUHBkj97aH/lMGwiiRa6DOeTbOdSi5GjHH1v5IV4u/H7zpC0eo
lBCsa16Aen2vWJRk9l+gD0hNv9ohHE78vKq33TE9I7T3Q+Hyc5QXoGf9nKVypJEEmVxl/7Pv1VOU
rCaYxc5yI/5blkrSCWGI7Nmzyh7chAnO5jokbYEBQbMeZ/qCaSb9bOdulwyMp9F1sUZKnCq/VMlX
JwH/CJEiZ0mwloeVoHzx9ivghKuOjF/nbJedAXf8s7m8jAr7uE0fE+y+gZs+hXe/yHhohobLQPVB
If3QbAAP5yWsUwprU7CQNlq2dzLn6CH5/lj4lbnlVFqKwQ4cHn9I/CAIo2CIRS63mrEBgINgDBqB
FbDIfYUZsiATJiwTgNlxeRK8K4ycu9z8Sf79sXsrZiHZcR280MAL9I2jq7zOppCNfMLkItqYKNLY
5LKU0xvphpggOM6uSaZgNQD9cnRekyweyMezp8qg2KZdAGMHylNlSJAeW7xkIjNFMV9vZaC6RA+v
0t6VjTziz5Caz5mTJ/EwSIEHGNWciTKPAyRf36SIFamMEozXSuj6lojG40PHOOe+29/qiJQfKPAq
YD+7ELvfSVcM55L1gp+NhGCvwd+4dO4jLwL3efVTvqJBWfS3VWO2rvaU4RD1F9mW2aKhysMBr/un
s9/z/dmohM4p82igGz72nphTEYj2x5anXgT5OiryZD46CTq1PGCXXRGk05jKGLrDyfj1wyKJQt+8
c2LUsHR7pVhXnCwsZ9MFm1W9oqTJmMmvU9IS82DiHfq37ldLzk1z/rTlHh+lgjrurG8SNyC57WJ3
q2WQ/os4k3gVQE+P3cWSqs4aBeQ9QNhmUsVsgStZmeBINpx3l31Q6Wtzs4FPJ12H2WLdPm354jIF
ETEx1dFliE+loEOeMOFGZHyWxyeSDNLG7T/XZ1+7ITfdmGLfwS0Avd2k0n3xOLU9sxRf0yPCdw8V
xQlbAj6Dt9Q2y/mZiwEYNYxHDK6U2foN21ZEYLtjX0RvdFG5RQOz+ON/21ud4O4GXvySgwqD2dlh
laoLbIfOQmA/CCT+XZVOC/fwJM6Y9yWNVXhSfgM4LF9XMZM7cpdQcQ8FpCkHntFx+dINXJPxLXWC
fRCZRQLoBBp8Lt1slZt2mQWdLMXmjv4Ow+DI8oc0aXESEg3whhaKvhd0zoirhcgfVM2oLGaX2Fiq
JHyZcZ9t+/xyNGG/XbkM2wOKxmd2fzdE8Z69NuWGSL4CNMPyFzuhU3q9F7APe8nHqIQpurdk25nz
/lyGiea5mVDWTZQVqMlsQzlPavKL4wktdydGftkbcKcWOQHUF8/SbiEi/EaGCaRU6lYjApHnz9nM
c8IoE3hVSARJS7Zu2W8JCyxUvF4WCKdflS+bT0eMAg0N5W11kouq39UdOZll7ezE8CEXOvcQ0opg
ticpnEu8cDiCMuAFgu9nTx2P/p8RnOa+vJ1CrtrtbrXG819N7vzrZhVDCJK2/mx9yp+VOvXeqwIw
09CN9DPO+sFrmqZ1KL0VHH8OJbUlDYB+/Ao+PypVcp09yAq9vB7tRR4uPN02AVCyp/hbtshXPloT
i/HsaQbWxiI0Soo9z3hdm7peHwfjnFialnUe2wmqrZyIz4moaDr2NU9QkrVAol/5uxVjW5sAkZ7A
sx3+mhEZHtNT65MTSNmvGwkfdl0+ZF2zs0QFpJ5AFxX6rR3jwFkl4tBRPLZiRZoGB0adjGHMAq/i
XBzkK3qYR2ePEtboR/Qgqs/zU8l6WTRT7VcderzNfdB7rRmApMJD0X5ufEOt/3iKGinwSHLAGtC3
LyBwR8wEGmMtrX9aU3dYvOZzRbJIO4I4/8sMBLgoSrv3oPwUDV+TOlHRuZV/UDraCPE6bbBUiRk4
SXMXfuyzA+0rlob03XFdVvYN9o7O7pv81C59Q/BQVDMN70TePL71HfEmw/AINpCdZEUczVfB0aPd
VhaNH/qycA7fmtRd0Hk8bNnLcgxKtivduyj8f+ViN8Ufe183mtMi61PlbSaLpTjdwf5dtV6POsv8
Ne3FckjSZTbuTNTNGfLZ5iCR4CnJYV+9AC9AWgu8EtBVuhUtt50I8S7PmBG4WUJf9cZBYjEDHVqH
JR6WvEWrabS8CFy2M4jhKYzDI6EzhBGwpKrwAnMddLvvqHFlmI+oMONeOLM+Yi2iEgWYngIW0eCt
R4quBDByy2+4p2oLGqwPRK9nTiVh8rhf9JpHgovvKh92KH/R+MwppUb2ZJIPK/zC0Zs5cb3mlXe4
buuYPdFJTMX3jiXk93I06eLSNc+0PTLz5j14e/ucWsSA5QrfQNG20ufGizye5ATuVsWXsL4Y0RIn
U5OQwqpnfftf50uH/EqVc+w50S5ax9n+hguiWlJ1kXPAkKnn2ih8sRju5wELJkMsR1iJmNlT2yKX
5UthKNSnN90+OgsCkfI7lLkBWxlEtU02kGhpLlF8gXzEJ68nHKRy8S8KHynSwTJvEYc0e1hJFuzg
gBdebRK7bMSJt2XsgRVUNtSt8A1T8GZ3+GpKfKthk4B3yNOk/qBltQH5A8w7HR5yz69+R+WcOF4D
GYdoZr2/uoNsTbUbKLdq2n8IolsFX5RLmjf/HQgmhZ/+MUkPKFtSuTRKTFptbm5FyaGS+Kz//5rU
coj0TQNtZt48TLXMBH44Qc6BQTKpX54TFTQ26ziqlQLryR9kSdn5qDn5u2ic1VJDfKzJQ/zdEwRw
fJUO2NdIrTVnEnYtHHvk4R+DFd8Nrg9zNbB7TbyVfCXMTWiqgQKi6Q/efv4peW8fWVqXGQoxY8z1
H8CNLntnTGI+vInMJnrBDBwHhhygMZl201m4mr4LRtGvgHR7iQwtWUZRGqG5Vs8az1C8KeQ8BUqC
T/Al7BC6szY/cwHdqZqm9842J+TKW37LsA6HkSx2IdR7T/wVroQQ54Okfw/kZFtpOHgdSv6JiFM6
jY9FDBpY7hfv9PZo9HPa13Y/NcAjm/aSX6eg8377KRz2+Vi1P+4pgy6UXOblj7cWbbIDvXT5ioxq
rsmNZ8/KCr+97BSUD5BzxKenkxdcTnNI8d1sK6nw7f4YsO+aO1rLj1+OVDQkWKVtVL7YLqoaEnrW
AXMZTkWXn1uddqwZcqZmdmOvHtFCqmnq5wbxf9VUcSgzSxAnyJEzaAKQVWewllLyOF7ZDuHvJ3hO
Wtij1l+zXaolx9rPlQgAHTjCb4W1gDuBcVsauywxiaXbeY2PMQn2AFF4Jj4r2fyV6zbIAyM9Ctrg
Y/8KHGs0YebL8JjocDE462c9znqEXYfu5D4vGH9obX96XUQ06eCvUNg25QK/YCyi+FQgqDdq3Luo
ALHQsG3xebPZOWa6EEIls0sXedCQL1nLTFcxNz/7ClSb3zcMAZ75oU6o81mGWr40/uu+TzBy/v9U
vG1qcWc1bWTknIgp72auMYai50a3PvVckNm9BXGYVQQ9d3heRuWZIzW6RgN5/YgfndvA6LtGS7v4
WcSRDZBDrpfpcBNRAZkbZhzjqN68/nOphCeDiHYzbvt5AazkphZ5yDbHHBNV3PXBmRhktJI3eCZw
WdXwVwY122ICL+ZRQJrTY/Lg+hvk1Z0sTHsPEpVDFRR22w4NaKpnQqdIkctQecCQJd6i4cATURoq
DvgJUpJ4dyXmMI9LvMNCEyFj91KvjvoJq3x0JUgJLapSTuCJFoC/rH+Bnogyol2Ng91L66pVKFSR
EUCI+CFmV1ELCtlFaitpBImXzmwaacKZRsKPkG9NnDXAIS8E6/cHDBGvjtu3Vb0cBEolgLPZ7R/9
IYameGtmMuE+ZbWNU+GUWhZHq4BrokYzu4pmt0tH4Q0K/dbKfhMhxXQshB7uCwADkbh5vSH8DWmf
1J/5DJrpjVKDfcD0CDjPmsW3lu6Z6DRZXJT2nFvrpk35gwb4mSORze2iL2+E5/G5xHF4hsk2trTb
bu2Y3K/Bb3krgoGJULLcMLfbVN19I4UCaK5Iesg0E/0v3O012czAbGdoZRpqPY12amFW4eh8kTKt
HpGS4BApM3iuLd5UzVHBdau9W69ohJTY1bA/E4htydmyc7DZFtKZz6mFLJpBKi2KMg3jFuvko7Au
Oibn+hA8bzi2/fXLT6MP8c07gv6Ns4IisrtmYs7WPg6nREugXL+EMR4w55EAAh5p82gJrWaq+l2h
Nqw2Ar7EESnGkcUjAf0tEW0d9E3Fr4Ebex44/P9c+deRYFplIobwL/dLAlgrsCx5fubHqE48ZcXF
yaNyxEKAfnS+ANTeBUhHIZzSgT0VqdoWMrg8JPSyf91+ftXh8ChcEd2TO+d0VUvboeNgH+M3HzO2
TI4GveGqI2bfpftgRTFbYrOKKJyGqkeYXGIl9LfSORei/s1Y+2Fs+PKFusQ2Wrk8e1QjOq14ribR
JzTAM+Z4VLOxwt+quWa4zJL79ilfuIe46egqGWc1y5ovAmmaTxD5QFJvenKllF8lGL0joDE3LLOM
XyRRwq4Kl+egD65aXAcvyix6Uvk5NnguSFVEjG8vK7ZzfTCj+HfBMrkRbHRQ2XHrUDrchxoTWVUa
tGT8P1s4Wjy/G87wP2+iYrmNWd+GRYgGk2wY8X0WAm7htBKytVJo5C1xYq+IU8DDlsiulG9M0Ebq
9ikvY50NIeeReEAc1Mydpzec64iy7uz5hkINiAP/qf5FyWcPgA5OBlTNdlxW/V3znpQdlaj04UMe
zjl+jkcX0XI42Rcl0i62RNJlwMf1Bcv4xsQUS7ayLRdySHG1DRSZKiVL1QZGIqA6EJ2NvMoEK3q9
5qeOEAQkOJqZLVbwmgn31qkHmHwPa7Bi3WKjdkQxBWt/GOBhDHsUPgw01Z7TFU4qaobx04KqauRy
c2StYe8k8uQDc+qMJF55Iu8ss7GKyDU5ANuFgN+//fSSu0Bmub5th9X1dlEyUSagtroJP5sVgtnk
9FTgHXnpEs08qei5kEOKtZ2rz6T2mt9h1z+AI04xNX22r8WM6Dt9PtdkVVnVhdJmEdTWMrS8IwSK
EvD97KAFxNLhd5eHSu60r6vD3QUZsXHhxF1DP9ziFTheEIE8VfDgJSOYZ6coCM5NL21NqjV7VD/g
KHyzeNrRxDSJwzL6YsD5vUAz4izIt8PIRlu8PQNhvIj+2HRt8Xmxcf+6BnexEG20Fivj1s7wj17y
QnGB3wQrFAYYOA+TtWo9UUzeCMN95bLoK9XgZ6kv9wIN5abNrcZx0U6nBKcsT+CLeHR8NC16oRst
bwaDRhPssbQstG5n26voWHkB9ZYRdSnQ+qioZYCfpGYGfj0L8gicyYHDkibYgFmGpJuC24bjj57S
fGgu2QTfCeLn1aQlbtuiWPddHTEPKWp0K/AfRW3eov9wgrWCgePBKzLWl0ZiCg35YkmU5YyDRT6Z
KlG9w8UAKrANItj8PAMubc8Ym9hFK3BAlBabGJq4OWicqjZpGq8l4oAhm8yVvmnOYhhZRx9LeV5A
IRFFvS8YoFNviDFB1sO375nSE0zsy64qyx2umMbx/YSnHS/Ym4DKOX6s6blJFJTmQYfJTY9qPsHC
071YDxJDJW8WBszfLQGmzxQhq+sJzraUzfQsPoT/hEJPTHGoY19qA+Hxvo233Gh8+xvVroOaPiQd
iyRXVibhn0sYvsmH/02+RklTy0T9wmbzsr2phh8jjhmCuxAhLiF3dEMuoRpWDU1jBu660qpEvRRK
79cOeDOwc8+h3an+bL5wFeLM2AwFNUsw1NFxAutJ2Ofao4rQRI5VWqpCoF3pvrq0NNYINWEz7++3
iT8QcTnhfDev2YD8lPuh1ks2R66cdsf8ggQqvr9pOCL+ojyi8bh4yEjvOOKnYZKMvIgrsJM3MGat
VEQD9T5MfxHt1q3pri1C2TMC63bxaFkOQQUdho8YHjg2G+y0l3BM7USlJPUGSUn8KxE3xzx3t+pM
kAMx2yQpND+osyJInvrc8ssP5Htgx03Bw0W/252HuqnWcXqYyHyZUk3vOeGkQL+8dYwBY/KMmPoc
2yL0CqqTIr8P4cQl89sHI1sS5d/9uljueOoct6nzw2NjDsj5+oE7ly6axdjgnY/v3wgzK5op0C2J
966eyw7NIPgMhCAMLH0M/0SlI+EmkaQCXX4ZA/+1Qjwsl31UlswWSxkwtZQAQz/Y0c5MxpphtH6f
YDjMCIv52775XBMycDIATPAIhRZzb+OpvW1PrCgnu6t0x/XAgtQxQcjXheVlWxfCxviWb/VT/y3B
YPkF7Am/pdkqEAjkjihN2KsT8uFiBwT5yyt5f08qKmiQKWXWPy1o38KdEect03wG8/w/IOtWSHVr
kEnh4axCP8ahat6u6E0ogQyjUYa43lNeokBc6bR+0fQWmNs+m1Hg2BYSI0/xQVrZ86aw4ALXpK3j
ZJVR42gmJP33gDJTfdPtp5T0BVmf3E6qQ8iOWHs4L3AXfLEbniMlahJsGxIjJ/sLT8ywEUjArAqE
jS5MRf8ry3MUWRTzWt0oUotwjuK4oNqIW6AeeZFDZ97bewCZOTuEoZphnggMArtk5IWAvZoUpGHM
xpqxGBKblv44cPntSlJdJ+rhw1hSkOzFPRvemSbV3WmKb6uUvjuD0g+a0QvwYWN7E8rvE+83BoCZ
m+WAyk1gDiOkKz4sSCRbY5V9t5NVV9+1g3nMjB+dc7Wz05Y3gluE6uqnpE1oBzg6hTF4GN+fHkLj
y6JNHqZlxYTY6cIT9Ge82gmKDA9fuGwjGaEe4tqiFa41YMlMitBW9siCCiqa9ICslUAlmhXCMlsR
BGlkcZ7rrbzcxu25jn46KYGbYTGl+NaT7RW0vQRueCx2EbuwsZj/7Ln4iZn25UPH4TGF9uXObjMg
X68hF1Q90PNBP2II0y2l5EZREI+EhJv42qXbGbFflluXpKPlXRwaRN/nVVD1moKmVKqjWvv/QIkF
OrTdrJSzP4a369FyV388pyDn06pQEEy0IaaY+Kw3Kib/lDcr5AP/8AU3qvFHInAilkUX92u7gWGY
IK/8Dvm/R/yvhtWvekQg2uACmTb9qCd0IbVrIdMgoXNC9q6hLdisON3yyeRYgvHWzqhXuD8vadtf
tvwbyF3JWN+oRJ3XNxQzAOe315KqlpCNVp0H3yTEIsMiX6Mx+hVjLyofTVQo2kuqG2OCRLoRPaWs
33zFabTGiV53gTEVts3BnhWuHqYT5BOtMP+0mxtCi4lX8jI0pyhx1ZxdRqmbW8o88yoS+0PtAV0s
buV+RleI+TY1WKllWaRoL970z0SDLz8kqipx6F6j724tljVSel+pi8otIfpxdGJC7GqqBbiA9OrW
OJDdHKh8tUEQQDeTblw+MESUEVpKFhgVc1k/KNUb8JY84ZWYEmlshiiUA3d9B74Un/IvH3YyoFTf
osaFeePwinaOWNFJ2M1toqW7mHzxJojVQYqxVCA7lBfQZKGzyLSqySVVgE2N8BHkyanqq9yl7ZEG
teQ9sBWtJisIdCn2OyZnUIqKyOJMKc/8BhG9CIPfN7idJ0PbiVXgtpl60AmGKbn0XL4WDcQ4U5QP
3fmLNGs2GLXBGFZwE+9mnrelXsixw0toQzOdWB3MvfWoYvCdHFTKmVgTx0uhT8Ii8BAJ4X7AAdtP
oBlsl2GgSL+2w7a+yB4hWSEPX2pXW8laGd9SVLhL3tVC+BCW6mD8KTjRpRJsKbAFOf+HoEaJrjLg
hQHma4DC82zxj2TXDxHOKJU+fV+/DcXEEN+ExGHtCol2gqHfl9804wq2yWjGMznjINO3iWKv+Mkm
ig8kwEF8xWgacfaCVsolsG0N/fZCcbGlXvS7Bcxe5QgZ6m1x/BiPARNYeLo2XL2Rx64D63yKVdCR
vUfADsd59LJ3Uf6sqnnMcJWIoT1K/GH1kxBfYWmMh84rxGsqWqIJjbB+T5uybnQQM5kks0gJEnj2
wRBXByYRzM9cGLHK33u/6AwaXJiJcxnlVlxBPDTwPkpQpG2psAxvtlX7gwhm9dSmMHmQEloFxA7S
hK9A4vPSbPU5qcR6iOUOKJCwSICdqHoZYksqFiAcefjYWozgqgRwkH2l5VLaGJS3c7AROvVvPYUe
7ij2c0v8huP/YMPdzJuLytDU0h3vUVOOGmJUbgYj/jEDRw+w4mBlWnT93d2kFF07EK2EtAcZPshc
zKHIXuYBkxnFbYP+4BRRDlotO6512GhQ83gI50H1dO1NTNEGOGomVA9AzWmVEsOFQU86V/LpxAFv
D0lWjJGNqwhEGKMB9T84J1pvKjHc6mzAcE9DDfGnddhoHp2HcA0o64xuslTjJ638Evg9QDRW3GaL
M4yB2XTvXedCdFes+yJkAamN3D5Zsw6gHlpJGrGvtSb6V2fgKUUJC8jOBf7a3xBdd2R6RAA1eNWn
GpHbzG/GCDbsVQzjvICPDsaK+/LzR7OngimwFVDOWw6uxpIJI0QAuZXpeDGHWRHt4kHyHvlsQ1EN
elhjwlj8yR6FhfmKRB9FaVtP4qO/zjyfOrp7E9NU9HKUjWmBnLkg3OdBETPQID9reqD13hW+KHYh
/C1x6npH572CddOw+GOniPQmpUyiB/4IFIJvlLmCOnlB+KOFWKCed61InVLmHn5TTBOLsCIzeWwR
lV7nQxb4quXNdC4H82qEYrH7njXvBm7SoNxqOvZhTrh1/c5fDCsa+7DsRXjQUFKWcVkFY/mR4am5
FcFuvlSa8fKNK5kQHZJ88p6H3npnocUh/wrA8AD8l8hgB5g4Tp1uvDOXX+AGGRhbuu33/rWqCEoU
oDQVgjH+CG9SvqxXFXnACdgZvU57UjoSOYKWNEJrMclUsXDddbGBzaBDBOnSYx/pdt8Y/9GYD4yo
CCpXR1J59mtT8ZRretsFTkxzzewmc+GfQIv+vSO40QQwMaSqEbP6urqPXb0LWRXm3y9Cw2FCuoWo
+HqtFzgFplOehnE0qZbLizUnoW1XsAjOyI5HUU7pGhlkYKbnOFywBT/ElfnT8m6fFt9nTFbrbq7Y
AhXSDjxYqObsHRLAoxZgzKDs85qOktchv6oqRawrK4X3WCw5/EbGA7hZZV8Q8KmxODLCjUVnR6em
8uWqY9DbNnXZVa0gaYGsXMBmSC4QRMLXv7lImdEMcICgZnfDlZveAC46/snrXJsXX/ryx96HzJcr
DCwrG5aL4I7Nlr9wY9oq5g/QRMoX6wlS6Vjbu8oBi//NERXwlEdckXAi5XXC87oPIVocoxh3FurI
EkqPvUPH14G1a8HcFRGago/u5hFSq6p6Of0jJGVyXfMq9NNHAij5fsc62zJpiUvNo+W+vHNgUKKz
ub+WW4AehxjtDB1jziPVIS0L3ZIoFANmHsK72pFRptW7u0bXORin6ZlwccEEzYoFarbWwFc6XcU3
mffdKOxjB3em4HGgtfvBarCpF66DSIpMu4T4KOFfUgdEIQ2x6bXUdi9TZ4jW0rR6EQBQn62b22P1
tmEOG2F/BOVqJg6YuoTMA0sD1yiTvnoekyaccJ4zTi/HGCjki+4CM/LtyVa/9u3arfOYj1erkAdT
wuAQD2hTi+B4qIuJrxLmxep+N5+KpKdJU15TL/LfDkptUcI3y6F7wwA6OLYwkpdjJ2h4vBVLYwcE
KokJPEELszEbmlPG9C/a9xQcR6RH5v3f3hMKxGaeT8h4ZY+8a8K5SRzO+V4fXGISIYcKNBW+a8bH
d84Q8isJf89fPlW0zL3dSeycRJhWuGvyKUsts6BIk2wjbHGH6XkZlDcwZWRnfkUu0YxRaYjxY4vm
0pdxc8yA7Rhfu1Rq28tv1P3Xw0nHIZHtbfQ50SaE4b1nHyuAgxLez588/Hkt0bKtRKeZfp6qx7LD
kABZShbNFzCDHlIOz2QzMKH6CLI3R1CdqbBjJxYpXdBppLvoG7KPWYgoTaW1mHz4DAXu/PXGmybS
y36Ch7L/de1ErZWsXWsiiXZdefz40kbpPoJCdi3epsoAV7891bHd06pWaVl2jQsB8vm+hjHBvf3v
DBavSDHSqimRfgeUpydTGaGtdjWfjlnJIZVileRFr8qdsIl64mWvfIH104GDqnmYMb2Rtdpch5qy
0dWFB1LlSQbRX9SBOQGvKL3/veZ0TILLW3dfBfNuCybAVwwIzxVQH0MO/TanIfRZppiE3S88A/2p
g69NGOt7HOk42rdul6bZ20VlhYrxRAU76NHsfmsstITgweQi+l/5NDydDW6D8Bq9ePaMsLVI+Ye7
joKGSewrzmeUny8FBOZsbsbZr6sIZlc5bBI4p4tqIBpACVjmbu55OFUMwnH4MtWTAobO6czTL/pR
zN0NqzTaNNe7ri4k0iG3dfxPJ/eTzfMFGP9uw+itm4ywKYhwPH0dazwpI6mxGQswliBMTLMSTFrJ
CGCYmBv/ayhvL13v4GMzGB6sqg6Juqz2RpNcW6CcIgnqPkfUVOlAmJn43OxpNMBFNREPgqphTDaG
zfQ4H05RnCPkv0mD3gtkSNipXy8KzBgY+39AjfA0yGqR6/UWxdViJkUjtJO95QfKikw9v8ZhKr4g
5/htMPNjRb3IdBhcxSfuGp8VYQ9bRebrZBz0zDVtnv5Ln73ea6JmSUJtPwvJt//bbJZjIQekT4AZ
URMHmxFAJLNKkTx2NHVd+daJEx1ibBtRdsWaHguf0vbbECr8Wzx4Ta5yJMxObaplz+SqMw2W2Wn3
EiHyaDr4RS4BtJAPft76lBHv/jBMBSS09P66WtQ7sFpAtS9x+7opp0DnwLEPpMyKl14bfR9MDPIH
S+Q79U9OqEBPnzMCKZNDL4IWezpsru8e7V/2MDajToC8sJyX2izZdDmGaF3tkrqfbEm79Kw8HGHH
SwdbNk7se6BAKuoizSMY/497XOo1TgRujEF7iIGkVmSxPHB3/mkRVLRtXYUQoL4t3J3dKTPdU88s
rW0fJ2mem2rwWD04/9E8X3MPxO11oFIGNtDQgyuSOmWeiuVtBaTjhROtFyzWw9Yuj/afVhw4qOi1
bhr+5esntSXxRR8XcY7jY82Y6Un1CojNf4YVsfcTBKfGsZXr5SFRVsEEeDNe+OrDkTlwNJHwPcw2
ee3+qq9eDyrqt02vnhheejB2dkLq2LSea+SqL6X5wdfphOBdRmmpBEnG6aFJnBSGvj/DEgdxIjUY
+BLScnfe+9hkid9gxlejohAs11ist60Za7QPjI/tEZcVoMrW7mBg9FeQCPKuX7ZLAvCMmB2DCUF5
lYTSZpMwMviGXelExk/UljA9U3bDrdf6CKm3XN0xJmYvq9RdgOm2WmO2pCN38G+GveJQXClATkHU
mXNj7LWmYSTIPVjhsEVUCJUifTLZnQlLKKPV7ZaBaF/eZV0R6A8f8sLVi6iHI9xgaKXAjVcoXrbg
lu6VKUVTPfw7WocHTNknwmI9DToGV+1TSaSkUuCBzAMCTaZWZ69f6tZJwh/rMy1UqOTKrCZCInNW
56hGhElgVVVgTk/VGPzjo/sxP7v0O5QgJYmOjX5IpiE0xVJ47PfYck4WHhPd2xpFKA+3bgoz9s3b
8NCst4wKGqM9KiiZd7zRtFB7v1rhRgNT9NpifRT1lV+hvBmdfFZBch/QoT38zBZQO9n5jdoA/cXa
7gg2LPBq04CSZ4aNV7fKNuhWCwDd58K0M0kPjY7e20a196Ts/mpiPq9rf5y8KsiTze/SRJMdqkB5
6TvONIfQTwGoeAQuHtGZ9H7fQ0O6PIrshTNK00edZdFb3gg/x9hbsG326JF87TUVYqoueypi8X5r
fpUBVDYj7Wl/4KfMWZN6AIdVgFDxYVjzrydYiBalJToWUQCzt5xtwMOKb+v647EZzCdlJVjjqhrC
jPjHnvEZsHLqoot3+MH7L4B6lEX9NrK7fSEnSlMHj8E6gtf0PXhrXbbDF8ELwxWmMHCUqR6Oj3et
TxOtrV1qmuBxTqOMkvJlsBR4r2FEFWnL/0ZW98sdFjM/7FQVtGSSYe81tkE1S+9v8eCcoe467Q5s
YRDTgP7+BitmIFOMovKxJXOzw4qN6DOSm1Z+u8zJHv6lwLnaikfYhfnVP99OslhWND5eZh0S4PuA
V444Jq/Nd9f35+tWWf1xOTlBp+hFXFJrfKROibds/KLZyH9s0+Ic9bJTU/J8iJO282e0xYDvUGlJ
w9SeNgu+IzJ1rlwNn+4/l4BpRvJgBIxs59oYnIY+PcSLoT6zPZ4/bSD01LczezIJC4nncpX1xZdF
uHAXNasX2sF8n4+nXcbSYg7WXSXA3JUhi3wpTZr4F4AC83JBO30Pulz5zf9jmI41CvLVHJkuujRq
LZu1R2OCuuTrnmzXn238uF5zmnTuNXQQ4eL4nu3yLzuYiCJYmQ8tYmx/cC+NAP0m/3cWGGkmsVu0
DWXA8GIML8gUzmNTyUEAOmOwMEGMMZ68qxxSeqO9gaN4udAKweSM6UltuLmMwtA+W6c7bot2bD0B
AelYdHJyb1jC0+543oFNOH/wccvdG66OQ4i9Qb4O0l4jK/rwzwIuvkdT4ZjToGH+X51oixRrm1LK
rW+6pH/5a5FdTS09mMyqG/LLZKGa3815pILhmaCOBxBOE01nV40p7flpXjzcqLTf6Ut1KMB7VgLG
lIoikoQ5fHxdF0RQIiPwcZf52SBWLqSmsZobLs5fjh1gQYsgD2YxX2MMqQRDMSrEzIfF73gBjd4L
4RDQAlTHbW87WCndIu8WmP3mA/DTYj1xXPgf2Px7emZmH8/fnt+iIAIATDtGzDoe/zo7hPLFXS8F
La7jiw5RHpKxdOh4bCjQrdB6exF7jZdcfnHMWikJq4QRoeIV2pbatNimyCLlM2WV5+iQa71NDf1O
U4LnF/t90Q0O0XCYCIfCCAODERbVbDhCY8JFP3uE7d5UcMewzNYYKvjn38PHRWFqEHhHyBzXSgcp
axP3CyL3X0lv1a4j6t0NgMQM5DrBrl+aZvgkVIEiX3p4BHOj5/aKWZogNvvWPc3TOGgkpG/4UgIi
IY2+0JJCO3oe3EYKo/XzGBePh48ainjCG1bI+ru81B3YDS+MpvxznmBqwSrnquc3tEhcImwHaA0z
GcVVdd9tlOi9uO0R5+AJo6YI8vSJZ1UMp2KInKKoiyWmnBTLJGt/GP17MeF9pX34VQA8EkiqKciX
gNdabqa+Yg0//wqXCKnatx5Bn2CImsE2tpg7gKFBK+VYCMstpQtAy0lepr/kJXrhdsPNk/RUyBjG
BqBtVglsHCwEp3XQppHs3DX+/kBZEcnhlTQEmI+0dUAAVldkppS6tK5fu2Ijo4gg3xlDH921V6JL
SKz+oeVs6JlCxRIbVeRMcRmnynbdmQhRFjkVfGGYjNcDhSi1g797OG7QHlWI65zqVzRsCI16nkYu
JAO6tG0UnJdvESsUzpU4O4zYKynHqRQBUfzir3dCEpxS0gAavraK+FZz6VRU7p7NKIp/F774KgE6
NWc82jG+vHBr7e9sz38b+xEP5TbnMSfrhAPzR1m7sn0kO9xaRN7shtKOBLXpDw12djEzwu7c+jTq
2Mc4eeOEs+G6F4FRmse3vu6VPJE7NfU9XtjQRWh4j62cJsviCO19J5RGL0IZjRZzWgZYb2in91u2
puo/60G9d9QNvnZ62lT/AaO+T8sEOvRlpJ0XN1vJaqM1a8lxn6eYxucdQ6LnempdugWg8s9UgYG4
pvV+/5ucbQYFf+PijtaHRYizn6+iFE3jzIg3+fQk8Dy4PY+jNBjQMFbcnnZ5nCiDI9oTUgAkhGD2
kqU6TLPWUHK6Et83uFB0ejw0cTtd9cj+CFCYnBByer1LV947DThJhN8FLL8HAdUEZBr65Pwb4kTG
S/IPc54A0f8j4PMhjXA8aiekdjsh/ySpDiCP0lU3Ea4Hjp0O+86OUl0iKJ0eSOplhlmLEGH6Y1VL
uO31ec6a+waaPCEuTDBCmiHCIZ+sMMTd3QrGUDMMk8pTNMZfAOI7+KBmZgPALX+Nq8+5heV1KUCv
lm22bb8sgJKFgShjRF9iPXJ0TL1aGxIxC7+8dstfpyOo3cvnfxtbLpEc6BAxjoOadEv+8lJipYLB
rEgdeO7o8tJiuoisc5pnn46FTHcF7XE3q5Yn8+pIaJStKp04cum3fIYGXqDEx+C+ZgPjaaUsOxHg
Uobdr1gPRKKf+H2Wa5fqMuFDdru6pcC6EBlAE1GXd1of6Ye9eEGuAtoGdHBGKuZqvR902k9mid9H
r9pk+70lY+C25nQt5aVOg6ykYWjnpC63xrDRbB1dxHYT9ExsqfvfPUVrEB5e2Fg9zuhD9vzbhJSU
UHVZ/waoPZei/C2o0mvhj+DE3Cjr8fNFKoVAodkZ8aiyUyqcwjVpnD8Y5KTBRi4ArqYgGKd4Lm8m
vK9hEcAxf8Sr9/iV6QZj25L2fARDTkjApF+1nBet92XBMG1omaEa+EzHJg59CnmHybAumCQAjU41
FG0MwbIg0J2xeHT19Zg5N38uej1h2CqOLRPrLTPsNWor/vSzixRdXFOl7jW+ITjed8HH7OVDzRTN
+xDdswQ3qF0niX9zwBFjeVV6G7cN2eD/frJVuZHX3WizhCL8df2AvYaJHriCMwRJzsIPmG7wPa++
NmbTiON9Vlz5nwdJeg0WzO49Okj0TOzUT5KC71x8AOmwYAyFH6/3aqRWSgOaD0ApmWhZLl+ogswr
BBMYLF+yBE1Y18s+Kbnq7v7gb82DLuKoQ253FejMeVK55YY+mxwzBq3qM9aw16gPcsY+BhESshpm
pQkZbqYNsF3Lk5B48HBAyM8XfvPaRfzHnSIXR+7OejbIttI3cp7tXJh/IjN0Ico5/0mJ7juQvCGY
aOVAnwVkxpY1+k1qhz+A3rg+moSbL8s3ZqzV6TOlAPuNB2NJ/IcDmmqn4VuN34NrxSgJzsj2jlNe
N6SfI0Q8baiVxRK0I8Gn1IK53vyCrGt7IjaM+rSHnSbBe5cRQDqiXjNbnPpNGVuhIT6L9O6vMgWO
IMw2rMuQwQig7zVu8yCww57kHdcoltTCWXXq22cfcibah0HicaJTZmLhGYf7621ve6qhhqtdFybH
sF90CJj9R/Sn5lS6F78gp6SdL9WrBPCkyi9d6Bb2kKEobtTi7SEz/UzF3yfQxTIAccmzvA6B1I/v
kGdS7BDAgaEa0zSKh3h96DDJIaKOqxS94yM4iFpsIIna8jELKC9GnYGdLXRJSGaP3d+zWjiTxqYj
BGHFMhhR4Qotbudwf5ND6Ky8ZhlykShO373P23DGBvdh2T08RwUZJPWgEhGKRMLmn/jUt76xdo8z
BEzpqu+GS5nOph7zTb7OF8jpR2WvBwhrHroUFC0vmisSD4PZm3pmsW/Kjn/cnzOxlvrEwW76zc77
wOAlNXgTJ4eTc8XoS/5zqr7vPTpOvjq4oOrk3IqXy1cB5hoGtk/V0hDkBTmWtbcGFdUKW+fJQffh
jsdjH4om1R2cersgaWhRurAH2mtiItK4ZC5E5nOzAbFW+w6bwwaSJRyVXhLSg1fx0iWuw6D9tpzY
k7DqvYu7tvwo7DNouvd1BGhepkhb+ULmh0ZFkNRb62QXPMzgfJIgsRPdU2sYOrN8Uey4jygsR7C0
9hWdhi0S8mGNJgVsPG+0BJLhPipHiVimGBKoWizjEhjCmAIb1sN0s5nN/9snUGx31UK0nP7qj9mz
pjOQkRjvNC5ShoqXDTT3hOgdyfFAhBSLLKySVorFbPmg7fy2i91dZNFLDutlC18sea4W7uMXzuyq
pK0upZbiOzQAQ8XQ8dg+w/pVf88ynjYxZ//UG7bw9yA3s5StyDQrU5zpQffYjrtOZFNmM5l6jhlJ
kyH24FFO5dkIgc8+ilva7RX4XUvZJnl7NP9BlRMYjeec+hXuO3H7lb6KJPTz46xt6SKwrLgvIwlu
Y1e4+MUN7YpIkypxGuLWcxnqCkr8ROYC/Kx2X5kyUrAqFo1RAF1KUxleOCx8hRa/E7oXyUAvRi7s
FnINNul8gg1n2YyzYIz16JhYLUDA3mkMDInzY/7FoLfz+iEGmxVm2/VgXvGYijn0Rzvr3BMxjkiY
9r4YMJgmIQ5sgX4jpmqixOfw14PLRLG8XS8DsWBH74pw8jHahBz6bnSNLhG+Hw35OuxBaLB4TIXs
pTPrD7pqY2WvtuxJbYt5vJs7AkP1KlB9pXqfrfLce9/ABRBrRMwYkVW3ase9fJOrrnqDAwj/deZU
HLolYrzzWzUFMdJw+VemKSTYM44MeFKwWfUYF+EEQWjFlt2etI8nbhJlUqi9JAVOXRTx/rOoIplh
TwcKUzSCoM1dewF/NEEFcvgcCJ5g2mAZP3mmjd603S6c5Bx4DnHog0rb7/qvquUlbcTIisStfeBR
8z68wj2vMXUYjNRIOU2BMRJs1p74UpqMJ86aP4KODMFge5wFe8NdXWsa3/3HRb0zppjMOFKPc03C
/1nZiAL/dVOIA8jGY8RL1fjW8nZOqvIsbkj+QO5FtxnM848cO4Ibuv6sAQWT8fPN9OZyOL4bGEcU
vQxmhngzIiUsx9I9JhMVdbw+oUYvajKNAJ4GFfNjN2FuRwkHOXcMJ3Hv6PvDAAqEUPcLRpSDW6R7
z7BwKZrCd8eyVq1tVK7wAyBq5ripE3OMDNM8RoqcmQhY7sMLRuV424fioJNW/lxl1H7fouOPDk1s
or34UFYZPDou+jAxie0kiw0rswlPa3a1PexFH9MInljbn3rQ6cKlKAkoD4AbjcYWAZhZ9OLeEgCY
FwIV0sTbGz2xh91YDcTr9xzZLCsCaBlnFJIW7ASsVuIW4frTiZUobqTMN8d89rl/zwJeYh3KKExO
TJ1bF5jlpnLbIQFAYbFBHI0fzK7DBp3IUbzST8EASVYBvipO5BpZ/lLrgt7bZdhdBBMqBQzREDfh
oWGstTQliINgPB0vesD/f/Ka65cOJgYgFlfXsUuo+K1WLm3/AuWxwcfhvejqlWJNauDZHlMG6/Mo
xvEcgWWjt/y/YROcHH9SpmCqG49UG8pLomrcrUT22nI7/xvHJVwpfSjizRUKFUEygTkXYYvrHwBM
VBSfs4il5ARUnkW+dQvYjqLrkqF8b2E5uIcRQa4I53susXWoCk/5yeZaKarHt3a8E72BUoJVdyso
tmMFcAu/dBq7S7WmG+KI0Qm1qG5BAp9jSn+TSV3oo0eRPJgGLwuelVc4GxrpWn7Q45YSnvwwUyJe
yY/0QZaukumBbOVkgCJTnyl6H3E5vFvm/BPHcVGsxDvQtejqQiNguZdoghBKEjAeYavNVekFe6qa
7EohCq1yzx63KMqlJG28etKKzOHMYuoMbPT+BVUaeGa71j5rYhCLZVlUCwITPeqJrhgm/0qWdt0a
ss5GIQMftzr5UCz/mlbdjq90QkH/Eru4x+1Zk7XJyjgjmoB9xGTWuI+/zu+dS8wJoPb6qq0/tj4N
TLJ80ZSSJX8DAanki6f5lTbHfIalPrV7eQW7eyoyO6kuU8wn19RCVgLsRWUzpHITfxSx8wASPRCD
0Pzlq1rpDf7NLVM+Wkmb6DjK9Db9ee70dRjEdeKh8O9+E7SYA17t5trh/afqW2vPAe2l2/33+dgj
Vob6+OekhLEeu8K9pbcbeLQN2w0ZMcSKPO2Kw3RLvHYBhXwBi2S5JWnwQGFYFwDLxvPbNS1U63y0
zFyM/FL3ttHCzofEQlZuk329C0gcTwfeLsP8YMD7kuM1UwRWYh/laOr22iS+DW5FfCJmUKkSdi7j
9s1AQoSue2izXHqrq7H1gTd6hL+s2gP/YVZ/pCleu+eR27kdVtY3wYw4+9zBLpt0agEa37Ufazlv
48rbLLh0jFIGWOy0uBiNKErJSe5HTNZp4EGo4yKUvfOxVmYmgd4HtrlAk42I3EU+x/U9h6VctGL0
8Wu/xTD8wXDsOlDr5/n+77zAY4KHEMedY72nrTWP8labd0ScSsEC4skF+OKHEWxYSHjcldyvbOtq
xi66SYQw+oZAQjEgWFV8fwLc/L5W3dLvHI90IL9aMPs+0V1MGDv1sTELWLYZmTaXza9ONVki3VwE
AcKAWbOPKXpfuVCxMumkvrjmzICu8EZRVe1eDhOr4CcqEPOfaBVW3PFyjqKrHeEgfQHlC13VxJHL
jQ6Jvcrl8F8IeskrRZEFonfyLAGTXndspQjZYJ6yZRabu5OHVFTaBnuSGah42y+MPZTzMZsQmh2n
v+0LNFjp1Y33MDLCSYnao2g5YUMawrV2ouOtRfdBdfFFAHOOX2A0Vkv/MlBianBwPXUXonITc1Zf
8O+eEpqFtuik4QqISrG5jrQdXUmNer6TRsFzN0w9hG602g8kC7QZc1pcRURVv1UJJ3g9RnsE2Z03
FC0t7LDmdn1BdAIwo5fBP4BAfZqD99oE0lUa+39z0P1C6Vn++MBkCNGQhaWOvGN1JL1EUwtExgoV
/er1blie6QJvDVneFc90YqmgSCfWSeo0/3KY4fASpL/7pnvdcujGRgwLhSHetJJnignkTpocDWjP
jULcnNb43Q8y7y1EnMRn4YBI1cNZm17ZHRzaIDjSs/E64j9ac8WpoLXn/0Ux4ujicrfr2690k3uz
dsg4c2rzyoFiF+MANLf9y5j5LbRHLkLmJ0/+EfMOqYCF+ELzp2a2R05F1XlmkpLnmj+we8EZqqQ+
u4rO8tSq8ot5s1K78XomNdjpxgrLh8M9jB3rmXtVLuaQV28oqfgwkHxvUrBnyNjMSKghwJVdkLf8
UQ9bKlhu+0KdOrwxXCxfciDbuHR4CrGbOmsJb+bFMMjN1PppWzjjFM3tbHDhI1YvC+Cu4R+3916b
I6g0g7WJXAR1uf/uTg5mBjx19hvZv3VWWOgFqjzYfNER9r4zUBEY2n5jfzYnprnK+1cVuutghDe8
bJHh8JIFJcC0VI0Wwp+p12EUeysEQPv/4M/jobXUyG/ls+cgMigIa5qxerqKPaZskyxje9N8auxi
2nVGoIk6MRbV0HH8HNZZBi8+wBXRG0QGfyNpjm/DrPcR93Gv2PlqnZysFllNIRps7jF709svngQs
NpPA6XDQIX9CairUlWonAdgLKO/jyckY5sUFSDSaRhsvW6VKClUMJ631xB4csdplzd3vubGTniqX
4wZXp7B2VTB39WkKY1GjJvh41wSI7eeXLMFzUOMnrVxEHtyoFIccj3mLCPjm/MPvNAfRQVBmOzTy
5gtE7/rUAEtuWKi+kBx459IvcqAIjxjWqiuKruCbzuHFSsNUo0OEuJOqWBGBFnFVz909yCBHOqHx
EREQGUewIxCt9eN2fgnp421fsRw0n2HZ1oW49Ez2fZ9+P7WN8/+at87NeJsMhm+YxUX0fqWI1uyW
bf8lnKfSQKQebDo4kJDtPG6mPekThnTGSL2OajmxuzHtogreBV1pKPLGVHyXP1uPyoMpstNC/E0B
9mBBgXqQ7OiW4B4Y61Uy1CzWM/tjD8R7bMD4Na3oWh1fFzhVsuBJkVu1Q1UqYlMUIcm65qyuDBJ7
qE8c47EAuP25BqDUy1nAe0AlwVj590n5L0LX+ZKGmJ616rlfr0ZjGgVw+vwJFwYD+tgtvKx4EjCx
HTRmYQBZQTAyYqe4dcEUJU/WI9R8ORBgdO0WMmM4FUAua3j0sgR8KChiIgsi3aE47sp8IIjzIgIj
2Y5vXyRIfRPypDBT4KGrAgEhWkjcMp/5aCUdgBgN5YOZwCJT4h+QbTdp1RKMgqc5Z7Bsr0cZ5JRM
lAX71EGnLDAchgGjiEeU4n1R43E8Q5gAXyDODdJPQCICtIjVPwYCOk7LZqsjhJ/vCF213GuK3/oi
BfhuIEbbMk/o2jPuxWkLsB9hHjk/2XzcIpDhVbgmIEuqvpXh1dfLdvn2JOWJllcdMANH8WeqItyT
ipCtnlYvkH0je4fGjarIBR35HHUplhH+Vl/Snm9zcK0IObsdzk2548iFKRHSc/E0CtCAmWGc0QV3
W66eWQTsnf/11TarRFeO43WunkwLwZ1YejqB/AN4yvsRawBJm4DgsinX4YFzXCwmz6nejLirV+Yx
EP4d9+4aANaC4YF/hwMxNuS+2ekWjhOuj7EO+1s8sD9PQ2pwZqDMbk5oxRU5Gj86Llr+iew0DIAF
uPPu2W4wwUUDNylPuUJykRPrriC/vXC1OT0JBjD8CV3Sk54dUAXOulvZFkcpdl7MbPTXKhGexCpJ
oKtD+wBF3upinnKif8fqtkMybgztyeuxrk+vUsvMpfMoKUGT+DxDrZOU3IcAcJUgILo+Ky+gpnbF
QYK7IjC/crENvsldbvSbRUJKGUhkRxO+W4flK6LuZS6GvwhSb/fQ1Yod/L2/6aSH1ZOFKp6YhxIb
tzyE2B7q7cwQqM19zBv/sdPPrmVDGtIiIvjokZNzhCEEnZpuxdxuGLAXoXbD4cpcMj5/oX5G4H6t
6+UaEM8LAI8ujI3UubOh4UfJr7MxHguQm0iQegXoOxojrURplJBzQUvvp/eFcpidA+8JFr2STcjX
2MNGA5+v4oG00ECvgfDWZgqOFPrqdE8eqpX4gbuHH3g8+oQc5Oocm/pP1qvF7dJnjn8NXLbC3egC
eihh1wJG67/mgBJnywROcOFUmkATwbJzUBFar8Narhqgr0qD7Ri5t18lKAZ2uIRRWNYm4jZUFtvs
n8fSmj5RGrPYZpxqNhTxV6BlFifYI/BP9H1z0Z4q1xLRUHmdNdASGc4+y5KkzCtZPdxwQIXpS0tv
KvmKzKJTE9/zZBqWSPuo1pOoslXHQvTs5P79MZvndy2OMFT9G+5bdoTa2Xe+N+NJYVC90jZKvY16
rqosvagL1R+dR0+KkSTDJP1nOwP7XCdA/URJRZbcc7iUwxsWRwoOKFYuJ0URJFRbEizMYY9eBC6T
xVkqEhZ2JvyHiGPji7+ciPqXgav9mH9jiPhxCy/1oNXM4S81wueR6oNaxG+iablopEXhPueaCL5X
+hoBpYvrA2xk+9iKSdDn7h+oQKHzlHm8/GA160Y582MxZM5bnZR2mQL2SIPQrDDNlermoQzsXJSL
zpo94+stHZBIL0Kr7vUg4Th1++r7JjWJEIhVU1UhgvLvaop4s8XlFPq9Rvi14peUty/1873qyRRB
FoSjdQZPaI4rIQhLxd4WVq4EvrnMjR2+nvRrJN1veqqH1d5ejSHvQn5QkdrhyMsmyAFVa0V2TNBE
gL5L+iSb4bKpudJfCQlrwyeQ9834jDiB0BxdSpheD1ky0FA2r911PjbvjYN5gmTxUP/NVryRPzHH
XznD3xw53DpzjlZbX8Dj5SXsKtVGdajqwyA/9JWgS4m2+bTARD+d++hWvuW3zKnzO2FrrjiodKWi
bco4MqK11UpdU8iqPfqV1wp+LVyrFDg+tWvf/vDxSnNit3uCr25Nz9hTnNvs+y/6oLaUoMN5BvgT
F0pD2Tt8z88aBL6JWKN1WD9C1qgF0Muc5MZVebNHIHCJjHHegdJdgtY9hx9wCQvTwhfX43Yb+nAq
eM5MakJiYD5m8e4j60+oR4qilwjy1LoVhYAQCM/EaWGFdNPDq7cWNwlPzDz5gJTicqttTuZ9utdB
GsyDzy83H/B9TbInK4kMLg4tjlUWAW1Yujwh6wjDu8hArInf07QpCIyjfB4lL2uuDZP0aHQez0Ck
gOodBPwkYaXoNKecfX0eMAZDsEG2fIsGea626RiJneszgT/AeXu2FTtAu4huBpd3DFqAPzR/eDlF
CIF1i1wbM6gXuIy9HBFJuETLK4IksH6xCJbPF2W0ZoJh4wHMRkd4ttTXQ58lAyR8NlC3Kc7W9eGW
UnHDqr8riiBzhxrsFTr5aqa5LHfvrzV7DJrQ8jTe3IFzd45XNT8MyDo5ndYuSu5PDHIY3kMk2fKq
lQObU0p3/aqXQ4zj6tzbMZmuDBckR3p2IDSNr3+bmtWXUkV0A3vCH7cGHsa9LN3E3g1i3dICzWNQ
a9xGhXDGa+XBcQ2I/kW5fqjFyu6Rjp1V1xjU5l+uvuCjlRgPS6wbBJ8ATlZOe0soMSU3WIUHDgex
kEYvpKQSO5K1x1QpKyPCUdlgm+aa4H+B2DzijG8YbdfxJLVxEwBx0jFC3fh5h/Uzrch7qzVtfezI
9yl/5ZpAh7J7KGXzk8leJOSBsq1kWiop2aPoKuQirka9z7eE0W0GYJnkEKg9eLwHNO20mI8jfxli
BfWGdtyA5WLXUM7jlx5h3LalSk7ZMKATr+Kdhv6X4Wd5sOPRWB5Fcd6+KfZ/G3tQiU4veZkOCbDF
e5l1Au2WZuGEA4Ckb60ZTbXUhXv8gcOWwEQEv6lMRsW8+Hli9Mek5BigUQJsc8fJs0a8EiUvQ8cZ
rFfZALPAOu0eYFl3twvA30CSNSr8SbHcidle5loIJ2xKGuwmHRGSlJQcNhFpxuf6O4Ok0ybQscHh
74N/wWmCmCwFdf5R1ZeO/PLkwZbl93i3FuLGnZubS6C7iHbYdSKKsz95T/C27k20nkngr0QkEJw3
fU1RvTdUmGG7/lw6imak39e1xWEDnifleQ5O8glX6gdI1MUOfOyJhKcuSJtD62J7xQd/xn6neekE
Hxzp4YsdxpsxmOvndacnAt4NoZnA0YYgTz5yDDHk11piCmmtroZUpY5XOL0+GQwoUYehz2Aokzpj
868IS7aYdla4tv0GdreBcURmFGjZVn2IWz7Mbv/F5GFdF45a5lfYtf8ZNJjjlNemFh9nicbJ0pNm
YKMmOMD0fKhbvE/5KigwF+F86wlfRRth99oYvwMCzYO6f7lk1OIU5P1Mj8FXitTTHRVJXMPPR2b3
c4LXp8GzSa/jnCg64onBlRLhgKWZT4EdCpVh6pyk9SBVDmYlkoFQViRPkovH+SiBa96s2E9AgI5P
bcNZa8fOqtIC+sy7Wmn/MH5iLkRilkmeGk4kc2QlBK7Id9tUbZEzfhFk9qfSuEUp+quzto7ETG6Q
VtjRTOiaJ0tvNkOsEd6bQpsZ/Pmoz4G4iXk4IoP3foF6DDycWIL8sEYALznt0rM4oCjJCwh7/cjj
oxjpsl2RP+dJvFcicNKB3W+qkly5eVMJ0GM6NrUbCWdxkoB5WwXBcqO/uuH9gXUoyuStJQ1bbrfG
7yQawHblKyEuTfIThfik5WmfwiMYhDwyOxPq+wusVGIYpbQSlFnmJ3xuKgsSZWXz2J5yBw640Qbm
Ba/lxhGnVT7/caIritNGeLfYB7ssXc+hPYX7kV5N/cfZhfnoiiXHzu+8xlEvj10utfvlVqwrl/Qc
mTMP2+UukkgPuNDXMIK+wsijpCJJTdwNCNQCmZOolYEb7myuEnnozBl4XgUW6VqvGO5XWIYzRSdK
B492T3zGqgCecHJ8vvNH1+gg5qXm8q56mWiWqaTRRzSdmh2nJIslEyitynULeDgipFam9Qot++bi
jAwCFgho9l9E15oDKw4jz2A6w/FmFMKIR3dc5MhjjCQUouwZ+k/2h5d0PYTzzphfA7f9OfORtPxe
EPsNxyr/T+xBjCkvtTzRknqG1ZFALQRurAe265XWlYTVYCFjwH8uCb+qsjDYL6GljYWVu7r65zE8
1DUCRJS3vnYI2RYZ9rlvKKvBxjmRCGbDkNoUlf1BfAufOUFWgz3qlZ95atND0tK2Gj5iYCX/ib9j
KWWZw7h/EqHTSNTNHZKw/JM+g1SM12bB3xKH/vXbcvzDPla3vQkSm2G7MuUPtNp3/+z4nM6/+kFC
q4hMkqugGr2T0tuyzeTbCf+3ufAd+reTAjZURpmDSCYpZCUv1SAEkULIZfsZ2KKX/6xuTcIyhyyu
aHHG9HOGsnI4ODUxyPLhkY8q3qEV9uAjsZiMmyqqfQ/vCaPeoGZ1zbM6QcyCe7Jh1V93G6TkmMV0
sfhuoRiwmBh0evt0JKakUQz4vKwZI/Mh9IjGQz66VYhVas4lHUOb0FGH2WBVPX0lJTiUcc2f58pu
72+baS+qU/sNt4kJkPtG9XG6gn1Tk+BrDuw/roNcKUM2JGuInLrhu1jOfZFQ2qqkU3J+KwNyAmyW
DiO2o8SHyZ+T77+la0F6fn7cdQMtDWsmMHxf6iUodki1iYd+8duhnpP4IlkhnXvs1TX53cp9add1
PQqmQKFsx/ipwEVXy0MrgvsWJVJkzdZOAzn1bB7JBoldiw2Q7KWnLVJLMoYkp7VV6MXLuiooYUQN
neUTuKy3riT27Asp90odzGF80xMhsMbcsJaFh5TI90XWWl92JwM42NC0wbdzMyZ9pumfN8V40nqk
6OOJgb38lnncaNQb0KeOvq3kBWY9KAXy4sVURp0P6bQ3LSmvIMyr4ZZM/oWO2IOBEEaVG/H0RK1e
4ez/Fpn8zqTytENZPJr0h+suaiNlg9w1eZBESZOfq7jeoP5/sB0kNW7wRENa5ZcSRbOmMeM4qruF
UMJ9zw5pH2aETFlG5Rj1B/vw982jYE3UzeKPdU7N0DgNbxjNIYJfulY56vN2BS4XAwj2yJ6SOkdM
tuPjZ7FCcKc/oVxQHtqDat2HHIAZjTF4pn5eJKFPs+N3nw27r5IXgZBiBuH/whyloVZ9Mzh++07T
knlSBZXbWEGjaPa/0HoB2YOX+rv5/wdJznZ2Z4VnW+L0Vy9tTQR+G8sHmNiu7KMz2PqVQDGF4mAP
FQn/AsazbxY8u+5jriLnIn3MEXXOSsWOxUorqmUO37d3gwSJt2P6xsFB7QKN4ePQZUCzegiV1OmD
64ls5+m7Hxu6BgO/16dRIbAjzh013a72k9s+vQbKoXFTQxfT7U40lUNpjZMSRB4CnPuQX2dwKwht
ucfTvsGadLnC2azENmUi1lnT6jy7uNom95Ni3xYmalFMa/Qh0tpQIp1ij38iDFTWfTxgZBuI8SYK
prmQ0vl8y4MXUMYirj4+ElRfaOTQJqbYYGC1jzUMCT6aNTe3OFu5vJKD3AovafBsoxV6xLnqTN3d
fMuw3DCBP2y9dgNqNB4L4EupzfNSeSgw2oLNqcZvjlyCEQOBanCrGcnSkw6w2OlyilUPM3gy5D3W
0pZUsPvO5M8XdvfQlqXKyWh4kziEQeAKkg+Qk/Nuhbm+mTC7mHWyf5NCESi/4ZWDrOv2syFIW6oJ
n9O0qQh7GpJ08bc4/Qodqqfn7RITZbdZQdWwZ0YrSQCYxQ2E1luBH3/WUE75co/2U6v61ZewAFzJ
twzK8H0+xoXt8PA2rSjHJCrwBRQzrLjTN/mSjE4PBE6QKnH4katTiq+NRJaVR2VYCtz+eC1kf1DE
I+u7IzcX3E1BPdYsu0cYNSKfxs8H+BZTa8+bYCHOBmjVexHtsuw3vyzNoMQnrfxA0FSrmjdN/aCP
Jdctd+mXESSYCVVcsbPUpxVDWhWVXlh5N+d/UN/IqXFCzIH8HeJnv6ce8838XN5Xe/ok8SmWYj41
funnOnmRSxSLjLuGagJsdpYWKODGTWBfkxE5SgzUzXxWdlgJtlGAr3GdknD4LRfvxbYsYkYbZJIo
dy+PCMXOGVYfK5x9bge5ApmrQnO6F6GjctA2ieSMuD4c58PCvJ/cg4JtF+nQqTwbvL1gfVCqprV4
A8pAUZhSYFob37yi1Lf3mnWRIng9DJLUEgU3FysryvUm859Pm0uDw/qIcIaw0bcHGdNcqwsMfiAY
61cmxmlNtfnKZ0xK0/kNIAhnwkrxGPFeT6bUQ6qKoxF+l/9jpJ8j4LrD4m3uuGQzTcNvaaIx6ccM
NXjDV0WPmMgmu6iUu1BmMRPkK7+eU9AvPaE0UU1h1HoWXh4yYjetlXeDy/7Ep+7ZT3fSEEEVJJ98
s11LsRtZjpqGazueKP9kjOlBGPXYyxoJMAiZhjboHNyh5yzQPAGNjCxpXPlOBY+cHA0WMVgzTlEA
E37QUFwK5+tH15KBOBbzLdJO/dhCt+jXcLiM0WBBcOccSmOYFTGQPmgvk7zFodLHfr4qTSGTf+Oe
VQGUoy8b30na5P3gcJNd4m6Fqoh1z9c0+ypbp7GQVYDpDMBALKRkM9cklHVEhdDAq1gBjVuRe16S
vn0txNRmkudx+W9KQQpBHr7jnUVp0BLhM4E2PW/5Nrys96DCNMGaTZEHz1WMNNqGvTDbT/yt3xm7
IQZrPJlYYdK9ZU0UnQr/zNjXYHDtdl6TP/2ch4k4khUohjJ7Vy1PTWrvYDBhfT8jRcOytQwQAAfU
ZyGmf0o7c0O/gl7yOR0Cpn7W42xanOzUiglNpO6f7pGa3xSc9Fn2i+M1TxvlEBan0H9PZeFGrSFS
nMUCnu0FSTDDdH9944T32mkqTkLvikxPRiBCJ6CAH0c5mTn9/S4jOiLWZbn/sdGJJys9aRrChZcO
C0KqlXIAhvpTXn/hC9BtXhhiXYbkSs5OOmZFxiPkgMmQ+atY4aw2vkt+KQ7rcU6scQxOXhYJUtfA
MT8IgxqT0tvBmliJ/ioPNuRV+yyckE5lnVdKZPqUrMkNJaXLYjDZ4iGIU1Rkw88GfvqPeyhIiYmm
i5QuRYNOjQbaEeHyByrF/Ky2lX1XlGFL7clSBxjUXmwBxPDB8H+AUoEqHUy7oAFCWS5BezxqZKis
AOjM8f8KEm2DPJitykUsJmvdaWPLERex4CxxGYwYClu4KqBav8bhB/5ImlrhGBDaN1MOOLig5t22
MhXLJCn33P38nlzt1uql3PlL3K/em9FCl44IrNNiQ4Jls/aZ1Pgd7yGl/oNxju9rfJ1fXT648Ksy
8da7vfwB6vWNeJs6AgN1yRi+CI1JGKesEP0PdR+UCkvo0L6xU2uuttW1b3TSQDQJP25VZbzlMcYW
Gk8BXGcnAAnvxMTir1sxDsRVQTirRaaHdOi2kk7qheRgQQiQ9ldSgDEU6YTU7IMx3KziDBjiJrht
5EJ1w7KqjhGY1iv9C+vO6YLg2/GWLIgep68vG4x7RMknV+3MQaSbTCqQnnx1JCmpB397mLRZf1sC
+WyZ+Onf9detT8MicGTdOYXlTOiNpnTTssj+CFPs/iryCT6Kif6U98FDah4DuMXEzi+R4F9Xom0e
JCC9rfrXqJcuZLqwthSrW5PN/zeKIobsvp9V46QpEoPPpeJJZBt5hrMVEsZp/qUODTERJk1KEj59
xvauPWXSCPAGGWDwV0bATgFJtmI7Y88KpXzCNPVvGCixj+R9+SySo49+aUafMP583ZrBrEqq8ddR
vqbq4P0S3WXC4ouhYdr+pve1mDo486mDq6CsCqpe4dm2nZ14U8kG+daCadeY8aohfDkdPBOk0ZLO
ecwWpS3VcYwCOWnXv51Ct6LvMoU4RH8NGiSUNrooBdPs4EkkIg+gtmvOs04snxFCuDQkJSOSV1+7
ARJ14MMNkS9QZ74qMXS5H8LJZmZV1nH31zEZTkLtKm+qmszsbddHYQe2rF9+4xLE7u0KR4te8m5u
Fqh552q3OflKBHdTrI9LE1/RxG/bWzYu9/sKtn5vytcJs3Ga0PnaLdtFS7oQOsj4aRCCfStY/EBL
SqzzByxBvZWcK+Tp0Mmoq8gujBiYP7DrlV8kCkcmQTUu/SB0TWVc7VlmM2FgKnAe0QqqGHlbjsHG
I3pUizObAFHFlNAC+Jx2hjfnW5QSUGItmQNCB3h9nWjhtlvz4BC7OByc9IVH3BsqUxy2IhH6HIGc
9Pn2Iib5JTfos1qkEHNVaemC9b2jkNfe2Y7edoEMpXFXyK4qfxPRMsE2ea/ewnwopq8fOT1GtAC7
8SmeSP4LzOuV4IKYIZ9HrcF1enaKqzu25whn+t2guuDaAT8XFdX3pcHfVCAeBHJTuGoM8j+RTqZZ
8ZYiVazEAC1BLHUZCR7oYVd3058kX9ObvnwNHtCJpaPSaIBVu6V+7km42G1+HcCHO880ww2pFdpg
ky6bm1BtALEAAasV02d7xQbS31s1z/R5aIWntVE1OzhnyC9yTDDXDdyTkIFhXgRUt6QqMpg+JjV0
h3a5YgsvxuXnwx6j+1xEEgmuLYZkWe6M+Wa48o700pBv+CpIvknoYFB4G2TQBnOm8SJYht053SNS
/zAyRHdjdRFAGX1PoE5/HVFvYSFpXF9onmJQJ+2OLXS7PxXdg96OfB36nbO1p/o3YrL1DHKZyKY0
3riwVBxWQXvsHO/Iq7kdQptYpldw/fUvBgfw4d8I6j7b9hE4df3FWR7A25jzkbcC8VnZfagqdMxS
EtOUo0aga2yExkiMqT9+Kq6h/GAlQwVboWsSwn3KUSHJ7neCStxNi2m2oUG6e/AFdZBI9tPyy6Y+
qSpk+jv5WsYCJ/BIshWoIajnZamplBggf12e+a8RV649mGcp1viPqgWEbu72yA6WDsrMuAarvpwp
w5vkBg5Im/jlkL+r7WSybgUZviiqypFkt9gvzUT2DMMv/3SHqTvCfbUrAkil42FHWMuRO4Y1xgI7
Oc4sUgi4i2p4Nz6pqUvdtV2il8D5/wX8sTtq7EBEsSfhhWdsjKxzsbWgXSe4IeG2TACfmDT8wNVC
UDPxBuKcIL7aJdKtmF8ud8+EnqESLB+/x4tVpnkpI0msy+6l8/RqEv/D9XpzXtSeitzWzME4IUwS
M43w05/E5cAoJkrHp9ASDREOrkGCNV+85iREcUtrhaeWx3Tidr80kOGqzU+JXf99C3OKeNsMNEq9
zWZVABWrHduqdnwJ9tsopW4mmcY66dhgI3/R/qi4foe9mQ1YykToy0WDpsVso8AcFucoschQNLdD
iEIj5iQ3s+fX7LHL/obTF1bwTwksRaLp7eYMnZ3W0JlLkLUMhI26HHDnpJ6taIzYqNIKZhpTRQFn
he1CCJWyaOtcLV7u3LTsuETP1+HaiYiYBPoJNh1+SSOyQtByODo/yg6UUwFaG0Fl0yojp63knmdz
bX/lVJWfo0/2je2TzLSNAn/d5RhXOMzrP/ZgSmqiVJ8ryZi55M5EFgPJXh/9s9t8fKOlgBfN28Jw
ehNdj8Yo/hHYVwg7ZfdpnZTQyS7d2ARH0zGvvhl7rA9ZnwKoA3KOuLqzOdWyQDzTmzvg6BP0eSjN
EebsFNgxY8pyrkdzu6qfuzcDDbuhhMFHrdLoeBhoHDRuok3uuD4SUmRUonfGW+LqVl/5nACBWuzl
V9sjmCvyQ9Qijb8F3k5LtjBvrIazCjchTIdkKVtf1qfjJGQW5YRSymggOnokp5rvE91EaCKT9qhn
FzKifN4RjXRidUmNshXn3xn6MqFLeNvi6JKLvFP8EvsLzJQnv2m4Crig4ctV82pCCXVlLzhdAeo+
b7H5PK3u4Wz65OlqAPnUyS5qa9jCoLxc38x5DwrrRjQo/o2Aa5+lC0cSzD68JLmkBV7yW+HFMoMg
l5vttRVROz2eeuvfzuzs35g3n2bbRVzcFhRGB+mGGbcxPVKCLzdrWyQm0WmkdEYpEyFZvFl5msZq
68xdc7pCVZMVV3P5YK4/+dPaGaC6JbIGPilFufKSI573gnc8n0eOUjWmWP8C7dyc2p8CNyN6XkQL
YBZlFWQ2Ouz/lcfL1uAL/2qWBrJrpHJkfAE87mEZfdQEGyLBSJ5LnWASHAmMRhXGTWlc5Z5+xr0M
E7iqK/9EdJNguwKThuXHjYdJod0zxpzRictnxLtIxUZe/Pn5g8aq+HQK5vRhVE6/obLfm7JnmEBY
x/XaIDPGV5pCekEFwWiv8CuEu64r+oSpkjI29MZjDiZ762CWwwH2tOPNDRFiufgxegVjokgu989z
+MXs9Yl0W9kYSAuewMw06gweTiCzw/64U8cgxebv2nEq6dK5U70PgRX9bS6uklwUykUV5mJUSh3X
2dBXqiPzSi1/km6kfDykd5ilO2zeBY4WO3qNybRbGdfzan7+0MAP9R3txZHnyJ2TDSamEvNpajxY
ngeFGXHqKB4TFMWQ7xgQk5UbR7AdAEzU6wFv7KR2Z19K7yOjK49EsTdrt8UN5590qT+xPrx2eN0G
FtNfkqnr69y/if1rE4aOzh5vhLPwDhZrItb4rKpJDzX8RUw//JISJnly8Wjz9Aj/tjmTfe1998aV
03x+Qu4GbfO+FlCK4HZ1X3oLGvei10/8jnqvlD65/tuH89QAei/MaJwxUvJcmNt40zpkcxgkIk6F
QLSDNA4yZzYqOW+e17Ne9/NRjiTwCHQNiG3MqsibCTOkXLP23MFmfzGfKMqW34HzHqDJEVWNFcua
aQNjgjou6ruLieaBMmgqZoc3mPd7Ahpcpp3JAJkq0YayK73q6qgBrwXMkZ4IACn6FyIdJ5oUzf1O
5ls5ba38p1vsOGIrUgU5rcLVeV7jGy/lY9CB5zHAvRqxrqopLRo+LPG3CtrzHPyIxLc+cfYd2VNj
4uN+amFdKZwUBFShnvdqVQx9EBGzx9yahKpRx0efloav4YjeTSffWMuqTIX6EpA/HVQsf6ttqodO
n2Ku7+7mrAhHUtBZ5wzEvhFPhB6X4Yb6YjHORBpFnWP/w/KRBnvL/IgEe5VON2hGNLKdZwEEjY3k
VmOKUJM0lC02zoWAhPOYWeS+Icu6dK9B/VK+Xx3DYYUqkEby01VKWwbdfg1R/+aCH0XjxW1BHu0M
gywaCImr1pxBNGTFI0pF5DmqOqYC4VY7aOr16i0ApeigutJ4C2YKyGP1mSxhXagGr10In+tJTn3e
qVEtbgQqg2qyfsb8GVYST9eG9RCEyP34tNT0BBFSl/ZOGs6j1YgP9TwVd6rjuP2bvMITeHUXopSh
USGvYBLFsAuAjZA3tPhUPHqLAwhtjylTxRFlkttuJj8yvQdii1qsKtvLH8W/CWgo8GKiJ6FN2p+5
8lkybx4bFNj6ihZuPtAvPAOa54nV/77Cx8A7mpjBl0i9VB5vMRfDL9IKjoXhBmS04y1kw6z2AcU1
rso8oIylZgBINByds6CSgvukPmuIi5tf5mRUL/DJr1XcQgsEaWQiC3dFPOgoXacUk4klUyKWhoas
+Ln2ySJ/jV+N+aURrGqZ/reg6iXu3tXRK4EWJXFQ2pkQhzjMXN1bedHx4DsDDA8IwabHnQrdrnY8
dlDeBoLh9g87Nv1hcL8U3XHywP/Z3uHIn9HA1ahpyUtiDlOqiJGGecRCw9F17c/lv2xOZGr//ZQt
mHZTfbyK7wu6KZuEz+QIR/xYXK+lnIXwC9EZsHTR5SRcwvhDJDbrP0uLlNcNV6fMi95AtnpsypNa
j7uQCqHyObBdV0NPSDL3hn4uTV0vMoLUZoxB6O6UYSRqzNP4n3BXgJw58nhm/HSvw+n3naH2deg+
r49Fo/6zBZerVXsPQsAvwlSMbg1kV6+CO7lWGqGdw/JssKAAijdk3pa6lckl2jxIWO/Sp0XZyUM+
AtHzapo1kG0Wjg/ONcqQIvpzVjxhffnzh8AcIHH76g87sDLeQ3P6M5kjrCYTDdGw4oGXUN4gU1zG
rCkZUT6vruRzb804aK4OvkYSAP28kuJEWT8A956igTlE2Su+ilS4p9Nfs0GuNQkpDZKhjxHugaUK
zmn/Hyxaba151m6MeqZDBfa15i5h8F6TjWGLW4vIYrSbktb8XDI8qLRLJoZZUhQ4ULkN4eTzFW3T
ToPfRRNoTK0rV6MEKV4cSeN8YINQEkLuuoEi5z9W0PU6siVJLCu/YAPhQMY+pA4mEbr08PYGdQ21
B0J3W25sZBhvFW7wKDVa6NUbEoyaHSYAdLdzti+hgcgdyIiN8ci6JKz3yjISgefE924aaICt6urn
aBvf1Gkjfb1LczGzQZilxAdZlNEp7PjuqcIaZy3aCvRZvWT2Vqbxd4TRAZSMzTPf1rEDx7yUr3Fc
ty9qJBYNXDS0UR9Q4ovt8e71dTN6UDDtdit4WEc0pOHW9OIepG4RovrmZ1xKMzf+JmgRsrJehV++
xtSswK9+O0W46qDQSjrO1p77yoBqL8osaK3jX64rX0Zn1l0SpJDfVJuFR0Bql6o10V0t5Py9g1Lf
YNqUfAjdmpW3KEyk4B1r6QcoMLCQ5ApSJ+W7+cK9tvrAUnQnS63GabGfJw45Ei4UVgZ4QbUvmjQK
2zbMjs+HJHG3hLY1lqABHHEQ1pxY5jU20GB6kRFI9ZpwKn/ACKhOn2aYfy265JoCw1FF0yfcA/aM
Rn2d1BasS8GsWxwgdtWcjbEwKlP87NcYgniqAm98wdv+ydiEy56RD8DvQ7nhDOYMIwQZq5hiaFnq
MhZxmYFEaaqpQggMIy8gHasdPzc2dAKFlzRrERLUGsJNCGfHIRsbtDHLGDOXEXEjMF/gy5HoFtcY
9G9bqpsbfK5XSSc/gNWdlJnj/kM9fJ8lz+A3defOL+F0gzW7WU9Cy5tiwOSFOCVLMoAEXXuVrwdL
dpy6DKCcLVYFcnZ5bDd2pes/Lzn9HA7y0JfR+Qixgg+yiona7mYdXO48ivquPeQps6VEo00HfnIs
T+SQmspwQe4FiU9d1QyMwS0BFkaHyi6Hj1itDYbqJBSDkF3/G4nBPBdYCGa7bLrHY5rik4DlDV5d
ZO5LhhvYNzFKBD60tus/8XEhQtlIsplFgjBCaU0mk6OsoFSrbuQf5JLf+QJlb6jGG9tiijFLczVw
Ex2987Rd4RUNdeKV/YFKo4j8c283OCBt9BCA/ulgmccj3wJtfmmb8LWRAamjK2mXlHrBbv71v0+6
LIFqTqMnPEiJVkMl1v+1a2RDaLjyVyt4kIpf3q1297g7oJouFKlGdJvAUIQpPe9CqtM2lVX1pInm
OU0ufyhaEZPRBm3Ox3YGqyeYB5frkRETChr1MAaE1+nUHMYcuDttTu4dOoCIYcMii+YJk2AVdPa+
jhq4gpy9YTfYltHIOglf8MHVVkMB0rGXfYHbjeop2w4pbEY/X7zjYZt2RkIqg3/O0GQ3ZsBK4qLb
pzAwCWlv3ItAyuzytzgRlOxTHqK1uPIW7cZFf/qWvruj5QxZ+7SsNoEijPOcDhuvTfpp7/88Pm9Z
FmKPGNO2fQ6rq041zDjy5Bp/hHee2LsC2rn7jx5P1Awga21NIbPO04/bXSFnywuc4wOrn0C1G3dt
6zQkpK+HF3hJWB3Rwu9kDXWShQVRjo+2SSj65DQPPx0ps2b9udhpsguyeveWCjz7grdbp8GcpcJb
Ak7enz13KNuA71C/klUqqCirPMVaDKKxOk/rWKeWtCQ6WqS9U2uyzvnNbwdryCy+Ns4BG7Ed1+JD
H2dyfoKzsJzmoRKZaPei66Iuvi8cguM2nMgsI54uK/2YALzVDsIx+jfoXQroeEQaa2gSXP0Ct6oA
43QRGFflgSetmiupI2ZaLDPNOLbuWRvBTNAqA8v41RfosbLhKr9OkFEq5yLKRyP+D3D23b42/ROf
1UbYEeLnJuOxyGToVZlQG/GtKOl02g+KlNFAfJDdeHCdLBvidMxxyHafp21ZpLG4v5StTzh0CHqm
itiuZP47NmN4YnF3UxS+jcl/rocAihDq8cfdQPSFa5xP3hkWa6IL4fEp6zUGt/GFubCJ5ir45S7i
4AY08zV4vez7WdtPK0LYTLWn3WuUWyVrF5oW4mRYhOJbZJMGknq0k0o96Ven+i3IJVfgeULHvCU9
p30u7N3ZVjtz8q+BDg0e3BrUhH0zM+15NZUTxmvPhMB/INRXN0931HMENSZrSaSGkXrIuTseQcCH
QcfqV4QKp1DyebLlEllfluF2AcX08EU2Hk4YTsuRJwR3pggt42VmG+rk3GCJ/jgrF9IcI+o5I8Ve
6sPnCw4Mlbi96E7yrt5QOK0Ri8V4X7ABSNwq1qrJ1kPjdRQ0jMGiJP5vLInIdrFUgzdh2xnSiA+E
54WzHBGu4RTl38AdV8CNUmhBI2VaujqqBIQUWq+GoV0VKm9u+nxw0Ye8p1RrVZJHzA20mdn+aj4f
/5rVLREl3XofSYgDoO3zRMhehkLiLRxVdAAsh3e+FgkE8cOoRrOf1GAUxYhD1wCrAJry5ecuOOXk
CdnoDF100gneB4EpZAhQS2auQWEMssAqW6SkW5Xp2ZDTGjmHUVcGEel2AD+1GYLaT94u1le1e7va
BJKA9U5kzN+mLwAYMXQO4EqrkgjdPSs6LrPej9xImwcr3JZ8fZYQWK/1pn02nzzyflfGI2jVGWU1
SU5sv56HDoVsNffEk2FR3G55IHFbTV/BFlfXdy82PJsXwJmDLBQjAjWRv4wHQ4KZ7cNDbCrJbe+K
lvQCoiiUOX2OC/j+x/061pa1wb2FFzD8QE6XkOxDW4/hATuxc0ml/Ti9udgNTBb0Ucq6Bsa9dJCo
4jNo6KpfSLPPoHTluLUpxZblg/Hq3yg+YJWpezD6Jfh72o9CeUuzQD420vB6KZGk/0Q5KkL7BLTm
n8M7J1ReZDnj7r01vOamS24sdyrf3RaYGnhT/HwhqkgHP91FN6i58oK520+EViK131QWmEnBMgSb
RphK1mYQegt0YBPasvcAKhS2X5Ycv7FX9AgvjSXvGogvjiipGpbkBQTNJjFkBEw0bbHeq4EdjRel
7nerY0mkAcbCW0JX4Z5dpDA0dpJ4av4fPkFVSXkL+zi8nXtHpRnL90SiLlReNT5dZpOqM17q0bfc
q59C9NX+EDt5M/zQXVUr8qiX2pIm04qTm8OJ+co35UWU3Rpbj5uw3uhFiV3X1pm5xdEjoSUe1E4a
7IJtpbIEH2ZBlm7mTs3z/wC1NwLWZUwY8v0EcReh6dlO+lZ2EAzTzDscVzeJFbOaZT4rK4DncS9e
WRVycELX6FLNi9hX8AWenl0hJXPUKrRmuvQ+Z7B4GLNbJpQaD+I0FPg0bMZk18tLS2obn443Vq9J
Q/SKyVjGmNvauwRiNd/RgnJ2TYCAYtbFdJfIvM1f5Zh9irywBEMfRaMwwEzANKa34VMK5XcwOaSZ
elVMOhPmsKGQnAA+JDPUSHjp72fI85RpHvDikkrxFEuagSQGmP0yV2rTiG8TbrIHwqQ1shiUFizn
mP/Ovdx8MCwUfXunqEknQl2jkXTeFy5+h3h01Jm0q0yLStiXwzIMiaTpAthFCwBRZn6tVKd2Nlgn
FINNgGmqCb6yiuQ/Pp/5v0X0InCOHyWEZ1qpipHN09GiEMwIAGZPAtBO5vKzdA9Qg0XeQQEBmAAC
v4dg4bULPtBrq33fQWJjlH9flFdAL2vBPgy6Gum1OEaZjwZbgKRyEGcIJYnJas0f/9IqTG376bfs
Zl3rOO7AQEG2Y3Ayb3w0wv2IUjVgoRs6gr7rcvAUZ6guiRHfmj74j0D4PpcHbLHsxucpbUTg0743
rEMi4SfX7+l2vGjdIJmfSQWIRVDNKNHjI3jK8SKZMBuwxuzj/3boq8bFONOIFc8nMoX/TWcypq6+
wzRILCg2JddYL5tn1fvKqbgbaOWgcsyGCs+G4Oue6PUmza72OzRrUXK1mvQ9Z9OhJCuylFj6TqX0
w/bfE1eC6Vd4K2gyE4bo59+5dfvx+u96+lomUZkSc6CCqdk4JceoyOxVZk3px91c5MghefWrTBy7
EQwuFGfzNyQOQ0ytWepEjzq6dCRufbLAoYBnPaxQTUh0V3J3s6a+NmNC5MBuZqK/6Q6uElblUPZg
xPK6v0MeM2ujDrKGKVMjxICGtm8OEfB+zyAKYoyfJnHqZLw4fcD0pdp95RQ7U8gpSoXFFnurUELt
sU+kLm+muerQZKZX2efUnyDLNnvrZhlkfdrNEcEERu7fmYIwAuUdGtB6DwTaeNV7v6iY6nhbu5hV
3C4j9szp98zEqRR0BhftVHLxtXL/kjsYzTE4aVdLeBoqg2fBPli0pS3eCXvRyoW2fwzGiVZJFI+j
/ScM4osTau2dZK2G/PY5bkpxRrTYbrngAGfPDVvv+lQZYmNPpjSKjb24BD0XWgbJ3I9cgw/4egzy
VWpXUu2LTo4VDjAT9Jk+66cbEKwUci2zT8jlUsHwZNnlyuoeMdArF0yDrgNcjcIngTSmIx/6+J7W
ssL5OiOmIlvOWOzPKcRC00TP1Om7Q76lW9/TLRBi1zgBkggBUAvlk/aiX+SxbNNS1NoEUuQsAHlp
hYIXiutFyAy4u7Env1nyDCM2fAAshEgicGz9p2CxK49bBKWbIqSYo9MZNndIyBCOZV0eOfquPk4w
4roUwf8Zl9lOf7HS8kT5vS4l9QyGJLmlS3QdZ8l0gaeK6pODxFESrIDq93LsDtC9omxqxeXx/2PX
s5BkxVXYPNWmJLzoR0G4D49neVnhAGu8DNdhIs5UQXLQ/Qtjnza6/PTtUbykXjCoA9rCxmwZEdV/
mrttCi2CiATfscx7Kh+aOkYsCrdHXLr2KMfrdhMRDhW83mEKWDifd0k9wJXcJkkhMlgiOvsed6Hf
PRn6r01qedDZ92Js2+34Cla83nb2KVMZHFq38iNr5DtlL555twYTEbYtrS6PR544083tYG2hkIO1
pToiFDSqp944IQ2+NqcfnCZJGZddDM5qX8p6jprQ3xWHN9Pl1iT0QY+DOXHIqvvZb0d63qfzQL58
EfzybtIvzyUNNjFF/zwegHGt4E6dcWDRZ7mio1yMT+Fvfpq1DkOJ6BI+sZ3FHyS3jNzTh8RVRZ/W
VvQgGZVjtosgZ38GgRRjbwrZqqyJBNHStnxVIgAszMzIjvpYQd0OspPEpAlwSiO8N0QaRx5pl4HK
49YElwIgdHnCXPI/THZZTUam9zyV8twCWFqj1BKMPhFgCnJINBEMFLKnONis4m1LVnjSp3y77RWg
52VRX4y0wfnn8SdPTxKZkR0e7mpKdykz//14BsOxJE2I6Ky5TJ30yJDnCUYVAvJnZaGE3oVFah1A
cix7bd3pYxFgIOxm0mWGBETLzYDHbk7V+yymPqs3snsYcrm26NpbEEwzS4qZzz8PLj2zY2uhM2rX
agi7wH9aRLowkEpvqv50khmXMtaQvl/colBESu7bjrpXEM2y+rGX+deEShi88QlycRSqxUYWDJis
UMkoNSyp0jcrqE/pgD/yJIAO2bSrFRKsZAHE0FffWODf3va6gHCHwqD8rsf6QanQspn4Ay3wxlrW
lX90HS9LPpvOF4ZvdJ7vrEzYBorzDn0ihKTVg9FLlb9cwZR0pIpDGLke1SwtJNyy9hIQJMreFTVZ
VjqScS5dj67/aZNYEhY8cV9X/EfOIJQFP9qNkfT3OrHwXczQKr2oCUy+BgrWUVQr0PM3Iim2+8CQ
yRZtYgqn1RMPb4ix/fVP1nN2r/KSu3jLwPchszMApRqVHrAkunocHiaTmscsISaJ8FBYK/2TjrA3
rE6225tiZFRjQy4M5C4RHIgoo3YSNrFTxguTOuVUClEYVs+10ADoUattJVSAHAqZWggdtkFC5d00
y+va1p1dytZyXUOtkqaVf/q9WI/g/bKykE/mGMsYg8ZnBhpdssEKHLedTDnXjsTy7BCS3Lce7oJG
+zK1IL7v3z5vQWTOITMFnEsUIwzN7DSLT6JeyUpwZTBGXcpu5MlNY5+1KpK1G0TncnDCAQI5+9v5
Kn+kPvfe7wnBfBXTrEITs1nmddcHd2fcCAaCtieOhpB+0TB8QYYpi8UufFh8dTeREJc9BazNSz06
LURX8GxDHPkdKnA3WF9FkNwxs5bw3fuGe8b6ewggjCtoNUO72HOP+XseJzcn3vmhJC+fgkSkQCnv
joOP4/EKJnP3DdQ91rn9jC1xjYThBV1z+ZghfD1tOQ9mnnvzfdyT+wJuD49YXpJ8Xfx4FeETy5Lm
G7bnpD25UvFnFlcDJwqS1D3zFyB6qDBClhb5sR3sVT/6DPILzVfcZ7LCk/kleyx0UGsfteCUN6RO
qdw7Tgp338T/JDWt5N0Gc051yJPavqE7i47DQKrc25Z4JMmxilvJujr5T2up9qM8l491PCrSA6Gx
59j656n4CYhFKpm4FIuhL4oTAertc6GqxRqi7r+e4ukLCEBgaxB3B92yys9kwpzCgOVNrSkG1l4V
Bdq6Ft3TLGwnE4nyyKyXQRL8UGdoiS8EAVe8GD1djGo2VmZIN0r1MLOxu+DzLJKGkGypfGMkL7Od
yZUV1L7Z0Mt4c5JLsMOF5kueNc5Q4h5Ffr1tAjUnYBEWBEQK5ZZATpQ4LWi4oM8zQZJDQ2R0BxVq
DMLg5/XXwVUVTKtcCsn3Qm9t9KVMOr2VjdQD484WTEkOOFyB9Egi0MG+t+00ub3YbzTb/gI1VZKM
FSlwWJTzxmFoyKPWlRKCRiHOu5dsL5YQuQu9r0xbx7SKyaXnT8smtc/+5vK9dHKg2kGg0etoS6Sf
rXIkNf+LaaXNMihsbmyP5S/drdunB/GTyRmHHpqg0o1YiqijZOnJYsmlP0JrGjoa3C9nWXWoadk2
yKpWSArqK4bF1eppCtqo41gakGgf4DbLiWEc9uxypA7YetEFRm/ybTc+TuaJ8jJXyLqN43ZEKiLb
rx6/bwZgdwohBYCYcU4EF4WsW8O++1AP1h+J0tcWdj25DAmvtOw7K+YMHxxG2G92zhTpWY77xcc+
tZXV17u2SDKhWh+cO7OdoA6jqHmvD1yd+dtQePtoBzPjA8qa3hnQwL7gYP0Vw6j4AwvgxCz1DA9i
+U7QVPMjKnE1fzRdiFvzwwsoMta7lsHiOp1fQATrvOoJBoo7HgZ2I62+0NdNWQY8Ycq/JjjFgTAT
LAzZspHjnDAzy7p6DDzx08zcZ/JYdhp/2pGnuBkCiHnNqWp5xVHF0U88SwompcoGv9UvdgkenfKH
UwIN+aJulOh/xemLNd1MBsEGq37WG2BADYDgYS2XoVi6p8RlPcTu/bffovTBkEsOEGGuYkYFiAbd
gVZhbfZ0T7AAv+1PoGu5FoaxaexZ0SyaojfseNhU2dMLSbm5UbgsjdFk9pr+xNqPCFKjMI6BE8d2
7fc+s9Bf47n3yeZHOkYy7sn9uQbBfJYrqNhBMdeEyC2xsNNTGFXulRjVs0boFi8q3KuOI5NtF5pT
/5wPYQrtjl9g9PeHFEjdgnbckEtzs0uyv5ZGMAUVQTZvtDSQZnhCufAWXpfyGRqaCEBtdWxeW5pL
65VD+noUWqwJlftPRS4FeoEoR2AfOXtyPyC3jtic8fTnPdKq8Iba1Hot5AuuqwExh0QEDHPAFREO
GYBNiBxufNxfSiktv6X5orea+iJgYMW/XoSOK437nP4xqcQZiyvYMBK1ntXjiPYgHi+5S8szJHUe
OyMQiroELWSlxvy7M+Tq77BocoQIMsbkQyHKo0LTcTGXEgwCsj1rd+1y6bG5IuvPjYwZaKRvmaV0
a1DiZEH99GKrzp5xnQblEgl031+4E6fhqaQ2lsVstgKx+F6LZFhZ54h+h5fZfeTtqXBQ5e3QLaWt
joghdKau4mD5zO3PZIEoVx8sJ7ZsWhjzR3oOlMThf4U4aT66vG35rHmQM9eRcvn7kkTw0DHDpExC
/aD6T6SkUtSPh2BTAnpZK3YIzDoqVvSGOZxtp7M/9Kjr6+sG+7AhdW+D2+DADCNWFCD3VAVyGGuk
hfc4e3arH53oF1RNw4g67JPtC3T4zuaX9WYv7vZpgLS+XnPZKrym77eAsOVsTtHZTdIrUuMGA7wP
C9R7zZDvYFO1J+6Emts7YJ3W4tleNuBX5cIpsuD5CVpRO2WDFIBx186s7s553JSaX8YCQygvDOrI
SEAwvG5hnQkVlN/y/LnbmL/zToDS42rHHOTpN6pQVZ55G4DFKe8QOdyHm2HtDxC/Vwat5Mb8Xoj+
8xEmusX1j8zmacjJINGL4YC1xlb6pxEMPKyjveuAqbofdAvBsh1ji7bhmDcDUDIvs+Q8wub+tr3G
Vq5GVSRjILngzs6QdQ8ayiGCKuQUvSThsxSVIFI96veSaQbbHLhHGI/1k2yFFTUUQ6TAB/dvaqwE
pW28cF+x5M8PEYUX5CQiTGc/Ye+9wmbBvdc32k+uDbcHDikgChF1+ZWNCTnJdTePqNmTwPmJSYdG
4kZOBwCiPPKki5JdxAR0dghWpVeZDhfdiUCfowuAg1BBWCp6Vp4oEz0ISxxi5ltRkAo4IfpgUVMD
taM+vwsot4oNtQeicywDL4Hy+3GUMoziWIVOi2mP5M1VcGd5b3xFItBRRgfh1TJJ3tRITHdHyste
IPzqNRf8RwirHeJ4i81VazU91xh4OfEP8BMpheaqAUTSqV7cmRis7jE3ei1yvl8oN5eO3Mo+TLl5
r3NPup0YT2h9ZKPB8WD1MyuIHj4IUZcEXHeFnNh42nMgxgGt+eV5sWVnBhck2tW1yAh+6buGPOSn
J2t8JPJX9e2QuasU8Cq/2iw7tVBbY71itjEzWM2YOj2I0IGqkpDr7h5By8Cp4UDOVVq/nV5rhLqZ
9OILdUIhAe98bXGueE/NUQCop0hQh9J02Bxcyy1EnszqMr1sEivUape6l45kmr5vgSlyxL460uL8
qwkjqapj28iJX9BW41zwhOlzci5eoqofenxEgUvmlHHfI8EsxriLnBTlP7olMRIO/Dd/ADjHPuDQ
l7L1ZWeft1LceR8/1CmfyruNgiZV8NYxwmug+ghuH53WhN981XbDPkz+92kvSuzUWgZpJ+m/srmC
3ctn+vpKvi361G6tDZHVgYTrtMsnvuKSrFnBbLaLROE4wFoOizttJumoadNRgQhJe0xn37IQJR82
CCLnaYk0Bd5tzQWjK2daukNb4Som7KwdEzzGzMqLtSUVeSWJY7rnWzxwodpIe/mQjgL3y0s/E3Ll
VPPEMTHlq1+rsjFMBjKHF4GiryW9/lU55GGYDGbg5BMwaflmUX1caqRJY71vLVZ4/+AUexZ84VBi
UaCh58Q4jsj63oFM1lRyxNlpyZykQdpWJITGRm1a8hZucKH7Bv4H5tO4ORl+eiAKO2pXxwz7hBKo
wDRb59a7z2mSopoI+Cy9lsRKWMBLk1ebgTN/AXDT8T8zsLRYstcLDNknmARGvJbROqYYYmAh9xgN
m7rHae0Z8Gq2qfAEwmAlwiJCIrFDYAnzAGWBAplD5QqgM+aj1ea1GKLqrIiZkpXPTuekAtauRZIi
yUszKZ19r7s0Q5Bmsixav1Fv6UCQbbregWwHSQAFBNTNt1pGLc9wrxJrW+Zo2d1Bo50Afy5X8Lus
ltjQXsJj7GsSPFWGIyt7gm3YfMk10tBaU/vZyK+QGPyGMDvw76DKtt34OApneEWe+troeCrkoXvL
JLgZtEj9Buhij93iWB159fwz2Z0wNBPGWsSNcJikLVzzP5fLMPnK0OQnMzMMtf/vUFV9YZoR/TE/
ndqri2bDgbdDMntt6S5/JiVKBJaT99XTVTx+Ym8fkaHlsO61JcP12DkZa4FPYyJtjyrN7N4B8w6S
QLtlxRzsGGH6Dicqnd8YnRbvYlKHzTJ5YVTeuG2nNy6ee6+rhUizf/5CdQzBnGeengbqyMMAg/Ie
6RNZhWTTYobRPtZvFXc+HEEPG1+WiLa0jXQuglXYtC53KmDmS7jTAE9Yjw9Ai4PJZUueTXWeCXvE
/VqcIXMzdVoriwoC58Qea3ix7ChCpYTRO9r3Aqd5HjgW71P0++TpevXXvLTUllpP8eABkDZTPoWG
p27cg5UgyJIUogGOM+3EwleHr0IKFLpZvVPNq/2w8l22awlplzNnrpW/TgEP4CWRj1vvNq6Z6hmJ
6srfELoK1z/LiJ7+dk9dRRmvFQUNTFMapaNGONjmEm2UcCxJHSQVFuUAtKKODeA4fRMSus6CLtee
hYuvrms5U9PlglW2RWmdFH5Y8IrNH8z7Px0vrDvui3/mo56USoYj/fCqMTm58qK+r5uYDfmjAFzO
Dk6dh6s+lD/RuLwsvZRh/20GH3RaYi6Q2VpuAPc1a/TQDWG8BMCmUsAjYo5IzD7VALPZBUUIbmox
EajsP/S/rslJLoctVzxrWMGQ4wxs3n4Bh+tpTDB1u77InE5JhpSG92Pkp9XFZBAiaWs+wrxh67qo
FGG8n2Rw6tTaMh6Reg9gLlbCg5LivW00rhP+XYca2O9b8thFCP2VMXJXJCask8iNwteKanS6sVSX
qc2/uOWx+jSW7oH9oDfTtg1Ut0JizQfJdddde/8zwzAQJzRzOfbDKeUpSbYnnFw6mhn4bujeA0Uj
WnGyL8DOF0U+DrugJcG23j22lHKxqugEo42Yvmgj/5Ib6wnFqlzZDkAjEunQCgAPxPWFlUxaxFAp
WFNYuC+YAdw/+lZEbDRgqHZmlQu4mhWdjRlWV8tzB7UUt5kb7U0c8igSP5LiNEbL3yI3nyJ2PikV
6BJ/sqlozhisyichAZiZRpzPu+k+PB8VOMZd5+M7cyadr9qh6wgVQCtyvxczAOWCJoTnG5M22wlC
SkS9A7OhXESgHEs+LErGN69D1i2ZisKFdwJwK0oH1dHgUA1x0fFrcLoJLS7bNUiFEf/56nAu63ZI
RewOTYB+RtnBpyQALg440N2XKqXR8oUhl387pf4iP2atR36OKjAsxdkEZGPF7Ot2GQ8f42EP9Y7v
DUgqk/XQ/jJikWGPVtrgde9A7xiwil709jxIH7z3ccpyQIZ/u8pX/eSH9Mq5hQgYjIO8QDflhLcC
f1xADz8WgUGunKoZv2IjzRctQ2BW4wmp7QRO6Qk0ZnXqeeX8aBgqIe5xBAHmeODCnnxvr61ct4pC
MIReHRnWSPJMN46NUS13u0wDPTVK1j25FjLTYYoJmYxDFJpuIhemhgHxqwv7yStD+HcYyFBvdp7L
q5SBw8fW51DAv8GtgJE9GbV4o/WCKrLT5jvAoZr/ucg6rUujwWNH5Nw2SsttjK7ttP0QCYsIyvzX
X7VJjX1ccyD3XLXz5Vew2QsC+L0YeomUllAtP8uKQK0WK/6aojtq/C5MnSX5G4MQf5pa/dmAVZ9A
s370j8GmqEoBlbPKheTVgqk1FUKofCXHfP9DlxA9qRtowQmyk38xVSC/2Y0+/gnkiVUXSJPCvzW0
7Z6IH8QCX80LnANDDVN2r46n9n8bqhFAobbRSrjw4mPdrSgbnqwCZ8ijwKItk1b9BDiecNCAFkBi
FFpbm2xWgoSiI2r1rnXr/qf+ZT172eCXxWeDLEklnqGdehOdnDRMyd1wi/JHsXA7VnqfzW1XJCoL
wvDKWwKff+8N/N9Vj+O+hQWYFHNHpy7m5vqH6W46TnFaxttv6DT3sP5IRYmUseVjl6VpiHQBiTQv
uUTCegTYd8MMD0IkXJJ3BdPmXJd6WinNYoDXyez3ilPLTQJ+b6ojPACvGGOyp/KQkh7v3olrxMS4
E4WonxtOflwKeF044cEgFVlYgn33hNDaoNHtZpcHeB879tS26Gh0UeAAC56xlQFMuxo2k/t02366
eS4Lv/j+rSD0SQRE8vIzM7lertloeNFMpj5iewIfpMJ9PX0ZfvQLkAyDaVXkbKd46tTU0aNySVDx
bqZhQb3D5IeGeJSXsMI8DloITdQdJGZS/HU0etDkrkc6cJOdX4rLia62TCBEh0JyD5BwLRUT01f1
2/4ITSNZBJlBob8MzzT8GK0LGqEQazEAeGF8LgY5qdVlz5qnkA12sBB0FSxqCV0Foc6XvKTfdFj6
yBmEP5Ft5bVsYLVGmbIeVTihoLaNFEgsLsgoSAYAA8DnKsFD5I7v7RJW2IpZ8HIkX1hbShKXdd+J
PBR4vSGUkX78+Hh3vVqTYkNHMSaUWJ9ttIVdpfA+82NFFg66txpmD1zx6vnLD0sTN3M5dDHiYLJf
7QgTztSMOcbxJ//akj/Lbva4oDPPVq2z6mivYAZUgMZmKbY24eqU2u6tWwrF/zBgHwloVBIBf8/g
f8OPcF/foXpjueAjjskrnTEL0GsKUPW7YGN2yLXPsSA/Jub40bDCrAyCrVYfa77iAGVzLI9kZS2p
brUisIDgG0iXI5wamhsG42qb5esMugXJCb/mHLyc2zVVN5mXhpYEwSGqooAqaxsf+nwfRpmtR3h6
JzqRgWkNqZx+pp3uo1gSH1lej7bISxZWD9mE8dZRzXSOgxXwYiI0GJfL5jNdnmY752aeK4II9uEO
WnZzgcvL8blgXlRt2j5/fB+t4SMsTTcTH8FnrrJYgXRjZV5rWYn61JKCJdJ4AoN1oahcupQ1lehY
KkD2N+OSlj/hbKlTdX4y3EKBYQE9vyS1dHZTrcJ/nGV6CEIkeNHOL5sFEDMRoqYdEcSI1t4Vkncx
25FtzApkWJCiNsqCZv37ClgDdxqEwa336hUGKH5o3nwJJ8m/BKjbuAPMaePIGmYv33u5IVxQ2sCu
1ufzEgo+OpWNXHAfAjAHLUgJv5NNVy5oASh3upUXEN5z4Gsjxm9gDKhxT2L5q1f1Lf/Ma5/4slm6
qP+Tb/xulCppWB12OouABg9ehItIxwe6A8/Md4oHwEh+wMR3NTjEV1sXeKCiolXwp8v8CgYTIoep
fNiIuoi0C6Oooy51JV92vjgPahhcx9ZvLw47jlydBk1QluGV4OoAgY7fBJJ8Yv+3zSw0fdAqpYze
ovP/Z9OTd6BLkiEs0lvT2ljT1i3orjQrXBHWEJdJDR9Bl5aRbc/DBcnTqi7b8oTObwf8gvm+OyhZ
OwAEq+UKdrNzDxQ3WvRszrMv0ucAu8Yaqm3r2cqV24IyTFW+7ExP/WfTPlqoRFiHAhakn7vPXIeA
d1qWAhHrcmwtkNDfxnVYgRyy7PHEjHByVUA/STMaxe2TaNwD4xp5vD9AHtv+vyPeNtcBcCc6Kzn8
g27RNEcWBJO53iaKdDiv2yAJAiEPH2aHBeFswQxK4VVrN/M4YAKqBxSc2K5jFJVM7y9bWuHr7XQR
cv2F07Niuk7FZRaFmXzmjdSKheZZGOeyErJ+SzlTL/VIHYqqyF240MFGyjJGZ8x98OLydkV+1ZKc
1i2gTHybQtKT8Qs5wkJiXO7exe/z+OgZI3A3rgjbXm02onjKddyRmtkAl1ggbxA8LWNlxKW5+l1x
69PP4wmqOfV8upTD6R8+kQfGBmn/Lz+tLsZBsJDta60k3dq+hMMBzrc3GZVRB21wSiFCbDuL7tkT
fGNRjnBY4Xo8UZnXkc1dgdD8ssB63L6ooo+JAoFeEQnLQeL1yKWqkrM6gGhX+cALOL6Ptilbs5sp
huADN3a9vsmJB7e0CXOETwFD0Ct2h5svSh8l0Yihj2byN77gau2uCXMCX82mHK1dDwj+3gbwvjCE
r3OAzwV9ogoTzGf0Z9fbuakkJPeSthyn39c8ibbR8RYdnkXHC5Y+jIhLj0xLuZ0UkMv0so26IVJp
cBeNVItjr83XoyNaz8ajscv9L801gUK0r4vd3GyCvh8rB3tMsC7iOrn4EMUTGup7ElcWmayg7lOr
2u2oYVe7Ub7KbWeWiu9eBxi+DRlxaCR6AFI3cLI15+MhuCjz3cwXevQtbHPlsYi+6CsERMoZhBTV
Sbdy0FOKlhRFg/26Jfu3NzCQQq+yVIq6ryxj5V74j8N3/lu8UruGowMV00A6TQZom8wjodXyabJh
NO8t/I+2SExjYNEgfqg9tZAlsZbkrmWmygK01YvDBaN1ntuvDBAFUQpMSBMrs8FQkKkckw5Enze0
b+NBIiPbHvqQxdNBENia048GyF3VTwMig24SAJMGYwdvjq2EgPfg7XriPyfXb/bYKldUMSvJziol
bIHfgazAxOMIHC3nGxiPb4hEDYxYjRt7mfOKaSI/JGmCPrfD9NE/dpyCQBSuyp5MGkw6Etc3xAOq
9bKoNaEJbEXgSzl5UK5xU6UyEZapiKX6zgUQv5qZt5VSnvnFydiwL4wtlOnyrx0EUjt/n9UuTdwx
EdsxEGvflpvHE4j4dFc5cm/lx/EwubR1kOqZvqoxDHqvsOx2PQVN/CZ/7i4Mc2U1CXRTXXnwNtwJ
k3FzcE7Jnc0WA2gAql6C9ysQ9csRo+avNm1vu4pNHBG1O9mSfRbzu5s+KOgOVV2rThUWqA5gI6DS
IJOThks0FS7OUDzp9U/1MlU4FSOGVUiKkk58Em25OQKJ0iinyYgxNMN6o/q6a6BYA+aim43ZVglt
QcO+mALFK/HXysnlDQXqFzNfoInODu9FjLyTLaBVI1Ig4Kf2R1fxV5oj9nPXBwdtpRfSKEPax5LO
VKaAD85E/zpPOPXmi4INCTiLlb5VEj3I0QRIF9+6Lpx/CFp1v2meosY2mjrfTGhSXIxMbChGeqQo
pdQWhb4PZNdajhTeztq5YvwKNBpyz9V4gEBU/aiSEy69eN7CAC0ULMNb3h9jzUdN2N4ofXReKwB0
VM5Oltvyc4M+xhGuWkxtJ8dAGN7HP6mhuGIr4S1bcKCUTlX7Hhd7zCxs5rLOoT2BZ3JOWjMYV4ai
ZZoOctHZQDTBhp6b5o2AIRFgBESQijkmQHbIdfcVzCbaAhkh8dJ5HxEf2oCU5/kRv+rxVY7PBZcE
4cGY8QdsE24fDPhiQccNyy9Dz9cYc3MolzjkgW1Tp6DLfY+brgSFX5HT0Hu2IwrlqhF9K7Cowios
wh6SK7VE/gyAx1isHJjqHVy0jjmYnI2QtjeKhOZr3gwJO2UQB/JpOIWZWCVpECktNkWT+7Ng/7h8
dqIKKW4bNhiIfPmH4As/5oanzSuroujns4EVQdWtGcBhPT6u2ozTEVYIZERePTvXDyjHfcm/Q4+N
Q/l27arTIONnFlBKXBcX/eaJztvXsqDiC1OFArSw9cWjDfAWTt8qzY1OankBXgbxh+uCssbufDro
AjfBSjlSsFzsVKqP8vUB1fXnqxv9ydJjr4xmF9SIwwyi80R2Bx0H057cWEbAlU6QkELi6GINP0bz
UvOr0TTg1MEp/SvNEFkfSLo+/rE68l1Giy8cTJL5ktu5kgU8zC+eeoYXpdw0FFlyAfbt1Lza2fdK
jc+zxZnxf26jVZk8Y68QRueooCCbm/+cxdZjcqAd9FkEkzVTy+VNFfeHCuDiIhAnsJxQOGqpweTb
54PgU8apdFNZM7kdJsjMIBEt3m+yMxRNqcOlsDZknp43jtukPyI6DROc07qUYgtMXA1gi9wfr/mh
pMX+jSoxzmjmVXEaYbe0+yMPJxWWDixMZrAqIKrcmg/FJrMV5/hMMbIlabOI4cqt0a8SdVG2FyuX
n1bQ2qSnxpdPvlAFjuOHQHw8BtWTUwsZCjUJHddM2Ng6ocXYmLbdN6W3vk3c9TnN+ih58soOpJc6
nUY6Vw3xv2LdFZvapFhqNAOClQcR5kNVFHx5knpZwXfsxGYFyRksJ1imwzoOdgphgJvHnGv5mAT9
0hDssC60v76f2KM/52H8ztY/5m56btV2vmT+qF5VpBoN/NMqeKM+rPfxSSYis76yMWIIZ7fxkb9e
ExgAaGZPyYYMb2uG3kr8vbH8aXMH/qQMIFHoODpDryRcZbbTvj3fXvuBQ2LdIkfg+K+Z8lBf2Bkr
53Nqo7qsyiqehExcvevOvQ9EDHyWlw1SW0xxiGG3Y9EZF993w87hpekbcryAtAoNWSPOiO6YBemW
bDjOpeZVCs1UsKvZskTFUhpulp0+IpBFIloyTCE8ESrGBpcbDuuVLoEajYLwtb93OwFeSvZEvEEZ
T5BTsSUvHxRlbVs2ceHauTZUKyk/jHi5XE43mZqnQUtWaM3Ru6684DKtH4AF12nwSAGtRAfoi8Kx
SuezaZPZt5WMXUcx1R4IRR5kENRNUPzZpRJAnirtYFOw0KrMe290o8kB4SgzUKwxLl9qkSQS9tFU
saFOtTrZ1cRPtOzCQBP0E9TXm+H2bzlKU/VrEMUS6ri4TffTKbZzRQGvauAIs73kMS2wXwzGYLfY
ycdmz3WTBoz1+oC9GZPnt3Xcr1Zx2EVijUdVaogbKq/yKu81aYbnCUpzVJOJOMSH5LfvFJSGYtkC
+i7Unt0g4tlyO5iLW/Qk+RASsGG3zEQMuF0NBkAxqbf/kW+xCg2FomAtTy8YcizT8c/TPT54JxjF
YJOl1jJ3jWoqeqvpJMQFqVugRnSoBnfG8GxqWo+xsEo09TsooE68fDANJxCwBROkZV+h6wutpMDC
MGkBGzPaj8V3yoQiavGQTPXp6UjIYK/6KSSBBTTeZLlKO/qz/bvVstCx0mEkAnVNngNnT85hBZNe
rGHzzKKkP8Hx/Ylp2VA5RC//2jXNUq3JhozJLiWXJN4/KKrHFWcBGUUEH7luNoSLQAONyQ8BMDTJ
WSJpjlVe+gEfGnkJYpQWaGaVj8l57vKFeOtS+3995ZWZc4w6cd1IxR4tUlU4Gp6v4/zitslkv9Ee
U1pGJlk137AciDm9oro6+D5sgYvKUabTIJD2wetw3ys8bR7iA/lcrUNeJZlo5YWXOp+C0bzN/1gm
thZfSQkbd+1eDDihhgcM+0tb0Zl0IPOy+bDzsVf4Fk9xVtSKYIsZzDphanf3BeMf+/NntAAtYgOo
zhQuJA1JOfR+ZMjRKqtfPwjJEkN6PVZHpbrwZ71ZvC1HKdr9KVElSowvgseiDUnkvBsX6Okai/FC
4dPBtUvoh01WjKb14LmK+L3RhkO4AN1TWukVJbwEZSbv5BDO+ipvCI6txxpNpX/+xi5QQ2UvhC3C
KJHrKtMk9a3vZG+KRCoGCeKiMxbYEFuB+jhl4V8aZVXOamritYfT8PoGolvX35ioi/m30xdOeedT
DOTwleo29eiAG2g7Thc8V6o7UqaFhfjvNrJXQ+ZsLQNyJhxodl/T8wWORnmR2zXanBSWQtd4Nt0r
XUqFiAgN7Yt9stXk1TNE29UO+lQ8fMrB85afR74dp6IFmeG+1xdT9cHQS8hh25aEWuM+Urnn6pLT
j46d7mGxgBO6Unb9SSzAzwNY55zKBg5Cy4QUwiqTc7qa6fKLwAjj+NqY6QWfLY/rG5vJM+wd+WUG
zmbYWvOIBMuBfebHCFXxbJQRw3S12DVzr1F8j2J/YuPQsh3hXJSUDfqzS0cpIz+gOGn6wmv1ftEq
ZAlQWF7ioe84fSRGC5ewHZnzdssmQJ8/nTx02cZOLBhhWrD7bWybl9BG98uzpUBnw214GIW77jax
KpHIXNc6/b+MXBRAVJW9u3Py2c5pybGvIulqwny7P6mggCwDlMv6aQVwehnWzigOmL9RSZ9ef5mn
7VOjumVfje8/nYsbCvVqT1pEJ26tkdym8IBxrPZG6+EquYCkfLITrjvxGqtleKgLM9h/gMeNZOgi
xzPCLi7wi2OWjPdIc8Sjtygl6j72XxwY2oqJQo4go53gBCHLbAlLT51LFYnkI0zW7QOr1tTU9jXV
sTPN+ZQQbKc6prSIM34rELQAeTgD18y7BzzT+jddiVdCqlb5L1xDIgotwCgEcgnBwq/bkfiDbFJ6
eKeGGpx92FPWqaEO5bXSsLmu2r5Xqr03EH1XD47Yj9rbb6l5GR0TkJQzUJ+4wCXTxp6AuLpGu3uu
qwU3e0omvYvaKXRsT/sa28hW79F+NcPRIPPBMcDt/FR0EOe/jjJNH+bvbSlm2pSIaREHf3+aJ0bT
2OARZTi6MD4FfF5PUMe0lHhGkxNMZfYVu7T8B1+19efW+TWU2dMUA1ixbUjCp2I8oBl0zwai7n0S
kI9aONIzy2m2m2urOLzfJpWzMyN82jMIAkFwD7Mdgay7ry9oOtPxJfMYd+tnncGt0nszLflg/I1c
Frneliqxk3Xo7PgDBDZIZ5i+MW0BYfCc0rxXGhJI4wqH0tuMe077PzU2PUFIB9ycx18hJBLBmA6+
blJTMAJ0iHetqub6BxCSUiO3usmXTXDQlNegk3ZVuICrxHa55rzUEiT6+BXd1a4f8A9nT3DVkfKy
g17/i7eljib/E+lnmoNCjLUiEdAnb3P8tg4uq7zrpjzAcdXQ2CkRCyUKFhHo52AIEc1Hm6wVmqQz
hUTUuuhj3P0PnwKVfxDGdQsSEOwi1AzhwvzflDalxXTeFAIG9aQw2DhcwCRldWTJm3kE0a3YrsHJ
ZOpk/VsWbXuOpki0Du+RisrqtQGpCStE6Ai74xJ6qLeY6gQiUrghsGsHxOGHnPxRSPTFq55vlL8K
T+gCqDo8r0Mss/p4sonBW84UvfBK/7XzvYj9qdhUpnzrdA25AqImclQCQS79DvhcF1nYJqGa0wGy
sa3Cb3no9KBhJQGdA0VqNlqYkp0uJNtR+5izOyMuEpYKgmTPDn/XgKA4PfckZGWMSaT/PJlqwgKE
giqKkRuBBQh/V3e9QA0+V8TmmDmqdJtV4lDKM2Z6Jc//KYPHM4Fd2FC/mOOvU1k+JcsTqtwUIaUp
+aFOvDW47YPBms7r3C1l68sAqHqeZs52qzjooHoMowMczZC4I1gkFMl/cdlqvKBBT0hk3P3WNwHS
DsAGBA3KaEr22j4I8gPV2xFYy6AZ9/oXDgfQJZZr9+ruhHIBi1KwCl9/R79uKX7RrIhGoSLRswyH
P4WkC6+p3UYzrYKSU0NQNRWshKjWqMi3pBgqbjJE3c/gzwQCiRV0wrlvXoimyyLjBt2unkuHeWxN
wfN/bSlLqr2vUT4wUX5RCYKXs8hRMTDoWZDeqijCOg90IZt4jJaRcMcqy4yYjVQ15XaGBAGTN1Nj
mi+9fDvykzGqz28GTI2AHUsvdlSnfRs9LzFnpILekR2CBzmBHqvJuZ7eUuGwA/I/fl2RSV8w505X
NzqWxGfbBSqfDGCGjCVs/pRDdjOlVn3oWwhFNA9vgMQcQmJAEXiGxs7YdEf1HWCVs7rTfGsqaFjv
iQliGhKYumc02EXqsg1xkJSsvz97Aq+Mo+Re48P6xk0taLjG8MLTxrFiBsz0dhmzJV+MvD/de5nx
y2ZTiaBno379VmT5OJz2d37MicVFzljFGhi/OTtir3k17ljb14t0BtbuglUZvZwu8HnM+6oarP5G
qtCeNN+d0Tis1SRzZa4gaN34k/pEfreSVZ9GVx5D/fMZybwJmzNFysflLtPH1MEoCGHWdEffh/jw
L8RyJrt0aBaV9vqljTdiNC+UbE4T81yQv24uJSTnUFViOvNcE5I+x/YOfhwhPal1GyYeBjA38WPR
ROoWFmRW+5LWKiaULbMQVkL1Nfb62J2fyUouf91ShYWAZdb/Q/KXaN0JPv8oT+MNQVbCb7mKT1c6
TEKi+YSkPM0otijAMMN5S5HpvrkgA7EQMHUn4P0BkAWX9nNiQOHCaMlPitnaC5Y8CMma0gmNqga6
aqo0cIm4pnpooBGGZSQif+6e0wHMu/TFo3WFK3kjWOZPhquHyKcQkA+TRljgzJtIzmZzFeAmN++e
WUigWkE1OBLTxa6T87OinJ592QeSE7OkjlTdy06u2U+ka54i8gIGK5nXaGfKZRK3ttJliUHzofot
r4hnmHKnR8ntoX7vl+GtlB0aocNykqsWjcC1MXifvRHj15ekhoktkEFYbqOybVNXANbOuVZ7gQpI
NqCr8dSQTwFRspz8xG+PDJslJMKAkov5fpyygQHorzg+SheGcpwNMq+n1Ky2+Ah4t+2zGCt+MOD8
+90ECwewFeRW3/f/wufuCK5UYFCmwex2cPz75798vg3jCUXK6WwxTphIokQZzA9CzcjuZmfp5+x5
mVoXRFdwYJXQZph3jyRUD/I1xOdrc0ZdZws1rlzCPIHxEbfunJeWlsJhFh0ieGxmASAFIipjx7/D
jSs02MyOJTlKO/ZCG83MJayD3VPtrqhpnT/QKJj5Cg667qrx4egIYTr2C4GiIUTU15ZjEWrQvSK1
+Zut5gUVE99mRddK2v1ywT2jQbcufW79zBezs+nX1SIsuRYEdhj/fBhx+kfVyIgPNGUyb4ANM6eN
UgFgQ4TUgfHB527sJqu8WvfhhfFPazmFeaMgk0+3boZyHxdd+jvSKvjoYUYoWfiMiA9uhb5ReRB1
6+h4XePJhx+/+tX8gCxzdqHwSbuimBmIdiBqRXLrUVGZn6GZk+ckSZSDZCUd/i34Oy8+2Bpy29gI
vXjTSyvKiapy3vS6Pkn7HFZOeqOzFQXeZcKorWE7HixwWmcwhhONNuBaxxccXrlHj501pEOdQnLL
XZa6HLkEYPJe2sU9gXWEqmENizD7+gyaxLkcPfvqpOhoOX/pLnVagpzBtbf/x52NiGFmt0uREFUZ
GiJQF6rfe8oMu1vepbyPuc7vCBdeHBv5jg7OKEjOCkrxrhYAP4ua44UWqfElfWfrAzhU4NGzti2W
emJdJHoidzyZuvwzpwjgpTvMAO+J6zG/nbipSF/CVsPpWbIrxSox+/jAvOnkYDGLidl6VSYObjpB
qSauA1dfXQ94KJZysNN6ryZDm+mGXbRmh19PhB+LqJ2LZzWO6Pn/+/3ZExONsGBVYUXI4IZIXRT9
IJzpsH61gKJOrXxxf7Vex8GdJ7Qi3LrPfWdeGwZaFE1p53wpvFYBWF3ml6/U6fLyQcrtPeHXcgHI
xfVWHOGz8QmbIZ1Nx2lcaRFBr2ho/Wcfv0wCg+ooz+1AxdH1SxC5ZmwjOuuGMKgjNg9dWF/eXpXt
sWbDepis2lw6h/Tr8r47Ls014q1ldVso4eE8XSb0mUJpmAlLsBiZqVXPZupPSWYwksfQ6ONi+tRI
Z1SlTELmbwLyw+oEWoYnoxR0+2WNIa+KHPZqv/9UFiJIrTNLcxW8iqHu/wT9C6PAK/BPieDAgTRr
nLDrgMFWOYM08i3H5sLQOjUEPXmPgrht95F1GKqkRJTC+fyB5kPawO6XziCFL+Z9Thm/G/sWnUy+
w8hgsWhSEPiougPAzV3XTVGsDjsnsDLak9E/d7r9d//L1+DskdC4ebBDc6MnnbSED9qwIP9vQzgk
tibOuPSxdXc4rnYybz/EzpSIJSeecLt5P3MRYifzqRAq1vsDF9R3CEw/nsfSbNANqpipkk73ua5w
+rzWM/kwcmdHB/rpKB7KdJUr5tWMq6ZmR4ZbakPOSjouw+HR6LL/pr0bY69vwYOoKjmog0GeJeZh
YmduvXdgc6sU7v+r+BPLuu9yI/TKTUVX5JJhbnacATAhJ8yDpeqlAbIZYoA1oUdBPFQEKbbfX1aW
UzNwuohQp4Oa9pxEF8w4+3fWsavKdyKiQ1aPJcpPL0Jy0iRG0DGAtLI5BgOGHgPcUDrVlErh/dmo
Kk3St7GlsBi4Tx9FOQivoLJr5qx4fmR+G5FJ4FwFedtBnLEK/kSTrMyvO/6FDOF86Hmk+aCdyfji
XjrD2CgCXvjpF6R5buEvYyX+Go30qWZ6FJ2DVi7KXa3YbBjkpfpBmRfB8rncv646RbRD1deOWS6L
0zqrqnz5GwCf/v4fhOclPggb117A9gcn5B/UNrCG0Bfn4SnPZUJn9baBSQw3YpTt8g7hntZLrP6t
ytrnJ43y3212+kws86flZ36nc2Ga8ICSAaevF2ltvC40VEVwxYHSM5/RwNUtAZAyC/kZw6GKbK9A
DVA4swUxPL/EgAlRgrOtXEECEsaBZC133RMQzLTYJ+l2ywRMBCkGMr0H7M/f2gAw0stpOq1pkL0l
X/wNfHHxiM6UEEtsO5hWK2qQD1Sk3liB6VKsTcFIrwwXFS1CcAZgk5CvtJdmvqhKISagcgvtaEyD
u+ugOHNRFuBDyZ8qLPHxzpWzvYSjTiYVX76TMFnar7tOIwFwWAr4fBkjre+YXVKLVGMTbunan3kK
TLUFBbEanZ8Ljtln7ldUIyN210IoZ1DSs3TVEw0m4aL6994i4i4ClOAVpwTazRbvgoyWd43mWbBK
XpiUPRzpsQQtzijemDepxFbCOjZhv1U/UmVW0WXqZ2Enoh7tlZVMLZUiphOzhIS7qxkPvi93XJGq
w2zZu+6/5aNbv1/4SRzhr5zKlsSRwaItlxIQ8494xtsdwrNg8lwh5DIHcHU7TrvHRXgBXUmjJcby
9rHhzrT8JduMD5P3YHJkG9O2lWAcYmWWWQbjbZKFaVyEdUWiARw2smKOrHIuhKJHbBkasNzmGfQ3
n+EPhlrt3TJJFA50F9SXc0lLFX9CrYplp5veYfVwsImztN11XE7MqkH+mUxhLCHLHaTtme07B0Pm
fiDWNC1KeM6hQhM12K/U1vA16PsKEKpGYgd7VDn6knw/RyNgyakAv6FGdHv2LIE26MeLy8K4/SPs
TQvg73VnlTrGeBd3q2QsPnptCA/sjNxIT9Ctn8oD8+Mv5KDQWrSrwqevQEbwy8UkKRlMJ48XwkdM
uXR/HkOaBcnSFbPbRWX0LLQ8LyIX5MgAB7LgER/auok/eYZ2c7D9rqOt+Gz2WNwfEEW1yLTcz7Aq
I3BJhkM5rBEK3QIhcDkMNgWBoqOk6rSGr80K4gDAWNT2ZFumK37l7BKs6VZSXP4A0SkbgKuSLZJM
CVgQIefWA1GXMZzxliB4k5JhlhTmxKr6rhR8gwMeyctM07/OF2TVnxTl1SfJ+86/SWuZ6n06suVy
IE8Uy9vIwkuYf0UYOBRblhBUyYmzuyd69j/bGvsssbAfYQbrfVf0MIqHtZdtV4W4VpQGkweG5vL0
oxBUZ80L8r2stMlWomz/8tZ5MHVG4w1H++cayFRrKn+bFg9bq5nBVTx6hzNLDnjHLPMpj6s9fbdG
268JKFGer8++O/ZuZ2u9bqoGxb1TMwPoSb2MbpxehU6K5uj/KA3xo/XzPBWcUm9NlHxmSdXuRdYl
Cq8fQOAJcNnJCZ7Fd/xW8NAeYa174t0tmkOit5rrxW/MP+wcBptCGcesxqWBMdBX5OcQhQB4wlKs
VMx17nwJ/SyHPU4FonwDBYDto7ZviNR0+vqMZV8tNPqV0rkofW4NW4Y2dFmUYn2id+MxUPpbAhON
eQyUJ+5OobTCuNNRRoSX4iIsjvWQHBFeXrUGwKX6X5TJuF47MaRAf46RfO7MZtFgPwfkLncJkhLr
oSWkcE3ss4jUg6N2V5dxkyx9T/9gtbAPoBsZwQCs9DfdpritImypcTt1fYpBZUtPwuf0fm0VV2E5
uWngwCR88JL3ihd/KT2WKHAE3NeW4XbGZbzjfDrRRZ0XSisdyOu3OVo11JxDdYl9Ac/AK6/lsduh
fvwn2m5hPm8BxujWydqkCo9/2JNI/B1n3/rBS2qSmQ6yD8adX5g9zyW0zw0JMjRNjiPDGmevC+gJ
7BYUut8Cqw/Hut9n/SkRvLIgAq2AdB6IMYm14Z/5xLr3ol5G2QjxIv0Sly1t5YQe7zRV3hdt2MZy
bGYOjpFxAhPhwv9rHl6IylLl/PRk4gbmGijXUhmck5G8rLZ3tU58xfGmhgmj8c2SzgZquSj4kjHr
qhShX3TczBbd3eV7YMcHvmJ53U/dqZP7vcXA6AEkJvYD1Uk4tvy+koYR2Rl34mbzCfWPjpvI60H1
wxezjhitFPePeKlv1anbnloGxSZtEwppkwBoPaOHB9XdgpQiZTMoGObQUMTgTSVookPu/NbAnqaT
BaypH/k0cxmoQzUorTkdVcwWO5GKPd1dbc6Ju0OLG/pHYDDrJZ6E1fK2YNwaFEJlICGRoLwnW0Wg
l+4toGbhB0NGLG6jz9e/+pMReXHhedm0kZjglbgOvc4U69lSqs+n1F1qW5cx3NoLvvoIEBpW9zEp
4eR1tRdPkEi4n0a86ZJRX7ChtGluhvm+mr3WRUq49Bhy22KJYWru8bW1d31SMVDZ9OvO3igPP0DV
Zy199+jk0EYf6lmmrxkrKZ33/0ORqASW142/hbYptkz2Q2akoFzzwZ0ayPPR8PKEf2Zq/nqRXpPN
O28AulrfE08JOvu+Ua5ZkTU4ARWNT/p/8HumgrL3AL8mWbaUw6j9Cxz+EueTKSFZZ2M4nK7QLRx4
iWTqnVjxG02aMqk7oaolbqeonzbGDuzF8NYshYDcGIsJQwt2if56lJ1q20gJqzDHa8mExhM5K3m0
uWIYEij+IaaZ845MwY9GkbS6DHvCNuj5CZ3+NBeYEiWLJvzH7vWZTkTuTnQj2qxgTYkDRNfumf6K
YX3tr0TuYxx7xzT4+yIc3upLMh/Qi4MHON8KSOrzUF5gLBRVHOke3XUcaF1wfiaUz9XQDY+8iZlJ
471XuiruJ6fTaobnRiTxAnXXPA+ECBdfJ/1Gm4jJEJuJy+c5twV52TMtDN5lnUcJLT5SowF49yfP
0hK370hvGTml/hEvwBLor/9fiMf25nw3Tzpm9xnxAHKmgSOiW0kTU29sVQBgZ9gLwLgf44+JXhkG
NzclHxZaIDu96xa4eoi/pD+u1pc5eu487dej6qrkN6CKAgpjj6In4mt/WW4EqKKZCLgSNw6n4XtS
0udPgP6HeyzA7fTWWnY0IdFDpjFqOT9LAR4GwJDmKmRi3byUj//K5Dd8OligjSlABZd5B/cB5rtu
ptc8sDt6m79BXuf+ZOFMNm1NssBaV1CysgX1bdA8Kh9u2Wp6HlfcFVftsoq8P/YEMOa9nFJKvZHa
lBBc5Mb+/S4Sb8LRCxTJart0PNXHBrCKjX/cCviQibH/k68Sy7iPDAqUzzY1uXA194DIFo4peBtJ
FjeMKH/cnFuB1JghxEwfLjMG/UsrDnKC8FVJmP8sYHxuuxN295YfYPGMwZcEXdCe+VdpSwFRM92z
JyGl+dyCAnxBojiY245vIfJWolzvNby6pr/poB6uULHHEYhwaGZOrbvJVCxN//wN3Krgf+dxRXck
X1Om5pRhTbcLMo0GUDokbRL5DY0v5nwMKNlg12H5TIw7evPQpr506DQEzwgImCnW40+nleStD9K7
8L5hRNDtNOXOI1kbWi/iaUPYjlKqaYDuMLtSfUJFf0YfebvILFVR3SFANlQm5VEIZh1G6EaNKLCF
VeAdKgfaj6Ntl3hA7HycT1SYV13F+mpS9+b6aeAUr/4UNAo+ppDnJlGC3rAvhi+kV7xnx01+s8lx
0SwobMhARXsY6bZGz3aPRGswtSaBYi/81LnDpnmfMt7PFFZXHN+brRh0dil2VZg+Xm2f+mEY7dBO
I9wKY0dvB8NlbmZS+4wA8DegAKAthxaQgtapmiqoUDwN9P9hejS/W63E7+0JGinapYD1c+HRZ8L5
4Rleqf3qKvqnw1p07ndimgWcCeyCd7PcNKe2/lRAJyyzFZKbtyd2f6N3Qu057Q3MZ23HQ2qAQapZ
m3Bk1l7jRLWmzwsdep1rTgBGmacdwRw+QjvfNLDPUV8ytIF1zJYhXcOqJQl7X0RE99hdjh2fiJgR
/ZPdKeNNgpo5rBNiL31/5HwbNt3oHf0aomi9Vb9L44J/IoHW/9iM3rjq3xetd1BozvuDdTV6ojgt
tGtL2B60zYKJ+Eig2Snuz5yEPzHCnq85bQMoXJc9SI3+1CkKh/j4OgUkDK0ShV+xPgCrzoypGvgL
PDODMB5lpP+QSKRyHVpzOM9p4/2Uawqd2kW05m8tfxLHKqTVnls5/J8QsVL5xHqly8NUm9KBWmTg
3QSzydQ1D8RHsWf88faemZbckchkP3TJO67iiyuHdItVExLHI9qsHuPsOjxmGO1m3omMmYTklnWe
xxC90BwkChQ7a+rSsCbEaREy7DfVM6H/XotEseg+P+t7aSE5px9P2xIiSb7RB9PFtksjg5gFlMwt
wv9WUblKS28t8+meFPOfTBGwqyrBjpHBC41k6+5TafEqNnnvvgDPvaEIPNFbgN8qC2yF8LOgosVM
IUj4E3v2aWTaBCYD+kbFwOAs+KPelvIGRsok5KSN5G1DMII6/LX+kzCZg/g503c903iN8vFhqDM1
ryg7FUFgMGdFHtK5i6pZNIaIuamSUdZzILzY2Zhe8XiQhepuuCK71CWy8KZohBusqCX57XVyxM/V
EgQw03U7mUMqbIR581/Pl3oRA7EW9MyJitPcIScrSxf1yJvxjpOM5V0TkXpc8XG5WLR2+27ij+3/
bTcn4fO5noO5y1tPkh+1K4O6j0InhBqGOVlwJhXiaz7/Q8DMwJf6YUD1GFdGGnQzkNBo4qkY8bXn
CmxUy2KG0bjNY9tt4XtiE0fdRbimzZyOFZuHHwFdOkfJIasaeSvcroPYXedEwS0Er9SQqdS5rTEI
EiNcKi1tOn0lzbqTfCvDd74b/7i3OvQXLNcMNTHDqoHKLmFYah5+T6w9DJPDDbiTkgd+r3oo79y2
PatwSdwWdPBCwTlWiGTQzQ5QkPB8xZLCoxEyl7BCbQemPv8KKWPIFIZ0oWf3BnxR+53SNs3rP7xo
hUr/GEMyb01GBTytYWQqVt9cSXKJclq8qqnXJ0qC7lteAbPZTCvhooc7whCxbKfIoBcl9sdqE7TB
VmIr8LsQZviW6SfE3/pYfBYsqMJlM7TR9c2KIIDVmdNJR2Ky03VlnXpzSu0TrQWkVJJsKjUnEV49
QeQ8/pIwtIFFZJ1mIFSe80EmkxTstj7dEuQ+nnEfIRhCp/LYGDKBPfKfHntUc60rQgoX8gInzZUu
un7M02vbg+obRzQX57OYrA6ftvIy/1Orcx7H72ncrFFeC35LBLQOckBo9np1i3bfb3WrQdTcisEj
b6BHHG9NW7rsfQjIwsLnEzpyMOBzundqbrLHw9lueixPlJe5PKRWXlgGNfB3BeD34ZGvt5F2gaaQ
BP778LMpwggfbg4qeqml2o+IsEjeUyAyZCsVpDRzV6i2+IdgVP61nstY0X0HbqgJOJTRCGfRA2is
XVT/TdwKW5oydXKq7mCQOaU/agThD5yIIf+5xE2mebz81mLohbvSDGbS/zVBDjjl5IOYHK4Y4ZJd
ZZeS2XHq+Jzp8hvVfZS+iOXjTsOiLo1/Uu9J9VviRCXsCnEyAO9qFDXoXqLtHTsHLRFNONx8M7D9
fL1PYdIaDBQzqjNDl427o7EJu7QMWbo3cbq2ozmWkNNsQJJ4/5/61Nil7xPteHR2lGGMIk8mXnvM
pgtsfHvL2Ll1Vxb6U/Elpuk8rjnU5fGQbCiiVACD/VJJLSNVK5SHILB4EXwoFDAbmJpe8yVuSEZQ
0i/T/433FgZzJ5UHX+6LjqQsJOVln3nEq1ifOZJTxbpy6lBNED1LGak/2PXMkvFUnc+OQmNGuRBO
vz4wkJirU8thnUEBbuge4nqQuBrct4a/cOlPRq05e67G02Zy70l3JnN02dgAHeoo7pqq/37yU1U/
Gbl+IZHnEhFfmc1UiIdOhZlQnPkjER2vMMH/zLxcHrIZNgnW+rBsV/hA146YkhUvqWHRckmUPJ9u
egdNuh/SrgJfGpiZfxkjmDrqtI+CfstrX8+HjhoxKUyZ7bHtuo2FRcvxQy4X0uynraItXude6QnJ
hEFnj37DrToStxw/SHPcQG0fkhO4gWuVL2dXlo3nq471UbUXPVV5dVvF1isfphGsLviELZ8minX5
J0xPmAdCy12XdqVsRS1uDlqvUM8HJCMzh5esmJFQrPW8trsGvW5ijDOq9Mj8QGTu5RF0yI2LoZXd
ljkfr93X5g+11QupkbE5S/d2eaWi4X35Hl2KiSlZrEed+P/NigOAov6C0rpYJni6TfG3FldemfBE
4e9chh8+4fRi5OLfse6vakj2mnVENU2MSydONBRujzpOeNC+4eWutMxoHf9jE++NwZjn3SRk6gv+
uqSb6suT94nLV8EUz8dfh8TdyMiVBTU837uadZPDQNG0DV6rlryPkT1/7sR6YgQXujnF2MfR8kle
zTHIdNCQvPYS0KDk0moxklosuNfQSnBaO/jqul9z0+X62tXr2/+/ofU2VR2zpON1equ+n2At1wGw
PxzPvdf26W6gg6J4SEh4gRwP5macXYllkbOuW+DdBK6hO7i21zEF/53WUfWfkM+xBYOlOLzaY5EK
rochqL2pywgryuvV5iNed8TuAayvakVlsOeEFoHLyECKBfcPPwTolLoPbXqTfiILCNJQUbw5ipMv
pF9NyesxeR8h+ulf0AhIWcWW4jD1xm09U2ojFEDowludq6VUF5JwNvQy3w+ySNVBKyI0/4+0MR9s
mVIwuFHgbG+QP4CWbcF6BC0ZLdzWZoDl/Tn7G9wVU9rMuR3YzO5O8xWP/eu7PcmohOyHEOJ+Ve5x
9DRdenX5WTG6CjNyXaETqS7aBdZ7i0jTV96AL20GN1o/JiAPVc4LEXGneIK1l7a2vaPN5dkv7zK7
j6ZIqq2W/COrjJf0FrKPlh/2t8i8tz3yd7UMOtZ9HeMDGze7u7KK2jDgynbdiAmx9qGvKMhd8RHD
B2uL8l1ysupH4Q9NEFnr91qrnWKnCmhypRKt7sKkX9woAHS5Ks6w7wVxoeqt2PZvbJXEGhD2DYs2
z1s6K6P0vQwv75gHeOwlryp1/ThgE9/+MzjFJiow7oCEzoXQxC5DM4AL8aWjzP1P93Tawxh1H6CG
EUoWHJGIem3FB9KswM4x0BI6CJGcQEoIz9jXWoqrdn3eWqPWtoNPakashe6zm/vUgEi8RDtGzxml
q/UO/sQn+dWS3Rc3n7G3RL9SRVjwiYAzbVAmd5Xn5QLtsq3ayu7qmLuq5Deg2H1cOrnuHYoEeoXl
g9qgEifbkxRaDJJTOk9L/bi3SIt3BChc74meso4KxnhtAWPHTT60BGPSUCDrZg8y2fyK2qrqQCxV
E/lm5Y3jKRhmHEy/q9gf0p14ihh+WT9+eGUyq+ZwN/yRH1RE+hYGrxpaewVpy/IyGhyKbIeidoJg
NoqzASTqU8mAkyqGwLh3ubUWJ7XwEI1jkVqh9bcMZlf7inKMY1N5u2+cYFjJ9OxP1YtQbCSjjclP
kwI5tMufP9xZMqnqn/x+BahQOqqnG713fDFpalcl0bXTDB14KXQeNyCzeHwOEFbvbBb8Xm5rHhbo
u/eE0+i9ov2VLBiM54CN7a+rHhbikfkIrfvfqyMtU2ZQ7mQ6WP95S2o1B+//pMBh2UfIPokVdp6h
bmSd/z/eKzuJxbibqTPNHbI6ZY2+rxQRR2ArYa6At+oSVGWfjkY5umzK74PdOSScmcBEyRgv9x69
iJ9uTyfM1y2liTnANe7Q9IZsGY5Xe2UgctMI2aR3SVmbXDDasdJvPgzMldUyJG1f3sGBpgwfUDeb
6xlVxpnTQqPR0HoA/iNYVRI1HzkKNlXqAUK2DVvoLorbPWN6hLZIMlNKoAv8pOzhlX8xajRnGEO2
PMYAF3FceBKFqipLc8K6Dz33pGsdGJVtFOzN3ppMItfB32Bg6ex+l6gd466vjRFdEmggo37MyYcR
uJQK4ki6yH+e22NHaAV/zLGOYpIWObyLjeI7qd1UryeFVWxiklZvu2jhuuZ6Rs3aCRXOFwBpzqLd
DeIHHJrK4ZWhYHldEzJ3KjKJ2zqtat55VwCrUsJB0NDabvFDo/wGIpuZP7barG5n2eLiXzjOkPNi
R9RNZ3hmd36JX1jsNT/1ZlqzWEvRccnd9M8qPkn9UL8tdkfCORLH4xOLxVQ//dr1bCwI28uO+Ia9
OB8jBj6zzcDTW432rmhQ/UvX/jrsUXI0EiMEq4usVVivtThkogWSz9jQRyxLP+U3vz5KdCMBJEr9
9W+gSXoJIidZPVRzPokY3dNk6k7T+XtYRLhBNNhQoX2tSBsUK6mRdVpnEkt8qlJJ5QYurhf//hKz
5TjmdI+2Ybvwa9PrU9ZKVz7/Sr/XDaYzFViuNQpy7jiRHrc0z6J5vWqz0OAUh5KeP5NTnkv14km7
Ki5sD1U+Wfh0ZNpn28HARjpy1JQ/69xutnx8tMsVEjFjOvIavKdS/1urWkLP9DDQgX4Q17PK3HBj
IIq40u04NVLqVEhmeyLziMfTMkvRoD+Z+qaTQIc+C6GO4CtcGXhsZgFO29LDjZdlFG+HktsQOZU1
ltVsagErDQ2zY1ky1XmR3mECw+B8NQcnqmMBTwNjk6yyJxFHhbGZxEAw7AC40ZVgM0Ty4kPnta1p
A32NskSge1kvp1UIja2zCIYCc8AlU738xbQ+5nArDUDgwJVAPkcnRhjvOQyEnHJaGNVfQohil1j2
Qc0TLLjKkdqE4s0xWhjsNzmuO4dKFW0hqMPRVS/SFk9nmZM8gFbNfEfORHspC/o/RhxunQFNOSw4
1wTfM/+E4QDMQLac2UqOsEScR3MiI9RNe57xdGUIMiC1fZC4YSuKaY2wiAlpWLr4nQxB3URxb9Ko
JzbE8ceBjr1qfbjKs/qzT3BXZwOjOa2xJlSNDh1QmZDhOT7OM8rMEopQjdP52d3x+hiItunPBmUf
xhfW6BoYCXbL9/NojBvN15wiLmYiFgROKldWRVan/w04iukSTeigT7QNYuMy8gq7MS6BHCSbI/5v
40hj99C+4tF6rEwxUQ5s/WJLteuX/qr+KeJZY1FrSouZxEZU6yJ55hfbilR7qSPVqytRgfYLtXBh
ojiLzEod1UW0hnImlcOjxltAnBcXlRg30Or7fchyx4dKlL+R8OQfwWNE2IJ5wzjK6d/wVn2N+THo
mI35lGyMiFVwVpz+5b2k1nLHaK0YRghaRYi5ateUHS4lGi3IGeGx7QcC4sMCv5z9zVsPVr0J7tvT
kRuiwhP6/ZP6k9vuP2UYt2p86Y5yDakbzqMnSH4Sl+BOf6PYYZ/0lOn0D1tKU3bjJ5TXS7M0K0c6
4zQyYFO2fxnAnkpGhRTBqtv3tgPW19F6UTZl8gT/3f1mHB8qtH7wGJD16sQRQ0xpDzIRtxRWRyZk
joh1lUr4KYY1IdYglqTA3elCcOE7OnGavJ4fqJ59CiNXKSkM0ITPOKmj/Bew/PRAnYglNzgTw98V
NeOjtfQ+Ub1vYcUvcdO4LSm9pgKqt9OvkXE2LbjUoMiVmLgNSXkkzyQmZQdEywszAlXlHNw8x9WD
UtRhzqxxj9wp/tH3liNkSIJs2AlsCCVuxNnB2vQyrLuxNpaVyyPWUN7yZCNSk6QvD2CfHPsl6oYK
sb4AZyvOtjEv4JH1DZz+f2/23Vr9g2JhbB5n2+96AxE7ppAjxs2JtHHO6VNRZmFQBPTsiuzzZTNK
mb3GXzuDV8x4kdouae8PLdpt8A9KFMDnxUMxSCaVgBs2dHaehvIbVPxpvpdQ8qW3HhM2FWDwgMrK
pAHkSL83ts8AAbdmS+7v2Tt29lv9s20hbj4q5ONUyOJvcfEHHAPd5QRqQMz2C/3nQoMfCICfk0W+
Ky1sAIsj3A3bFMp4Mu3aqI/2bm3QjQCQBto/dZFhhWOqm55b1To/nkvj5eE+YdR6TZN7uBWSyMbX
ex3JP0yGGlRviFSo/ipa760D+m2wI/dpEis8bhCKD5J4FfsfOzEVX0TKn5bKA1kmcQyqmI21+pbO
q2DrN7qQLWt4fIJOFzfFL2dJio/egid0LLGesKtaStHgkYYI4k5qTOpP5aNW8cUEsgwIfyZSkav6
jZPLs/d0nachWGstVkK07mNoLLcd3dVlqCTIlh7iFBXeRTx0hoOo30gaf5dwDK9o5lp7UFawU73B
ykwnjfGu+HwdK7efujxO6m/xUxAfeHSrMbsbjB32hSLA5u+nlkpJsRRll4YGpxpYIz93XQKAHuJY
b2R7B1tQ3QsyE0Mg3OR84q/2m2uBQY/EijNVgFpnQnPvn3VfKBD9l2kIoHozj/GDa1tZ2gSLXMQ3
Ngs3CTk2ejU7vOIaCceYzoH5iUE4PYSzc3XHQocKeJ3Vp02rNFGHQA6fQplfSC83vEdMAvHBI5QD
MMXQt3Gjv/NAQDLrEgrbAxsMjeXrpZypW1PJrcBL5kqdKa0q/iShj7HdMj4cEoaHxD0MdCs3ZWkh
oAEK9m4rZV3HJs5DrecgAujWdtvEyC1Tm1CsV1Mid5hU1K/N77TG9nmKjblFuX5KJgO1w7RT7/a9
QG8xAKKZwv9S/apoN9rEufE1s4O4WMV2EkwCmaJCPyJ+7YcO3AhSMvgAM6fosg2FP3ACivNzLpbG
B+onG9BKzO1j5BaS2Oa1Mka+SUURJ/DvaoogaP+YfywTl+tyJ3SWKHkazUN4+D1Nz1TBqcnnyIT+
CdgQT3W/bk7oHaB8tqgxLH3us6jsiHJt0NasTEfF8LkD5aOgin4lWWch2ugd+SaHUCP9DrNgKUo8
rr4I8tBWY/CMP4YCR5MtunmWiFQt7tNOiLqZgtACP8qA2SXeohdBOhzdgRGMCGvt02AQLPEtGBnU
M8mpMPtPkWuBsbcJUY69hux0eMFsPG7jaWdj2h3c14rINOhlG39N8A5BNX4ZIfCvALJC5QcBOeDM
5KUaFUtQREfyI9Y/A0pV4TMlhh+9paZH2K2gsgHMO+7JfonejhQDVLXHvZwF9Mz8YLCIKcwgqunZ
CKjLbiHHWCFQ3ZIOFy2yltAm+5xRoLMVwl6taAvirENdwx/oe1DvU30XYtwwg6hJVzqBp7s6PBi3
td0rP21LW7WWKklhDieLBT1Zbpx6WBMm/gOdFsHOGTgkNTc/6ya6lRw0y3rqM767O6pHU0EGfvLa
haF/AULrshTLaSFMU9nLtWKJyCLkKPYziIzeYHdccmVZ1tO9HgbSANzF3EGhgaSsYUgyUv50nUoi
//YgJF4gpXJM3zUUKbRpGlR099IGPvPlKfXXXnEh96Yh/fXQ9+6rRRM/5plBMn+gDBrailkfSa6I
0NiUwhGaB83KHMVGYAw5YuBiJSQYgf6dopcA5uW8TBVUDBTv15QxB99Bocihxk60G+5jO69hUgXp
TygzAA/Ar3pujRVef08pbIT9zkc5rgjUv0tq0XkkDGv37vSNyrHurTyLWRass/qTA++ex1VYeMAC
l4AERE/a3DRGWnLhl3oetEaQqbz+90ni0xh4Y+AIoJmDa+4N4w/S4iyHMqH4fsaQZWVmSggGZmve
dZGBGnji5vugp/ElCToEsGps4iJnMcQrPvVDWFVYY4fEzrGu2QJAkEKffxd16hMsWJx44dGvR1LE
84x2/zV5OegsimhMck/IyOMoz3xegiDRKGjHAjVNWYDI7nz1O8zC2RwFrzo9kZWk6I5GqzSlJcMv
RKXh5nR6numF/ewrL5jEDCsR4pLuitCG4keuzzw7xjVHVM+kkGt2XEzMnyQymH1yfAeQ9fB69ydv
bsRWrKuj865+HI1y0jsCgp7jjzHzGedPIapsXNLr4ITIPAuFQHxG/9fvrA7yVEhUzKTBAblc9YUi
QonFj8RcAmAm5YNO7/+HWfrtbwKk9FBlaZlj6PPbn9s/DNdTFQ3qTWw8RuNGodFxcQt/kgYox7eZ
77vZvYBKsIOR7q+kITgneNrTvSGhsl1AqbiSLMDzChyVVKDaEK7+QZ+TVtuMyK3FDzIPLcGSro61
HT8ywPWYd6P1sIFlaBaXghf7rQ8an5wNfGtk1RTf+OCHd0S+LkAJKSmnfuKJBjhc+/QwB4auf10t
6AcuvZ4rMA6t55xw3QHZDeSP8ZzrzwrEXZRSHoKe+RyeW6u2L+jUuemxtX/oaYFtHMadBpXC7Q1Z
UgKTSO7koRDpuVyfcP4iXOu2L93cYScR/GV2i4IoKzdNagkJm0ghQPlxKzPMZdbTr95JRJ1D6q0R
ue5qwGYiwK6HbU8UskQVWnnH/ibPy5oX4IeMvnpjUoIAw/36VAD2AeO1cRdgs2NiEUMiGnnrg5A9
V80eDAaC7exKTD+rwvoJsgKt3Bk4XRRISKMhmmymrBNWEUpmMHAR1Ei15NAQMcDH+csXiE41+OfQ
AXnJoh8L67ITPRdpAWcBu6VnuuQYPHC2ElNyYKLYCkILdaKl7aSEmD3rzzkH6YrvCq/zxhV6au7w
orri0VI9zMtZG5YFpAWn3fj9KPEofPfsfHT/eDJFDVNuMdlXrbwzy/dKEUK3WmHqCpyVauGkPmTz
xo8gAW4TLuOmCtlNMHo1NCRdklJtZxxsglTvS2weWr/I9NIqmJAI29L1ekG2cF9mA6owfoeVvUkb
+zbd3byUqugWdquw0vfaabFSBcmZjiJsb0BIQeHi5dLJ6nTDLRP5ef17EXuta3f/YvtCKZxo1Qct
vneGm8hvtjHO+u7O1T7Dh7SDJnBeRPvHuAk1JFBq5puQci0uH4ndG2vcLRrOOX8lKD6yL8jaKTbr
ewWUX+CaQdy7UPNcLAUiT7uiIqiO2VYVp8KcX2Jtxsjig5DEwl+lxrWj1mX3pAmcAo8bbB+0n3wT
tAyevW2n1sWfC49N2w0MOU2AbqXzZvQIEQP541C8v6UQjJ7XRahIpdmVrsm5DSx/PMswTXtfmZYh
j9kCN9NOnb17k0srV/Dqdlsp2e4TJIcIS1zNw666V5Wtjzkao7I6XNp72r9ahyXfyIUgS8dhYpLD
6CNMKQbkvqaxuKNAeVdS12vvMLCMklC3Ho5B3hqLi9AdENHB38Np12nY085UyOWAyRsLYp9m+NB5
xgUgpttnUD5W64e9CDdN4xJ6AqJw1I4dq1Q7KR2GFs4UFmJxMxWUMG13nFbzryc0eaLUzgjkLMi3
SFarvnUz+qSP4ZvE7FKogLT1mdB9OgVhEuxELj9sjaPylTqMuZzzjLGIBbBh6eiQ3hjwrDaZ/eXE
+AnrBs8MMDKytKqnA+K3sOOgn5ip/2zII8ooFjs9eAj2iIhvJkVv/c400YZ8ae7RWmCZV56Y6oq+
iyXAF/5YANwSuwb6PTdHW6SRR550dL0ujyAntPECxtg7Qc2krOwYJ86+DPdAphmhfVOROPA0jEm3
ifk2RZHH+qZMQCmAj45sywPSd42V5erTt7GMNN+XivGEmGeaGH7QQelJ0adXVLWiKWM3PJ2vdRHf
MLh/cS4ZjK/GBd/Wrc+Pzgyu8XeQmGgupVUwiFVU5BU6EknP9mtmHpG/7wj9CRjTolNOqS/KES58
2+RJijtefrxlfU+DeQkUr279CIeh2BqTRlZSbYn/3PZmca+lrcNLw8c9gVwYbjW3qGjljxNGDrUy
wbbp6GFYjHHqzJsGPKf5+2x3gbLvzmZbJCfNzw4P6mwSeHBjMNR4dXefjNfFncdNJgw4K7ruMOf2
IW/FGpvmDOCaRLVE4Yf2yqt5GUFJxebPU0DWI7exq4fXx4xlB185yVdUnNvcF+Sg4yt+jJv7h9MY
vscCP6sAr8yX2WYLwOQTJvW9+fPTQnfqrIDjECXpw61M4Wdfqn+R+CSjoazeQfOAC9n0T0iTxqsj
uAAYEo/vxvGom8VXYZWxcb/jTTpM2Kz72mpnQYsWnb4mtXRg2SGUZFmEvDuVNWIZzKNlBj9MUgZS
hdD0HKFQ6GBPJ7F+Ii9n5hEumxJAEqPoPFOLmR9FoaryeYSPnEsmpjKRU0YJTsfM5wIunzn+FSon
4jQLK1VR6DEehr71VGXHtcXxIQthUaR0eSEuuAz54H94YMcYdmh2tomigO588bM5QUsfnmAYMsWW
vsUEO9FtrCUwCANRc4Ge3H/UgH6AG0y2GkN9SJFBldiBPTMisSA07Ch9ar+KvoxArP4vd44z2xAv
Io+KBdpIZBkkQkNFygMk9jwCCy5Maamwy/TGrtaZK7qZ2jSddk3ZtCn/MNO/yiasnNsFWqtmlchi
4PObZa+Ww0EkZLHmH5OZuY73pORMRxNBGp7fama8dv5Xnob56o8v/yF9K3YZGsCs2WQh5ZmcN9sz
X1d7ODiPhywX1mzqMQ3GrgLwoXCBLhDUskFYpxUbENe1zyO+gpz/mD/4KZ5z95e3N+30hIV5vxv8
hyLlIEXw5Yb2RZThLolbL9i6NstzLf1/xPKJGf7D5gVMOh3bo1PGgqa6TxUZCsRElznaFme4w4Xm
yD/I9l1/6XX8CrHqFS3Gu7UV3mkHCXP/o/8un3fvtbCgM/TzKscoXgNiG4ckFtQxtZ2Dxlg/54nx
7QjEZ6oza7rRfMtrDFinFkTbCBmgmM/oGwNYY1Klf9MP9I0JbzwlxhpA/woLACCdob/3aTzp4pmG
YIpos0rrjv/iEjzAhzIHKuGAdVlHVVJhx85h+7c1b3+h4IP8Zkc2xXKDTcUrsudjPv5QRLzxmJ01
EAYuqMtEHEfmBBORiGDRZ+RMjfKG0Ls2fQRnq/tz6xRVUiJuKmJv6pX+8auoC4sPKKUKUzS71cvr
VeVTmW8NQGWNEI81mf4GRmcW5OVb5QD4HKl1YML4lAKZ2svB4EcOTCoDs8hzBGAx/ucTwGaxyQty
gBfmITYHNK+i4p4c5DqCMjdSi8X6CXByxPLBtRAcX0nPlGGA/il588QeghHBV5vYWjoPMZc8wKab
SzfmPQ4Gn2g2UylgEAbF1RwXP1Wek5AUpE5RAxLpo/Cw8+MVsaeyQOHLlZeSuQ3XHcGVqgjxpQyP
j+XUFynLGaqTcboE0wcWmfyEW3NB280Z6u0PXxr2qXJf9cMYcnWTgk5Kf5AdTyJPsr5PzuC5AURH
xeolmhNnP9YFsggMKAFL+00g7PkYsK3VxnCX5pWkCgNVBxwdhxokIOfsKkXi6DCb9GWIOO+Qssvw
EH6YjepXycT3pBRPAtWKsqOftaN+YOdi5CBnx4hE/TvRUZOjExzqB9V1lF3eVA8Wt7jVWPbkkoWA
hisedNbP5jsxzJOvcaeYLbnfTRxTKU7ggkVAGECm6M0QUyGkEkaKglxxLdhBZ/HfeckFyXwKuJOd
ZUWaEQqJdKQSN4OiYWdApfTslHnqHTbQgagMIBm7ad+3szcuXwOzUNTASNv08SI+zk/jeuLJqO4c
qhMMSUU/8eFY+J9Mp+arnN4GjyPnIClBQpBJoQxwWwSMk5ccDuzhQdXtWX5riUEBtgihY/ZKeurQ
vSkQhH2fftwO/X1jotJbDpGtFQMD1y0Hni0lRwTN0gKIcoS8duKwa8y+n2geuJod4xwhnm0ZFPjx
gKU8LW0HGUc2t6ttfbJwc81ChhS2ZPu9i/as4jT2lfuf+NrSLndBwZx0XeJSFSb07Zn9tmMs3Imf
K0VQ2fDFyeC+sNay3MGgIewkOsAp9+543KliynS1l9F5giCRxm9N5pRPi5VkMeV6e96I/H9hmGCS
kUGXVG4z3rPZyW/OO7wbsqEr1+F+P8yvtKroVfW+5K9aI1qWes2G+zbkIBxlndNM/Y+bY9yt3wzR
avUynw/JiocQ/hcCVMOVjeYC3xqvk/GyH/llEimXMHKYVb/j92aMU8vLr6tr36bUUz/cH67Asf9s
g7yqmTjer+08ro9EDJeJGR8wb9g5on1W4KVxb07mhUjzULyOaHi0uu5STNp0HRALGBAaLQRXkmWi
WWFUk0kYxUUv657qmFY95DffDC1hLuCfG30reilMhXjcj140GgXRvGZRoFUQzjiNxy6Zo7DS1YRt
HPnF3Xb8jZEqb/IRRzBQ2CoxzK3eJ8dnoptPZ7KUAe0XelRXzXCIkrUNfiXnAPjOQzW/JmwAFb44
cZenBv1YKT99tDFcRkdgxZWSKcUXIC8cqU3j6ugDRaOPCKqtKbAcYFt13A3GcNQip21/witOPG1v
RGyLrD1e8Sg57MuFwXKm1UtUgv0gpmrS39q/mnulqcbNyJKzR672ums7pnqSAIPCzqwmlPkz+YrA
R9xZ0oxRK9Xm5hzvjhogvTJiXpkG3ZgPvQHqGLqFpH06MVsunALxTcsYTOT4SRN7H5UCMoeDMna0
8RNL1Bi8l1o8uFC2XCwELtoDgmgb+ZF3ro75abW4A6Ew7gZ/dDW+p1kUdL2uely/fAfja3oIjaTr
jCqdcfMsUkAfD2IhOFULBwXUdmS84vseLvkbvKMYHajE141Qun0ygA10lUsBKC97f/l+kNsM82ss
Kzp+z9dDcobN2AEJFj52bjQIfWyoEW15B0xl2GimWa8BNalohGNiVOh6BejPjG6dyeXKVJ0ZX62O
vjFtsYvpi8SYYq/KMEEqwfiCfJF6/nv5prcODKx6sQtbaSbOWSt6p/QF7As6fqeFx3ycSpaEEZvt
7e8pYlr2BFCAm+S/+rbG8nOD34DHfM9+Te8ajgAyMnhKlNsQqSWcQTVkJRI2RSfoPHQSRQVMZ/uz
gAEjnXdFYjPHCTBGUWLWfMYjNfy3e76duLiiQ/74995O0gzXC72m8wUZmu9ou/IaKCzyeF35nkMK
aJe+dy1kZFBgYn99psqHp0t/YlB2AV1itgFVDyQ+qyWKH9Pdq4JISMG1+ZewZMZUh8w6NTfGDtK1
ihOs0bR0V6yy4naaLpBaBCGxggH24W5CEn7J4Ce0qhP3iZOTD/mu1ZxxECza4yeZzVq4WkJYOYQ6
0GIUz3btGPPv8Da7GOW6qb/YxDpqUT8b4BcBzqos1z8iYTbOh/o0fH/ogIJD3tfMa1xYgY2oqF7s
BUNeZgWzZn3LuLK6xxlDEKDsl+LdI46ojb8eXP5Qsi+CNr24q4XIh5pjs9QyI9BCF+OMclZw3OlB
MyaYJH0b+406Qx1T3vzwWfGawCA2yMi3EVQBaJbBxGZRZdsyoLgqzg2iI5wWdujctml2rCL/WB50
o0UzAw7n4kVLRSamsnt00knQN/2llO0/feZjv2ImCraoj9LH1+NTKBM9CeZhe4GE5vdxxu1ED/Sj
Zw0Hgk39ymEqtCtRU6a5xnR251pQVvEWYNtRFdrFLuaHTy7bUSu0eo27mHU2w4pSYCNyjxXPYiT0
hSNUFbURr6iKPkta1GCIAYxT9ATMrTo4oKfpHJVjC7Mo0KxC6tCHGn6g+hkEsQMVCCjAxus6ZX4i
yqoqFcOfV8XbfKhCFR6yf+EvKXf2bOOTqiFbqom81sOUfibx61Y+12tQKVbYIyP2lKBfg8vZUlNi
eSTHts05kPL813tmBflED0gVAdg4rNOnK0/KLPBAinQOXAXWJIaOC89wioW9nAGXQ/GQlv8YCzY7
tRJkQ1nm872JJV0JNM2YyfHq3STdA/nOYY3+0HUPsstkjhIQBz/W30UEIJyBjjY+yBHHAEfM8JZt
ZTSMAGFnB+LjBF0JvkI6CKorsSBipOIHc3Nl7zg9Izv8RCLXVZyJWt3Dl2W+4h6S58sJhSxKpqzx
hvSgjo0g7baBjgCLEE5exeIOHsFq/HN6FnrLvUmweIiS3kEOynSfQiLk7fyxZLyqbjRpk3KJqvBI
iCwFOT5zrTd6deF70rnq1bdKexFCVN/qPBS9iMuwuEfd1C2EoQS4TGcwz0rgs2YPwl8w8LVRwU/0
rZCqJ4w0qpkX1L0HszpRWhkDQ91gyRsE8VD7nDt5BcrwD4oOPbo/O5LE62gZdwi8iMRddnb4tOZ9
Shir+rE0nLfaf7qJdBadQhPh6HJRHX1CxBzQvusRHfu9zbAIBqksOJI/SV6xz5u47ZH+XHjCx2o/
pzbvbwlhT+skud+CYqXYoeB/rgtpUxl3ugmsUC6IuP8e/5f2NcXo17g71yoik//Wi4r1UI2Nha5X
HjzHMzIIAp5KJsBEFjQQCAcf91VdFT7wU7Xi1dsuT9IEsuqUiWFDwLUEkH/kuYgmYVHTnOA+GkcT
R+MoFSfn4aDPpnhkg3SUkmsPQOikzPJgKbthLG8qcvEBFaWeYS6VeuQkMCWZDilLgnzCBTE+DFBN
O+f0UODe9ygMRMjcZLSs3cUCcyZc3h0ckdUCDY/OezBEw+gdGyaS8NHenLG71pohO/HOTwvwfJJQ
dHp4coNKRBt6Inx21BVN2ACTGqu1SR657iGm7ykx7WJzzDlfeMUjJMJNLQj0gt8rV3w7nTRSgmR2
z3uyPvVq3SDf9zoLb/u97903IWe0y4+aIq9rLyfZSuV79l85G8Dil+WKTxyQrOT36nS0moUJwM0/
MBOn4bQaCZ7pBpILN7oYFTGsLfCOePq+4qJ72Jbz/WN1Ut1tCf9DQNunfa2Fz2wHK8PFh4AAXtKt
4EMtNm+/M8wQCiCebDT2wkTwH2B1rlJtOYjTXUPED+cJAjpx7UTJZA8pmKaiRByIbzhK5+Lw3XGS
8wu1qfEf+RvCryvBkFUBBHhgACyDcVNViF6vBFaxdBhZ2R9il7cZuO9LSpf77ATlQ6s02kLGK6fr
d0wPer2CDE0pXVJ6j2bY0NDREF9GpDkASKJTAM50m/SSMUaK3C4qa+kU5z3SMxLL/oNPUPDVfqr2
XihSeaXkbt5gIyVhirYy8SAvIkbD9gvUGF1WifpchS2SP6x5zNJ/INX8Okn0MzucwaOI6XGQQKi3
Np7oxBrXGZxJDuWNttG0qIxOE16pOUzWdUliv/8yjapfJd5xWQG3e4DdtywyqTWd/Prf06h8f6To
mkCn4Zt/DwAQD1nfBw9CNJQlxX+3x4L/krGp0aYt/W4oU7MINI10SP8+ymZG5nhEvZcJx/5+dIkj
9Xeeu1vQkJFf00snAmdem97LFvf25UQ+O7ZZjmQnFiLP755AePEy5knQCqX8UPtw5EU29Brx0JtW
pxalfT02gyXeL0UEYhOFDlmIcslDysZS1L7kj7kCl8VR8Pdpv6+QP9Pgn44rvG94lcWB9MZTtxHO
kcwJXLjTFvz0Py34ogd29nL4BTbMpMTDbOZhnEGLyYAYEN4DPYlmpWe6ORo+QCNewD1zPweHM71i
JCtD1y86mMtB96qTpjE3pm8lp0wzs0fiPgGvEFjOiZNzvIuJcxt76uLGmcf8OGKGmE1uhUdw8INS
ZG8NEQnwmIvXUfoibnyG0T6F6+O2Wdvxy0rbZ0kZw+hwjXnyN94gpHjW68EMhryteX80TzixRjzG
RTOyJQ6HqzXtSpyLZW8knuEOu9QViyajHWzoiDACk6LSgWkODFgMDnMhlCxsX4/umakERB40J1EJ
fXqnVe/ZboGo87F7lwL+hBgT4EKJQFEhS4gs7SpLYHHj3PaS08golJVIHQOGOddzVCWkdeE+TlYO
VBs9fR+GXcBuUBp0uqDxxO4iKDzdQfMu1AdSHoKvI+m+SweCB4PJRbAtwvwfwPgEMfaE18fd+Gnl
YQtD56EAdYfmlXhBPzQwBsYSjxNUIUWH6ZijoICLrR1uE74TkJ2sdXr+FIUZ3dl7B0i03JL5Ip4z
lH2mseia+oQVif8jPoVB1hm3aBjRYGg/2YXVkoX6+P/VLx7CIvCNAN5txJwKhCHK/TAaInAD3z64
JZtq18BMDLQGyDW+a9RPOKCe1yM2P03phTk0Qvc5e3/4mmOFZnAu4HLUuSNFIoqNOy79n5eAN2Vo
emrn2YTaRu+vzeakwbPDSQ/Ze+x/FvFe+6XjUQsX/0ZorsW9L8zakCKJBQ8qCjV9xxt4eSAF9tQD
bx/IYz7WwIKjpYCxZdURyl7x+kc3S0/ifkHmYPte5EOd7inI85PxunDb2QfixvKLBeDF2VQ18Z7L
Kk2ms8iSxv+W6TfwbYLz7agA4h6wEB9kiYa/LCWtg7rElGARtWukDFtBdmzOnmSpOgwk56acmELt
7+ABGVZAOjNMX4ewo1aQY0QqwHtsxzVUbwWFedFapqoUDnqC7JtFdrVr/Si8csQdJnB+/DOQ1Q3l
hCAe2HDcVwtSpP1y05SQ6Bp/NacQvv5Xvw05KTf9208N/5YZkvsKkD6HYGfadcbFOzQ2jlGeWIRU
bElSrXbfHznfLwulW4xw7+uWlPkSBqwxOfCHXC8boMGoWMxjJgB1wLIG8hQdFiDyShW8EIrbOtFA
u9Gt13YgedDxfqwYwWl+1P+nzVSM6AGZAZD2YjfjchhTXPyj6k3hsbQshE/QE+f1CV504DCAegmz
S94yBg29DllrCbi+OksVXp6neBhuKIz0l7XwE2UgPK6AQCcR/gENQYsaXE5Osus3cLlhgf/mItML
JzoIYQpdWk2WnYfXHv1lXV+MO7bg1p/4XirIWpIgjZALBMUl9QqfX+42/Jm4wERQfWh+Yjbzah4s
/jZabgbmkRND7mUHvkAC6P2BkzZbrHqJLjHq/r4HtJ20Djz/61+QSCJS05qyc4HGi4J6/uCO4eV7
Tmq7ITKbnN5WdE0rj3D9imryTF+DaASD4npr7BbdB/urVggBhfYWKbMqlTyxx3ydRCiAHENBW94G
9nlpLVHfXR1G8mbCg9Y42pqLgRlgt3umeiXRA4fijOunAGC1J1MCSnf1G8yTtON2Wk0RpCfyxXtn
zwRg8sCfR2Tw1uYcN4ZQ8u9Pxj7+JaeQ4cGpkqlygTD310unV4/dPYk5os2mC4+bsTq/Z9nS4aCv
m/W5TcL1R/6Y/tDIEdFWFykQ+8RIilxF/AFG/ts8s86OLHv/PjU3sIJSxveJwhP48yYYGRLk/ymL
VSMgDGLz2ouGOuECBaYXhxEzEy82AWlTRYxLXWjNoKviMxk1ICW3EApqXp30zgLQilAazqdbdtFj
oRFoW7nic5FkcqP36gUYpo4JEo56lhdQzkjiny3szgsULr2OZ4IBjMgn15tDDGFqE6cPf4YlymBX
+RfX/k+3Ta0EU49/UYLVbhxnq8u1Sv0fTzGpCvxNd+ovVmAnBZGkikosDdWwRY8yMINWTMcTokzp
EcovuynnmND4H3HJYbQgk02+AMmLNRFN3lf+WvjUbqzzycsz3jAsBZwk8jjO4n4TTid82NNtqyoQ
OAdOLYstkR5kVAVXtg+WR1KBbSTxb95V+m8lBsnUEO2uWe4fZLYg93WZVx/UaMwcwnr/AY5nf1Fg
NffVh+edFZzoCsXcX2vjCoVPJspqbD1nW6Y5v8kLPWrJH7iwKJtt6P2+MMrh+fstL7yfzBqnClLv
UIX3igUJl+ydITRVaYl1tzJpR+ceHdigt4tHmUD6N+/hTB1cEPT21N3FUmFYYbjSDFWWIJvWcOme
YyFZrC2M0UR5p4u9mviJIKjq719kx4ViHlq8jK5JIfIs0SyaTM/5/52jl5CnfHsVeYNwDihYIjb6
d9RINiLO7NKbu+JIKSfYuR3MLzEkkPwsLEa+wtrPjGon5DvPLHLOa0IaTAvoeuqXbxW3LrBVHoqD
5blx5ekeoLVVwbcRwIrL1dXjdeZTEbfPZTfmcBLHSF0bq/Tb52YZAIVaWI+kDvdGM0Iq0Y48rguy
YckkWBJOoKjJgbTZAROlrgOBxw/vWP/YeLI4tlRWE6uptRINphsdeCXTIMn+Xg3xCLr0+RGxcx/w
1CG3RPqWwmsBrEMYPNBcg79HOslQWhNF1V3bFzwcxzQ83CLFQF+oiJunYSrejgCILT+wW4bQGReT
8/IU7Rhpx4P4wdGvsndrFKaRjEDNIlJpRP7tl5+ZDoEo1J4CMgMFZRu0aDnFeurPMuMYVE1viwTh
fyWBOTtmj+O+tZ0oiiZ/Pw39DpIlV2wCHTgiaHshKiXmH5vBigIM1Z/2nElNhDmWeCX0N9JpKO3T
X1M/Hq4KwSHji1kT//iZcHILAt6Ax/q2iX6h4tl7d8/BchCg7vGpzRNDOuOv7LoQe5Ki0tbK6H8Q
cAaFKfBLrWZ+T/0CMKZ86w+kYSiHHA0PEdGmNlPpWGo+PM+EQspuMCKM1/uXcvE8UVY1UQ+S7cuO
WN8TQeG+Ag9Vlcl4v1PGZO9QYMDLmiwKo/f879zWdyRd35AFI6qZ7lhimpxfDncf9/H0VSw7nYoA
0eGjvbdEXwL52FzyGcLklUDoXnoiJhndae+TbPlo6DXuh3CRg4IitEb1TQKwnLE4l/bmYqARtBIG
svEpX7FqQX1oWhyo+IOlPHd2NBp9hZKTjDtwSHnGN0uf9iAeFGKgA9eBj8r1UTh1kSyj84JZtlkW
H6IyyCzx3DgDZaArJgF/+H/g4Oe08pgPhkxlTM8INxNenluE1I8CLbyTpSOt6vQmhY5JLgB4YtEU
0LlBd/HGwHqQBp/nUZV6CodpJDtBVPfVzFOgBtizH13mk/2R585TYfLcQFbk8xw8CgxBQhtoKfi5
M1LXOYe3RQf6F+s+ukUjSG8uCIH70S+kbjVBMTe7qjATd04JbKSBIM1G877cp4wmW8DWpXzSk53p
cl3AV1Lml3MZo973xeiNjREMoIl8n8fMaT0pbqqw/mySvmvEM6bzam3Otm4K9ptQ2Uyad4M4Kvk5
J05hOkWV9JYCXrC/Ee1YDJ8YufgBNi5m7gjN/yQTy89UKqQ4og8471i2PET7Hd/qLphNlHaFiDhD
zsfte2+vcQoECusT+DgIGSwVIxZhOLXhx+AUaYhqvRtyQryT2o75JZKqwnlGkUHzgyinWXGF1jmq
casVjp8wu8VMoU20RMFg8ESYP/5IyMmdgd93jx8OlCOBqFtwJhb0AtYgTPaw/xbJRZ0R/6iYc+DQ
iFPXKeL1tnR7+7K9aT65GGAI4obxuizKosJP5ljUUlIqf9aDnylfpnzAMlCUbf2AVd5fETbvYx9P
sJhsg7+BgwaBk2pfAFzjtY/KbJH0MNLdTDqGqp3Ui9gV5YrVshY7AFk46DvNxT7N1b3LeCY+sihx
NqpAXMcbGtX+K2ROxxiuw7A+kyYxZHxbv8r6qr32H1dsc4PEWqrR4PNR16oLj4Pnvd2idsK8P3AM
/vMSKK7Q6vvxlyP1g2eFzYQytiAfIN5RzCw/UhiR9zp5A9uNm5puKtXgJX7LJfRh44eQH+HQ423M
sqQvhUBX39oWzBlBuF89Jiti8TZ8P5fDOIAbB2TEX8oz3SKHaA+EI0ctkIL6STRyPgqPMxmwKhmx
iqCBy4C3HjVkINMwqMZ9J7FUqcpEu0PQWOrDJAG0lN+SPC1jwQAPcQtpZoZcZQ6S8KDcg1Xze9b1
A2O99j1e2Pivn98BUlxoVJYWgJLJI0bZ+N5ZvTI17ohzth8LN/rKGpgCNv+RZN1lcu+ctR2WLMVr
QRgSuc/tVyOQfsS1TwTWxXKGxCR4lAyOHPUo/31cDp+RdegC229VDDTIhSU5QRrqxo5k3KPexuhk
GieyckgVzL1R8JsGXHhBlIcxawu8sWTBXfsYYbHY12FOsaNuZffd8SjpviJ57tnx64Js8hsj/Qa7
2xYhVyfnXdZ/BpOa7hgDFi4EbZbvT1KEyaS9bcfrP8cureceGCuBXUjwysgaEy/U1fqkqpPkGKCm
npdoZ1ZA4qzXJ3/qHiluTvcwzJglQ9QmFfa5F/jNVDE9BvhArUEph5vKvzFLiN5hmArC8do/rLiA
aQ4oHZqM4pRPhMGfcfK7kFBAdxmhgbMryGKvomKITR/Q0jx353qpZ3KdH+yKl4T2muARK9Z4pXBZ
mY9Ed2Q5523snpdhOHhqp71YpVWAUX2jORox4RVyFfMi7Zt+5PQojsfjfI2Tua1X8FlXNnDS9Wta
9cOT4rwQJ4WI9BaI66WpS9srF0lPZwyIbaXmuz4f5zmjFTeRkJF7wsYvahAVkCcHyt4axHhM+Rcb
FC8YiIoGYKLOv4ivwaGlzIoDpcjl0eVXLWu3JvkKHqbxb4Or0C47iWlzaRySknidBeP/jHRBo2o7
Zti5GaP53Ba0o61aTNaPSVSJaI5A+0LFH3rLHzJnEPHM4ogsoD1PTGWE9ptM999q9g7hnfCHuxjG
9VktzGb/HJtGWvmDoQBm6CgPrpcR3JbZBeHl8IaYUGq0uFPgwNKVIPtL8x4779emk5zZAU5BKDLu
jqlpoGlRNb5L/ac8b9akYBv6Fdc14zrdLSt6Mvjaae6Z+xiuTkCuXp68fFcG/7NGvrP+sJDoeXjP
PQO40RcU2w4hXbSAwrL37newZUkQrtyf+gfnUuq9gENQAogrV1CUzU4X4Vl5qUxph28EVnwhiubO
JKpE0ycLF9GH9PTdM2Z7YTOWJrKjLw9vbcpv+P46U4Lb8BaCP4/uVV4dwH8eCu81xFr/Glk/K6GW
w666kq5FX486M2RpsZMhLySsl39/ok7nrqPRwUIHPE1u661ldgtdPyRMd6U3TI9GRzhJwBInDaYL
0iCskXb6LtduzFERxPeCfcglW1WPF3RZ/UH/sc1x72x+siwh8cMafFw0iNBTfGzhLVO+FDFKdgTj
gJr89PiL4pLSd3inZERQcepCtvecvc/qbTPaiD1A5ZBVeoiDo9El/RFJ6RJBxmm0KGbRMZgZkkld
OQaEkfI/Zqzszb8JbgEHE0fWE5Tybo2wL1vaWqfrReL7bWduVtNqLSFC8W1DP1TEylC4RSQhZCmb
SA2VP4O+sfur8oifAd3CsVUIY1TSM1qzIZFySTVkpXOUju5luAYLPqOkPTb1AEQ4DeRfoG9+49oz
VgmrK2Ks4K+f1CtwKMljMuyGKRq0KkG057yAwMdkSeK2VTTVHZH/oWXXGob7uichEMlat7v5Ati3
l6kPv1yAArh/8iY1OJkUnKc5ow/V6AmTloizD9J9p820FLlgYiAKK0moh1lSG2dvpXMNmecp/Ajp
aGlwhHYTW1SbQaQ78XjZrBDs4FOW1BT3Z1kkh3Eor7w3qoMeIe0guN7d733E5IglyORXzO2N6BxQ
a8t1j9Zk44rXIesmLz88dOzRWSa44fTHvHRh9kgpZaE4Pce+fsW6c7LCrXd8UCeAjuiEotAxRrxq
FSAoFi4BCV0BnKb2sOEvLkj6QM6AgSfxTA+TGvSupb9MkPj2M2q+GbufB3WSzyapaDuRklwlVijT
bZFZQ3FRZxWZIU86mN8IK0+2sbsCtaA2pXJBMa2vQ7SfwOGnxPYyiXdNITujNcpKbGRH5UVQ71Ct
YQFOCvsH4vhcCCeiGR814kC3e+fFBROzhUEGwJIaVTxAKZqLe+IJah8gdGn2n+P9eMhFtQw8Fas+
MXYQgiMzbl0x1+nOhpvqeptzQhBWDCVd5vRjmw+e+EG5KLXFHu88Fyo1TT4cx5AkIPiUucvUUw4T
eZGa0O+auNwY0UdXi4azTX5KU54yBt+tsfmdfvYcqQ9D+W/hkU8kmkJw/lqdGJSZuBa7euD9t+IG
f+0PfdrsXFMrJ2W5T8hsTkccEqWCDkzSaE7NeA5Tnn/RX0jZgZA8g8p3S+DxCTqC2ckQwvc0ufme
c3r16rCjImfgjftT8biQyi+tDb98dnB4kAXnZdFzkMjc5dHqebBtl3NAemv6kfQasjX2iRNn/LsH
pcZWTKm16EpSds5pVzvir/R1yN28s39jssss2FFS53jFqxEHa9r/LTr9CZj2bS5jOrPcTn7P8I2g
5Oxv//No+2R1Lhqd123XXQwA7/6EJd9kGix40Gx9uIac/bigkcfg6K6U0m4njCYDIbEOzG2AFpIX
DQ0GxZ4qF13UEVAbiXp8nj+7GFO7Zinjam76KR4xdcz/QpG0Hj2DEY8KWBIlZ/h5SIRNslh47R95
MMWNN/Ow+3xniFsqoWjBuQQMrk8DXcKrTid0bzjJHqUWnhNN6kcYjMbABjPPxlbBF6gGndlOVRx3
zyzEFIBdWOH5hg/N6/gIJMniyyKI9jyDYRhofC2y9Y0kimo3SPllF10X0hcWuFjPE/iYIrGGKlRc
0UeAqqtnIftO6mVddwxnZljzMiIaid2b8eTM40v9EXhlgEwOGh1Nqc/aOM018bIpZXKenQJE79VL
a9cnWyQhyj6COzV4R6WQLntzMXsKPr6V8/Q2HMZRFkuaXoSxp14h887a4IWwzcDpfPo5l/F2OrpK
vCtDsdFt5pd9LDU7LK/P5Xf6xjwpCDgpz7sdnf1hFFjgLcjathtS347CQ3ImlNbfuxeRMRdjQS8H
yKSixOfBReCPMgQIjf1H5agwTYEaSHQboyBwbyUorhPACeMhqLZko1wT/GyrWeFMSw5RVaOke7r/
Q/s3Kw1ffgYoBw5J7MeReB4RjGEwb/qmxHhei0tpzRdQ9xORCgyOYAZujLr6ycwN0Hf/tP4JIcfD
2GFBJFTelHtsh0sAPIXyi03AQ1Re9hjcesBXYrEG62lUizynvrgiFAeLEw8JWJpdAaQu8syKEY6+
pSzkbSDcetPmxWd8kOi+GyFLZsRx7CAve6MI3vK0L/RyE3+5NHSjIBEg7XJSOUGlzO4QwDuUS55c
VBYWBYsMrY794lioGPGVkDlrrD8KwqHWPkr2rRztIFak2OGfDf5WP/BYNJhFbA84Ibay+vXznjR2
3+miANksGsnrJsi9HvFyFbdbUZD5aAzVHE9qteM0Kqm7EdB55jtf/QQiAbpxrTtJP1W9MkP+AMKZ
Qpatrq9YBaw7B15x1t3iOlLzoc4EaU+ZwaqCE7l/BZ1YHqzc7qJ+pKx0yaTpi9KlKeRhDLAO4c94
WVYDDsGo6j48cdgpr1D5qRA44SKsDwPc2Uj7HOI+cWKcFbp51BRH6a4iiQAOHC7LMwGtVAAeVUZ5
mPNprLc90I6jb+fy80zR5w0ndov1Tb9o//8Lfnrze94htVSVQJTJApGc9hznTWsuo3uw/jxY/1jZ
DL0ESNZK1y7UmYd66OFEoTlRhBzc9ndGTMe04TunP+rm6J7pN7kCDKI332L8VfuKMCvVcCJcfTud
YD+QBtBf7kJABuDM1BQRp64bHk1B8xQXmxtdIpDBp3xb1SSIAkgLmn2VTr8PGho1sd/3LlIsu/an
sIpMG1XCHjlxJsAZn32+jNS3MtbVkqsD+fF8dBZeVnMFWYcUzq6Y+7oExElAOaw3E632+oSayJjm
w7cqbnJPLbiSHlTY9uJnpUDsRKUUoxtQ1HmexpITIiWxZE5Zory2LM2T0aD7Z/2/Tx4Ojso0NvC1
b2Cmv+sE2l6EmIMDuPG7klJf9mkhGEZNvgBx2tW85jDUOZHerFwToA8fidE6JUQmA+Oi+f76Z5Fx
+je0S2VzwVidDYslP3tJBh+pMHxh74QLF/xNctI3hsGYSNhDkPhiM0Smuym21Br2BQ/qdOFEieTh
zcnOchV217BWZb+/8QfVRyUK6Ljm315PNYpjJYx4AL6WKtXlH376d/O+f4xSSPY97wi6lcwcuxY1
h34Ts8FL2T4chfNudq8xB4H2UpHV0bQfps6oBgBynXqCjhZq4eqratiDiFjweobtPM5zvHaVSR7V
DAZHUsOw1qlnmIRdiY1nLASlajnBDmS6fXvFWmDkRzhtJsVietQico3/j4Ib8xmcA+BULoarC4kz
Blrnz8TvGhocdBHE/Du1cJx7nC77pWeaEaboIdh6axU2tZQBDFWddm0hubCWBrVrNr65Lgk0h8rq
jQOe25vHS3xe1qz5/sqPAekL8uuIuW+noNm5DHmOlmDNc0f+/2ndoiubZRylEqtHyv72WMrKjg31
JsxB+Qbj+28gGzWsuJofB5P29LoWbK70igLn7wdQZN77MYXdQF23ZBhmRzsb5vhkbM5k4hjW0OuJ
RbSvKbNFexXOoLMfaDIclY7gYNt/jAoAflQ4vdJlMdvQklbuZBKiZ1AZWQfdqxJhFPcThjsKTW4t
qlDOLyaKy/UAV5Ch57znQ0cp//HReNr/3ASE0Sg5ghLP13cmRLJhqAtMyaiVGzIaPOQwJdFfOA9d
4QJeZtcDWksN+/h2iJT1GoMmtDcaIs2xrkYbLphBBvcVOMFA+i4NOUDl8+RxbptDPdIlRkBlSbQc
4FmiQyvNzQiy372joa2Jq2NP/aPgANCxy1YXHT+y5GDTL2g1IikZM1X8P7XtBituSJPM7A9s4weU
AHZrvLGUZjaGxA51ofUBhbEWWdku+Clh1cEXZD7ZIBgpXBrT+5ibRl3MHuGqysL49DlzgNSAnWK2
WVwCiPUZ5+CZUUAGaqL/jvKhp8XnE98gwX8mOrGu1SovTkRy1xcJptPjwreXhYdCushf/Mo6hO10
ngfM2O4Wc8sM3PiE3Bmz/On4pNAgDxsY7RrqS1UQkDi9cQoBxk3qGQTXSKMNqzYSoxMt64jwYwSE
x3eZEqLXGS06LK6GUYuudU3Atq6VDBphnVK4c3T0fXMW1YMvApAEMfWGisaKfCwcrPU+zcph/Lws
7nW4bw3GaB2lBm4fHPkXzGt5CDky//qmEVhCeqlkFiaUNT0KfJ13SzFpKcyPY4hl+MwHP1G6GJCn
dvGmOvZQ6fIyJ+V70gmaCz6qrbU3MAM7dreD7VODhs6DYeiKxaWnu+VJasUTe71/lBL35/rXiLav
CWvXuo2qtPgZ3fj/bPZkdupPpF6pjckNT/dHjLsWl3ITsPWHKoNtoJ7Af82/fxqY875/XVYTH9sx
oNH+/waIURB/BJU3F5yIsyzRl9GnhxUWPKsDfEM8dm+hw1GSnmIKfzJNxcRGm+Bw42lPhKPbYE5/
N+Llw9JN7TVEk8UG/hJqJpv+Ixp8KYM6cUCRydKmggn81DWVuzvuzPg5uq7v2gE9JujVZ61X1q4Z
47LQ3wJNsT8y56L37rBXvLZ282H6lbiTRlmjAyef5KeWNPwloKNTyLHGBNz8LI3SSqEySCi8q8DZ
EGaZBjh9Jun/EcwhPi9kUWBOe7BLd1jUujKHV+g41Ba2Cllbz+kXSnZgJ1P/0BMOxXtYpk014REp
LhFnOxjJ0oADn8O4dxuRIa32TV+B1Mq17+2VNSKAYpL1GVPXdx02dbUVUxK5dcmHEMqQP4L+B1kb
VVFAERvWPKg93VsHwTVoHEP/rol0SCrMmCYadBT4R8MdW9XLBzgDQT+tRgH/FuyWbugT90DM4gD/
LVg3AkLKY1BIGQ9JfEww9QVtlxQFl6wZQX1GhDp4TW4qQOXEyFjbyWRDXPcXgNncpotplqQUfQxt
jP5/EpzDEGDDaNmmr7e/snb4Xm3/2/5v1DPalvGEFbhZT+eYI6YtTzmo3dNvA/pV77pNMojqTCow
ju4fH+IV5QzqNJUYRyVjFzawTLIGubUsAhtcTTk1KHwAIG8HH5UJ+ysE30prd6xBNMWsCtJRkr5f
ziVuG+LFjWZZSdHmZJd58vdfrRX2YW2vx/2QXgQKm8lVyDepDvWyfs1brNoBwKWu0S5aAPDKoUso
ZGCqtB01iF7Fn5jFS6ZlCUoCA4IerTp2iF7PgAUEHDln+hPl4FHvL1EshKTZL/Zh2RnXrtAR/bpL
jSixHZYET8F3AjfNCtu0sg5ZoZ8LYnfJJLW30HBe8ErThhL65erzpHyKVZD0r7Zkq8Vx5I3LvRLl
rMi3tbkMhsKfImEMPThEZfjfQTWS6VJQRmJZ2t9gMiT8d3I6gVjHrmpIOfiwoewY1Rwe1HSqygZ6
VhjGxW8npadWctRIiXHXOYMv0PzqC8xkdOvuKuQtCuRkqZKt2kiDxOSEyWQuZK4/xyU5ELEdWzxm
hSQoMbluPPYcdhDyzwSRDeekWmTR9GqDmnh1qAk0lVu4s51sus0O3NbwDG2gLXwrRX1HmDSO2Buh
oSkOOJxYedhgJrT2PeRWA/bXxtBOJoLUaRDQbbhRXtfEzr4vL7rtrK7upP8Pp91EdcRHWTBJVPt/
FheV2p1DhjebPXb0q7UBULQ5eh95Ktofq7tZCy+8+XLfMTcMKf9FIwDznHzDvNX9PZ2JUNTcHaOs
IyW3+pD7mhSt3kN0+hcOW7c0Dm3XKitA/DadhsgeOeSJbX+C2E4qT80AS6JmnrKFLDww1QRu2eD5
0624hnLsRNbUTz3bczAviuTI/9o0/f1OQHWc4c1Ni6H7pRLp1SUSC1ADVpgw9EfZM4VSkI3eWKLq
jC+DluZWcs0bfWPY41whTWmjkKKhGV6n3GU+t9DR20tme7J+4UvcomKvlHReivvHsEQHOm5JUBn3
uOiv4IstvNxyl67dKlQQCT1FRDfHUuIHasTRb4FcLopUVyzIeICfRC0qzjlZoNIxQrjGlflVx+OJ
TZzV7t4syAbzQa1Uy0wNwUO+76A//j1WDqWbvUqWV699pKTNPDDNclvyyKRl2cd4XgJopYg+Ycxq
K/k3I7W5JOcS+P7h+hEAQRF5svgzz+ePAPa5pf8wZ31NDmQpbijC2V+uchaa3V81Rl7W5aP/mUql
I94XWQU8Gm5g7IoCx5xyViqab9A8+Vmaw1PyJPfVtzY/kFeN5+LGgu5t1KlMNZZGfqVE1u35zhie
/mF/arJbgdMjbJSVs4b2/29i3EN8KnCZE7OnATxLUv0MgEX8Wf5jeubvFcyCyLKZbi05E7Z9N4sY
IMKPzfOmVdsQ2Pssxxf9KnxSwKDjp2pJc4dTGe+xGC3OzqBi/WRs4uwKusJObYVgoqrAN9bg3Jzu
ps1NAqcOTklcd9pl9Mdk9XIZgzGp3MicRxM5J0bLds5Ew55VJHXnWpwiLiHcHbAioagbASY3UTDw
2QwwMOjTo/BMzdauZMfhqaPk9ZeAeFPki5fch9+ltk1hNXQ6kdxxUv3w88ryXkmtg3CltOC3M4XB
7gsffMfiXHGCX4NFwRY2iZ2zU+Qifn1k5Sibnsm1eVQ0xGPJ27/8zBOzMrZZzPNurjcwcKcLj5yb
xarJN7LNsjWeB8GjCajIdFSNmMhQpuq8WM26Ebk4eU0NRY5UhIykUk5NyjHLXUcn4GK/2Z/8nF1I
gqXTxJOLYe6n7TEFLP4kZT1SSev/lNX8uTxwQYMYrLVZP4JWUQiEwZ7S1oB1egYmkwOQ9xiBCfL8
c2nFqt7iSmoAbGPDBT07NaFY2l/gfssyuLMaU34KhTw/1QvwfFNlVgQ//sTUU63is7MFKB9f3yDk
oNl2Dt/9GNh9z8fg135nin3UwgbRdPKroyo6N3bxZ63mLTMw6diRGwSKGLTk757mf4QhqZ8Pb9YO
L9ijZgyB3MpJQFveSlI4MTq3+xJquVOZ7WatmcK0FgBjDAMe+pHEeIKwuifGjR59Wt0DT2yvcAio
7W9A6CcFSN53VAwsCMIApKOo57RKhz9avtMa2M+PlmeEDEtajY7kK7vvoQ2wyJb4sb7VtSItL2jY
8vQbINg6Yu85D7XYkABZbJtFLBW4NNe9gJwkcNMFsvLLYCXujSdog1NNFsDRSUsAt1rYnkDbf6Z8
6Q96fKXaCm+wvn0Vsz+koxbr6SKhp/v+i5b/9tyLlj+QgtXr5s2KE6MuO9n57EB6IntTpZWIeVRx
iIpHz9kItMvzY21JkcAHm5CJpIIWenWtj0Er0sfE5Qf3p3+HexAhfifwTzbkzVXpqvfWf/4jgosJ
B2aIFaOt3i0oMEJDdzeyO5MOjfMYBrc3qa3gDoXaEOrQHebix/4GFVOl4+h136rWHOR4Td+Evlhx
e6kIqN+7gbgvwSuC+CEtlvxi4ov4Zq/0uiNOhE6VSGN0CzZBZxjvPVvxCHpw0ptYKyf3ttHsOsMQ
KUHYCGZlWx9EXcND2vPnue/7v7T+9LjcGNMrADuAvNZMhj+UNTAMXuWzXbVcJyx6peGOQMJ9JxaN
JT5HtHbEGh2qsXShS5xGKRfK3fLFWdX7s1BT0dmSqjvx6BsTGrGCMLC7c+889FwXQorPyWFYMv2A
1UG1FRYrEq9mq+xi0lGakLctwhRLBMtLgpYpa8UtB+vjCYLCQsMox3NulTFbLzx+1fqDznkwj6Wr
pxeZmNapxSsDGMUSd0Wo5E5OpEaspzsp4/TWRokPtstXGhxqxFGlYtDN0dH/xll3JI45L+1bIT+5
3DpFuHcdZ4rQPTZ+zkH5AuKgZ79vA6pRDt/hjYtpSYvkS9fC+UUo8cdJFP9nmPctZNhpo5FcoqDp
482/RGT433uCJwyOEVRObMR5J0REUzvGLNVrFsLZGa99CjD7inLq2+Zubg4rgEROODvh3U+GH6oh
U9fN95tpsLMrJxdpgWsaARNTcZqqZpP1iTaDOwGcMIh24K9vT5wqJ9v6XqtKtfnqGnfAs69cx8e9
LM/bvCAhZLg65Fd3E5yHezj5e5OoxuZO/Wry6Ij49gFf9qY9rKLU/rd5u5tfFUVVmJkHvntaTle0
XY0BSFwL2YMT9m4xiyUgkfV5nko9wJL4wDsxgQmLFxQACgPs2SP6rgshXbt6TVNdXjaPPEqUNOPF
WgAIZIdQuRRQZLSC1COrQD4Bkf+k8/6+Ltn1Euv2RsYXObpwmZvRAjDywFV7XNv4ydadWPuBxUB+
rG6+jluRU4x/PS1Wh76+mgSxlE/hqE6+ozVlVrxpWF1hJdTUosoTrVT7jXYsJfYsgb+RHvYiljer
98c3GiEFMYfseQwpdb3eLzugrYQoJ9eomOd85BEyawWDUeGXZMJl0LfDbl+IMP6XrBhmruK6M0FW
cOI8xEMk/Wzx/a/xhNGK9n/uB3wccIQ1grE2yqOcAhFM5eg6tcno+RxzjdOdlvvdaDI2k/j9GWc8
KUGMuZc/V34UDr3eWrn2iMU8pT+p+Ighu/zYKRW2S7enU+ND1tL9D+IZYEbDwZa1xQnAL4TVSFS6
3JjVhDoFIjF1fXDauWJTCNFOKf1qMgbOo2u6QcnFXgNjkTGGPu8YKJWuFS/aSDbnheHxYW/p8IXn
MBmfKHB+EBirb0i87Tdbpbd9EcXtQvFjkskxeYyePe9qi7iFJ/eFYuEihfHTWDUQN3eEKp9y+hY0
eFWJYzPTtLcNfMcba6MaOYRQVxUND5dvYoUDs5oLH6b0FYQ9GOJLr4z0F3E5q47YY2tNmpI3lvSK
1ugSV6SlhopQtxQEB52HYGVXIx3TxFOxTUHj+lnKym4Z7fYBCX2aQAtm1Anltvo+TA4vQf50atj2
p311KSrcAiZgMBZnaBfWb8Kbj/my+vYRAqlQekHYe5Y8rrauXY0R2MDk1CdsHFbbTF3Qoj3ek6jm
/Hb8kbJXkpiWoTeVJ59NrTJ1K3576NkMaoiSnHkWLKSMhke7iAiOME4/6QoTVFbVEkCT17HDmGM/
1DIVIftMRsKGjdomoxm3yAoOP1qDeiWk7aTp54r6XErMDT+lxjJphGILyOvGfjeYMogxi6jX8huN
Q/24kFh+lkoeXUachd8BAlVznWqu5fyis1MAh2paMphwOEidADTNviilkgBamn9iHXakwzWbuwfV
8uPRigeLZouJE/k+Izj5erbV3RAHCGy6ceiQBRnh5wLEnyajOG6bhGCAAGHYkbBeYprVnuy7HB1T
nWgpU0oo1rRpxA5JdkduXU5FtQZxcDFAltLxBvPUa9zPFK0TNUG+zzknZMTLQ2tB8u45qWczVY01
QUMLrrKEDfsLvqo3mgv05nKYO8saUIn+um3HBvT2xy68H7h/CvRQMhzqojWspNPr4IAV1dLAZPoc
GOT2EzCK9ck2M1g40/rivGJ4RveaGPWMRwbgpbtpG5OArTf7f8wmyah4BjFlav+NScz+FQ04ztLQ
JVWx8e4ugkvfi70Acn4uKnO69bAgWi/47yvlQGT1f6dEjLo2O013A1EnYhHh3pEfr+7d8b5B2r1d
4tHkQWbBCtULcNVE0q1DSSek27o+nFh4soGk+LPMFtr5GudkAZ+oKm22lwtAhoLoy7BAxvmuymY3
hRzRP0jNR6KMH+LqH75b2wmmt6nxDqBu8e3kmjtlkK3bShdErBWvQD+0pslH4Q41s2ithhf4znfg
ARaXLhbmiNHGsQalewgScqrFLwQ3Fii+EUORaoBAaOushZm42Ofb+9VyMy4JsNuQAixcFH/bBoEh
n7U+Kv1fHO4tfubVkcmrt7zFp2SJQ7F0n1nib+Yme401c/N6Ob8vuXj03AKyU8GhZhZk1ZiNK7vQ
w6ysyvrrAYpD01AC5K4DqjmokkmX1zwPmSZgNWvWa2ZX0GTZ0+Yz0GvVsMYqGWa9b3Ft97riRiGh
IA2fhX3GLt9VRdfPS8Lo8GvfQz3vW/EDeVOSzu/Sf74jgcq9ti1FtWMyAzBLgH0xs5kFoDd0zlSz
r1LwPfIdV9zvIQvAG0xGhT9yxAFaydHfiVxuEySeTPrP5kdB4sd8fpTWNYGV8dM227w2yQy+nWzl
NBdN4hDn2l5W0Tgc2tS6BUni0juOhsJluowOkdjvANGD2JM7q+tTPDLzKzkYWyILRli8FcWX7TIG
yHL9LA8wNUEZGMCRaSW3mgK6Gq3LQ91hjs7us79MaiJFj22GquZMn5QuyPMJO1CtDycDrkaNZ5zJ
H7/STR2Fp47VOWAL7TSvImg3qDJO1+KlwVS3Tq9VIBUNAdf8ALnLljWZc5vv1EBfIlavlEwnS4YS
XedIQWalbkYue7N2M1q93p97AWR61ZresHrpapgbtPjLisunxIc+u/gZFDGLbghAIFkFxr+M/J+T
gB5+zM5ObNWh8skcEaB3NVcSGeqxae59ILel+R3Pr27iNr8sqIGDmJlKgBgLHLk1x8hINebdno2E
+PrPFSl3Sq43woLrGtzBZ9q1DeOan2mAGWeGMyFRG96Zw7gIaQq5F11hGy9fQCuAGCoJdxqrkbXs
jcGjZAVHhNuVOghYuf7L/niWdxYjbRALiW/4gU+vlQPTUoCCwjKr/XgUUm33vu4ovP6rqBIiH1Tu
dibq3EMGfczIqebqx3wTXmO+h1HT5/GIIvuMaxxGhYoD+mZvsS8hdv/llO2FFOHbEv4hUjN7SaTG
j4Mb0GzMu7hOgMKXCwF38VKdwazgHitvJTDS0XqWnNNDidDKQpOqCfQV+y21PPoeAJXJMI9JNHnC
HEljoj42RAX4MjQFFvzqmCrCYvFsIy5iGbtdUOQSNxWci32SGdRygMb2hKLPwcsIdvoQTXtrutVH
2L6N+p6+qL7RWGKz4CPqlUStYFmOnQRkaOBQq6V819uewub//qr90Hv83C0xJHq07rljnCIuJnwe
RO3rgofVrKOiUGR8KooWD2kFfvKioKSg6coDUZ6HzVNAAjQoxBlUBqgHZekeaeb9+Nm48LDyqJ0y
K8QaRfUrFOhU8+ezLLE/L4pWmn1ono4BYTBpwObB21FqsM7ix6GE0aDKf/2DqXx9Uaxg5m2NOsF4
sjnqP8VN+ejPYN+1f6WOZIheBaUITEj+MeLk5ktdr8gcXDpFv7uyTn2VBdfxcQhejLn+m7ZAY5uA
bBwEfGUNlTqdks1l4LnNdEjqceujuIT7aSudS2icqz07aL2Z5v2DiUlkSXTYiDlmBtQT5Ct7nc59
QX9wpHKm1IDnDjDljeloFXma7GmGJ3X/eOeQ2Ceqe325YjVgc3a7e1uoOY1D1oeDsaAiX5BPl4wc
WvjA1zW/RFSiyrdckNxRzuUIeybskvgEG1du9IDpQJS/8cIWDdLBc36Yx90FFX2gnxG6gU10pbEW
759EVDH6jXgnydgxBBKLuH98Q5llIrjPWR1ApuCk/NKgIVbwGR9yUoQqDUgZEORMYoL9xpbgx7UQ
OZPDVI8iiFcaTuT4ypFVXFdVq+o9KO0hM6hQzm68gIg4uQ9L6Xmps3l67t5ZsvoAyUI7pn/47O6f
/L5XUk31VY5dKVx5wT+IPfz3o966VZ77DD9+Z4UZ9zjEK7gqyjbDFPsBHm0jJ+cHRxaYMVEVNSx1
zdW58FI7ou1Luhz0nptGO4Kf1kJmczIZBpOsedYvFvuHtVwHnREYu4d3PX+c+jjW8mVS1R8ZlTjF
nTCnqLLe+3PDJhklqG2s4v4nLVP04Ojf2yuSMoBxTCjtv3EE6LHrhSCIhmSq8d51PTkafmwACGbW
rjkimlRgxpYySNU9wYrOA6LaepFInaxoMdEb/1i49OsYIg0ueQeaway5Zysfat0oQR1n2Y2fHFoL
YaN76SUTjve3VQSPd5/5iyaY2xZqt+eyVHUdDUj24XpVtmipqbw+9d/2rYtIsIx6mMzlzQStkZSh
A9pXbBZ6yt3qLRLSnhO4m3XsP+5CaBvFlB9LtKbCBb0J8/4ctJIzet5z7KeKK80+ydW6jCoZ/hYX
5JX8E+ORMrm5oEVwfjGnNben5PfzLSeeTcvuuZGNEUDe4WI3A+g93u8thtue7MH6EX/zQ5AryKWR
rzje+9jq9chq6Bk/ZWuKGmbl/xhHyYUHecCnstVNxcuLwxR2KllxOgQeabHxV9Vx5QePNctLy6jA
qb1GkZxTFqZwbAJ7zm/5sSg5AERo5GlKyxV18EIKzV8uiDsyn0Cqyv7SGS6wspUp05nh1Q7kKI44
rc8ZGcQUDdSsS+2jzBO0ysOK75lG2LdFYRV1ZuaKRQJpDXrozuPhlMyqHBgij9kPUuYPEQyIjVkp
UJxTytIDEqkm1feEwqRZki0QKBfwnQSo6xqLBVck5aBpIXKzQ9+mDNtcSKKkBOzRaFppUo+wkJye
cAcomfYFWg9Y+qmPNujZ1GqKN6P2G7md6ngw07XAYWk8TwnmupaR197eCuUk0CWlxAmtMs80mAT2
aVBqkRMBaTAWhiReP07/fSebSfBBHl94LvpPo86qXutJj8r1Xd5Wdn8BNk+VGX61/aZSziUEyGE8
t0tlMpuXUce4Y25qouRT7EcGhXoVwM4f9Hm63CdzeJPSGTCcZc5pW1mnqtkL13Rg0f9rWkjrMu3f
TKqBeJjKOFu33XmrU7GDtrYzUa0KkdFbTgv299hltYfcFhxPN790vo9w61z9a0BqCknCv/ZBcsE0
aAoCyZxxWK7T2QrX9M7RGHNz/Purd7G5hV+v15MGBBm8qulz3f08lBB3ccmd2OH+3eemZEYaclZx
rUNHY/gPR4Y5RoDCLW2NcZFDjZhdw8u6V5VcBEEHCNEAFnbI4Cgfhg1RyNGobkHQ4dmMduZ6phox
2Elvnbf8ENyFjih/a1Hm/ua6sn9poTMJSG/uyJK555k/y2djBUfXsiEcJ81hqAjZk2rPRbGTiHpa
yTpYhWZWNt+dsFA1Gbwf+IpOVC5amRW+vArLt6s2jjAgiX+QPvR4dhjFboD0t5/gYuo/S4z1c8u6
kDxyPVjYsg6LVjc9er/iZAkS9tMK8rrTR8t/TsLTpEFDUMs6/Bn9l5bAt5+lzifl1pZwLj7f7fWF
CARJ9teAJh9MorPOjYtb+5ZJq5dg+keZcEmv+/xAdMMdmXZE1sX08U8173eeJcWzEaD/07rVq5bA
DNHDxHRtO2b/aefNzoiECndMRpFIL4U7DfNpekvb9xDO1aGAqBhn9rl+Lv8z9xEt/uDyygtsbjav
bmSs4HzG3iSAedCZJfopsFIzvp0zinY5NA/BPl7Vitzs8DfpdDykf518RDgM95yQGMFTaMKNg0CT
qJhZYIIB0Yg79BK5zraM3GIyUO0cazMe5O0c+b6GZ/DMIMgbqGtqyMQtKXnYrxYJtBJJZBljkZt0
aLmnhiZJexUnktB9+zmyUuE6QkfQJrJYODYa7hFtKKXxnHZI3NbdY4nmT3Ns7OfBMaricyyS6jPJ
4Gzlolot2nubxgbd6B+Kutz7EjYxC4VQekdP4VmZBXF1EN+RRA0ZpQlVa8e6bJNfssCpyCRC8ZNg
y6p6dZXHaHb6LiYd0KnBBoh5pUbXMXWfQJODouoDD3K/YG4gW8zmaDw/CYpsNKiynGEgmpj+UO7o
7XjoyqxKAoJUAUzdqCAiieJj7Y6GaK7Gm4pxxcZhAd3bOTsg6nnI+F3AXoauNOYCe6UEmgRd/fy+
bYoi5bmO8SAibai0ZoWYuGPeybChLPmId0cTesx2XqGdLB6jLqiqIQOqKETjACWWQ5yxVq6rf8ZV
l2ITFJQ7wYak8CS3VpcTLzowt88/WKi9QYKX+YNRkjyVK6JAE9Wv8WFK8de7yB3UqG20s1kqPiB2
faBvRzPJs8Rx0nyw9ip4ttCAFizKu6ZQl3ExzzJ3ytFqkZ9sMgxvtkhL0wCPQCWrZfBzeOLCDt7R
yTxP8glGYdmYaTyF9qgpvDuSiB7JuqKbIyzsGQgWHIg620rMmHiqgOveiidRAaXXhWEgcBznwD/7
CT7mHTRbdXzZ4kX4Aowdh4oI/4l5IU0v0G4pz0VCG9D9VHGXVe+7zWFwgQ+NuBuAYEV+w6bY5cnK
ZGbnVtcDNROP/i8Ui66zmVV1h6MgeVRpqFtYOVC3V2gx2I4LOJEgJi+JWxdt3LobnE16NCBI36FY
TjXimhF0wZX+LAd8M+37svnOVuPES2omEjslcT4XHw4QTRFPlaIzwywf8PUg5IuBEBz0GjSE+Ixe
0jX9tEh7HUB/IsMTUA4CLfx7q3TEF2DM1cWdts69Qr5bORcpVZH9Rn/eSWvXHiJzdJ0cP0v7sD8h
Zr2l3L45MAsyl/TwV8MbXvR4+bua5KEnR0p5lJprn0l2mah7ZWMpMJDW1tzZD3V823NKN3qmjmBF
eQPnHjUpkaHFeccqnXyEsP68WUs7HCzxdQMt/z+C3NDsZZqETOV6WsqAiYbLgiIvmbypEFNg3whD
b1OOW2eIrL9SndGBovwb9KSsJHdiHHZlnF/wBTN3igaD7H1fXFxY6N66VMENGJ/ljTgC55DdP0ma
Jo5zNOzsQyRswAyqNqyYWPoQwc20RMOz3VVejSlzPEsgRKJToF40P29U1lKzIJyb6DcEMbtlbEGB
XeSQzEvy3EU2BZ+AtqIviIkokfIPtFiXlecP7sAdzx22ffJSRWmMnB2LTg8ToQZHQ/VPCR292HHf
Wev8mIpt4fje0elcRry0HgIxsz4E7XFohICpYcVSosWK/n5t5/vUNC0sIYwO/zBIX2j6yKiZM5tM
LmQQO7w5iKd1MlZea9PtCSPvdqmYaZdieF1P3sgpRGUv7wkJFnv9BN2S0D5YWFRrkK5mgzeqISVb
tWhHnQlfQr7ChRhbYmNdm1LovWDNG+cw11/kExUg9XEDsTrypP70sbMbDo52e2Z+YqYdyIpf3Ccg
upwYtkimUzqFOEQ+Sq/bl/EpfKEhVb+AkL/wpDvpHUQmnEBRaVabUZr0XzBea+RuKbGq4JHzI+5L
UBnILgT5y/vYGy9mcJiunbk0UEI/CTbj0IOhqB6Og3AHfc1AynhpNPCOD3EJqMkBhDsJrPy8wkbr
Cup9bL/WgzkOTV9do9/aIo4a/1lp47ZR+alRQJAZXN1I5E4Aa/TghjRV4nOfWKVKP+7pq8EDBTsM
zx8zeMrSJ4c0ZwLl7PM4J8TDeqiQrbuYApACxy0kS56O9nWvGr5acoBM1cN2NQpyNXKsxKoriyr+
K4GqFFtBUxUtTF33ukSAxsLI+KemNguacnn5jCkW/zcCJQPipBbKw9klXaWWz0WFksf1Anf2i+bK
XzjnHVI4V6EDglnVRiLtZd2vpXR6yPM6tMIQvLX6UY31oDh/hIP4kJpCMf7zIMNaoYLPRhHWs+6j
pHrbA+IKRBNjIDxjuHsFcOIDtrPJ5fvAUSlkcac3yXR/tIlMoakaUBQWw+RmwMfURUCFIH24LyT+
rprt5M4woXEPpvzbaDtrlKpkSpd4fhQIvYWDRb+khmY3D9/dcu5SLUYq5LdbL3oZrULevVAaqdMf
wIjPJENHu9n4Bfk85Z1Q/KNTk9vBBrzHMNKgAL+pe2uK5wezZyhkKtuw3S3gjrjaj8zc0WxiLz5T
IJvwM+B0BzgYfCvP7wZ00eXTqMKZTmera4UfePzxKomO+Ow3Rjyaw3aV/MFnEmInN01fKPM3IXfy
5m2B/ttfxr2OcJDlv3pBxG4JFTivyxY4z10pAffwjheR+06e8Td8cn9ONxRmduYvsDRK1TZmImVF
7cRREgyf0/bPWelNFK1206dVc0/DDE3mZvbOqdeSt7RNZn0JE2Xazqw/a/o1GXsiD4Qf0eN6MWcU
DpRUpX3PniYcHTBEp9WezQUPonOp4ZY0QLbnCY3W9+KL4+hhQnYxMDMd27P0Xw6WfxV/iaQNWlfO
hG2og/7/bbcylJa2Jj07hSseaEGZFw5VpwDSDEinBX1N3dbCjhZyiozaj8jvLGR5VPVisVJpCtks
wX+GbXGH2ic7zf0BfCZ2dGa6NmpQutKNhk2L1qmpvoZifxnuSr/bI+JizaB3+bzqdAJ8abwm/v+S
AAZpDkHczx2HXj/eI4Sk4Q65PngVN1XnHUCjzlyA2vjSN8MqUXycnjHoMLCc3myZrdqut9B8761o
wOd097DL5uC5ko+HSZIt1XZ8FI7ocK9x2uY/8+IpoCPnuuSAV23g3RTufwaClV34oGOqYK2zyFvz
MATSGq/HfOkUS55rYrRxWWcvwcsqZIZSZE51d/KDN/n/SYNueT4NZHEifGXmVp+UV+qKEiKg5h+3
t56MAYAEccONKN9GpxLKyfqQzo6IZs3DS8nOkQXkqHRoQ444kps9sppceISM4pOoMAwdxKWYIHLV
ciFatRNIfA4GiFC1PBLxx0V5ZynhDaIZdmx4maKKYfquOiY69fRkOCVZ0xgrYpzVe+J9X09RNuJu
uONN58OwrN6y6lpUCuijIGlcVXiSZOOOXJLbN0EkXI5GXobdCIMmTc3ibH6ZOCnUuFcH5KSnuGFO
/JolrGG001LIpY+t8iOkIM4gDze3fxCIcP2HUPyuq2uShhD+h6huTb6QvVFEInMsx98Sqt0WEdfT
1OclZZdW2wiyuqh6up3qy9M0M4gKKnz9CHfqU6fftyxx+X2G/qBddpQjgZkUXfigzpWvv46tFY5V
yrQ7OmPfrVxfBpwV1hs+si6+WDIYukaijNX5+tdI14eoLAiR6YlUqvOwwndnwPCY0wBMpJZbnCQE
n0a4lPWwCUgsMSYI3N8nehhEvPYrfTggz5w9dZ0w0mTOghWJ0XwuVaG4srTzT1fS1H0Re3H5g2rs
I5aSkgymgrXcbruvSTzq/dUtXepSGSHS5eT6HpYMsBrzSKW1PmYxO9IrJyP/VG7bPOvvgn6wzSYD
BjKVvzLrrJgfZajBUqHy20zI7YDMy1rpOdT7stsJBmeBX1l/7Krjy4sQh5LsSW8dFjEaWG09QtX7
LUyl2p8CXBvL4VMVc8WDKl4JMW7fDpelmIyHraC24X84WuxEcw8DqUIgosIkUSRd1XzDHVA4ngXW
qDeZtv3THYoRLoSNRPNzjdTuCk2czt5jz5lR+mcfrtvVlj1R9aKsEv8C0YMQeDZUT2b9ZjVquAzs
ES25+zDKjBhSI2ZVdIUTGCdIfMV4738e5YWZ7B5kquZfoy61H0n7KGXPu7rITDG3K1Vi14vqZAzq
SMgy75oYX/kx2sfXHUWzp98YqcLRhW7Bkvpr5rVzN6xBpt4VoWUiBRsg+1Hj1btMGDZ+V69oc44e
nwRmJCY8LTubdaytifkDMraO4ElnGaFOeeZP62NmENWLRhGThMM7wKpk/Gfk/ANhAhxa+UcwtWog
8ZbNnpQ07o6/9KKh1y405l43ar0a/XRJChPpkP+RGfK3zfJrtvpj/Mc5/NExeTBevjsK9pXjDRe5
DNWdwRunTreJSH6vK6D7FS6WE2F4alygrL3XFtwBatFefMbvMa0+y0oNujHVZzcBjvLhqWpscVNA
vE2T67DDNPbw8lLuR1VMei65GEY3iSsaDKEqj1ix1OydGMokMd/fLa2FjfUXjufnEv/aTWzlDBqW
BjjXhWDlYrFNOAijFVcTcqGZPbXUox3hRa0We9nVO6Ogk0cvKrD123BfuSFy/HmtJGa/xHnRrF4R
qa+GHQCoSrvXmqInwQDPbH2MCc44Z8TnF2HOnyVYhiG+uSykz3ZBrIMQhMkfmYQvyjlK1chI4UA8
ICinS+Sj0IH8eQM22U6cpSFHGApSCly+hTzxLOOQAkiiCi1WjT3D0UikBqTN9qUkQpxRkYOC18dc
8DiES18mdCpGdTBjZm9/GezAFvOwJaBROXjA30kJXwQbn3LQTz5HKj6bnahrNpX3KOJBI6XIiSef
Fp9p8Y3H05SBoa0pubwtkslgZv1+cfoqJI64QVvE72uLx7130uQX6h1wJoE26cUzmRPM5tZSGYMG
WHUIE1DrdJtCzbZ8rCa578qKse8tgb90x2NjKpWIvSOYTAhORYj3fiYntVe4IfEdjdNhh0iCemIB
HejUHC374Q5puvBOpsR3eafVYJJSkX+IHjbcvLrbPZqJBr/3GKVRvpqJo7ivHhwLx72vSIkpGnS5
dCnzuYgKPQCYv30oQzvUv0TMC75IQqAg2JLSDUiRt7WbJdRh3rSdVMKIyvOMCV2YbqV5M5eGR8fB
3CMS/FCf6Mag9oASyjCxKXx0VvwInZGRFXCfrmWXjJbt8l61LTgPRXKdLKu8eX68xXeEQWQyXmdf
4IvXRul9byW2bZiyqa7l7dR9+QIvGHLzJxJV66D5Rdeim6Y4ftrhQP4ogx079HcWStHE2B53Q3iY
RSQ5pD5qGpPLkFH5PTATpNN91DR+lN8mE3f+/yzBwB86ckn/c/q7Ck+cmDDGWq4tA4DFj8GSSn9/
23yzpTQve8vrtUcUw0XaoEshgFkQwspB55hBiVe6nzqqY004jcuUR4KNuATZHEelCBkexLE2A/AY
6D9ocPWe0QoNcKXEzVEJydpHdLBBNd5slhwpRkJzekV5PJi3fzBs/D78IX9dWGF59c7QMlHBWqUa
kKgSmlzjzVYz4p3rQwLkyWfVV1KkLRROM29jgN53mmwFCO22o5quTzvSzdGXIm8brTudu5LQycHC
p1FvS/yxuCyff/cvK5h70500YmEsktiMdQVnHRGESN2+SgKxtykdNTuNa7PRVcxdwc4AkkEQcKvL
5wgITXovc9ctnqFUm7KY2gXzAV+Q+ec5TVnmv1+68NhakVL0rRd3aLOXLT3AzyiZDhJkIblyL3yR
24zdMAuGmgpAEruHIej0NYMNZZidTRPUVP7P2uELLLHUxioc2vz8I/tsI/vnJHr3sevAKk9AOwr5
hzZjm/yY2AAJaBhtERhZXcM9NC/bDS/i6lyQdx1KA4K6+pudvgdddCRG4rVS4/o8ROLp3bpO20Qs
B3qL+XzssWEuatmtaKi8f5Mxn3t/4E3GixU3IURPOCkPxfosueBo50+owbNW8UR4lkgYYM09Ggd6
2b6/Fqb/RDU8YKRi+4o4PefTyvp/grOJIIGogCMesp8LlIEnPOqOCUXuIGq7Ai/tFciwPX5B26p8
0e4BueNP4cbaW85M1FsfU1nzU/RRuw8dLoSWGJ3bKipFl71avBhL0OOOyI8Fbm/jCLrZo6D/N8K9
PDfSKm3nrjXB/RMaPcQjSBpegGGdxoyTJG9LQ4I0Qcyk7+M5e9K/Z334oRxIYOW9isV5YkHcSOk2
P4JpsyJj06Z+fgdbXBSJyRnDAObMU6epSgisywGiLgRhDjIKRCykSPlO1Z6cHFmSBQWBuGcAwAm6
4uESEMMIZj+gU8fH5e/dQ0Kcr7atxZz60psGrydZEggLJgZAUTwmNwx98UE1u3AEKUHcxJfxQ0wU
fI4IttzOTmRpbeSc0QlMkVLHBeYak9LPx0TpwASKlaBitiiIQfpuhsxPkACNpOGFQdj4Tojx2CKx
0eC89SCh7Om4Sx/Es7W4qdxchG+y0ASmNhT/HaLZqJJlUkSFUr/nFHlAfbcs2mnoy9HxynxBicEg
gou+NLhPBHgveAe3Y8UdF/3qDHIeXc3n76EexE4cN5H0aPyHofDhUyJ+G5BcUosIQ6BzNKizP0/E
u1MkBtP4YAQ9VjBr49KiX1cC26IsYnTEM1TY57/7JftBF0iCRpFAaZRfdl2Swj5maQLllBtD4Cli
3YjY2m2xL3zckxyCMsk99nAtiKyeuhHyCgAOwwqMj7nhaYnPDgjT3Pel4UpwCLNU7VQPr/QggMhQ
h0eAPILytMjvd2iENVaWVQZuKXYDJtXsntHGQlpGZK4AtxQqbxLKK85X3dKSPfuIt0pI0bAFvGws
wMFPMuOAyXwDm6HX7DPGrkuhtBIp/uQVEgSoCo3NygHL5wFjW4XcY6/5SLepXewNc2fZ3VCB8Ady
JmnISg4a8ONp8ZKlVKagr7qwa688+Z5xZdFEGkmsTKpKA2Hph8hKimdYxYbLhbV6NPTi4ouzYCzg
2253LNW+FhG/eJjiISqXiLapKhQ0GnoZVeX7bOK8boOy0/zhUgwzGdIQrpVc7JvZ6u+OSAd1W+AM
CDYrDAIXSRYyjllfloSrXrTG6wFZKPu2JagXvSKSdLh9ftfhu7q9z4dlCC4A+Dusn5+WdrZ8FyJj
F4O2M9IyNvrPoTY1DM0Rdo32s3zkc/tDAZGdvyjUyusZj+hTXbIZB5NZo2ErEY/EfOaVTiqm1nAp
Cmj9UYTIU+MyXAx8peN92Iyqij3iLMFKofGNnAkV419SXtSos2RplbV8j6xxuNoqcD8wY+bjvdkL
8PzMxWbmel6juwRO+s3LHXjZMmVvIYmvjsXOIEOZ0bwLlfuoAunPM8EFXFYSEW0MW57CLw7I44xf
59gnOfypD7w37HmjV8n7qk/TOpY2pKZ53Hri9GitAhNkQqV7oqPtURp0ETptTKIRc0KEKa4eGOK4
VJ9rhJ6TuI1OYgB25roDOgzpHSj4QyKk1VWMADTBTaHAYC3+YiLHhtIQaAqA/B4OvzbUz03NM3qQ
A6S0MJ7/NZSn3wl/bYCDZrvAMIlQS+J+r0JdNeXCD0GpL33DDsR38iuUu4qwHNBLMx/MI3OKzIVt
hfuHLD9XME9TtVLRF0+s5HIVuDxvXuTOfwUjIK+L3sDRJQB82+GzIPyTYBlHaIMtuaYFG9zRQ9/Q
4vBCvFa51VaGxS+b4REyBibZXUL1elxAOft8nSIvRqGT+x5p++MimvPtRfx3lTmJ9I4XDN1d2qNh
0grIm6Id230c6tFbKiATM9fS/JZ0haWLXm814u9KAMP/nmMW4mCwoxyhY+WU/6YlVajiX1M7pVaR
7OZgsvPvk6eE9+cmiLYnrFyNG5BarfZAQ6GFrtJe//lsNPxGwPKx/g+deEYmysRazYtVjIubsXnk
OTc6bx45qhW/EwCe7wV9RXCcs5+FvcSZzoAMHKmgSHRttIU0IlDM7klmRyh00hlYDfGUis2wJgEe
UUuq6W4EruXOQ4lmYuGofVUyVoas5SCFhG8Af1r0hZ62+4zCtqF4VI8J4WDo/f/ohmG7m0PaNYi/
VrtdFtyJ+gbDTIvmdvdALAZVpb/B4CyqmTdQ3pX+OjPDu/NKcn1bRZnuNiF0nh7Zh2WydfQE4cLa
nTD8WjQfoEWweSyHruaBXWJ8YAyghsCvggJ+n80MY/hScLItqfRPDgMRwoWuHIsuk3XMJPlap24Z
1E6dMOksdwIa2FPISj/LKNCmvZiktIfjyFwcfX/LFsqPBzGdIIKxZnOGwVrIEiQcVBrp3w1+lsNy
9t3px4i6eyQLNYg5XntQwTsFshO0LguBj8EJ0lyC7SQvTDBssJkLRVNixRO6RYNqNosdt1VMcJKJ
fUpMLercFL18O7U/wzoA/TEB3Q2cYpB4jaxu1iJ6llg5GiV4cq/NlnNtP7HfGn2m2a3YninPVtuo
UPr5/5EVGjTg/VKzCi4nczfDMHgc9sEA0alwYpYvXX7atHCViyzJ0uCWhblDiltgvpif9zQyBwYU
EMoANoaG3QIy9FijtijrjnWk3+haS50FlTYDj3Vt3WSwE5b77mgaJRP6jhL01P8egyF/pjAu5tUo
/h+FK78oBdPDQpgo++HOC+emshR3P8udUby3aAGHqjgf/jBw5AKZySxG+dFjRIBMFs2SQ0FZO9GX
vTlSqT9as6YSbwwuYHvL545vduhDvFmzevgzxScCDUFNO9anGY+tTZ9MAl48mQLh58dlw70+k1Gz
dNx7IqmhVyvun5AcLrrKKTDhQspCeclaDAJizYY2vw7FPjOGS7rdCzo3hOzXOID/Y5/QD5LiDcy9
B/rg8pnqLExpLK6GtapjIXZoDtQwvGINzYRzRx4jqNrteyMPftvV3+EifB3G18YRjS3RH9J/IGX7
Ii6z1+kA7Dx3t6EjqblSVxTrFyqw0iVZPGp5+SCSaKmbbBnCQkJ+y1Jr9L4uA0ow2fHQYmr9NbPb
lGbKcPHMllRgwVFUCfri8TLxNG0OKJv59yPuRHJgH3V8ppPtUR2gtX8Rz1FGFOHwjYUABg8gfnES
QE0nH1KLDqyY5kYiMVrRWwJwgi3WkmS049kWIO4JlDvI9TsAJNyjhwj5yYhygL3r1OEWxNS8dho1
svHjRwDesUumt/X6mH1oIfQxe/o5/pJuLFBW4EfVQQDR14t4yPIJuhhbW2Im81htRdDrqigg06Z+
s2nJgSmczI53flYm76GqyWp3PypVyzqHiYzwpRxdskoGBx2T8OHTtAwQIfr1qlJZCdcFMc8LriO/
/53bISUwBmtySf32En1LQ8Ktpx4fd2aMmaPb+KbKifNVOAxkMGT0Rnbr73ub1gme6tdaRLfQjZJz
LQ9QSgJ2OtcBAHNvvZjwC321EeX3mZzs6xfQrqjOTsJsXBbsppzRpY7QpuOPlvaiSLeMkICV3YVq
VYaY0ePpPecswBydPzoBAUd28wGqxNL6Tk2rSJBp3aJeUengTb33Aam2Hs1VR0mrwnzoHx98Xdxd
YkVaETqSGbqLwXYQiJlmVxkSf9YvWm52zRQhFlEZMmI27dODKugy1I3E3dYcTghDFjTzNKEySGro
TINjhxvPhs1NfQ0Le4yNeULLKlWp6tV+OnF52LFg7hgE5ExWUFmPPVh9KZE0iQx2d8uXVdQL5xIe
YfGjU2Ro1eUbf6Jq4wHVNh660bkBKbTWJFjXEvWw0iSOG2r0g7sy1GZrAhtWHt+ymtImRpV9LXxe
EvzlNNwjAFL34iHyL15JtgcPISeazzHtaP6IPKqY0k2YZnA+SnDprjIdbvm+6yKE5hcVLRceCBXB
vdwG020c19e4ChUvPygy/2HmTiyvixase3Gm8EU5e4sX+e5Sw1TzPLxd84f3lRMmnMjc51m9Ns6k
+qgu5Sip+YH+ckXGXHJzusFuj4q1/Bt0vEw9enFgt+hf5C0bxJAeXQiAn0cBQBjfEez3GYuOt09N
YJYyXsLhWcIceL66aB9E8rdJlI7tJotvI+6dVbL66oZLAiXSlivTam5vykc9lDdKFAoQhOqDUGA/
Ie5hvPi+SuutNOouSLCLQ48ylVGAz4iRjafRdxg46JEV3MqftESRF+HqAKJ/Ks5CZszvKBR+nGQO
8dz8IHXDxTVRCTQrQ64B81w7QKnctoCQU2zkA4cV9k2aKVcElEReJyYl3xMioHdOqvb64uryKOry
J1OfvxaXKPmCH8hyjLjFW+fZZHX1qTQIbiBcXj4LvIvGqKBMx1cnXDqxTVvfYyNGi5U8+YqGYWS8
d0SPMblZrfLsxqp1VA5K1qviBrAgG3IZZtu4tmruVHLa3C+0KerQHnZc2LbRs18CpblH9A0dZInG
jfk5D+ZtFnkO2WnFmO9+FvNJEmR2hGUwkPXOm14pZcfnX6Ydf+A5JlCP2z+ZK3P8coFM1ZVTMrBy
NhdPp1h19AwN3sYN2MfqE5PoCN+mpXH/qP2WULsCHwYxTVvV8H2A50rjC6nuN4EenlE7nFd6MA5Q
z620O6KQJdUfCc0OOV9YNBe2wdfe416DYK+oo3vuBhdeimsEF8HnogLX9OhpkoV9GAhKktrzxSZR
8c861WiTgPhreooGl4mUTa1UvzP9+mQBW8CDfRMHVbRY/n/aUYaoc3FJLSI/9M+rj49cK1xgU4qd
Vhara/SOyhGiTPiZ223qOrbbtwesNOXMSPRj5cPBCHQ+m085xeHv4TCSuUS2MtUEU7Pd7RaxO6D3
qX8yo2GfgVVcVlhVYqQBbvRVCHAS9aOI5OLDSqS5CHSbixUyLAAWpSNGRVPO7N2octNOt3SE5tC+
Dmp/RYixvRoONhNphDJYNR1BJ8KtUm6GarFy39q17sd67CCcluup7ltIUNDXNXcp9ELhXXUsxRZK
JpwXdSylVsyzy7y6TgZN6+UrHAjocLWdMmgfAurCsXvzJTxOBVOJ+6cYg0F/t8gsSHFamUPsk9GQ
fkox3EM5RucZLaaiaL5uj13FDmzuT5x/ejT/gKfptyI2Bm32R24yFR/zMNnsNPL4kRQl0NN98kVH
uOOq4HUxGXDy9QtEMtW6x3aizWWj5uejKzeZuuSLAPoJSQibJrPE7moGsxH8zynt1DK5/QEHVA0t
qLCjOEvK1ViP8t9e85xU1P/8br15q3nM8sbcgDyiovlI0zoYh/WJDCRbIv1FAbckroDbi8t4G5eg
RTTF+0Zm7NzXwxq1+5CPenE8LJpkCkLWACYzEjtg8SBZU+bsBDYlEYcszkj/aKRYQEWLA0KNm1Zr
Q52cE5FN67szlEh4vQE/c5fnJ5RgylMgaadoDCfBBl4t1VstLNFhM9SFdh5i6yzhauz+G9Gj+IFx
ExYCQ0wfazv+eNZCyQS3GpBFXm0ost0pznGkVW28XrIwwLrGn5uAHB5iL6sOMpvp8JenZOpgtLdy
OGztBqjt7rNu5jjo4lOPFvn0V+ix1es8Gi3184VsEiCki1feYm85TzFupJIxggjOpO1dfQXZOzk8
xnRgG2mKDkfVw97B0TniZP+G7Oq/t8521XeNwUpst/wL/NNgwTdDVZbB80j1IN7l+9Sruhsf5qqb
7AckJETEZO9YAPyCBeOjdcf4xgEYq4MqGHOZEwJ7B90f0MaqJrpERKGT0NTHoHfrrQLAFbA9Z4fQ
pZ13n4VyvuwXu7YgyUQ4M5Kgvi1XORGKzKZf1qDFOt2R8w2hJI5SZ1K5KmmWu/SgpXuxfZPyexlN
G25LNQEi5pBq2Z75pb3pdVbo2KIoWIRYQAz2xsrwf5OndWTpsT/GO4aj5MVIVPRolAkf9eZAKe2D
bPKZOnhqGaK9xnK9ASYHYMDYr17h73chN+KcCcHgUdOJEKIGEevt9QsYmumRXfqrL+8weA9H1+vD
f8ZFsT2NgHVK4Xu20oUZTMG/y774ory5vfA8nCDohCkS5nhtMscPWvFjVAo2/IfMj8X0PMojrFtF
u8YlAWGrcWYmf0DgRKtadzj1+Z6N6sMURKq0pcUYqc8q3Ub037NAJ9e2faUgwlOfQNr3VY2T+JJj
cU9ET5foslDAcwgbkmatZT030V9Rg/FCvdXvmCMukAJ5ZtUrigD6mECFOYlqiNptr4Aq4ANLHK9D
MVQ1C71+pdpdXh90fs/YaKRj2UUOvfx9xw9s8VSYyL5u/JZLgpeNXlc0YNdjAZLp9w9dQZn2hhzu
EwmBG242qZ/obu653l2VE1Dfvvqj53ozGkRMQqmKiCzhIPt2lYrBwT0oB4oNtSY4WnedDlLYREZC
/1cJbgCqM+0zKQpczEzCpywsPoB3OJSldZi0K2arSdd1UrtcTOqTPhzkJOc9IE1Qb3dGAKb5SxZQ
lt1SWMpQGu1i5N29dLPKQcQTU78bmZ5tFhjByw1+rNFWp7qPCz2f8y0WqiM5mDeZXduBEXEQbadA
AcDDjT8qTbyeJqwVvIFBP1GPtnGhpxQxX9aoO5Gdihoi2eX/BjzdYx1p9YG6aQUm7/8lH2Pz078y
C9Gqr7R7PhDJyZEGvLak/7y+Ey1KZOLn+ssgYBWgQqGaCrPLbolvbnH3R2q1MmfayZTo1alvLWXd
H9GiYnBZkA9P/7FrJAryoIroOUQKB4+VEEsQ1ugb9s6vUr/Nt+hh6RFgZQTYEfIw7/YQulUVqpJe
TMVnOYRPXCKQ13akr87uKlSQcoKghtOHWOsOd0jrFDJJscdZocURxG6+BxqLIwLwVFnltu4sORf6
fyqEJzqV+edOTxc6NEIHuXvzvKBWppu6XnNPVmkYuxmeuZ/nP92vYiiOo2oxPCdJHCD1vIggeLMl
+IpZCsh7wbgWSrsOVooG55ejomD13Z7+tarzA7D/Bobrmm3+GEg3IblookSL9UbTXub7IgVgn09g
eUji6mGOYbFOqlJWHZ9wrunWhE8LxOREwgf6zVZ1vkQSsFmgQWrooF+iDMdGtHuHR37rz8Uoxz3o
fpeeYzKIrrstRC9Rsqpp2xQq05vhL4sVTyrS0MXgmNVod7CNMTmFGP3METiVyQ/UP6k3RzLW0zNx
Z6rzcz0JeNQ9yDEqWJeQmo1FCWj5c/6Tgv9dlW4vahSCLRF9bEbNW9B8AIB+1id3/BD/pCBwpGSu
PmNNaKgQap0q3PGvsCfe4qNu3Rb8E6v4BqorqQW3ElmJFCF7RScoV3F3YDQZPBU1itiSK5E++U4y
UeepSecNOvNIlDEVw+0xDDtaN4R3foeMnWEelIzd5Of6ksb4P6O5tSnh39TcIi9Aa5bPM6aiQqXX
GFot29tgGUUgsEI6Gf1jNffNmUS6RAqsGfQuS0n4ZoV86qd//B6PzEwPS2ubc374YTsjVgp250HN
rzBkLVejQSz/WFPBL8FS+SPMMTseGrM2tOK3EsT2NImhlbhVnfvuh2pAoxucJ0kPD4Dx7kN4Me/G
oOO7stcFnwcEflCCwF3/lONSUO333VcJZuD1f8kA7R3suHnA9jV4ZbD/8gk8e51e1qgTDT/jCMYq
DlNXWqr/JG9UpzTNvlIcVOead5eEhDHUt+L/F3zEafe4eoDStE/XQmxtvFvJCs461c733AavSG3M
Vj6f6xHvL3UH2oyzLcdlXhkScwNLHeTXeDuvrbwb002lA7HaudNESupQ58qmiXDwOlYIjkOrQubK
fSjERgGeZk71vc+eqvbtj5b5SXGAI3vJw6IKnjxL4P1DZ2uk/EP5kdZsGfNvGbuP9SeSkpadRF7i
uZr1cAxD1JFCVQCXYWu9CXKsm+62fFFDsaNfZDcHGJRockE6hErstUc1Z2TGQ3IqfHmpHphmRXUg
EbUhp8JZMgxj1Z7Pk1Vg/L9m2ZGCEYZDrFlqkFmDWRxENyKfuvpXPE8H9750NoVZ9RLGiHkuWLWx
Kn0NY+T/gPa3UNQarHXico3wF1E9jBpBdgtYqb9j76jLzXDhn0QQTwXuwsNZ42+gLvk708UfZpVl
tsrkLugSOr7zqujY3OP4OejUm/2o9VOzcarg298f+WWxSC1siiG+2cgPmm/DFTYFPMqSfIe1aHyE
gcPWG+9vO5FnLhiEsIN/pLXYciJiaXLDPoVc45L422kQd3Ap3i/do1m6jllt0F+R4pu9Bcs2txY+
yRyf/cW3QJAPY706PCxibaNFuBG1f8PzXGmzGrmZPFtehUUPpbiwtEp2cIAPdhV5MggGDWeQAKOJ
NdMMHI3oM8NC3tauDaxtvjQC4NzhUpALdON36SR6Hd6bDP5IBLc664T5wNBtz3Hf80EnnIvrJ9Uf
T2HepD+HVCwtpPC1D/v7Gj0oqB+M1zGHXKRlHYxFYesbiScFZqeoYXwN4UU5ZvEf6SYn0FF00qLf
g/3dWlwI5PlQ0Y9g0nrpmR5+oZR0OweiL6B/ooYtb20xFBj6RZ44Tx8dqSOo+GKpgFx2ab5SMnR7
iRpASaNjc9YmhKUC6yCpws2fGDxayJgyVHKq8VNwjYA1pTGcLsisDIFw31AAvwGx6IC9V3mr4TUe
EYjVmkw0Aqgg3LQgePGvNWSPc9hBW8VgZkmclrN8dSJ91gAO+iKzMf+ZFl+22sS5eYCNskGR3gAb
ap81qrzRK57jlAyjCm/AM3gPT63JExiouzuJuae7IGrhHYwGs+2S7QI2cT4CyPWu+5gLSMwbr6tv
tJo2jBhbyim7Kz+8F08A6XM4d7VLIDR5DSh+9gEI5XHyB3kDXMf+rLkCeF+IzibogZi17Gg7auKu
zhteBNPVdwV8jJDr/FvEImyXLQBWtn179xODcU9PDXZEm7qGxsaEu/+Bz73xAnVjos1/fkJZuuwZ
b3okNuAdUasdk36MjtKxsdS0ivukkWOC9aFM5vm8f1BSSOcreNc/tc3tDpWgCYLrDkat0gUgrDwQ
V5cfz0RBNrfZ26dEHCW5Y+8w8zXExUuiHdAf+Zql+qXvm8IXb7sO5LC8lf74sTk7sIwCMAI8wQ+3
AV/3KI9wpWQ1PjoYXnzsTfvuDSFW5gtbQJ4TdIRKDvdpAk4wNvSOrbIaQ4sdRo01mF7fPlLWQ0Be
Zx5BkxfgZcWw5xHRj7sz4rEzaSatcR+c6mFUynWxvrMjL+BsLi/QmLOwmUPEZFCeuC8FYunJCZLu
Mvh+D+atyrmPFy4hokqYJF4kAj4uqU+A3ofRIWPohtLNN1y0DUiZvXTDsl/l97lXiB4wLKfksrT9
ZAnX+EKFJt8CcfjBjNWOs6YteGFvxfYS/sh9IlmP7rR0qn/MYtwQ+hI6nyRPcQnaT/mkO03faaGS
1j85KUK3whsQIDdcmgMc2+XQ0+bD7iJtCSHGRTPpKybbnadl6iZgESNMjOs67xXTPV3uPz6tyozQ
NOYtryKuxKcqGWDLZnjdIGh1rmEFKRsglLGbn6vA5o8qjXFWCfU5clh15+dFqd5/CHzaw/8N/ZhI
ZyM6VdyG7b6bQcjceZs1lVowQ20XAaRI39s+W6FST8HXB6dirH2qM3UxPc2un1kBKZhuOUBSVvia
ZrGTi3hLNpNvOvwj3ip5aACIBsimdTbLZLF2aM2sm1IL2bhwdtZLjVt0da8U/eztndYeh9G1l8dh
CX3J4QsRl857JgUIW/rmcnDRYZhtwYLzvIukh5N9A01GhycgGhRJ8VQK+OAeBzfuJzZrGxEuyKXn
uf1xwHyiVJCJre0wS8FFoisAnewMcZeoYrPsq6LDzLU4P1uHh8DhMmjgZVZbzs2vtiRutUVG/Fmt
PVKQKQT0t6NkYXgvFWp+eNZ0LOMdCjW/0aL1xHG5/h6g2Je2buetBzHufsDK80PfouxbBV1MKZw6
bBQXZibhhkm8YETzQ+GpSlv+CwbfA+CYYEzrokFKoThcSN8xLyQzeqlg/xer+oBF4+Z5byPwXhTn
gTKVPf6GFz544P5SDrmK9x9xEX5YgAY7pn7DgMFs66jfgXsGK6oPugecmXF+o1sHGPfGCCl7waR2
NLnKVZcYhov8XCzz0pG0/pkyiRzCQqaSSIh24wwvaI3yYvXVUUfzgWufIa3ppHdGQp5NUsNSHnvS
8B4rrApHMq4sUC3L16MuWDF9ral2vZlnONn7/N5CsBnXGZJXtCPRgkmYyALs6PjyASrRhO/wjneS
ZhdmAhYP+ZCP/xyC1li+HW8peyzUUEg7XREiFsz6sHsgMHdtrH9h4B0tyB/Hw64HUtR2ijG7IX8Y
TcwXmsfUXkQGvHjezdjoIGCDzBK0qZHLuylXzBu3o+5GtDUDvYnS9JLAhePuNXJLEvmji5zxxYC3
fkrJ15k46/pwiiJ4b/CK+dtUFFH+WyrxKe7FZoMyOZAYjNiQ+jky04/+LpTPKi/Jhx9C8faekezs
wXalB5mA0nKEqPI6O24oD9Z2YTxIvWrimirH5WIiVGGghkK59HjexnUoA8gigVEZP3avyJZoJuCA
1B9sJPF5H8Y5VeiNz4ger1BIgH1/5CA7j0L1L25LPoPc30kr63Uciu3TLoNvDNlAIahjR0JemsS1
5RnPT6TZ6VKQrJmDBP6RWxqHFfJAL5l1k6/ZDlZFgtsnNhws7n2OClysHRVYkE1AtbiFdytAT85X
1WWLxsw27faljF/ZzUjB2JU8QqtgYkd4iH5qIt16eatuPlNYYrsUHL5Z8+svPl+AkLCtJgVPOvvP
iPkpBWhQ4tB3AoMAm/gILxRYd0onpaDiiUcQdXZAkFk0frZnKpZ8SfgTNgS3TLww18jRAL9IuZRg
OLsfND10yBK6iV69BoO3owxkhgFAA4B32FIEWaCMAK3HwgbSd3RyJ2N+JKjq3cSGV79yrt987yne
uhWmlzzG7d3A2rKRGzFGXu9M1S32heJvpZdl08OiN0nx8wmpsrvCvO3T0B+lPX8N0FfozuKCIZk6
Q+LqRD4xTTDmNyNZTYloNk/Z9651K0iuFfprwjBd67iYG6/qAjrMtsaZ1UOVJb0OKw8kkE7g6ei8
gQ/aJhQy0vNBKm7nZOa7TgNAAym4J1aQ5K9/neqorLRGkyKba7EX9FUyFEf5Yjhu6HSBBgLPPxSa
WjFy5p8biCNkCwwq+PeZL/+jjIVyweJXF0kS66yMbuhVhUh18XW3CF9+hKypPGybsGTCsdNm8rlI
Lvu3MHFsHb3gcXywV30F6aQZczOZhChFFn3o/NjRmddosMCkv10NDRfPg+g7h2iI24OVLAy4w2rK
dKMxZRYWtFZZfW5ijzGxxk4IoSBqIwJF7jfbzsxhyotfMckJ7G2vpjUxMPo2WwWMWxLXq1QszoCy
6vHjKwzrdWpDcgC8zlxOXnLZLue6PaFD9ibvX8EiUT0i++Rwq4Z0zNUNbiEkXHlnqB3jec/3BZPK
lViDKoeyddtXR0e9iNHQTzSXFZOIZcIeRziZzNyz3ddpvtRlACevHq1Ww+zEO4aJUREPLEL08PYJ
2N6kYUz1F3Y5ZmwQppLbBQv3DU4wsPBdbYPmnMLX6nQiFXqIQXTy2M9/gl8A4pZvOgKVwy26/xnS
EvEQWRnuWLjpe86yLv97ymhSJZXHtQnKmEZjGLqXXbIwsBOgdo4IzbRi5nrhaFy3WG16njFwwAtM
YHdp+nOcg6RYcVL8WB4UTfVdU6rtl6A1ofKIl6ZE9G3c9YJuFBbyBdeDN/3KbikVzLX+oL5kg81B
LwF1Mfn5PecBS5A4zDxHORGNiP+oupdbzK8FAnHmzZnOSPZGry93icpijroOAjm1yC4zppE4Tu7Y
fO+iZpcPGwUHhm93HPD484hlMHuSyD/04Ytum1FNtklHWYd5Jxs78EWrNORTjGS9hTVaFK1kJgdt
9flIXwmID/iAdbYSgYJNkVTo6V1iUkRXrG2hjjnMrMAH++O1M/HlGkwJ5yd3y+dBjMMUeVlgWien
dZtslaILYn4LJyxiWblSiKviGwvcyTssgcoG1IH7/Ef4yhF11/MWcanSL+L6XxKP3CS/pGQgTQrZ
wV64EerOjUnzsBwUxayq2n1sxHpuU0f+ME6GO0G4Hyx/buCCIbbpKc1162nGWlTbwYuq0xxdxptV
otjAbpfzJXxS9fieZ+IlQUPSmAcwlhd/9PnWt7/WJgYlOmgIoPWqtzZZb2z+paKTX4H5hylF/TXj
AkXl1uOIRFOLNRYVEv7er9B0JW9wsUY3slXWOiXZ+Ch4JHTPDaB3iPdsgSIacE9NbF7b8CP3X41N
Tx5o+8CJg8gVCOjN/ihhIBU6M8pmsy6/rSY7/QRfXYyvqg+cB7SgPb2z55Fq2YmpSXrPRxuxebM8
3Bo99jSbWgGLc81FzlGDfoFO2XM4/WDPwox4h7jESDCAAwRpF7DDk3Xl2fzYIJ9faU1J3+gY/MVb
Q23odzhqrbNFdXMT3idaMkyf8G2zUKzCzXqRwciBia5bx6OZywSjn6fX4C6Ntl2L9fyRYZRTPmHR
9PT+tQuWMmHP/AqQqYOx0skXHpMEadM6qvhQk9mExZBGlLXwX8Q/SlHI+5YBnjK/I3c4xKj0qEuZ
Ds5LdclQbfHjdbDEr+yVBfT+1u1yJCJZCw1VVrbFKvJt53vPGG94VB2YjM4pzLbHrjhy6oTAQrgS
57xdQRlEZotQKtP4WGixdLOo1qw1weQPzzye5RhOtuiGEkcZ9N1m1yqSdbxM9nb0lO+5Ndj26FH1
njRXlGR5wE8kEtcg8JWnipxqVW9rplte8brCIGxqZ9dcudx6wCRxz77ybcboACek1sUJkA9s3VAm
q3rk2A2PTkAJlOHIvuRnNh+T2n3P/Y1KW67jxCxLARr+haxLlxNeBBLkqrxeD2vWyeZU+F3vlkdp
q+amlg1W3j+jAHtRl7VGJwDWHkfSK82vL/NJYGnfRo0ZRQCGII46uNRegH5RUE+XCLW1JT6YCg7L
EGWWodqqk0VvHgnGU0UFQua7leFIaMQ3sQDoVUz9TJ5KqkauiPx9fo0APTHX/XYjeRRc/462dlK8
vELw3CGtG7Wm3L1hf/Fc4AmIs2HWrumJwu96Wo7DDJJB9NiMGR4aJuQ4FBmRl39gjBUn6LZcRk6T
HiIOCaASrWw/6NlxsC9FFh4F3gcr+N+DjRi3aCBbACsXLNrHUnBmPKnnfu9RJ2jGbIfrSHLOE0cW
xGM6RrnS7vClLOyLKY/NKhgxARnki92eTI+i0uPfXs9I7hg5vZP/SKL6Hr3L3bBoF3FmIqAvLbLS
TgW/8u4WKpfBxvtIhgZyemwAi9Mfs56qdSj0qm/Gj+Df711b1UXHpblZD/WKCcbAo4T4TalOttBV
pV4NdJ+fVD2/iyidJYKueWjJVT115fCVqGlXIblLTzbNzKmRH4FheV+ig3T2aFQIwQ1lHmJ7qjGM
O7nhP6DDUTrqMqQdua4YPvJTZ8SfI8j5IZakv9XGOPd88+5Lxeaw76KwQlCm024x1LJrB+mjO5B8
Fo6AwbGP1CxlEq2an1VKN3Wj6+gX7kLOnZzXrFmE/ElqPizpjAHz/YrgYt3kBAEcG+XhejwLY5yT
Om6Dak5o7a6RfDvBTh+3LYE5UcOBSTrDMrV9VqezsQIpihII9xqxE1UMEiUAMIHk6GqPYgJKSgAf
S96HgpsbazfliCecbyo7ImMAbOFCci9Usu8JMbmmrFa1D2GYWFWT2pzjzg5Rrmj5qUezpI78CSAM
6CV2UhnwwJwywJEBgbUFgYTTvFdjZRP3e7eaB+VU2fZ1GmbTbyrtzP8Qo92Zx0rzgs6TTGo3TAK8
k97DPHpg/u7CKMQbYT4Tklkb6UkGZt9Y0SKjv2FIWB3QpK9jM1OjFqx/h/MXFtar1olvB92E6553
7lNFOcCkV/2cFBytGSFi+jnS0AnsIKyFFXCDD53BXIuknMAqIwSbUt5ciPZVgkLHPHaTpOutd2GE
YkGCnEtoDI6rACkyw/A0OBbAfy4oiF4o5mxG+KsCsVjYsMh3DRbQc3C4O2hu6lmLFsgEGuCy214h
so4TqLUUAPQLDSKKpwWXP5I00Q+Z3wcOHzyYdwbJK8h1FVTlynQFKaTqRfMiN7oJpI2IAGQb9tZW
9F9mWk+OEFd5I6+PF4jIz/fy6mBWaVL3qPHx2md0WbrWlwwD1lJZYqy03i3F81o+nT53i+QAZh+E
Rc+vHPuTurvCQaZqPSQdtsf79gygjnv7nI45ln1U1ffkgCTF1oKveIrsxVCXNesyuKPeNpOCVR8O
CnZKLJCuaqIJkNy34ykBx74TJall7ezMdfEtFwQ65n6KwuD2LzI41fselFm1FwUhamwH+W7fD1EC
vUqB9TK7VJkVeQlK7HYWEqs6Tc5S74mayLms2uZkYUlBrGUicS6EfZeqgzaGTDwXzRQN2nnFmEju
qrDq0CkHf3y2dqlZ+moy1oNRUTa0InptzUeC0mkBbbnoPuf1+Y0KaPGj1xYab7OCHDtDnsrIhGCY
23iSibkwUxR6Xr6W8Pr8BaFpxP8bFH6fmn/V/c1fqwR09HkRNu54deQDH3Stsda6uOPw4/kxp/xG
uUF3Si9ptT3BMYa+yRAvMJi4M+kkZhpFUD5zrloEqdU70xEz10M8UfYjMwAtFepy5d7j3E6itOd8
jjcjxv3MOW1S4sFjHzrPUeq65h98fjmRyTxdfVX8Nobxy+Bs3jcuHMOdbF0FPpvTeb7BrVh+09P+
ViE5B+TP2Sa5GPfgIygKTwJDgWElIF3RYc49bsdZxYXtK66JEmyBe8QUBmissnm1rjjDJ4SbN2xC
siR/XRXjXLiydDfdL1k+h8tUy31WEvkB4+mpWM/UDQyHePxI9v9CpSvyDq7HviKceq/toS4aou2q
POERQRADQD6/989NpJphm0li8IJw7JzQPCgffpuAhLwRJ6sz9VlNj1ixcheY2dESAyktR+Kgl8Ww
GFH8HAAKIZ5GKVsJ4woiEow/P2wQ0pIJMDVz6uPJ8HajjeAntWMzKg/zuVkbJu8yyIqO6m5nob1n
2M+XlVruYonvRatc7CJbha8tYtBVqF76lWB3+AW/a67DvuP/3HIiZ4VZ1nci909Pr+rKLpBVe4Kh
EMIzPIsgc2EXQBSuXtV/vklrLYmd7BEPad5cYJgSO9yAfh6+RKTDE8tsfBsBbZLe8/Qao4PFzjv2
PBT+jjQ6a6ueStaJTEXYr5LCT8prZyYJcSe3qXM+WOBtebshSzlYg4XnjUwNrdapsXtoOSTtZIzy
QlJWtntGxJPgIWZtXGB6240R/SvCj3N7jAE+qoUEc4OhK4qtXsXmkELF1crAb0nvDzm1Wbs7Jr8s
IEYWYyy+IhgObUZWeNA3RQYms0dYFzaDa6dhizBIj8dQ4sVtub02m47Y1Gj+GdTaBGnmB6BcvYl7
fiQTwZd6V6ZMm3AxcURWVxDmKlHQa56UecdANFHxHvMEloDbQSzlCoahtl+OahwmyYxstBPjSnls
PRanXArtyrB5bG9TeVKPya4CZxFBVxbucRjzt4HyY12TsGCiGGf1uuZWuACPNKcQGO4/HznW0toN
QoWo7Y4fkiVdyQ8LNSazJd6l8861AAHOYJKhc/NeHnreI/YmsDMHGqWe18iFfqVpUaQntohTLCnu
v8hGcKlxk1gJUGcLcg4hfuIsB92YZaY6DpNwlu/LJLuxC4AC0DwbKE0qJK6XdeoW8sqL1dDIrK1L
/BQ1KbVGOabEFHvAizWeqlK8UUMynWUHN2GZzSUgbB1sbv2f54wXDFusIiTCIWUkGIdkVEoHUAwU
Q9QnZ495npEI600/uYFX8l0O+A2iF/PodtxrcDBz/zi1gSf7ocepqCI6sMU4lnhwWUB/v1IhReST
QbCyir2up8H/3zBgk0d2QpCi3Nt/2DkMrAEEwcXFx0vzhq3qP75paHuYFw6M6ZTorVCFAejM//Pk
jPQU2Gq4rGz2oPJXDuXuab/9GfkKt3NomaJs7jQAxhi4E95yK/4O1Jf3/P43pNVy1kbcIB1AxxAB
u87ZRLH2UTi3pKs4pmaHguLCFoOfC5X1dcoLJU5boCALdm7Luq+56PeekX6HUcxWf2AKsdp5uLnL
jQPVuScGVPLbeSEYs4V3S+MsD/D29gk2+ILa8exeD1IEkSE4Gk/KMP6r5E0bdfHrgMJyLSA0AN+H
+CSun1qanU52HJogrSQnFmvJrPJ2T3imQT24DnAs9F12ByYmyDiRW26fNKpF38z+ywrkCtf/1etA
rw872h6AANGIiAafkdhSyXfsBxcU4kFJJz28zFXQOsnS5Wzd4byCfyLb04Vczq2VK3jHSB9zmNRX
iUkZ/96+9g05w1dvjJ7ip8pDRJKd2W8ZDY3yPJ0wriaawRynjxZYDMih5I0w8NDCAJ6jLGjfUI46
+EQq4exltyx+JBEZQXW9A4fsiSxvokDUmOZ8ZgcP9a2ytUCYYGxQlaYmgPShHkZOeDaN3P2BL6jQ
J6QTFJHOOYicQ7129UBmNWvijq5w+Vw0B+1cESldI3Vr9ZkPj01gDe3KNY9D/ZwlyE82GYUuzlEE
km2Q1cBovOTHrfC2sTz4D8oTm5LHCGSID+6zg5L4r4E8Ce5J5hKU9WbJ244EH2CqS7fofOeIUKX1
HYzwqjRgf8ThPbbkxot0SFW4c3AgcGPqCcMWytQlm4S95vVUfFilRVJdfSSt0KGIeX5F+f7/vzPL
SfLog7E75YISwexGpMbJcxA9OkvuwRIUZk5tgEkpEpgsgYFNMKXXC+VuCUw4+R633eY67phD4BHp
+r4PMZf6skpVQUZIesS2rfpzzmckiosdgc6TFlhEVCZAYWD2jpjhFqpOYYScU5b6eVfAAZ8VYgoP
Eiq5bBsPXsUggOkjOsD3o2eL2edIX6tPFXrjJsIyMKH4jftjinSt2XChOFkmyNawAjN+6EK2oVr5
VKVCIYz3UnhBjQ5IwzrBHO9/173KslwRyAH172kRha+DU671EjHE27YxH1fxkvwsFnoXcJTY54V+
D5PYRgLLh2p6v7iBW8Qh8tptzrE3eDMMTWfc+wPdXNapnT1volYIcp8TMx1M2XYi3gDd4XBtb908
qdHH/mXCcD8yZ2I4A6j+skvCYIkKoCG5r7LHDbouaH1Q5tlSjbgb437jKSsHMG9CiQugA/JJrE8z
LCDz78qLX3mlyAnhQHJ3QSIAevlkzlO6U9D3/PtEUPuv9NNvOkwaHjETiFIocLYPMMSP+Zi1+N48
m15snzWoOQi3uch9PeEsVeh2CeVTLq6JxAgXd5fj+6/WGVmTxNpS9fcLUin595d3a9W9A2pNR7lj
SFzLaVaMiljI1rLTqhmHC77ZPkvnELEtvm6y3yOw6XBKp1VNw1vD1BLy96l8kJJwNDZC+SMEyDKf
tx+2g6MoY5g3Ha4WnI8DubQrOjJBwkQe+4tpuYSxy+46LcOwRjFUbJaFfoVhkzvpJbWHvm+Ho/Av
QRQUD857WK0MPCjdCeqfnGWGKU4D2qn2SfBWxjvqnvGaojsw3czNufu/YeEoL5jNHg5a9T8G6GLO
YnNzDNLe68Em/4ctytsb3k64cAua1nYGWumutQB9UP3zgLjvV5lB5lGd91PX2sAi2XgQaWnzmwiZ
xWgT746gAKqOE/DOfQHY8049+Xiqyy24vk1qFDi47QVuhYvxtwFzn7OLBfu+wypAEgNq3SRzbHd/
KC3nglzPIHULSikHbMyb49BAbuDV4VSy7KTtZ9rLyUVzw41w0dLb0Bd1ugXrtgtqBKdsOuVCOhzj
nxlNWFgq/Uqy8IQUJDSRwERkBINHJkPtuLzjQVx9G/JAG5wSLKorPq3UJHBabDCHQJnVG67+t0q3
bHlN9aRctAvzSKNgI82FsshI9MhH+CmZBtYlXQCrQ5eZAIxtJm/rQo4DcBwvvvYbvYfX/RlRdZ6J
QNcEk4yjxl6IhZx2OFBMfVl+V2dZiw2qd4zAQq0B9KXCjlD7Vta3t1LvDNAS2DeUDQrMBhIXfxcq
AZ740JjXh/WlUKzjCLX3odSGHurielp3vhmbhsQxQhuVzV9iVdBGwI2Elj7pBZHEp6gBa79SgAcA
OlAvq/QRFoN53pmZABGTco9zEYG6Tl6x36JThmgonznxH78fXnCCtS2Iz0BjQKql8zFp90gUbwR7
epYKhBALMLHz6CugHREOeBRs88kx4Skb+/JzC9FnmuNE5hg70wj3yy36sHBsTTgZRYya7KHYg+4D
S3BO/GXtrHkuuDtItpIUHvvs6IhWCJQVVXUPARNnQeZQnkcYQQLFGpr7p2du0eCkVAlMEZwsfXEO
vEunNu8IkGhx/zN2P1u33v8yKOzTansXelijNDcbAMbg+sAH6TpJWNA3SGY9horiJ1PJM7jfQG6a
06wfoSbVUQvp+Xp/xGmABY1DO/yRo7ZCn/V0kBg8RkNuErbs7XW/lXrP+PU33bKPHe9qERJ8qNsp
yhKr1+2F13mxYcuZY1rMvOh97IyMfXcfvpqkdwbyiqSzuoTdMh9NFiGNnpFeGQNNbenA2szd8zxv
wvaGyWMwnGs1c3RooPXPTti/Sp7iPQLN1+UEoernHe5NaPk5i4rVey5WWkpLGc5eYFzrQH9DPtAH
o/jQT8NWfdF6ETjZc1buFIkAKY/xfv1uv5Y1cFVPWhe4bZNwuChUmUNSXGG36MNikG5ei//sGJy+
HhiIUjL8omtpCMNInNsGSR/i/WNSbpuMjQaNcbao9i4d2uFJRPMZyTTMhgI7/3Z3LFnFLD9Ph/R1
UiIAnSxst0m585ELjnkpwhPZ8RG2WTf8KNAiD7VBquf7bKx+aNfegq0I8FE7/FO43g/29USxIZn/
DBx0ype8cnEM75tCNNKBx60lQY0eOoN5hpi4DXHlGQttdiPhdTG3MKXI8pgmhNYhujKjeaEvGZeC
xrFp+oyZfzRHkQkQs9waVCT7L0PG97MCmCyaAzNleAot4RONWwlabYGIQxgsPrNdbLklMgGr2lZa
EjvA7ZiNWlm9s1g2HxiYo5jeweEh6Vn331Gxi1yWh/Io/90uFUSWowhVP9iIZmjPbiKLCzgk1lnH
2PEkbfqi1Jm49beNKOyrCdNvc8VfJJu7co+dKAUAV1MHXH2hUDQucaK8w5T1ME3goYZB3H+McoSf
t9KTdLklvBTXuIjGrrTWwBP/fqGa0OxjkpkAhaYkhhdy7aLVOCjfwhA2bftnWGT4M7uamFOPAxE9
sqEcw4hwnUJuF+OvNPhJJF7RDsCKjJroC996XrRgCvSMApZTFYE1mPgWh7Jvo7T3VM+5lHiuRCMU
cc3mNXEmjiHFqavzYmy9MAHq34Tty1wtjonqR16GG2Lf7+su0d8upvqkn7vrBysO6bbaUK49JitZ
ISURrCAyoLyv5QYRnS4tJEmZhfA07UwX3VrjK91FKKPGCHMXttnr10PcNcFJ4atMsCCieAsmEl+w
C3v8ojKiDF7L6DctJDVngFdHWaTme6MXa0PVs0JpExFFKlDSCSsijYRMqv5HrmkeqE9EIjC6lpIz
laZKGsYTfCFXabHRpXvP31/UaKR7fkLPh4pGdKWPeD9s5fGDWmKnUyBcoT3DmHX1Eqkwma0r4joV
35aVKYSQaw8l2s18m5Y77Enii3bnUUPYAUQom46QDItFLUu12Bm7McQhOjf4ETva0fDH157N6kRS
MQi+sSUKx2U5UdxeB6YZnV69xaztZ3pnPsC4l9J5pXysz4Ene1E30KnYYTAYVLOHShooegrVt7uc
mZXL1w0PGxMMsZbbCoTuv/t1xUTGhdeYdNZVhWlZmKwKc9GsvlSKC6Zj5qAgfuCkejmU5OqQvCye
AvWOC+meUw7GVM4gYpF5rPGTtqwIAgy20+aWyCnnQTOGMN5h3jVqUQMZbhX8gEopcQeeMStMcTsz
XnnuSOMF1xOUIlnY4Fk1dzyA/aPngpZZigGZxtSSNkYWpzAX8VGZyOl1TuOZ8i346gn9MYRRgymw
2ej9MlTrdo6A0h62TUnQJyQG6a7ZesF6yHNNaLE+f1Pr1knyOtxWR6mTAWFhU8HWRknRxdAt/x2+
19d94gTbCigK4+Rb30viXVBi9/WG0sZ/CQOYiTOomNinoR8lFrLqYwws2xt7nJlS6WwtTgvd27+C
Xl+CLEK3k7UaWvJxKOmvU8Nkp2LYD0xiZfIyTVM7txfYc3lLraD6c+NUMasew246wZBLthXwcWhy
p1O5OUNQjXbQmb8Pgi/ZFnIl5/ba1//OnNGuZvqR8xKEXAn7L8JsO4ZJBWeOfweDUoQ8kaXY5qjb
n37pP9nUgGwPaTcz5CbCjdNhG5VG5LZ5tlKioM6mUS5zOTLzL4bKVNeeLVEt+Ig6Yi0GalKusGMI
gryYayMfsMu9USKyQ/dn2Y5nD9NTH8xlvEqsGgYP1D0d0eP7OG1Z7uaM2IWONiMdQJVaSl8cVLpE
VBuOPey5VgJzixLGGBXqDKGABAgf3jFwqzs5/G01f4/F9PkrH8QSTK9uqOq2S+pG+L+htivWL55m
SlqnH8AXDxf4a/ciOzUUMQtoovnLEgC4C92C8KsCmuzKaOep3c0vo1/XDFLtxwOLh6AzS6Jdawbj
m8VhAQNs6bFdERft3rTVIbHdlz0vPz9pfz0tT+abwMn5ykBZbpFmtTYIk/dynDriKf5OhOcbjCA6
KEGuPJnEkJ5PuywqSy3HcNkWa00peEbq/utRpOkKHFIOmSVEFnCKHkvOxQPSEOFgkKd0t8YjE9NV
EVz/p903G50gw6kBWHvcbA6nvaHR9D0gh5h1bW6BaBG3rLzHln5r9Vc4+XedNwhfRjIq1DQA85eR
893W+0HODTbzaxdvkXDdRhWtH0+HftxCua3Ar6KGdtZifleXR38HADoASQgvetvgjJD5VdkQahbq
4pU01qVqLg+Y0Gp9RZdQm2HWEWkGsuXGdY53a/YlXLv+3RSbldiqHDOOs9UPwxsfGApNJ1vVvxO+
VWb64GligbegLWmyn6PH2mgtAyvjQV0cbZVobda2NDFovEXqLZWUWphBNYBkEfh5B5nms50PZlwF
AezQ3n9f3fsozTgyLoqVEYNENLLg0g9F+llf2drFWgUPA7+Hqnl4LG4gxJNDxZrBQqTmRQXAofYC
XG0z2I0rQba9wRJeba5KAbVAGJld4yBDrd/fNl6z20v9pv2avrV9jSq2aUin98bKyl+DnTtpt38N
x0YN4ol0Btd5LFsDw/GjqYRwRa3AabHUQCbwiksrFCEZkgkmrUTd8wLQizl7G9N6tpfu99aj/yPf
R8Q49kxXfnuyygzUKhOvQa7ZV8fN4age+2ll1ynLWgdzEAhRHGBSrpXcHREOCoo6zh0NoAU7reT+
4OFMogXgpgWXK3X/7RiF/Xtv5e7xabGG0UmSrFcsXauj+Eg3/ff5PcSB0GNZQOg7VQsVY22TY97u
pIIb49xDrrtyiBDZT3pjowh88TtxCbzmyF0MBOx9SxEKyyqz2XT3M2+ptGL2wGMhBI41kSnJZfct
81CrryBSrqsOx5xpL894Jgg9RNidihRWIK01LWlc+0RFbgah776HFuJdjvL/K3oLAEBwJ4or7p7t
DlpkbNPeP9iUHuc/V1XQeI7EkLCcDnDHb4S/A2NHgSIbCK9TV2no2gLlmEXHPDeZFe+3TjMrmz8z
mVUML4oGbPimVpVMU/jaRSospWlrXb6qSMrfkJad9wHTGJtlP02Qhr6yVFx9YzEjqyRuSUejlXkQ
2QLESxBaacnJUnyNkg6BVgEPlnlRZ5SxJyOx3cW49JdOBPRTWD8hnxzfUxpEaE2c+HTTM1yZtkVq
EomNJ2a8P/pFDDpdNdc0Sk+i+FMcqLMeDrMym0/Da+BdY3rwYX9GrDY1xI5cghS2eJZj67uexL2W
Snw4NHY9diS+DQB4qNwxWXBEmBPPRNA2zqWvUe95m9LFRyt8vFDoPx04J7pueOUWx6iFcixWg9/E
qZfgQRznPDM9feoAMkceH42/zlPQhFXIdIwDI5JRYtLvGD17jfmgM+KseRBSmlR3Zqyucq9HmI2R
3tWv7OkHaaNAXZxYlI3EotJlmGvGoHep0FGYp3OP+3u9b/7sbs3on8S09Yj8nQb2ZGFNC7ZIqSnS
s9AFwVPsvZ6PPTNiLzNYYvY7zWQhY1A26KXXmyR5z9U6DMoU+yubmDB3qzFAVJG71zy2GbSGNwA3
9I9a2yEVU1WmQqUSvvZOzx4ZK8j9tdeiGY/Z9LmhvgHADh6Wb9Jaq/WM3jxXEv3fWdXoeuT58h2V
EeHkWkx7Z19N6AQJAtTo7NtRACb3MCL64gp8TNf2RvQKabjzw9DBpOVqEImct/hWcGL6rMObQMpj
TzmmSSM2w7ZY5G6WvW6o4y1YC7bI2KnvVwLuI47BjO0sLvKaQ9lL+jukgJT1EMaf+JoLM4FxLTX2
cs6E2PH/FzELt2FLv6e6U5Jfstl1/rJiMgHvS/4q89pnqEPpcRTQDUFzcaa5XLTbodBOWfVywvgW
6HyL9n5Z33FE3qWHB7RX3tnh9Sm2Y8UPb1VrADhpv/nkSoCoAoHPqYlPIScpoLBWHWuINepNF06n
J4YkiOCa+EWKPp9rhNEpuxCEwp9y/OkpIh/9YUZfo+Vm20Fzw92b/CugnNd4WAd5QwWWyIbO1thr
IebJ/oxbumQailS+E11peb1rU4e7ZcaecagSQSKqttXLl9+6zNr3vjq566JHBxgV6zYWDBnSkX11
biiMxZW8NBl882cPv7CkevPOF977c0AX/JEbQciEFe4/2aZxb7T5utW50wkoZXwpzo9rotHbJCZ5
wxQhueRZAt/Kj7BpgdAodtCUq8Ksv8gTFm7woJJaVT9UAMJcqWaswjBy0pXpIj0u+PqK73lkTjc9
4dTHBCnDQ07n0b4QXYi42+GIDpzsNarO0Arz48Yo5qI+xHs4E9rIY1F2s3eWygL/Z/d8s9bmAxYK
LaH5LNuKFmD5iPuPKVL++SDldQq9UpOmo/dheaVhlAWoyEsUv96P4/rienz53CzExYQNbPRX0KDA
01/CX96LWK+IR+lttcvn0SllUk6vJ560yKygarSO74a9pebGnEoeBA6NrJpf7k1AUXBzRuOzUpM7
TqPhjWOtplNGQA/5a+Uou9uuskJeJxnWInEM8P+M7O/MoH4UTaBgOsfiAKVcezIRDQR+WOtdl0IX
hLvy49wnENWnSqccOXwi8DFBAtOugztSd4ECEXTtjUwv29eKMS7ws+RzJGAh2VafMJlFK/rvNdCZ
sEy8GD2RtklOSIPnNH5iUrvLSZKUlqzeZJxYwjB+JI0dFj0Aqt/z7u7tuezTHcTkB6MihchsuDPo
P2tBM8M+AtJ2Q/H9gn/tJVQkq7IxkJ8Ce8yHJQRx6WHBYUTzyGH1Fc1u6ho5Rh1i+4GMxkzVdY/X
Qzqse6Kx/ubm9zK9JpdsQhiX1/pEAYUaa7wRH1Myf/aa2XOIXVSMpZLh7CuXKGSKdU6Dk9dpY8JX
IHZJv4LDBds8AtpDcrvkrIsZKyeDwEoOCPj/xSNwlNj/VGapn5lmBnrV4NPuk5Dm5GfM+Q0osDdh
l0f+g703NB/rOh4jVs6EZ3PkbA4BSBG/LGPEx4AirLqsBWC/xmz5e57vN9Y5YiMuVXaoGmkqRIYC
BEACLp4WspgSLqAXpj9cvSt5coxE/8dqvc3C888UlADYpG148TeGwe83mq13aCP/og9QsxwYhp6o
O2gSw/AF2GShClHgswGoABoI3SHYSrHOLfsr7MfwW2Ls03wy8cQVBg/5QfgHkTCKVPtGsVwK9eNq
m2l6ykRnFtjbGgzt0qpABxDN+FAXCGTsMbRatn9f8lw3jo85LMyXxGEaIT3IS37yXR7NsHo41RNk
xc/v9Siqu6gt59o3jqpRZTV/zP8AvJEwP2f1g9dWHzg79niSV6cE34A/QB+1rCiFYRBWnZa4+a1z
XzEPizUKQhX5p3Qw+sc7ybDzHK/qYjFKwDdVZJ+6S222Xq++DWirY2AhBWKWe7NE+7euyKd+SGMl
U8P1GuhGgnEBq3XXt6Ujj89TDJcotCYYP4dqhPAvXkupis3OCtN+TnBOqOrcezhe7Tt8ORY6ZNKC
+uOO4+VvdhBDQQumqpai7HV9+SylbhTo2UnPmReQOEu8AjQOn1UtRxW0meAWwd7KV7SAyWvmTPyo
Wtl3jHEX8mDBp0vDQNZauExYTBpLrFnF0loQRe8mkAAlfQwMmwqoYKvjNhOvkaA9UxGqRAiLyI4S
YPzJKH9c33sB1U/KeQtgISusWGfmDfELGt11X4zQykiW0VLdEp1JkmzZlG2x/lN3WM6SIPA5ozog
wGt8RPQQKSZ4Kl4q5e0HS58Giks3qSMl6QmTxAQ15bk0zkI6fMfvMBhow7bRklYkn5m3c7pHJKyq
7rQhDUM4QnEfcnD29db5JHC1h/9AbkTHtW4AUQDUr9noEOMizJxOR5Z1siix4u+Euqr7lsM7Dxc+
6jo7dJb3ZB4yHxl73KFgBBBEZIv9XZM/LVLvqXstkdMZ3JXCJt14wk0g/7NYls9h+7NSpxlqYaas
6PHxfvPzQ7YoD5TlnJ+I4V6v9MBngORPFJQaTHpVx9IK4mZA0/8NoTJKQivRBGN4sgaFmVza81bp
flu5QTOgHAD3iqMt2fFOupTMISspQeX+qapwopH0rKnGKlxt+Iw93TyrNA0DevjoFH2YGcelz9GE
cayu+7EWNkGjDAsD8gGfRLlg9xJ9gPO3+ESGueYMvnc5A47FbnAd277SixYQLhaqE+6cEiZYc9Lu
U1E3IJ6neM1IC2EdFqhA09kTPUq26f1sawf7HEqf4X9dzvcYL44HkO4FzfDcGR7kD1kaN/9PBnIh
5QPbO2Qum2CGqPTrRuPTrCzu4h+D8nJkIm1Fc84htv02H9Iz6z/Q/qJq/SWbohf/EpNpwrrPIWsy
9NjuOFSrEjvVX/Z7g9oHidWDW5NY3QdHaebU/XbQIG4LgXyrL1iealqqtJjQApR4LZl5GEJatGhM
ZWrg4vQCaKctTVfnC+MzqmY/Q1Ip7ErKIo1Pua09p+VRUn96DfeqCvI6HZEpHeFqnP0M1oPT+V2p
xithQxN31eQBdSEhZZ6agxw3aZ9r4O/QvAAxM63/PSdh1SVwHv7vSUcks1mgrZO+BhJSHiAx+ckZ
jjpMotV1KqnNmwuIg3PzeC5dAzrU3MVKLB0QnLW11/+7Yy1EGOGHzBriop1u18ZHA0VltS57sE3a
rV2+hAwJEV1vRCUbcaJgM2xxruKB2204bTrMpdpW6Di5ejblVZUIZeU9/KmxZUh4bSflg1tA34vp
A2/HBbBbycHdzA5QI0/PWZ9OfNkMWLae8/shwhsh/qn/x4Exxv2h6Wi2gIpBQICzb7WGmlSWJWBY
VFChW1ly/mDqIj2MctP9TcgHmwHB/hBk5Bnz0nsC9reI2l8fG+WwxIINVc3y0SHXuu2NmLJBu2zj
y47x69KkNMCCGu6fj1useazoY89xmHHxEvpFaNjHhLraXd1aCYSg5EvmSYi7ymM1Z+DvTYR6cyhD
poWBtfQuPb9FpaOGbNzI0gnJLd2Rie7mpQAaltNhul6efkJ/rPLp2XaByJDPdo1j+V7zd5Whljue
nSGQfAIhq3d2rl349nwWcsTAuTrLke4YmWTnTTZlU0a4sjjSbh9kZRbvhQaqR45KdxmtUgk3k3Cr
XDy9fy1fVXPZ29W3yPqcA6gCT3+nkiwlBbgG26wtAyJVCwuuuUCcpxRIvpmExwWAaUEu+xoCHF3w
gdMHwZbxH5DlHWP+tRGZToKsDiM4XW2YRXK3lf6nEQyvi4uiHOabB4ujtNN1LYeGjozGnhgP7muR
FzDeukowsFpqIzy5yQs/VnDlRiuRsn/aVlRRPMq+/9dl58cSskYTGnXpytm7FcQ9nEp6XqyJqiUl
Hlit5D8YvdUmnb6lQro91O7XylS57evdkJdagmdNUAqLOSDUrySy126/m6LTbgV2eeyS1Tm/mpcR
GiHrFmq3f0kPKBZ/njba3AvFYLSgp0EOpudap/k9QwmNPU1Al+h5YVYK/U0M6hOlCR5zDLSAit3b
s4691sM2nLYJbuhwdCM5DkBKVSYAT6RoXVT/Vtx4RgyrLUTANUQRlms3Tkr0QLrWVBmQmQ1BIVyG
U/hSjIoKHAMklTsnzh0z+zAarKBCjFXI9X5FsxEDHy3t2rtyeEtB01DePyoscBX+4RgMJSZG7ABB
g86umegNNhjMdcu/VUrZ2XUXDo2AMqeolQK2XAtAg5J0+FgHomGFwjwK0weVGRshdjvMYVw77OWy
aOCh1xvSoGvCHybDcoJUHD3x817AwgVIGlcf5FlnCLLRVCi95cnvUyN6LkZk1HrfM9eox33AbfxF
G3cryxsG1UAYnzcTOtDfLBfTftsj38Qa29Tn47zYpBWi/8oyxOlgcMmgIMkAYxd3Mm4EAayFGuAt
QxpIqksiTeTPYOmYTQoYVx6w0VYmqF8gpE7JQKFqMhip2amKhzxXYIc+D9/wS96EMrUKC/kNUczn
d6BW/4p8BtzDCbdRw6LKdd+/cVurWQis0Uu/8bvB2r1wSH4UCbvSrhAZC3yzjLGKzTDOcFbn/PxF
iB7JNjJNPK5iH3O3igcCmeaWkoINB5QExDGpVYI2Gn7ybUptd34Ie/nVlol1RSv4aUvrISeYOFet
fVrAMHFuRdohAubkArtTjnkqJcZ20snU3jQiIrSRaHjt1Omp2pUsAH+BVjnSeuTN+8vGO22qvse/
HwNpLSzO+zn7XR/ziHhT5RF/t7Z/kAXS+MvSAnlyr8SntWrSiEpJHD5MtidfRMiX8agsasCAekoU
6TlItV+sMm6pWt6GYsvQKR6k+M3gzcUZPy2G+vy/nI4U7DTqL9O7au4sb9uoGshZB++V/6+2Bzt2
4FkxoGoiyteLVAuobh6eq8PrPlpUah548PGTzEXlfw/sr3Jhjx14E3mzCmzo3E+07Q88IfJ8sQV6
vB/7jEDjr95D20TxpOW7LKBdjbcvIhSARvXZ4M1fuxpt0dm15j8yIWzjveIGtwTXyIbOJTWhwX9R
94Uud6K/2WhghlTIW0S/aUELNNqiXr5cSW8Kv2Q6SnxY4Lu0Tjq5nCoWKnhvKNQ4L7qXuiNzDWqJ
Vh6s/4x7/ssY37dlUZky63T6Njnp6zDskKm8k5siEZi7694mh6QIldWoTaeIR1IW1osveW3ZEIvx
64NVRHfVDrFNl5UMP1AnrqI03MDRapTcp8OFzdp9tXzaJctwGGefCfq38+PU5rajH5MPLAHpp9SO
XNq2mg+qkuNkGYXAbusYYRBw4Zb2nAe8nFj2161dmUncxwVRC5skXWVZ3vVImEbuj8ZDDhaREAPk
5GnVgC6FIc5+sB1YpcctsyPCUHGprDvEjPzb+7oCMLUD2AAWa/aEIWhGN49dS9ZTf3+1JRnDLreN
CovB95EecQNf6clKXcOf+TcYd0LVaCQBhYmDU911CrMIg4jyPbnWxrYoZvDexp+/VICkwqf3ZYe8
F1JiQrkMk7JDCffAIR4EU3LHZa0zkJ5zeDwRzcCkN/bNo8HVkw/3m4EoF5EKOuoxhgRbX2V8ZWNs
L07kF7xx54YyKTrSTsFqcTiD5LYSfYelJoHGT444niQ+zw3bfX3lXvCfe+VVQ8tsGn6jO+4E9mdY
UL9DmSfvzEj2P6wzeaDz4PiW33AdH91xs7VY2CsNRyPWCf/Id0KXPkgnMPeQaCG5jacAlhbqKGXM
MmAd26YrJLNzje+AcgVZWdy1m1PRYtRSWS/IjlNkBDCU/QzXgJKyqRm0Ix0zR/pDcZN6RWjVTk9D
ou7KYmv3Bg7pFnKYRVyXwS/kBa1qbVyPBgbOBISdSVUjOYNjbbug7+ITPpvo8nZFvN8qaW6rwcHH
4TOcbf0+zQp005AzCXgo+a7PGyp3L/usTUfE1EYkkyqhhZrAzqkVY5PubxkwTVN5VmjLxhsygRHW
+CVWRz4Okj+JTZZILaN5VJbWwaPCzuJc0PY/kahT0mHuQ2e7/apYVxpozbHYX+but/nadbpeGsTH
iUNFs1/RINzqjEiQzCC1YlWYYCI/7cqrhham4yxdenbDPyZA6ZpM72Je6l29IpjfZlPPfGgi8VbA
jadFsqqtnHGwv3sDNSCLMg0nTQAqvzPvkFQeyVL7grPAyZWzAhw2ljzOpB13vwg+6aWU7U1pz6oj
3jcKIcb7TPmf9H/G88svz9x8wHx0aJQOgghSKI12WgKSpv3VbpIDIi0Qd1FJqMnV5YKQPPVqHE1+
Sp2QVCl5hN+GRrwd/1oo8k3A7adfQ+zmfnjKg7T0CDX+CRUDTCISKdXJwnFg7eCviWVFhv6188OF
IFZKDiwO/Te0PxJsUuu48qXcbLuIKF7i24eDIgsmaXXncfL/7nPhOwbm7TG9KGOaNosyAOx7cla3
fPLzmDHsRUSbhYIkP1FDGgXTf69oRwf07ZUo3u9TcJDyWeuW0kjHxgTTIs+lTxGedJzZyT+V5USV
See3igFzsZb0zi8Y+K/G0ZSFEjJ8ge6jh9DkXpmktZlFvUb4SJsVuCJn3XfaFzMmCLMHBCbqDdrq
8uLZU4chDcFDV+z+kOG+OWviSwKwBwkq7YUWd4UYX4sbgOGuVLMtbe7zHvAgp/SGhyDrYUC/cA0T
yvd8my/kPD+BTkY/XZaGmhttR2A37v8R66JHSRQfxQHgkKtlgMUKuHOk3bKi1vGczd6vOO4MR1Uj
iOVO8l6VOfvnyYRad8+bbt6C2UgLEW3EO/jR2cKuUUukiyII8XSYH29vFmnYXIyhkqkbN2DQyO9g
GSeMTpbqdKOu+4crvdvs6M//6gj02yS9sLbxiS5gHBb5v1nqXKttmFdZN7bOVe9KFZ2B/obaGLeY
q8ejttehDDfYdOblLlqaxufYgiggJtciqmdpgtwDfPcboTnZxtOc6VtFMU/XCbkgnf423YywN1p8
j/C1SyJzexZcvxiYuuaQcX+kXPpFNh0Ll29X/QYsan9YsaO7OYeItgQfoc45Scl/cMtuyEG6Tl82
JlkuPZLtRfif8HXI1tJqFlR8U4jsjrCgArT2L+9GCkXgcJzMP9DQ5bI/mtan7AzcvFedvAZPuAhN
zc4RJEJxu7XNTwWsG6+GkcUo7zUA+oDLPUwFyE2At8H9/3soaTLOx8pJm0gCiXUPRCce6og2Bqrk
gZ115//RCm6fAsnZtDGP5WFwrAdAzacV0iUw/HLuZdsZjTYqOa6cMKTHkiIFK55gDNHLZTblHRJp
RplKuYG3c/NvGAaPAeH+1WSL4tBCGu9LXYLBMj/YrSjyyGV+pA/+5TnRWPP5B5NoL4c6eN6z/eRm
M8dcM4v4lT1BItHqtpYTKtsTinLZeyKhtoOmwyqsvSVYD3Y/7B1uw89S1JdllX/cblAAKrxhCMCR
dEWfxnQgx/YQl+xG/XD6sfTgkXxeSkDKMxwbq06me+pTPsmZK9F93ZrnFGw5R2Oop2adoDPAaAnr
cGlyk11/J5hORZd6aLgtzYJ2US/FcGmz0ZR6vQxRCxg9zuFT2dzNLg0Bf9UWWsXSQg/GF4YM1reT
VILqI2O9z5IjE4Vc/r9wYHZKDlKkP/t4+o3Yh4Bj8OfkAbQ/5GF7cS+3n7T5AFPbwHFxAwhVoRSK
LnPDnSwTqitPx5Pov893Le9MkxtlV59oUHrEa7ErmLa6132Jgefu7VfF60+f5W+GJJ6No2PvqCMu
Naoe/s0Gc+MqMPH7UnKUnBGfJcAF8z5SZCHb/S2YpwJc41xvU8MwE+qczyTBzyyiDBUOnlt044PS
mABt08sKyD5qMFeBvJUNJUZFwxKhsA5Ws1DLY5U6xVF91m/l4aEbmSfwrgCxzi3HnkeIRFVqC9sl
lBMIciVzzEgdGs+0TL6KMt9OafKcW/G9rAHgHZ5GnVPAzxxbE9oOtON+N3yDBdg+3PKpT38akgL6
c7aggb7ZWeU9U7UXDJU4JgieUs6HKPSWCUSCqGiNyfpsHPB2kJRxSaWnR58kckMVLHh7VlQkqVAW
82heDdcoJnPwC6vGGpftsba9u8n+V/IcfPIyVvFPL9iQUHTyyGtbGZETDnKh/3kljp4E3rkj1HpL
ggOGhtZ7kVa9KHOxYGYcoqNdam3hX0qGsmayvMjOa4evzbFIFuz47Ag7wccr/yHsOUc7/ZrNYORO
Yiw45creO0vtg+0TF5Q65JrCOEoAoaFOH2VX1ySEv8Fjuy2cl1+DQiJ04++lUV+kwe+mXYoPRDsY
IMg0QwGlnotZFtqWN6ZXpTXWYVVLf668S7J5ADLQQBf3vjdHhYEcvHdqqv7qfPyMX7ezyZCsXkqx
xw2ijwM7SfHDo4Ik6ro0Y9GDEf77qZV8IFiDRZih63B4gvtrIcnpDmMAuFq5n2qdoYlXmDtbmmZG
+jhd3+DFUfeig/GJ/rlcZCT2xPUp2Qiz0fVYT6GDfKtDu2b12zAtPFN2pfsl5klGON8kDGNN2r7z
gt1fH5OgelEX23bFbuIv0xKns5MOP/Y4PVl+NGDGpe3zM/LpIOvlc22vAcx6eJihEGOJkXeuvN0c
Pl3+XNg5sxtlNWfxR/KJyT/bwaLLj8RKZ97k62rEhX3rLYdOsNC3GG/CuFZ3J75qyOUiGbdPhf4z
0BWcUSoOlE9+IS10RzQ5b87D0NXPfo/Z29asazVHiesbzO4EErnuu3/A7Z9oBS7ylasWszvTi+Zk
VzKS4e+gEFyBAtWmUt8R79jOpt/fmnzmpfL8ToBzlAsgtkfN9cZz1JisYq671DdE9N4V5yOPbvx0
Y6LJrbA7RwBqKU4TDLfaS8+pV/7kwQ122U12WopvV3E5iRW4bhB6/h07l2/24fQ8ai97HIPixSwA
XnDCRQM37RiAGaF8amw4g7/LxcqYqphiUtPG2zNspq26lgqhdi6ps6DYtGrlwHZj3e7pS617mP+U
f1EVZ6ksG5mfvms9QDAiQm7iisgoq1pz5REF2kU2dsoB389zKMgbLmSpO3LxlZgqA+9foXghVwtG
wmXCBkp4ufFYGJ8ABHUTUx7N2vzU6AUCccikQ8nQHwxXRE3N6BnNlT3z8RPllLvIL23iFzK/E6iq
Q6FiXkhFPGO0twOAWvKBxRQYuBP1MRrCu5Z+dtLnN/krECn78yG44ZYCC6yqF36uYZQqbZW32NH2
+33T+iB4gIgcQZLYI7Ut66dYwCtE1n6YvsHb+vIIu86RUAQj3qHuNeeMBdCorL6cAyd3AjuxJp3t
1kbx/Z+j6ZvNDGzMLkljstO0bhvytXZcPjysr7AHveW07Oy8pT/S/nomKrkG9HsY3XZbQe6KP95v
0QjYARQLhif9eKRr5ExOxjEKzGhRAtBV/n6rNy/OkaGws65Sp7vdbW949fi64xHTijyWZAO7qMbd
sStwFW6LAYkorPUy89FR9eIkg0DoKqwEsm0SZA5DAlJjt4m84eTTkGNeFsXHUukDvcSIxzA+NwL8
SiDnYMUqSSmCV1qNzXt62DgM1HyXlcbgplWLnt7yezIBz4wJ+JlWCpXkwFE7p/6pH54FThkWHw5k
WN5D2YoBs7nJNfwwtHfALEqSPEgtF4cUOH7TK6oTe83Oa/J/4rxbQp4Q3F5laUQyKTBPd39RwMB0
QpA2fF1wOmKk3pDSo32U3h9DjMh1E8zIPP+m8dLjj3uqkqov0Jyf1RalQjtBKeGaxsKmJY8mAl2K
ROrc4bNYogaoqbHo5Q0u5Z8jHkej4OF3K6HbjZUeE+zdiJCxy1/+PwYhIjPN6I19jipz2MIvBRE3
s1gkYzjlaU1JO7ntdQ0A85vOm/2nGcI1ILYswRBJ8gWph2ynZhC6eXCKd6Cwl4APABPPA09IK94t
vRIbacBggtf/A521FsvXfrC/qRd9oQ4YQ+LF8R07yrCv3bEG/7icreredOHiopLwEPDUserGZAN3
bPfEBOPCHRSvvscm4avCHOA5evnJ2rU/n5o2AD635D9srbUIoTRRx3EfnDeUMn8HlexIDp3GzgRv
340NLMXPhE65DJ52zoYM/5hOOrIUXqLi6RmAaJX4TYOSM75XFqzrfEBj/NW1Y573qFjGNg1jOAmi
5Itv6Pakfl0/vxSvptr3xmWusaxnnmrWf5hsdyfYE8OeVdgLNH9k8wFPKoeSfK0VgfrlOW3YAtlB
0sPhBqGFMqpy+Ex9oGfpmbR93T82UU/x//Taaor1A7/2H8o8EQetNNBdVjIcXJIuiftyI5V0z2ZN
hPO55Blfyy/kokJSqV6lit4b0dyByDtDPPIJM2YkZ2iLDr356NQph890OKNTBGCo4BR7xdL3C7Rs
81kMe0OT5OgVIRqKu4y03FcfaCF9t/p9OHkVlXxSTaQwY8U5Tw04cS992ZgQy+0sNkeVperJpUAc
8Q+c/EjhgNpLdhbhQFMlz+HyK0IRhdHjWDdUxn14UkAsXmPtU9ksU5o+JhxWFbKU8+dpQS+8aaVh
ToeznOu6PoQy4IP2d3VGRmlHhLQr/q9IIZcfzv7QZpuBzJpm0I64RBj2SNGdNpxzreUdfBKKdYQc
wjCDTl8srpB71uCEJIZ7vF9blVZ64nQ6JW6dakFKeWxQFn5q12KtXd5uUm6WnjDqcHJzMK8JLFLt
i0hDKOk6s1hn5x6c0ovJyHQK0gXiMFRpIRCmoY4Tr4nLbxNHQYxnC7lIbrSfJmYwzkTn4TGxYhux
zgVMsGiwCqPKVH9RSgJ6GFZ+MLjNzoR2po574hIwJeETxxQ5DSaeg17mwif9Xcvs1CJE52q1gDXF
ban9yfztbYxNTYgspvvDD0wC67NNpjZkNjFSgTrbvKbIq+M4NVryNa9h90mhiM2w2DWYpX7weOZ0
0jItmR5cglnSOqJSSzjt24kJZQCqgSsRO8sWqNeUO1JKDTkQzQ2j6arXPGy592iu5rDQcnXMEddL
YKyriq+EktXmuk7G7usWs8ljTjYzE5b6E3IesrRzEU/+K6pQ9xS/bKIWeghucm+kV56vcwzyEtip
dT+aYY3E8juZdePjHJ4ZSdG3vh6qe0CBO6VUXUnNcVRxZUGgRqauC6INkTdU+YcOIt86yHzavZM8
/tbaHzvBFuzEEkQpt/rcxef/Ocf1O+aX27BKXjWd+azNK5kqeoYLuLkOGBVBfP+uk4CcYP9y+zr7
N4Hr9kXSth6OcseHBRmnLTLFAgBJol3NktUpaPuvb12zcpstOxiWml0+muVaM2S4OBWep331M/8c
H9F2jD7nBURVMt3mupRJz5EwLcUY2rUP991vB9ObqyhM+4za5E4pLt8/lXm2UoKkA/XpHbgyQSj4
rFYPxSbi1SO5nDK3jMmGZius3B/QvpUUghLAa0HJQm8pAN7xV6l5/yatJzy6yicGfWHf2USGDfnZ
V93Ys8EkfPCaPgwhG5w1UIm+u1vBleVNM485cE6X8Gz5vXeTM06TJED+O1Oq2dOWN/ZbVZSLf4jt
AE+d1V5ZEocVcfvGlEqBMDvfzY/ISDJsJxFVUuFmwX+beguAlatH+nMmYNV+WiElhlcUqns+27ZU
1U8pn5gQbTntxRYT9hfbfothAbVukdpqIeTZaaJFl+OfkD1a9ol7ku/DCNIuhZcFtFeaPA2U+hJM
e2hfdiync0RmpKwL0PrZsxcLKz8A8sy8R7PLEosXsEbvU3wcSuVJzNg/vCZ1RzA8SFbr9kpaqnzn
k2h0X849X7fyeefdZOpi5e6pX2RtPJXMP6RVlFLPOkpMOeOhgd2YzkJaeXr+vBG+GJcWwIJr/dLa
LZgO7QhO1sIQk0nvR2+88iPE8k4DCmcBKzFxympMiNnO8NppWxs2GmnxB+UK0H5PDkS/mUYLfPnR
5ozjy3Cp253vc5qtTmresykfSL1+1s3CblWuLlSVl5S/121jyJ1g5cF/EaDalWsz08mCA57I6A8P
ye5bmVxNxTEOIaiSOr6vG66lMsb94k0pmXqTSdHK1UAwXjDUopCo0rcC+Z9kdqkNWQSpM8pwpM3t
pcuGhsL17KYWEB73VkFRwsPKrAy3icgf+nnucM6GkO4CvLer4ZauwjDj5m1c8aGScnOE35eWEQ7D
JQgEz59pUZl0AL3SnzU37hIehfi8jXFGxtSNfeXi1CyR8CRH3inMYcZds+YNvBBZ2ER4RlDaRfV/
0db5aauj37+Onihqb7NRUDNEUEyTZh5FGcNeRen8rNw82ykEpuVGKPSbCNYYCUMTDnrfezbzNN/b
02hRL8AojOmu83exZnegq2dm1SFt0+fGtfvDWxLzqRda9h8i7Fbn5F1YhG/PUXlJA0abjV+9xR/l
y6gwVPC0PUu2ooyo6+4UPFG+Geb1slLAdsQkjK210xR6pQHcvD+1SNgcUIqxpAbt/SmCkGYXA76o
3+lyMkZ1IgZow7hbtn0w/tfeQswk1lMszeZa/sNrnOMMB2oA27aBRAMeqsk60YSGZQwhmXadR2na
n0AQgIzH/QloeYuGku0yHIaEkNtfwZqGz2yuE34sqFfX40kuYmKL60Z8/jCBgR+OtvbTikxGQXuu
rFNozCdDzscc6AO7BQJEfMod0qbJ4Nt8B198WAl7GYNLcRkoN+ba2Z+nr23dliCSd0deZ99EuXkO
AH8ci5b5kU8m71S2o9RwugmZpS6/N+PFmztVXnlxd6wsuh8+hEG8kN48LkzpqhOJsodZw2nehHVN
4KRkWx+aeNStHrLjxXvHi58p4APPfbe4XC2UHtHQ+v7OFQk/QYtkgy6O4kbNqPXalreSQQwf7qll
s4ndclklLPZ29A9GYQUaAGGmzQtnXkWWJTE+ML4RpOB8TZ9wsdBKmK/XWAeHsv7K5UkN2YHOkh0n
5oVMgcIfEet1imqWWTxbd794haSgw+nRenbqJiFdOr9g9buI0P8CyPylCkoSRKRVIZiAu/Mpv9lE
zHCvVhFZ/Xg14TsooTZTx4GzO8mZlJ6ZhIciJef6TtKC1tbbtKBq3DPIwW1UJKSLTehs2JITG9ZM
4gX5+pcGaubgJgR+8/c5eirHf3ss2tHjcJFPRXKftmctGt5qIpHA74xDMrmDuraxBF9py5SHIsvI
xHHE4cMXF0OmdPWD9X+9fo5HwuyJEY471PmvQJ76HsRYaXJ4udJSGG63SfbAsrzJe8EpaM/KtmQY
PkgQT2TcBItqO53StCPSAaNVtgknqWTWqmFhpRnVq6zWL8+8eKz1mF3JybP2EAoUfrJglBVjvj+u
qcUsVe4x1y2a2kQr24Ep5NtvrkU37kdQrOYn7bLaIuvWxRWU9fZ+INdmYF7FNSHvZA5FkfjQpirM
IOrWtIPm2k8xtYlyJGR7u9W1UtHDHa5X/Ne2Dx1fn9lCBmqEsXf9X9zolHxYQzNghgRnw7ntGKRq
wRELhzyLr4eoGFM5vRU0gNuxYew0bG0rqVh6bPVOKoVrQW6wsVfoDmV3F1CMniJyeYdU7Z2PWd7j
QVRbxFSVMUD8YNsst0ygKgOP4RS5Wv+A1Bx0b3FugNn4mFlb7PuUv4RF3eckA9GhzcxGZRsefnyZ
6rMIPt58XpUK1UKzvIFa+9kWyI0JG9oTczK6sM9UW/gJ5xRsFlzq3BtcwQNaanJmH84F+cXAbTGb
jwGa4Q/mNrv6HBqqP3Q/yGq+SaWMnHZqZwblZrecqy9x7mVrHSCcZJfGW58EaP3KcLmmj7VHG5fm
BI05W4pOz62S/vzNRItajmXoTRSKP0M5WMcjjN6JOciGnrlKpDCfy7B2sYWxb3XvJ/y+pG49QhFL
3VGb4G9NKC9tJlJTYlMmHqBfzQsP1wt2HNWN4BdP2frunFKH7BqjiUsYDirT0fhWXqELHfw/9yIR
wN7hLwVPtMTB4kkJMBsd8G9HvdDw4w+r1sS8Qdx7Rvz6BXE7V06Suxai+VqiatCcBT8RdpEoo6cX
EOmU5D9r3tgQXgSKl5W6xX7nxSKgZKnprB/mvwppCATYfrsAtz1TdY9iuImL3KGVzjDOel3d62W2
SwccbGjY4QJiIuavb2r9HVbixX+kcOX37eFJnEGdRJ9K1bOnoOto02LiHy4QrBvqqOIc3hikxGYk
2ZiVSqrcbR+IeC7xvZS6yjdAsHlFBCN19cZLQ+sgNovlGCN1pcFIUF/qJ0GtBQQ69xaTnn9z4JMV
5+ABskGoxjWM6jDZuax2osfz6Kam8eOJvh5cp807PS5thIKhzRlffJM5xZmuGYy/96v5T0/zR/WZ
rudurT9KTWmbeoEe5tujEaIN+9yBTyp2v6OaHjsN9zai2G3umEdUrPKQeZ/aCw635Jgtry4MtZfy
+/gQa91XzoPrCjfT3znq6Yf0g4BGsNBrWEo3vfJmEca3hfU8n/TSp+03ey+tOPfI+4uMxL4jP3bw
TS5Ph2Cu7zbssLT4l5HM86bvHVoN9+2fQVXZu35lEnAEVNwrv+IZpLZ19NiRsmoG4KNdLKXzspmT
hqqX440pLPxWuep4kqlG5YDpL9t287eYMnrizu3ZK6N0BjLPgDHOZTCoFvztUHQwA4gi6tUcvuJt
vaXffk/Gq8JM7QqnfhO9u1orlH1mZ3bFQXH2GRu+gH000nV6G8Tej/Rh4JsdWxYXcdLC/0i7D61k
s+bkKAPWoIdwB6cZLNudgeGle8ydZA60gM/jNol91+dDMhxe8tELuK3Z1YjPExpN0Xjl1n7klu1L
HxOSF0XRRT1gsVULMz29g978O6x6V2idm0tTZy633KmtRRjtaslxEdrRqSq3v/93ywckHgr/3Buz
y0ABnku0a4rnvh4Z7aNYgo7ZNAZcsQD9iPv1TT2Dpw8rocddyntLZdIq2OGWzF08BLWZAZcWHeL4
XuYXSC9tJHn1gD+s76IlsJZ2QDqkLSy2ca6FJx1FKus1CXv0PTZsNl1Dy+G1p8gI0bxp5gEz3uYk
eFbGWbW9wJja047UgqmfEbZJtnWrAeapxyhrZ781ceUVEUy1k36VFv/gKsvuKg19PnGVddYzInhU
uhfGPxZZiSTLbt6FzuFOm8zU8jGCwQ7ilkWoK8O4uPgxR1CaWu+NbR85o1R1vuA8gvPC5zXgYzgf
ZYoRBKewTfK8ZZshHPvOwhDzzs66KZLZV82sjuAVtASe7LJy76UY7dtqJmArPv849KbB9C6MtJ1R
QZsKB/ddaREY40QwJQxJYPuSN4V90H6cneCTu6fRQ2URXHlQ0Xr3I1JaYCnSNP68k9KujQliM07f
mHIz9z3EGyrhjAxC+OZc+MsZvXdyHtSH5MF13jLpe7Y2ZFQ8NzLBY3iK1ArT1XT7+wtzvb3+3PNz
h6IFH4ZUSM8nVv7IGlIUEm+WrsaijHjlK4hdafpyS7pBYQTQR2M5uw6RqQ/ZqtyK8bwGOz7BI/Q2
0aGa2kIlP12iHsvaE8drkUzkrUwlzqpqSEqVhZNfHHcM0WJ2z6wEkLx4MsmwLfSf36zettwDwZlX
gTrcqTqq+hSJVa7U2apPHe5H0dmjkP/EKUNkEsK3J51kWKU6THqnM+vUvsnewU6XRggOfQbfVvCi
RzxrYwF1HhFshk/O7Oj/HDvyTOFPTNkBF1NwzadM3yVeV9I3Cy6006sPywDYzBygLQOiLgYJ9VRV
mvvya7Fn24rNGQUa7oT79QMF2/RkysvjV5kWlw5Cr7DVLVXGgJfnlZOwu8aTV8h+p8+kMDlYif1p
G7wNmxg6mlQr5RsjJfS5KtAq5LSjEj8gUqirNLqXn0Qw8366HujwO9wcAQ19UpgY53gBVMvAzk9h
3N5s8QxNtDXUSumelQ+TBLF0tkIaCmPbm+vu0p8YuY57rw0VrAcP3Ge0hdb4RcAG+YAO7cJ+d0pd
NsVYeLG4b1U7YuxnX0Ao/Eqz0CoYmU3IpVka1ITgnpMqaJqKsUe776TRBA9NPJxxjDVtwusNePnb
RQy4QR0YIDjctmg/Lee3nEmO71rKYedRBbLZ7Eu5QGPPQ1qBURFduK4qrlzJWoexZH6Yh6o79pzr
2KMTVEqUU27hWQSL9QzNOVSNwJaal6zLcGFxqGVS2tIlhVDUBsC2mBTaI9Rz4vdyY1G9xND7Btk+
74MGmOTl7Z3ySR64JVuCRdf0BHSPnrUBcaXOr9GksXRHORd4F2U4r9XXKX5LSa9Ubyve45b8j6Tb
3kAMr+hIZSpJG1QHK94DjuSViKn5v35IxcUASX0jM4KFuJCgM8sJ0Qatztq7PkCgiK/hrSCYCkia
FJhVDJpgfr/G+nUbIM/jU/Md4+bBJe+27GnySR9jScN3rWMSql7OdA2odO+c2X4tyecnLXRfeWTO
bifkbiwG+7V6NmaRK3CHhBBOfaapK18M+Anhju7iNdCOYwiNQ2TrOA9iixYWThla8VU8rywQPx8I
L/B+urVm3HRpY35G/QUTFJNw9/J/g3FpSc4hDUNr+SIWXm/VBaBkfFBhckqBuAJ5MhgTKYJ8Cri0
aNicDuRdMwyBpzIm4PHWh7hj2hFCMxK7E0zLpvs6rqdBJa6YJ7+Y4KhEic8KAbdq6kySSXYOpDON
QIGf2L6PHZOMjSzq7KBvE1TBf0pS+Z3KN8LcXwLnVqWwwqNdL/6U80vaQJdEbiZbQSuYhptMFS3M
AqAK++Z5eMYIaueOZD3HTetLtPYTMqr5lcaP/bByADzWGKtl3CJ4E4rzwFBd2iGNQWupqeedI9AD
GrrneP4YdPskLE23LGvquV2UcasI1fl+Eh7qJysSK9SWRFobg+jfFyXFdxGSWNfUMS2BWH33WtgM
NFNI7qYY/aWokqtEM1iAzeSFsjgFZPMHVSkNTqVR0bijzv+1D2gy8kOxrBeF9zKCziQqXA+Rgf5V
wo+GNpujg60q6EiYsg7YzsL+4mbBLMyGN4Nd9lt/BQCl2fr483XgUEgEphnW3bB+lkgZkBPdod78
X8Xnmhy2Nuc8kcvVndRELIZPi2KS8Eo5uby/EAXk5Lsye9IEH1x0su4Y3w8DyF/i08NPK+hasqFz
JC2duw3nwee4KWltcUMcRHY2eKXZdjbln17wiXCIfAS5KSLkmnDp4RUYwIbV0tT+JjpRdjts/akJ
mzGFmVEMJ9B9czmmlt2ca3Da9ALkj13YIlV7MYkS4Fr9EP6VqN2EBKpJFQTweQ6nBFWZh8xMmkFP
6+rBJY+TLiEUq2Zy5zxFqjSN6iou3ggxN4DxhfF88wgABXhAgsPBBZPYraUSogeCY28giHfW3zC2
6PNQp+5O47A6tVpxk4h21yeOyy6FZRJmksTdQg/PheP/c+vj0y0X4fomPePDPHz/AlbAPqx6lYs8
s6zX7pvodMr0sTfpr0VhQDhcVYCWX5h0qe6wuMW10ZOrN/h4PUYBFAkXsYIorNn2s+efQ17YMXd6
oFRYK+9MIbISLu1wQkGa1k6J8/YLGll/2L9PmFWid3eVJOW/pKJuHKEb0x9Xnl5nmLJnH+r1nEEb
sLn3Gx+njCpwq2eCJRlD8wAOvysY/YMaVqDWPimujnLaQZZDU/hzx5rYMf6FzfogQoN2DdwFBQ4E
nxobnSfkdLSNkIVzgxsXnIEL/BHktEAd1XbpQGaEpb6mpdOoPYI82VPtKvTCS/7jRZPZlvKbWzU/
Iyvqwp+euAoJ2Fuwnubk7W/3WZbw1D/p2O0Z0g+iNQAMeGUeRfMFBjltIKqRk6AjJh9th5GLayGw
Nyr0J+dM5X8rqxxpv3UsgXYNMuUMwq4WwM3ivgOdw74YK36dtZ0eeG3ACr63FmEV+koWQF14g1Hu
bWVcEZNuZew0savDZ371QI35YphBY1fbx/Q/a4VBwPSSANi2tayQlTZ42ac/qv7PTMMygEVKTxYk
pDdfrGvqr7pOQDRXfIU0nNEGOnxwYTVtCZkkFrr049HdBjGMRdM55uqU7Vr3p4LtR6a2+GXviWbe
y1ivUP4T+PYAS1Q5JCOh8bDvSCl+kVBTpapn6SDFIVrdZL2GUBL9cFs+ZiTuiigxlENLA3O7eXkq
yRb8qX0ek2dmcCfDSDrtOLvNF1+QqKRyzLw124uENmSmw42kEU/VXrq5bNIaWCWGxKJ9c08KlZLA
puXgCWxJXt3GIIkZsX2gz703FtXY+bu0G49CqjFTdzZBm6iW66w+jUSZFvfQxxkCc1BAxlPwzrQf
WasyXaVoxHMdanSDW4fqGo3X0kRagD3UdYw3WnXoa4x4/UslGN10R0QYQZeu/TLZqS+ZD52sMJRz
N2QvjYHxkwsqw3m+ORLWKojRYuiq8JkQNFtnpm2NswNcAiqFIAVwSGZb+xmmCic2D4iwVAPnj/rz
1NwKpEqJSAGtTmvYBytz2YSjwYDaB9h3xW3VT6M76HbUYOybSUWgCdxVCOQC80ZlZ2SBYv8Vabyz
7ZlcwmmKr7kBaHmOnHHZs9TetSljO4kugTkiKsTnvPzB97n3QruAnWNcT5aFhJ3EHWmx/XqHPR0R
lweQrk1aQDicvCqrYfEUezNWCAp5YOzzScmU4Xa6+UkEKbj4xFiUwQ/wp1+HwrnM6ApIPpnpWafR
uH4sx0byTMPqx9Si7DFepFtgvQ9ZFbbayXJn4WUYFF8AjWjhlf7BK2L7Kdt5H86Rs1qFhJsHvqli
NCSunYewPSxN5vy68ZPsGwgppowi+D1MU7vKiEFTFuqrY9mA51LlgKOnrU2Vzosx0M8paVgQkpz0
AD2FpQTivBVwmxqKXKSa1/PXPiJtyium/tKkMFwxRfggR9FgnMv0k2KW/jCpyw1zoAkbyGujy6e0
nnKOkCFKBaQRiM+ICXuiU6EHlfLOfPjzxsuhtvJKYqgweUJTvM3xyPAHNwiF4jKIxP5O25cRSvE+
tW3t22vETUKsW+ODHvLQ22wYR6ibiLnPV7Wug1ZZ7hiQZ5qUIlTI/v9a3ht5mc039JPSBON9JR5P
v10ns1tQRcxX3iv2LkM4CLwW3xWI9pMGWDMJ/FGNoAsX2l+fow9y80kpbJze8gVc6SfVQ7Djlbd5
obh5XM042jNk6vnDYIxsCfKTCYQV03CUS+YCtjhDzKRsdzWgLAB9SnlNenElBjTP7AmVp2QbqkU7
ncY0rGG7gX4MbTo0IinJzv/ATTcyb0skqwPPp/ARsRKBYsrzO4h37F4XBVbCraTLA7verVxOi7x9
tfP2gH1mWf8kpFdl7aTY07B+gAQmP/CAgCG/UMiNcn+DnbRIHq3raYPlZewaZrBCQlLd/3eY3ycm
yXUzPPcoJmZbAwqtgMUZTFTpnDmaf+8nqF16q7IbNv3/Kpwz6G9hmSQSkxcgcfUKkYaEHa8+p5D3
ROo8gXKTa6LY570gXP2kGzP9TFJiDi6lC6/6FFC0jvjzAcMca5ptU0qkFne9lnGyN1tJu/L9qqda
Ez54z34P9Qq0i5b8qJFV76nBIIh8JpRTFhdgDcDYTsaiSH4fjclke/9ZMvhBLHe7weB4WTAU5b6/
aG/Iaaq2/WF5zG4ePxrF/fErXlxLamqP4g0fBorpYC5dJVi3kUJvcvX/Hn1NNx1ehBA9QyRWtuze
J9SyQMjlyZQUd8jcEmhyn3oC33noZzPpz897PydwM1DavnOTlyXi4Aa1cAjMTlj7x2X87dEqaVIR
kFTe/z4bKw5Grv9f/m6AU/JeHsmGc2gddm98QeTZcmMGS3NWfvQvFvhtI0H8ZIxC9Z98+k2kDODN
mFZfgQctJvAK1f89n6vWgQALhq3HpIzJJkH+yYpfreJa+KmFKywXzBAwq+FC/dCtxfo7lOL4Vaw9
AlEIh+wfy3TFBHR0rjqwBAr9OaKScW4Xl6iWRXzPyxAGKVC1Ai/Hs7y16KJp97n7YQzyvXqbRxI1
zin27wnBfyD9/cpcnKPvOGvqJ2WCxFpg0siGEQGDOGPFTzLB4n4DiOkvVDdV6GOuPJMsPUW/xKfM
Az/o2sFIEVFayp4TC3i2pUJtkBXyKr/HFqjJavMcUjEbgoMUmXVPzdvHbxXIDzBDEniUTe3Sxyv3
grerJxIeck35zxrMtLm4bEkqmcARs7rbtJfoUodGnAj/TAF3gKDkwiExjQ4fdaMBYGCH6o1/TMGw
UMo+gphD3VL7GDQTDujXmMuJT7dxrKItzssJBUVBfoP+uoiuO2c7wRIhI1Pgc+xc0y5H7h18GeXL
wy7d5X4W3YUF/x2dOgwT092LS4ZNln1+/aKhzOElWGNnODexpjGHdtmKGC6crY0G0vPRY/N7HF8n
27RvB6lv2pp6TperNPh1+3RwO8kkckuABtbVP9wVvWNg0/97Cif8NQvq5VamnkRTt4rTZT73GIiI
08/hRzdNCPKx3lohs1n95uf3E1bihdTtlEBqj2Xz7YW8H5+UiUyA6EdBuxJ5gn7uOriYx+EjkEnz
1OmcJtn9xmqCWZDsgpLq/RcPRMZfVhYPLkSOeEPKxey1F34frTN8/I3BfYN9GiGU6VWr1i0ocW2R
NofSDkKi8q3QZ0Gswga0820D9rt5dlZMFIF/M2LX4Bl3RWJtorpTZzK2Z82rn5HnQOB6l3wPHqae
L46YayoxhWg0TpYFMevYpCe96BV/B544qv4XhAgDkr2jlwhxaHXvLRdEkbznJGB+/3ZGIGP5Iymv
NHbQbZcnvpNlTQ5L05SUUtHuYn6AT8LD10rI74hHXm8QzZhOu1NzXzRh47t2seFPmsaHZ+GCY1z3
raiNmntRTT+KhnOLCgLhCig2oHC3zdM++SQV2Z9fd7GqvdyVG5kD9APywDBAi9uBd+pmVqAasTio
Qoe4TGDgvrvaGsv5t3HBELe59lREMy4B/Io5ENBhotY+6ZP1IpX8e6vb4MOfsEeaYTWTpOUysWgy
fZN1HnezmOZjaNyNCIEPNRoV0nOU/+CI7TxRay/WGRa4YIfRxl07e9b/wuEsZKqbPysbrcFBSP51
ONwPmGDHPJnFZw4nBROtsJM+he38mtPS8tOOX1aKQLxyU/86CBGOi6KWP2UcLcyXCMopENft9XK9
Y+YkqRd0TjLP3vjuBkv/4kHheM1Vkme2I3VbpgMyrIts5ogumULmEc819PNdqH25nfnG8tHSvsl6
gsBuSi66JO50yIY20a9gU9GlVuql/ekx76frcXCBzu2ebk5lGbga66ibkZ2LcNOXGcHY9hiETVqD
2zEXobJtcTX+OWUVUW2kpUl/5nsQ9MzViapHX2C5ihuIxs7A4m9s/s3cMlskwQ3KG+Ti6ujTonvr
eO62n3VdhicYFEvqVxDo7Jf0aQLWZak5bvuZJcFZMHPv/QMiuSQ1I9n9OML1ksKFvloq0WmU7Azg
lY3LGoX9x2flFweMCozBdLf8a9NgqCpSHuKqTPz6xoOwZttHYpqzwaAOgB9d/rAtT3BgafQETkfl
O+f41KGGLOjRaaNb/lPx5+h7eJwYGl0+rlREB16hdS/sb9UY5Qclh4auxjSuHvUbN/EW3/mJrbR5
Mr1yJNnJ1Sm0ZJ7kzWSsfKMcM5Ub/JoUONfz9RALfFioPZ5vlh0+Db11gmXt33v5tHIcR+5sG0UR
w9enXPQLnlu5aHDbPkFLBBLbsUtQ/Y/owJjoxjGV4dUWjbt8viKJMUvfrZjRxJBqaBDWoTcmf4qd
tnm6Hn20nNhj6/vSGA4D3i++gC0TpPzOHR3J21ZuKB/6+zhBAQmE2APfPoKVJ+Mr64v7I1lcwdqn
cC/Ke4qcPzo07qaoemNRz/V/6zz2Jvjkn3z6jcMPHwoExkr78JT9r8rkrm5V3Y32QCQ7nkp6CCR0
Kba+W1ul5LyeN/eUh/bmTl+9Ha+1dF74DcP9pJH1wrXMo4k0zZE53gnOsAgBZ9h8Z7aC4IfryW2Q
hnbnyMD4r8eiYWG42DUCKWwsV7hcYcdu1sx0IYiSZfMWLeNOvSOCsJwEta2plTWFpHgpaorZnyGe
ZEfPQV9aRzGXaPX4eU+fKJto4svN3OZnkK7f3iCqB+N4FMZnVJV83D5T4M0G/94DdhxHLjnKEVBT
bhV4L7fcO0M7DsbOtegdrCKPUMazGiM+PHBJCdSDbwz4Txq5aVk6Ji7YgfUIOy+0/A/c3u5Rc4gw
LI3y7XNAL6y6WwwoCjdW6w5vg7enjWFbn5r2LA3ncUA6E17lo4vaKVSbcbQYHbNwoEVUQKH2TZDa
vl4xkVpZHhf+LVyPve7/toElijFKW6FQtLqYqDYOtqTPUZvddqDUicCzWGXD9aNcuEOlYB8DKc0y
tVOOfeYplAFRXKUDMQTjHzauzEmY8Ce9yI2iZgJ+B05cu7p1gD4J4YfQcTX2J6Q6h2IloCs9FBTh
LR9+v53Ctm1c03p+HrJzfX1VpOEJ+Zbcu20orgugksr8FuvXA7gMu2trkkf+X8fLwepMaC5a9s7b
/QsqNA+aNdHFIN59898F+9sFI1FHHadSqqK0/yHxeIrW6yD9S7TybGdbkTGwNZjFpaYUZlK1H+Kv
qk4SwxWG6DPVPA0ENuZX18qHrVfFvqcXuRahgT2jRSYBvtK/EBWcD6N0k80jFWsL5YNKSVl+wxkl
OKuz04fGNODdlWKbCZFgCpqkqeOZy7M846fRcAmiB71Jsj1l/2+m6627zt/nMixGXVy6Ze/ku5zS
Ebl8xcMB+mXqpQl8pBaG5WK7ko/0rJSWHKsCjTCbZr/BW2tXYbTcd1BnXkBYJkc5DEYyPypiKYnD
GQs7JKSoD9YW0rV3MLMgl8WD14QivSyaZvfsu/7wUQTx1hO2YG5J+XSBvSUyawnK1zLP3/ncvYk4
3zIhkrcSBwYWd4iXQQvnoV9dIkaTxgrVwzTlOrwG51Suob2q3LO0oTHJtso3vxm+5WCmc10I7Jdi
PnEhrvFvHllLPuDnRr9hMcbB85FAOjepalXEuNn3ISFi6GY11olnZqr/plFcDGdKLJFieSF8SroF
6qBnfx0IDuV5DdMFTjPIGK1ewHm9+yBiHfu3hMQFkt8QrMd7G50suyDbJpzWPZUrKi4fEKxvsNRP
2SdjrOOsHVIqYEs7N95+sycc4zWrLq/vOKzGbZt5cOmCgO91/TEH+3HhwCoYS9ilBG9wNH0H/Kgj
d5QAbIQVc8k/7EoDlYRrNYeRkM4rbFudyPdF+BY1se2rLn42/yUONH3i45eaBlcFo9ORa2Eekv3f
uF+bmVc4bUnAt9IiQeiAX5KXi5890O8Hs1nn29oQircT06VUvF7eKfM63fO5O7qwIOPXwV1DkGTt
LRlZ0+NZgL0NtihIF15V7Am6wz4/S80yi8xoSOMSTItL+Ie9L1P1pRdr0TcjmYeLO+K7rTlL/blb
HBGZR2T7HDmC9LUZx7aKVqrptQyJnkU/YokUmJX34eGR2J6MNpnrAx+rw6Z6JaJ9cyj0unDRjHfs
bwBNINAhMYRj9bDgHRb3QOg/8c5gR/7kYYVFDz890uB3oJhdUuXC9mlewVykAozvumqgm2aVEtnC
MG1dwxgYw03UCXNMlrj5fNYckyMk/aMK/aoskcqJ27dlYR3Lt7NNVhGvGdToHIOo/SoZh2VSuem9
COqDpVCMiSE792vpG32MFz2e/7AfitCR5SdsY2DwnGEHjo9Ji10ct4wpWC6WgNNbmF5P5skmYq2v
cNOCzMCJMWYkyneIzQ+ViaFxN0OT0vE2yXFKE850D3NJHCaygwUVKaMZREHjklRcGl3sAq3/nZwj
PgLEB+G8Ise7dScoWk6oZQJW5e8AyEQuDxaGznJe9kPC06ucbPmKnNP78MazfdwVmhkwm8GVnQzc
ewoVB120ZY6Du+QYd5b1C1BLfdw0Iv+QyRyTc/fkEdJzwcEjUX1zCFta/9VJw/5euT+eVrAwDtcI
F1bLPFcDQctpj3AYIjSBb94gairqL7I/klIup+p67NHE5I8npbzqG2cZCUlnA1Z1wDBfLXnTPQwc
idQtkkUdkQy7U9K0ahV8xwfRAfNp2RMbUK+mdKb6yyZ/IGN+g9lBALmMkfiNOys4QLWTs2gxhqk9
lGpa0yGdRdHQDBC0efem0ATTGl34WpKamIKG+qKZc5P6mta+QAHa9lQffte1mBoS0RpU7/iXrmjY
i+ZXM9e5BXQlhbL2GisNlGhXw7/BFZmknIoHe5bWwDRMgjHROaT33UB51EJPhEGIOcKJ0Y3uRbr5
yZDTEg6hVKKyCtP1VhECbGgx9zFS03qFDii6oNi7ssr3AHGZPT7bAD1ECpKoENQvGlK/jkcFiBM7
R8KyvOWELsTiLTr9WWndEZxxSNlB4TJVwBlpYYSLJNplyYCd4dAUyExhK/QtNLCUiYSXt1FvcBZb
udOfTqBr/WlqvwpUQXg6eY7nTSjw4owK1i92SVZTarcwOP+rRWxxPChXRM1deAKz4d9T4C/TTN0w
RSJm0NRZJ+4GBormAw0aP1V29nYFXIIanQqbq03K+0/ekwWeC1Gg4f4AnGMQ18A0821TrsrCzefY
55+sJbij8cTaxVVkMLLlAGDTOS8EPJrrTK4uHuK2Bl810BZl9fdJkJY93HFrkU824h9Ci5NDxB6G
1dkBdUJWG/fu+/28CoR//24f6yjAg9OgeL8LHUeEnJXkVDHfMsRnODHmlH7zA3Jnvu2XZgQqKMj0
hbjIk6imWRHPWOVyAAm2lbgXMxJ89gfzcaxT6atb+a0r5oS2OIuzmASzP7ZNljgQbKTdZIGQuBm/
PAMTOLa3nNzEey6LWgy80ShhDMnVSIBp0qLXTJMZNR4q5NUgZgsMsF4017EcoK/i5bGbHR0AmEOY
mUd7tWgGsNHpPul1zfHav/TTK1xh28Wg0eh9UMfK2uKyTBXzCq9as9RxfZ4Mhf/vY1BjgnhbALZq
O7DMa1IAq6RHMZ3kJjVelGYrc2PR8DYa87lxI3LNUNQrP52yybmxARr3lv6+6SeVBAAyKKJwJKJR
FaV8YwR09rtj/6khunQcTxJAs7pSaDLwVLuLDqlK9qobwAEIWktvdmE77Gyu5wuW1Q7X6SarUboH
MFN/Vm+8yZ9nF0Z3B1XcWiQltmFh9CXlAGSXFoPM3+H2vnVHmVgycv6dtMK6P7RxrdXAlGr9PNVN
ZKiPyL67T/bDrTQRH3T5wB4epesZd2nXt1XSG9uSkfsiJJM3RoKPZMILZU3y1XD2xZXQswYg21Xw
E61z1qRJHLg3ylLBjp+JVEhbQFb2CQwEurmwLh4TQM5QE18ZTw1eC6o8P3oNGcN+wXg3WAK55CGw
kMb03tsvtyxyjRtTFUhShkYKR4KiMWd9KS8LKh7s46GSzfDTEjPU6PjTES7jpON73NYlfsOeO0pL
bYVs7sR7M2jqlHFoCgs1FX1UFWGtQgtNsqz4v4NNTq18GfJpgvgKkN9Ow14t0CcN+ahMI8HZYsGC
tw6kJh16d68f1fA0f01PnEJhSZ+SPFsZt5UArqypERew6pgFnr/N4BF+CW9mNpaBsarGP+eDX2es
YTNawzFOvUP2LbUdzeAe5u4zHU5eRLQ1OFyaWSSH4M94PY12rwb9SV9gjX2jJq+O7q3ldtMo0uXR
LQ/r4MpaTjDh4Bc7cxdk7jpgqVWF864TXz3a05iKDJy6JpqeM9Mwb0Qfg1G4/7LlH4fa/CF4YSc6
B0CI5fD9K/KuB1b3FqFMaaR4KgNKifSKnUTPvMJ8grivsZFwBAjSe7ccE0X7XPFL6e5/vS1BvssH
rz6myEI4DEiL6XZaJ0x340T3HnKhzGmN5ChmLpz3V0MPENPEgXlGi3XU03UWHPK7lmzlsT3s2wPN
wyLGc5/ed9iFu8oKDdJJ0Mvs6S+YcNMKgq2QC88iqjL+Ulfbimn3Gf0cLDZpIc+pJES4ummTadaK
bOC6VTvSamHN1lkR+MBbl9CqlEn0n0mPXASpwZu1VlDprbHgE4c+p1aa5/pvcIlHwRbQCeEoITje
rF9d3LWR8a0U9O3yHU/XdKnER8KoXgI//icmzUvld8lM6PtHoTnJCm6vfr127Of1NNSB4BRIX1u7
gwZkULBfeVwyVWswcOT7mwhCL4mM8nbPY71Gk2sjPS4qXlyanD8My1aX0+KPh9vLJhJF4dCZ3jss
cqcNIOzA9joamYuYNZy2cYn0wA3RAh13RCSP0m+o+7Xi/13GaYBii7Cgd8Ist6xHrbfkt8uHeHjZ
oEEIOsKRr2TD+DBzhuekyyr4+mPqI+S5+5XNYHie6Sze8sTwPPni1DJqXRFhI4JB/CsE1Ig6ZCFu
TWeaQxxuFvIYRx7MBXJ3JnCuZJLZ/MA0wywssTEVAa+uBrU9zxrZFeAc3wYkN+GYoGzZ0MLKXE4F
tERyUnoHEJ4K70NGj6W0SJzuG7RW8d2upHF7BHTmnBarSuB4mlk8sGcagjDuQ/3oamDj/vq1JBsX
k6LTjJ89912GieT8inR2BElKF2cBoEvu2ezCfBDtrW5iN23t+8ONliur+7qTKEzy3yUYw2L8agnS
QBbgx6Kd3rjD4JTRPUzDpgh1I30sjIE8ET9/aJPLxaseg8ODvZZrMbWZSJ9t6Y/SZRKChCw88qMp
1pWWCyzu1Ge21XL2oALxZIbiQNE/qR2TGz1Xj046yLLkaIBJ3PNTxyM8g8cyYOlxoSqPgNFCjBkn
Xogxh+B5mufUf91WyAGoi6Cu0QGxlnsrBQb0TEARkhRTQZb9T7ma+/o9yQLALNE1/PDTI0ezTUgs
IUNLpYvKcJCcyuBYKTXU4ox+8jKYjKIJdzOrYF+m7A2Ok6RJlv9NpsBO4Is6ik27R88GrGzVf2yy
cuHsZbSdHEAVoU5GPJl0y5y3An2thU5ryZb/Dxm99DZfMsYEmxisOOYFO1C8eaFBqGuKltPcBE2t
PRjQTYQK2Gdb4CcgYRFWYLZUSCQ5jzQRldj5cEqY+GebOAj2pV4brt19QxDyC7uGxJ4hBYpYe+i6
XGjcCqXPJA8ySM9tIecoa1/NxpOzRHmfyn/WRK3sUUnif3mKDbM3j0JxY0jr/ZYFg/1CdgvFzAIs
TstBCoxXSMVhZq1ECT/AnPNUfS/JH/Lj6nGrRaxzeahRTZlHs0LnjkfaWVDY9RmBqQRsdQwqBlhM
85U15bdRvgMrC0VUQbitJmm/o7QFR+GaqltpCvo+S36f7MyD7xE11yNHTGZC79Q2cgMpYwXr2/jr
KlUIA5U4r4ZZG729TZN6hy/gIeRklXmCvc8dnGK5tI4kMUHd9gAOxBBI7l9EnVu3/apTM09CXsB9
JbL7s0pDYTbM+n2QBqw3Ov/+17IWBYUyXbDQdOgM2M089yHvSSJWO0x1Ay5PC+nLh9JklSsH24yb
jRP0akeDIPnQ9UlS8N7RH5AyG1e81FesGblDse7h+NCLs29QDxiucHvGDImLeOJn5XdG2V+BN41+
elj/R8zZpYFx8xjDJp+ovDbsMQv0u9QPCGXY87OKuX7QuPRexmJV6I7mqjxJRsOmcSS8n535ulGR
YstFReuIrO+N3k4UrIGBxZc4amcRA4OThTxg2ZrrzagEPx949G0nVWQThWjsyAlEACWfbnVK032m
QfmE8bfrb4rqKc66ygAGVWqYIKKIlKYdcNG/5qOJauBJkeXDV8wU7piKeTuvlbmTouXysot4cBBn
5l4BK7ePiD+yOBUHyl/XsQgLQEvoDip9naSyCU4ekJ6Q1fUiz7O031XHwQjagv9tgfugy0H5RHCE
0ad44a8oP6N0x+Ycak9oLFjdlvm2mH39g3d9RTRKsUEjAS1Xzyt7xCpHA/YgSWCfF3NQmIS+cmb/
1Px77drHmEBFyDYDD8fdJZOnJhfRgEl0Dw0OqAWO0wi+fa8FZFRBw/7G9lFv4v/PNbnKBx1iYYcz
5KucwNQTpimTPDJibjuyusMeDBCuLzKD0FTBf5xvE5F3pS09IKfELVSnx94mXDLbCP0r7JuHDhws
IpMmeDAf/odwyIqQl+nib/W/FWUsFp9ZJi7XiHot1h7iWA+lpTEUZDEIGWzb2Wl0QbH5v3xWZUXS
3R8jWMSe0JKkgYEj5XjIbBvvVMuGUp+wlYzU9l28ud33tzOwkj0LughdrCyPgdoCwBSniqSk396x
rFxwL5bFnh1WGBGWKGVP7sTmmkdQyZnVta4aojQKe2OwZbKE3hbK/jHbw+W5xo5MpoS6PTqxOEfi
66skHxooaqxx4DVM0rBvTrTrnZ9Mtd5b5WzxGEbSUjy11cvqz1eu2xi0NQUmOzxElqCREnOoUHx1
hKSn7GO+zerAePgBMHQdNmGazqfV5LVRL0vLxxkRaQPhKYepSoUVbYh/kHgb7CxT+Gy3R3R4MrBK
gmQQdkA2GhV0xDmxiUN+AE4PM9atNgnmFSXVnBoJ8mw/OCQNZP2pgQO5RF5/Mtkl7OxPNhfZrc04
o7RQQvL+MXa2zqnAQtv8/aGfPnVnrfjbtMeJ9xjsOQN+5bB8k6MDGOniDFi65V+y7DMciXjaNO4F
fezfyesq8r8uYxEGezor9PsSjG20Fby0dodnCyRWfdAqyG4Sgg3r9IALSvkJiwN8vK9d/RnryNmf
ZtTpVqQPH68GozcxmyFzU1k76dw1fRNBZUI3JIHWlLFzuixtOjyOZJBQesxEO+FOQxr/fXLth177
ZYjPrJgCD4VQWq7ltr3Drjek/LUUPHkwmiVJSmqpRKpmm1vAT9S/gi4TDld5GEjpm3GikPwTupT8
hL5tV+aAMvNyb2f+toJHFxrAghQxrI+SMASVyQ9lRjeXsP7dib1DiLzCYYn7D+7UYZuCM6NuCYx9
e5m7KnGXNVEZLfH3ichXufyF8uHqLPV9Zy0o783aQKdpDXzavjwsLWqT4HBUVZCl5zm3I+w0XSq6
fLKdFej0R2Rwui7788xSgrztS7tUu7sP/5UMgKyUmdNnAZdsC/tb9RSKbOzkICg1xsH8KGbIdw/c
Mm3mpfiLMLidT7VJF36+HLuoLG+4xjVI2FC5vKnQ4GolOsLP1CcKwa01XToFn/wDZaQAhXEQFhjK
DL9CFT0hoCswuocTu8/as9fhStA7CV1aVb7qlm7gcy2rKwPVnUccFITu4O0aGFqVTfiTHDHbiEg6
KbRaU0IVvoPJqd5KY3sl8mvAFyrJVBMcMTmr+ZkC7s9S9RyrJIUvtRik41n5OClw2Ir1+Kx5iwWv
pe0XipZvOwuj1e5cRdxpx7lc8X19OM+35adY94jBxuIiUN9LOzDSbEcUd9BvSM/DjkWEwjvH0gZn
KJ0It3z++wp1HXsWqQ4yaXzFKfUrUi/Bc/g/qitqZHqW8LNDWDrasogINnOzKAXtaX7r2LdKx/pC
sy12d9RlH+LBC09XKoiey1UGTEny1N0ciw/NQKjhQBhFd7FSdbc3l0py2QmMw23J9USq6h1a4B+E
ZaN1fQS+orCpFwtlq2ZQ+4D0wHC9ot48OQELOZiRpNx4u0e495CMVNXMgbuR/W77gpvX5s7KkXw1
BQNiEsnNVb6LQmzr5ha1sor9+Fx2SY8q29kZVAQamUBsDjvMeYc1nnvwZ1e2L9L8UYtYYtTSUGpz
LfM/Owqyyz0EnBblzbWY3FX1BWi98jfV8ujezuo11Km1wT64pMKc90OtStMSawTPGdibrDxHs9/0
e/A3FRe4Rz6QAcUAIModgZcXdYuuL4taJMdmZQF34YnR154vhaeni593D0bEC5eWbNAYdjvJPxjP
8yV0vhnk2tHRUETGqBwtaFfvMqJH6bSN8SXQGsN58StBtUniNq/oQaFWmrUCbhuyAVx5TQUwGPHS
b/dIl58AIHhqFQuMltybt6lYVlxOQFPPIaCKS3OTkC8iUspVJIn3NltSfe+UWy75PexOyavqd/L2
q9bzCdkL8y2rrM/UrIxc9OMaVNHlimPUHz+TbfMe+fePVDjU2bBzeoVoVy6ImnRNtq1H06lQLcKo
Z7JVnX4P+Rh6WyT+EdZxj/JiNsUpY5m52HnaE+/XMJbcY2Fc3QULeE1YmXgoXyTyRwoam7B4xtr9
CmGQzJvR12wpOdsluFjCA7w0ofiIRbL86Nv5zmRIQSNf7HiLQ9G1O6MthXhsPDOiqXvwaeugjgU9
xFz27ojzyJ3pLykkwwAb1pS8x/KT6YsUw91URZ4hBlFw/aJvQ7Pbm4N6IuMNAKhzCQRJAv0pi9gY
NFTpOR+pEo6K0tZNWqMgb90sU7lMDMimvbpfKPv6bmcSMbFeleEm+OSknFF6YnMZLQvFbay60l8X
uGwiNxRsfhuPhBb7caIDsb/bvZQzn2d0kwacNRDhXIslo9bezoiKpRXmAqnxA7qXh7jmfg9X1ilQ
12WcriqGiFgc0gGT2JjnQeo8RNJ4bLJnxIC5x+NrBprFy642PnhFh2eT4PgV7Jt8dH+RHrmajliN
O4AkI/ASG0GIAKWnjuKbILr/YBqlrHZMob0kFJPFokEDRPfqjL84taTFNtsSZS56pA9DM6xLMMU9
oAOlzCmgB9A+eRomoiI7qiDECM10h33QX9tzto6Y2K5CLH1pArvr1hDuv1E2bp6JLaVmOmxDvsdE
RBH7n90Y6bEJO/Ymg8P+Gy/qZ1DPWmZwAus8Y6U3H/aqKRoB0mRKq5bY9Fk/x7LNA0qi0ndVL6T7
v1YNA2woeE6g6RpruhVBm9a2cDfyHXPSY5w7Y40ZytGKVmeEN0t5qBjOGJ9Hk/pDU1rO33/DMarD
RcxUL5Z+GxRQ6ubo18mhQkQlfWsNTaSqaI7YAwaMTDDZD/oD+4wWhOK9o+GJmHn5GLf8CkWWACJR
qsHmQZc1fxMRwX4VUh4t+Uy04cXLSyUsAqfiFf53+XkLc+U24+SM8pf8O49iYTN+XKj+2gTHGxUZ
IuH/1XpWKtuTvvO4rcvQZyJwKcy8Nk2mPaJLULPQLqhW/qaX31XHetvlJuHjUrc6QE/8E8V/63QK
cHEboclo9WlCHKO5J5PFX/n8cD8Ga7DqTkaf3rfkQq6QZyaKutWt01xLl4EFCdnNV+hL+UdWT5DF
8zTdwBXVhteeT+z0/EKeN5t/xBpidGeWY7jmJithJPiJLxQUBMlgHV/O+FPEA7JBSgzLNpwuWvRn
v6eBkNQOalUdt7bKWGd2oEMQ9MNdZjuRCqmv1jUw+2hf6dt422BpPBPc3dVmAyVzRyK3XxgKk9f2
/fOLJrgaa6wKFz+BEs+Lxr011/orePtRalchBJ541RVGXpRt1EjukosH5Oz1juX9yngrPgyj5KKZ
DjHgtDgSJ3NCfnGrK94GJxbAu6BArRTycTa/+KLHDm98nt1tOJc6zptxuX+N1e7/SWLc2GJEC1n8
NHvKmHK8VXkUdd/4fr+UTMDATAqF8W/wP6o++59CosWJKT45tVKCgA+A6+mKnouQBXtc9B8fsdQc
LnNmgLWvyuKnMHKseXW1JdPyfuz+vYZpulJDCjI3eF7urI1lOOT+F8iwFWZUjjsz0Lp60d2Gf4S7
fDCvf/8y2ga6zecEhSRqjTzUmEqaBEDcfYfVceifEoVPMMoWF1POKoMOcHS+kUp6J3leYrh9DJHL
L77eLsJ5BzSuHnqdP/zoBYS3Gabswz7dNSLPYwlCaNbaWMP+pyPgMjaFrC+AkKY6uzO0ipfVOJ1S
RRuz8vPOc4o1kUO3g8FccGnWJC93cw1eIjfJqZ+hNK/98T5OKrF1VENbIKmz/4nb21YucM2Pvm22
B3P7mjBLe7awBVeNNB4BWdSX9hQBe3KvY00749NwEh17BRzSMxeW+dslkryaSmei5ylyBQRz698Y
aE4lTanidyOJJyJbK8+fv++cuH5R68EBeIvq/aoxZoIP6Rcwy8i7z7VruT7D3n8qd5yxhBsLC1L7
SZ1JaejZEmFLm3k0p5KwxXhBC39/EDGck4Vq6F1Dnc/5vWRxXoseKHB3q7z+a5bSKYwZEgTU5Qxk
8GFwdgYZPa6xmjbIcS758M6QG/csVFcLzwzUKQjkLdujkB9j863wp8LPQ3NweMStLvbj7zwkrt6w
ZvCyVtGQZKVJBwUMNVUM7G+JE6R3orMknfAfebSPFjhyeCviS72fE+MId0UJRj1o1ZVXH3oAzOa6
DAOBaUmK4jAACwZFOjHUluuVvLYDWHPi1FQ6sHMEo5jh2ounjQtKfu2BAodYy52u5pbhCBxV9PYD
A3Wssxg5TwX00GQTaQqluxA2DWCFm8JRvS/UI9igR3rQh1bIQB1jOasV0qLhr1oP3jyMRRfecEOF
AuzASp4w2detbh2e1vAaCrSnasJiANqJubdejJqPDa/6RMQ0k0AZV/+8f6YI/csUBH4Ja3zCYbpE
7DNb1WAi62V/HFx0bn9trFqqPF5kbuMEP+aMGAvpVhSyb4lauiAy2AKGhsnjbDAGkg1hHEEpU2gN
QL9AZGm5zOnOptkWpN0HOvOb9cwVmcb0ETFX30iCIZvq1cSwi1PbcxzVH3AVRWR8p2MM3mw7EMqv
nrNn8dYAGDblTYXN6+UI3YoIX6z6Gxl1WZvra1vBHw/5A1iStEQD9iZRjnWYov7E9WmUE57t6+Lx
tkGl3a+nb2Quk8zVesFdsla6y+iRXwMmuMKZhv73aVffjNcBpA5qsWIXNnGhoDuF94+q8V3JjhAK
W1eqRA8xsITTJ5Hyp4TF1fh1CGBWC2ZZ2x65dVUJR+S2jOZyomKqlOzoIz6+Z1yR1OcuheWPtNMe
oHPhrMGC5K+LtIexCaS9mqsXtykNYyRYc5wyWSttW0yJbCRGq72asKx3nmvddQjnI0H1C+SVPa/v
PwvWCLsqAilUACEFrH94ijF1OFFk/W9Sy1YdBM9dakxPfgxr5/GVXHdhKkJQHmRaENsWPC5B2Ri5
IPi2iMMaRd1X6Jf9EE9zPal8ttgSuY3hPoMPBZbco3NOL+5jGa4/ToSaO3orTjbZjbvBDaXQ9u9F
9L4Y86TNz/duAvhyk2kWT+vx3ODGOhut1i+PJH5ctDZ0S64eFqrWobBQq2PsNDRpJn1ZKtyXnlXm
mxW3nyIJZAT3v8GQ85co259JVCGdTRKt1If1oHUs286POJmfdQ/Hy42NzxE1NEXRCnMNiVN6eGYU
i64bNbOjse2bMa/c5+eMx7HFJa2fd0byp+8DWnKaKNLpG7yCYNNwlg92/EBJtJOan78HBJ64P7PB
KXGInRLt5Zx3r2R2tlToF9wJ1PY/Don4QWW7IJT59GLrfs3YfM/AjdKD/+lSFrRRbTZlPewdISXl
OOro7sNAQ1n3ksDFDy+EWIk4KZfIBJy7niIH8CgUeMo/7e1QnX9Z7/aVhv0rWrRsOMwrjOyXuZhn
GZ4IgnMpklt5WIkh3CnDcw+ZTf05rtt4KVPZcc+Rv580eQiVPlu9Q85vCH/8dAMyuEmXpznTibGG
frr2z/VmoB7gQgNTcoPddS8iIXgZS86QQS20PqTa4zKOuxyMLhMVTkt/LeYBfYquYOU9TZ7LRH7s
5/qpBel0J2qnjbOfcKoUJMLP6vHkGVg+hvJG+J19nzqg4NN5vpBM25SELwpGrf1TyiWZ2J+oTj0p
BKmCOp8IvRik/A1dg6o5ZzqFIFePra/57Gavo1kXxizmxEk4gxaNh/OKd9P924ssz1/7kNzRpStc
3WWQhp+/Wyrw/vfqgBsOrBsxttVJ6nzHUnY4IT/CyManrrs72ObvoCkhy6mI44wo4QDKqLwkEPt4
ab2XGKQG2r3vcAU6Db4QVG6F5Cq3pICDueDLHsSElF+mZosuXqnRcP4qljm0JrxdzRzGKPAKp5LC
ioTp/2wEk9JpLzDlvYrLIMDUe5fLp0zf7WxPixnpmn2hKZE3uo4j3qx/hBaZtuaWFrEzeYx0II3n
1sg7z0YXxsO8Mqkh++AJqgZyZ/9eTnOEylmQCWjBXDLN+IEKnJDYrsyBeEjpIrQoRr/F/L29L2KM
zrKGz5Ft1LBtlklaPEsEGeCi1kL6ZCDDBCTtRL5+b/A7rJjXiAyIETtrnhIHci/AXdGLIfishVOv
KXLU1c0Ql6+OYjk7iQjhdqv4N95R7KMSoUJOqmEVs8eQtqQDVEbjcKVaezzJqE8xYsKE2okeAZQm
PNT/Vb57EzXfqtyVzC3ngg15EhkbHkYq9Pnl5a6SMg6SzzwZlCzhEf7b1ZCDjiN1Xbi5oO6Q42+y
2GdtXI2Jf7QhL1lDy7094DszQlh6xvjNs85XUAxJAVRN7x5mwNNg2bREnWIlVp6W48ZiqQD0hrvM
NVEjGiwln7i5Ff5NyhAPYqKUU2inY2vScV6c5wezRsBjaGUtm0KZlh/C45TdqNiinscMQsOZYaDQ
MFGkDYaL0T0ik8XsCOnPMWu1RqR3sgDD4PG8IKZT6vT7mqQKoQVyZFL4+PF1/KjG1+cVYskNtyYC
WZd5qAvC9JFeSlj838X6Amw8G5evAUBmrV4sjG1iEkGXmhBVyt3AbfDBXQV4M0qaupLInnP1DvQp
/bFgJkOlBUj8Jq3szB/js8OVjVXc40ZWMg2oyQPK0vJ1cqQMPqNTs2w2ZgT+elo1xC2NqfZukwZN
0kpAJn3XY1/Ku5ZwoqbWJ1NYS4S4JrP9wWeZDpC4XMVVLo0XErax0F3UzTgGd8q6FYz93yFEBKMQ
Ji/VwzKshQyVp9WNkZcJEZvw8SN+89oagY6EJyNmK5/e1glxY8FodhfxUvMEK7qaOf7VL09ebDrs
Qcr5wkae2wl+VbZn3/wXwFZS0BFfvUeicQPMXvsiWgYdMOxZdNxIJVYvvnw25xKo4m6VXLeLZJ5f
y7YINEfdVcKOpHSqOVlwWeXkYCU6JexT4raIbFr5UX0tN4riCC60xPvQ+oryHGZ1LjDC9jrXqLs4
F3ypWKrxGpIB/7f/hLdrTKtCTa87dvVawsBigsObjMEq2s2LRGs+nEPz4NDdrDPjle20UzsUVMT6
7EzjkjROHLKcEX8T/OdhUrfsL1dtTuuQO6ID9sAP8nPS6DJbRzsYKHmXWfl0wxov0ARSujM5zxOu
42afPBrYyGFVOstF5icDGGzFig9j+NPOPtqScGZalOXWq/GF0HIMEZafLQm42Q0kW0eifh/OOn72
I5lPV+rV0DOKBFRbGuIUk5qTmVZfwJWWVX7RkSfz4CaLXIIi269ZnpjYWFZpF+iJyiz3x04TxPLN
fXXtFuJDP6re99191blfWO4SA8hkaJWno4WFAPznoozL92F/YDYqUSOFzhL7s46r4nMFYpjjNHry
zdyVayrBQzrircc/Xe8CpmEeEcpnr2wzay48m7SIpt56vE7NuyHtQIWv4d050FHDoeL7mNsaMOUT
iGUCjgKagY3L6XdTUu7oGsxk9vBa1EwT6HmlwXvRU3GALyd8S4NOOKH0RORI5n+g/fFpedcF8Dkt
Q2AxXAhhgA+DVigZnsThNBlFFT05S32cs1HyBadM/NZ3zpIhiinRkatz22Abd5lVJM7ehHbz3Oyv
m8QJyxy11fL3w94v4va14lt+75GZlwi5R+7cdHnY59HCZaN+x9G/9fEHGkQVzdvW7T7e9W7St3wV
E2gyxFXnEEBKlOIImMisPevgqbiu9KE6binnr+/BS8kccpTjgQTE8q0kkCg+RoDI1bqkwiuymo/O
yoM6+oH4p7lXOklpz5vAPxf4zcZyyUI8iyqR/4hTkDP4PWIIUZtET/zt/p8jaaITzNACW0LNbHis
v1EkZhNidHsYCbKzj69UOg3JM6Xq03WCtsCK7Quzlu6FCdI5d4bD9Nc3qDKm+xG3Iz1lSh0ZEY81
j5QfsgNo22ig+D0aw7x6hz+9WJ0L9BykHYhsMtcGW95DYWk8Ua0E/gB/L+S/JyRYUbDgumKMI7bQ
oLovPoEbCUflkxhGJDSQWpe14i0CUd6khHCA9QUM8d56YsjyzzhELSi1QVCzkvuUv89SYJR4Qx7q
PRSVL1pY4/4MTimUp2bTqTc3s81SXVy03B/t75cSnrb2UfboVFMoI2nEFRcnypuA5GVmqk6FZ23G
a9jllqC22YfIb9xzE3DkjpnvvXUcfWiIMbVcKbuj+8DSsqLhkS8XYaqDeyD1//B+acEuz+7kXyIp
wUAXwM+DX7wbjzIghTb0u0hwuJWHVYMiy1sBfUieMc76VdltDA122qB2RYaJS0R42Hnrd+ARpFDY
Iy8pV/uCxdiikdWVSOLkqMhjxK6jAHpZncBqxUK1zFMazGlC/+sYPefkmiSJGrkWtkrnhrQRpWEQ
id9x3G2Biy9P8WuILYdYkXxOmWY8Q7wt1eriiXuKM/HVfm7nYL9WW1w3m6ZW6ePd+cYfTU7tUl6k
xsO0NRuMq9rnxw292mgYoqncHeRERp3STy1A6Akv1SJhn0tBXRJDOwjMLHutYsTFfX+ES06Pj1l3
fj+dDHlX5KU/VOzKhHg9pERWb5DrsRAueNBD6Di5kmKhAGL46ZaZSkaqOX541XAItK2Cx++wGNMq
n4hj4arFWSjl5qZZ+PhAgN1/xMbC6MiNBtBYoY6l6g6smhqWDKJDxGu8lWlN359AWy3S5IpIuNUa
7SIHrplRyY4rtyOGd2GJWuxgKMH3F/xcLr9EIuej2+YgC6CTiWO2BDGg0W4+mi0l6tZfkniG9QV6
p0Xzm+5gFY4Qw+nbzNelrhXGr0tl0a6XKWp7xepFl71aH2T2G1RJgVtTvTntMddHwFDl8tOXUkkQ
/HvTepxYjpbtJF+F2PZOYSYwDpdbEyDqELM2vuDgfZjL6Q9ggJ2PxnvK4vKGD/XLtuWnVgnos+Cl
Rb2ASOVPP24ONZ+5odlEZR4mH2fXZLPJzQpaQjksusbh1kV6cHceRSDg/PojidLcYFOfnzFXY3bg
b6orzVwphM9hLhXAnyqrpsSSW11nHTAPscvqk5kKnLY8ooiYwwNBOU0yRXGx1qJSBJaQjx5rYSbb
Hftit6ibUvBLmWPdytWYf1Oy3rrDCGodQwHZKqXifIZlH7frOvPkCzwvVzl8EfvmwjBLzI4r6HE2
O+q9apdk84mWtJ6ktio5NEzsLtLBZCiSzm9PIKm91DscSR0FQ0s1wN9U6aZNE+AHbDYchRXWcDaK
jXPa5Cd+ufpsgnAcYeKjiOvkcuOUDtN99DKGWoH9ik63WgLGr4a1PrQg3ycvftJ7HWrkfgqbTG3W
Al+1Psx1azlkppLDHa4SS1OPjfLLu1P8i/1Wk0kinHtqXypGdtqsvRkdoeNNO3AgL38wocqj1XgN
1HFHs+3os68Zo/rUfUSepAF+cb4oe5GbBolJjOVRrYSoPkVebAYUMKwCLp93XYd7YwpZV5/05NHb
6BXWuc1cXnhJ4ufuo91/Q78WVe6rvkA9bEDjt2QXIntkhhJqDVBM7JdNINLTHeMz0QIkSE7M8O9j
iYOp1nQ8lFUtRCHifyvubOUtNCqUh1q0hDBiH/EZShZbnx6rRu12Lsmh/SFZwvoAcRs8W8kwHPB0
dME5UWhPW1g3HFn4yQKRchML1QyzUsgoW1aTKQCjZUHYrHngfYxxES2H1WvWZ2Or7/t1PCeWYgEV
QE5d/QKLfFOGAatpgaj90pbzIpZXhpwi88LRIStsGVYq8CFR6cK1wxxG9hBFjLqOy0JiL1Bx8Ou4
sKOvYEokzYC/0Bp47559aB6/0vJ8DBMkTuqpF/2PGBBfdXQkrY613LNZViU2UJMyFXGrpgslmG8X
iP85sWt7VmPZnBC4rwQbEdmjpCb5LEJIw7ouDAIyZAfx9gW1qM6XuWOyFjn58zPQ9g5pyMH5UIKD
bq6iP6WVSXqMY1uP2ODEwlvp3s2o9A2psRqyx+Sr/axl/+clySxzuEgvOMKX6kwcgQt1075OzNl3
GOksHWFJGn2+wtU5Ht/r235RPEI8RCROLPa1FtVSbqvoYSn/VdZwUas19MLX9d4QxLpvn1LlJq/v
pHu4pKuwFtz/Wwe+vil/gjA2h5WEu925tAVzW7nvvq8WDGY/jNmI0uk1riC4dNcOAO6Y5p4e9U8/
9+C7LXqE4Vt6G8eemRyiWG5vA7uujj/H36cGcqg/pCBTaKjV47PyRn+SsYbPcBLxIvfkcRVqJCQV
b1ka0asw2ywkb2lfJedaTHJb+cMrSWu986lhWVzk5uVAAMJqffBBJTGEpqEaIyoFFp7dyoRQWNEW
0CJD64c3ZiiJE9/xcoJRS1gHhvotWhlb65AaBKssu8Fik+DQvEiZY/D5jUG8/EUrze/F3MDdgusP
xg4iAsIUG+HoVAu8e3Hmunf7qiJACDHzNpbtukACLvgx1PN2pqT2YxOw7L21Eh8hOD6VuSlUm2O9
sj/95+EwKij198dufsgtwYh9c1cEzGKHOda6pM/skeYVrV3Bb8F9GSlc0j+zNtrWroFVs8p4SDp6
C39EYdGuCeLZJKIRrt7b93pgTNz7o8V1MuBty3aD5rr/c36VD5hvWpzrJqj42Hf6kYCMqXphOBW4
Lk0pm7r1ku11/S4dPbLDZtoS3rTJmGVqLM9aemo2CK3DnThonIzOuWLDWs05zT2dHDHv9O++6+eB
YslCRotai/CbJtunW98NPNqJOYrTgYgtn/lfRsH0k1XIAyO3arTZSXmc1z0uhE92mN4OwHLOyrSJ
4Rw4tq/d/fNFJsym7au5E4DdylX/aNVABn0NWzCFEz4UVY2udoh/L/npff6gmelzzDmGXnuhop+z
b9fR/qnmXPbVit1UaZeseAnrIrB7a3S7tZeCpsZKTGtiN5HECYKRWIw/4z/oPDtuselhJfABAH4W
yANMFBJbx27wwHnf4veF5FIQ8wy151d4cfuI5YpeK7RVDNHCeyEFN8Tbju2cTZUv1rm6CG9a+Kjq
ypGnNwv2v4A1cgFsC7IhNBIntsfnxiotoaezsT1WDo1r6vWd7p376h64wjFlNpysr0ghCE1ygGml
EdqRgFdS3zQ8UpqRDTl6DXjUXvwYQLj2TRUVwQGs86wzvL7Jjih2nhgUIqyLWlXXlMv8vYjYBBYO
HKq93t1XxQjjvsj0B+u5tJRx6rxJ5wGVTkdisWLnSlEXmzLJHzqPmaqDOJIELWOwATGwFuJDpG3v
R5YxNjz24RaixdcoHMh/vrWYa3w+lbtG7TKvs1g9uK58p4Z+p2OwVeg2X749OUXVJUPFxSaJ7yDJ
XwPuaW7urpo93FvpyTCATpnR1rnpXnjoJUnyKNM1nGdC3BB+JFPRh9dgE/mi77rMOaBjKDTfUcWG
BP8j5t3xWPyvTiLCSJ5V4BudOasOqWHDITTeB0MqbEUSt2l8ZAPWjzSe0vwK3dwxKfNeXZU+bzvk
cYq/16iBJSpvWBKiLYaK1sBKBFuhWVFiGoLHK+gDseKxb5PHPcKVPk3yLBTCFW8QHo5tTBJa68Rr
R3VmFJiPSLK1kNgqIYVYwrJY4MT5RDnh2pW+x85adWUi8F322Nn9tbQPHjb6SIG/uq2g02mca/OC
gmEfYhF68wDq8AJNqt8sbVDF7DEeQKbh+KhMVbIwOMb9e2JTGkh1B97kHoUhcCTIrsPBzuVrBmj5
+sL9sT2Az6uwtTM/jp/cAavdIttBpgffPSg5VXO2sZbmhhPRJcoguZodyY8f9FNPo4QiynTisj7G
hA9ESEDCKSDWcMOo7D9Xmb88dDTBhBmB/yq73F/sGn3TGKXd949X74W+PBPRvOXNqoP3Widv2WZv
/KLOD7MT5s11GT9hfBNyuvc7JU70SOJjoH0XGX7bkxKhjevFZkZ9iUCG9BLKBYqv4F17Qb9J8T2N
gBOX5lbMW0XIe7Q1bqL/oIxwlW7Ww4MUxQGySp2QFJSKUu4r9y+P+C26JDhCwoHopEjC2zToAbd2
8xIytZrX0WMXTG90zSXosHfzoQPWIJetELXNpRB+7t8OhyqgIQOJAaLhPW6Sou6Ztt/sFTapqMLk
X+XNp05r7BkpsKGJCTStlyAychVmY84FvVRUFF2oo4f0sFtnJiYNqqUvnfVcWYmaPf0VlgcwFRx8
JdkdtN8lfNi0IYHIHzvxg6kUN83jfd3le/S/QRoGyuZznErpyjfmCLVybTGXLwTBTcf/pg/PB8On
qarzUHQn9qguCfGgaY9PRvPnu+VpsO5l2DcYDtlqAtpYa0yBPiFVdhTXv0wR5C0sgK7SSjNOgU7f
t0W9UoL7ZAHDOFvw0QjU+seI3q3R9bkGWDlgl/qttqz+R9t8WVoVo94HYU+eFWbTVTa9uCTbGda6
jrQKlVrmUXWdkXCoQFtdGAEILx20nTEeewA8OCAIEsa9UEFulYh4i9f6Pde7VtnGPK/yXIuIPGCt
52BVSDTh9oqaMCFs9h8dqSO4YEMsYgvTN6tji828+kbAwlNLLwuih50R3nnDNHEKXEQFkCf98Qln
kBPDvMh2I62Y+w6E8oVYl80piC2c0//DNr8dS1BpsRXZvts80nNB6nTo08l4kCwJ2uW++Px1ixlN
52kBxT5YQ4m+M1URDfzOMcFmGMQNdu3jy4u7si688mC4yzpKM4Q6j/MXw936eUtlZWu+xYtD8Fgd
dXZ8vxgG3yr64rSqR0meA62xd0L5CBXP6e65oiSUgKko9iOkNiI5CpKrTLH1blFzEUMBUVEvsudj
zsz0wL2MlvDmjRDPpJZFkPNPOu3RB7k3j5Vt/VfGhOVmbG4u6T7SLLDeePF33gL3RlJAuIHoqaBA
qlhpXyGpUPho2ftEpHgFV8yD2acJOyhzGLWU3MOYd+nCi/sOup0cOD+NAewY6bTEHQHB3tlhwSMX
70rCpv4NXInvkq7n7GitI4l22xS+z+3XkFpRcym/IXc8gcw4OwyXExBScHSSfeO/AGCXDlvB5o0c
coG5Q+WdQxFdqffligzlwbvLMjorOLb4Yoqpke75crecXaNp8DzEkcxoaytKaaEa6QXkxIM/M1i/
00u+nrxPQg4vp28KF+wR8nNpNE0FY3KseIeKpMRuop39hRPX5JFmjoacpTKs8l6hXAClvaXGMmBc
Zsvqsm5xSHUqhwEII+VODCGi29FMHmNcG+YIxwtZo3YGCqL2AynAbgYjoeFNFmF3ORsWaRpKcLVr
E+0t153E5OTzIxm2ra0IoLaZPltYULrfxIur5bf9RfIRKtpPqq4wa5Zhh06oCm02sN+VYgqKzWXf
qOyWv1XQ3uk3RkfpUuEfJtUZmnTglL+Cm1OIBaI4Yr3lw4XRY4IvYOhhiARYugfNK/llV3mROWbb
U5UmFJvDwItexSmPhnQR9lYsjbnfL/V10IdvRNJzIKR8FJo/pjXeC6FY0ezLi6fQZM6Vh+np+kUh
UlBxS1rHNYVb72K4Lmld2XrV0h6fzj82n4VoJDIhMttP3qstVVS4P2SSMf2nWh+14Q71xxCdc9W3
Wjn1JYtDM6E51T3z9f7URt7AjQJgXPVDq2Py2/6m5ycfyQOAhtcwdhKzecAISb5smTsVLNguO1Nh
Ip34Kdkt+3oHvB0cO9JXvGxSsb5OszFhQ6X7pm19As2l4PHDkUotFmGrOOCapefk8lmMqJBoM12y
CMvcdnB6zo46/HyBjcDKGsIEudnm2dJ3dDvdapKoTxs/1IOlsU7twtj2P0kvYNdWZXJ5PTnFSx2w
vC35YCF9KH7V/osng4i9SDIC0czKy6qJaFs/fOdbMxqN7zK2x7bc8mZBaz64iZ+bbom1Jl4GrKLe
yWVtrc6hV7jqdRWKKo3d3fcmmSJHDZuExebhtfyXYLqPoqREQ5CaQjbMb3WNb5JO/9U6+tjHIXwo
sifjRZXmCeJ1FhqG7NE8LT/AbPsGFeAyB/2I6NRSMk0vUOT0AiOyy3bCyOhZyNNbKtksMZkvpYj0
3sMdYQcf1xUtK5MGIrm2SYPTzVUxyNnyRakughSNYgLILmgtwXaHvayUUmZDFa3R0UT2J48I+vjy
fVfhXZv1TmmLjzWyR1MioKlTc7pH/oPzwVrdlaf6uc6X3j/U/4a3Vy9DF34FUVHyC23fKhleZzxI
QKiDEXiGUPFfNaRyjIlYblLydcv4l0ggPxeP/InR6vWzjKdWqdPicIbmKdvHgNOFAjYI68MP+XQn
dPjJvA1QUllDNNCwH5iP4A800VRTetKvrC/DesRo8kjCJ20lEfVzo5NBLLPIKnfc9yjn/GgDgWjt
1NJR48ur4yWra8lYecnLg/O5aKWi1apThpGCctNonPjD67RC37OQg10opui/sVLIrcfcRhcSfWCM
CfN2A6qDCxzL1POLgiK3m3IJ6ESSVVUaZpT+V6q2WEHkuAT8dmOMQoyAlFeKGHMjFmFkCNT2ATYd
EbVcqu/c//dDo2IzdsEJ1Qg/38sMPz35zJq7jBY15ZbasqfPyqS3TGW9kEeCCJP5uwxVIb1J2JT6
1QBRoTB5Q57JGrOht5UAisi0YRndUFGF0TGpzr/VLI+Evt2k9QNoRJILcRq71MxEnk7Ihkq5Uqke
dvGgtfFsb22ND2yp5HEXs9ok/7scaM4naPZr8tMV5AuUtRresdlZ81dib96GmXWirot7RIWbYFGs
LVeXN2j3w+Cr2KQ6Dj03Jh/HbWrHOd7P5beFS9VMNnwe+5cP1GSpyfVXHqrvcfLrkcEGyO4IYuiE
sS5hoif4zaLDmHpM7Nyb0W7ItSg9t2z/zoShDRSYJedZQcfwRfA8PxhgejpUP3X4nJ/4f6XWvFdP
JzFZTbcd5D66dqaTLf72G1SFubQz/QEqs0zDy0LjfqBt2fjv6C9My/cSxhPrnpaSSVFPpoURMxnq
9T5rHo7oOfnn0/xt1JcPblHgqnWfCBxFChZhaApOLilGPzNLEYGQWesPCr3imZLlbkYv/v+TZUyV
noQ6xHjR+qA0Fmce29bfW9DA7a4SDOXdLeBIdwmJV4tRZOTYk4zDjfA0RhVgY+y6QVVmYqJx1w69
iT+PXyGZ4Kc2cdPcXNo/YmzjTZ/Ysz96EFWeTev/+5GCieHHhTbgq3srw2cBYsQDfiVlKdb7XRRh
2SvCU0+RueWXN0vZznLPmbL0Nj5DcWj8M1GiwwuSd7x/7I6c5p6G9MmkfBRYJgOeUH6eSX+DjqwX
5h4jDoUTCAko93yNjnCXU6eCFfDRanC1mWzKr9qrs/Ww8S/nQ2UwQrdYmcqNt6J2n66pI5dnEIL2
BGEY6IrkpEmdB47vyxSDPYLI+N7qgMDfgYzPX/EgITVIt1qMY+3LibyR2dxeEgf8WsYUNDP13pRi
JHSilqdzluCa1DalLg0I7gt6sl8cSppDPGQcXH+oJoNnEOEWsfkRu0teenXw1rn7/eHTsBiAOXBs
WYQpxSDmYFr+OZjJVtS7PLKTMbMFS10bRBCashqaNtWyGXLGly/QRNeaa6AJACVDmNQ9WbxN9arh
N4JFSJKy6UuZBZEiFYqWSy7eYOR7Dm7a42dlLY4H+kQznbHIIQqHKdkFak71bcxNMkyjCCltYZJh
clkzo+Y1qay8FHg9Km8SSHyJ5XpGysV2uQsxpqJi6q7HIPk5fw11zniSOFcymdp05gs/QHnYUm8C
A6sxhgzuRjptzrFEMCdOdNZjMB0XTW8PqsgJq+s+MvA2vmf1ehhpowVIa2B788+wYk0ZjrVvo7hM
/0uHxNBRJUSowAvJKRkIkSm5jWqxjfVEeLeHJU1Py+vE3a0bm4xYHZLEoffR4lfH5nFY2ScvtQ8W
M9t8Xxn+7TgNEEYZrupuejer+8LG2CNHIdYG7NlslKBC33hnCqWeZ5mCgxn8lrmObAP3r5bg1ccK
deTjviJ7Rv7AecwKLP92pqXx/t5MxKknMFSAof0P8k8XuygaT06HiAeYm8e38H92fdJoPa6EbK90
BywKGxDfU+Q82oJBLk6jr8YMGjk/UkdK3R/xh2RChc7PvC5TcJYOTdsOYALsHyQjR5hy5AtEJx3b
WvjqlPYAxSbGAy4UY/qlp7qMNw39JriojYRZzeHXp3P4DZHPu8EZsMUKdkZeE7TfYzoFIa43bCM/
fnzpq6510d3zAcsIX/MK9F3X+84QfsRRSjpMrmqcPmGuIFq1iV2N7UawBANewhquSSJCLJ7ZdpyN
jn+9g/bvdjidyLE2+QmRVfcCesNkTpOUWRJjsmJT2ftQQxMKqqDB4v5eqEKkKsWZLI0OeJ9hs7lz
yI+iwvEb6EUZ0AGtoVYxijKkxMPR82cq58S/K6MfzRlQB96K8OYf1Gq5UQt49rk7DodfHE9HyBeF
a6GiWq4ATa6/EKcOcqBHB0NKYnXdVDE9eLxVDBYlw214oFeOTHp7TIreVkx7Fz6ta3Knb1dgJA81
zGYjJsUQaTZmqKnyxP1eXstXmnnAnDpQ/LkQbkRQjcjmKhUJxK+GkiCvm8dbcOVpOR8UIp4JaajR
xWr8lxatqqI0/7d0MS1urcg34zEQuLJgi15jJIxWdH7h0WRRvsr8Upo8iw2VAMyhYDyCMuFMnCR5
clzMFYTHI3Z25N54S5jOSCeMIi04tqVPAUY/LLOkyX5rA/dTJu+GTfJxcakKlR5v69seHl+YuOuM
CfZQQR5zSfESk0ZvLQbfJkceNbpnAFW5RuVs2ZTSy9HSChL8OlNf2t/uNTYViawuQqiESgQWuCZm
Emk/mfWJCj7uyborlMiCUCDgK4GPnN6BovN9z2rOfo3+/m2Yh2RY51cgY6iW2TwqwwiYMYbvh3y1
EZWyHoe+NzswNQBPwEJOtNg9l9Srz/+KKPaCINGxDHI1GzDlvD8oHkHBTZQHxOh0V3GMnImTdtJ0
aQFMxyZmPYilLOxfBuoLlgqG9LrLiphd29K77ruFPkoTfSHuuDyaIG4mCf5FLmqnw7WRMRu39JhK
AbJNj09TQJKkpcjuZaKHzdkiUCYQv8k1a8kUfeZ/eRy2Z876c0DoDz54RFVs4IukU0ZLkTUCVpz5
+oGZlV7hbWlRNxsYA2/cuTLs+Z/pkkTuU+okklKzTHWHior5nXeWHRLw6rUurLGZ3isiDLQeT7nb
L7p0TPRqreYCjelh3/pNG8by4M9ki78N5E/lOtLnO92d220pK49SIT452if51V9Rn/D7EgOzkVJp
cp6b4LdtUjaXMdvQ+vsDAnymMteDBDz+tfmNFAfH65XZX/zmMwMYao2IasIP9RKs8r7oq61gl/Fd
AfFoJKmZjRiSNEkosiuSuFJDj8SCRn8e1vhhVY/V5VRM4CdIBWs0u5SHjP+myhZwml2Fw5OndFjF
w0Ik2tbSigol6TEV+yfAeCsjlWV5nQ3qYBQKBhaOi0VLCp+8afh3DY4Fui5cimxZKmkXkthsHOis
7lzmxjI+w6TZRr4jbAfpN238B/tvTPWUZ5TdNsW2x3DcoBT+x35jGvvHPVGzN0PcM4g3ptU0ul/0
RFES8vG6SyXYG9/SLuXsPkdlhTdqXQrxy+tZtSt2BjjjZnuuB8FVWh6BeUSGzIuk3fsSciECFsgP
E8fJ3Di9vft+ggnSIQRKnJv+f0IWmy8dzZHXXlcB0tVauFZ9Hdsqcggzw7wh5Jml2hsHS8uftkhN
exmCj4SJXMSrGx8SXlz7koFSdCTvIwL5ClNoXboidq0QRRa+1ibPtxiGl67J7Yy7Phg1s6xpy5VC
K8t0PTaV6kRWvKiud/jNNHDOZVrdjzm+xI8KD7ih/4NmDd9K/pfo0CBpZl9/FDtUW1p0FNBUIlOd
b7+BZ+i2RmsSwNH4pn29WfpYe8neow1YnGkQ2k9QzaUeRANKH2jnc3j5S4m+MWB9X4/7fxwgFhXS
WsUV2QaaTA5uQCvdAa3NmkTOp6OdXoDgHy7CTZuM4MRVfv5i9xSl2XUXACHpOph21dmAlu4wKF6T
4EHWGt8DcRdaE46AabG/vmrzm0hL1uHuj8RHK0Kz6EesXTwoHVisUpLaqzXaidLzvPVoROEEOIQC
ooEZ4YLV/5Xl+WVLD0+HWh4GeOYJKalCv26Dubn+HUkcXiRdrEmZFSAYd827vTxYl1rCeHsjxU9w
T2itujtBQH/I/cfhO4EdFqG5N2U3+BhKE+ADcUosLgl3LYuGOZ/nsUZLbblhLuTfFVdtcPmX0qk9
itDH7ulehVext9Vn/K4C/9d5WmRH9xO1rgSoCbjyAqHFXglzCRLFMy+wFTjicNvxFdx0Qrz5Buy9
s2e/2BJczbjR2QBPTafR5jizB0JjFQC0Ty0atJTt/I/jevob+IHGnHUgTxgmHFOCfm3rHu3qI2tV
g64pD0KoueicXOd96zzuKcRWejNxuuxwNKUUN33quAwQSx1A9OlRa74vnxb8b9a2ypXeYAN/n48c
EpjUQC1GgNzml1IADVA22oCnD57krWEnjsvmqMQzinsRXCwqcTDXOvZQv3NpI+g8agMtK/g4U+Hm
2zsT40SNjAMkXjRNyDeKyyrG+T670RkjAtlkXh5CXeV+8/RQ3ZAFBXsb/cFJR7Kc/9cVOl+3idAP
ctjIRw3UCH1W8eIBo42yzfnv65Z+KELhy43dpZMSReYZiiA4QMbCdJQNAFCNw+0ZDXFaB3GG2kMq
He/6QyhneG6iqV/Ut0ver1RPMIOnxh5iYfVkhyZErP/91O+YovtU0SNhNgvpAKfXjUKkgUQxqpzm
FyC/RUgRANSG6Bat4wjlA60IlEu3inEuMbklUbM/LsQDryx2LAx/SauDWDjKtZNFWoN0f3J8AVDY
i6cRQ9nduH30PK8ageZwkKVor2D4FFUSMlXELboblfVp8mFw4YdbZJuwzhQxUY5g2LO62F8MsxSj
sHSlRFjk/Ypc7pqW2I5TenpbS8FWemevgUhV0vQLdOXAW84OY0Wsn578A4p6qOW5kFlOUNvPUnCV
pnDj4UgZkOcZyp/FWQIaD2b7vdBf6ggJFZ/re8wzi/q+1g573dM0ZEzV88qMK9txP+397F92lZ4c
KZ8DrYOb6ALvAAvn2A9XWPhXCsG9GssZ1ZTePKLCg74d/62hQRAy5BfdgewRdOpA9zLXifX2CMAH
3e647MMgXLPGzf6yieCcerXYnvkOZiSkgKni+izFgekVOVhO9UcCdPrjWT5+xGZWJSjPiWT/GoOz
IgD9nWxxSyL6ySDp+GhU8IQeaKlAmeGbYMkxOwF6BCYQ7G96PZals/5DqIGTv5smf4t9I7YdZbe4
s0k6iyX9Ie9ZslTaVIIGBZXhBfEJgHG9qy56vOA7LfSIqT63LvPepknSX8zjS8FgpuBWXY9n4gm1
zcD58JUcRuuAC00QU5tCoV52R9DIM1a9rrDSCFTVDV3/EGgTJtjhZNpZiLplQFNNZRu1JSOmU0gi
l989pksyW7rgZq/hH7fWM+9gi0Xgv884y7jV4NV1ABf3XzYfJxLacLQwakNK2kDRn7okfLzjVYBo
m707/LIniYSDXH9QW3vxeG5WIVeW7w+l45JFtiLD/xJWnZDhAXilM6W5XfFZQmPnpaK8BGdcb54q
SkY1Fnlgi/NS8Jwkk8a5ONfCD45tVzd4cEskTLy6acLyOnVHkv1Q0BVAXDab+izviX15L3Cr6Y68
fbn/3yqEXC6UKdNIL1+Qp4/hTJL5miKmZ5eQu5Jr6MTt3LlJC8W5fImsWWY312jXNJD0Ol5Jtd8A
nNajj1i63YDCA35ieDd1SFjndnFi1l7ZpE7GsWBHDMLkcit8IinwKTknz0ctEkYFjBphBpmzOCfg
NCBwALNY0i01wqfKsSdpTsHECdm7OVfV55ldDsz0ywgp9leFsFE5XnoN4/FLVHQX+Eq3AMMLRYar
Cf15U6iXzaSmfdjE5df7YMilpxoFpnVk8710ahz6NKS9zJn8xSR0wIrWddUVn2MYNgnuHSy2ADhf
RMXxly/wYHhhk1W3LCp5Sl3FmR/pvreIfKOkkvD+nyndwM8SiIZ0WvG8OEYRVybcC0sixX6VuidR
HfhnQ0n4Tii2CV42fZDDyxlJNzht3fiZqWYcqE5m0tnh5wXCQ8qpo43BOwbHAcANzB4LDmJ7nAyy
1ad/5Ka5kCJIwA+klrOw4fQ5iEr0S7QRSC68HB4fqGu7hS+/hWjSdOA+Eha/wFEj/KVMtyLD+8iS
fcUAbFDs8hP6VRP4LBNm9ll7K78zcfibEHhJ59O6sgiRdxykwUx0kxwcNhnPdRUz/Su8pi3tFzXH
iZkk0qfuimxgXc6nkqzdpp9KI4h/AQwHebERs/qxgfssTWpGTgpJEKopkO5AheVRbxCHs8TtBft7
DQ8Cu+W19ys2FNLL1eW85zzAhRAAdtid4J7GAgOywdI9HJxItbBU6Yi/UWdRcM7Tou/fnMiwfej6
iOWKSLSDMoSE/sKt1iSepdQheQ/K78nzto4TRjDgmFTR5Wwf0E+XOMh4t2A4ThDMsuXCJIQb6oId
yrXLiLvp2beTuhf9fSE1os2bE2Jg3URPqpx1yJDbOrOdUdPfXn8gYHH8goxWnzgEGVS+Ff+c10mB
c9QHmVIQj0zjsNtgZ6qV4qhrtctMTu9OkmngvKI/vXjICsq1Tmj+vt9W4ZbdYQySYP+1kL0eREyE
QmdKbDRmahRPCT/Wv7iq7meqPjDqQ9JezxWpSCtCBiYCU94sxqV+z8xn/u2EryrSKxDoV246d2yD
2iW5M16VjSHdt1m4SfF71qEn5C+7Whf5LLL9WxhZ6BTrc1+mCoJDhmNv+HdlIgdw+dMpAJJ25xPy
Kqg/aDV86ep8jFkGuxpmPiv8thlXAm3JLB40FjFf9z7xoqc/FQLNdQZrvPvDVflXEIF7VEyDTbOk
Eq2Axo3lD7Lj1jyqXbEW5CCNZWcSNM2VkMxlWgcFP45HvxBJlR3w1BoR2PmV+wyfrIBIvVq8oAVF
8xVLNuv+GXjx2pblCny6tYHeFfSAKaIdef16JL2tStvQLke10Ok7PAGGuLz8ziaqM8ZJKfCtbXGO
9S8Y8uYfYDW3//LTe+N57YN8QtkTMLy9GVIfU5RIn9+Jou3Q0Y1BuEP3pBWhTQBdywTdZ23glvPm
7bugTkRghQlz8ziwgoEud7y9Q9kpTN43hCm9TP5gRwmOtqNeOR9bF/TqutnZKTSkwoKf6Q9o2pDN
WI03ZUC6gev73r3XvXtz1qNnrhie6cl17QIItYgIr3II9dMA90ER5vD+Pr1qvFpccoYaqqmtSrdH
nKbdV5Alfyc0fD8k1iC7ECx7DL+rNHx/QS7ghecSfP1SnO97uKIVD8n7c5dK2AzoM2hOAynm6+dk
jAEFRxHvJCjijvoDjTW7Lj+XmFhzjsxYdwEUyZguxXJ7yjWvbh8FQnd9VOZ4HTbvKuafFB4qpyiw
t43nI09gOvLlIk+b2l8f/8F+OFA4XOU4HacDD++pvcYThn2PWEmbd1PGaD7wMOHkwxQenu7AEAFo
2yrNEPlSEL7CurzoUFlQqQ2XpKVvJWCU08o3HWSRgNpWbftruMzR7gmKYYpr8xIecUx52cEv2TWM
84qpaKKwLZ32ne9LdSGj/ubix1ug5cH2M9BfuipE/4OVC9bKEVEMHPtHNdOLskJW4KXg4GxrUWQ8
oODBxgiZa0BkTl8sEG80MjGqnymDEsqmeU7upbkR4yTJCnQBltYx4BZB24IIu/5/V+fxLAirxZ1B
l9rYaoIvsrAj6Ni7gQggwGybQQ0nzRSsT5znte2o77GsI0uN0sDECMwZinHu8dJnOf5/09uq8TJP
/ePmEHIT4DHUG1M/I0glVDWERq7mv07MYWLzPEKPwM0VvCQFDGhruXIpIfqH3ppHfd8D1n/VrczK
Mdgx6CM62Sh0DA0A745F1yLt5K0SmwoWRbEQGe7LEa+/3neXhvPGzaygBINlRsj1cns61cbT0tyf
O0hV82yz0M0PuiYA0yKFoIx5QNT7qGelArjumgJD5ZrwuO3vDCY9rR/psoY86P14sHKjvqysN6Mx
lX3d29lL1WKJH4CcqPThh8UKtzpH775Um1wLrqPR0CNzeKozw/W4cdCD41QypzJy6iXevxY6zL8t
5frvB/Gt1nj5a13Ub9vcmhDJtol0QWdjniIcJtzUxsmq4YJ+L1vGRRtnRkLXwcSnXfD043hWt2d1
WNaWVNXo++UOBuj2FbaPEigbrYPXOHyUfn0tUr6R6P/b6mDHAWHHIgA3UC0hQ6xmJw2IvsSCSYfD
5J3n3vj6tKFCt7nRct2fcCcvGsd4xJIcC8gmsAeZR521O+i1IncNIsRvCGU2GoaTs9gbgPnLwWxk
fMZo3qWiYFqRig3HsueKL9pw1xhvnl+aEjlNcA+SJWIMvJJBSGYxoGfuf9XcLJb3p4h16pscTh8I
mxEd1uy8wDROjv+Gqt5Hl1Xtcptlt41a54W7r/4TOQKWT8/Y98YTHGhC+hbsHvINF+iVlCTNZQne
5MYn2ZDRrpt76l8QudToa0FyPhWWZmRvey0mWJZzqr0+kwBqaS1RYwyD1MpA45NyR3RbZf/vgopw
Y+FSRwCP4YHmh6RZMSf3hMQXb9arjk+icXevPVyx8RHarFU76OV33SBw0VPa242JjLyfBObl58Ev
Wyt+/Ujsh6Jt5zOMIJwRsUuqd3YxPFMKDalcftabxdr4NU7ICYirWDcl1dQj2SazcyYFepN8bbeG
yXcV7w9LOYab3lDqKAeBGZwcNa6lEwxxtySaYvOfEe9KI597/EX38GnL5B95v/av8b2u19ChinUK
QtctxWz8Cz52HQGdMhGxDmUyLZZUMFGo+mSFKU1+adwekL8ywHJIXAvcULkaNiVqFf1zIh5wnMVb
Gs+kl8d3znoKVLVbUrmXDktNCbwp/Z1VOd0sRdfCi27VcuTMU/ETP3B/tGovef6pOWsE4Hd8S1A9
r2tusYrfaa1FoD7JHfxgDUHCF5Ih3SWMuq9Y9zNQO37uAF9cEmSzRC7n086v961HeC6ChNbbu7bD
l5f1wpjzqZfgm8evFfjqu8o7uLW29xq1w8NXd4VXXN4S7Br4Dlzlp0Axr3E5rkW5L6MMZ2XR0xHl
wLj0nOWBrkhUio8I7AVSIr1XAfchCIrqGVaWheDr9hALfxpQPex9ETYkF6SxUB/hhT3LDVJGJWaj
oy8JDGiGTD3x/6I/qTjZIeKqrZsywBNAJJFJz3UMAaGiVdzpzcVvo7/aXshMb1AOCcUxgBaR1uqZ
AA1WHcjnX4HO5dwjBUV7D/2lDWJPKFNDh+nWjWcMGYNduDpBlgN5V4XLldDZw/89esb9T72sUbVr
UB2AjNY0zMDPg3s8tkh1cIW+JlxnbS2jTuFxMBRjhlU8lith8gsoJowdXjwRcqxWHWOWuKYdIP/s
y55P5VcobxnskzDUuGqBp1sayoHFCbZf7MOAa8/gw8h8IfhWV7Wo9YmDU6vIZDjlrhkfSxd3TLJB
I/rZSItyWvRjgZ0jZ5v1ewqiaNwGbe73/qchMhHVe6fSjUotleunPC4O6QIv5CcYj9fFOZMiyxpe
ydkrd8bDkzPDHRPe0BLGsVcvnmyElv+0mZwZporPF8uUMsDh7VjOW3m0MN6zh+Fje29/CJ8Bvzw2
uUBjFnvPddr8oFl+e8QJVbCxIVJDV66qQJFPvyTBYmzzhXD1GMqTYK++OrceGgSiBIQPG2kBjNrX
Sq3tkR/fvOcB0DGXL5VlsN8f2hRWmGMIEuwRpB2FqQC+B6W0G34cgBpjocuJa+5AK+3VuEVGxGHz
4Gd6CcbJ05HED3yppN6qEvDZyyG2SmphGIF02mPiEo03ey9INI3Ok8iRgIvj0whmonaVcw/TCXPu
7uGurwTYSF0JCsjdOubN9FocjirT2JQXlxNKFd1J+qRhz5uJ1w35ZWx2m2EqHTjgfoWo+TuxmoND
AlQ2qb9AtWB7hdIAjPtZ+bzBjPxLAGueYst1m9kgYCQHYehYbLzD2BfbhMN8pIzJZFNOyPVSuDDp
Mlkg99vA2I3yXSakyTK5ha9m/ePcNKsQkZjWBKnd2PEMVEsOlv0v4UxtWwDCWC0TmxNQIe+MeOJQ
FpXUdBE2b0hjvj729QAcGwcMSNGV0I3fqxC/P3Cs3/iW/pQsoFn9B0dd4dvGWXvA4uhCwTKp9EIU
O2l1Yz2WUYHHMh689fKFepEHMtckZvL4jD0Hwt0a/aFXkQz4vf12qnkf7vMFy/PYl1FQFknwQYiz
D5ehDnHtDc+8Pewo/kHoc7fIiR+Xn3Ytd/cMs9tYY/0xDmhjk/0Lsrd8WbVVRHjm/OTd1TqpL1BH
EHt8VGR9hWro2OxUgtUY8uP6eMJm1Tj8hX/5j8nn2Z1KlLnO82GDMZuNxakl89VnhGNCLkRmzDkw
i3jJKBtQT67dA11lcaaMtbUUbHk13W3Q4X0QHNopJ1uGsTezN4I6U7wg6CictbWVtcC95afU4te1
NDbG0rNyryyfHGiYAZ+EZzUsh5MRUhDkzR9XR8CagjvsAwlzkLt8BlpP2fcu0vMVzx2tXAuJYZse
k4yLtF/mpUccfcQx6hy6Re05i7ZsLDs7dOx9QGCPPubWMjhwhC0lI/IAxgukB9hSGe09sIwbME3x
I1spmCnk4EulLLLR6YdsiQwQevba0zey/BqHEORE23lmhhyLkySE8oerzDu2TCCEITyWY5GTrqey
JEJrw5TeNKkiOn6qKrzF3GlPH+th1MT4FKpXUr5q2EgsbMQ1u1yMIBGeI/m05nNfKSt1iajN2V7q
E7P4Ab8fmaoN5ehX7Ef9UtuwLHYM7InztQHPdYPlTuVey5P2x5l63l1ti/Ygt07Iz0+hpoQIjVch
+jb/UIFkFLzZyRjd1JAcglu4D02Fdjaembumlj87voHUBAd4LwlFrFUbqpU9oB9+hCHpJ9Y/+S/8
rl01qARM0dFwNEwN/Zl0Tl9lfadWpWrra6EeARNXhOEiDs80ML8FfJcR+h9bcWS4L8S4r1c0THKa
0V42sLSJiPvONPsi0XwNnUYykRVwONg8k3dEGfdyD2KLdgGhOO1rTl3E+/9EkZ/CVKUQzUvthF8g
+8E+Ddc3xTrLnRH8evyCxehl2oM+ypFFuBWFy4kJv42NKTnGP7tWVJ+TAJRop4F9ySHPyCb94Ohb
SoqujBXVsl54FArk1scRs2KxDXqq3iqdCbLO/qWr+ML/JvMnNFkaalbReyyTxUODT1IgfjE9l1Ml
vjOn2C/+2WmDvz2jgGZhVe/q8jzeh1HiQQgIYnLVHXvf3rbsOGO1UFQ5mUq5Ylj7yTHbtS5gBzBu
/bJglE1B/+3Ai63wRGZFH1cHfT+99NKzCunTd8jqDski+Eb5CZ0AWrcOB2fuQoNLuWcxhrQ7gZI1
qwSST5bsdroD+Sgj7NQxHGa1dbCP7wyX+pPsz8gNmb9NjElpmeiYGL8Suh9T8jArRGH+QPtCc/3w
N98YHN6qC0C9FX0Cx0ko85H6Q5MHVXRIjId3ChnGmtDTdjfLgDpEVP80E6hpHJ2aEqf8rnMeHi8O
W+qwj9iJA23xbM0ycvKrSUHn/jbNCMKF6T/P/gS71WweaCP8VhqNR8KKC38Dm/PJ14sGn4H9iPfk
2h7l8xQPicZhyJyIQbRJ8CV+24uDXVs4iuAcWp3kS8Mb6lXzyTeFK1Cz5Rv/UdhApWMPRR4LjeEM
FfYtGOKEELu7i7bQWWp1/l27RnbiDA55kb4bphrSmW4BHh5bfWan7lV7EWqiz3aYzu00c831VjjV
L/vS8VdtCn2rr9Z/sZ8sCxOk9lIz/SlWHu3HRzzz+ohALViK4C6cCMpDqf841a+lZZCZjSlRdbkI
vPqcpwSiEwv/UsQ3tJQf5IzV9x7DoSeyGWDnRsD852ZTP+WK+R5RzZxhuBu/AaU0RVPhH8pECZCi
+MSlIcMG3KqV0cpuF0s1GoydXFmwe6oE9ZecHa+084GCszqHvKj/R1+VmuDBZ61vZj5M/E/v0cGH
BwFYpUfNGDUN+Kik0W89u1DKji+UCurBVBs/qqvhmMGh1ljNFGnIFNFMD9P6lKCbZec6XJ1wrydB
OXSOyfvlSasPQInsl5UWDpoqOlZ9NeALb7tmsszx9vze5O5Rs11zRmYiJh98y1r96+PB5mzEaWTE
WVE0Ldi1dWe19nRaK5Fiw6/ra+SGBWbN6Z6BSA/aTElMaP6NUDeGax2Tte/L1Z8T8oZUn6FaYXb0
RbBd+sNh2pfMGVdL2H3SqAOIAtRH7ntAnzFqS7VSShQhVmzoyCx0/PhrTXc4O/UBJwioWV9R8N+A
RkxUPy8QuHJgd38CT4IpftU6OQ+OVHuNI438EaesOrE4AXdDwqiVBvZHTF6hHdPRLkPQTbYUr48X
/fOoUDx/f/4M3NSWH4V6V+Gs/1NwONVGJhO+4EJ0OhRVS3O+kmsLAgAWe+JaxODyjOSJoo/RRGLM
kJDAvzwds5fYiqmOVg30VoETKnqqwTyiRvHEOCECtfSi/4qxmZv4zYZnxz1p5p/iTDf9GmBllOMf
zIfcfDsO75aLaN8u+P9SbSgjXusDotuZJOaYLF7XA4720BH6ysUJfVbY91nmoz+qD+Dszm4IuNqN
4t9nDEx2oqY3QPGbI33/gQj5jUzrpXAc7bTgw77Pwa4gpfvSX+urBLFUMsGa9381aCkwXkwbOXte
1QGK1YpJyReJyDwVoKUJBO0Ruq/vqB+jcT//DDeekfZtYAid5zsjmn13gcG6nbCajrS7/nYYiUaV
gb45i8X332lXcrPK3tF1IRZss6kk58H9JJPeSOjVmEJgE0DzV+YItEDELSrb492O830bUEfjbose
sWSMJRUF3z1s57Jy/rtaUMRFHxYcFNYcdfuVVEOlYNpwqtWv+ym86wWIC2rJ3Is3EztQghvn87fy
stHsYZLCRL0tyv7yNB6oTarQdYpaa5Kxt92oNEvLi5RUn31pYYMG8MTQTI+qRsvtopwuaIjTWZuL
OXdvqnFEca9Wt74xRJA1bMn5mQO+PMeEDKOoiM/ZV1Pfc28Vm1KP51qgEd8Gw/LwklAl7N5MkpH3
h1dcL4FoWQc8qXhuPQQnt2/CEZEq63gEn1RPsxCBw1kdPiFqNDFsdENfKpMeLThgeE5A+bEx0/r3
S29ZsH/j6BG4L6q668Cf3MyzadL4EHiImvDzbE2XbN1EBkzVTLHVDrSQziwrhm7wAkMZ+iOuh2GS
nq9F2lmY3Uqv/TzAJFRVOIwhrKTS3KdO66ug+GQWWfYuDGcZE4es3vJQmMld94SS/NIyFUGfR03E
tZYoZcA15jbMivLFCBOb9a5aLuMzco6b1PJVaiXT8JoCGbx2DytCV7UkP2BLZ0pa8pjhkT0nhCYc
qmFsnrRzWFdQvJUDR/SlEdCUFLaZ5VdqYakljxrYoNLAb79Y/T0MQbj+M6nOEoslceEkqqZVb92d
tkVBpfYIiVHnPhdSLt91YCVBrwJhXTR2QumejDbTWZFaXPucMknsOFKYPbKNH8atjBXCocR3HnCm
JX8kTWUm9+kVkLruLF/CAhSjDWvs9nnC9LybXIqjipaQAKPQ/JT8bghqJ0j+aDjILXQTolsSg4pn
C1L2ydOL3OSkkVGO0rJKyOkrmJovSGvNFc+O76aIT1RMMV5tZhvUfYMjhsUaPgmbarLpcGKPrhXS
mT9eHKw/T1Qs3+xmbma6TgNvtf88g93CSxFc6cvSLxoWsjzYX0FiVQwMMWT7OWrHcd6a9lgCpCWz
vi0DW2+EQ/ajGqU5CLSnSw1KvSZqcOIvl8ilTZieBZvOXsHeZpwHf7KJdPYvu4SHT2Szt5CV4Wgd
poSq/vVg6aytqicxyPOIjkNUsB3y6pttj5/dMymZLYuozlIHaYqLnwjojhO3QPxz/51xCPx4vo3A
QbSYObWC2LzKlCLIPwnXPA4gEE2e0SZdQQqLMssii1cfwm5RJyTmkrOiJIR/awm0AUV5U5hc3Xdu
TBXE1SoDqfoWu3i/vNMSPS6pR6UPXAXkqZZQSjnNt6JVlLcQY0wdklVINlDmHF4i88YxtbPLFfcK
/HymspZv1wwySexm1XuC1b+sLdSAiw3ICETeTnsVOo2rWCXp0+lpFNbJhzlfUHrYRMyLh7IAQHyE
M6RMHq5dFJdv6AOkFFHBKmTMrLvnP0NBLEgSywCVYdIiMsN+Bss5ylT0ckp34lvM13NuW0aLf4Jq
GH9oYk85wd3L8M49TbKe6fl8z367H+QRV4WZarCXCDyuSlF3HxO8wBygMpUvc1cfIPLsKkWV4zEK
e4tLLLGCP6EHdC/0745FCIFw+LSW5u0s6Fi3OzsQomBRUg0d9mJFLB7BlVrsWgs6kIIX8FzWiiS5
C+3wdqNRvUY9N7PpO+Fb0ti5BBM/7uXZChCoVgLoSGFqnHLSfKPhzZ9AE55hTdKqOTmBrRlLOuGN
RFnBqbcQ2R4lBrtVm+D/71We+m9Vla6T2sFF8ACOvJqioJHl2Op8Lm9wWlGuxuSVrWe6lw5UQTYe
d9lyJ5C6GJjC4CQ07d703zovjWUQUBGvidPmAP4UfPekHnFEOZlLHxg1NfSS+6PxYazg9c0ztajz
k79jG3DMRaQBwrBFAeW01HrRbAEW+RcTKJu0HpBKkoHtqY5E44XmlDFD11bfZP5guwMOwQR8vasx
HWtVlTebXfKpo8fmerUNnNkKYkuSniEOw54jjB/KJ0p+Be/CChnaeKN+qfxy9RSSTnA+fVEGkZ4h
YR3vWZgugNve071ekASh9E3KWJw+gb2Kmtd0TavVzBpALf813RzlPMaOwcpiHs417ZYh9iJTUqoW
xhLkkhP4I2/qM1SvGJBHpR4Uj0qPjLqEbtLcmdffuhz65hUYhDMXSiJ3a5A7NMOgHiMfi6glaEgc
9eSdntV/3A0q4rZu+LpIE4Y9xYTt7vwMN+fSkHnJR0O1V5RnCyZ7Bjqqssq18lYIghVPlZmKbkFs
Fg4kTqKxEOvyZt/aVaLhff43ROLOx/v+Yr6ybGlA52bE6LCml5e400scIlBw0voazfsu8ZOlfSaz
XD56Big9AX+kn9keWm9vbMvhTONSdMcEwzqe3tm0L373T7DC8+MTYTZ+yHo/jJdFgxSnQ9FsHMkN
61ZvdBoyz7qf0RfAtE7pIkjm51i2Gbp7dAaSa5JGFKqoY22X2FuzeMj4CnXVMDTDifecIMuKaWlu
7X+uiVHzzUg+vfWCgpu2nPcriUI/h0OuiTVxpJD/LwIrBdz8RVEKxd7dVmjUSPN47LcZTXESwEai
GBYEwuTAFHNgSsmVv0NDstNCcBVsfUQMS7q9f3+y/4Dgs4fkFQ5coWuyNxOf7a3TTnoyYsYxWP8N
vQLKKU7ki2Dol9ADw8O/hANAbC7QyDzFwhADsoaatHoP10ODiRMuz1sEqmGLW4ePwBMDSu6Tk33+
zJbN0olIfpuGO1JwXOSFWH2kiWSKpa2HoFrjIV7IhFVujPMuUvE2Xk5vCJOfO4TFEpPsJlwNU8zi
VwC2UiAVrtZgSe+enXvANmyw5BT+oz9xLs1tQHEhn2g3ELWh2Xw410jo0Bv6TDn+n9kUZl/nDkL1
NCKL/naVJjSDVsEztaHNoomtl4lEYkByRKSPYaaGa0vnaHDXdp301bp+QkNwpcRubZd1QJscr+bo
G7Y/otfP1YfwpfK6jlnwU/nBXxJA1q7hzUNmQC64BC2hi4rXN1bbolEJoJY65LQ//lAcsUstwiex
zF7/MNsOT6LsDnXGfZuL73kNeKGAdDVsFrWmjJBnys1TfqmYhBrbpmps1bezmFnomBJ/jiBE5kEe
f6au0qk0wJjqbnblo0LhebkTxFiQb22qAmYkGTIf9htzP0L3ij2pfcf1luVlQXvarlFVU1wtS32F
cPaCKdsIduEeMoxwDRUOTMUFLr89+CowIHlXG6SUtrsdR3mCO+9ZBUUL70/w0cIr973TGI8ioyyt
yRF4Mb54T4v36910cdz44fBUNnIDtwIbCLe0uZ0dNA9yEGNlfXiZ2VGNdxkYOqsjwqY9FnjVIy+e
EtVYB5+iYrz0sfM9645LTe8I3I/27HsfxTcose0q357nSSuFLfuyZlNivm6m9qaY8dLFypIMZgGB
4xZf/4ukgvxfYknYx6XKX4KE0mnYyZCUP7L4aK2+HITsCiUr0+aRCLPNOlcGtltHvDqlaMsFxmXO
QWNJCTwke2nms8V/AMXkXhkqalZFr9gkdAyl9W0b5Zj/yTSSEKa7K2YvxBZ936fvC4FZQajByaeM
v6p/h8Es11ebav4VN6LMtNEF01W7pKCQoKGldWX3ovYYqm4tULMG0xU2Wot6zXdaV1ZgTJWgEemG
c4gRq7bRXjRAd4Doqh/dOV+X7c4L8AOS4HpytahtlneYrKTftkonqchIB6hVhiEiOsbyn5xniNsu
Jlop7+tGVe500t2pLh+iXV7UOtPxbpAyNBrK8laH90ds7wajm7dUCKLrfqsiWotfbWFkMU94JT+l
nrKrNEs+T3ieG08QJKuGWU9AMbLaI8yiux18dPdJEwy6uN2evOxwWEf1R+0jvM+giRMIVFoZxQS0
qHvCHSKK37dwqQgXh+/cCK02LSfySTgZAarz0IfrY/2rXxUdw/5fm92bz4P9cwYKbckr4h8E57io
FHfqvbuk52rbo55uy4yIjH2DJ/8OpRkFrrZb7UbHWjL1vsL6l94FDOZJv/EzhNJdLxcLn+N6v5Kr
T6vmHNE8V9hN2mHpkCEpn0wPCkOzMj2U1U47jQZjM1uIQBzylzHSmVU32O750vJnwM0/RJjXw1IO
33qwkGBaHY3Vq0K+HyRzVrxE7V1AHS/1m7B7yY5PhHyHDYScJ3O8BRvhVRrrW3slRQzsFu+Hdyxh
4MCK6AhrJCzajuQbD7bxboSfp9Z7QuaWga+oc3TjWM1Q94h5XhiJEXIVW5XJCi0MwLgdfsyKO7Tw
l6yF4W/i4XL+OQbyt4I9mxu9lwcMi+XPDHFaennw9aSFKDS62jfv5UNXIERFYM6xS2qAv7Lg5mXJ
gZJINODxe2Q3L8OnlEOUjyah+WxDL1iQtOjiVbb4FbNMaTYH01o+IcLLBRqTOrqMRkhLlk/AtfGj
r4INdSlXpQOowBW+eoxUNB6HEt8VtGcXxoVDWzxZcgltawg6jvHposrRpRL+8nmUYiv412E41qbS
wqOiAdMpMc8WnQQr+tOxYU3/e9QNlhH9AlZioDXWT83QFfeCjm2Y7cSkvOLzZVIR74qtdbj5BE+Y
yKe30iebJPRiHi1JOkIwD/jRJQq9Wq3Z97keFmNuDCA8nNcpis3JhUoZ+MV6PKy4l1ORPsrBZbnc
6pCPXnBa07R9hjY+cW2x4M0VhQBerpP5Tcv3c8Tj0LMVZb4LfYTeG8d/SWTgLCCv4eACt5TMwejV
rDLbGQPz0jnqS2CDKGQCSOYXTvhi98dCI6MQKERsaiSSrOw1jL9wOvLrhSoaNACKKSg/iwcg0V6h
rCOgjszfgljxkTHmbvCdd54IwSUsrNT2aJb+hYY+qquqiT0Y8pXKwsuSlYiPna4hSzAB8TN7d+3a
tKgr70kgARTYKTrHQBDMcL9GTVfd6Em4SPNio2BZ7l0qDAXWRmijPGlvSix2iJFwQtpUVpRsLNYT
e4M+2kpucMy+L/fkQ6VzMD2d6AMAKeaq2TjQacsEQuTWs9tY6Mhj0Htz+W1o7ckHpBCV4b06RIAu
vuJfOww4O2Td+kogXtBjAh1MMdXbvvbZXYZpsQ9a/6gyJr4TFMesmLLzdn5T+KPE0lf25s1ZtyN2
68HJ+u+kcT7IHEG7c5zykPbnbnXcVC6yPywxbOXoJMzSySzmqHcuNho4qP+S+ciyebl2kkuwQbN8
1r61wBotVDwvDJMsy0s8CzW9fGTu2Ofr8OqNg7FI4w9GNeWotR0uvyUGtdYs1OfXllPZ/1YbZlCu
bzXYVnbk3LWSSiYtoWaKQuqXJ1t6CUje3k/5cFin97xoeum5eQxgHYsE6dlee6WI9pSNp1JjpB5Z
plaM/hv3JTqGMkfYTCgijof4XnpODoyEcCPlPf+x4STQgEcb/kwpAAfZEC0UjBkbDVI8aREayWkD
7GV6iLkBiQH9U52Wg0q13za2gNrGectNfeXz3LZXQnJ9uPDoTBF9KD/hv2BycxfnJdjqI21DcEJj
7toQhyP8luYtTyPdBkKy6bfNkjAUel4xLceTokakJfGy+1Pgd53+E8zAT/k0V7juRBnG76NcvKsb
yMOqJqmHGwSvnTsGyarft2hwiJQap+pHtB6zaeTG1DJhdnFxwcSoERAkD+6dkxtGrMj9Aifw8Sh1
U+a/j9aUlWuCynvu5tboSzmK6u52oJ20h/7X+tWBnCXK6gDWpJBtrcHG1EcObmmgW4qCZBVzWHxQ
VkXsPD6hdWkTypZFnywscNtnalyZn1lSyXYl8ypTsSf9bvY1FzoYyEX0dKEyr/WS81dHBKUj0R52
N7I7HRAd6xU89Wb3nQz6FJswajKPSfbCYJmwX/tZ57J+g8azC51Ni5vI21nQneE85eHIpU1j/7v3
GRTBN/IxSjNQ+xnuL0XJ6j1KZMFN91A3i97ItwZpeFVlKu2mOOJUO1mDKrAmyBhwHfs8fL9Oz4+9
gm5JC4plyqXpIqMJF4XxkVI5AtLU7Rwc14Gm/mD0L0TStkovJdphzh1dusgwCiztHgAutHvVhJDj
WHX4AdbIzV7G0Szb6efMZRyr0vWA9+e1fun0R6vkyUDUzSHlA0osDd1YlbANKYCknUuDs9Xvckri
rn9YPGwCHDCh5YXVQ81CJZjt3xjWtYCGo6teaaZsjD1wvR/x+Ga12T2eFk6ghQSO2+UE798cBGsL
jDsSbQghdfB9b+0fhZgjenqMrEb8maLCyTW32IPlYG5PX7Aqorf77hKsxKYlAJOSLIji9S5qw6JU
kyJsYgWPwuF2Fsh+xuRO1koDCX/O8YJo6Az3gEdm9rTFpoR4C9v/gq+4Nfdjc9b+vxbLRNwXxF4Z
L2EFxzklpX1g6OGEGdg8BGO39TV84LoSRe+tS25ThpSgRypZGk5/rnRcXU0+LXZMU5Bvn4wrLSUq
FNMpaH3VMaixPC16d9DiRnlIfaI6F0aoovMDI63Pjy56rnciqwMn3qVSYKParoNIte42VcrUCPOq
SmSbxNhZmkYjf1jboSupG2KYrzNxqYKEfCP7BJEIcOaQHbYDhWGgMsKtTEdAiMLhrIQ9tbdiLDBr
6BoMHX7YHsbMRu0VMCnYCmm702qM+Syp35zO9U9gxPSDzKYuKR+S5Nls9eQW7r300E57A9puxfPM
uXhnVu8VMcS1vbTcM8DE1eDVPXVizxczA6Df5a+O/wDar6uuG0Eghxf0i2vKiPm/Y05KERIU43HC
636J1uetwAkLVgv1zbqv8HQZrGrb4BU6dvZ3UFqc14J7bQKAK0G1616U7Bek+nEzcMXqLC2GUH0l
TQxGOzZTf4cAPz327d3ifj99euBiM4HPujTdSyorQemEFQq8u35gaUkN3pCEaqMup+O12PYpMXVE
AImylykw/hbTqR7YWwd0kMqvUJb20T5ADGDipejyoMlrzff7FnotW6coW3MXVoUuX2NVGgV3vs8m
o4pVPMzqWzotdOcGQAG2Mxo6Z9PzNaIEF9tPK5ZKxCmpUVCTBCIWJiMRZIVSnapvXpb9u8qXiSDM
9TtZYsz/pNiabq65CD2jgLYf8nET0cIlxOLEhrZpmTIzBV9ZNR/uJIsV9/fROSQ7lIP2TBJzcArJ
4xstNzrnvPrexEO9/+38MUaSRdaSIVi+vtDxow+dv4Uu9BWDv0BCVE4XoIfWR1mHyQkUqnBpJRpw
ziKxKiBdrVCLbgbIR3OYkHMgKA1b1GBRFDrGqepVLMg/0V59myvBYwciwmSuLkXqKlxRtF3Yfd0U
BGuFqklQj6Udb5jCZBJcGn+t8ikdaiSgjh60QoFa9tOUA1t6laU4SMPP0gwpDW/Uvb0Il37LYbAe
Mnb8xrAkHqqbcWJN7MelgbHua1hVt2nPPfwlN0Qm59TbWlph/WX94Cy3a9HflBXYEg+FQOmBZ8JH
tsuNjssQ2rH5H/dF/efIIbkaYc3K23ZCZ3TwE5XSaVI748GyS9iNA+U4mpbff10qWB7bY2p8/hwI
7okuA7KSioCmlkxoi8MaihFk6zxkrgR5qGAflY4nFHPA8so4zAoMHOubLIAuIHiQZOHY/xoZiENG
ZbbVFghJLuvEDnEegTt9qDcMkT2FxrGC8BFvGDyOmiLSVT39lqzaN6cCqjNgxD2L2Y2JVx98MsnU
aJUIW6cQuC8SkbJzry7CpI2OEMhBARsAjtzgbNh35jGPuf/8AhplTWahEiXmcziyGXS5X0DbxWd/
Y4bs+iVqxv3zGJ902UjzP/H1jqU35OqPlnjmG4BN406mOWE2MPUE8cjn/0IrCKA7gc1DteUPo1wL
Qd8Tt6sZ/D9cbN40u8nLNRiOo1n5AI/cXq4G4M3fvr2R9RbTM8CukSLobnetub4lKtDmdvLvbpf+
62J/Wy0KPIZwbOWBp+v+0J00l8vX0SzI7GMYw+O5XfvJWfg4EdHhpBaWYi2gXritNkZcU7yUgh5A
lbEGo4u1dsfiRGW+lNw7g8RVrsXujtfolt5Rw8F9pLxUjpKusWd3SnFNe/VUWtkZbLzp0pG9Wblq
m/BiuTEgaeXiXYb9YT8qS4crgJ1+wNAIhQUPu9cCJsNOIS2lo2mQOiAtPgomWJrizY4K0IYOaAEI
vQySaMp1zlqHDtQkoGaqMHcFVkh9ohnNHFhFjjYd20dy6fuckmLHeX/u4kTn8rvtqCgxtjWE2vsB
g/4Q7TFVKu9dIbSHwktBf4LlIORnhJpLnheOTzbGdymIbBe0S/Cu7mDUEohvQ1LFWCjWJwDY9FkZ
hdXNFJS8NuDf6SliGxjj6YoL2UgzrDmeZn6VsRaPKVWFOx/vcHPydgqZLWAhjMW+gU0tWp52AOxO
Gnd9LVS2/tTDt6b1eXdeVn7047++PW8gm0Qz/YkOryE2aKrmPji/N6G8yLkb6FeKSq1z0Zvq+u/Q
MfjpNkRPHDfqAIvs7aSGiXepxliuRKZkMjz3vroznvsduB+SJvW6/GEgYM+yFbBIo412HDaVbwK7
C0wbAOu+4ufSuyLHhAQ2HSmdmcw4LJyXlxBQXJT1dqN3yR+PRHLjZ9P7EJR+iyU4PRwI6/fnzZwA
S0lss/5YSzifDLs8KcuCkTqZuoc4x8IcrHRn47j9WNA/aqFiWcVen6bMkapBjzI51LxKRckekJaw
JZp708q4nR9XgB13WH8o/ZkuISrv7bL476tXFoF3U6S5WgC+9v4SGaP/jQd10mGhyMD6ORjrqqbQ
JQF3YMwCc4BjE0DqDWf8w0ealvU8nsAMvYtMwo2lohJTR1UWMrLbchQLSgxxFcKeioQkYU+V5jNM
GIWcvkm3OsJCt2QWTLe9/CFCTxdqR7w4dGFCkOOQ6Y76RU/yct/Dyup6Zc2p8pXdJI2s+oKqRcTu
zuVhMMXdT+E5YXhCcAH/lWBhhzvveF4Ct3GW1LHyoBOXhfFOzi27VLjVi0lCCW5DhdNjN5Nsmyax
BWRj7tNhYp+fDe53NVNmeJHJGQYNY6/mPwPiBDPhDCSxORpAY/yguM6Dce6aFLg625wZErll3c6x
7lbeLunRxN4+ZZWcS2TnA0yacG+n1lANoP79j4X4denZmPKm5uOjD13nLJsHtvkVKEYitRGObhae
TxfMtbpD1Ec39RAOlISiFr7o+JCtTqB552zXxRWcoBKY56TUVpG6zndMiZUgT+8zUPH7GCq0blom
4D/sgBh82WThAUtIucdxqdKiimiL8s2sGIW30KddbeidVLF4JazJT1qQ3h90h/WsA7DAxg+u5Mp5
dUQakezSgS0cSwpsmleRsDKNWKjvpRSa6MzC50nihpSfKq/gL1YGvwNg0yD+ppkZF5uki2409g01
EP/F7bJxwzZA8ZJvvjMrbT6X1tzkLcwmtUYEEtowO3IgDVg2UmDsQMxw/wkuwrzturjc7kWIdKzz
ylELReGIjdK1S8mxAdiw6qr8mZ9TFPF/heQTnqcESZv06hEG8qFJ/tqopdRKWZ3USsjSD5C94Go7
dVATvLaovbnj2YEPMcaJ9O9qGcAlN9ZpGPva+XPPlUrknmsXtscs+p+S6JH1Yg6NLRY4SDx6yIRS
FIUVeUuqszmqPX5wcJUdJ8Cur7/bOnNdw+JI/pYmo/x5tDNuXJBZwU4SgSyfemADK78Nobg+ezYJ
nU4GdRVNnimzvnmD5HasaFznF7X858RsYrBkHweB8+T6+U2A2dY9tq20aqHRnsdGU3UBiAbTFhKb
1yjImcmxCyNYdnWaVpLBjdfpGEpUpRfAeVGvN3FN7fTmaDnakyhzbKA6yW30sGiMT55fyuifj5fw
vMDHP4w0pwoYoRc9o/hn52GyQdwpmAXQcPxfrzgujjrL+s8LVzfUXehobB0vKWIb7AeNMfrIc1iC
A9fDQO+dzWdO/DoOKTVpmeJrwY3Hc10rjvGwTcvkfwdyRh/Grye57+EUQDQU/K2iyzGaE/XZwtIG
xZ35UeVD7XLUBsl2OZlxjkhgwQ3iCeTDwJ/m2E6bnn8JOvgo2WkEt7lBHJY1I51DGnKE0/ASoJ+g
DccUy5xV839DMgY9a23++52lmVYucTPL+Mimy1ID6QCFleF6cyuFajiJEKWgfMuxAIJva9Th7GfT
aHvLXY2K1GYrQXEhUHWamSn73makCDEZx3H0vjX4IM07srbNDGeMA/Gny8i05vts1cugCeSbmbYe
pU/T2HoqRcgNqKXfDHd8MUGz2NHWm8KUG0eVwSHsu+I+plORWiMw2GmWkqRNdaPAgBWIu4fpxJ9L
I2imNQLn9RkRLmRex9Amty818Hgx9uO0tSaHKGhuF9HUPvIWcgkLc7EkEEHLB0yMtEROcgGIoapY
LLUtbZE/DuVUag8TiUcnTGdQ2jy6SILpzAHJWaqyQUpQ5bgeoVRzjidV8PSc1ZcZdmJ9dnePEvKK
5URoLCNOR49cLoU/eiUvCBIIhgOIPkNlTA5b6EDKH11Ucu1NCci4JeW8gWTn4UrrssL54yBqk307
O46aTCJbrkpDATGMeKvfNZ8jP3Dq4DPico4c7xfIL13hsKDuIYnsPXubTaG8N9/qCGaA8mG76BXW
idgDJbn7DUITG785Rhir4G8bRs5zxIJkPZVMlYIE9q70eptrchJ0gcsocKhyCxiYL9GU3ODKC3+G
tO5CizWYHl6FRA5UWZ5/tDP3jE2+dTC0avMzVpDCHrYtqMmm3n5LeKT9mBzQGKV0qZAIhRIET1yD
4VGL7ckS31TfSon5TA/B922zekMVzFpfPt3VaCW0PQcRo9ZbN+zunx4TqUMbq+Lx8XQSZMJULHhy
Sr8UAvUx46XL9DSlJwoCYtOWyEovE5uE1RC+T3k6Rh/40UvY9zWzLDafDd5nqet5GLnEwKV6eEbC
PyWukunTnZm9Oe9NjDJMkK+/6s4zc7RIVauW37QMgamop/ScmohdWV6GI2O/qOnYb77LRkCOkyBO
SQf+GOwJDA4XdY0U+eTUKchjwU8Z6axBpad4hyLVpb0RPDakRbEzKlZ7IAVYzbzew1lyC1ZIjb6u
49EInp4LEN41WO8eSeFO1SUiv+2MF7J4Hu/KhSi5EU9f+guKeWWbtLpa9r3IJsjK9gsiwyOzd/Px
O4XlPXqHlySVDKfV8YpVxU4B8rDhf2xwNJaklTDq5Azigf5eRL6H4Ve1nN1wlQp0fENVgQ1eAwlq
QR4YpSKqGtuWJzF/eYe6BJAFiqTJ1E9JL5JAV0GrUjjY6YyyQqJ2eMxPM/Bf2pU49x5psNttYUCF
/EXuCNOItqTBCiQ5WmN/0nCYdVHCr2x10GM9SqNUY8Rre4GLhCjvF6SfXYmiVyqiM10KQUwBkO4c
roOXaCkq79xdouvxD5RCtXXkzqCGciCuTVeZlIOD8F/Fuw7Nkq60K+k/3zZPIJ0wfSH6RoieGIu0
fV9TOzU/Lw606k/naT4UuHgTemLoQJ82Aeaw/SPaanZfPXZldYC8xYT+mvdNhfaR8zof1dPQeDTY
ZSq8PNpnhlD7QDnAF1FKt8zdtJOSjchxM5ApvxeREys5iCSk+of4Cpput8gHgBjKhYdda+30s5C5
XAu+t0JI3ge1WHkI/M0xOF556uW/Hy+QKw13mIezOgWNT/VO50u3jygVZ4x5JC+zu5hU+/elkpZq
D3o50AhUiTKqkilDTSv8ruEE7eWIN1wEIz+u7KaPzK+f9eFkxW71ARshKr2ATJu5u3iGNW+L/HVi
9XZcVbZKfkBGnShaVG7VcvZl8JiZk4aRWrI5nI5cgEjb7WVp0TqZKBaUZW+pqmnwx75s0O3nTNgO
C12LyjAnDFbzi0xvYOFpA28PSu3oHygOFDnCXo4+O9ZJGq5pPVRjkBjMhJ3YC7lkuIUjbPdjx7ri
AhK7NR1dSNHwR9fJ7FPyryNNg8A6chh3eFvAJKDKHoN5324KuwzWt9IKNtzXSt4L0xE7qcYxDcjL
fCsMx2pslAGGSOpbjGAftaKUc4zUvbCSkZ7fPW3y/4iYeV3xzXtM8NmHhRSoXCw+B0lzzBrALt1H
KEYTKougDqXXrPDoxKWq2BxY81AeYBSw51LiRIbVShB8ppV9qvCNi6yTFoBx8nVHR1pNZ75N26Jo
Rh4OstdelEr5FYMZSA9+PzYUFppsAyb8Sz7duYMahTVyvuKIuyolPuav1Blz9eSWTtFt3qSl/GfU
ElsM400Svj5cXiqQycKoi+ZpvaObmPDy+D1y6KtPeVREiHHCScLtdnLSV0HAM4zrzWSHMNBNIJML
g/w9s18J0TNW7ljLU6f0BsdSNzlHoSXBA1EcLTguMi+U6NEozCuy1doSpklyxW4KSTrwrPVwcKgs
4BwQ7MyCBQiYWzoJTbHirc1gza0TJeJamieOtnylb5tM11BNLF41G7bPSj1K/wSXuRPZjD8VCvS9
aMrInGI2E/a5K8VKqCYYt0GFfIz9X20nyo0XV10o/15ZF7ubDVbOjr7heZWFn/I1QZzZ1mI38k6S
3MCpSo9yVUkphTRRSNcyWr9+70CU1A0FfCpE8kgZeKzHPFWCjTZwsWbt7IYfWaWUhV/Nw8JzsEVR
M/Y4/3WiyysYHJpYX6yYINAxSv5ZGoQclaHU1XjwDtTDNno97QTXf6xouyzEE/bmsEJeeJyC5UTi
xx+z12uIf+fTLoGakMNF7S0Ti82Z6Odk5jRGimsJ1AYSWonp2aFGHTWX0ykoNDfYa0ByLsuKXvVT
Q5UJ4Rn8bqAoNwnNq4wX0oqpjxsCgB51cfVOVs7OZCkFC7FMDSjhX3yVljAl9mxhNTHtqQ4agB3I
GDl+/VdRCS2+NUMpyF9Pe/dqUW0Df5XVHy7rHGTFWduYhwF7DJvseSFbge22lsNvWJGFh+59SgxV
NAws8PV22cNg08x6Qx1Zkj7cX/taJ2olfiCQOqFJd9YW2CuHUnCAxIDZD5gSv1XRv2vgG08Q80Vb
mE8uhEZWNlvVmO6qilDr0nwNK1ZvEeSUp4jKvN2uNIFKsHPIo+03YIvemzLn3oqixtonQKNKKt7C
HI3R6AruoJUkOT1dsCx3MTlngUm1xC4n7eMlv1FBeeNkEMqbqRTiD0Z6ed0FNm0CliyuAwb0D3Ui
5u5ppacHIs4xIWYgV0TdE4yIoGyYeBQWnsWy24uIfGejXqZKdNcMIWELlJoe/WG9kal4GToZQtuD
ARhFEWIJWBFJCfDL1beVPdvLFPh6Gl1RqEF7r8gJTrRt5mxu9RpsJVufvZFziAcewX12zZPjVxUh
i/D5ME5ryMEy7oeXtv3jIgcjn9nO07z7sQe12PgeX5B1Y6aBZ9ga1TuEFPMEtGoE7P3JFGp1nXbQ
iYJjX/iTRRgQkDyACthmdH5njajrdIVnIizQ2xufFBgSb0cDEJXsNs33Mw9vZufKCHorYJ+rGEF1
6bm+TTtUuNdXv2zTJ/K1eXp8zG7lYBoNcWhcWE2lbayCcjCLznDiQd87p6eSqp+CWx5BNjqlGbxA
z5u1QxrLgXYdjAmkRf9K8IkV1l43Io4JUgzKQVX5Jo24aZr8IpG8a4Zc3c1ctewD5ViaGTqr9ViE
LIKwGBT4ezs2dwWtBaJVAbvnSTXKyemnLg3ySccgobZaeMjk0ijDjG27t89ZwiUI2DSpWzOvccUS
JnC2EUZvOBSi0gGr2c0FN54Q5VC7QmwZR5hHjedtKSxMOzf/NFtYl8k/VBsOx2Hd6IPWvwvPJGG6
UUDYSxMsAuYtB92XiZ6RiYN3SIwn5vSA2N7Rp5foYBpkvjOUlOuuzhUm/PUfxLs/NlyBABs6w7fB
6GFoC7cHCm/HnwlmTnkgk5Clqg13RwlkjcLggyWiJQq2UcO7yDiZvxHGB6WVirX8Dsm7W2HszKfn
FpTnijuOPH5etw9t7sMtfp8v9T7Y0eGj0cegUHlDOWYEnZsHq6ga6ateAbKLYVryJZUxtoQ3hLqB
n9oE1Glecsnvm4DcszZK0qap90iba6lhEZWvsrPBso8Sbvc3ziEnj+P4H4u1EZ/Ga0CN017lVl6u
eYsL3kbSJ2TqUidOkSyZjEf760iI3cjWMF27k900JmoXr4jwmxKj2TOesir6EREB+AnmwgGgdAMd
U0PVI8F6aigCc5VmcMjBwyUewnk42RRdOYXerfkuCLzspBIoe72tTvO9Fz+PM/DOH93RAZ92XkRM
mEzRbKZaoIJMwH02qtWR207vn8Bs9naFEID0I4bj3zJEEkXYvAjE190v5WGoGdVNN97+S/HMXeSX
Rj+F6r/uf92I92YAGFMAjxA1ajOBuDaysKh5sCbi18GMO4IINxyYU+ofxS+2V1DeJ7/Pnnt06VNd
oCQp68kosnotPf0VpKwD/FjZDNupUXyMRwHjq7/BF2zJPbgnDYQftMfipTrDV+i343oweP+dm+/i
9Ccos2TVzGnVl+wKXwnTkvVj9G+u0P14X0OkXSzLSlemejy0jHt8vWFKCfwVPC+J3IKCTzrfyGl8
CQdTVwokrpxYq7ljM0M6mYOsPVi93QmF4pkHpcVfUnZUaTfLZk4l/oW8w1kkQubuhoL4iF2eDjZz
wM3XRazsdiAZ7wTXpjY3uJK2sOKto/tqZc++18ZXqklTemQpyjRyI1iwlCvMrwrbF93lp4sbGFrr
51MhhlAYxZFgoYnJo27oFu8MtppunsyDFUjFcw5jQuatv+dK2LytDlidhiDkqFtPv3fO2khjZaNc
hQSdKFwf0d+0diWePmeohG6Fk4WPVaSeCShURrdXXXpKbsZeebGsSpq1YBQLk3wCexu3mIh/4o0/
nRj9JuLtRhF2rOsbANuZ0cg5UzFbQtZ6lu9bWj7qxRsXCfPUFF8GeJeDkRypmeG7C05Ijba+AYwj
dD/O6tREuZeJvcFGvdRKqwfECY5Ljduj/OTVy99AJzK06BrKdJfodJCceeTbpsVNoCVHGhPgLMip
z5veOqdDa45wILbrqM73oPfR4u+qaAOkP1BaqUucvnyicFbAhn5K/WCehbTLc9wMVgca76kqqa0i
1AzwFFR6oCVa1E2q2zEz0/UZZzpTqlUuivpXr/puGi1DcHtLo9x5fe4Mdmi1Qru2i762VYeGKtdx
4DyKV/Y5oJfyFu0rSWLvEuyzqPyTGRSkTSsbn9HjulguCJsw34KSsXnQSeFNonuPnuxc8vr3nqxb
xR0i0qI5UyvLAw5npsxZePtXbmE7Y+hNtNNIAcjfK2rYYLbp42sR6GGrjMi8Vh9oZByIC95/97Ql
q1mGQUbzrjKsCt33JeBG4rFITx4aZrNuTx52JZc51MD8UsQ7DLaqb/OcRUkXZKLBk6n+Hb6z2B64
buig0NEPdYEz/88m3UoVuVFKvkOHLH57hNetjB/vhM6FivtBqnkQmiWB3ywdeGiapDMxKODS0Y9l
mavBfP40OnsdOT22BbHvomO2I0AEjCPzJUtAin2JoLjVFXWNKrfzk0lt3Jhkc4NbIoIltd3oBQoe
wyCZWC1yFLCsJ5X3YALBQaRAFeOXe8IZfel/D7PcDOCCU6DSlK83L080GCeQ57fXLVG+wsGLQTb3
xLpyHzbP6tWwU+1XuMaEqIQ4qWl4Sc3DaiS6Ur8e1UB/26N8/DzG7GyNfwACXjEUwKhlxxaSZEkF
1mdwbJrdNwvqs1lpQPvwKmFRtERXMiOstCzkbnweXqA50+SZ2VbWZdcHcBGYI5Q7STxqGrubI6u5
V3L2LnS4SrLanihhFY8GSLMKcOcU+A9ZDnnxjIbYSRdO8Tm9CmpfLvxDFgSUvPw+7m+dMITHv8oX
vp5pBWRgC/5VJYWK3UKEi1PyX+DPUvyg8c5SitLbmGp9c/6HWOzXHIvrSTM2v8WyNsE9bgktMLNi
/W+ZSZigCME4KiD85Qe6J8tkC8YfvKMFBCdh8dZbJIvGJnDDbSko/6EhrYoSTrYEa8XtIaiL9QsB
6Vy8wycLu4GiPwWMky4jbMtgbBTdIkZu7CqJT8gmsSnj7eqaLG3kjyO7UNpmrCgYF6UXpO3HTcMd
jnotalgR4gJVX2rC53vHOQwXLcMeFKCZjBunzRdc36Rzq43jO63qxT/DRR0/bcYMqcNCIXEO3KZt
Mdxl62mRfqI1/1IxKzVanrl7cBIfWLMDRjLq9O+Tdci0T70zmMmfqJcf1IKl9PpvQ2ZGj6BHyuD+
J1oVVXNUsQ8OeBB17DuF2j/OIvPBI3VMv4FAkncB98NYrQ+vxyBp6QvTxpAXo0z/6tNmprLLDtmy
epdrvncI7gaNPJGZKyEB5lE8e1RTeYcTKhPhuOVHneDgwjRyM4/oFGvCQlH72C5Rm/bzC+dms9B9
uBDn93TpjZ6iRq+05+inCPJ8DAn5BAYtY1ImAAixUYGJW/NO/3UKA9wNB3QXwrq/rABcfDSljVgT
SmlfVb1eaimj4AWiNttwC6KnHLx3d32Ay7NrZSG5qo3u7oFQ1CCT3kZ/74hQ2+LPvgpdtSK4TI/a
ecHsOfrNEcBjCN8iYHjWItBt5N+A9VMyct36AIxoZxLZ6QQ/5gxV2HmY8fndtzUX5vp/W0h1GgCF
XAEwf2INgrN0/gmHVhP3qXnJ3GMXcZuhZ8x20GNeAqBBUrRXwnd0G3S99X7vyX9Jlr1T9Ck8RK4V
c4r+pTK4SYsl6jyO43+A53bBBjPt4fk1SRqqUiLHkGUqAKyy12GPFeWtD8Y1OmM1tbn12rKrNKln
FoVrcR+CKCS8zUcHgnk843Cmg7vqJEahK+DGC6SKjhtmbYpumFxjMWcqcevQ2RkAH2M/312MfTmw
l/4dWae4yBjDmf73bOh3p00g0L2HdnhPOy3BNt/kjxTB49RSMHpinZqpEMnKGky911G0UDxEMhQU
xPGYLF2CRuJQ0mSR7KJFGmlc03LaU80FilMZ8wJgpHIQlV7hAyoCvxVXnHe/Rgoz15/9pHTQepY1
1aU4fwlQc9k8YqJzrizuVti6P4eGVhO7b3B2ZV1T93dPUVQiJK+5cM/Kk/FJA/kUVfuz+v23zgTr
rce171ZswUWDdJv/qRP6jJLSLfwILZtP+0ed/Z1Rv1ufzoErKET+roJ3xp5ruN6MvJ+ze4fIDHtt
nkhJ8dr9vvqQlSYuOXg/I26WTIxo58KzkjkPLiqlfyFXjXMOGjU86NpjaE4ncy9+eHZaX0uQjykM
U770Insay/GmXnlH+bhkHwB9rIFhc9wuYK5T8YI6rpSd7lh3UF3d8aV4LgqWYAAi9iuvlnK1EuMV
MTGyjjIlKUn1/0LlzY6GLHw+cezINHxFqY0LWkSmfZm9NAmo61xySDY9CAptJpKxtNJBK5waBWtI
Rmg2gpOX4HEUxVgFYdKVVZfV0N3LNAGwMxcS1A/ZqpzIPb13xiicUDQiFXoJfoOOdrMsR7dzKy1U
vXGQjgfwZcnjnc59eAJMvKOZoiLMtBGrNzJQOL6Bcr7TljKyblmBi7fZwjqa4w75d8ykQPPdm6+3
mDubBfWIw7bG4vcT/b46fCILuHJadMM5g6Azg8+q0wxK0gdXi6NuJwUcscNZrCAK4qtPoyZhsmmb
HxRZLAXpRY662C3S3dIY3svyRctM0kO+I3UUXR5beM8m37H1RGykxQh3MCpA+GKbgYmu9dJ/wCv4
R/JeZO09An593l1cdCFvVTDqENyaddntKouSC22IK8kbHFw2IOBrqeCxuzxZdEXVQluqmJFN8aL/
vzdVreW+XU4DQGRU5U8zaUMUSeplymr8L5sDIpAerNETQtQ3bhsvJeMCTwId28ji2JfyFmhKN8RQ
fLOfMaRvMZLOV1LYWyx6O8JxEITjfhgoKf1zyOxTfZu0Z/LD/6pyRkRBESg2nE/5xx8vr4fC8wlK
/QLBVa8Q76LQO3bsH2UF3F7oy3Odyv/S0INFwl2QvV6CSzsLdiG5nJHivz/NE9K+C58CBYGPCHJk
4Kj9P+bLl+BKBel2pN6eF9t2NdYnRTQghTIqhs6mBELlIGxR3A7iUtbDUDGUVssyIuQBF23Q5fKZ
I+ZJhAwc3HbzLXvmym3A9bh9tv74Id6hTmnR/q0o17v1o6sBsSyFiBHXyyQlhflEtOUB2xBnnFDB
hZy/E5+JX6fwbbsp0V3yrr98aNsIHpogGO+pB/ZzxvadGZs5zqZ5HSFjn9YBGDvQIeSPsnrTJy9H
4p07lDWYCAZ/Or7lqjjB6KnntQcw5bz5sBUNwz32Zic0SZx62Dm7zEsb2Ryjghbfb1KO9IqmuIkp
rvSK73HiwZSAwiLNz0+0WFtmQa4Z5Ib3S9rVZlO8f8rqLOv8xwHgHTWNjBPU8pyLjEy1LA70+yWk
bqEve5gm5sHj9Ld3gWXi45BIYOB50Hunb5Y2kL2FZGZU6YJqUQ5Na3HTElfZLK+Bd06RZA8JarL8
9NZhtTx2P/OEFzrUrI3FqhnQL4z+FwuNYCnEDxM8HP4oBBZZ1pRCXixx/0tw7qJi6Lv0vcWRsVAF
tQL6mY4HWNCVsPxvdd3vV6P9Pe7mBw4AJhETGgEzOgmYNrQCPeoTGGK6TD4UC98BQzX4Fx8GsFzx
6vBuUx7nmEQg1AhtoHas9tCZuSihuEXNTXQwshoggUZgDM8ctw4CHxLjDexIV8qR904Y8jabt1rS
hdRL2wCDmnj8mUoFtGblHD4Lqp0+7pltnNsnLb+0mhExyc24//sVh5MuZ0nm3Elh/p/lVe3WpkDf
plUN2D9rMC0aYCTnrWENeN/e23HgU00fc5ubOhbjt2qFFSXQMLeAKvL+mOdbasgNDcpgOLARjGI5
4HraBqzTEv3GLAU5Am1vMxwS2XYM+DVsFCn91sH2icNead2M5+sJxK/iA/3B9aHZZi+cHjZK0Vzw
ZBu7dlOa/7EvnWIJM01FdmIIV95JqKYouVaf0v0ffDKY8XMMPgSC5vbboX7huISPLduTTx5rSZVV
eu2gYRQ8dhMPN2FwTlSpEqNlXmxy9GabwT0C8TPCTbQOo1J6TFjSFdAChY6WpmFHPMv+xnG6dWb5
NL4v39U+LNwoCxKROgRV6h2rJ+11hH2NaRO9aauITpHjlBsY4E0iSynghrgPcnAt/SAC2+SpwlhC
d84KUdvie/M6Ahk3QBaulr5F4Oblm5jHdrqyADMaEz2f+RkQ3Pch+DPw/wcq8DW3w5XH3vePFS0o
v9/TU5+5MElD0UGd6HUuht6UnkY/PG6y1neMoBn6D4aHHTxFO6rZcTtJQS0gLaUJ9FwYuLyNzwrj
q7EJpdZIBTL2v8yIY/dYp7BxEZCAlAdZax3f9+VrEzSe2GSrd6JuBfxb2PkwFaQ/ZfBZ/Mg1nOOq
M8r220cCj4Kfg5kg3sOceDcu6J9VSQukF/aW7q5194/ZXDtNnM/5JDwzQM1aVXun/C1xJFXj/rYr
MVv3OeqhpDCAFuaAqBsn5k4r8gGC0Bn7X8bIONgSuEeJTdnvfcGaEK2jFhYM/gkSIzsoZILNG+sa
kwy13WguswUdJ7AyfRJRCX/ZeqgB0BiMImRsMoVqOxuPqLKgnuZE7MFXGJry9afu5+VvlJDqlGq8
sTDqcaJfQV5qGKD8WngrwnwLzgRSSoI5pTFpiSwpKmBzOVSbtO+BPt067/xEA1GuZVfJiNMxlNyz
xYhsucWv8xrGn4vBb1wb5PW4iqzOWS2kcGsufSRKiZEpcJpDp8fS7DcErkTKuegCIza5eNbu8aCx
FK7A+MZChIYb77bKbx/p5bqiZfNRRcJfrR8HIxY9VZGVdBtoQVny8AHoi0lUrcifS6idlQSNnD37
I0s1dWq4M6p/hkt7fSTUwQgQeTFIVLfDnjxGOsAyT/E+ajR3UamQaI4a8l/gq3ndbqdTSVqxe0nG
xKj5mri5ankvlcupBYLJYkjgWytXdGidtybYuC2/1e87WxIxu37L9p/fT9IhUFTfx9KOxS8h44b7
aiA2W1G5tnvaxgtOpD2XF9dUDxXU0WA0GYrsAtps+Dw61aME1IY74L2xYiZvYOxHAE0Eo8Bej5mt
6wbKBKR/zqPTorCv+JNMSPu6bETbnYbshUNndUJ67o8vy1Jpf2NJe80NIvnA6D/g3gR3KH+7ndMe
dcQVO5dk8g1fE3S1TSYJ+m87/+FnLJsWlW850FTApR94jPv7JPn+QksJyimHWlFP0LVXXzfb3ghQ
/VR9oNYYTkszn7hSKesB0Nt/ddY6CYbHw2M/wnrILdR21TC9xowPztOP/pU+06e5ddD3Dg7hPT6i
/4nfcp/Gd30y1EqMcju/l2iP1c8R4jgXXtzajuCYfW5EZfxZWZIw0rwpPjqpDGWItRUNImqCKmC5
xExPofszufn25sLJAss9G/NqwFWkFv1dBu6OIlXJvsgGJRUL/0kqgy9j/PZNoQnBWDPkLJCH2Qme
Nag1vTXfnFj7+YY7m8C756YDjZ8WxDuwFryWplQoR9H1sb9RWPyAyQvIes1ppORCkW+Cdr+5bk+O
ci278rI/BCGDNBpbZzbDi8k031uZdVbQFdFyBrC/FVk7k8BdNHpJBIQfwCGgg7MEQPN3bom582go
NU3eQykEJv+VPwPM1Af93nKrobgIRHb7eXyAO6RQO2oOOxqiwsAzJEXvuXqvf7QNdt8PbwfhtZNg
mvc5faz93ocLwwDcYymDlHh6pxXn1lRVudATkdF7PIdaecWVzgqwd64tpF2kCCBmODsS7SMKn08Z
7wI0DrAOqYRiy3u70266D+1zItB6UFU6CbR07cpJKRxeWHliPBF2c340ctNGxD5fba55dzbNezLU
DOIecwbhNwXEiOYuZV3SsYkjM34MEIAoaMj6Wc+mg3ddPm1Ilgol9KB20hQTnnmx7/jCHP3OFlUy
8WRNkKdYkMdPq9eJSooMAYpc9lXYBBk21omBq8XPtPfzEUvOuZdKQ+vXew4kE+137kp715qL7YHo
A3ryUvXEAGgkb2WdnX7hsR5Vx98K801G0BRC43+nJeIJRG9zZTDyljhVltdV0Y27o7DhMUKeLi9j
bi4uBdm69rPrVY0C2d4it6ju9Vh7eJNZG3n8yTQ641AeXrWi2jFA4b0oo/VUfm4P2bTIkEgErs6A
dH9RRQpaeEBKLzogpgFQMY00TgY3wfVgDUI0NEV8r6LK6gMYNO0miPUWquyJSw/rMU/Mfxk9//60
K82AMi8VQxb9Cr2Qf4o7SmC9m7beizMX4KKNxIkkMpG1oFpuOP60KLto3GT7kDRDMx2BTUwjhdum
srUv6MiVPozggPU21gtHDwmu/0kCm8e5hWlTenzeVSXerxdEsY/P08TUBjVrZCkNvReoIeupbgL7
jzz/2d4zDz0Z6J4dLkWC0GvNLohguHZBUPkzRaAzZUlUpx+L2S9puUjbT3K2qPYWRp7oZnNIkai3
oiK1tey30dDb6EbYShiZLWilCRwDrV0RM01pVX7bpgw/bHWFeSQfzHN3QKOZH7XnOT7FwFFMBUzV
6hN/UC/QfPp4mkAW87GaFKiohyZ/32sB16RvnlzZ2er6AtpuMgyHPGRO/WPRiBhz9kyhyKY/nKu2
ryF4cGIiWOKiHFRumhYrbI7deCL3tV/KVnFkNCSfaJOD8ynSHOEJ4QjjdCGbk+fUGQfMpWsQRfsd
t/PoHhJmh8SUmEQvy1G84nr2BO/zbk9BbB3XRb/DqWEM8uzH8qzw39lIb39aT3pjxfTWZD4Tx0LQ
YT9udZ3qzKRm7HXVxhmFQjAEZejZWQ7SK+0EW6BqFYQ5qujlYsVrW86TkdiFiB4vTTkN2NRYZ+45
ToKZSSgyp7PWTO3XcvVJVQpGRHFAZKob53VUkqu6OTWvTJyMrM1S+HyihZSXysiz/Sh2REGONbJO
qLUszCCaQx6eyLvNlPM6kEKOjBjmYSxSi3bJ2/7pAz4rREXB1nLGBv95j5FFg9D9FJsIcdyT43Xx
WPPcnDzpzynUZziX1F53ITj3jkkWqeLArNZ618Mk3PLtcD5P3FhnF0e9XjiaW4qFtJZWmXYfgyJ9
IerPaBuUaNUBCh6XjDSrtj7mwaFASh1hL/WYQ33FxrRx3AC5Rd+J4d8m+8+iK/3DjPHXt0x8xcdb
KTZpo+p3MKgq+nuRG7BxCN4B66+dN+Fld3tsP9THbHxtR/NOBCNtEQjeBzGCCLzYOBoVArhMxZ6m
AZ+bZu2N+AmH6nfJndDxhGG+r70aCXs3Env+dSawzhBO4mQL50ykvF8sb1znzDAyKEmZoqYEfap2
8fvVx38X2XzpbIvI+dVkkCDeawwFb6H83dTi3r0DQ6daRtupHifAW4+8MnTSGVMIyL4H1IDClKAw
bezQfsydocmA+pX8pMB4G8mjl3Oes4LIaa+TD+ekl1JccLvH6ACQFhbPJ9FoAPUmDn4TcPZK7TOc
kE10uQTBxRfBCtHmrnHM4aZponFJ6eyS9ie9mtqabQnnnkHBmNcTS8xAIk/Fj3WET7Uxu3+CY3aj
UpefA6DTJPMHukgdwCWN7u4kHQyb0iu7wNqVUD1f/X/fZ6aa/c+M7MNDQ56Qk+FuUyZKQAgk1DIf
9m5DQSBZO+fFrrufh1jafnBleaNIe131brzDiJRWgprKpLGQ7UVqZVu2xcDrwrI8qza8qcntqHww
gGHXqEs9Xf0gdZAnGtMSs7PVejr5Qx5hFB8p18obNi13h1lA0Rz1QUzYbSZUv7PD6GlhQTU6f4oC
7KYY6CsrFbi726Uh8QnqJA3SEP+rKxpSV8h+Njn5uV/d32z1qqpWf1qqZiayc0WGyqloK2EqcyS1
LLfg5SVIxBkdnW3M4pDqcn6PDEnmoeO1BSN1DDiAcJGVdfUYDfUyhcpq6iQS2Ivi13Q65TUv/b1h
hSriIwIqlT0ItLUzdeDRwfB7SJrIuH9ytnRrXXqNX3fQJ6lISpgwIf3tPqPqU0HZ0hg1HOHBRSRq
1dpx/rUYKud8npaFi34uQgV9XAyvMxfEoz9zn3e4py8rkZHuHmjy6ARqsmNq5w+1IgV7VGEN2T2j
wgAbjOqT+B9iC56IIrGLSYkOB/j0NpeA3oZw+0o+RX8jltIm65BRensOO+ucDqc5hpJDElwi+g7w
sinXGNdhyddIh5Jp2C0Yx8MWscd1s7IrrM7Qe3b+SbsrodLU3+gBSJHHzwPhLxsQsWVnNM11Xe9u
Eltgez6bpQUp8lhi/pfIAtxCx9pkAlQLEwq+1LOkitKb1pfBhQT2EbtPQ6IlSKD70Xm7ZjO6BeFJ
Cfu5cY/hUz8gWGZfmPK3asYzxMcw7l6w0J2wNRADWhINSqg86vvxHxRCbUrA2i7rTH6/CcO+T6bF
6B1QnNQeUJPhUTB8UY474yJIbg7Z6GlAdqOabx3T2h50YJMY8axleetyXw2OxCs8OIlfMuLaKkXP
Ia8B3Mu2SjNqM1942NGdva5xiHjjQ+zCiUuHTzRCIhM2o1iZN1gmNtT3A40v0+DQMDL2jgU83Ctj
ors95laeRztUyo1Si1tYMfSe764VdNumqrxbBcCtLCQ7cVKuMWjiCeRL47a+u3dL37x4ANDIsOXH
JO1WelGr/9R6rvLqkJKTz7C9DVSEXaFop1nvL8JwpLozbjfUs+D6MdPc3a/os1x8XbvsfvUtLzpA
C3LVZDJ7rMjV0eePwxx3KW2+KrG6Plc+I8QofVVkK/t1TPNplv8dIiCGLwrRUiqLPfcffHuZn+LD
FgtKzJWxm38mPYLmhmojbNDQM5yq9ZgSmqmqIpIfVnImbSpI+9ks1ReXxAVqBZLfH50+YIZ/Nayf
noL/ABVusGGWdSJNcdnAApkEOSPeieEF3PIhl7OBUaXRDq2iN5a2sAafdwtqMNshZeQPS5Fj3n3B
M6nqMzXAN8JaixBxzvLXYM60+0yd4WHznI+ZEOr2knvCeEjk+De9JJi0D+FEaWVJTqHkDeA/pWAM
OVipEU5TrgCplyz0/CJLNzOthVmIFHBKWT90FAVbS0AhDb1j1qPkcsX2r4Ly4bcNeJZpsbS8aOO3
SMZFweHM/71vcovi6/xT6M8PYSA1coXJhshm2JRrb8A5s/ebGOZIaRec4CPdsfAdaKBSXSmatV4N
Jzl/BTnRg8UFx2Tb2yfF5Ax8jDAEcXh/IB9bHwyKqh8jVoC8/THOIWCnhVeOsYsMwrR+j0ABhMtK
qJpWn9EJS2LXkjnBD+jrM5rSg1XqBbcWzxRiKCJziqFs9pKJi1XsaBdzdR6362P866eVLe5RDJf+
qPq9guW5IEWYzG5C0l2wOXZvknBqjifPyW5vgMA97bEpH4UW/BUF4LmK9ZkUl+t67gSi67VO8YH5
P5X/H+0HW7Y1eX9UvrEuPe08/2oeQYGAFm+qjkADxazgUsRG3Vi5neiv6yuA26nQXmsZ0rjNoHK9
xUcXRkoB9pTrUAzwEAJZ+NhuZpAh8MG4g9hagGDRPmL5WQRwWwcBdpCfodaqVZu64PXbVHZ18PyR
CiFbizUSvv0zuejAqqePVR//dPnjWERU5KvY6YJYg4dIVRXo4wxU/DrZ8xGRN4uQsOyG3Hk6yfV9
673OYnV0SVPVijqVVdPZX4M/d9zoN82IRZTvd86DabNeHIm+LUjjJeshj5HkGC/snnxLGt5NcvgZ
CmrW7FQ0VwImpmUHD3BHzScZsT1ipBu6BN+i75KmxDAA8FxihU+nkftSboPQV8f312yrfLtqF5jJ
by+SnXyCpJ+c6zR7c7FzM7sMWgi7suZNrKIC8Dbc6Wte/i1I2dntGFKFl8Jmu+LUPB8ELFlJqUhW
daDbrvXn6KX8n8eKZXcGE51e/ncRPWJl0VSfjfk84aJPHaunfvCO0xq47TuQZl1hhs78fTatYmQO
nNqV0UjsQomIQ8oKycB9kvYwKOR2R3pI9750X8zAKCkg22l5Ac5T9K6pAKaekeuv4DfMM+YvDFp5
9EQcviL5BTX8kxLFV9hP/2wG6Sig63QldX4SUqiV7d0SCQ/IO+Lwfi7PMiQKiSOcq9SH0pvmYXTU
a7SRCX0xlcl9xq/+pb1kyB3bDHVsrNT8Vl3XzEEPXV2bHejyQkOrj5l6vNUKDUbFUkylBb/zOcGE
dwXPHK2wnn6EvbOpjBNiq1GrItGXV3TnQyfvXJziyy7xWWwjjGYIJLXyYXopVI0wzexpx7Rguv/0
zK/qO06nW1cC0n32epoaY0kI3yMn+CSX0UUQwlkpXGZ3QQ31ihDnB9m4unj7r7GTiuXVyP+cN174
F/f7314l39ZNHoob7qJNZQZKF3DSQBX/EqFQdrdxl8uMX+rqDDTmremi4X1Sr+bkxsqFLD9PxmHr
EZLzIHvdk+dNiyNfuL8eWg9O+fv+ln7RonwajzNX1gDjU2EO+uiaoY3Ta8Nfc7inhfevmvm7hMMv
dFRI2w87gdkNtKV0i1sDE8T7oUOUM621dTMDKn9QAinvWQaalhMIbCiu+5g8wPDKnNorwHvLCa/h
hR+wTNm0ZBWRT3dHzUoWnvWNMyDw/R1GfzIGiFaf+HIgPBAFOwVtELKoOtOr9cJXsReAaCwhHRTJ
8wDkUTK1m4f3jlRJtxB54qDX2fWodOpXeAyk7KYHCz/J2+G/vTtP/pRoiggKVstnBu0CpgPeZiow
/D9iSQL237XcgkMiUvwlkAYQTF0Bk/e5/YPsXO1eM+yV8sIURjbdhMTqmN5wEa/8gQ+cQ8AclX8B
jhbVlUuzb65SLErkeJhZ7ONA39UZpK8gmLXuOaRwwYLkTym2eRq5vXgSa21Asfk0GaSL2zSzLh+9
SEr0B04yeFG+abRwrIloRJoh6kA8JPL4YkI+plHb/7arR3PPpSqztwWWA299OdB0duurf1jBsO8O
8G2W1o0UZ2S2ZFRWy7arV7eOCc93neNmy5JAkmsuZ+qtOjp1wrXYTOBGzSGIi2F0cGE+YeWL8dO3
KaG6ioo5LpVfSUAfgqpVxD46Vd2AJyw/4+eA1sJFcVbSB7cV93f0bbLUxxn6gU1Qpp77xz7q+8z0
qUcqD/dpX8IQNagUAVnxGNEPmClPTXm0bSPtdzJDstp1gB4OdrAe9Y5zYVb09rQgEkK66fFYO1YX
iFlP0kLxT2nRDnYgmHHWfcAnWlaD98B8SV5Uy0MZMI3IQXs8MKCOxJ+AHXdwiyGVBwBiZEBNNJx3
eE55lJKgGaII0oiT6k7+qf4h06gRHceK1/2svVfAsOv8Z3/a/6WRIEXnjjTG0BI8pX4BGaobsyX1
hIxHKcrRXrD1BI71sPzvpJuEISBwvL84sefM0XzNbs6In5Nbm4zqzjrxRVeOwRXbtRmgWNdgImZr
SbT0stFecTx3oQBDfU4vUMk3No9NbT72+l7DEcL1mQ6z5zlhSkaQ8i6F3n706URupvHXyaaEWp7A
dpwjaptZPjbHX621O1c+T8AO/lCY+7yzTxvJUDdatHrBNHm+hqm8TUkExNKp6EtfxGECOriS+YRi
kzbq+FH5f0LBuJ50ceaK4HyiqsEbA9AkOmanQHOkORmXYZ90H8IK80MJ+KSD5LRL1Btc5GYhmv30
gxMLzqPy6us2XQTHAPX+Q9uGQYNaNl5wY06VykVTgzW+wuy+MdqWx6X4uKmd44hFnNmfrqtuQbbI
tURLPkjfh3WtCOmq60B/aaJDmz75rkhM3nzijtOmV+9uUbonqk83jgmrUv0Pzn3aG3jRLjPmfk0v
sjXmZIiCaVxNgL+s066/NF9E/HsiEQKRrXjjVKtPYeLpRGVIYA4ksWrvOijues1zOsIUnZhHPFeU
gUW7Wi7w9HMXz030P+xavLNXqY9XhHBdmA46tmxS5a2xlbBgIpmUn8qZU49j2i5Wr/lZApdre1GB
zOe27MpJ6Xj6lwpk7UooXVMeyg6uIIiOuDmpXHC/3Mg5O40knu6KjgoVEfsvJJJiuDjfXlRI8mG9
la1GtP+osQ7ray3OvM2O+9Dtpu3MfhbXZzlF6k58JipqkwI75tK0baOt05NwyMxeFlf6Ln50oads
POnHks1uNVqUJDgc8xwDhjFUHH3bvEaPBbOgNQY6xPBFYpTF5XeF11A4HtuQXWqTdq/ihd4LUywo
jw4EnBe4z0lpuUxyywC4vGc0xFs28pecGNu2b1rbs3rqTlOELEsFeQgF/lsS0+xUll4x7eJgE849
WxYbF7At3x5+LyddUKVtbC3hyFITiRSjDg8E7aPo60TS54Z0jAFjOmQN70H2JE2CJxkdwHpwFZ3U
CRs26JINrtOyEcg8tqWyxpPn/abKxx2CA0fEe3Adj2PnhVnlgRFbpSxvtyk9H6zTQdMRGLL2RVNc
4TXHMnBfAoiu6MaoxVArKJebri3/9ZTIXFBRaWbcKTjz13+rFR9bZvPHbbfq+pff+8fjxtGcX3yx
Smo2Gc7Kx6947IegmHMHmEEMUyRVao2R/DXMpenwgSKehNvrtDzNcbPqltnlnyFkmc4a4o+wLWFn
8DCjWdU0kI6fgjM4zE7QD9+9swoesnikUoKeQ4v9pJ5b3K9tZuiRTMd/WAGh8K4BYU3LrDrGQ97z
gI5OuVg/sNtKqCwqV5ogmxE3aRelwOgulutAVIrjXxqmZ0Jke7yu14Yo/OX2+NOLOR2r++lDdQDF
wWI8L2hYwPFlB6QVOPJulOKvApiQ5IrFQ2rBYVKD3FFcnVIuFoAfMhByJ7e3UF5UFZhltMtdWiwU
WkdSS/Ycox2jL6t6H8uMOdxW9vH2GrR87ML5z3vBudBs2qjUdF6UpxEzI6MiEM7JzwC1rkEEHmK9
f7idAVBozMymP3J1zzOQOaz5+ZH4sBsN68O6EZSjkS2nTmkubUNifTpWq/YJSlsMI4zeBM37E3WX
zNV/Krk/E3buDxk5oIZd9bBlivpFfBGszfQ40ovTTAY0YfKhcHs5CxWTlw0FOPsq2gvdcRYnRHqp
gczCbJDvNvn3VtE6r9xeqiZkFSslUiAoYsBqGlFDQOjeReU2tV5ALeFOqqczANWJ3x+1KlT0KzS8
5RpG79UX1tJPV6LQy6gacPT2MVR745DFN1DnGMhMPSFjUFtKVpkaFPlw2zGlkouHsVBz2kzZCpUW
6+FX03UYdKGMqMejXr3mehdndYzJRoO+bGqm94KCGhpPP8R6FWQIK+rCJDcIhL+c4cnRmWiRgoZ4
c548mW3arbYZJ6pf51j0cqODI/CIEiPJIDoZVmyHZgCn8B0OGEWl18vMhJgyW+xMLh0YYkoAfDBa
eNR7pJo+fGwZr0htLqjsz9kFcGMHnnLWgdou0/YFVOgKLsxoXM1koiOtRcA4vW89P/4ydqUz+t5C
dmbvHf7lmEyYnLbHHGIo/z98GnceSzDbBQ0tekrAr7uNTMrv9kP6C28kXqtNn6PjwLvzxCUKn13P
3xvsqX9kv1xNwq4OCG3HDRM9Dn5+hhU4yTQk59Jf8DyxuBwYMONdrBAVUu3hAbmR7vd4S8UyOTee
JI99rzx9o2fnYLdudaUruo7z+xh4e4gzyQAtW1bO9BvN4qCt5hhzYJq+5OJyA/SOzbsF3C7IMJSg
ZevWbHGfCsyFCnbZ4AdEIzVCm32Ze3V62oJmg1kHLW9R11m+q1eFgC3LZp5WgecJO96TbMdvq5VZ
bZYTCd+/G2pA12ZHe7p+JjaBO7G3HsOzo7542n+fOSgjPMNIxF5JGpwpFQroxT45uGrQ4yUjBt1Q
b9AW9y5tuVJLqIAZ68/j5pxUOOS9JfaPOgCHAzOH5CjmXniziDbAc097xESDz8eZHhZPn2Z7dLHg
GHdvdjt+x9lJmJFHPYjd2yXkroZESVbcVPWCcR08ZlvcTkCRObE51DLWxRhcTj7vlszdmmEQ7WEp
r6foh1UuGs1yT+4ZfUt8IQ5fm3lG7B3a1X5bEqUVQnHy4L6ZdUpWp3Xk4Zu5ZpQd1sH8+OYLnopj
cprApKCd+W7U6hhFm+ZPdbSRz9invFLsgMkwcyV782HAOwn8pb2sf72Rg3zxlUdP8lHSlcQh+sfI
iaPrqtfsCZyDhywPttUMFNk8TdWfX00iSmruEvDvgIgvQyhd2TQYBbtSFfPjYTZvWQ3whQn2pH4l
bzaIngLzR/NNa+gA6EDg6HZKgez67G878kMx8agp3C3NrxxGrIfpW2WiYbgI5zdiEaujgEjuVpIB
caxJcoj4f2UFjgDoe3FVNZ2FeZh4Unk4EDdgabQgS40fCRo4eTRvT8MJderdVz/qOdIWAz8Ecrcq
eU1+owSfu0+gJeG1QSR6JqEEoxlOEw28TfqrvbaVDVpOkqzpiDemOV6dvdViIARAn6yf45my8MRd
3Fu4nb3STPeljwUCMhOQ1ahJ4MWWe+XrlBt/zYfT1Kn5WR/CElGGBe1QUGdm4yNAe3JDgoy088Nn
+vE+qs3Gb753aaKGnbWsRfwFuJn8yAaoI8Hh8XfCN5qIF7f558ZNAQK5g23e5HMvmzYAHRuT7yCm
xIXoOnEmdgmmVjc1gwBUVsH0QfmPtcxtOhZtUEQXMogsh4uwVLsuX1VXy3l+lxNuZNd7+UxwZTEg
7zPOVluA5Vl4ImAaT79cI4EotZbTgWNYE5WkNwkeEKRMM1ovL+coxTYnwhZtey9HartxWFHKjTfJ
edO99h9/soeMsTvLyjgnfGHs0iljBFC5HaNpY55SQymdXtPQDlyNpq1NiFc+x/MTKwvf6vhmZALw
j+7EFTsGv5k2jX2L7/uL8ZBpVrz/XIA9IplRmzCfle6GLleNBcgdLStoLD+enxn/c/1BISC1mviX
Nc1gSletWfu8WI/ZQL30kJeBOwGh+ZCPmg9rpFTWPDRxpUYDyiLIDMUQr0jYsouzSWiKGBWDAf2D
qqSJ+jXARnHDWk9IMQLAx0wtxW65cfq4AFc44vs1DJoF/4lstws805D9+8N2f0Dm0+zTqUA8jaO4
PSPQVINRAEIwJkBLWlqQYnH2ysjBmj05tZvE5HVNjN2bgQnKPoNyjkWfW5jG5i7kAd9NGwGLWGpT
WJSNwDlzmy0Ts++fna6CtKZfiMOx1toPgjgMFxn1n0ebQmvbVWJInqTJmH6QLledo+pGhrrXf9NA
JePtf8NerTth9gZ2o3Om/e60AHL21g7AhvLoUvVt5z43gqJO6tNJ6jMO7mRWOFLAmzxdWly/LhCl
2q3SMZD35RoGJHNuAG/StAHx4ZV9Xq/Q4YBGRTn2BjGYRnSjNGHmG2YySEvCN+56CSMZmP1hJCFT
/FAo9ki54OZzLzVVQ4vMTpZZACc3bC2DJFY8EZi2EwTxVoJMHga34dEI6MzF5R2vv+Z5OcYf59Gn
8jtUk6gxusug5R+a/kwXiirDhVdf2YJRNwEz9Sp05d+f4CY/3m+/ONuaD4te44JP9BhVpUBHYpa0
cQBmGEb11OQAENzly0i+xgmFs/IbIROOKX8xa6J4otrZNt0NGR31U2cUpwgMX2ZRnQYGBLme7cGl
E4cv+a3RpkXPehLv4HupiPC/ailCbSb3+JT9Ol33cMeoYdTRz9Y+zfX0T4puVo/fphKh/G0WMP9M
ansQBC17VwMXD2zw48Dv60y33QyCKjRdHWqwgYU6d5eDIwLTfnLZGv/aquS+WFCcyY3YzQaMNANr
0C5evWaE2Uy6en8pq0iRsh/O0iNDEsCqca0iOmnIlTEMnt33Y2jDMEmEHq8uFpKStW9H5aC72wcG
q5eCX0Qb4MGVBQ+VI7vfdYe8TgXNu4FOEUwcqHr34Jsh3ukKO537z8fqjymMF5TJUn23R2q2Ftls
FM2xnUOnWWU9OKVpIXt4KoovcpS4UxsUjz9hogkLqjt2X2Og+1klI9O3d+T13LWLh3mqoktsfPWQ
j7bUeSL61tXgJkMI+c3oPKnJGtR+fUzMYGlVM2w3fSKTOt9CitVFgHFxwepcTpWN3d/tM8tCgcg7
He4ZHuoC3b0nlfPpntdY9wdhNVPQM0rzUd8P4rMa6LqQFRGKAOjn5AlYj+nOeZmlsh26gA0qkTrm
IQujiDxT9dLaaDD5U9bDdtrFPxXIlPOwKG/O3yfuNEIvdVbWztdc7UYv+amKSlwYhOM+fEFWUYc1
8F0nE1f1JALYftmakVfWIZYLO0KSYQPpl6Ajza0Vt1evGuYyPHTdKeDMB26ncUlWTsqXdy2n+3lw
ZXADvyh+00ppxNUdEIK4RRROrk47BjnwcqkOp6D1ey9qg5q4CgRHXUOJY2Do9IgUKdjqltM7O4KG
IU0P74RtwGtQKLjProjEbplju/Ku5zhKSAEXcY9Ha5yMPUjtLnTIkHS85SDRu0g6LmzBnG2cEquM
yzFwi+fh4l7k7T2eadAlkAWFDdr7XdrNmlhJoPC4HGi1ZFzYTS2vEJdbQdu6TMgz/J0RDM7CVjeO
qYl+m768CiApoCRhGhSyK4X8sdF5ni0wfPEgY0jyZdIO3u/JAT9O5KWIj1COIl0oRqhYDvNw+BtY
JwyYYhGsUddrng3ohh+IEF8oRT3JVJC5ScSEv1HeEWvW02Zi5ajsznRD+xRbZY2qdppObrMB18oB
3gR5cjm8iKGUKzajvzbEFvsbFb4Ao0ZBs0y5in3gaqPx586hiz68mFK9TpWoPswzNqxvAYyYRhr/
QZt6dniBx4VYAlqKlyf57bg01knOLLxN7t+EASttvrRer8YWyvtN9gQnvuzz4g84WJDjAXUF9JLz
twYZaD/CC1/wQ1w7uYKagYIq6GEYaFaB/2Co5auOymcpIAz/yqOND3ZsoZ1JGSO5qFr7GuVP7h2d
Pkjhe9nZO80MeOEGXxj0N0wFZTikBGNox8h3U1EKWQjt4D+CREzdtyAG5AIj0gs7PzpELyLbtyEM
FIa7Fj3DzRpnDhzQmpc62yvlZ9vwx3/eGjRzwQdJXHCfjJQylDcLHWYtSIWgeDFYm5ngEvU2cGmn
xOioZsB6WMmAz4DQPC5OdPcFTb1sLI8926Kv+wjpDeIya+NbeWvs3v0is3PghragegAC8gdsps/3
sxPS+mJEF8YkaNwBWf1q4KuQx96GOcggSbNK+Ixxepzx+dQfHnI+ow9M/TPb1TXoLtubz3T9PKrw
2sF6hNGlm8EYCt+Nv4AnIPJW16Sv8TM8VIRjkwYMKcs+Jg7KNZRLYyYoH/Q5OgUSvNcwY/U1bL7L
XW6pbzEE4plbD42dLzv16JCdrWe8v4Xn8dBejINXYvfXVDxArAMYSHmYv0KTM02z1UtpXEGSXK8W
lhppjMBHD7VTmNhvE9FuoyXtDpssfarbAqB3SeT8JreRgotEtQ9C6VJbwET6wRsrK9Y8WFlX+ylH
5WdnvLKqGjQoFx/FNiJpOUgkJHnrsgdHBxc9o13hjL6M5nlxYXT90kGV0hb/2UlA7pOUqkzOPsXh
CwaLu9+fDoWe9zXFoTgZ8rT+siycfBKeV2SYqnlFNAWxzK5eTY1RlYNGsTIWS9VQMcwLZS/UOfjS
f1764OEIcu10ojbSrKB+cC/GhCLW1/0FhMKSvhRXmYrhrqvH12CNxkjHOCmiuJvbuidzScfo6vrH
aZWF7uVSo66236cqrf+Y3KXAvWi3wlS3t8Dpd8jU3i00EbVUrv01wjCuayCSjyET9bVdUfX8GYI/
N+PN1vLHPzYCfuKTg4c/XM6mJlQugm9xVsuhdpID78SLaC8TeJcF6YF6OHey/7tssmOZxyC3etCh
QqbUprNUkpiKUhYKtJZDTw/o9AAJuUfGjh7MLjKYuLdXBVzv3QenlmLhu2TE8qP3Gmp8Rl7++V7x
JooNpylrYNzGuqw30Uh+a2r5oYKyCy9IoGGSmyy0lr++9s/1DYQvDt1VeIloE1HKjhcKBjfjz9aj
jd2MVkxQW2p3X1v0i4HZ66O6uC/Tl4ujqri/L6QjKasNFNV/Scq3aBj8jpEejvLG+zcBYgaJ/JGu
eyLdlvWiCDNcDJ7GOuaI+MI7C654kO2JjuG1rQs18CBzfYRKJ1PV/hX8oH7RkmcYMAQacowkTJMz
3dYqu5o7PrHgKQWI+uHVCr2HwySGwc4UQhiUeu+IA5YLzIhLUH/1CUWGTNlHTMotCDhtSYje0vFF
pvOgxUCIkgZsG2DZHe+iMXKeybTciffn1ht1BXk2LTNomPP63nsUFPJZIWIz4Cmle+4vJ9nji+4p
GS6EdVLpaN4uKi73DRQTkYei2/l++qaL0FuQ/Wh366mM3OM5ZIJ5/ROapty3XNEHIuFRbIGJUWZd
gVxEHY+672jmqCuY/pahyuMn/BegaeL0PV2tZPFwXccPR9J5k3XwBNFv4JbE1W+wh8TraFFWyGR7
04MTxmPUeDh2FNjHE8tgef+qmok5xpSVcwL64OtsYtBBelltmv4qVCFV7SVFhpcvN9yQwUDkkdol
3U9kOFFy5K5krjt5zS2BIjeWgOLV06qZhfOFdox1A8y4HNuMRhxqyVz2PZdguLui61IIy2Zc+hZZ
4usjzNav2+GCdepuqApjZaWhTRh0rLPUQuAFfdh/7DeZSMdQUzwowurXKIhSjT+2A/nykA1fUAPM
0A9BhjAQd4BpruZh4IbLoyAEB+mnkYvG6MYHaa1fE9VPbcD47Hut46Uta+rRcldfJKaLjqhZSduG
jIf9BU94uN6wGhi3VT/Za+Y5RGXgTup6HvIFkCbFK7pyGki6uW82j8Aqc7zGF0kmkW8jPNvA26d2
NP/M2A6pj7DplruLfF7xCVxyMfGBsFUC57LlxWDJoZNWbo+7FAbh32VWVgAGvC9j4ERdN/TdKJxf
cRau+ZCXfaN+/wthUlfWwtN7mnC7JmUDmD1oz72hzOfYY3GDAj1/zV4TycMwibxhcwv1sIhQRBaZ
un1JbLvV1+GqLosRE5A7itzX9nm/5i9a/i10NLbeZ/lDZ9vYhi+cfUn4bWEGWqPpIUMXFE3ro1r+
rF3p19leO764dAfCydzl26HaJHeXRId2QLMIf9qmcg6iq53nmTQ4ndN3ES5gbZvtU91gguphqOZr
lhnuIqkAK0EOZYG20lBBUgs8wAgfDukFiCtDj/rAsmQWPtQXgHA3fZT+qwC9pfk+6DlgRW//E7sT
5gutPvuuUv251oALn0sVvSi0gIF7b07DE0xpbj8/kYvlKKXPwBCK9lT8KgB+NMxKfEPwltlRF4X3
J949vBl6kjYcYJaJ2A5v90OQvozT4ft0nYvJa3vmw20yfyhO5mp4ge0VkPk7TVqyimbkvJJ6A/4f
wueWKDUfdEqMhecDmAnJtDdKn+nTw294ttKktkshk410JPyvfuI7ZfBqiwYN2XuBbSV34uy4C2Me
eWOk/SJr3mpCt5Js8cWZdkpeJX6niynwPTwTPQ+sHTdTGae/32PnKTPqwD2Q31m4CHAAidgUjq4m
lBHKrrNkgda5cxVGqwiB0kZzFlalm1wkaWLk4GLEDPHRLQfYMujSsDqXqFQTJ09DcD4UIH2teYNA
SX7cR2pMluHvCEmBhiET8AkwNogXWQ65+oUwpADEKyvnnjtVg5E36Og/kv37R1kUPxkQhc8u+391
HPalxlZ07r8LKIXOpRXi8t/LtfJ9l5efDqV8Z3ZdgYLUNFvJYceGV7aIJGFGRpqBNQTj64PP+oMu
PAfy574BYIRBX1Vd5K1h/eVVRDHTmtiJrl+/a5Ut2IqxpilzXZi5kW7m5j+UeLy5slXDfYt5s4sP
dLa/RnbSVVbVhmz2+91GDsIPzXJcbYVgctgSmC2t4JtHNEgXe/G9S1BWCPCUbTC8hD/PEcPUigPL
WIA8SlD7dXAS5furr15b3k31/CIT4vKCoRU80a6We2OZJxpIYV8St7Njp/e+YaezIywduFdtmItc
ZygZ/G9HIZZxmdGVwx0D/5DNjrO6cbo4krFt+1M4/uEtKXCyKjPnYZWOcVAQsZA7iODX+rf9QkFb
kWtHLBVedcm26p5uT1L9pTvhd3o7l18XIHaz2B0pNJ+y8C8OUc1LjhkTPnGW66URHzYm2v7y9Dd4
jcy1DbIDSKitNAud7GJSApDw/6lzMnBaXM0qcEHzy63nUYWjCZTKb6WWWPxIVPYHsvAuqSgvC03y
yQZXD78H9limEQ4vlye3cZ81CPN20JLkn+fvE1p0STMI1IyH/w9zqUt/s4OdHg8DvRvTyZ1xdJYW
olf6+M5LVPmoa01bimH9NZVvmWUxZvgvbY222EVdwXktAJGBdYqBdMIzcHJ4y58Agpfx/RZH5ywO
wUHQ+aTCNsp+UonXIVYXJpQKQdxYxuGzaXNcKiLlPLXG4SLe3cdt/z+yu2HTIr7E1Z8VEmi/jTOo
hxKtxex+Kw+/GTzS8zpOhuZF5RbObRaLpBGFAL0vL1kN5ptnOKMykkCiuDkuESlNBwXHuKdEsb+K
buwUpclxNEB+yIhxcCBVuWgcU+FigUBFHVFdEbe410XXwkYyI+aRKL7P5rObyIDpGWKJFc+U16ie
FhtHOh0f18kFUeh9rNefKRLeRiQmkbLRjLucNNiokeIrRpzaKxPp7BAC1NapQYtpFKyPifM/ye8j
nDncGppGQj0s5YIlD+7bKzRv0ZjfIDJq1KwlTVbQHPM7c4ri56qVWsb8+OKlj553NHBKy349EEjq
Fcl8qFK31Vq36OeTgB+EDeixKbxqDBTqf03o7XomnVopK+lXUyxh8kGwwicGjf6GlvtJmE5IEVak
1ODfi8lPFw4pstR6lbnI5FdNfiowvqdB8ahRIaItXHvUREeMZttxnCEwcO8nKNoDWvWlZkoqhJVR
xTnwRAL8X2nATR0YDZVLkyqPhK7KnPWg7X4yPt4A2b1vrmhNs/tVquUjtSHT588Q+2ujYbulRWa3
mUVUMT6mJDDashZl+5vtV6aAPZnWSIybewl3dodSh6TBY9TUkOkx1EaJwgQXS03mx4i8RcBBoQ2Z
V1zqzRcG98J50VLGA3U8RgubpvbJ1ytib49Fdcjz18eatAIEggqJYhhe8RASEVjsXhzdU3BhUQ/R
YkTo+n0Ldsi3tC3aG+2acGqJKYiS4kPdaclA1pvHyZXPK/VIGrx5qpTRLb0pYk7KHXCZGLZlq9aX
ujpyFmJQgJ+DYlBmhgsR5f1FRZLcbVJoXlOttIPNp4UtL9JT1MORAMVBvhK0psT2L8iHLsPqlVMN
MxwphrVt36EFy65+0ok/SlFK2iZdfcZLZBUf0Q//WTBNyFxf5HNM2GVSHUQqWBOgjKRVsC+xrw8Y
qldAGkqvDNrlQnIVf7GKO5czS/GDt3QcaIhPFgU47qhlL7JNxHM3LRdJIgJB3sJYZlBvi+wArmkq
VzPLK7QsjwXTckbz5MxihxCoPX5Mz4W4IKvVZpadhOeeJmX1+d7sf2MxAq9/2JlW8UqdFaKmZsDC
H+eOjOl/dnhWvu5zAoIWgzBkh82WlBQtB80PivqASMEgiAALWRl5yARKb6T4pbgGgNsP8M1Qfe2I
DUv4iKMbC7GSKT170H0U1PIvCvdn+lbwzCD+711Jn4S+P/q6OsJLOioKys3cc6ZKXMj/MIK0w4jG
3hOmeGFRBnT1Uj/kDDpmm2zN+jn5/5V8abwEPZ3ioGP/mWmadi0GJNKBLgOyot50zo1EX9h+TnaF
8yMs56u06Dtd1bdy04ozPvql2zthToVowwxyhmbbIUkNG0RUy/e6ICt1XlaC7q0H1+DUFoFKGnRr
oMJkJ+1oieDF0ubYWzzCZmZLML0AqkSKfNS0PXX1siM/48ki/LbriYu8MuFjrz6Dw8UibyEVbpoR
PlhdbPXcDnPuULrkdlZefKJFlErorjM61DXPugMbDBR9csZ2GlG0Mfr9zr96OzbeKr9Ip0Mgs65e
Z7z1wSA3yOXA0VHsgkPMywYqrTgp+QAysKfr/yP0MDRhQ3AMXBT/n5dLvmId0uBIuu4N4bkA/6ud
OmfxllDGpDBfyzpf4XYMYrl57ht0xb184RGHfvj2zGeQTjwRbEFl20Gk7T3tlS3H3s4ZePGh11V1
xiRaSrcWQnUd+ZS3tENjccb0TSv1Yv2ht4fJgol3ziYlUUFP8HFfgHKxziuMTKaRLCRUy720y+Ej
Qev+ZopJOjpzon8dliJD7exoE6JUiVd/YJVxiwDgi82Y/+ILKfiF5nTBpQNPTvcW0DWTqeZwLM5u
/gDalp9qNh00vyTLzYa5qeaT8TQZJvTaLc5vr8Nbe7zctUluByXn9A+S1d3NpBg+Mv8vSJRYIxnS
1dsqINoc5Gd96JWL0XfHVz5iC5ds/BJyaU3lkoXL+kd1V6750CRo3o0GTeaJVlJmXpoJbF56dLiy
NGuqLem7nRYMxGWZ2jpwh0Evk7ArY9ATlbzeVReLbmlbKQyfUQLJKzf2V+FsSfRylLgxhQjics2P
bhrYdmHKyQAg9Xm/JuG0wr4LhdRcFzr76D2SnITorlzYzZgui706afCNK7araUDZbgx70Oj3Ilye
wG9al4sc3MLK9j74JZjVOVIL4+lQoqdR2AyVXw03pwg5vkuNnr0NB+TErXBB6eDOBKX55D/6eMyf
SJuzjNk+YdPcgGI8EjHqy0MuXv+E/cvZ52ZsHTT0RELvyP+v/uUX/fUXzRV7v1W0Dh5YGUR0Wnye
95YzhsN+uZqfqVFin5sKLEmOOjJ1UBf1x1SvMJujLCbbt3N7N4WBp9b4cF+W+HJW07bz+PNjwPay
LRBHoI6f9mrs+H8GoJJr+k0kLpKiCdSZPf+sQiJSVaG+C+mX9LIHayh5hjFumRyyzb7coGMEjRTQ
MzHWpsYPJRbNqHpYBmLxU4IV76K07/bJqa++r92bT7St6ANmaTdjVwkEJzhsit574l+ReXaH9QI3
AAFB5a1uUhyrnEdlSObuSTl5r3po0gcj9Lzo+l7mvY4btLUYckD3ePkDA4q8XNgrqEIswtUa8iy1
MSUhNXMm+AVRiD4NXDUelBzNZQVHOyJ+WHYcaEigV7uRUZ/WsWpNkZpKA0WpDUgmhK5shIQq5P3R
IUtIzBplwr7nW4YZLIZit8IHCFM4/UrhPEgTOzi/CSordEQHhzpqfQMM8Bi+yNTl5eQcDwmHFRBt
D55MmTAfb2tHmZEtMpObzBRHSktFHNqH/KuRAsbcbw/sQO7GkHmxzqr5gG0fF3MartsLnAob5v/V
boyMsDlSXaVr6sO7Tk1jt3tvSEq482FwCz5T+4DgIL8FESkMMZYxksP6YF2SomoE+hUlMhznAs/N
g/kluPHv+bG/bNUqeFjlljoeCDZ+zO8oJaSSN/42YLczarNuPRIpcEXHj0cioolQXO8m6eUQyXpK
g2edI4+etXk3DTsLl0LrurFjCwbUPVDYrN6vUauOJVVElFR7BvqIRpoyUhKUiJsgnKdjrnWCTSxl
sQbPqtjX8hKntPGzomBRKaB/MUyWkDz/PD5ich2Q3aV1Uu7qlVDoglU2HXfkWcCQM+V+gUKWeUJX
T0dXc1Kxn1wG6XMJ3FkseFXVrklvyaT59iNCW89FMVRtLGIvHmSBZ1rMFRLzxRTmYB5EV9StnaUW
ZxiYIk9hB7Y8iIkLWn9RlMMMfgt+r3BIMY7xanH8zYgOs7KLiKZsGZw46eWcQSQ12DmynS0yMZGD
j0A+M2adwwOUicg03MVPwHDdBjN/knmQERtFuL3HuiaVQj8PH4o3bgBojQdUrW4R8jS9LYpYD6vB
rNShJKD+X/p0BTDxzEdJgsWmZzAWqKTKevD7haFJWlHMw55z+7GbIt/6wSBudp6sLQh10TnnmAf5
cZidcBw43OL+mjXyuyDSlo/uXH9woRz0AkBAhO3h5K0Q5rFYhlUKGz8/HVr9lPE4iOCCS/oeE6IR
dKuvchGCCKjnmRNKNb6rVII9zWLd1axWyEanbTnO4pboakj0bPtkRokdQ4T2jdxlSsHzl5t3vJ5T
o4+RvZMTcfGeoCJHHlvlwfKfQpLnLbSflQUwL7KwTjCDT+wwkV8iFqFGzjsw2lUj/8/YwfL5m+UL
XidCHpvPe1R6rAj/6TTDWYWZGhZmWrRhGIxiNKpgTe8JcJBjC01sVJOgnUDtaX9HUBJ85SwwQqWb
0CyWYZ4zb7fR6IXyW6ZXVzo05dZInagcH2B4unjXDBqTYbT3dIUia9OkerPPDdQHrW24b6QP1/o9
R72O4VoweTmnjzbRnYLj9hGmV/FrmBI4z3Qofa6ssX4MQGalSmUdUGYMRR86t5eAUVWBaNLBheMc
rFrpn6WsUgeVkkxNPntK5yI1/r/wt6HNJbPNID02dLsnkH/50ouAX3FITMiRhcGAEhqkmnDMsAma
qzk+4rWvIJh1AZsCYsKV/9HgPpMUfkhHFk1n4w+HqF2aaXhecSnFVMxw8Ir1NyMhSFm+0yoaPD1b
7VB6q7u9o4EZOni9b1rVgSwJAwC5rUViFKjMkErtq5ZSzxz0L3Urnh/pu0tcA2ESeUc5rwMKXHpN
oua/7dXiPL6aWLAgIw2CiIEFBDFCvQRYVIgTZBWyS6lj1lixEJ0DsZKwR/feFY8pvzxf5+6+0Eam
jWfO4exjDPFCXjan6Bfb4Cowf8hDdGaDMuBPvumFC9/b3jSEvBP4EL3giYvxrCyatN20iiTjfin0
9B6fVJdJK/S4NAFDWcJlU1wAA0gFO87AH7Ycsmh9IDBfJMyNwi+v0B0d4KDIKsbK/31NRJd2EVhY
eTyppjJCrzhnRGTEfaZVpbKp9ksFN8rLGiKHpUawwmUKbeCmfNLhM2iwc+VeaFkLlU2ymr+zTZaI
H2f5FFXkGkjuvbYLDbCZ/lTWzYycg8x/ey1sC9l4KhMECPN8sGxUFyAEAOcUkrFIruI4udM5ISw+
jmaLi0aW55gQxgqeVt8ywvZfCt9MFDlmbLrs62/qk76+yHeSspTMZF40Ads1cXzo8JkCxKDKALn/
wjinjIOJcpmbJf9uXT6l0sI2QXmny4o0gyHINTCXtD0D5/8A95pLftT56dTJdxovtpj+BfNoMm3f
7k8wyZ8pchbNSsPH2rhvIjJDRd/nDNBRRA6JN4vq/N2es7Z5Q5aXzzl/c9Tj+NzEPb6AO3KwZHLD
J8hH2IbuTNq689BUidv6D3+zSvXixes1loUYEMg4PuV1GzydHLAxFk//FgcDVJxyC+mM7sYprbh+
ri0xuVnGId3FC/3mJmDSnN/BTWYIjfbG4bOJ2er4/3hBmV1K6vxE+qobo9oh/n8Tq1/hGBXkweXY
raUHBT0eKB9hl8pIDIzFT9HssmLj/2TGr4soWwlAJOngOXyuoK6mxoHOM+NEIBqh8EfM1MfMtduJ
8Xd7iTKUl1ng04Y5QMRhJ0vT82tF7yQYwZXsC02zaMALshyxWS5nwO+sua6MOD+ysFpf6FvTKno9
u2n7ElDPjvm/UpPSNN7lALP9SzEtsySW5jdP5pA8mI4WEYSEDcovdAFIxgsnS9PVhadanvOwnIXA
hXXDzcJ8XC7vx5fAiTaM8EdpV3h8aYZ+hBcH8LqYxe0n3vVA6io6GnOD4kIv53RYfl8W8eGUmocb
VZiaxcN3jRWYHDdEHNJgmZbXOb2eyV0CeFMb84Bmzo9ZgBQASiBe9+0aIQcXaDeU2+RHAfbX0C6I
5GL2gIYuGrv7g8+Khm9wxRRBiVe+mYdgNxHwjfmPmjRIVza/L/mNmxqIFGHc6wl6JCLFhsOAdJlL
NgWEH4xbp3UJohYcMGZ+9iQ4TJ0MiQwE0ZhLOJ0nKbK3UvdIrMLbGdD9XNp14vSPWvW1BF4XPWH+
8f5DLIIadOlavc2nXgS/0Cb8Q+b6KflEDGe2B3Gft2E3lmEw4amcLIL5NznMdSM/fDVeX82odTVX
0rP0dSNyTQ/ySECiLemvJHM/ULcCIV+ku7Jy98XUSXAV+PYCD1bISb1P/xxEwuEPALD/InDUSacA
FvhxGFJnabDVZwUmROFJxXVDcu4Lit1qW0u/fXDsvj2F1dzyX6fXAnnN2JQwqxGryfm5qDmFj7tv
p77o7YmshawZSBayn1cF5+jwXUm9z2Pj9CXO429IUnEbAli9m0HhOoIFsuUHCajhdF9smxqb+n8d
fIepX8YGtnTvXGhihP4k8jj5XUCX4HLBuuCWMPXf8Nichi6AAIlGMItOQLH681zuvW29WCInHxIP
v+AW1HsPzhR8KCKVQh9YeVPyI6Eb9jQ1h8AoSj4mPd3ueVPkMYriKEG8p5knQ/z351X206IRkTse
a7BlUAjYnWa2+RDRyTPLl4NjFAEo9VGIJxZtU8dNZk988TkcnWjTD/2qLheQZhmbq46ZdLLMEKxS
LV9KG3RX8Jidw1SeT9fw8p0twlby5Fs+klomRVxGGrvs5DTHziGHm5j0O5KoXDtWetl5KsysGBfi
0E4QrI7878sbE3MqLy60dPu/BO6lT+3XKnru+874lFXJ5v7vNjv3C5jISTRAU4zsYEef74gWnFoA
5TcYhax8UtxtiY4mHZsDj8T590Vxs/eEPapmg2yew4yfqeqU8B6ufoyqtH9C6CL/4zg2nz8+Sx0n
YNVbxVZAcHJhT6pLvwHjdD7fIHp1izCmV0ss3732vDfc05PZ0MYJ4wkvb1uBqyP9Vnnddm9p8Sm3
tL7PxyUwpPL5h31FcRev6kvd9IvKjKdUTLTBixs9brh9pyGGWd6uiMYcI8ExKU7aDFQe4083Gtkk
AzuJ0yw6Ir7vFPR2g0a4NKmBOdAqrzuiqBPGE5AjSqjxEQ51wdVLM4A3+29Po9BMZq7PSpyw5X0C
phhx7US4142mgVqzq98kZKEz4MYEsxjSohjf/ISIJEb4f70Lu+2ebRjMHZiQwXXSLbKcoReNRDeW
dUmEplT/XWFFoK9dTLn7HeSi/vG5mgfVnE7K7r3Cyb1W41hA3nNmbOGVpOmqq02kjPE7QE3dhjO1
QVgweuzVu6L8Sk2oSIjWbUWxazROYr7oHrGtE4UvuJhsV/9GzQpvgrPClikDs3rqGkEVkExw9CX2
6/+xDU2EGB4Q/JC3FKIjhS30BjmoV2hvBCenvkH2qTvT5BqCvwv/z+DP6c+MmB3S1l/CnimmG70M
cxF0mX6NCUjE+mMH+fWs/WDaeQg/RRv4Ylj6T3nAD5tDsLSEEwRYIXaLj/sDhwk4oxQVRs8OdYmk
CnpzEAKo/7jovDCcpjTxkDZEQ0Z743OnD0qvNDcyimmQ2Ug/k2wxrqgjWzXxHDwdAlkeTTKmRQ5T
DM13M1w710R8xkq3gkVD3wnzvpxaQj4HDjWZd6x6TRM1GrjCYJqnmIulStv67fUwY3GnQ/e5twJT
wnNj37qhuPCm8xubWgKFvKLx170nYGcCLeZECIMxygUhTk275cG73v+aXOk5pUTvr+8/ovoX8eEh
Xfnzqi7wVscM6dPQxKgkV1O3Pur5areLopMC+0SPgQw/LEFeUpHK1VA8h/3CEp57wQswfeKKVKNd
xPIxjfkzONXsI3zfDUsagRo/ok5ql3TeK8qCCq7SBsD3bGxp4KNUH84MdXr3KG+OLacbtLtGWoO3
98wBeDr48w7lE0mxdRp5DNXMzPHTD7lt1j+uXuopbJLUNUQxF57wAIWaEMAzJZb1uPbNscxE/2io
4GopflsnVgInqghnpQC7V6EFh0/y2pZLeB88tXZvPVkvTFSdb5rHELZcCuXmtyWdyn7eRefLFIjc
9DXejuO389zmtcgLURjIwXhprZ8WXcsoKi42TtvOGwpJ3BGTqzFw3GwP6izh4zF25jATYEl9jRYd
+H350kbRsZIWaj5SNjydVdI5TVqfNQ2URsZ++0XNcZ8LmOOUwGf8wL0ljv++Zqm9PijS9fHxwMDN
ZITDo8DqgcKNZQv+KwvsyCTUj0jptAw9i/oX2nOEdDZORXUbrP233GpMKLDfbCmKKYTqlRketTeH
+V8xJNuoY5SBuhieaZ7IgeoJEkcU5szLslaOT1CWYuJAT8EdawCyELrt8Qbdrre5QnhiP4ximNm9
yzMJgHLdD6AiqLzVtuuLEsLpufbSGkSa2hgMN46/5ye6cjRVNKsKR65CltZkv3Gc9Jw05XhJbyNY
9w8qkYhVO8KFzKWPHsQ+1xwYVuT8s4zWz6UEupkoPpwP8OBcsfOFCzxVRUhyTewbVUCE+enFgQXv
yVtW5DT4E/hKimfXtagVGMCIkK7hYtbjTnSVlA4ZlCiXgqrJGg8AFwnWQUZkadDChBJnCMPGp0Eo
sL+KnBevFpBv0SDsIp8HUS6Ye6EC8IQTpurRlxawhFK5Zo9WlRA/C6vx8IHiZoOggWJlOzk0UPgg
I0Rgz3jT85Rc794Le4tgciXg1n7UVnenyI+U2aPf0liElQW6LxXTUm2WeKEZM4hCXN4HhAJRKoVK
FnW3CrgvjjNNu+IBk9coUVX92MN9S7s1Q7e+3KI6pPfWkSY89/A2aDHPWVMgbn9tIiDGrC8gSaOn
Sr15RpceYqcKtaWUPSNH1uvLa0THAQ537pZj97f6g7r4trCE3nO1k7brEJs0t7UhhqQOCcek8uQi
04r5DJyaFaq+fV2Ox/UoiRJtKv480RtmfrGLb6qQkqZSQX1OMBesIVEfdbDSafjRqVzzgRMvXnNL
mH5qrJoxOmdiWuXBOZsiMrCAEnHxSMj/n9BDeoTGW9TudUQAK4G9x37HWD9Y6Ub0VHloiHIKHh2y
aj+dgAbLGvG/KsfeqxLnie2Q9EhNyBMDyZWqh1lExbMwl2CFQXvg6+6kMrkVb1GbF8OVul7CzvWl
RBw8UNw+jlG3RgHNlizfCJQmR73yzAxohlcqkp1xaqBTjCwJN/Fcns7hhPjJ9lJ9Elyhs30pIB48
4qOyBuH5PybwsfpWVZvW6S5mr2Os2mk5bdXN9QbVV8vkK7iklkYIw564X8e1EwBcQTRU2pQbH4OW
IMI/nUAE64ZrSnJ5KGyFyo+l5DNEou2HgEiyUIWEsfHVgvo3hPcKPSYjCO91lYxpGmoi09pITwKC
nZWrI7YavMoUWJSxzIAwDF7AqWpjmuDDeWmEHB09UYnc05SKfAPi5f3ytT1Gh3uVOBNsbEjOusjW
FesaRIxksKEbis4i9TLT+E/s9BkkHo/i5wTE9r4Nak38v+Vp/f+nnZJ2oLppo9XEZLt7oqBCTkrA
PXVX9QzoZagzKN5KMnE0yvkkh6otvFAT0YS2XRdgmzSP/WdIE+AE/3f+n0U6t8XZyrvxCETsNUDD
3pKaAQe+oR1xb4z7pQ5rltkYeuavaiSWHVNoohaQ0yTxMj2CaxkDesc1S0yl6x5VPn5+mxPTr3gh
r00G3B/3/1IeZ5m0Jigye3Avl1BDIFne0zCiGalIIzpoKK6G1k+pSCoDvqdp6y6KJTRw5atANKJ+
O5Z+esS+O2Agrrh23/dJUzv+dGjP3oVu8sh9eLTtUYsYYS9p95UEDZfHAikQiWxWY20tYrMgWxYq
Nua85urn/HWd7eQYSwR9QF2opkw5WQPF6pNhyJRnP0UxvIRRrRYegfpp4rAJDU4n8RSCTpy2fie9
upmbIRGrYPCihU6il9/Gt6091YwqyZzYCAeW6LLlIVyjk4B2zvE25DBgPDqb4UgUClX2nj36hvhf
8K3Wx+fTsEWldKoncFW/gNOuZ8/p8XcS7Nzgi+FQ6h+UuNapZV2+RxWxMbcjLjLNzbYP3Wm5OpUf
iybpA0KlETuS1vUv7wso7FIdSO18tytox2RlsGUQINhglukAfEmcEvl1y9Z3Y7FuJyrT/cEOd6OH
7ZOvFDpzJ1fzjaOqbZ8V4hrWmVdX9WD95cg9IeQinp16ePgvooycSAoWCJMu88FOPeUDOBySSvg+
TgKcJhy7drhYHrm47xTJmfhQNdLmUa9JLaDXqJ1bhrxZTzNjFp72dcT3bAK0rf5vzk5G+yMA7rng
XoOO9sh4B7ALe0nEb72Q+xmZuS/Kv+bIRYrz03ncvEbBInqVHdydeofBOE8+83cEaOdoAk1GhM7Q
tG8pVHTSVTlW+GICb4EIUcLPUgY1iJaXvCuUgiNbXBafymAmatjpn6QutpSB3mFMWbvSUOEZGX3p
w6/3pJH5ZccSYWI57IJqXBWTYr5dmfAbBx2+Bz+O21Rm6HtN4U+5wu0w7GQ92OtCJIMIR3N+PvmR
ZepE/nMBmjBUvY1lPSAQAhUrSFkhEkGGI3ZuhI3fJD2Xmi7b3971D6HTtD5AZrQTBSj9QtQmwGT0
am9u9nuoWQ9cX0ONgBKyoIjNEQ+Km1Y6t0HjhssBbFYEXFXA6QoadVYTUBNrcN/+Sr3fAHyShaxT
96dZ86kfOkOtzhMf8PQO1IPB9Q3N7TCv799+5aQb2B3OKDmkDL3vO0e0QsmfAceBEyMIrCDMonYe
i1N735x+QWfOHyvpWY1XGC1Yo6mPQAwabDaMIC813M/1ODEPeRV2HBPbREmeULCeU8bnViDu/2GH
8nPHkQtSBswaZbrCubHxzzr6e2BhyUxTkYq9XtyMWeebkirFyKVragcxba5/uDql1Q0aZsLWxr2g
V58EFU508q1sqpp9GKi+pvm55bYS+jXMOQ0SAIua+hdDDveU0MEgiuVSBgj/ZRIl+VCrhnI+nDp5
QRbOuUquc/8JlAudhQY2zUP69stByDDPt/acKUL9/qrlP0MwBHGM0lLoJvx+USP/x7XqUvkf6mKV
LAkL1DTXDnyhRMTP/3x9doEHjUcFqTb7GAlgBz9eYTHJDSl6iKRL7Bo19kk9UOZwvKoXYo39HrPM
T7rDXaQOitVjelSUqaZ7Qp1D8pB1leMIq/TDy9nUouezsKHpvE9/rrcdZgkxX47DXdG37jRzzrRA
Sa4m6IKJ5bipi/7toZB7Hv9cpJOB3Ryfy0gqRsFJdu7MbSEjnacJaLo/O606MRaNZzDPAZlylfRZ
M20UNsxmtGViCH37TWzUegg1AxEda27FgXQ/Mdi4Vfllkk8WCrwmD6ps0bjjRjelyq//4kC+kXxN
bf3Ef1ygVgXlp/eu5uGesShiJGNo5bErm0Oy4FabaTrJUlrdXpSUv209dF41wNMKneW2BRvUS8PZ
yjDTiHXWrt7slsOxcLKGQet0yPmSKRgtF9WCWqwiYCE/iBsjpVj2F2gl3NENwPfyVTboZ77fUowY
PzUMvCoewdCGPdTRBZaM22pWN8im6WTa8XaZ6as4FJVZjkw4fvBSa+l+KqZlX8rty9NLaSPpI0xg
Y38v2PeuiXijVT9nvAEvBB4d1k+XpF7/vJ34JebwUNOMCp5lJIm/96LaxCAr60Wm3GO17Z0tmCEB
XSET/y4ufEGlcxK8fyPsm+BEQUT/So6crP8bVp4DGN9I+yBUYJZcsa8z0147inGhgRUr5NEgMHgd
b3cSAiDAm60kodoaUruHS+5evKdk6ndPoK21i01l0liGLB2da3dDKhPfofHq2guNpQW3hzXSogSH
5b/xWTkvHbGYHrRfaKBiULjQKWc6pqAJ+Noodv9m2cgCLMcinYWYwIQVPbIbDtGw68PVmk3i/yjD
PXE64H6koLkv3ZcDoZyXq8cg3VIHqNmbm0vhR8K8SIR9h0dmYvscpaXNs8IbUIC6QjiJn+Ef+aEM
CjVrkUZAL6uqj9wz2kn/Xw/xyOHQtFPrQ7+7DElVbompLF662Pdj2vpKlVIdVYLrVMxyXY/cQEfG
CmDxMw9dMKoAkwEw1BQIc1oGZfsTJCyr7tb42SwZVpz6AMuwDohtjCaJ/yrAMkkKtjYZ9Psxn/RT
4f0BJoUhGFg3kodG5C+21XQYUJ7i9SbYVK1zCbFzR62M3aYVVP0oooypbO5WSY5A5Fp2HlKRsmS/
1QnAZJt/zOQOSRBrSIpGfxyabjnMpky8O1QTAlkH6erPSWNIM3EFRsrFWNJwr1TmJXkuF6RhCvhg
RqzkiDKh0ZHsjDUWOvMaEofylw38UyMBiATRXxfJhPFBHYFTJ/TfhtmKjWarO3F0x90hrFqEcZyo
CzCRHqUg0W+w4wXW5Edg81wKICWY3WfyGd4M7qDCTmvVrsMxDDkUXjzvR99Qm5BXFji1fdZZdAeB
7+Xy8lErmPMQCfpdGyTU8a6kMuGVQyjrkoY+OaxIBji1ahmHnoVEjPfVpqnP7ZACObe8TpRnfg+E
aCSiiYjvgbNhOyFJr6vzBMyvYjs3cMU8YVzGR0ES7g0Ew1U5aYxBNKMJFLuLd+1eybOnteLEtoGU
Muq/CxhehRsZ6EjGUYF0dGORaQAqRvP2DUqhA05r4/YInKNh0urLIzugdJEPR18DVk6CEPosW9hU
blSLNDi0LUi79tUJyJkyaJ8vAUtRSv6v4JIFloVT91VoPEiDjYDsZ0rLaBHFQkOyyPrJLRXS3pxd
Iz58A39GShgAgkfVzagiVXwB/74b7pALwbIK/JjAeT4C1BgeQnRkwq9D405cUiPUbOsVLW2wxqmT
45ntjusCtYGqnpzVyP2UrmHcA/qFzkxizgxkemCHdx1h1N6i3qK8kakFw/gIJjom5IYt5WXlCfgd
fbzxnbUBjpyNW+G1vebzQ4ozfj65BFRe0e9QZW50kOYDHDttzNu+z0HZmVJKyO1BJsWcC7uLu3d0
zWAtaQTs19kzlgKgsOdDCLDuYN1/vLd/ttzgzkxc86Ct69omj69fjwJqW8DynZxSvZV5L6sXcqe8
xfaEn2asoqyZC//IAF6MWDlhEgln56AcaCYnXAHj31JSQDqaGDQupbJ5aXPV8J7M41adooAIjkx2
XwlK1v/W8j/l6E2nl95gVOcUTAhNwLfCxo4cxDZfuoRO6MVNTTC/RpkDLdOyIP6Y3m14XaML6z0v
f2c6IayRWXwu7RroQVrDpBjaXX9/QzxXQCGnFiagf3VCNhlf4AYYwsgBNKqP4m+s24xPHWrXO5rs
hEEgDmDW9OtdVdlfN0okZilMOz9r4oaN42f7r8dW7j/ZXQDeo2OjF5WrWeX3rorlhHn5CNNJ9LQE
vrO+SoT1N367idQteC5URh6g9apKDZ5q7jYHQWut1Q9GlFv39dA12m1l60hKZqz711dDXzq1XCNY
KYgj9swL3lvinMCTbEP5G72DCfPTrAnpAIxL60u5L0TXw/834yWdMeGS7al2xiBamvW6VeLozbX1
nEhUb2NWbcl12cOY4iAqesPAWVjMLUC4KmAAD+q9JLM/0Dq2RF9LiJMnpeb0588mLW0xzjbB3dQc
805YuBo+CE0MF1Y28JT2ga7E4GMjDhRMAyw6eH3PV95enjW8q5uM9znmRALfivpiE8i7ovMiRK0B
QC3KjyIzJRcx0gUv9Cx0rRg47nXZd3BsMoIPyQ+bB34pl55nhQDOPd13NT1+zg0Q6IGaECMw0cLt
G9D0Gxq1qp9JSEmWWQ0JklbZhWwqbDg8YNpZ4r3VrVlHxzq+gNLCu9GUqaKWb8I9+75SYX+nltH3
jqe9ym2lwN/CGji/Se+2LZsxFeiu7l05oKU9B8QmFLo1JzTXWIRURCqIWSU89THWX4Pm/+4mMhys
9arDa8IG/4JvEmUsqZMmKhj9QWhMCaItPZcvFEkLdZOQPa+sFQGdC5qvoX7+B3L5GTEDxqY1uUzL
Krs/OMBvMibBPh6sKWK+NE+0gWwR14bdfqa6QsMl1zcBPOkzWmeDviEukcNpZqGUn4IR2L77XAgG
6MyrVskSltJwiN1XEuGJ6+pbqdabLkKkXqdsm7dhP2bBs++FdhzooMZNeKexKNFGggcmN7U3+42u
jTlOv3ZgGbw+z5VMf4WvbeWZb6Uay86FPMWRPxSLSKRATWIl6J1Yam8kLVMWiBpMlqC26G2U0MeS
e7PtlnRo6PAaF4Ol0LZae+bUtxHHps1YXMn9Xe0RRiXtpeUTf8W/5OtbTMttPevVhHn16PSTBumz
zIv3H2Z29jxgBV3rqMc6CFhfm5MSZhoej1MgFdg3MhV2HQudu5h5fhRCUuk/t1eHee/8J5S1uYp3
jZ+CErDMZdH7+6Os54/0N4P7n1Ir34zhxlxki1XVAWNPOnWid4+7iQL+6xLcF5YfMViA8Csxm1Ab
jC7lOAkH79w3iLyjy290y/9DjbMnivkFV9vn1zELdbECu/f04OzlpxP5r/Zp1vVVHfnhOaYgQWt5
5j0xJvToa56jVY7B51eFIHpFIJn8MDiySm8Zld2N7LhVHgrhB16900sH2uf+3K/Q/4MIKzJndPaQ
4M84dGvUdCmLWXqUfOZArWJDx1lHzUNm9Onra7j6kqUL40e8pkz946kduCmSSI3u7ZbJqZCWr1Vk
+/x7fbqH1B7Bqt7JjbmpS8Q4+S7v2VgSnp7lSmARhDSpk8VqBPfT2OigTuAEORJrI2WipL/aup6t
J0nhVHqT1Upeg7zMTzI7Gy2jmC50oDh88XuO6Dwk9Tjzzv2w4xc96ozX9wO/oeYJqs3C5xu24sep
SuqkewezuZFsBZS9rpgQg625qQgwPrUa1mJK2gIn0cf0G12EEzbBB+XXrIbLZjrwNqjynFbsC5sV
Mt0JsrrbC11erP3smkVy8g0Y4LPMjuVOrdxwPrU7CPWZfyyo/zbQDwIFfhSIlN6rtcOY2oqcvJXJ
PUIUU2Efgm0BLLGw3/l+GaXG4AfOoJxT9mg+qawdNYEIpNHBNIRYgwIoKRQ5/X+dwpVKnEW3YlrQ
veUq4MZli7ZMV6dT4IIhFZWxtPrF5/tDHzz7J174J5FS08oO7dIqX52PegekAbwTxXmvs3hgaQUB
zmrJE4608PClVQr5+RfWYCv3uhgSmsmrl0xGDLIvPCcO2PCDhHhsNyxLvlPUew36cbYik/f0dvj/
oludzxXVSKs8MkePqX/IMO5qwF3BZgUPpPjmyoSiCRFKbNVsF12iDYPkUukXgYSvb6Q8MtWLd+p1
EXow0Rdo9mNf0Sku7lXhuYyS87rCGE05909Zyjg9p+u4DtGeSBHS6ILa1BPvZhbBy8z3qU25xehV
nAfwF6+0V3xVQN4IgkY6sEYJe1KbYv81zQDqntKd9yh4qDV79iddmSN+8C1DbWskjtrX0JywMDej
TLkkMrV6QkXKGYXS7ZWzEDWW4GcrXZmoCijdtwtm6lpaDyiFNBfm88v8dAmLlZSxssMSYsgNz3uI
iE5i3wpC+i61Lu4u+xjjuhYeM6I7Giyapi+ikWfYIFQgrRmGxAL0PDi0yd/zDB3JylCeRq7KDEs6
bBbmpFhigNh89Xu6ZqnyBD3DUDrzj6oz+KNMSqVvY/OB/NHm4lj7ACwPKttmVCinNzCXv+Ys/R3n
AlB9pIDijSuSJ8xWQIFESXBdV9l87OFPWz3eHlEkYM/WmHifQ+DaWo5iZwAhVPPE1F3KAlKhuWwV
hl8b1XwtsG7QAtFT3OEm7A+S1J9uXGGwtEEF8KYwccmNvXKObdb8xiy1iXV/ZcJw+e+tBk6c4vMQ
hqo+igXLCGEbMi+BHZ1MntBsEw4NiQ98LY0OQliU3Wp1bQsP4VayI9r9m/hWNlLPbNYmVhuRCg9H
UBdFRANWA+vx6XNow0KiKq+R7zX2SKbv2TEY2iAqsQSQ5bXEjOJOtemkzrHi6DCQ3vmtPbdbqTqI
B7dSjamtTp788WIB8EWGqOCLGEA2w7ECX95o5U9yiWxP+k+bK2e7+jLXBmvIIXvOUfvEufjwo63p
4hIisibFGqgbMlSaHY22/RQNdtvnY/Zif0qbGMMqP82otL9QA5s9d2TaArPlHgDDi0qp6U3G2ZLf
KWLIOTQW020T2nODEbH+/GuqdsCiBoPgpTDUxOMKdvuA+n6XSZJBE8etG1aEexNcM1wJifBIBW+5
/87rNLXApirLvR5sQMBMyyPm4oGOC+0xONBnsKSN/sNazj5XIqoTxXIEZfAO0/o9cnPAcBbF/YQv
+wiSuCHQ61RrA/bkMpjAUg/8LNu+y0kYW8FEcOgBe5M8yIGXp18Z0K/H6OjFV0RIYOUVIOtifC6Z
JGLE9yFa2Km0xAwWaRRBUU+yffdcEYnWZcQwh2/vrDHT4rGf9Q5bcleglxui1N2coeR5oOMnkBKG
jKpocOoRmkT4FJIz0s97O9iIi+zLBmDff6K5zb23NJm8bJ2UQKEvLWYpEraXVg404MPKo/I5lJHh
ouRTQhiuroZNHi/bNoaHYKtCv5864ylAJTNunuNVf1IkjMsfck7YB896UApaTQov7AmlrlYg1VA2
4q4s04Gy5dKLEPcCTaKlvd5qI7s/bDjBT0dJXDcl2CFmoCgTZnGByo+kLn4l3b1LpKa3PYc/2DTm
WaaC12tcXTEyj4/JPpQzOSyDWqP/rrz0tdPYcg3DKHqHuuSVIFyv7kRRb/50nW5n3wFHvycPU5kD
7/GQDeziob0zL3h4uxvTWdbTh52PJcgRLnl00kMZC8Zoqhj4057Y4g2IWfm78LIDACXXxncGGUb0
6JhO8RUrFOvDwiuugno9WGLHsV2O0+k3dlyP7DTycnY8KJKncTQfIzxGsZ8mBydaKZ4Kh6h5+0Jg
4OCIpLJ+JaLJQs0lx2gp/OXLgY9rswxkqznnxomwA1FiMBAKNe7EMpt2bf/66poBgBn+mHwevo0t
+XfvUciGU6hjjqnGlGvdkaSPkWGmxK36GsY8Y5uH9rpDQiXYo0c+nSeGgbBX8A7lNAQ/V/Rj+PAJ
W/1K/ZmDC6cfyp1ZZaK6ePfP5JlpPgOaG+tnSVeQwTNfdNziXU3LQ25aK7qlFJUkRZbidoCSt8qU
X8U7A9Sxi0249BW81JIkqZsL9YOknUgVFstMhWztCnt1dX2QmLp3PJhJzYLSjJHECsHZqCVoduJa
IGUgAV/YyOpgxmuNtHhXhtzoxK5/kTZBQEXv409AnGGzklRh4ctn9TJeA85aoWHPQ8c2V9+T79Lj
wV0hvcvGMLI2PJOuujtr8jxtoVFmF9HJok+g9q7x6GLTrah+ILaTtZaiiirgHAojPwYA0vSgERBv
CqUgxVqiVeEIUdkJ5IKH7/NbPkei3ED4hzDy+TRLyeFtWiXV5/SgXz7Q+SBEwLK/j8YlLslBfC21
z15vMec9K8cEQQCXDqqzw+Ir6yD2oebGydL4ECee75K5zM6ca78HAz2hM7ycgPGXU1M4KKMVEY7e
/5i16avLSOzcTLDBtius3oNbTPu10m9dlbP3OqeKjLvpnPXKcQbrQkOanueXacEi5s+4jLM4AYG9
AAfoBWKIy2g+waETvO+Y0OpEo/jlchKhNzGqDPng0KSI40vVqgZ+KbAW37CPPiS9bAHWaG3RFxvj
E/sU8TVGF+1f1ro6hIiAcufPLqeNo0mvVRBVk1ak4GRf/D1cJCDLVxeAT6zpfDwJUoevRWMZs/nB
Ym3ai3eejL3Q71VkC7N+6zs9lYI9PPNCZiDYCJShWYxUoR8SfWwKGzPv2MkyXp/U+lhuXmRh5z8t
I/8ED+k9LdxqzJSn7QtFixJPgWUEJ22gKvlOcuFu8IbxvRKzqCsrVxz+5eC6tObP4WN/kiq8CzXA
6PaMUM+Qa7TjC16CUKtzYuY6rGWN7X+3BqP6BPaOtgkIEuk73amx0iFhOZoYjz7L4+13f7llcfYU
t1Y6KZRays48y2GLNcu+PHLvbyhfqkzF7y9sOts2MggVyt6Nyc0FAk+aak+QVhOj7k+MXjZKHcTW
9PV4OQx57jtATGjE7VwOTx2JdneIL9gIN3Gso7d0Py3zowlx6sBapbCKDnwBN10RWrhPq5XjIXh6
ChrZ/u7Cik1I2/8+2HGwSlc27qWEIAUuac0+SQkaIpmmMqcW8LcZcDlL0Snd3oZYGwjDbQMAyERE
qGgKyhrbZBSPzKAcPyUyFKebAd0739lMLKAqpltvrk5Fkhet0K/q/TxhFvfUk6L2B6+9R4oBSaON
dw5tqXRra6/6QapXbdVN1gp0yOBrhUkKr0M7RpX3/TMHFJtYf9hy1pwBGFAW+UkfBG+xwP0llwc9
RnGD8Y295n1sELVBHr0O8DnxMwpYx7QiEdl7HxQE0iLS8cIqPKY3SGAEG3c+ArsBBw8EwAI6j233
u3378JHPpPjXj1dxKEZApGP1/qGjtmteo9MEEmUw/owjX4OUK0T+9HTd9gd64xYDCytRzz8JX0JZ
5vTfIXJ5wBkHE2i0M4ALH9x/cWk4/loZfAnae8tlhpn+iaZVenH7Gp1SIX9v7XVeecvNVPJtWQka
fmSacxtgaVBDLUphoSKa20NFUha5FeHJh68RddDtK3hZAumi+en4/+UUJZ0uM6XM11pkm0+twztE
C/raGt9Bhw8/STBkGSpVBN/1/AMVlai/XAnpfCC+bFa2esaChthNkAgWyexAhaBC1XaGU5wbv92P
M3Sxe8hCpj3drFyKqlQ/tn3Xxaryn3KKIOOO4v088GQVyMUYy6hl9nj/aYPiR8me81hr1DkqLGFw
Duvk+Xyn2n8XcVoPdiNaeFvPi1ZOv42OGw/D1kJPWUDMVIJ/4v4KpWm7npjoPzjNuAOzttFKKFzc
Cc+BSAiTIs/Xh/hXC4oJth/a/Wi6tY32Dwxyn5rm8eebHTZzH+xgK2CP8i3EUsYAI6yM/339nAKI
B1lcfVbcLB35By+Evg0qPMnf2XFsIxArDhYLrqLOpxXUe5AsEX9zX98EiB3Ahc1Hd7TuzMbXIou0
sTCXMDKnRIzoCOcAFeOvcb68Vd+pbQ7mzdakxvsp0RGQ9JNmZQZ+jSOnpT7TC8IRUyKPqhPZSRVg
KvAVPfA9sOP4tS9wudcBt0UK2qQrg0k80x7kWz5mHGMkcsZ0s8OICCnj0beHpSoqZjbKc5Ilp58L
c/h6c+weyFd6Iz41eWLYy24f9f8XGwaWkOM0Ot8NrxvBDVfuqxAARj81nlbwKX4fg8Tzh8y8bcVe
86IAHKph2bUv8O8jfVDC6cDe9NRmKl9jByyJyjGeE2e6H2ikXST4UK/spHEn0MRvZIM+5BWpV+qt
ViZ8zIadp2FXKQQeX3BbNgIaiUDqNXtmTm57o5hB/46mNlAdpX5JSsOtKtExgcm8dkM40f0wqZJ7
UlZPPfMJytjh1qYSvXrVyV7r3EI1+j/SV8e6StnBWG0TqihPuJ0Xw94xcCgpawKjODVHvNzm2Jc7
d3ZZCiUU1NdoIJAOEJsWcrAWPVL1s2SOBDqGj8EvbluEpL1xJmXWmsnqQzXzNqg0zjYGR1Ck5h3D
Am1y9/3ZeuyK0YLCT0ZHXKxPKiQolPKbnNrDBW9IWF+U7fqCvuZYmAFutI522d26gIusCSSd0a8F
GWBCJ7G1wvGJllEQjJ/w2ReKrXWzAL+02WAxFPdIYBncyUTHwHjf2AI4bGKCgTTsffQbn0yRXlEG
txg7YfU3BZRqDK8CD2GBXf+gr41UwN3aaqdxL7OnngK4k403Nd8PolOUUJfvKdYc8ITVJJCCCR9j
33LW0uvmDfqqYmBAPxHdto99GeHXYWwo+ZzH99Wuy90J7G3rFy4mTO71THhFqEVJP03aEfRLpv+R
AFs96IZ1+LQyRfNTOx+SVxn9ktaKyWJg6sHUset4kbjZzxCTON/W0mS7MI99Pvd2FZ9GmhnQByno
VnAgkBjd1SBfhYuXVh32UT9eM2g7hBQ5BGT2qbpf1nh7IPgqCUv3C3NMS7N6O4O1e2v082bOy7wX
j6SWDcyh2J6Adj9tho+cRE6PAdN7ooVMsOgRVUMUJddaBzFOoKUY7HQcLYzq9SBn58DTWTtSxy6C
HvGxA3CsdjyYp7rDrnfuNEfIw2XNzmphqO7YZ1YEN4xFxSeLYiCEDPDh/oHKy3vVbmZzltSH+Dco
6c1Cy3wNYVFMrmwGbfUk4UYY/FjCwt31jfF8nfOYemFY3BTFjfrffobQPHB68VsT7cifnNHGu4wH
QbHVquyGPyFkKMRBjEWu3wbg8xpiFYC5LBMR2QslpjcZmOqzyAXJUK+eYNLRrdUoAngPIK1HZ4xH
YFEP7OFzHCEjFqTJw6aED3v1YURI7R/uiFqEj+DjgNSKw00315kkY+2R8ixS0GumODGqQnZJFYaB
2bWQa+sTTJ7eMXmWagTSy7eQpSPDb528g526y9fCg8U86dJpxZEMdtfSv891DWI8CQMxkeZy0mt7
oIjRHsHIFJr6D111cq//bZXa2y9+eklnnqEKv09lLf6c3th0p4fIIHMC5c680Xw60/fXFL41tkJb
qtO69iS7FA8Y0llBruSEExtMRwO+pFI3RmNklE5FUdRpSAnjFFXBUUTes1v5LUWU+eIlpKhOZzXJ
d+/bAb+Srb/2y7r6H4UxC5DGNIYveJ96ZykdbqifZ5b0TIs45NuDck8y/VA0rttOvaQTmyyHrYbZ
gthaRKaZuYfaAkl/vwGH5Up+WpUA32DheM+3LJuCRWZdhCcDZlGv/ivHAtbup/joMOQN/u4gDK/K
SnbYmVEZpZnaxp+A/4bCvHsw8HsswBxqv4HSewGObQ+nGdrfN64oxRveSdHEipEy6/zqX/m7vWkX
SAlqbEGD+jQYEZnJhCVzOraHaGIY4Q7os3HJCSL2RiTn7VA6CvqLpjATb5STVSZKvJUSWaG67EOz
7E9WQUIU0nZ3urnw2fAfaJnTzES37DCtWBNR/4B+dca0lWzENmiegDjIU7nO9iAxFphOMnHNiqri
ZG1XjlxndG9bqhnOtUp0mrYVYEesWPWbz0jPqGxszd2OxTXxJ8nlIpE4mRLkm+fyF1+qFVEEDNqm
C520BlbKWdkK/Mt3Uhiol+6Odb5rfmKsurme2ETieTLpJNee780c4qNYNoWukiC7FcBa/NWOishL
Vy6Qx9AirBCCKYM/ueNTJDLRQYhfNQiNzCWSXAOnNk3KoiKzkKD0LlHitcqeGqpl8bFlHJoXBvrD
0dpJZ9Bhxy/910FI4lyaW0nkKmxadMVUhrLIUvMa5lnda2hKDGcLlyQVkTNN0TAg4VGdAjUQeg5n
ZbnObdARBJ22AdT01Y4nr4uR4l9TslNXKK3kbRepnM8zYjuMQqE/8aVjEfOZ9Q1tOpOrfbSWpKwQ
UWfBn58C8CLcBRdHaTrov1MOMCsPxWpZqZfQdyckWj5/wZA/ZYVRouGi6gRQMN4W5pOTrvGSeQor
wUdwe95fVQCh5pYemBNHnW/eriKT6HOm8kjcGzI2ht2Ijxz3ihSq1i/11U4EvJAvfgeaBnAjop23
gVWxo1Dp+kcFR0PFucsF7ih1Tsu5JuhRlPf20klW9Rez1JquKGH06EAkTVXMCMqM0IM0DPUPc556
u7PPy8KPdh5soPaZm3idl80K7YHaN1chvaqI5g27TPPI68AHIUxyE7wtiRZbWscDN6uuRm7n5aj8
c2lAoJYNvSVMFAOsii9S/vnjpeVswby/ZVcN4RfPjJoMwfew7+JpLVg5BdlBg8tjJHi3kYGuDUdS
e5IagmOKI1ApbaFyIgOjaAKhE9hvfoK9/eZty6B+Q1FKbCzEXEq5zou7XmTPFPLc7oeuVFaEl8OZ
UK+altKNbbo37pmo3i62+OV3PThesuI+R4TiO63L1YBKVuT638o4YSPie0n3mxhXEvuERBnIhQmP
otthaX6/Z3kTClm8rpeSmuK2BF7flUcDuzXhMYAHHyXelCMq4KE6HfcSxIB/uw2zRRf2Eaq71zK/
jCaGg8tS/A7uvm3CweLlXK9joug1liD1PULRClYyTRX7dXxEB8g+9sY4DOz22UDW+WUrt0iaacaQ
UnW3prDPqz2iVoh8Rm/bZ+TyBleY3zavUzfFg7GCRylxi5h+/JNJwFJUbvX53E8AeU5uRtfDgqVS
aU35wLi0jNLO3LsM5x86YkRrbdwRW1fCY47o/wbnrQb+ammCmcB9dpjXq74uUnXqdY5583G2MzR3
bOf6s2/i83bjTv+g9fDAnCkNsb/L5XXd5SypuB8Q5eVlHEXI28PmP4xN6ORK3q385m1LN8k/alPs
liLED4EjXeHdKBgM0SpN8LetjFmYtPyRNlQEd3SC6Jmmg+FADG0KcFkpA03u99StcCHpcH4cNX2Y
jxdlQdSl+c25s0ZqEneqpJMnpxt/34CEzhOfGHNrRdfLdUaGT94aQSRZFsbfXrpneilRgwcLt0av
S7MJCfJwvx+5pVH22OIynKZttIg+/sqTazOeYljRZsFYHFcLTBiJyN5kZI7L7/wD0opGGM1qHjo9
7TGOSmcXu+IO2bCUZWJw3GVAcWip674OY1WNtxmxQZ9XKEWVLtdpc1fZUUEosy4clzywMLOpCymF
fXuO6HC52GjguOOYOdhy8+vHSFszMuFoO+Y3DM+WtoDra0Fjkf9f4afMObDbmM5FCS6dPrX8s6LL
7kRtNcjlbjQW/S4PHofaG0nophmP06TIUzVJy9SQjaCEmo09O+nPFrtxgj6SYQ0NKc2PRRpmCQhZ
u+CAjIhTwj1MRFRI4LCQIGcbyHIisjRU02b+CpINmh5VIOKk+aqbHK6gEcy2TsL3j59IkvXtgToI
PTtUKl3apPZ9slHCil/JgfBu7ux38/Vy7kpCNniU8HZCgKJWqdpokcTS2QELX9Fxf+Nmlp58mQP+
GXU20Xs3CaFfRbr+54hUmR5ldW1+5tOmXaUDRczeCRryYx2BsW63e0ExYoWBDywU23W0opUWRtM1
PoW5E4rf48Qx2hNHo13M99tyoq6m16x2urTK0q0phB9GE7Jh3pmBTMiA9vQjSRQ1wXEFrdCsW4xP
aqheCZxsw5d7LyZlo0/SRkOCSSG7o2FP++vXht2QjFqWg8jTA/BcXuAlQppCAprAR7ldarRJMMEL
qVEExhJb2hMeNsYRGFjSBUUSKD4sKPoVKdIDBjGAaqm6crXtKomVtcixRDJBv3dQR02GiCaExb2k
OBZbCytDTIgS/rRfwVnT0bDTAiMuICrRkjSCJin92YoXb7bgDwCIo0wg01sdNI8HWLSOQSVTBLRk
pNO/s3tMIJ8lUay6Yql3oXj7G5iyPkr75GZ5lTaTghTOfoULpEl/JUvVC9JFxRMD9pb6MjUmCrDK
7PTRZ8At2ZXUBQu5kgjcvM1aczui0R7OaH8AezWxveWISVes11hFT3JWtNdxoNDiddCuRbd5DBT5
WPcuGsqekIYG4NBl/dpuHXCgZQIsjsRDCz3QWnAmMPpzkePbVi5AbLGt6Ml6J9EFDZDvijMVSsS1
JKq9SIuuMIm/hwFTugdn5i3G4/5jL8OM/wR1v4mMfv94wecn8Ugb4E92OfLxDnMkxPeHWgV705pa
cLClyBvBO1kLoKfy0VA6j2pleuQwTdZmlsh4JQw/S6hTMlm6n1Q/9amXIprEQA1Ucb7n7BKn6gs0
xOTuRGsmq+sSFNn1YvuSCtrCK4f/xaAcQ+FQtQDVbjppe2yrwheYOClXUSUY4WpToB3UyZpjGjUI
D0KLbExMbsMbPbz4b4v4n1G5pLqaJZr9ac1+kABS86YvYQ30E09EEeDPt1QNS2MCBgWBUdCZw09v
BcPBpmwY4Lv6+eDUhZSYw3rcsdQL6yx11M/zy8oyXHKdRpEzROcR8dEYkXJONh39Jo2Y6VqYfixM
w+LwtDDS6osbp8OxmiAfyn5sDMDhX4YHwYdIRgVjJGQGUWP7KyX4w36ys8CGO0nCjYOseiTh/qQv
mbUhrGRjfE440cI4i+UeDg8lDsAJ1nxLVx8k2ee3E0Q91jfTHY3ZkzE6ftRNU4RRjUwQjUR1noat
HscdhggR56TaK9mesJHYiI+PiZrlnU2SNkLMy7VAQFxTlhghLgwEpCSh9oeW3kyEYfhSNXIUQ0Gr
RBb1yizmBihAYOKodjRZH2EikqRZH2FDCV0MM+Ib5+SX4YG90E2PmThu0cV6pBrg/4s96yUIk70f
+1nbEfGk7905EQfd6IUUHksS/O5B5g4ecbYJSEE1urjc+CzVDEbRFVwy3CZN8bruBcneBSCx/H91
DjzJ8koXGODNbhsrJm5lKWRrZ8pUqFFtIdmyYh2hGNwMCS8qPIasxXxUzBbknsidOjIuZSnKIzA7
7hTQv4Y2rRlg5uuAHG8uOhmRl/binDtHwbSP5TyL7mISoT5G9x0+FhgSbaflddqfEnVzzmKXu7x1
hTMbXcbdVIwvYhKWbKEJ5A+S0V6mcJyVSA09gTly12UR8XIkVmiR+1btg8kMduKK6zU7tRCZ5ymt
ZtM4QpkXzwKDYmPrHTydN8mT4rI4y8ohkxLRASswl2OUujgRFtkMdanvJrVnjaE00/qJOOHtqPtl
/4+rk9/nU1NhoTseKIoCgLcSM7uPjktOn78JbTpFmCbmsxzOlalf+zDHbHJv0UIFznVf2FH4SfEl
GoYgage/Rt0h3Z8xkgVkx0SEhisIxd0kl79H82xvv7GNIqKHMe08XcWfh4ODmhyxrl0iRTKlk8KQ
Gs0AtnqIfxdMXMpPBGnnOi37OOPZpLMu445QNvuZ2MxDysjoL9atALX/SsSVWE9q2enb2/ydAZU7
eIVE+Cby7ezBYX7TdpdfoiizkfNzloyTt81I+9kaQUMeNomQRMxjPIy/LL1YZrGoUgjIFNVW7Zpd
L9cTe0bJUO7O+w9thb8nyLEq9TVeZYhUS5qdCrYG3U1aKcBsExFwui6X/ioukb2zG32JosqFM/p2
OacINzskIg52NWSfvDR8yBVOGNVdjy4Y9gzQwXj0mYt4K34huZfsQBiNaHVKEfkJN+/f2zIUbt6d
kxE/x9BM96KMB7x/PZCUCJ5XFt7gNQaW05srBPUdt4XR2g5x/4arAK1uMw/pDxmB21Q8iSX0NwvF
YJWRJv/tzC1zb9+y2il707H2NEqaMIDxZVT4iHZc6MBwI8JfcECvy1ThxiavfY7soR2kGWMbo4Za
mnzWcFCyYyQ4bYfp9V4SlMfkzNnumO2L3KpgAcZn+XHUj33dt5BrHh4baA57DCzN0fNugWL+GhaH
ZhWLDsysYflaY3zK+FWNJyKIFY2021vPIb1iqUVyGgSaL5g4B5InDJ8mAc9nJtCn56EJII7DMSzL
Mi7xNfNq/mekLBLaH+gOx1g6o/v26ZItVoeE4fhqvYosjOg/sRbpYeNvCFScSaIY0E3W+l1OwMw+
y08FWnYlRu9qyutSVUIlW8OhQQlAPgpiJ48VB6JD/IUtF37TghHMRlmetX4VjJCZMIvZ1t3c7VN8
1RzR0oNj59ZX6WyIG4QhjsSbgXubmGngjEVVLKLNL0BLE1yt0makp7hfEp4eDul6xxVkjUIL7PDT
ctOoUCYyuHX82zzJYOELbYfIw36qLr08WN1/C0FRCaNJg34v1l7dr6b0nfDYS2qIQ5Hq1N+49Je1
wTyXIPxYVejtNAQeCz7lDvVbU7t9kccb+00Ay8geYso29c/7JbxeA6YKV28aY4kHx0t9eMutoW+j
YT/xLgdjZoT3LpLZ22cIg/dSxr34b/ICm8Lmw5D6fmc4t6gNl0MTF77pD/s/VpvqZnYk78fniqpT
dzT9ggHolIM0CE/Y3RoB1dxYW3/32e6MNb/aTHk3zlIWDdjvsLP5vmMlZOmM80FKuSowQop6eZ9V
O0nDTAUL74yOZv3ujBhnyKXUaFfVSKs6MjLTTAjubnvlZHPhTcoXu9Bkp/swHsbBZ/L0S0HBtPLv
gbCTwp+UFKHvgyZ+khMEtQ1ZCiDsrK+Qbg1ogiJPDX86ngcBWipuJNUgP9iYE40xfr8m43v/Ukaz
37rnZtn3nykPtcse3RKO+jchTrr6MrQfMNeDdjgu0OQ86AVdHnIX8gRJqF/vbNJbqcraeU/zBezv
jPP1ALijuSMlmPdO8CTRnbV+/Pocp0Em5H2V6pYATxlJtPH0TkWqcaAQec1r2yeiUj7t0GQ//8+Z
SwGJRvKr2nYdqO/apxK5BtzCK2utdf6P6PM8iklI5WS6yObiMbCxUlMliLP4PGcZ5UiNbuXdMBja
t991LwKcesxfuwNeYqAJzcu5BSeMfC1xU6f2LsDWEA7zcqe2+kJDp/WfrWZPo4W8umz6SW8tuZwD
PmuBNNxbh6dWhknOr2XakYD6qVhiZa/rMby+b0ntC4FkSQIePAh8N4UKEfVOo6Svg1ywnX85avqN
M9NqypkBhzl16EVEOoUytRvx51hlCz6u7ic1hJseKLN+WOiDwTHepmcIG92JCYeQ6CNI9S/5979h
Pf/J0Es8bH1/lK/ttevvOTIwyimx/KHjoQlgspwkvI4H/qsHM7Ugj+Y2aTNirFWeW3wMn3Nw+3d/
On5pvYMyK8UjJbFYpTAaZj6IL7DdGKORNmnkrFfh3c03IYErGFoTb39xDcNROCsxZTb9Zpbk/jk+
e6BGDbTTNz09+TfXAICGriD8WtZt8tMfhsO/Q2I8yD5BPN5O2G8hPXiatXnY00lKQQKmIk+pcJlu
3BbeZlL7jgJG9dk7he+QglGeLBKKR+YCLGMUu0HJLsqT2Hp3/zXVyG/1NyIR2c6xS1PO8nbHwdpo
4RApYQWOjMm0ETO6b9H0cM+BJKujxTDVeBNiLn5Y0lMzh9gibCeNMwupafJ1I6k6dM+JtJ1Yt07v
VoS4EHQ4WhLzZpy8oIh9MIxb3tOVlV5x3/kFAIZghMaprN3pHiU4mwfpt4O9jp1LjfCWWvO83qrE
CFAShMwpaX5gFor+xgJ4OLv8+mg1p2KRr+0RKt01Iq7xHMkmU1KwU2V0hHSh3e2iCrEDzbx0bd3A
7ATKbzS5cye5ADASOfNqDaOrZmtACAKpvuAHIAYByaDxFrTMAFyXWqhXAHY39LD8pm/IA3uO0o6r
2dI2h26cis3TMKV5aWgjYB93kU+fMCG+4elVaA7sKRlbNX2cLu10DcE+KrHUczuW6FSnlEuqWh1m
qggU1ovKsyxV7Nsn6ZibfjMaXQ3wc9xUVWldyiy+OXucFnyfiz+vcSG+PtpLH7eAiyVpxtKXjDQS
hqMnWY/rpwUNPZSnPTEj5VnRjl4qZg3Q2KRNkCdi+H+auTlE/vKxy5MA66eo+RiFbyCHlfK+Iiga
NblDEYbNnfn/8EFGJROyP9igZUc7+Pvfku9/Xp26kl45giozSYWcsMi2gZillq6IZtpcjJhM0gzF
OR6BWgAUpGY/zUgpLrGy/KyqzhowZF4XiXtGbqpn4Ib4cDr5ttOm6M6t+qjOlmBt8Aw0wD4SUCmU
M64Xmy3E4w4PTDgmf1dMpAlaBobrpVMNwjv8+GIsUKnHn7b+pyy/x8hE/ZVK/BoXgF1ueoJ+Q7+q
u7rzF8GRb0sxQq17JrLtVejjmloEhxphxAvSSpNibfOQ1R7d8MuHcSxCakjFK0FQ+QNOCN6u8t48
lLMo1aQWZ4fXMvtnXZr+oc8qBx0kOIQThFVbOnozs3VSedJNvOSX6yLngdF2BUd6mBfMoM6LjXhC
gcmNAT4y5QZy9N9I++6i47vQpqQN0YofxLmq/4BPZ4FRq5oNPmhz5UPlJIhe6O/BD7Cdfrdwnvbv
BePJCQqvDsv8n+kRdPRlVkQ65ItM8qsngO7C0W5XWO1FGdBJhLwSd6lyqJxVx8fGnDzwCopHpPns
NhWCRxVwC99kEDxhqRO4m4Em57Gqdbe3no4hjIKQ/QgH2SDKoRCclkM22XabocAjYcaPtR3Vt2t5
qUq2pk15PsY7//r1e8U6hUkf+rpHMaiUMolBOCRwQ6CatPr4Xc5dBogLsfE+kdkZtQiUvtH2qFYI
ewG+mjqO0o4Tr1RGjIVnRyiV9W3qbwFOAzSH6wcx11MQzF99MOGQGCarX7iA2qbYsOtcykYNVXX7
Nnwe5zA1jPpp5/K5hUtVc4/WbOBf88eYFTxRucYwrzG6tRr9dqJuthtSpmnrg959xHjtJRYy0YIf
FfMhxvQLjnRqFfH0y601JhCJfBAXyd37Pk/xFSq2VFqske8MWmlButMhIr3ScgmQeubrbvzRUBAB
wluxNsj5b/VKOFOgLvDGu0oCDnj2LeLSLVnEJA7rUaRgihrjQA1jNTyAix0eM6KNw9bZOY1u8fD+
QxwZ2FQ0UG0oCtRAwyc/4QN6g0j7L77WR3U/xAn4P5OIGZgUfdoxrah9bk9kdiJad+VDBGYfwYf1
TJ5j1hmyZ8IEzBPOi6kAzVU+VVVlbAwJC6hHtiDJq6sivXp1T49oZiUXX4bDzds+0iGk6W727QqA
QgCgxcA9ddaefGj88sZIYNy7OyY5tY3JkbYavH/ruhW4ydLixpVjPAhczlgZLgT15ZM6mLcSAHz9
ZOcfuf79ZXlUbWJLYweocZm6MoauoQZxxvtjQoTBJwfkrfVfxxF0E/mm6mmcViDXyd2pfWQspCco
4y5ALWeqOAqOWCfWfyfVGnQCfutxtfc5kg1/MoUZNhXOwqjhTBvt6YiDiDasiKPtUTxP/qjYrCKC
kf7GBD4xhXC/Sej16Z5q3gBxUe7HOMLv3MbUUUqANsq1dvAVVxzMfcvNWpAA2YZRaiZ2JMkg3mN3
s20hzSJ+OlHTbTu9isNp0BZ1C2V17ownN519G/bI3okhsTW4ldbES/UWFQVkPik1nzC35wQEfNLA
PfPZX+LTCoJCEMnCqTUofb3rW5T9M9aXXIpwvVl7SUb2u9rWZs98ggAEiZsBRBwRScgEVbTz6h5r
7H3YxU+8mOrJwOYypIt/Tzu+OTcjOoMYsfYRM5p0e9fYnxYBo8hSqfgQOP7HOt+EX2KF0Ly1FbgN
U/d2TmtqhamxnU2XtcWyvAliJC+et/dJeX46ZmWzfXeQYGVW1IcVQ2d5VUOcUlmVXeeXj437KVQ1
1ln9WmwtmAQPEOGuqJPXIV2Q8agpDyCOUXCBVE95odI9KoC7KBn2mBXKfmaNfKTU7zpLPg3dmjeT
ggcAno8HM7R7BY6hJZTRJCHBVLeT8piRJ3Z2VPMOooAA/cd61DSwZHd2qeh5ZV4P7RsGuBYv0IUb
WwZZEN4OKwdlBBbqZ59ZUuOpQjGP84J2WmqKlKseDYnOq7ZHWGa1DnAV92fb7GxM4729U1ugKlvC
JDfxx9NNWx0zd1m6AKc009iWH1H6L3BEjkqe4DBvJAvMW+3OTtnxgrkaVAaNwpIy1R566U1OYWm6
xs+A5sT1dKlqdq4gQJMb3/iyaZy4zoqnWIqgKNeUZEDYSw3pfPJlhyQL/GdZa++biyj4GVlsLQff
6KiNCNd8YBN1NpbmvhZblNMVh+LJy/eZDMoFOvOeeXx05NJFHDaJfRp0NoGqqfTXsSW5O3Ys0/vz
1Os2DUkGJCHqeD/qSWvFeetRUjGg4ZxMmqqq8V8iopuq4p7Sp5wDGr/T3OqWSOhsW17z4erRMxG8
eNE4LHvc82c8k5WFMSVa+nseCj/6vFcz3g0Dx8iqeVk6+S0yJWYGF7HZL4Nt/QC4u/EzgqLrUMmq
pCh9u7BWn48izwCnvwNi5NJ4SZct5k3iiqB2g9Rxuw6DeAdRMSLJ6VbvRJ2NBQ/24khsPg5djTJ0
qyrG9TnpTvfdjKwFYX+m3IVMz8ol3T0D4iEAN2NJ2de2YtdKf8LWYnp9HyRLgBVtQk4KFE7qAcY/
PUnJnFPUpE1NAXDP2Da2NXMQ0f0kPDe7T1Gk1/wb31uInXJwNxbpe6JpGUoFOIW2PMN1gVrH4Mze
8yISml105lLAwV6hnbjBPdApsBUpBl1F1VYZSod7gtctrERped0cghEfHtIKHfyYTbc8E5xGoECI
2mJcXMLamLe64y4mY24RnYnH2ya4KthHX0J+l0c592kTVLuth51WGDKq26m8VJAyvFOu6g4ANT6L
fkPp23MPQWJyfVp/fk7A8TBOaMbCQ68NsnetrM+NSDRs4hKvDcpmDWjpmym/v0OwmVIqKNfjbkb6
dX1caW4OFSRxbsnmQhgX6T0+vTiIi/sqZYyWtSjeJDrs/agHlR5GIXePkh6LRAI7ch3IvwJBABec
8Q72EJu8ycsf2rmAEaiLWaGUMLeLt/tpmpsquQ04pKv5wHJX1f4AjYFlevESH/WqimEdIlXKeJUz
/VflIqDcaIPXjAgpNwWIZONDtZneVI/GS8Iz6JDmqlocEOzHjkvA5ev4gwVOWkFpB1iTaEBwXNn/
LuNZma4KyCN1yO5KrcfgvCsuUQ+OnJBfbvzBL8WmheefyFg9HDJ73tSCfnpgRvcBEU3768Gp11g0
tJyxsluwR6NLbquqmsQH6DG57P3F5XsNnJctZGkuyB30eCXDJxJsssTqYHFpDdxjCZpoFTbEZXxG
g+PQGfhxY/8twl4Mn7jVn9fvNJ2+x9FTgeYHpc9QBR5K8rnUb4JMyJtxPGjbrgUbJh6oEIh+SfAB
ROeZi5NYfwlEN+34Kb7iGpprnaBbP8eK+ji7REJ/o9+BiHjIsWqkPKPZg1WjmuUaMi4zyS3Ppg/3
QolGVj3tWg6O5xnBqCh3ZfplD/q0yIjBelMDwCXobkcMTlBDbMib/QI+2yjMijjwaLhNY3B/3Kf8
KdKIEL/rS8T7bIgxGAjEqbYoHLd8P9IGiPsKmNuoqANVH5P2ZDHeslsOnfgNfpL9RKQZnqVD9Aj1
QFoxebBQHHVZLs91ffj5OrIW7ZPqprFWGmgIFZkZ+Ct+OzWERwbl45rXrAlzTQpKLqRYyraozVGt
QXtqv5kGNFHTv2VLP/KoVsW9xpvn6Nk3DIF928Aeb7rBeuRE02GQ3cP8Yj9NZZhkoa5izEFX1VMf
pqVh8RGSP5Bv3+KkK8DwTYSRfuFDfWuDe1LOVSDC7dNzzT6vGQIE8Z8eHMtW18ltHmhWr5ehkD4Z
uHol/K1jncLmnGFB9YJ2rVf7hPexl3CSiVKkNiK/vdhXkDRvEwmqykkdyg82IvHVa+zxtbyuYT68
QetnsSa8MZ0tpXWNv1R0pA8h1Nd0KZU3BRNFiWrrHN30az5sANArzA+OHWF9414Nw81h+EU1LEnm
b4fOzOHEeS+l0I5AcQPKjGg0Nq0ScBOnzkpTwolEVAiTYTz+hM6UPQHUd9Q5g6viUQp4+9zYDyqQ
Ju9YlMbUCX5Z2z44DHFm4TQuF3wwpdeDBviiPMkfgs7093ptAtbLHLfrQZMXroOPWLoQDSvHuUQJ
jWPwMDBHX65ed8AGg2WODznx9T7JP6E7eEWnXHSYkc/HX0PG+cWtvo3nxxxveao5QLCUwn+X2EfM
6GP3B5qyyv73JwFrMzrwOWqQNY2n70q+F1zJKRj3fFiRFv9aCVSEmjkI1tSAWgtUrOb5sK7LRUhE
k7ghivOA59M1zbs1CX+q4bBC1cO3tFLCfX+P3NOuRp9aBYVX4sQ4Ra1QAmaszWn68Fvhjjykotvc
Pw6kX5pv+ZWb0jW2Edm4DwGXKq+Y9220LcvoCw3thRWK623uDTilvsMAbzk5xg9FLJP5VaRouh8g
ikWZirAFi5cc09E+sXMMF330YsK8iHz0Bqg1BvmBX6HZE3AfMjpIB5LMP65v1MWtmpsjN4OduHQx
FAHmNK1UgkXkA2ZST+PcgG7Ki2mtRNEJw/sVRntSkaGm1HqjG4ZXy1Y/17pOQ6gLMDu5D+5MT+Ze
Pkn9Vefp5LUeNy63f5kU/Xnn1RW7jgUxq16di0S7Nvvw6QzLJYN7ugKbNDetNUr4eDvO4+NO+Ep8
YEBzxsQ3kkd1Yw7kl5t18xTLebhQYVAjOKDu96KzpPeR/H8rwLVpqZdEU8aFu7xzsOv8eNi4SDQt
Np7lyq+5C+e9YwNxVkA5EdcGjFWKhid+DIStPDIFgW9K0Fm/JGntK9q0984Vo1+KYwluj6aRMt3Z
yjB2iRQsla2vy6ew0Yx2Snmy4ym7i2Gd5nOrQEYEwkDKnPdKCKqHYzQVEQA+lgv4KTRmTKYmIII6
FgclirX0bRfzfNoUW/NhfNY/ET6d5bp4hP0D3ddmYZu8k196czU3srr80RzrDZot01YpeO2GSuQ9
sJvBQxK/aPJYu+r4iso7bl7HwZwyEv7EAR6rYxcsa51xRo1LOucclbE9/AClErsLw4IfOF7WNBtt
Aqh/tsZATQv5DnrYct95aowoDtbjJ9I9D+l8U/x//LHACMO0ybQVi22MIvoWVIZFCsPv2E4rQuq2
KIGqmqmOXLfOS0gdz1atkU/dFrc3xOYVCGctikXl/5SSfLQDdTDhnwvKx6UI8LVC87yRdBLr9Wkx
c/wwlanr8omYDpCa6BUPPA77x8zWfXL0Hk+shb87FuSEZhb/6rTf0h7wJj/BVVTgYkHqCvQtFYWv
6pb0+l9jLrA4GcYiFUya0OYtGI3u7Bo//Xq2RNqqk5GCNYLDOhoKgZ9xqNM9TMspkTa+mZe3C3Ce
hrr3/hVBvJQcyOnPi9MfNuPCdCgYxRadExcneXbzXh+pbM1kgrLuev3y2VqH8sfQHCuR73Apvz5r
14K1sVzD7IY/9bh/I+cuDpVuESiPaLNJT+9B6NGzTjGzUqsRFWX2sJRwyejDOZHr4DqYNkIRyGfF
49ZT3IzWkuaAVm8aJ8FCSZgzjHDB5uQoECXV54Fe5U2Tu55fkyFvQIf8dYJUajrgmZgiiJSORrN4
Ej6YVWJXKIg4Xwb7qkPvX5j+QGjYZ44pJ0I5NtES7aF+vQijI6lW0UuQqyJxcJqiJ0/6B5oEnJ2g
7V5P5vew4cv09u1h5sx/PhCJs510D3lag8Q8lmALnyT3eFD/jxL/WNcXrOr7dtoJce8bfxoLcaLK
lYOVZX3WeoCTtcdfVenz3UcQqFD90VLieadUlpMnKkD6kUQ/jp2HZrfzkihBIsExyyEC0mhD+2n9
LchMGsT+lX+goe1QAWZthmCNVDbSiysrzv3QlqFL/CHH1ghoCB4AkEAjC1pS4B47muN0FUwsDQML
W5XqjUvgdViqlkZ0EW1BdpuvTvIlkN8Wbqdthz6MXR8r4d/I6icqhqTHZgw0TAEvnyRrRs6csFJ3
3S6ppbDynyUy+ECiLfx5K6EZVEAF+1Tftwp4GqkaQhP5v6v/UH6Wv5aREw3UVrmcRE7AF93R4qvE
uNxY9I8s3MJoStRCtnA21FhPTvJ1doBN8oeGbhWrLBkMDps5XI8FqPwxsLr41hflIuXDEq0TKSd8
pn8qjiSFlbYZ7ppVp27ifq6cG1YEeDBYrkA9wUoDyqnRywDZFExxB+2za+7Ndld4x1B3LfNR7eII
gLs8ZyvhZp0XOSlwmYTOofabWc6f1lI34mzFFYeL/MqB7hw3T0PPTu0Btm0zdujLN4/h9ImtUoCH
97O23nZccin2TEUs72FHSgT1S8Er4IX+3kwVN7yScUsbp3momuDGE9L+TQXQasf8deSvWrIEnX5X
TajxokfVOLSu1fZq71f9ZI//Gmw7aGZcRVHkv4wCgwTgzJpE6InjPIgKIksr9fWduqrQubg+Brpx
mm4Y5lRNkV3y+BfRwRH3mL2aD2KscFUCNi1JmEtGgzW1gt+chKsqGtuoZ1xSGU3WhwH8YrOiShJq
j/98xesuAG+YCV5mY/AwSeSAmw6ITgCi9v/VdzYR3knqRdtXv9wGV7icG3OKYIh7IVsqAlr6d0aY
JyUPDSacfkFxHfvQ0goS4nIkxXtSL//vfJ2pTg1USP3I6VPJGoyMs/8AlQge5K4I5qRHdybOi2Jx
TZhQzBE09h4n6tTfcCWzPLuxpRMl0eutDC5HSDQ7a6B8XJWWMFgeSxU3oxo1HS6KQD30BWw/PBp9
+AlQqMm9Cl/86/+0TeJobmmw6rbzfn8a3gVr/qheC6muGcfCpLP/k163SQE0h2FJ0G1bCau4H0UR
XbGBO7WpeicuuCy6vRCbyHmeNZanjxot3Qki42f5H9xGMKTMsmyGCf3Y32BUqESr9h1VDzL/2qDY
yh2ZfJa++0jVb10oBJVrZ9Hgo5t5k2asDZMPlLxckhCpmgaFwecFm8nIvpHptH98k1grbqQGQiMC
Z6myzPYjtkdTGboTugwGGhuMZkW0h67XPF/dU30H4OtfwMDh3+8Ph2F2H++MlRyBMGPUlu7NTba/
R2KV95TWY6GWY7sfI7bh0aQSgR5MKH1zM+0bc8obCEd63Zt1AzXZwfaNOYAt1hhgXGPJTejrEIeD
iQ9bsL9PfsFk6jzQX7J6oiMWnbDBXrDIjcrn0Cbi/ZoRSSSdaFdtqVtu8NvnmSIGsnQbrr/JAqQ3
d+DR8Ch/MNnSnyUgg8u6GXKf2U3l10qgfnQE/migPQDGM/r9+dshd4GtkH6R25hu1gN+rpYmebxy
Xpcn55KBMvMqbUnptRr1eOImekq9ODc6JIcrbljwyCvoiJvpIw2aUciJFfZr6vKEmQ3PfOPzp/m6
ZOVCnGWNnD0+6cAxqL3RpEI7PNbntbcP0JIIX1G3qEz6X/inQDT18SGKwrCEEGOpOQqk1LHkCR3o
mH4T8DQ9kHiTIzk4wnW17POF23kl1/Ps5W+xxLqvvG1U3RswRSTV75xiJkztc2h70Yz8XMFqDkaQ
9NPkPNbD52D17m1WrzWDCscV2Sqbry/7EFNTklSi1H0WzAxadWwrNJ7d2CqaFxWTXVPHKzjC4fO1
Iolb81KeWvXN0M7s7atlwH3WamgkahJJ3cImSohyHDdcFHPyscklk7iJ3XBubkpl8rVeKoOEUHXW
ANIoNr0jdnt19JqZ4ogS8dW58ldQ/3S4IONzNQ59U9sa8YHsJnlotf/D3WXXquh9Wn6PE7v81ADW
iEEW11xAR6UKLUiypXvZ7Es6sJSvj+8g51vO376uwNw8AcioTsbZ0zN6MgaqjB4a8b2L9KNbI5Hx
L+lpuwWh5Gv4i+yEgkkmJkujpYk0h5v87pyIoqlaB10iM2gMhyCMwLYG4sGw1WqN2hh99Cc+Ezap
xPQwmJkbmBnnzcjL2YN8wXeHSioZ6AtruTyc92v374Lh61EW8C/30mPULIS5LHEFj2ClR74fGKf9
vgPYyVhJ4t8QEZ171m6ImBQgKqwsF+xdj1eSwsq998gGJkeVPE04gIMsbYR7a1OkCR10gbDSu2vj
GiQqiLGHHxIuZsb7t3eKLh2cwW5EtpwpShqEHntIAWvRQtvCCaMMPIb4o2qu9UovbcyfMflIIN29
lFTiaL/jUEDFYO31mJAQK8zLkdt3zf3Cj7nsbUPAYz4Jgl6x+NpnQ9VLwrT6jUFQ8LZZIyUobERj
IFJyMC762hpQmh8bUvY5lhKaRL6QjRj7bMZVm7JWjzpECLA6O277Deqwyw6lfIr2d2prYT99a9h6
uStfvWcGO2uC8nsoNPDihLLkvYbEdXUz4BG/U92mMpjfXwfVn0CYAfX+MtVx8UtiOWjyJNzlnflo
NJV4e4GLgAaRPXhW1cAR1/WA80JGggHaC8dNWmJwWTy7vS/rzrX7QQWRYGb/t5R+UACONjSqegbi
emnXGl78VgXPRaAabprrWZoiwtAuLbm0baAx5YGVaYuu5j97fC9uckTUeUZjAQGM/jnCbpF92OL4
87eKWXvH04ZLdzH5/dpBAATcNw4+cuL7Amc5MNoHM9vR9qT7KEklNsrEkIkbFhX6ccETT8gARoGt
HTiPoIA8jtPapmMC1Yn/jen36v3fr2kNr2B558Fcp0caDnxBL/G57F/pluGVduBdbx0faqge6PgW
VkKRCyKk89erE4cXr+OdzUH2dscqrV6FBkYA6WS2iePR8mCVVazpwjxJpbhjabbW5QMpfRGT8lEI
wJ+H+R4IQVGF1soMoIdLipJn/egfa8Gjxndkxr7VkOaIi21yc/AD8KjGynbbpRWfot0x4c0r2Tdz
RD+tV7rgdpU9iOVIebLVcIrf8mjSPKwL5+9kbiF9gDUrZhcRj5+7ayVwVPQVAPBQZ6HwiVoK8O2v
fwSTEVbvMN6yqSMjY1iB6ViEVtxmP0CiQ8Ca6d6FGj2qE39ebnpSWADHYHqnW57vWg/ZVgpISdur
5M+giagbD7zokcFwQiwIgHYTBSoP+rggdlni9kUGv1PJPPT10TD7ufQV9DepQV+l1bF6N77fK8RU
cKeCgF6tho2oHQ3hPJUZpQRLe73iR0Ow6wCWFszyhyO4jbNySwjCZglGjHjgH3YKFA0GlZglwhD4
S+hLiSkDI9z6F5h1SUegeOlshIAa3RCXWZjS4djZTlzklrRR/xxz63YyqEUDUyRxBKSisZml4ETZ
M55RHdoPTxsSaD3uJ/IHSkLoe/Mzsn3rSDaOYjDXN6if3ER45WiVc8R3lDW3cYVFb2m0ZOTyZDos
oRfnyHtCRxsx2OgcHZSYdZ+YE+LvZ8o6CuxwIdM7MJpsuANnEpTmn+sgKfxp+jSdIsco4dGksC77
ada9ULOsnxiatew41vDAgA6ulYWVQ4BPaHMERGa6Ej6UIdjpb+Phq93bbCI7PGWUR+Emq8hOp7qN
kVHd7FWuNlZ0vT/sqNNf44s1zd9vHs16MwBGMhbl1NblHclrWSGUSBuNY9/HqnnuUqB5lfBAAlP+
7twr4ZsDNKY2RdenZz60FYKeYQPkYg5XxRq0AFjRLO9NCI18YpMSGE2U3o5JJxoj0kKeWnv4Esgi
12xrpQXUSdVLKeiQYD/W5tyIxsCyy312gKcMDCeP18eBb5UodstJT2ucAc7tEOEhgHk8W+3Nr9Oa
crGQPOvaKqZpFwyTx/fSWjNuelhIQdYPZ50/ZxdYf5L9vGpO8QI3dXlVriVd+CXI5g2AzxDqDJFc
iioxDmwtMvw+7JpVMDf8uya0lENSR66DaEwrAqa6o8LeF5gzXzwVYTJ8MTbZVrCY2AiRzoXGP3DB
yGlna83P+UhJgphhHRlon9HhLRLZFvFgPuhhVDBI1RQ+bNW5fSqiy0iUfOWdAM4I1c4JpQHEWb9O
Sq9z2go3FHb93N1ObRJtDzIRU5PhQOLigi+KlA5wAgUbsJxfrEXG4Lc7c0P1sR3+qwvrJPj1sDhS
vRGB4gdJAMsuGhROysI3o+hhxPa251oHIOy4p6CQE1GQD4Un7dOvKlkayvDwrYNcpUTNxcGKeYW+
WQKQOh+3xtbqAMXl1q7o/hd/6fRVUkV5PD/b3lySmW74+NlKuaNo6dsqnmDc1iulT70L0y561nnb
0ZeAQiRN54uF89Q1MaKO2fltu+APFppz770GbBULhDU8krJSYfRv0jbdpYHr4/isf/rzojzinmtO
M+ekj1g4ESEJ8ay2ehyU4Ols8t8+Gxo4pNOSr1rZooAb28+Y5ARCvUaVTfwLqQKtLytQVkVRQCrP
XU17SLJ9FJ6qOaKo2MlvHFLyWHxu2Qcs3vEdzpY7lpKPA4aMlxHs7bUHAYJ5Z6kW4BU0UqZs2ocE
zc53qOGnPrfv5RbbMsNbkA3zc0EhhyfbTADoatRCcOy/0V66Ec+GtpCAf977gYSwCei23zr5FoQZ
93+cTbuFpZNGke1Fy6AJ5Lt5mh6dJEoVA3YUIuoSdyKwKxhjayx9XAk4bBNQ0JfoII560ty/7KVo
VBf3E5MfdCn9BR7W4FBfcvhm+xEalZT168PZLhjtBK8rqdu1WseyofjG0R7eDgsly2iutYNTrhh/
htaeR67u78EcqLdbzddib13pUW5BvurIM16jQeSzIrSHuJnNRCce9A9krsGbL0AAoAdnbKNn0j6F
9nBrMDQYAipR/JjMHwI6XS2Hke81gi/N/oSD/gFcBEnR9T45dqpsl72ZzcLk4tG+UFQr56wqBu0b
q4H0of/ilT7DuSpDs1bxFbDNJvYJGVVivsDezu0LCDb4VLY4sQzt2HijKeC9MVriKIqy7Lt+eTn0
hrODWTdrC85EH2wpgxiNyzfT5Z2WAQ3J1Us8KcDbHhYGi/EOqZCljACFV/MOmUNPOs0CeEg47pTr
Vni63VQjw94BkqF3cF34D2gXMDu5sBSyiZCbnVMVkNOJq0TgLdxnqmBi+QDcPKMjVF5pSf37Kcp7
c56jNz33NfqgsMy80zScpt9E+sXZIR2CMUSS+qfDtkItXCKr0qZ/2Nt41G4tYu3O+MgUJ5Ti23OE
IaOAWfy7DS7Gv5CZ0ATqTumGu3IhvMsWeOAi3JjyTfQ/pyuzP9bAr2rHp/ne/yqNFJA2z78115Os
pBqbbsUoK8aX2RFRHpV6vDJs2O3GQQevaw0S8H3K7oysWLZYcCzqvZGOYe+W6na0hBxVe4fJAguY
cJll62cDIZIpenN4si3dpE9B6WxKyoHfdYKUILakTI9uM5GQg/UIeaweG3YPL+V3sY1D7+WnzAOr
lRSqtQsCSnv6wo3mskRVEaY/XXbU8IH2YcAc+8wxcgDFgR1yqebzrxTZypQ9AgMd7FtBnTGahJJ9
2J0wcwo08ataRMmLEaRFce2a9Myd9T0grshgIhSAg8C4Yn+ElF5hQalVgIg5/fkmAq84G3/5o5Lo
caRKmnt9Dce+kNzMTmCAQ6nId7GSTCQZdVsF6xgriJuOx6hlQs8vOjIeZ9Uo1pe4+7lYEkEwDQ/k
uwKJBSVm38M7h5rodF0+g7h1L/6iPiH15aKxZ4UKEjYpBV0OOVzV7lfiNkftOCoMN9JoCGSaPeuz
U5ZlscN3OldTTCx0MkU/v6ZB+ajrBfciHeaNxao8v5hHT1+iX6GH7Ec6V67n+lYEewLianUr2Fuw
odoEHC1ZYKiZ1TpK2RpTTxdoejDBq830OIvwcfhFU2J2hjL5H7DagDOvS/t77tn/pa7p/V1eYEr/
XklQObxS2MAVmKg1rGTcabvOdL5CeEgE1yxSmz1P0vdKND+Vnlb3N2qJAVIo7eah2004JIhqOSUd
WJPZfXWRhQWBXOt/dlYAuPR5k27Yj4c+AJAGISMmHi6vSfIvAM9zzEjMEGXE46XXTk/97YaS0cPb
hA1OBZUmyjshEgVGxP6MuKXX8COsgZRxttsM95oppfnYk4AdrN+q7pG57YZeVzq4iWGrTnjac4ox
Q+WJ959eQcgb31jXGZaLp1+SgEuTFQ8wNxIVPZmkT7XWUXnCSkkgO60vY9p+FOxAIiIX67itMPo6
Zn2Pq9a3uaL6lctQvEXpyfNr/6IOS3lY/HrHzBRJw4D2UDxAI94VrK9MhXVupBjQV7OrGmOwh8G0
Vxao2ZWDDm2/8grN/aO7jSPPj2x4+CCg8XSR3UzZQP1qHFROPHdYIvgU0+X68BqSXEgwQsrfQ7VL
X5pnEZX/b0poYRW/nCBE9hxvu/gak7pmYKgIqCL10kHyjmLqbCKH3iEk5+mMKZitQk1JdBQ0Jn2h
E0U9dMVsnvZ4joYFk9g4y1znqJQQE+2dMU2K7gDOANglF0dXHOM92za85gYlRD6GH/fafajiDhb4
8RqKgj2ikSV1Wy5Ntp5xzv2hWWtpdTJXXcNwNI33m9xLyesaQ+vdvN7txW6WARq2I+MxZFoo1m6U
L937W3r26XJvGev8cISbBevHdO8nvRhrHZJ2GwAZKtkbvDoHPW335cb5sT4mbK9SEXuxSre/zOYZ
FZrGBd5CUG7G7rn7fXX//pu0gXOuwHwlaF3fAoc5xgl1K4JzaSHlnC5xdC7isGXJXyPyzX9ekKmv
gUrUKeEFpfWzslYJ948MWQ4vij+LXWHuB+hPwFH38vpB6IQNrjxfzBxdUtWXJmIg3JB32yagu82D
IWVizIPjASfQoOGyxoF+mFlCn755fXX51RoGoATccXiasfpm1Ncv6up4uKaUpY0lvKUHFe+8z2Mp
7Eu/c7qTvs0Oxw6Smg63DqnQKS+lqutMSwGVjfOhXkAnGduVYe4HCGWWPGdzfngdScZGuG5eqilp
ePPxeDiSetLPqANoJSl4j4oujdzletsrfCmeEshDcLvyzwzFwVH36yvqEn2gxLqCUQW5V4xkB8tk
TmjYXFB0PWvyoWom8kksVZNQVvWaeOpNf9OPHQZOXBjPW4CsKiusRWbconx6hOMwj/TH7zxsph6f
Ys6r12DYNncrvR4FyCQ1A3wBFp8yhhS81IB8kn0X+5lXjnn5tbLu8DbPwrbkWt0WuqrC05OisrsO
vBPAKsvdg0tc4ilVrnt+YElaBXoq2mx9RPDiDAis0RuakR2iTnuLsRP0H2ttte0PEORp3TY6ZhwK
b74tdg6hQO/OFGrb68mOKZIL4rJQfpHNo7+1L57W8ToJtMWsOCWdx/ic2vjBoqbPINiHV0y/b4Ur
mz5Yvn9pHR3HAcMiWCdwbzQrxgawvTwkunCBVXXss7QbR5q0gzgG3bBOWpZe15YVe2K2anr7r7rk
OXXXARE5u1BOMXDc1K7fLyjxVsoUiDKjbBYM8tK2OWfg2uG+6fEzzZQp1II6fXGMgc7u/Pl2TX2w
g0IrGZ5jD7HyNJUgeHC3/6InvYYKAIuANlwvPxQiwEYYt7Po0T1YKni47hc+hHsUepft9rkvEGLW
CnxALt4qp0IO2x/S4iOK5y0YzXQn+lpK4DcF87qSKbi5OSCjjQUGEPDd7XviglwKsTYkbHsdHteq
QABKjc1F8RvjEIQD5/TRyjOrbxkD2xv8BCI6OJnVOo67iRLd/s+do4SkMiRMz7kW32c542/hmUAs
RyhKBdr3bM1cwF5u/+VCCYMkh/nM4keDJzKVupIyBJF9dpXjIi4uVWpuPAMLpKaXRf16AcWXdP6F
OiAaxsKXiS5q/qR7Ju0mnWbWC1Nsfo/h00q9zMUs64w2tbR1Epzj5JuE3IjhAiKXJSPvyLFtmMD/
FBjzDYhFBiK4yTriR1UZGjbRXBghBvrzCnTbtGAikg6v9Nqx0Tqb5w4RrpaMhwTfaDYEinRA8cif
+Adu7jwGF3IzGkgu6lxX2F9HtQhNW75Yr2polB1EeBU/HnBDRjVwBT3lBgMzTPvw765dP/D0A/V4
6D+qbafKN23Ln6IE3sEDQlibZK74hhLkNp/PyB8uyzcI9Gqvlf4REtHlHPLcGAjVT4W6MggMRwWn
dZ7cWeKqF/Z/wcV1OU8/KFI+CMFtfnM/SMVDRYgtYcfh2Kaxw29KlBeaSeTUy3vPmR+iuWHjvwfx
u4bOmV5mGxUnev3xsuW8tc2LVAN1uohyYBIzzkkkXVrYiJCeM1GDk7cKNSfGezESyp/8yEFx7X6t
O8kixCHvIKXJxL3hHFqU9xdxfpm/X40md6+uSgckAJ1ozmYRRhMbcCum5ENLuk1PN+TP1v9k8zym
NBTy4BTlUJey2jS4qCQpSA+vRoI0zOZXk7K+Pl7C7AIdupm0SbSy+rpUVR530RlYGjSAA07QwLGz
hyBI3WdRQoNvAiB9XaZWNAoLHl5cucu5kr8aixH/JBoM11Hfnrx2eUpEVmzZSB3wvSj5KmbIzW0s
NH2A0XJnnoHw/snyypecDmdQEhvfXCZIZsjMr2QxwgTt2DiqUQPucGgLsYqV9FGAQTsxItZiRuxP
5Knl8Zmgryi7Kh8BH+1HJsh7bOBEZGpltRrk0wYx5LQ3zXpdEHF3nCefGyoIGRFbC9tzTeOmQ29A
cM/vxrzpuLERp2+p+fLknKldjcm527gDMVBEAo1SW0YbMXCaT5K/+0SM/Ou6atiEBnmCudG6uOIr
hmycKuLDo/31hEXAScPqmv1sDtSv/ynSzZ0WHM4vWJsguRH/xHOv3uU1VmrNyPwMPr3qxeArrpiH
nmknLE8rtFT9FzUncRyYUfu69/9U8wK0zUCjrwzWSHTUdvF+SM3wWg5r2KFi3rjA57h7wKCVD9la
X+tJKeAZz+cESeS19z8JqdZnVNdyWb4tvx5+ha9KZOLkSl6Xyp1xz50V4LBSkCTzEEWP4NspFiKP
k4Y2cXcqsFWJf/8Ym6GBt7DSApF9sFmvqQgSGoBLjqtPv4gTfDoR5bNK92NB5XOr2W7luQzFam8/
MX4IIXazP4jDyOIhMBjwYKlqhYM2WGWSF43sHZnNRDwQTSIPgTPS1OzLzZ5QSzBTghWprKDa18VJ
wgHktnnWJnkn7eouw8kJGle6P7PS5CQP3/fzrrkMV7tMXzoE3pPE5v19lFhxJGVN/0rYaoatbXed
y7Agcd7h71b6aujmx3rdCMkEDzoCbmWPmx0ZrZNSN4iheyMqySVywZeTvdbIKYKrny9rJbkCtCJ8
Uq7NrCihfP/1PpI2PR5NeAQ2BRRAJfMIUwAHMBrKIW1mU/4ubZrsxwIEMY4pBDfIRF0FjlG8IEDn
ji2fhBtYwX7/nwd8gXLmCegHKcUpyKhXLZIH9t67Ib4BftiiyI90CopBNYp7NAKQXX9KqaEOsq+U
Sn+giiO/Naw5dzngkaNrP/uQex+tulSxiscfFXG1dXQFe9YrCpubN0mUVYVj1dhQzHbH6H0/IUe6
/mqpRG1PadTizad8aTMbfBt+VBaL/8wXFFeOCOsAFqduC38liMO01J1rdzNioMOO7knLoY0/vHYG
swzF8iIWlJLdlf9t8qok9Wz1pBuo6V2QiyY807fJkIN4vblEQiTVfY4ev4JmrqKQh+DgKLu7oi0A
z3ZN0jtDIEolvV1VT9uYk7UabU5/b87w/RpqBYiTfmbo1UUiyRY5TaTQRnybvqrypKvXrkt3B8h4
0JV1wDYXW7/YoIenWopsNHQ9plj9gz9IZ+1HYo0Tm3bYWAw+/TaQolRxqYDXrDI3btrFpG5x7oxf
qklCabHSFb9lrXqoXLeKW/xgUrjyj+iL0Fg/oEZ6FlXIuTDRDqxWUz3NH3nlK7fJboF6zBhZLv1e
q0H2yIL9PKgHOf3FCCj4jflhN5EAB984ZpBJlCemr5vkceCwl4+va29aaMH3sW5jT5EnVoPyEiUC
gZ28/CXwWG5Dx1FeQvOti68jGEJ1c6D9qCfCkLhL49atvuzp42Ud1/nh+2C6knHo6mx6ATdfQJGq
qI/wccPcFUfIA3G2eSLWJSYxgu1KzGm1SP6KWA4OjMPhbZ4W4Pk29Qs0ts0xOe7FEX3hLsXqr7f3
LcHNVBQjw398cBr5ZoRmIaqwncZxaPDYxPCT9Os3GZryhAQ9c+pmT6u+V3RNScviZXplt4QZ9ffw
CALKw0qiITiQivlwc/74e7S0JofWsd78JYKOW9rBSFbJsBSNTYBq7cOBNcNqAcoXELMfTbQypaIC
eAL65t4B3DgONIQZf79g6FF662BY2AwHQKUZCr/Mdvu4PpeGb2ZnScRmsTq3JFgamcjEUCWfkAAG
W7G+gsP1KjdeuhzJwVj6hwIOUHdj6naKKSFxfAUhjJxdhpKqOQiwigDj7+gmhOjpJd4pXA8KvzLl
EEb68mcELX+mpvZOiPfFs2w5v8XMi+1Q0W8RYB0fOadmW9JGnNGYTzuVzv+alJg7G2EgzMLh1oM7
pOe/TyxnkO04+m5Jfvu0vrl9vXMvLBy0t5LB8mgnMb6j5PpjKP991iE8cEtcdYf/CswtbUWwEVhw
APDXFKKy4/1V432EDdzx70QI4OZfTzd5UsnqF8TKXX3u+ojN6F9DjmxqAYCNSpLGuagZJ8cBvP9b
MxwIeN57q2eRMqP/YCVIw2r0ZcsRYkvQJ1JDi0aPyeA0rrKGmOsGLazrCv8TWezCo3Xi8Vul/G+a
ZllwttnXreWebQ+soR2sOq4H5MZYIEPgvRvSgGs81wctOO8VMOnPHIpmZ4a330rH3OygX1oDmO6B
AiCVv/OuqGCSJtH/Wg341qW25vaQb3DdnqMWOjzFIUq49L5JLWID14EScBUHJmrkIbNlJLuJBkxC
wvw8w6M5G5IJn1RyfczW7Ktt4aVKkfEb4AmQW4p48thSxfaZqMOejR+dVgJYZLkzoEEe4UPqJiAn
2IF5YI7qtyqcGBfgliASiJRcDI2UjiDA0TlXqySnZcDviuh6PWTra0m3zXVAze74/xLJOt1wDXq8
EhYvJcDWuDm1MscjzLRN1VgxXyYCO7QLkay6+30RznbMo+YUTK2pxugU4IUJ6TO/JiKxuU8TZzsW
xolsCeQpQi717kB14E1vIeuHkY9s8WhVbG3Vm7+8Wp8S/NR1eD+TuDWidejvGUiB3f8NzXhmAkeA
9n+w3GMLeZwLUZnrFATOHF2XyOFyuA3x9/bDwfdbGxmMVcq4zy76VJEF/XcldUD2yDiSrEAm9INj
TKWXgnXanYN8YzTKwXh8hYNA5IqSDcjxuUeRYDN2jPUlJuIT8MnEd9ezuPPiiQkUTfGeHf3wBpoL
f+wIJFN0zANy6X6CGnmbb8wI7XD73xJD/mfK8EyP9jIEG1Pic46OMKbQcwQyd5rGLi/uVHuLfJTp
oivULoWeppUMmgktQgVJaYgGofKJapNe9eqLVxXKQZMkD1XwQkBXz36MoDHV95ENQETj6gFIJoG8
DwGO7elftzInjxblijvlVffhvmY0nkJWY/UMFBT2qNer2RtI1JGIT36KBP6Rb/IqTz5yI0cgJz5B
UMXWIgJyPvk6GevV/A8yfRzDArtsLrzrMO7q8h2gmJUcGwOuDewcNfVT1Z7ZUqBvuueEttIbEudc
cO/SZTi2CI/cxLUg1F53Q0zKEbDUsuMxCiJ97VV5IJT1wxj1hn+9W9/QoQ9rC4W0dz0JY7X2wYLh
JI2Ys+dSMe8yMFTPOkDkhunZUSc4UyosADCOQU5/V9uz0EkrREHYwqFAAoKi8DK/6HATNpc2OhZv
4kE9gD2n1PfR5Q0CxMdMMphyaqJ9uipApgnFUEGLOngD71hEPddOeGJNkeyB/84KNcdAgRr5XaUd
Phx+Vu50hzU28PR5JaKb8e0HfSNA79OS34AI6hBKqPcgHrfVkOUpxQqJiiNt0QJmNmZedQG5Nd2c
uY5x6HRPFHWyw1CpbCTcx4ir2sIzuuGUZY9L5w4k0TTKi4LLrHWPEpRKtgfDd05LqDA8t45KIaab
UI86SYooDvh/O2XWgW2TJkbBtTv82kYdKJUJCy5CgG+S8S+l9q+9rfSfl/isn/gSxIlwgFTzZaMF
FsoO+rmepSw1bnOB0vQP/2fnE7vEOXbXjIGlMXcdLlpJtLMSr2k5xOa1xbB6y+11gDuLtKHeQFFB
yDWQS5DTbLjVCFcziPRQRb+soaN8jGGz9FCAAWWv6N4S2dg7aI+QPc+A9PRdTr6iaKBSy+s/T/86
ql5hYSDGuZ/upFrK+LS6LYLtyt+c/b92VbmZ/Gr11umb8rk7zBQrB4I6IeO4FnBoe2wAH+J6uebp
d0LszxxJKsTot/qQII9IuJOynnSsz0TzWQl85HQY+bUA2uXqUXDwMJtkAxFJh4okWl3At6KH3PoT
Ts+6e6hXOekqqtyLtNEBMXY8y9olFWWviEPMim2XFxrlklN/DQRxYvzMAyslR3p5gZ45JHuzI2Xm
BHhCxRUy5quHqDDPX9JihqKxwL6qgtgVWx/8hyL3yoYnpRTFjYZbfNdReii6CAq3cFAic5evvLsE
Hhg3iuwathjFOWrwM1DeiVtVb1WyZojsHEoa4XQ16Pu9A/SItJPTHp3lWExo+6mL+RX7HOrXa3dw
pqUM/UehRaPyXvgEMRs+p64uqloVQq3sH9OEi3BjW36VzHNZv3YNMBST4SxIZTDNsFHyRyH7lZg+
Kxv9wp6BGKpMmIK1OyvKfGAbIDkis7qi9axKcApB1VsKEJmwzQKy5M+g7D9An6o6/dZGF3fEQUiv
3JvQVjolQVFTZa2DTiGeUCdXTZdEsuvPQUQTDUDd23rQtXo+brqXf8HnK3e7i98tC5bYMVYT8e8d
3q6jsj4IIU5MMsV3uOw4ig52JMLgm13+kPqmGPypJIf/HaIidxMNBvlbSWgJ2NDV0HDurJ6I7DH0
pWqhHbOFL4IBi1VedWLvWDVZyJCLsC7oCRhsN/UJKVnQiXVpHUcz8Ke2/JvEe5Lm6S73ApShyyGR
7VNKwR3/e9LG4Hl0oKLL5kUUH0b6NbS2tOLWHs/CSS83bGVNTawPuQQ+Oyb0ZsSSkw83nMzo3tYI
GcNetbtMyUwbwX/e6meCUf6tQ8g3v5J0mo6Rw2sofmQYxRk5bH/1AobGI3dWpYrrZqGPz+k32/tw
n4FTgbWAYsDE2T4dfMK/MY8cIIMnUPRBlsrsgyvg5lrHG/G8V2XeeJdCFfuDITe4YX5m3p5XafGs
JjG2lQGa+eY4Uc7fEVdWCZMWtLF5ZCvdayHP9ujwz4tAJoKDWB135xqkLnvMHcj1pyaZWlvkFpGB
NNKlv9ECNGCjk6sfxbF2EKImeIJBzkHeevdM7MxKjy3NMBoEbuMmkNQ1TlM/NAMZVGrdix2oo+QO
LWeBoe8CrQuoQBjxEDglcXqmtI3HE6JviCQYl4IyoF2C+EfO1ONNeqhW4FNCGhQtwlJ2ksRWD5TD
AC6CEG/grpsGguJDGKS2dpKv6f50apzyt0Hhz5IEO5Jq1psB8TTgG1BTpzpg2KOQ9UP/fIS9RdRo
5sVyWZOGm+SfspHhy2cK8nBa1ArcX+bYyJetHGujo3aQpcsLLU/hhu/f0R7PLDCwoYcLxMjAAAzK
+PzwxXbwmgYNB3iPa51XVOxD97r9AwzrNiZ6XeIgdM01PD6dEXNNg9hHDjCaBjKy61oT6bM6LxQu
4H+edMk6di/RSsPE4N/H9czGtBL7XtCv8s6J7+/lFVm2iaHRbzwuPm2FHMdfmWcNupT48QNrzB32
gFKJx2yNpidGbzlU4a4BXDRtEP5GgvCYvb2jnhMXJxJFMelEpQ7/3bGyTsBqmtkPo/W0YtIsyTof
l4bWJOFavPD7FzYlPaIMoaKGMOHdCHx6zsYj18KKDCQUcLxtWJ8oVQwQI6dbBPn1/ZvTqI6kjfFW
pLzBQiKg3keNG5UjHBYW+FfejW1oO3salz9yOCVY062q+LGLLUTl3vd6hHBFoaf7YGMTKrse3BCP
Ppf5vCeB0cFJmd4+qThpS12IrTygZb7f9XxylKOQ1D6r/7refCjLlUpoYB6RRIB9GT8zgBWgh6f7
MPBMDJ+U07/SKrbKjHSUjHaK0cpU6GUOTvZvxBU0SJvUIxBpAnCd1GfPug+K2O9MBASFTb4L3Qju
1cJus0HRt3sn+APgQQbHh31lAFYeG2IoJgXk7YDDsXM1iNdpShDSqiFnl514cGQdYHwWjPzXtsft
hUIxs0uQ+zEK5YMoELQZdyBSSu85kFhGiVcXllDYmKwWKc7b0iTEqZvvH4H5pSIPtbJwRMzOMIBv
iPTvqeBfl6mrpGUZBQVFSgtTB9OmG+UffntKX0q5auKxr16+DSQ3EsBO+LwXk06n6VcmO4r6ed37
njzgw5gzq2ERcKwH4In044RnpHWSRaFXlsLNfXCestSRIi6auK/kpOMvXSqgJlsIt+MlfMacJQBu
+5PN6O9LrUgF85g8Nd0PPJq9KIHjhSOp03acK/8TUa7jytnffEmScwkP4fGc702SkFeTav5D92YC
dJ3QF7VoPfpVvou2Gq4w5yQ+NwL8gxaVmkAyCEtKPysqlvkicvyhFa53+ek+RfN+5MkC1xkV5kxV
qAYp1GRPxpD0nBuI7xy+0Jc2mwbZJJZhnIxiqlgKb+WIYFhm2v+QdQ7IU50zBEstYFLCSfTqsmMJ
b6P36vgVULjbnyapiKNLEWzC7QD4yM3FMt4OSvQLcxd+0MlIXMX2OhNMIQOFkAVf7PPJ7beJ9rcy
sOvV+XaZUxlYm+kS2bOZXVa/2oof5pe+ydxLr3mjSNBbWTIcNTdCztHmABm4p4oHhM3QJLxBBLcw
vXOUpYu3mU9q9z2n8LMf4yhs2p7KuQLw6FeAaWNzyUg/hJrTJVxxg0+MmUZgA3+MTcQPWxOKeE9k
HJjTHPsuUZ6g6ogcxC/C9wZ+fopcSYaLFOkWVHqGZ5Mgzi5IoxA144E4xfyqeJcNZLKkJX/9qwj1
PuL8IxG9WV5q0iDpm17Hn5NTLQAizKUIjSeoXnQbijHJmKQxdm1ztLy1hy5cg5BkfSDD4vvIlRlm
7EzgvI/QFhZfngfexFOiv7uOb2xUPUmcuuQovOeyLybqZOAgqUVij5MGpPpVCPVf5GIp1YOLbkkz
TDX5IVp3Jyg3ttDsEsidSlYY/ieGBWD1Syj5/thDJPCE1HL6CRJmde0shCyNicdQ0Es0Q1t6YeE0
E011nBhtBgNqfO77UpHapFJ6zfNIaOS2c35VK9ngZLZ0WzJsrDqweg9o7O3qup5f7ANGRaB+YOui
P63oYywgpPo9IqISOVybKuUvyRBYY7nR2dYQn5WH170WaL1p4xhBnpIvWIcF5xCqclMZONIPR9G5
ehc43Dm1sQNTHfJ8GWswXjDCM7utO8wo2g6+JZRI0UyGTvsyknA/5GmVYt6+Yv4TdFu+D7WDv33A
2xTpvMprssi/Oclg2VocDjiKiUEszB+hR8PPlcR2vTR7z24hfewFpnhVmomlzyjKnH0TtEE2swfy
DKl++hDVAiREFVjexPpnKq46g26i7oTwcchDKToCvruF4J0Py78N1PHMro5dF1JdKbggMpKt8LRh
odXY8lRqK+plq+kmX7gqj5tp5ibCMqK6OWl0ILNBhzGFiZ2a12DSoYXOhV0IuDpWjM96htaCscYX
S5tQDsUWJ90FeqThPFOpDmDgrOTZ0MdrNALCgGam611l219GZZamlnqSJQ7TTa8uj2I/nbO4XpjJ
Ktq/oZsXGt3l/etYMJIHCvseQ5eWMyR2mDaZEn0q6pFOhJsAXx0mPBzjNxzMOBuvYz2EJGaK2uQf
PWKT+pCyV3Q8bnbOGRgyabmR8EqV+JjK5di8siEYc7mM3YEI+qoAX2iRuYtRHyNoVTkGNI9MlUfd
vXK/8Jup1pajq74tNcHmSKr/NyeSUn0YxqkMubGOC9u0Zlhgwx5p5rhfJ5Pk2QEWILOHFlWxjlB5
DT9j9bN7ne30khP48SnHhcJc7lunGIo/bdCD8e+ki/C4q93JoZgT6XL3MEkXkGJ2Kc132Qk5mC2R
e9TXr0SgkTOpmN3XTuLlsjk2WDeFGS9DAUT/Yxv/g3ixneKJeoW4g12kHaApqjIBx4xfdrBMQOQT
KFLL0e5V6xaMGCJwH+UKSelIEX1YjziDQyxQtm3JkIIVzb8GJ7VgspIQpx/a2Q9MdpD3Otf3OAK7
fPXQ2zh43fTFNRuVh/HVY6N01faMt6RTBv6ZGcDUEmUykmZrjYV0rcjkvxiXzMFln/B1ZaDWcY/p
/SrlmvEEt653RUobJ+0+knKIsgNdE1a/b3yx1Fh8Dhv1x/3OjVnPvVVHsCUcVbVjJ62w9YThdpqA
RbS9TEhN6/56XzJaUeUfc+8EYbZpQ9V8jvbltSKPXk8jZZxkzcAO26u8sogkLhWes341FAYw/yqC
o5LJpxOdYbHORrD6JzffbaRX9FxuyqQ+JxZJPv62po7LKGm0SwYdniOCECzs37hwx0vy+0T/IEl1
2E7WTsEZKs8/7K3vqcQEMYGtXWylSBuL3MeenotZSQPrRMbOPo7epQAjGXxrX3au/P9ueb74fYIY
ngGeuHQKRjhyNaDsSxrgnTbYLvFusK2sJR6PivhJeUdQZbNoMVAEd4WtzMWCGPQXzOV8Mo7G6FVU
izg9oqckYy2vTKSk7rLQ60edgbcJ++9zRpGcZMSVuBUjVUX5SmGodZNcaOuLv55XD0NXIMpGlE80
+OfHEk++1CFoYhAZZ0/+cXcwNlA0nCQhF97fXLwUE7hBoq/9dgavhONIV2aQrrRZ2MQ+9kaUbGF6
gtqwMt16IS6GisUCjOv1PH9vlwoAKnJzFxtCPLPfwFJgyWWwa5j8WbiIj/WpnwsZOsGAdMcdX/ud
OnUg+DVOxY6PQ0YdrEcCyIbsr0/foS62M7GEcjTTNT9vj/XfFGgbiFdArPaGrBASa61/8juGMYzl
UTdmRHEeO16eVFWiZr/3du3Mzu8fYaYtgpweDvrXBV/M/yegVKQg96YVy0DpGmTF+dBlktAXK30J
jzACZPfEEhZ5Qj0EGrxGyoEjZw5LEZiKr3fdbk9oF0JlXGzq1kK1ftt8QUIiBOCq88voJo/dr1f2
969GdekJ1L3YldH7Wgu17idx4lhr16RFlEVGHzc/VIxDuBK7Job/a4ocGgmZ6qXeqNBge8BhKdNj
6lS5bkjonK4dFj8mDMpM6jNI1unxcOXb/f/L/NLf4zCSO/r6tjdm+AYWGu3uH7PWrm1ccTDl8hTf
zzo8XCW0G4TaPtY0ldc+u1j2hftNp5SMt3t8gcLjwlVGMGJmJ05IAsfQL+Qh+xAIfpZuZcR4qJjs
ieXWsDxC3wwAmAabU4stQZW4MTJzEFglUel/R+Q16wQt49isEn452c9NkyKnjjww3C406D0n5CHb
OMtfnDaJ/srx/vMIbz2iGKF88RgovVNDwZKV0NxzUtNepFr06M76iwZiA8a0z6nBsd2vt7/ztnil
h3Gak3woWMidkVljatD6YGIV9UaTIjO1dlu1kOdfzHl2V7r35mzJyZnSA7hBBpEoHfjezd12J8xn
+Kpv+j8Yopg/rd5kpb8KwWGwlKAAhTt9czfakMaQECmKWJ1iYzoxFxb0nw8/VTxqHYxZOs6/dIG9
oNkzOpFWk08gmqci4lh1mpxTsDdN9ANC4S2FKy1QFQGpeRrq5/Avlt1/Pr0S4PPM42zqwsia77g8
eMGcoBVhJ9vxxEtAx+dEhVA9vbKMcoQEFOllsiXnIjREf/V8hA27CZ2AhLFPtWOJJb+o+TbWGrwH
vZgAmajlx4FX4BfODPwMmII9a42a6jqsWdaUNNx4yacaXQ2KaDD/ua1tYYAoYL0zhCkD/n/ZMI7O
rTAX4adYXxc/X1OFZM6ItL3WIHaVaEs1F14shHvFJBT1NXZFJIuvDA09YpRQaaagGP13dJeLSorB
e8ya1ONQjivyeB7e0kEFDCnkjYGUyaPVLTKsiaytPoXVHhORuEN7s0CN2MKPZHwr+HvFa2lWJNcS
9Hx44dkONBJUHu1xR/E6KC7W51mZXrOhqm9cIcVGcT+gEF2pjHDibUYKMYSM1lar+ov3WkC3bgjh
VORrSX/tojDHSZIEWW4rSemgiwy9ezJFc4MiPZr6G03qS8G4aTfUiUO08bHflt+aq/DytzfMQbvV
aL/CBWF2J4ch0OH0ZsWXQv8HwPJLNJtmiq3SBWtA7oq5LUqS9k+kMcHeA6kTmcfYRWxGZEyZEJJf
5BpDIrjU7ncMfjaIy+YRVcU6SN2HoorfRbxttPyfgkihsTVnk0KaRc9E9kMFY8iiPvJ7PS5maAQ5
eYQfAKNVhP34tUQfmenBmhmJzY4CH7qbf1HqspLOYu4RWNvakdq9c6Ag1vXRa/uxA7EZY4i4kIGU
8gK7+aeaOFLANcT+jIkyseFSquK4RUOfWQTpf6Q5KsaTFq92pFx9Rvjb7+xY3Gvfkt9Gffcz5Kxe
KFkSRx8GZSw24ma4S1XN+HZQslgv6UbqXJV4oykNZoZlmxW93QxWpBE9+TPttsyi4Bq65wlOOexg
hNerqxxhYlIGp8qZ8RjxZsRIXKf4QranWcmsaxbHIgay/k5yH6s53Yth198Q1VX7gWZqojqoUb4i
N6ISsDmBO5TH2frWgmvRPvrIZCA8peABQjcdabPJG7u0xdyYvaxF1dRdoWzf4naHDIoq7O/Bx3vR
pn9wojYXPlO/9xgh6O/zaoZdg0VxMl8HMtcRqLnpMPWAHbZA9V9c1NAi/cMttW9EzDjHlx5NgpDS
qjXJsXnxDAVcXXX2RzgtfErStLlwScEc4i3ckXqCGr5RlmI4bndiMrWS+j9OUP128W11HkdmT5qe
yLR+eeWCCSQbrn3/P0nuR3qvfT3bTVB9paBRm8IVnjmDdvX2kCo9qr6k9cSGpf49BKjPCf4JVZtx
TNLqdFU/GGhxl7qMfD1Xhyv26GcS5btyrh1twD+3UeUCQizlN3AQCu+XxWZ/RJZBUt0o0UyUrQ1C
olSxre84iz3LNoX69/GvqEwIn8rGwVhaA4lcZ0VVzbGz2Of1dqUC9DXzQoB0tAcikjEkMNx9ccsQ
heCpjOF05h0e1R7rlBpTarYeGXbjfg0DR6ENDv7mU+arq0oNPNuh8xe1okWK4aorDa5cJ1hTKiQ6
yl88eZOeRDpYYkf2efv/D/+jTYxTfKqdDBl4obKa/AjkQ4yTu4bao32qrEjmus0AbfOo7eTIfRAz
XOcBApDgDCy2mtV8IpS3maXaRcT+tTPEal/ZM86b4BDCPMFtElhyejKi6CEVoN4PH7/A5+EtkEef
dDpvmb/DIrsd/BASIX3WrRqHwKpyEGtzEWaWqsmjLMe8KD/qC3WBBHNLU3RPpeX0lZn8ffXG0Kux
gg5OaMdPA5Q7rHwQw/Ce1T2nlYJrmItaYt7pS9Sox0yutf0kPhH3jyyrqoLRBp1arrjkMKAXMUo6
Fk/fGLn7fXp8HlMF5pAKhuEUp+BIslxtbck4PnziLZvS6lc7/w/8tfW6UG2KxKlObBUkg15Fnsyo
4VmdHLlG7d+4JUZFIbEQwAifLrTngaytOgCmlcw1muKK7XdpjnVMWfeFnC+L6AJqkDtUlza+rO0m
DGCV3+IMkWhW6/5pAfxIBabDC8g10JkG7RRcFznLHdepSsKxxBklDsBsUaWlCF/sxESjAFHZaRAX
iHsHFnXKEJECfRwOF9cN4o3v/b8LOO1fBvS4oicmf32WC2hZRvOWVAPNcaGhTqAkvbpYXu0JZ+8u
hRSXQHzRO2DLMKWVYVr821SSqvGZ/lp5JnwfIP6yD7TjQtJqBla1Cmk/Anx2QfUPPKuv9zCqpjh6
j8YTweYU1/VIxtvw4tGeVeoHaC2rG7F44zg48Ime5phsP8TS/+xgNbFAOWXKjwNSzIFnRIwWYFKn
/46/xqR1vCjjCsVt7Io7S+xNuufEr3iMabglBJXtnqYmykHrfGHRZpUiVrp6FMDBdjvmrdm+x7dw
qk/7XQ8QWtfCa20qLYd0xUe8uUD7KpJMb9nWRuh4OQv+alUw5zH+g2xf210mgLY7IoZyE2ie3bcb
AnmrJVLfdWrZMDgEc50PwwEUIMLAj7vhtk7AzEE83yBZeYVfsfo6Ucg1Sw5hjkFcAm+4ATkcvVxx
lX3KEOxiCLzadhB7nsT187+GsW4uin2w7OQvmh0SUFUv3MfK4R840fS76WcmJQmtzrrBNe2lQEd8
uQayKCV2vcWpxKPwS5hExdlgIZ2jkrzASUFUobrHbe+rGrqP7PbCXyEcfFjTD4hP/yFVP/3CAXZZ
WrtZ8pYPG5MEo88z1SW5+DxKkYmjjCdaxQNkWSagTqMIjVIlQsj+ETGWQYPVPYzRUDoq4xbnMOvI
Lnfzqg77TLT90NRlJnB+FpRiGaOvL/Njal7pDu4fC9KeF3JQAuVO1HLa3gFaZDRwpz4HpcRahhdf
ppx00n3zf3wvEiv9XHw+HHLsKLRn8xeYOB2FyqzOCQaiLwRwT2zsIv0djJQtA1KMRGyiKxzj2eml
zHR0X5nFtcTTmFJVTQkblaIxYJDX1QfuOjNVaDOvlAr3hSj0bS+wTdMdnsGPP2CMgLn3jwu7mOvA
dgDKZxj/xtQsSpOHs3l4mSrF6MEON0z1JPAg8oCiVqYrxRt62t24LwkL+Ynapo8Ms20pybue3j3c
CgaqbTG34L7Hs40YEMyb6Dk6Z8sAwkASi1P17MQtExZ5tMkenkBO1ABb8kF/ZhLhoOaEQWRvQNZZ
4voIiPeYi3I0SXnkjuX0ixtYxBioVcyUjVdwx74AyU96eU0XxMSDtSd/T1Wa88QWgMv4gn+0Aa2+
y6glrKCLSfWa00P0/CfMmDThzFOOKjT0tOzp6h0j/2bbVjMQRh/Tilzg96byiQ7G/bjMCsuAInSP
OFt7SeSKbe05jbc2LkP54onSJ4TVXTc3pp6YyC6X85UWYjoolSLqs0XSN8NSN2IBdLz4Ye93GADl
Ys+i9CIAkJcUqx6bwPr+nt1LLWJLrAZJ1w3UgBGYr5SlzdlnyNwq6294+sJVDiyUuWn2/9sFqwSs
02kCuzaaP4P7S25pqPaeldODYT4AtmgZaPP9dI7Xlmod/x7jlnGMxVmLDLnu8MswXoBQNH8O/RNa
2mz7PCqq/KVxmFxC8L/oCMXtYxYQpjto0GD0SAQ//utqt9bfab/Zm1a3aLHXuLAxwdja5owPofW/
hohsVJ2Sb3PpnniaCXDGYxAIzv1zwuF/nP6TczEkuImoFkq5ZxTOMMR/i8DXL7a5fvgzciotp37V
UZubpjvi1CTLupawMqrg4JjEQ6nmMAAIDJTTv7ECZ+xRv0rxW+ioqdzHpqP1qZNLqImJaIjnvFma
OSum7/aOgRPEea59mjgj6DPiM/HT1/8ap5tg02Qa3+CkMBub44EjFhsQPqh0V65hIMholnS8kVjh
r+DOnFzdnDu7EW8CI/D1j/PJBhAZ23CFGMUfD2mZmVHL/z12cZgGGOil1KIf73CeG9LvycTzkftV
16qn83JW6BV8CXga61/3JG3PCOsufCbCBvKlCVCZ4C+KoBPKoSGeY5MyWrwF7v3yXyUeuVhf9IoJ
hfBNba++8Xud/TRHPc/Qr59O+jd3zhsz+3NJ/3gFKNq/tYpGEyn/QlLZpTZyPGuFlIRaukCiu7oC
NiRQC25eucmyz+r0WjlCcJlWVomaLEOGqXvuXLxVzdF6ENGJntw3Wp8EVTnrePvfoN/fIlbAar7a
mdaWVCKRdxUrzEMA3dixXMkH2RB661KZXU1IhXABqLhQEG2P5VrXKQh5uQITZBw5Axeaj3BcDYuU
5rBeK117zZv4FBgFIuZbFt2XVZPd/2uKvfhHwWOLQRh0l9q1LnoC8quh7Da/TF1DwX/xtnCcIO4X
l6xx0tBaeuywTTo8UuQlIMTfnzqbQVjzMRhT6NEvQkHqz+Q6mPjcZzqnvalPabWNH0MKLZb2/V8e
0Dud4mXeeGgAbWnX2k0EwqmnO4YROMr5x85E0upNgh7ThCH5dxsqwsP3q2hNd1gvC3InDUBG0ER/
Ym5jQIXkaD5ciB1oR5zJh+Z5SS1ZFSsu69/qNnDwL4yjmHgGkmNeEYsWgFj6mhV+bs+9Pcc9Dxwc
+OU2wnN8cjXn4NKu6a8eyzj7pc981em2eSXrJ2beB49BrSWli9rMyIEmrWY+y6Fj1hW2gT4QGu6U
hd0rf6Sec180BHEvs8Jf3/7xb2DV0WF7yMWjn7mp03Rno4URISz9np6NMJs67uAHRR6KcsW3x01I
wyoKvKLyBIHWCRxiilWPKULFT50EHFhfARe8Jry09gKxnFAkiW6uXg/c/XgqEbYiJn4RwDv3xU1u
iWLURjmQDoWt/oMsyVgmM6vbUB1dStZMu6CRO+zUOZDPhkuFQmZanCLJwr8KzLtuH3DHWAsFntD7
G2TvImzVkZAqrcC1BqQvGzud8ZuG70aZegc0CAM/NI0uzTTm2CNRaETYcrIdE+BxJCFwMss/pdcS
4myGjIZ9e0MDqXhj9085PYrKPuH767g5vER++ksMhIw/nStN25/E9k3T75Pv71CeEAMXiUIY4D0i
edlzyup1cg1TQGNWUi0rxkARWnBdcF4BCIEHIW953Czc3j9yizAhk5M49xtXQbkO4LuWIO00UUNc
o3DpKBFFHsrWTvarrevw5KEecUV9Dxi7JCPAAtIZ3jWP/cwee379SA3Bwcy1erNqgKAm60oNtqSR
ezOKaadHjosSBOq4EROq2ZwzsaYA3beUuxSLIc2g6PHE59umAlut/iY9rfK8aqTVt9tgsZm+7tzZ
i6lYzLQt34c/GO7PCGs9a+sUrEK8SCCmbsSwn0XpY0nyLaXLbN5fQ7wnkEOJQcaOvwZH1PhBC9AA
3F/D1QWBS1MO/wyJlhxCgUFUJd0JAAKcaB20beE0wlHYHhNb1hYuvn/oOZDDMA1jMml50QYDxEmy
YbjbqzEAO6d2H7ZBSDFGc2Xtnn2LMPSsYT+yFGJd1QUHwEAKWScNKM6J/sqs4yZ7Uo9ouu7ij/Uz
R3FKJch4FDwwwAxPX5OLcv9FPMYyKFBEIxf4gnPNeRnYg1EGZXZW5UlcF5Au571jGtrJeI6L45KY
hlpYM4T76c0lMtB6T/0br8XNyrr8UHmxUp3eiaFaW9fZCinCq+aEmggHhkf+AtUKw4G5wwJdyaeZ
Tw/og/yXS0t/K3aOmOVquiQ178KX8lJDow2/VJuOa0WFiByIieoKGx5S9ao3EHImAq6KAUvUqhkC
Adn8At1DS/sJBiY6edFWkKqrTsIn9f7/JQiPaKyMDqDBvAA8UwOH3zB7AmYhg4dOFtaDEk32iABX
BCxD2UJ1BuTd1qbSCMOkNB6oOpRkd1rWvV9/+8hxMJOLN+cH19NBJ8RNwZ6hAZB7sy/IlWt5+XEc
69bgY+2EIPWw8UA4SM5suzrEimALJe14CvrUJqsMF5kvZ29453MfU7J0GaZ3sa4oztmQSUmDz09e
9gwb2+Vdwv5B2SaCxMII83vowW0k+LII5DYUacjYZ5AnrWQ80QQcap0HQ+ZcDMsfFkjJzAU4hwSX
abPhw/syKenu/Dzwpt1mgvdJ88hATvtxX47WOKnAkMWUv/Sokhvizcc8bxzyg/CUWxoX5C00WOPS
hZorap5b4reC5Z5NT+QRIokQKpNuYoB6b1nwai4nPnueJyCxWxBOwdPD9/Q7J8hAFJWvwnF0/4tx
cwbvlmSs6/5apv5RW9UHWr1JYmokYIHZtIHq60nJe7C1tHlyYmoCNTcSrFOJZXaLnuZ2qo9ShT64
mNgQxxkyN+oDjq1bcZG2tNObO/WFFncfb1KSKEl1X2Omc/dV4j1BZnQqyvIZIvErqKi3EcbO6BFn
sDC2UFFebIPRihMpIa2IQyl6bzgYifcoW4p1sBPlqsb2Su7StvCgEgluicucSXA1vMRS9sIBVRn4
LTcZU78xrV8FkX3NZDV/9aKN6vM9vHHc6AmUE1M7NbarqnVCLbyonphWojlrP8xKv+DQMOXvyW7H
Z3O9lckOiAFgE1z/6S7POhs2BvJbcHFZhsdf9NoMqAHYfB66Lq4n4oVZhjx9tMEK9bdvn8OxQh3e
cZpUF6+k2uCtBClL1jxOhZxZ03fG8SBfmElzlF5U2loSG+agtzkfh8GH6uTSqExBdKUKCLSylfE9
MBjnWs69jLTxVITDu/8Mj91cxmCs8IcvT99Ml+UoPIuJXensqO9hHzfwTYGrIfmCpC0PtuiH1nPn
2aqkGjmKmcrUtZuRB0fL1fjKrecB4/0UCxl28xdrycF6uLim9QmUYXvP6Z3S1cwXGLgFMsbwrQen
/JesO4YGqD/KA/FSrJjEIkiysu9pk95MAumR0b9PTtRJZ/hD11C60AHzw385r0csQXVaHi3yN1wq
m6Rpg6n0MNdmDtXacDlzhSe41lijR5GIUk2y75j5SbtMrNhRY2GzS1nCpouxDHR1JWd1USU1gINx
zaNeA0KinuHNkM+TH7Vpl3+zV6rUMGkdbRCfYUUPyLJVlzvcUGnJulXIdHIR57qRKVOaLUHAvXWB
OnNcLeYDhJh2vb3AsQUkZ8uL8/DRvO4tw1Fc+QtcDI5lDkGAXetp4a5YfK9hhCkmkGBNBr8IUlio
k/ct7neZQaN4w8/DAfw3WCL3QHie19x99+6nRq7VtdNE3B8tLMQi7DO5ATrQy4BKwcJgatXB8ZNo
LhuSifABN+AqUeeTthB32jzm48uKQW+tISFuLRQz7gBVAk+g1W1hxA1s0Ae5xXOd+iZuEy+YebOi
e3qFmrkx8t/4uRBsvZ2eZPWfL+8ZMb8r/X1q6bnpu7vXtPfOgSquN5REiD9EGX0e5NbSlFn4YXcc
tVfz3Z+Cxq4elmd4OJzRaRewo6wpQdooLkc+6+GUl9Kc1adFvw96yhve4Mjn+mkyhNm9F/HUwD9r
znZf/U/9GiTkLiFz9cJNIQj4Z95jAhN0yCM9hyA6chbrn6I3dXbTs2K2JMhS4AxKBw+Q6BGxzYow
dat96etTq4mmBwPeXSPUkbbQ8B1F3JwqNcg/f7eUWK8c7fD6tYaUUnloFtxg+7AnjwmeEyAT/SYq
wqwffI1M4hgjxeFTqaqiVkMmEc7f9nHqj7J7ZNrSOYO0eagypnxrhD4g+RcVwDPXGl3pF6ILKzqn
Ag8TwMIxeoUl8jHFJ33OwiaQSrFSE4LYw2Ciw3MKWwKRS0gmIl865bm+MuaHxmzp8BoKoEjGOtYl
g+2Pv4RXDngbtfKp7UsUsRMI3M+u+JZ5an2PvEYv2Tci25BjkYV2edW3lOjH8T8qWKOgMVP0IXt9
2oqTtnE9zScxKwwPHteq7N+iKsSnHz7U0ctxa8w6T1gscEL5TEC6Eq07Dl69nlMDi2Sp9NJMRfhu
i+P5wDWOifow8WQSwSeHM3Uzzgwz8/j4EDqISzHSU/qBpY78+VWKsGqHa+4op9bDb0y25/wu2Mm/
wW8snUiN1kmTkVG2YSiriBO7SjOtQU6nQE9kxcwAO0K3LegdQ6p6FHZl/0J2Fsj+HUmqJWLxaZWE
0Ox9de3PNdbdfxVcDliycOKug0HdmUxbvd6H/QpcCN0ZCo9bcrMHF6L5cFxXP8mJuvgMasOlMOec
MUxVo/WmKIRnehmUK73VbkDAtz2/v5C9dTxOnAjDo3lzo4G66FgTbjLgQJFThcBPogopafautuNY
6dZuxotrlNxLfaiZxY9zBrY5zyGUKQehD/TjBWGMwQ3SbxP8xlOjFUr7Yxub08YyqQWRpro6ujja
44h0VlPEOF+5Z9PWqaAFYBfHP8T8sDWBgM/FwMZSekPRa6vGD21bWVR40cQjQjrjm6K6nz0P5xur
oCr58OHR+sR7UZki+wk7dfpkhdqep4vvGKgFF6Z1xA1RVE8KfL+z8NXjCAXJHhUp0H3sgDjq3xqp
TVV774twyBs2T/N47QLyCRF8gOAXMtHdmcLUL/ZzNL1G43Ohnw6UQaW+PcOkTiReiyZfAxhuu79e
Al90+GQ4CXINCr15kRNh1ecTY2GK1GaXZcMDlLZj3a7CWF+PFwRE5i7oJxEleLqozfsroqg4oclI
2TYz7bRzktzJFpzU/j15m7BbvEErkSu+7BuGC1TBPnTlw+EW0cmEKqMBV1wevsk6mBgOM1z0U7OC
tgjCBMonwlBB3GQdoxcte8XS/69S0t4OrG1wGyIfktj8GXzavLpq+6eeNMThlTzKKLfPmn8KQ/FC
afKTCXZbnV6Py5XuRW2LaIuttJErCIz7AlRQFhUBIgUEiYMnmSIhKNclXdqa1fURveogkA472/q9
JzkOQw8pSVu/a15Fk18rbD1mn3ET4/boe4OD4qSabMMUPwOihWijqjDNTfDWnemQVaucZyhhBdld
w3bq0Vi79KMLs798dzeYQsnlIEm5i+wGo47hcgKumA/KkJKZIyB4c0rGOKgxCMJ5vAklscfQoHOB
EphBC8jZput399CS63iYct+YPSIGoNVbnycUtpxow0awDydRxp/HLRVktflIf/i+5WcbWa8QqJ6F
GMIDmtyPoh3iua5HsnJaFnHYCZKBZJr8/M+oaDA9XF94JE5w7NLABkR/+9PnFIMg5V7CHu0smOhm
+KumoaYigKOJ1rpdoffn7FRdu8VTlQCEj0+EvyB30sOQYGvy+swoGDHr/xtdEMRbacKRTt1ovoql
SLIss0XhTaDkyYJMOqJ3cqMqhKzdEg66iIv0iV+/1RjP9vLvfXWZC8ukFm5ko5pT61KKtkbsh9QF
zyXbrglNsh35PYuGUxgzHx75gNfEf3QGTXEtWLbGRpM00A94XeMd4isD/y8VCdHMepdH5i2AKKid
91oKdKuPro7x2t/EPDEQgapY4uDsoTRbr30EzBQpu5N91JVf++JgSE/miZyShLNthQsIGkmfcFby
L+HiFIL49zckZ2xLPAFFTOJo37gffQuLbC2F+etWIG3h9XGNow0pHzBNZyJXWP0DUsv3r6CUy0Bz
uCOLkrmLoiP/9ktXtXfZffkbZZtnJAu/ZE3b8b2SJuqLpVrzhH9/HL/E9SJ5A4F5iDAu8m+HIZ07
y2qvivImn3OuIUZgzhI6Yisu67luWaPFCwUANO7PoWeySaYNNYAc4deizq0hjOkm88lQZV8oexEa
7we0CjS4Wp5sr2vkchSBISUVbNcXpFSBg7kkY+JvbRf6Mop0+QMVFoKaWhjRr0gU1ZI2bvclQ4H4
TXMHuRn2C/am6PZJ28e/qmfQsRJxMWFBXnoeWMtzI3fOXjE3hewnwzaU0Qvfg3A+tkEiAo89MT68
26ePRre21P7pS0NCzEWSPX6zjeugaJfk5hGnRvZeq+NDCEpHSHJfl4xbSWGH+zuMhdwfuSUq5kzd
1Z8D/5SCldspDhMjw0LPBIuSvdiBOQe9UAc1+hI6B284UQHhXXa/kVW/hWVHRjyHkDoO8qzis+8E
3JvATHbdjHMkxem3L0nHQBFrpY9JW5SUOc1QhF/P8QL+ukTuelSyeCkANZEymI64hAI1IZiyOT7T
FADkUuIUFmj4gdkGSPwfGb06fcT7BZ8lykRKi8LYLBxikveJmcrcoDKzeQO5YvI2VGbRZtyophZw
5jLdUBYzw5jeyPr+KesOv1MJW7hIBRgNs/ROibVaj1l6CPAOp6YeQuDDREI5rO3se3nf4ORlHBnW
rtNKqSVj+//keG2pjTEp8tTKzbrooyGNyHablcCRrrjyZldiK91ltB02o9SSHTl2U5ZhX5u4WQT1
nYm4soUh9/yJbHhKn3EYG7Min8ifvo/Ktk0s8Tu/Wd16CFjtNqfknOAlApn6aQcMUhy4oPTFAwS9
onIqqrmBJbq78DVGDaUK6uT8VVny87pFW3XXy17/9sYjGilZYg7QZ34Lw2VvFGfoTwJ6R2pC9W59
VC6cEscByISCF7Vlcga1qIg6oO1IpcA3WnYuwWepYePezvRolWgC8Vbe7E/KRsOgU9pm/11prSDK
sqF/P0vCHrAQ4wY0ZHmVAhyMdFD0jNLGd4HPseoC6tEWZ6Nw6d22VSq1AA+mrlMzAaSH8Ioxq0EP
AA4xEi/HRbVkw60YiCLE2L+xC2gEe2SpHin/PQXwuqBJ7FlvrgAriM0z0OeZPy8VgMm72QiXID1o
ifCPm1f2i/nb6SjnB5FwbbsdErl663T07tx1r4uCCnYMYbfIm7WVupJYJoXHYtRheISFhlgfIPkL
AjHZjdFavKe2fYAT3q2fqWp9vgQb5Zs/odTAgupwxR908sgi8FQ0YwIJpSSV0RBvpG0IsZQYkPhv
qRVlzGJlwrv4Ngof/ERfOBjDTkNDcb3+8EQOnvFxtCf3IPAUF7i4LgNywft0jp5idVoZG6fCqess
YyyAx0VzAEh9E6wKPGjQw4SAVot8Drm88LlqqFUnenwrWgcASmaQXTiO3dmqMal5YCPP+eOeo3yK
nor89dhN4hcHiPyAn2MGqQYrNrhehebN4SlCx887d/xK65uyQZB3u+gfUPgirLkXEqZQrzFe0pkp
p8mMeNRnjc3J6nAHzP4HuV9YXUHLBU2HQTnYF3qB4LXRuyZAoEyemsPCmStb1quX6V69ViOhrUmX
xF6OmF4eobooo/fjBeDnMQsSRxaCwAAQZXkXTVfPa7hgsk8uBJ50F7+cJ8hF+duCiKy/YpfJJWyA
03CtC8ptcun+aLq+ke03z0ZxgB2+xvE9OQ5mJBKXHDiphBBGgPuPzsFrz3WY0vb1snPpGfhVUXGW
74CUhJReSh2ttsGGy6nLK+mk4k7uCLeH+lrLhm7UfYbhBJ0FKuc6kGDPJ950PPRHS9hDirlwR1nC
Dl3yIDv3kt7oGJ61HbxsQsespozuIXz1oTCVki95hBHaEDXrVZKIR2mslG+u9eTmX6+avt9V5vsu
rejCQVm9Z4tbr9jTPhtXKgSGhuIgRCnsuw/89VdreTt+XMa63Y/zGT7JRuboNclgTE3iMtL54Qos
7zJ35jGsL83SQyXj3EnAO/1uXN9+hyb0GjHE7l487MYAfuAZZxk0Q07+c7lycltkxWV9Y3Ma5pSB
k37kQWA4tINQCDtZAMrIvXkTa1+FgitVPMHy5WXXm88IOBdsIsQ8orh11Oc4cywKS32uHmOmoNy5
JfPlgDhYClisME4cIJIjOpMDYiwrRrtjV+jR5O4B4a4OFAJ0vPkykz6Oa6LEzIOVl/SnqcqAh2WO
c57ClqnrxFjKrmAttS5tZDx9zd1k6WDsk7SQ+87u6pwpX/JXOgECW2Zn/lqghsXHM3Hq5Y9QuiXh
jLou1KhheWYED8dJzctg7GctjUQs2SswuNXriZzVX3HBtdDqCjb/iZaRPWzPNHYUiiCzwQFtTtPc
rhpX/yNl3YblohA0YDZVkejlP5TSws4jbx1SnhLW+k6RjV1n5JnGOVw5GNl+UZfCjWH/ZCsgYjrx
96tWum1Ej5C6fsAAGAeHt2xBWl1PgVQ5/7Wdx+mUlmdTFE7XNExX0V5u3vpPyHT6R51abg8f+bOk
c4iUCNM+b5y2ojdCDA3ne1F203iEdUHqOhS38qtvc/yEo0OmJl9IG3DzC9r1nT9nxUxSrxKSwYUt
Y3Sc90ro05zuNTDnnjJwc1aRHmOar4dOdAROXpZVC2O0yr/aqIjdhH/IxiPHCCNJilYKqWWKkvIP
AXhb3w3itRLmEeCDIhm5gKjwyJyK1n5lHhX8QGr6fK8PW5CCJ3+vscpPeHDdX3dYd5UNfOvQgYV/
MN4TYzdeVeRaP9Jyol7n78U1er6n/omjTSVgeV1j9sUXhfrDNDPJDdrSD+oWcHFauuThXQdXCN/0
OlbCUBrd92uTRjRdwhcx38EZ1x9g1MDNKBaisn/XsFWAsK9AkKG0AlIhYuhXSr1BBZnsjsjhBYsn
bV/AyFI/rCswa5EMdQD2WukoxypVoLwJ7ohQskK1UI+VhM4nktWWIM5WKGA+KW3BUoK4KEwNVfiZ
80/igNF+3iCmijX2YzWY1f3xhRvN3BhEJ1jVQ3mFhcGiJ2v7WhvUqk4GruZv4JZgT5k5uV+PrK5z
37ym7o8xtcNRr2EDeoBvy6wzcztqKP24sxQ/y2jHZgnpF4PVhJbj+xvqZ5voL/xTgvaTgzBxvHN/
xnFgqJYrtuSQ6DCH+1/aTGHt6VdCXV2Dj9SWzETX56QYR/NGVMh56Zto0oQYw7cHpBf3sblE+JNe
pyb4C1oSdjFjLe0brA6Fu0KFL2MKe7n4K0UB6k+bDrxOy+E/LzHjR5DyJn/a6/iu27vJaQa4qNON
v6YoLU+mbfr00+DhFHqJFauJVHKDGYng2HvQ9fVXF60BVUuOoXT/irnv+jOE8cuNQx7KlhUir/kS
walr7XrxjVgJ2IvOi+O1Ce374PWg45bmzBNUMU5ES4drjMY5yZG1Rrla0lxr6EoXumuxS3crMnxe
JJD+J7HPUOuVRFIHBd38aiKscOg6X2KCLyf0gj39wukkruEUbqcaMYHpE1sW0nXlYojC+tB/kAmc
cTnG3W07WZGiY+i8JhPpiMycYm35qhuF4TkAD7EG4NpTWnf0GMsZoA9VubTS1UmScm8C8qeFSVP1
3NO8v+DZLttC1WQp1W7Z/NAYAlIVSyohyL7vW2oiyx7ex9V1CQ8Ii2bfuIpSuvKBDKFo1k/zJciL
dS507tlBD+G00xVPE6yiusCM1R2m6SY8bTlBULUcbQs5s4R/W4OLSEZyeyK8weOR8K6zfr9u+rSn
rb8fEHVGdnfU52x21eUfZCjlMppbo0fCzmNXIkwFnB2x4rhIRAILOedfGL6Rj1+QNqVNPcpOf5en
FE+pMbBFU+pTtSlEoX8uhQZ33VjAQyBI3M9HaUDu+TJVqU/JGuO7b+D8iT2Suxws9MP6UV2t17Tu
BNbvlxk6gqS52dT5u4gce5tZGk0Lqaylru8p2yj3iKuN0LT79d/jhU+UGhhHrXmZV0zsdSyFLEMi
WxYswnTrwOl7SOVtufTgmiiddd6xy7ouefsONroKJ6s4fGNWWjP9vCnymsAxJf6NlnsPfmOaX6Wn
2VhL7liCn+tYwIirl6Q4OiTxJ4qIIXrEeOL4EYzh+KieNcfiiabg9Jh7UO4ZpN284Sn3tYOu0b0F
aIlHIhjtkDfcEuu+//1Ekk3FJPyGweIYAAxpYgI/3Adh/eXiDPZb8D44sBGEdp74UuG0rS3HNrAB
cFWPKmtaOCWRSOS/zfSl6XjsquJiOD65CcNgpkXzd1KV6eR7VrI1e08W0HAO6uzHhPREbipsEqt7
w+UTNeKmBhTHZ0RxRW9OKU6YbTMWub3nYpm1I4VUCLj/FK4/qGZsufuq2WmeMX6KRXcyaGRwJNpr
wMzshjY6i4SI+f+uIPv4xWpicqPWxMHu886R5U4uWGCC4kJAMLEzosupYB0TkmAZXpg20BGwRM7g
hsn3JgZ+W8xKHD1WPDN2zCkJ8FugTlPxgPlPMflopS67wRjkFocABXIWqanJKq5qTY4X2x/oDUP4
Vhz5xML4RCuuWD5Jr+VWGJ4IRw0ZRstXSzifhBiGwQU0i0gfxfF7VM9O/hgJqDz7J5FaZZXBjNn1
fPo3XZeZoqckRj5TqzTkUaFEybVtEjjHFnfKLjr6huerkPt9RBbpNUOTjh2A0pM3QLVqEDwNakwN
fXz6eESo2ABeqU7PWK6YDtqXyxrimpsWIcpoLUAvMxxh10A96jFV/7UYCWH0vvagifvefniQNphj
7N17Vv6fjfeT90xupcBpWIebYA/wJj7CO877sSFMQ+u0EBAqXFXxLO0wc2SNjZBWXoDOR0znOB+B
9TABM3F4+x0lB+Iqk0gtCq9RGgn34LvCLTwEOmSNqo0so2fX3cMWxU0gqQIMfzuL1hHJK8e15dHd
HLne+wyph2QaxSvqE45v/BJcFVynp4xlhyZCAgVWvxkYWFEyTujejq2Tm46rs0IgThJwlJ/MG+gQ
QH+X9mtEtHLzvo5WVZY0ziEcsVfQYY9FUkpxx6prfr6MuIhbtPv+mQL7N4+Gka1er/p95c042FFK
1bVM6f8LHFFn9g0q9VvipDhBmDBF3JfV1oLRBPmE/O/fmCuJ74l42GgWYS8rLP7DeoaEl3VpZ17v
ekw9ArmqjWWEbYR7kPC+5pu/Et5tc1jqt8HUCq75x1RfOFhFKDoJi6cAtg3SVJi1IgZtqYqqK8VK
0EoFP5dEmQyQ/DBTc1sD4WCsbH304qKKOqJhYce4mfwdfTYsmTQCCVe3CMx1SI1ryXr29OWZ+mhn
rlgPaslfqc3EHL/eSoNeq7GzLx3Kx0qH7UIfD+WbzI9fAlLGYUuxrgvbRjX+uB1vQiJ0E/TbxniU
Ucwex2eHNHMBkKfjCXaPfxZB1O1gnw1PjOIJvVXjt7BDM+zOBpmvoAcBhU5BVrrolgeMjK/PjM6f
2Pk6YL4dn+J1ZUjyX4nKO925FCy6c0+84Snz4hwzJ3SDMvmvrxlJDMOFxvNy//3SHCZmKOqVKGL8
dm/P971RQ8cu5uECgSnbD0sIrwaRaY0+fxc/kcn7BDJEKIy5ls8o5e423vE4FeNpck2/knh4ZIHg
cCDd6TZ70xEFr3SMJv5RqU5u5X7nwqg+Ho5ABjKO4Ytn25RTPLnN43/izvT991A+xfm+ElRDOnKG
YVdyStDAA9NAPq12Suajp99F3poPZDRPsOwpM6SLK67SAVkVW5mCiWMN/Kk/ClmSEw72OzLj1UqR
7TUjnJQANBKTb4I3HIR0e25io301wgjaNm+dxJ1KJ9hKqVP4nMIEy2EjcxC3pre4BzJawkM0DQW5
oTCliJVtntalI47n8C8QhFuTowBEeKKluVbnrcBZn76fZjMuaucQ/3rL3Ic3hV2O4woKAiVs+ZtH
bJQRWLyF2R31h05B8a/L4Dibm7A1wH3EoHI+D52E/PjPR2IeJS7bX1h1qDOAUM1ZV2bg2bRS6yME
xexjiHwEvAKmAf8yUmMrXpIVGf0UIN9llvmADtxabxqYQvrJx8zaXqbq7xq0QvANvavaP8tfZwEj
ot55zLxwc8YUrNx4aAfoiPG72MOzNF3W1qyeo9sWGE4nsHb3nY8RZQrgicWShCn9K+dsWHgRV+IM
iBaO9MO+r2n6JYUBmezCTEJk/l2gpbvHmslqApitL5WUoSFL7gsXdVRIkMVxe9G50+JtjqReVvsM
o9j8vKARC2IF0ArWLWHVIBto5PgEsepNkRnCY+C08D5RnUjThv2oiZLZPBdlo9nbWHWshk7PmrTW
6NCJHkbL1TzUf1LhBmWeeKVxBMaRdmNn3K15sL60BCY/gNskj6FDD5AcJ0NdSWqhnG1IZNIBHexY
nMI5oZAikwBfqJbPmPCwVpEj12TpJI9Io7v6wZM0+qcAUM/B0Y2I8obzOSKv6QOpxT7eNyEkZfcF
U1E/lmBJ0KELfTBg3iPUViyj+cLrgrtrtniK62XTdgzHw5wUPpIfvFSdCGHLEJwCey/SdTZazSht
FfwCFEpCt9EPGTiAF6iSkzTDi5gj0z6vUig+CbwaoiTDupzjIZLzQYVw8jcc1idl8L9KCY3oEdKg
Z7l/39BDXm+cMX1HARjVw+9TN97OOeq/JgLt0hJnNaVxz6rV9niq+UB4gbYrrEtgASQhdT9z1kS2
GZ5x0QXmAtp2kHVe15bwOMCYIlKBDI7jlokPYynPySLjycMzLSsMmR0xOqixjeHFjCexP/YASzFh
lxlVwH49P1S6CQJplIANiE63b8wwI8jj3RLKX2Nbb2BYZlh9pmaJgE9L9TfyXWajERvNnRjT3Tjl
Dz8oLpkYUDgTWbukHbBSOCeFzKiDsoh1GRO+FrnT0Er98aH5LEsjHHr9ufHbXGg/AhkTjk9XmZpK
4lwRgZJI8Ri7R7hFO2uafiSR44PCOFxCzV+6oimZXOmocUvUtd2KBQx0msKjfdz8tfl7Cnc+8bXa
ea0Jz5pLMO20WMpfVA6fgUjl9UG32pKCFMm5/Nc89tC80Tw1YTKVpiNTeQZGKfHZAqSDeQnskVeq
xAmi2mEQ6p33raJFf7amViHzAFsQ39x8G69iawnNQJUEf9baojZowQzcv7aeNuXKBeSChg1/3Qff
8w/VxsH5GvMxf0yk2vX7zYzuTWilbXkc9YSZcl1wtcu/p2FbJVoTHyaVXKwfqeGO1IVRgodXOXBT
O5y/SD0pvc5U87uapGzL2unAByWFCdWrsdHolH1qDQhHGa8EzNjOIOfMHo/d7ZDFDZcWFOao4T3H
7YpKKzqh9p7hcPF5Rc71nW1EdtaHCQqLN9jW/rxrNc1AykU9DkYXSWoTYN60Opn/H3Wg0Vanxowh
CG0hI7KUvG+hmv7Ha7bF5RzrTzBr4MMZ9qS0ciPMORj1a7HABH1bSwcVCM3f3FrQc0qVehEN5ef9
5FnFa+GfvwXM1DwOrsnTSmXUiomcCXMBWurBKEOZWY3oSlrfFynLcQ5CMRNiHggCkwSHPfVKIhnI
DC0a3IraVDwpeBxeWqSIajUqdt/XNKolRJby+9uX9q3WI66HDU9hMM5YjMWLvD4qiGMMqMf41pAU
0q/6vHkfZbhvnWtId6gUDHoPv6X7eGST0LcybZBZ1W1dDyQeF14DMKjNlo6jbH4PN6vpRBGS6W3w
Etqf384xgvpELWmqXgc0CNJvuR30d6sOKzpI4Z9kIaolbZrkTyUy9Bx0DndlTiPujOHUEjx0JFW2
MAnMqhUvS6AIHdos2123dbnGAiuxVQTtrbA5+fRovDlDfixRkNK/nUxH1n3xBQolTFKBZmb8eqD9
BzC/7whbiZA5Ylvh59BIjqZqShPjC5YkYQmucECuNkHdK11p6y5XjKppxCRpwSKcIOyce/ISW8yt
kQeJ+OLc4vdVtGmvIaqERyMQOvhWdj4IEAiUNXqKQH2WIUQ+X8BNbKHuiKS09x5sIZ5kWo2qrGZF
nGvWjKn/pUoz5uxpupPa273l5M9nbDlmxNJNuX5GzsN2yyY40XFhBBPIwE2aAU69K83OrdWNTngH
8Cnax43WApDx2iYJfLHVxhixuByb4DWWwuykifEepVA0vzr9H2bDwEdXQshZABWq40299wWZPN1G
fkmivX1wFgZpmxZk1H0ovqHdNjacCTHnT55+k8jVAmBmnfiratc/NHt6mlIhU5xW87fGU+fQ+uJ8
5fJfo+XSHPlJWVTtJDkBHiE7cpFYdB2hewEPshdQyDuKS2b8+t9K1K1Y+ifMv+vyQVdGhiDjgjZe
71qdP7hcSuzaLsKMIw4YyPMLFmzHSN6Mgh14Pb6cOqUKkyZYWqpXHxHsBlMtxvWqyBH1aOp2j9Xo
FuE2x2uaRUU8ewYnwSjdMqsoB1y+Ax0tPS/Ew/Zv1YXIyHcopP9KDfDCacOx7y29lNLjtvaAnhah
R0tDzpiCl0ad2jXywXiZgyFjvSjVEj3zRpbG48iF/7VMtPZNjqBwXAXbkKBPpuf4a4i2eHG0LyBE
TWKY2iNOx6pBiwIT8D/IpZlzx6+vuES2H+xNN9NqmX+STDXQNjzc8zUY+/2E6cJYBu5Dr7Ft+QwE
yYA7yIurxWOsyrWOEfKJzcGA2dX+eF+vS3o2ka+TaabzHeaUavWANiweVyI6mo9YF1vGJsZq+Dqv
19oTNlZuBxotnYk5Proy+w5orVsgEm7RkfX0gJ0cxksZuZBtNK27oomd1ye+VaRLkYSW5b1bH3FW
vHI6fs3NXdjWmCuw0h25aLyaIeHw0gRe5Ha3IxncA2QVN6JoE/2UHLf0TaI+tRIKDFyxrgXBzL3T
zQIQzRTMPZSiwAQiXSXa47VEWnaF3XLqlbmuI9T01y+9a79sL+DNzSwCNToaN7ATPsRa9AkqVpn8
7KH8cLsaS//elFurGDfmX/3DBigi/RV52AWz/FcOEECIkwRQARtOkdeSDkhGUYX1klGPIr+bIClB
dwMrUT//LDhW5lD9skkgTHoZcV1GZzHYZZPKyAy9qhFO+GTSfMSgGFvuHmDuSNjw4KsQnIla4MiH
eQcjIrHwYmNYoLoS9XFIDIjDO1GWEXfbJQvvfOM5IoYc7MeUVUJ6y4/orqK4nwlgF4jkLRwwmcTB
jdRx6/dTDJYqNBb74wmiLzK12wjLd4oKcq4GGzLSer9yCkAyDDvFzdK2yjGvjr/dvxdIFXYRFej7
gDhFh6pOOYT9G3XECcXhYocMiM0IEFIM4Zlbnf2ek3f2WG0P6yMa4J2h77cPrsd3P+RD1H+E2l/A
QTcaiusIHKt36puYzjZNxKrTvuu/bIytwhlBsmLcCkejzrWXS8RU6jQmYi+rZ7FERicHSmXLv4tg
HP+WQC5EZ6cfCDITMwWnbgU7NsmvPIhVY72Ev/f/F2W7xKli7VqCqQV9a6UWwMdnXLEHaNLpN+B5
YEz0qJJLcO2cZjWM4Zz1/Lq1wtzdKc/TO5pJmYS5qFQGDGUlqrlFZ0UwgPK79uxV4c96YMmPa0h3
DHnXdsqlGtIx2RvVluYLraGwhyLldkthVJKJ7RLiUdQ8xS+51D9GmEow7J+g2ZTR6z/as2kQu/KY
Omo19mZjel8GiSgN+wfltSp89EjNXHtOGS1HHDX7HLJc2fFluYpRHVP1Lo6WZBdB54gVrsgjEJNF
ZV42N7Bv2a0mPHc7aH+uy3R/O3thpTrQRgvg8nYeyHzHYcglddd4z/awpS9fSRSq7lB42I+n84So
KAV1m72n/RsqkH2lRJjMhgyFG0OaYeitZgXrpd0RdaiqNm2xWwcGYW3mZQu2fdQ4dvdadSNT7RGE
DXpynSmiEuFYPoTEX3pX71d+z1e+Gmdyq47OpxNdqitwdvj4WWhVU7OzCCOcEo/0GCYqVYE7mFZc
ROzpcO3rmn0w+8HmYrqSwNlAeoW6kMhxsGryO7rMJvXT5scH7Bof/ZlU/H1CKXGKXlcCG0f+jjCq
vys5fAQB0pWcwi1dpgLv+kdb5Ho/wRoA50mVEdVmb4DCnecdKwU1C3cowMi7II0rY0mMU/Ipkzlg
Nqae8ZtrnFe8VFIWG+aiQTOYYGh/ynUYnB8491M9BQ4PoHx8VX9yWblHrps70ilQvHHZfr0FrnRb
p3cLplMsaHtd4FH7r5nzdgFqOUGo7rSRvGe5e3hbq+bKUjoichNTp9jO6k80zhO/0kdLC9Hu8vzk
8yuIhqRjrzoR0uQynDyUNr8tFLfTFU+17VOB2m8c1v7NoDNOThnRr+u0F0conOxlkFJgX1Hr6Bl7
Sxv327LCSxT6ruLxs37+rwfzaquxBxo3TqOU5MdTxHHRTuhV7zF/ViPhUweSzDTJi7FNxzak5Pa8
ANTsbq/X35TEf6/ejvV2oLMkRl7BLKycDuL25MBiv9ThekFAtRAYXf5XzApZmOZUOQD4uaKKesRb
LROHqjCT9P1E38ZvPbp5kqzkuB4VC8lgxrN0jpgFYxUBFwZXwyjn4PQIq+VzAVLDMByC3Q0xjdPW
BE+u6FV5i5EjMHKyeKCUjQ8/ndkxtODgA1QFOCsmK5eJ23I0kCoDEDY3NdpD++orXEFyTYa+oQpc
23MD6RQne1p+1+mLmMV0lVNg9qOh96oEkUKIPJCF2K1HO1coUboayuzGHoC5nu5bE5MhuFSMmcI3
mtg0bHB3b5LV3GRaoZjgMpO5Qkh3iokJDc+YCdjsF1BiUyyj6WP+iNhOFKeTt5BrfknvALXb+NE+
M0ax+Y4pSwUVfMgZ4SY+TmoW35icia2YojDtvkifObjNKnWdwznVfat4WPrkb8qfa0uglhcwRjpj
x/mjhFYSWiCqTUxD0o0eir/+81co+FOPUG8LJ+5G9zcFtLI1IttWx8hARFJUqz7iJIBVMu1dd3aj
gknA+ia/7oBUiXZGRX+qRbRtN+tIfB3zwaNlKLFsB+wPp+lZaUQ2EaYcoTap5VVMFklcEBQ1SpvZ
9Eo9X90LAiPO2bzsliyfEgs78kneQUoP0Eg3NHRodDyYvBy1xCte3Aex9m4f2RUSs6SGegzbVSGV
MLbGJuOR3ApGaUiR+5cfOSjPCJjSbzzb41OzE7/n2B9b4NWfJnIqEqm77bb//YvYQs+67FRafRci
CyrYAY4yi+gsyO8AwXU2s3p2K2uRKOvobePVlITlmZ66uz5iAA71u/BPN8Ti6Uc/iakaCMKkl//z
QkXT3fYOmR/2v/XWp8RjGgUFoAT1Gy69V66myrPn4134bdrn4SMrag5gKGMi61/3UrjNjRlSWC3B
xtaDMtHAACiEB5ojd6IgBv8RoN/z1WlDqjS07pR9g5f52ykG4OqEtXf1pYqA2zsiSHu8QhU+XhNd
CPrAq7S9PmSmHy9i6FRxSCV1PwV7txrlpL1n+L+VS72EXWeW7TYtMUBo9Oy4sQx3HB+lop+tpN1f
a/7LqlZjX2PtV+iKKjHpzehgGhY1sPVOfAJuanvOy99ApFtwAhpPGNFLzEgrmUVIqYrgIJzse4B2
3O2yV8+Y7bvY8TI+yibC6raeRmQ11bojugAouuW6wKaUbFhGn7UsUhlMJf1MH3nsbDVTUwrTgO8J
cr8vuRwzPUazcbdHf0SzT3UgiN7sVS8Arl6r2dlLoJNvMsgaW8kVHd4z6ANDBxaHlITu97wcJC9e
iBWt20ZS8hWegt5Q3O9eALS4yIb4cMmzgO4t7H8njKZrazW4ZfxYzjx0OtDH0AHOJebJ1XjPHkM1
qkEY30Gz6AMAOBn6zUy35ZKX0iB4Tjy9qy6JqyaqucQlMQoe1YH4AeOKNlhRAgTgnwTMJ7ubhvmP
z6Nxs0XGq7q/ocbMvnY1AiXQagLyICllR/Kau69B2ICRpXurmF1wkGe8ULSGTaemhHzKiNrW5hix
B+Afmm11RwK7g9cGWQ7RCTP0Op4RS2YWWpWVqh2v3ZSsVnXWfHuHnnBiBp+povYlvxHfPZr+1MJB
blbDkqPvIjyMKgkUniIWm9gzpt1ntxHTLqZC04CG9ESXxzc6nonXhZ1AQLVPi70nMEomJO06eFuQ
VBmRcVCbdmyo3CwCjW1xlDBTivWB83kYpRXhibcwtnVuio+sLJ6aSFClbuJqESgkjKWyNV3WqUCT
8AEoktv5VGwm/NqqQqMoZgOzRuPTw0GrmfEGcedAChxHaWSRPlMRFESViKij6SfvyKnylaNL/ukB
oEW/qFgR2dIlp9iWzkj8gvKibAWzun1zz54HnFoiM7mntUeV2Fhhq8WFcflC1s8o43lgvqj2cdMt
E7SudtHbJU/FmhQt0rabK76/swLVxehp+OwoatE2EHWdLKXs2k/m69M2ssnZYF7DqGIJZ2m/dXEN
n2C1RJINti2/RwcCFCmzfUOxOGh3VpQuLdecos6E2itfrhVJKWhldSoivibTLo8AllqHB9rWgHqq
PfZfWIzp9j5n3WjD+dwqaDQQXTcLGfRkA8NYAoDmCQwRbw4NP53MQmzsC/PdQszJbFMCRIcOJU7k
S7x8mzahLV10jSvFSs6voVzXdfTukIf1Vw06C6k5Ki9r85glGVTOQEVmzR4AgpBXOswDOLHQxxqn
PbCowdQvTcWTMYxGIXKXPrvghugAoXvQYOGfEMjO0/5dJM7oe47PVOevc3tp4e7bBKpvqkX7AnS/
X/dCkmH+0PlNDUZ6ny8RqOCepKz+MYQqD/bcIFNNYzmt1y7m/bNdUxUnpW7SnxaktoafIzQXk1pq
JvTGeRRj/tKTVEAdpbhDYUyiO2Dlp5p1o6X8nfJMlWNXBu04RfqllMnGAnLi3F7JNTcNMTsIQvJb
qE1lEpvo41wqXyhJIc7qS0Cyh1uGBc+UUuH/3g4WanVRV4rbRmFp6SlvCn5GzuMn0efaiil8xJiB
PmshfP3Kh9OLao82dkinbbymg6UuEeOYvY/b8CvipWCgx2F4Hjw9dO5loismdnkgF8yLYzSYU5XP
GQzpuSJRkIj7rJYY8QQwqRJXNBkxtOZYEeKZ98tvhN3ifseDZFNh91pV6FvESrU/Mq+rSbokoVfX
B6HEieDMVCazqd5oPKDaOoq5oAOXzggdnanjmil6sSaSjNDCuU9l1aQ/4h9sUPe2OrxVaB98f7tj
ZAdaNH0bL2EAansIRO5uB+fA0DqCwSZfoKGte8tf3r5jCDZeWalB/uaSawqzSyT+9pwwdZkfY6DX
5OQEgvRW2RRdZBP6Ah0eNOmS9pRDpRZFaD66vQCX2r3YANnCkZhTPJGPRPAdO59cz0eajR+KXSkG
QZXa5O4ZOr8f7nWGvE8ovqSvH1WLcKXUdlygya/h4u81DwEVoTJ7Rwg41UsIh0WLqpcLK5xudM2h
qPPihaPzzA8rIONMquQX4JT8zhmL9Iw6JWVLo/Hfj1DV4ZMhDvpY8Xa+c5xvv6iTAh4gzVY0hf/x
Omm/ECX1vBmXrv4DWxmJ0L/Zyazr0a49BvDzfw5oiTbqsBK7vLMkj3llEhpXdHaFfxORkjSoxlk/
p0qam1DKhAdnSWoyzo9o1Es6ytbYDsjEoXXW+DKKGfQj3t7mKQq3M5NhgP0+ByTuAxh9p3PUMPEI
CVA71MDLntkMh4bhSO2jflcs1o9QFRoxMaPfPorDkItsnuBeMTGdNh1de9PCFgW3nPasWlDGT+hL
aTQi0AET0ZE6ImiYTx9nl0k2KNYmqhvHg2sG1v9pcKf//h+fcAT1DZ2f0QsZP8wxzE3mUkfRF9Zi
rcuzBCcx6pjpm6zzKegkJwGeAsdt3xxCEiy0TMs+DsitQEWGVNj1oU/1Le2hcdvidiBJkWFH5p21
pRnWNGhHTxviR+RMIe8AcgKystinbTasJKh5XOKU3O4j0Y1dCK3aZJLB0jQ4TndwkIc9d1YjOAgb
fNsoKtGrdBgWudv5AEPRm8PfVLDb875rbs4o68BRZhobbs+ogVUX/Tu1jf6Iw8eF9RWzrgH4QEdm
4XUy4iqvgXO6msfODDpCZKoe5F5ExU4XYzPIENnHFSxJlmhwf3X2CKTZhUK2K1/ltslc3ggxAg9v
jM1ArY0KYxxxomZdeLg2VyXELd5oyJhgOeE/rknh4N/B9KhEc3qy0P+rX/41/H4TxHwu81ud5POa
H7ILotR2adO7qdSxgRnhd3KSjOya0RzePYSZMOmbmFqWYkjIy3/pSkYuQ+wU/MOeWtpUfUSXaNaj
ghNEsw8jF9hG3Fon2qgxevEwHbqAk3+ldCVawg/x1PTJvomFUSC4jLzNJHP9yeBa60YOXrnQeF5P
w9wBAnt9LydNZa5x5XJ2rj7KIoNJ1iQHDAakxSiN1sc9E71GIJ+If1XxE+EVD7bfUsWA5q7iUtaB
5C/ksuaq6cRROeMM1+Mv1/YsfpBNIck7iI9XPDxpXKCLMOK0z+jLnL7601kj/pTHA9+9OnAXYAUv
199wlzRjKsPF7rpgQ2WaUTukxjYblUS+mXBWQHa6c5nkocij5CF/3IyfYYuDJMdJ77J+xez1ObOT
DMm9OBl4SlRhSzrg7csaAJDcXMF4VJSYIqhopZLKvCI3ezl+TPeoEH5Xfh87JB1BiJzA3nnH/7ST
NJhtLpb19Otwaib1ZN9TFAJznAQoUWg0u1LsomHlKbo4fDPbNyaT+Dp01jm6RFwI6OPm0z4GHh86
HdQphZ+spzuJWqffLSDxtRh3u/uc/WJyQlGRW/44NTyx2kOq9+LnPJk8D3wchwVGSjjSFgDftLEl
UhXnVK5NbRTOVZ2tPwkY0V4U/DFxYKzhCLIqw7cdfSw4FRRzdahIPXmLlyx/jAn8EfoLP7rsvttc
qOc9uiq4mwRZAZWpnCvw0tXos1wN9ZEfDCAddhawyB/8CMMJwPvAzMk1SN/bgtUzHTFpyWLyP9qc
FRiKVqrWwiud5ff8qusVQJnBH1+J+ra5uWQOI092/h/4i/hVcClx3ptCtWy3Geg2S5aCNcheKRet
cQlRdmKQWbjKk1PoHDBW+82rIMUMOs2qgFDSWiDKi7obnkiRcovQ5afW/VKqqQMSh4wLQ6ht9h7F
HrxFoq9h1NVoYqY4CtzUw8yrTLe5Qon/0Mtck+6dmuyb7KjjDRz/yOP7Gk3fTDWdcEeOuqImP+6k
9049oEkzoaScljDEpqX1yTR+clV4I0UQoA84eTHmmMQoRGiPF7IKSUSrNHIQ50F6SjMe8/t5BlCS
DEN+a7aMYAoI8DSG6uSlNeRWEM2biVK5rAiWl6dFuNZQEQYZdM06v4kbWgSKyUh0Cqm/nK6YiALB
ycSi2jAXMqwEfDjf7MhY8sOdoSTBJutFZM+/pn9M4C8ntI/V2TTf5bQhNK8kPgaNn8f2Annr11rl
vv/xXBBGN8Rs++9Qzpng0GR6TccDdWmSxA21ox8sR99hrz++BuE7h5LZRMMUwslyigOkECwRoMwy
cDiRwwCgFu5nptLPvHofkp16KXX+dnz2ITxYPP+J3XcbRPAINbm2+2mdk4KfkUOZO/0lo90w1A1J
m5JqtFUQSslGnQZjj7lQmwmpMwq7Iy10xxMxJiXSeBfJbtohcxca4mXOYTpCyReWTqYX2mJQfHvD
LQryOIxfwqnCA/p/gPd5HsNx+P7UMovSafK0fw75Th75alp49oNS2Lk5Qyd/4tNscIhBk+fLgF2Y
ZozsDb41tZ1ciVF1qAHFx1ktZJTyyUkR1vsz2gWIM3ME5enRDz4426A7VMwde9lYCDN2EYWZs1j1
XRX/pwP9/+F7zNtMghbRBvl8VPK7l6GCek/pnCjJt2noqz69kJe0dXRiynqJJYlLF0esuWwycBw8
y6hpwUtfr9Wrt0d7aarobynOYTAbQPSsJb5P1e48fWj29BzkEM8aH7udphnvK+WOtLer8UKVKRwt
SRddDjvFmXiqnNB3xb8/f0KPEzQpCHkPVpg83FzHCvPfJq0wT7QYgKDYz+0K+ZFLTpsUZhyKgzzs
NmE3alvrB0mGwXiVeBTM8buUrbiuqpDuW3GZGFT11TOmdzbETcygQyn1z4xslUBaQd77TAuWKgK/
1kQnORUphnlZGe68F1m+qhGxeEg96rd7x4IgY1F1L4lx+BwQuELMjIQ9B1EwN/ONXdAvwHOLP2/X
rWiTL0xjLKVPp79sa5MdlP/ahEGyRrD+P2P57LPAqhyg4RJ+EPvr79r7sYWyys/JAu56CgG9uniC
smNIwhIXd8uvSCu96gW9qsa9GBqPzFPySN34UdS0vx7I/OpFZGcb0WWWPA7EwiCQEfkMjT+hfVUY
kB/5RJwejlsCogzg3XBirLA8vKPJPzw/sy+sK2Z8s0FIAS3a14QH1bdNkFCux3jlYxK/wEtZYDOk
d8FPr2ca32/UweTPtLmMQjhhLZrFVm76bed5fyahCJlj4ioBm1CGJltgl8xIP1Yllh1an5EikrZp
8SSpY5yX+5fNvaYdjz4GZqjVsVVIQRPsi+r0PLiL2GKAxjIk4SlO1IyH5dBjVVPA/GmtUu5SNDfN
KQXfPQPTlllLozAda+kAYSYodqa2IoZdSqkLEUs3aSHbQByYBMsxwbXbOLkByNepaAxi0dHo7HRy
1bs5nTZEACZeXYA5KXBdM4Borm+t742JE/GWGpXDRLSsmIUZmjoCE8qqcFkiQxztB5BfQeG5D77I
QD1dQBiw9psoZQF4ypeNC46rLK1X6p8XT86VtepIL2laJr8/ZO5QqUn+9rsyotssUO+avfoVZRzH
lOyszxAb0dgr1wUomqVI8OxNR3CvAs8U3A1lUAusJ7GLr2pkBMlG2p7tUx6MbiYOfHoloprxddoh
gyiideLmtPVcTuDbO53TcuqOOWRjf4ljYsv/SotXlWOjMlDfxMds3PuRB22CXrVXRwdh7zs+eg3q
OY8sAhTchzR4sZaKWrspNUjL3tCRbN7/Mble0vlJI8ngEfBJPVwxdjaNyavaGpDxn5+Euk30iYyn
CzhMybesbj1O60jGeMcAtY3Vfq8HevPjzvRqTw9q3LPWKu8yaN6AVx1eJsE0lgvxOPxY1p4ERzEl
r2x60rvjRXDnBDIXu26eHvEoopEfQmkgEYIFiM75Au+iWhuEBT7gOIHWpVHaZLeEfJ3lgBzq4YUp
u7EfkUf4BV6BXNlkCWtXFFMPJCJygsdDvbKWlxX32ErWQhCDKEsvLCx7tf8SoGDN8HtxiiEEiu4f
fvTuGgvNF5fqB7w888J6CLIag/AYkop8pvM3s/TvIec9llpPrdzbkTQ8llcZ3Ey5HBHQk8ayndyv
W2VP2eJzRAGBXhB3xIot27fSmRyaf792ESDxPgeAeFEoV4SyXW1l9QSuztNIq7nt1MIaOtc/mfP0
C2mDOx9ivOhZtr0fQJAsjFNceZxw7M519W6/xDUAbHiHUPUr0DHkpxwsLvwvmUqst9qYnPDpRmzn
2bPo1tIYNXC/nIWBAzVOBL326NT4gnsDuuNKGdGjCcH0uAiLrzFhiYjqwAMB4M/oyVCZhrAEAFM0
sany8t8PUCa1qEBKmxw+4mg2pSYGW+qwE311N8qBCUrRrz8OKkd6MZ65WwPLqmPfm3TUJb32ngyt
MzyrOxuebdmZi2tXZ17wcYlMxm9Nf5pdCtfrnj+065/zzBFDZe2w0NPX0wZs0LB6mruBBI6Qh6FL
sihTX856CTnPwJvG3l7msmcRjpp14e5tUibEPqrMrJOWWAiUniGkafOrXUEKfKqwDReSMtGatC3e
vRY4AXbmFB/toqt2aDz7v1NxL5YDqSGWWKl5/ornWzmxuwrwILaLiZ2r/7ycKmtryFtRKP4Qt8Lt
83+6ar7iC1TmB/nNA8uZZiBzMPGuYaq+Xx/IQC4G6wtNU3KCEMUj1KBIpGUJ2eSyYD3L5Co+4Eu+
nk11qa7lqaCjiid32LoiSqkSo3erI0tVlQWiDDpy3GE36OotcINbb7VmY+u8vdjxQgyUiosQDLso
ryKVp7pWZJwWiOByr3TO2Gj8QrPdLgE6Gmk0/2EyovRV/dYvfZA6qIU2RZR/YvVQSdi5EYRkrVOB
+qlTnkA0XQF1+EJQuuqaexbIq9AAOTSTajihnupuAh4D/u/+MJ4n+FpuvP4UZQYreLbDR8ihfOyI
V8d+nx61xnd1w2p0OvnKHoPbMTlT/iKkc9YPH7RpeDXFWfCK533QjGDmrN2nsTOsnMm5QkTnJbTM
dYcMzcuXI9ad48mD0ys8juwWzBSaH5PMcL/7H+mh8wIkhDls+t9ZNCRRqP0csdQB6cBAk5UNUBs8
OgsptF6lko10Gkj8KfqHYbpv9CHoVUalOp2KU4262ESW4mbqaHQXSaK+Ior+6H2gDAD3hbSQHByc
AFljmuEqQ3yJfpCMjlFZL1pVmlZK06fSe83GYmMHMiOvf2jFN1guM4qAvgZ4B8h02ywBhc+63Hwr
zGcjIe3+Y1FNOJMB5hQtj6+vemNfCTiPULgOaeXXtgrao9SGRplLzOr6Nh74lDdmIBuq01Q5V+c2
dhqwyu65jA6fHymPVeuTl9YxdvcVQu9DsD+cuIj/uBJqV60zbVLnHPDIqm+I4vl+NtyPED6ss+MY
D2X4yU2tFMCrbmUeDmBYySr01Ndg6S2z80tefOSlHCw2ndy5PlJhYZXQx+npDAc9ooHOhQ+Dzez7
4IK9iaKm5l2P1xz2h20hpZzk4uaz1sGSgnsN46p5W649xB9dbZmnsr5kXeeqDO3uRfkbuDOV100K
K3EzABgD7k3pP/4iABFuiR38mv6ma2mKawOBU/TvzrQe6VXJBDegMq9AhJq3qPOhoum42tbC+DhI
7IrlBIp3lmayDDH4jxhA9Ha5MjNwOMXtT4VHkX5gg5Ts6iuitWTkV8lVqGVRfzNgrOnWNk/9r2yP
CM2CjzIUOMRTad2hGwiCbtN+n0X+7N/FNtplbG3XYTllji6lV6fbZf9uyGI2tiV4DgPoFwsVTmWa
l9/2X2WHQYEsWdDchbxujRt2Sq02WtrCuw9NH5oXN67bldQu2T62svD3ScsLkvf5JaACg5YHMYzb
901bYN/ph/Zdlr4w6Dha0TDN5gTjV88P0CnIzFJQQgu5gjZX7BNvoAc/s6YxgrQ9cNhbSAitQ/0q
3UJD9tnxFYmdMYuNuKfF1b7eyjTqICl8LjMVWdSH/bDvdVrM4j+Kky4SpHfSXOAQKB8wyUT8YRga
WneAVVvBR2DEUv/oV6Oo838MjKAhWrQ08eclnSkJKQtCyCd7zXbJuWnbpBdC39Ep9pyrlcCk1bq/
f81ZFneWI66Ri0a9RU6rD1ysH1urIxNgT3NUI5d9o4s8nGM7TRleXPHpOw/FzOho32p3Vlv4kvkE
LnJTGG7KvIIafg6wf6DCl2QUDuDeY1eRtPOZY16lOvGCXTqmu49S/y7skTgCyk+77FpuFtR2Tn/9
Gaau3pmb85M6oqGdMIAEyIwDat9IMnmLsG/fMJdNHhAqDi9ZQibdFrB9He62nIAR9pHtVER6+nSi
BioAOS7mAPCmmrbk3lPR4PRBBD37DCPa00s1GRr1oq9qZa7+JBA9xLwFpfzDnQsTnPEEgcsXCT5z
V+u7fccWb5r+aHnp2Qu4+3ITVxE3RtmnCK1m4KRj+TRjR5NTBINa0acn6cBLgcagQVb/J9y440uR
K0kexKMXRSJpCTlLntKbRp0Aip1LON9T+nZ6kt/ETnnXGf+aXoHhg1Ppk7eleXeZARRYY3/Stvee
wh8MPrEeGS84bIB/DQFD2kXKKWhal1oFSGidymjsjmindRt5gXX/A8SeDwaucD+BsqZ/d3OqbWhF
SAkfg9N1tHzMtk6v1tLuwlWoIOagZ/lYkmqKkAao1uh/vpNmQAEC+cd2RiByrElW9ngpw76K5tIA
5WPZA8Ezt8AFFAhGuED0ROaMRvu1EnzY1+yr/svJ+7pWt0RTs4jQ77JRv/1gG/s3iFJo4/5vdLg3
vF8YYPgF8E/lPjZirzrLcHi3xEvY1YMw7Uflkfp7QP0iw17RA6up8RDaKqOV5xHNaCivgQHweQmO
qpN74Lvos5DRAH2pDYcFaPFv59s6A/GUd7GjXndiyO3RHQjQV5ULh1BnajAlEgB6q9bu3KCpQI9c
F7oitUTE2irb46VZMBTbazZLE0TS2HqDSJJCPRwFAY+hVxFnchsV/xQhTIOar9VBgN+8z13vUdYc
78ljUbqKIL719zFwNdf0FYvE4wkQPvWlAoH2KJhJT1rvj39Uz4IbV2lwtPsCu8ZNaVGQouy0tkev
WT6IKpn7GPWZGwrX2CDvg3E+BtoQYT6t8S0hW58tP/eJFr0cCExu9YymUMrLfF+NH5AkR+v0/4Hc
irbb9eYI55LguLPsf5hvKkiNfBD9bShitcv75LOY+4OLe3ZtIXAe3h9Su3WehxhqHonERpneDIzY
B1ePAnOWc/vM/9Pt04LBk8qGwhW8oUB73/wu/PoEXgG3FVacjKHIhLCf/yLD5A8YnZ+GqEFx6QVA
pknhYrW6+v6GxgTAfYZe/Iim5R+JM18n4XMUN8+jJMR5Yx5qkZWaqHS+H8J90d7WYooPFZe9x8Yi
yPIAdk1/CWZatpUdIldf6Pz2pP8150bSnfxgEETTy4snPaHpS+19RUgFIpoDWbOsFmQIBgv/Ot9Z
8oRw6NB05Sfw7xKcqlmzYdizHMPQzJhxbMqB1K2LwUOD5XN+5NXLlJrHeerz04XYw9JCFSixrB3T
eVERJzzRCbFtW0wHXdcpIGsgEM4LrsjQXXy8Fagz5pAZDD2Q3cVR1BFMlgWXj8spMr6+5lxC0Fpi
tQB3/49xf9FBl5b2Mf0S9cw2O5MCdatf9weKXvv6mVduif8yIp0p3D1WkKyoSFujjPkLxXeiQRgl
fkTbEbW6cMHMlWnHd+vJFb1LG4K9RCUiIN3REq1Y/9c6u3rMOufCUPyzDBjmgkgwNNLRgl8/8WWT
1V5a5zIS2yxYVXZBQRpKzRRjxHF7HHkkHpG6x4jA+TnhX7roGuuFaUKPt7CIdRCbR864yf0CeDwf
NjxgYb+cj6YJRU4P/tCJUVq0brZLSe1/S4/CSbayLgV8HH5Cnb2bue9CPorwzvVFbRuKc/xb6qxk
kM/DKbKusjKIH6pFJvxQ/Ps1zqDy3xpQ4ZSdkn7PK1HNagzBCGy4BjnIUYUZ+4Tc7GsIZoC5d7mt
FbvElhShZCFXtNhX0+cgTttY91G3cclD3mG/grUk8ZrH58LZjlJQ8oiDIhudiXPzxAa2Oaek9WWZ
kaTReyhPTwScBmE/z1cJ2VCtmITnYeYTNeNkKtKrCfBTd/Y7aztYuOM9YNcOSMUUIA4gp1MY3bax
7GPSNiQjhT4K13hezuUpwvJ4lZ6IEMdeGLUROdHDdJCqH6fRohr7oiNfDbNfSu5ij9iHeFtx736a
By62DQnmJFjNDmCFL78LURCm+EwT07mi5yfv1OKluzsJMgc5tBwobiy0Oj8MuEjbmFw6wu8SNa4a
UIi6UF0kh8MRevL/ZMLarp+Pi0DH91UKL8WB9eydr7nzFb+NKWebnSmKCbMAOsM4j2BnwSl6chIS
BnSScE1MTa/VdH1lOj973A95qsxAPWyQ/iGkff4M6FHL6ALkDbsSTr8PDpfOYCqvzG82MkN2Xtna
wu01gze8rz/OynD2oCHrcuD1ZCbwLrqPtqCQrLd9LB/s1M3S5Vx5ZWwf14dP8Yj0g2sWn6nyLzIk
yQlYPhxABlXOv5X2hfOzTX65Rh43iVEtweH5O+PU/tbH5YbnHchbRWg5SfZajBw12GhXpypzKWmx
EMExoXnW0cKakYw0b+SxpESOkYdBhdOMtZOVZB85kJcDn6jXT8eXLGaFbbitlTVl0nrDGTMLs9rQ
/OMHrzy8IRkh+N7g0Wf8tStET0eVqCm35QxmuVoONzsl0IlfGGgXWicpECpDcK0NmXOlPQ8TQwWM
GwnWGmDx7JdqX+g4PbhqmZTH9zkBfX3Z5MUIDpL+pF0MbfsWwrS//tNlf4Q0WxhP06YzBqsTMavc
TXVGS3HMLSyQAvuTBXLTqdwht2OCMMPSTI6X2DQlNOPVmDNgXz9hTvz/v+XgTfAWiVJx/P7FcLET
MuvskqD2YxPcpMVnh3mqfcHjpHH+68BGxcrfqr4PyixZ+FzuBxudHiPQxxRgbGc2AfyLPtbqxjry
Gm1VJVfJHdqfBEm0Lwtx/hPlJh1b4Jsv/w7A52s6gyWV42HkimkaML1+uPHovHYZJ5opYO00Vc+t
D5QJkk79xG+c/dlkKEcTt8PcbMmtRi0MQfG0QwYtu0x9fv66sdjayAssj9SKv75eTVPLc37pQdNn
NGC8YkdGZs2Qa+PfYQO5VJX5U4QBXmtvqSalMm0Bc1k81EDqKFRs9EPoHqNwjpQqwu2LoGvE8eRp
xukQm3JT0Jx+51I6s1leT2YM7N5/FSCQ4CUE2Z0YoD7Zu+kzLXenab/y7+CZMG9FY4ngD5juvUKM
iOrQI/LoBiymdmbw63x2NIyfUYSWqFyiruFUE9jdI3nScJ4gmHOtn9kQzkDE8tl+bkI1dBvH6fC/
QMoqbDRJky0drEbhbj9WTmfLWcSSX4B9ytHxQOqZ8K//oZ8RpVB/dRASYWTFHXaF53KoyxRFHDUy
MYCVgE1Sab9sZSKDuhtKFDfHUNYnabqihX34vj/Jz26u17kEKOoYKYgozOa304uZAGaBxHEAg3eY
1V862CM5GtM+uL6ebrcpT0tJT0kiqamJhxAqCwBFnjdzcpDOIQUieRmt8TBejlUOHHY3sLF9NGy7
dihpV1FhBC2hDkP9+YgBqIPm0l1dZ8Zsver6F5Zu37YVLl6Q6S1wf5pnEa5jov8nyo/3mEFzUBw5
JJ0BOi3diYVzZ5C4Gb0sjFgcnvdmA9xpxp+QoJLcRw7jOpAsuxipoQ/FR8aeBNLozGKFoOEyz19x
kSFaAspJTqHgXJ8vJ7cflHfhJRZCVXszpbGtu83/jTbi4X2T0pAkUxblusmiNxcIJ/a0nC+qUE64
bA9MEGoyAYK3B1hdEKdjtqwkvBnbFvwVFA6tfpMcKKeOso4/D9alo9oBSRkwZxw3yFM3YuGkHQv8
2QeTRRSbaznwPamtDJzEeLOSZyVrnzjxeAFHXPLApiHgy/1imvbu/tMcZKA0RYIVJDuF1nDivJfM
CpazodrgVHF5w2pNPFTXzGuzJQ1SercDftSfejNNrB2RWHQ2Z5cNMETA3ByP3OM2zvIp8VqnJFPk
E4du1ZZCVjPMlS/2MQefiM5n3vhamuj8vkrjrWR+Ad8MHKqA7KMiZAQ0yK7rMzculf657AkEcv1B
8HsEAak5sKMs5CtmXDlf3h+J2V4oZZGgcNH8fJuj9E9pAJhCYDtu3skfof9sAfn7d+v3AbYlf+h3
fWxlKiWZR9J6DYzFk7KRYY051155dAnonct8EQd+xLAj93+2D3hLz4s5+4bSiLZJ4qmTr1YzJ8RJ
0WhA53o9G7LJJDkS8k3dYViv/zj/7i7Qf/YjwgHpluOe6ky1yLIOA3Fm/LPNNolAqivenaq+Nn9n
rumlXUVpnbt0HyK2jOnhy2XI510QxfherP8+bEstsjFcICoLi5Nh57lnYjH3qvVXBPnoi/cjAdz5
G+r0AJTerYumNT4Y503uAZ0lnuMDO+cK2+NfYrp32vIexXRbC33lYLTKDCNXIn9SpCD24LjVPNA+
HF8mUkD2OHCBHiCOO/hpAjuVU4K0giowx0+1RT1/WEtbB/C0UQHzh0+GbdL5QOJuuhKFlO77Ai3I
BwMi1tezMb6FG38fE75NQCfTSJFbkcpV6hlP6PpnJI+cj4K9OMD6N/5ua+Pd84SJsK55Wz4O07uU
QZ6+D3MH3YceU74jWjoOvzcsx+SBoF7cH5WwpwIBFHazI4Jt14njhk3qaPmuAnAzISLTaZa+azVA
4rO12fJM6agZRkQlZq4aFnJy92zBV1Z0skxN1RDhlDsrdTfXA2uDE0rLDuxlwsNulz/5ycTIGSy1
rWFAb7IoV1erGxmRmaDGHvoBxxsqiDjqFMKoJ50bv9azR7uHPB6EnIUCM+AcE9PZxAhGx/Fs0y7w
jDhDALRXtpLqAnirPx5PKrDUNNRWYtDkAHIouKxWZGWWb1OoBTtacW3mWsr3ogJtc6VEU7l6SPXe
IA1cD2EReNdGyH8H2Y+ukGANRUW36ZLPzbLyRaHb4O5ufMD7WldiabJIDTHu6F7WH/K+Qc8xL35A
h8nFGvNLXwP5KNcsVQ9V8JFVkjrKlUwpEdJ3+XsW3xQaB+tFhz4f0FVuUC4EacWSI4MnFnkj3nq9
B8y1rn8o0Yhy8HEivyykTNntmWTi7ighbV7wNeqRVvnE9HJ0KJo5ha9wuzK9NW2ba98o168TT1IE
spp5nxPY+uxyL3+ZRwyMj+FPlYANxwuCKm9+m1PIqtfgC6DZ+/t5bu547VzkCjt4jJaBodtZSGB2
+ap9ktur8OfaSUxf7Rec4o22xEgXmTkdR4ReJC55Z31mOGk+yh4Iou+runq3+MYnP83KHkHw873b
vNAbzgfRWH1Z5xne3i3Zg0PYhgUbwGGcXIMt4MhQabtJ9TOFpQnqeHk+3+MNolcVdWuwfSBwPs0n
euLHygOcJBualewKBTuo1d0ULAS9SJDXCz3EnYNwmX36/fTG0BFqDZOSGUtW7AUs7F2iHDh9l5wV
JSvkNg/1BCeRvGLyeYjm4wJ05NuuxlasXs06BLHctGhKesxvq5VNefdY4EaYKYigDb7KzbcNJsZn
aQonoXtOWiM6RVqalBPoS00Csc8pHQ/QFb/8o4H0KT8OswBXUhxaK1UEsK7YWTgjxjRijwYb+6vb
lUbSJ7tGZqMi2uVtIC0YbWUI5B5m7kVch97z9/IkpEBIt86Cp7XosRuLnEUuaKOQ2zFUuoanao0D
nAAyI1NcyQPClx5+DjSsEGbiPBNypVK5pLChDSGfi1zgl1YL4a6SJ3e2nsWwTYes9yqnAVMPfOpO
2kBNZ2ozBH6vsNUGRwFlNk0jF1KFXSYWgMCleddyx9gWE36nMYV0MH7K5rzaVwcPuJfPCuURucYV
cQxEPDkedsRU5wTT7HCHvbI7wUqoGuOje0xMwBE2A3kp4oZ7AiKfLMJUrLq1CxRkFkHzqOAj8HDV
UnVBk0ViFbh528ee1+0jpNAfsO+sI2PTXpY8KsSugl/6C5xl31LmMPEmYmxqDW9dzmv0oudRMMV3
gYH/rWpLn1wXNWjQgClksrTwYWICI/Eozqcpoflc7NwxoyPWtaIKDAFAtxTC6ruH+YJ0HP7oVKgL
/5GZIpTt5pAb0sByYz7ditR3SyYrIMyhDj5N5cd9pKCDla8Q67wnIMVHE5y1unrG/MLGVxcCWC0C
h5jMHqjck/8YTFs4zAkTnFo6VYP/RqzpttDMsSwblCe8LRIbpKKCnrG/rcwH9qcC2RY8GQHqNwfP
aZCIbHMQbr8zNwCN2dM9ulou+AiKqb0pl+TScMLfWssH82qFqKJqq6vYMwjbkDXrysYOL2PhdAhG
ghVEN4dRDTzJ/VSyY1beX3RXaiS/Xs3wPn7d+xiLMv0eac9NerY0B+jGnFKlKFLbN1V5SFc5thvJ
laD4Fe9Kf0DtHxBQ9HfIJPgUUWG1pNTZKSNG/bfzGLS4iFdmXP7nVZUHbhtRdqhvWAYWvXEnJYZH
JIZMncNM5vMmeJsL4DlRvW/Q3MyRkKqhxqgLHyNKij5+d78ip4wWZrl+2+gZcsvcRTiwJ4ZGupza
x+OLZLAhZu3C0X9S1vzrePXDVYDdz+MUsct6PkWwSuDZ+JJNdkw/ycDRBrO1lwpBbToHbaUwz7QH
iu4bX1y+WnG/iamVVnDgMR0Cxvu4psS4uj5BA9cxHk29lDDC4O+0DtcGzgpeXWzWzonta2LKXVZI
mCUSJDEUBbZoDH5xt496ljikPU2Iig1Uw1uh7k+rNgI6SkQA1UD2SydaY873iQJf2IJGLmjzQsI5
mm9BRqJzYFVzZrriojfiHlp8R/9MZ+0FK9LtnIDUdutSME7iiLyQBDeJYfhtXg/vIjIze7vDlmdB
jELAx+WkY40g4XLkqzydjNonSaAepIT99Q/DRLEW1j8HnbtpqP0/OeINd2YvuuPPN+T6PVntFFYg
k0FHzfv8/4ZniZsnvEz05wn5cKtKyOjwM3nKvlLUY/pTG+G1wHIUy1kZdx354pUBbrMTXV4lNFGE
pqH08ou1jAmQ1cm20Wg/omm9JybK//V+eENmUOovwPXrX+uzvp6Cjzh2c2DGSi+WsQ3qWZOI9XC4
4dRdxrvD0iCinT8qvu2X2s3SkT+9y8WJigeHxamOQg0jQEUj5k24wuIZA84E2280p0UFJv3zsBE7
zAlJrn2VPiIOHW2xkp7VzVRrS1s3JwPiG3NIvo6qmlTNUtku82ehMC9Vu7Bo6w1R05u15lHB89uK
tXvz7ORm0+rijCB+Xi+JtN50XoF/3ENqL7Naq7mZ0s2VlwMRvsIXZZ0mF2G/yesDINVptcAWgNju
YqZMbuNebA/5f8lmh6ww0TEA7v9wbruc7mU2CTFO1b1wry5RWjDKYBdZcEgRibdfSXGLwTiTV1Ov
Owm4Oj62YjZ7rLJE5J1KTZ9fGAF0nzDF7Ru2CytAg19VTfGJHKbIfqga1nYKIi00nxWFLNJSylDG
5ToWTcb4J/nX8wCvlb/EsY38qdmd9C9Jtgjyepj3aKucLuw6u3NIbQdW5DO8me1b221iMhYLRoeZ
zzuTNMt+Z8GGITBSp1nA4lOg4hGCLSa/cEwSlGjA5x8f5uWBglI1R7PCcqR/kc6Oxa/DbzpoOoAD
HEnyVHZeZ4OtgiuovwVA8CfDIs97Wp0wcsR9OP/Lra4UwPFkfc2tl+xSZEHlKQ9kCY7/B43+976f
S2j4sLZxVIXgHArpcr9QKn3MBg6+PRzOe0Ho1o6W7POaVlf0Thw4vVrUf7/kYV3ASfciJ0htbZeA
JehbFWASdsqsbLcQ9ojkXkqz3+phmKLEP4gkNi+1eofoSbls22oKDcgrUNiJR6IT7/BIX29jc5Q2
8djleYsKN84pZ/nVNQ4eGI4egSr8ccp+05D+BnMKgCMTtjiSUuopplX1atbWlXwdMqdgCjyaMjxV
+LHRQxJKOFdZC3H00X0PJpPYdACFJyY1CtUilml/bJzRP3COtk53biLXKN2Qi7nLV8mk/pjFRnE6
u18qC8NhOo8cauom5VoFkrw0Zb81tnRAbFQD0o0Oc9LxtkDDd+pzjOROTcKBaV63RF0aZJgCjymq
pAU7euhT+g3XqH7fmftrSuj9B7l2wvufvEQ3n9LxGy8jDyhkDUXC6qQ01UCZRJ5LP53aK8Y7Nikk
T/fpCnIZNaLz9WFb4JJBCpOPvZpv80QJvVM7flgmBffmsF84fBAncSIDRlSxrdSxwpRjsgA0uu9n
pU4etAvOeH//3Cia8Vg0vmBAtIktk578twDPDWat7JzGlaijr3liCCLd5Nq+VEnR4sb9ReOXPc36
cySzJrU1ecC51896U0FbFSzBt1UHYVdtlKcRTP5FduoPoboEEGHwvhmktL3u/CxxiTgOvIUyzouc
a6BT+Y4ujQ+TEg/E7j0C/KxlBHcIoz0xVNsW1xOue6KbhaA3JwD47IdIajru2XIS9kWywwEEtc9X
qSLfKKK/aLBFihJNSw1pKITnEI/dH5b03+Q3NBDNQxoqgv0kmWG02GLHqYkg1sZCbkNc8GZiXcUX
7PR05nm8Km0ArEEWtDR0C5wk/hlanlxE4XjWDLCV5tqzjAgQnaL/1WtGRxdXab+KN8Bh1IDnzc3W
OsFsVqSW1Y384N1bR1HunV1V4CtBEhz3j5QWdJeFqElijTOQj9IQvOfIy4AwnXWRFyt77LvdKCSi
rZ2qELi/UF+V/+P3NsWoB3+F1xdiNifjBQPmC8EjpJRroYcTTq6rlyvOnsItnIPy3zISauW1mX1X
bLhgT96nlYPzb0I1kezDSonThIXgfrd80rkc3Qn7XtTXbIvp94ZGE+AL0ie+Ha3T5wOo5RK2Pdzd
m8DWC2AlumgnORL7vQ2EnaKdaxlbRysOLgkh8Io3MyclJG/BJOND4gfaVERVjI2YxITyBgdMkCxt
TvBRtla5PvQgRPwmvy6cOPza9LbsJXA2glKu+cSJ9tL1yV8TD7hRiez/fKdzEIPWL5kmpgkT5B5a
34oSSyVT4V+GkQ1XNIwtMJo+BFyd+ybZ91pUf+xN8KpPScoFlcaaUOvqdPyW8i1NRkNIiXO9aSbW
nRo2kNt17+T9X4wqi0G+Swp1PAESwwnCVBKAEMU/A4zJWVtd4FNCdtuNMnTYCttLbvgzXrZJETLb
gw7/92aeuvvfNdWge61bWAxtoNEqv9LtTJA4SO2W9JfG2xX/ajRr9GmNtdxj96hFUj2DApAtCUit
yk7hG+yTCt8vR0PGUU/nYE0+oQv0/wCcD1Vpph4DM+NvAhHE5PdYeOHf4AsPQzvEyHLQtH69O9rV
MIqH6JO94S2wLJyj94fx7LdW5MorfBuD3mP244DImhTkGDaWzIOJvjDKCK50gWgqCbJIbheWT7wB
kj5HSv2oqIDlrGKz200N0GBfsTR4ZPeBny9a4FlMKUg7RcZ7engpXAoi7OQmanSgipfhx2XhLFZG
7hSWABdm102i2/lbpS8enxoHlGLTqkSGx8Nw8jFASzFZobS/12ZuJ5COFO4CKdw8BO9e7QouGyMO
7EJguPdqnWdoYBUM/6PDsC72hGKEYofTRSgAeU5rZggikmTXmkQ9GBzC6GcQCrPhp1DAJ0cYHRWM
rUbumMILf34Fc9ALNAhMh1KO6uuVFTK6sPBJBhD2+GEklrOB8QD3x36gm2PKgBvKtVBuopNxZAG1
ECt46O5OPSfo3Bj9ftZopSX9wgtfiZzuQe+rNvXlwgwiJjMjfEVYfv3IGEvGoiUe9THH33Lenin8
diZkonoBgbgwVQIPzqEBvD7C3ZozmEuv22qZlXq6EWczNX80EV9GRxRCQ+dPM4Epzbp91nOlf0f9
HCJz9+nBG9S0kINK6XjNnpPyTJehBvwaevrwSOpGtdeLM0khYwX9V/2cc9rhYESXEngcThwGh4e/
xlyZZHYckBA42jp/giB+g+8pFbsbM2QcsABJkjwaanMkBnldU7xEx+n4bIyXPFYUV7X0PeCDBwU0
WA1BJPLOpBaqYWUgLHvj/NcZGx59PdWHCe8AJ38FcSs2HoRytRQL68FBDXvqE3t6LHX4vyhF5PYj
wfQ7UWpKjOqYrcGmtVzBO4Vv0eW+bhMvg3U3iMax9gL9Mpn7xGwxYLCYhNOniY3gKT32VQcz0GSw
aWgeSWdGnlUZ567X7Xr3aXSX9nHIwiCDGEYYaSmdcwaiQ/q7BUbzQwJCywn7/Ns8smbVLtzmEJQf
BlVlgCDvpXhxX59eodc1Obr4Eh+NzbH0+AIT3eOGlEvV52g4Khz/kWWeUn7BLLZ3aL9jOb83+lT0
LwNyWR+tkqSrv6010EU+O8BlYyZ3ujQ3o4uK+z//kO+tIsbirJsoDGg5MMDmZN1S6UkRsH98g19f
9uzVHh0jHFR/N/4sqVgUUVvjtl6PIqG001ZhOX6ll8lX91QVLuZdwCgLhieohymp92Sln40XoSVI
tgBRFM+DYVLgUmUzurkZVva9k+GhKmhk2olmM+goVN7h+o4zMW6XWcAcrKtRoUVhBRedyYwDQ6yR
XAgjUvnYdG7b57rtYXp+ehaMAPEaAZurP5cpOqVnDpXjL876GXFYpFUgtDHNLrvxNNOlqVaEwoF2
AMH9y/OIMLIumjmE5QdTuA3Djc4kaliWmtpcNqJf1TxccgHrSOEu6UlFDb5O1mDm6YpxTvgHFpWB
GDOpFUENYUkIqNqridLrpLsuGee9dqvlqPNTp1GW0Dr1NHMExP6nKJl6VCuD8VJgRDNGRZazK6no
eoO1E95wOtnUb6NdtnfKQVKE5y4/KqpUMp4E+3NVMGjkeQe141PfKouOQ6+5Fh4/RZkeST8uyiEy
kKppTcCDhd0d9ekk+difvjmjIp1DuMjgInxPr3SHCd+WpDb6pmWiEZbiIeT9Dqh7ogFp43u4uf3Z
6ZFt8imiNdQYd8cgsqUGYYdFzu0sDnxAmIRRN8kxgvB937kq5RT7GVoYSYru0scnSXb/2LGe4P51
3pR/iD8vJhKAsIAvnVSygLxbWUmgXDm6j2w3GLE1+pSRqoHQ8F1jQQDcULsMVWHYEtJDa8rRuieS
nYb/RhLeaoA/ZVCwxdwgqouNaD9cwiGfhd/aX5JoLP/QUI6wbu1eACZ5CBFPu3geTwsa39DJFupg
Jti4hLbT1HwfKrENYsLVA2CCr0Kj2MeiyQoCBQMxI8K/7tDEHZym1xmXAnt+sHQ+R2tWubew9Uyz
+FnIFweCxuC+u0NyER9qw7qC7hXHws86bMCo/TrV3YFzvPT1qdwrY1SuINLavmogMeR5oyRzxo2Q
p0dbSJPNijTA49wai4kvS4FD0jD19BGxbecWRrIMQTyZL62DTAVrkXG2RmnQJ0J7xTO3fPCFbgn4
pr1ZpLyeMjtA+2Gn5Gq0NplC+64yBQ2JvbbAol5r5XPrpbIu+WgEp3XJKlUe62NTf5U+9sLf0v5W
R5tfdCAayb76m1NCuA5uwH03D8cydwX+CP69TafbouHuVnFYMMZsILCVdDSiNwvIY4fMA3fFuGlB
8mH3ILlUAD5SpBE82l4jTRyZmYYm2BMd3CxIJqtu4avh844naNlY1dY86GKaZ2sFwgssIUQkdMsh
1m+xGKdfe+epvDm1yp3pHT0P90A/eOXTsS/djwc7kBY5eXZYjhCZ1V22m1o0MT4O2BNAGkXnd3wq
46bZw80KsbI4a7RFsIK/+ydSojsolY9Q4eWFk7QrcgG/c5mA+4QiBrXlqOUbh8A+6lAOpDWpnHyc
45caRsfpUn8mN4RuKpu/kdvsMTYtLajYZ6ROlYJlmw1kSgf7uJjs8FD7MDeVvmvQykR0/fGJgOBF
8Jr2fHRr66+RG/WY3+QFaT4pQuBL7Uu0IlgGE8R/UJnSS77Z/RCev9J3ufNsgOnZRiNqt0p1158F
mLVUVKvePhPvBMNBtQPlcgt6NmOvYxRFDCvA8kwZGCf3SH6pzHaWQjFMmZJKOjFGRPL21WetlsjC
iYKVLOlLQTEbXgiuIxwuVwLu7yQkvzVxH1UTkPtSXY0nVoamZar9POJDsvwcq0Ldhhyosk1uP4U6
z2/QIhOWLY58RupXI7z7ShZOVwg5PVHkIQWzIyY8ycnSSLWs8lCjmwTQ5lbR8VS7PjrM8FcN+1ch
FTx7g5Dx3zQqaWi0rN+/cO4iaqODdgkyt/ss+/BFul/TQekIgr3k2a2S1lyz7nE+VDv++lyvWPVS
Fw+RbRX0qhQuNGGLoauNX9FahveB72WSYYj/hBqxHWwrFfD6js1bY203cAZ5vDxaHyD8JPy7W5cd
JWgPfaVlmTT4WP3uMpX/u3dTGAeRchMWsBa2lpjL8F13P0BqBAqfEFz1bPWarwWLawCeXp1p973T
PiFXx1Ba5GavjlYXs1o2urmLmHv81YFthy6cpz1qbs5mVhPWtfQuN3pUwBkcNKXjrdx+YW02F5p0
WhYiWTXsWtAh7qTXdLxIeD5OlreK78+paFKbSF0BSHiTlV1pr6LzwJOnMe8QwVNRGtW/s9GzHf0I
rVNb/yORtjyOSbwsS1pyjkgAWy42jJoVaJXWBEN3pVZM3tFRNIeUUGzQSekDiS5JNyjuR/bEZxT8
qiu4mpEUInmoqt7SFnSjPuscscw4gweyOg4ITcA1EVgExm+ljjriYfOUD4f9JRECH6ZorG6kgHJi
pRQWwDEx5W4jLb0VgN/k/vtliCfhCMMuzX1GsX2TxJf4KHh2ik1Xivq4unmZzopNh5CwZAeFKly+
TwG9KwhiChH4FEA0UDVyndWCp1MeePRB+XkX6n2ycpKZESFHQCwtJ7g13TQC1a2wwFmleM/0hx0H
MF2BppjNqvAdygZxlUw3Uh4KPt958TFvDkVnqYlW9seJRTHp+Wba2Gs+3o96ZmchNVCcy0ethFe6
d3Lx/zjhFZHMHgf6OT7Lp5CEb9AZEuJUHswcx/WrX5IX5pLqgGQTfrCg037QZ7+PS5RSNi0ieVgr
Fc/THZOhCvMiuTQXWwdVnIAWesyDY2blOtX94BrufSrV2NGbWLdPjvPodBKcXs50MP9el4j4mIcF
hI/TwSg+7TwyYeKnX8gQEaKoW3z4eQbWUrNdhJQhYS0Fg37GjF3ZDQZ0iIP7jPAxx74hC88XjWC1
W5waLK3xPzjVNHzVR2LfZY2J70Y7ZGD+QTUJC0+qJeIWyzTDRCwzemwHxXh2meeMIFRY7y/C6c/D
kdzeybH4RUmzuy0mbxK/+gqnq21yAyOPxeFMPgK0le4HI4jxw5t6llywCw0Hy8CCrQvjJHCHiPon
bwo/d7fdYDqoN0HubNbojT9JdapYoeJQEczZhzp6hrfVj/ydbtpGfZoWUvLCubFV+/WEnFD7rVuh
Sck9vIGFaL8AJGxavUCmMZ/QNCpcIDVulDXljhaSWApxQBj2bC4PHdUWaPAi0ef+xLyuEQN3dAGP
aowAfs/rYiFEPRyzYK6YNDB79LAvtXziQaoTGWwPikLwn4r6/nUGEiHWImn0xRbOPzD3/3lw51tj
d2zVvTYNnqHof/sIijdeQUe4q+Kdxt+R5BqmDIwhbbxwsU8Z68rSYicQp91VBS4FsU50bkmlgp9L
TBdK2jlfcvNBDnQzeiQ2YxTSFWuJYMGCOyPdLVb6cGZHx7AwRaDGkvnym+4K9hJteroMtWeKa143
tOPKIZcFEFgLv+nl/IHE6KpTOLljjDQEXxL0HAqPKBWjy11G+ZceoPq/c4WciMpb38Us3uqNJ0en
Wvz1YKicu8CiUPQ6UFU7n6LBQXe+pdilZUDxLomeHHD2FKF6CCd8ZgQJIQz/qAN8ZIpijayzmLi3
PNnmIZCqoycRcUHX+pJI6S2+jgKC1T1V0sWuI3+vK/jAY0YZINx3moMaw74vZmJqv1YQlFa/vjye
o0h7YAdlwazHkZhPOO28UhZQQ5iDlevVmKLSec9fq7ls6WceVVn7WYTekdQrJiBVSx4offoq/ApN
+h+tDSh8hnw/R6PBRF1cPiEWO9G9WmDSHGyTXPfls8w1klxlCgFvzLZvJAyg6OMi1ppJndHXUIAd
gsCEeDuFsCW9ohTP9R5tP3XCeB7Lncjh9aPzzIr14gCvrmrZYjaC4EopyQBKYg3GS6cWqNKXz4BY
TKtQjZa8N3/SyLZQwl+S+c0ubWaknpOa7g5yF2fEors6iPXUg6R72XAfmqIP8HwMsDCxjE61B4JT
OgyjtNGfjIxJBeM775gburAn8xNq6SZVNDoctYeXIfTXwMRT5WCGQ5wtes239LTne0T2wxzIcJJ6
Gs7a0F3g56+zXewU04NffuniNfbdT4HiBh20xa2IvFdcXicAbmqFnPppNkni2UcLfbfuZ8UsguAU
zwB7JQFeLBlBnUQueXIfS/PBExfBXPVLZYI/to+uVOj8HP9pKnTxtf+VrMlApmtjIGAxFYTxT//d
/EMl3mRQGbJ7ZrWtsyBpTbh8HzKmREnzW7llVXCzb50i6LgesYoxE26gUfMkuDso5LHiVS1q+hrw
AAIB8Me+hTsgyQyovnEbKGeRVAdk18C25Q8GG7KYhm3HcMdrpnUezYDNCoVCeSQzclBAxSByHLDB
Sg/i3wYeMt/4C0kld5/f1EBSHyjd93ohXaWmx0py6vEzN+czPV7BKYvKPmPmH48GUDbt1HAT/j53
lhSoh5DFx3moL3wTNoR+cJVzwgEP8F8On/fJXl3UFqL77OOQhWi4RuYRLpxqrffy6w1fQ4DQIoOl
itiue2lSRHPHmkp5ePjSy2Sovn1pHiLVpJi+uUdM5Edhnt9xo0dIyV/L5KDfju3VIdUL8lfGoiME
usQc5A+t0fvF/m8OLrVObhCftWk3oi3AZ3q6OSk9dJjuHwW98XQ7FahvzrJ/dwmGV4b3VdZVszyD
QFOYfTdxsSGd1MVr2sA15xTd1Qqze84dKqRPmuDrn+r/v8QezrtZol5q4jv1g88/f+3TarRrpdpT
5Iq0JMdsT04BGzx9qbUpgUyDmRLH1lCEzZ+HPBrhpDsnA2KhGYP5alc/NO/a0HtN1Z9yJmLnPSXB
lb65Ch+8gZXEnFWKkOXT9kRXjYAkUDTZ3tKOhzDVx9zYfcImUlIrxKn6cTGoyFdAxxeJjnszfUjZ
4uCvZkw0gb9C/6byw1CDji16sy33uMt8q0bEZqtgCmJUaDrMCHVQTN+Wocp25WUOUREW0fbZIM7M
B4gTbmf0SYnwSHFKbCtXCkjLSj2SEmQ0CHoMt01j9qwDEWOplct3PuTbg+62yZTyZgYu4le3RcHL
WGPNQ3o6M3L/5tZvBTF0aCZZY0U0hXV+oLh6cxLlsahW4akbHtxXha5uOdqncsr5Mh8RUOVDkxe+
oGFfOoAgjj1w+1ftmQDnYgMYEEvMdP3NtcNDGX1KrkYfqDAM8tYVxMAnr+3cChGlMpgAu2rxkI7r
bcMPMjOIvWBQR+2Xxe8DkwIt1t/753IXTsozG5CVCM4j9V60cC4tKZsTQYdSAjSbPYVnSOBKWlX2
j/wKfeuux88XOEKdsR1zsl/Nv2dN2eHheDvnrKoRQrcre6y2WeSvx+M3T33ajaHpWRhFdIPQxURS
Jxsjm/MVAt16c+3gP22corFpQqubOejfaSqoELu7co3/UOp3He15JJ7onG3I27jsz1Hs8oeo+vcF
tVpC+SfGkvGwDpWrHmnBfJdPp96xkcamPBACS+Brod9gQDkzG6edwkFek2OW+pIZoCkwaKlohKyS
Ne1Il7XtMadcsR6QQJLOmtxw9NeWZCRNczLiP2cwkJ9EjFSVwmY0YShKFQO/xpWmN8QDbg1Dgu9c
wBZ18Top1W/3u1dXlU7OJxMs8r+plVXE65dlAisveR6IcI7cGkTR1FSbZileQsYVjC9jUEHbS99h
pcR5drSBJbJ9n+DkztaieYuG+rddpxUf/f4lbstj+64j7JgZ0goz/K8qK4+VptSqePCD2Uh9O8BE
7gI2PJnjrWO9ivK62Sxd+kTRfXOqBd2hEtYaBc5Lt28ZNWnz2qLrK3bIqM3WEaglzawiBw+u+UV1
t3zXVJyhn/0gblgHuJSL8V0mKvvrzj9HWfXjPpPpsECql9u9XV/nagIzmfPfjwT8XCFs+vWmbgIf
ozW9NjdiNqJD+834fx0/1A5cF23rhPLhJcwx+C6YN7uswRPbq09upZ6qppxgblxNjIjN2K4eCdH9
g0RXRSuclBtbhrN0646AUbXEJcq34Bgks7LV0tpPyB/7iuM17q5+3Lu6ZF6Ds+mzO62mUaYAfZQg
Ci5+gzgVAGSkAt5Ark9qLJlqDwq8p3iO1imRPKZvw74D2EauWb73xbAiYmOb6/yaSWCWkNiGK2ov
Dgjsl2UOiyDb++z5rhSbG7A9x1XvyGRuvKl33OT6B2ru5tvb2fd+uI0VNyuCjiFsaMxrrG9wI/qO
7oUlNgwQBi+COpNWvAhCcjgMr7JHfa5VytL3jnbCtSHDhUviw7xBZIJHGfzXySmu0/WUALMzyEJH
DB8DBrWielflcJZ0ZedbfMIxB6KN3YSEDxkZwDrGM8yN3Rt8qRnYBF8CQGjzO2U08R31LYatx0yv
NBPzgpgvXaop7E4i5TbVj0WfjBNUcEj/B3P/HoOYXb6Sn5XxOS5e3a1D5RtHINuwYbiPaWUvOlwC
S2a8xLCCIW3FT6T2eOG1Hvxd916ypEDXF/eVrmqTE9Gt7u1NPZqNbn9hULbmQv94S4ame8B2YCXD
2zAdAaC3RH4DYVPCOeRF+1OYBpNZNTopIc0uSXitjSWZ0NPpayMZT6u//fQd8DdgYpVk2ZUmVUGi
qEjvJfu73R5J235IVrnTh7qc3dgZa+PuzjeuGDNy9+6TTOhpQRPEx+k3DqcQZISh/OPnPwX64CZm
GjFkQeI7r5c3ZbheZ6TLWi0ADRl7pP3hCCgOmNoQ92HDyOYq1ggGleaUkV4HC4veM8Mzd6sYD6Kg
tyv3JobzWG7VdnOM5/JHNMwFUastt/ePR1r9TIThQ+XFoTawx5JwDcFS0UczMlU3pEk9NXD5+8Lk
a5kFwOLR1cbwkaH7CjVfhTzdlH8HIL8NEmv68BQa8WHLtHdfjLo/8QQr9iT0OYI8vCn5wDnvPGVR
2P6JeS6IkvqzMKT/RCbjVeoJ+YtuXbM6AS5q3zYGA1rXhluldf2v98d9vcM9pFsLeMJwmrAyfIbS
1A8M6ShlXvT+6xaScsNiDzCo4qElT0OD293wLpwjT3loLmhybbwjSmt6HplnNnOEFFV8khSeEPTH
rLM3YBBW9of19lGC9qOzIj6og9EdTjMrMhPiOaq6ss+/Y1+v6ivzTznDzJlsSaxepzXSdv4++9rv
efZDVzRtyN+Z5Tl1WB51clbPYFZHSqh63rGJNpMWswtZ4jwh3+tRREnH8sSAA3DuteSwrpzIid9A
7Sn93oyb00DIuimji0+vyoJsurNngEMJoI/w1LOjmjVm/89AjNbB81S0WgDov8O7DxXayspZ8Aag
n9C7VOnHO/QMKsj6iEUrgq2MkwhXHasBwpEvExe4TODdSdc2wkj8oxfIDawZC74+w1B3U3Bn+AIg
HL9rSA2mofhcJuDdAdSlHvCkTTbSSDAL90LcWDjYKHFi2dQJ8lRq2YSyOejMv4GKBRu+FeLx34fe
p+6G+XtSHH1P98ZG//dC+Hh5gKtWKh6Pr4l5/b8yryVf7ik38K6yBVB2B5tztkO/ndmvPuA0eL3f
i/W4DL8/Y/IW1HEJLH5VJBBnChxkEhVucjUx6WBFmFjp7IT29alsbV7Ofa1nD3bzuRgh/65/HZ0+
axV6fvokkqnSLPod5aOkwBkOvqUxhK1EcnU4F2DEzGpNOOSECWqGKy8/e9EwT3BjrzGKaH+h+aQH
Uch6/RfhbkZpw/E3Kzyv0rbcTrChzKlbkh9ixaXjcoFknNfdePaB2I8Lnw5EIEu4Q3Qs1xI/i7II
Eld5vxezkn8IaMCY6kXMliWhJ2mEAS6ZmI00bcfN1HETNoK6+WfMJAETZ+HAGv5cyj5spO4AhZkX
nxMlh/k9bfSYJQ7GxGfS5cc8f5ZkRwJu5ehApe8rwqA/xyLIfttSJN1DqCGGzHTjpNTXtXE61BC2
3wTLsdAgWkaQEBZzUMAwwcFrHFONYQPa6/AJs1421Z5XCgKzBcQHl8sG5uxyXQY5IlnLaRoosC94
H3UEA03yFO4exal+aOUgEyvyChkpTEmntj2t80BrXwVA5sm2TTo5lZx54TAiuqsFESeNjVo4cD8S
2MozOcW1yLyYDPJ2K7soTwVB5SgcvEeaFkKrUOjWx4B75j5h1M6CaqYg8CTo3keARyg8BPxSDfdE
kgnDovv33hYcPVyp7SKPsG9qvFAdvckKwyoe5bRgAnVHtvCSZVe5gO+zpkvgmq2ASMn7edzpn9ZG
hvJ/287+d0ISy2X+47xn+JQUbg8Wv7RJD8OzWNNfoSEJhRnHUUbv5BgA/wTjZVXDpkyd4fJ1dkk4
5iDBQoekXF8FAGfJJL403nxBhNeQVu56cKsVeWSclq5/xXPExHicNUw6OeHMEf1lStV5Vb/4I1Jo
vAws+9r6sV7F+jSF4umFZZmTHG0uzG2pW9Pj77CaBQ9o66Q+E4P6N3lmVYROrC1WHg5MVaAszKtS
6w6VJz84SYG2LWz/fHmx9efJygI/0LiF2PAyC3jK8eaZBnzaN+5B+4yZk4LZ2cMXNvatzq76Gzp1
zuZbo7MLmotG5Wvm5aRHa9WXpMGkL4/3x9Zu4a5mMNIblMXWmaf/8SQ3aDfoWdmm9Oou6EHxdGXK
uE1MGu3fzAqAfKFKt3AK7ofWPEEc90wMX1wKsnZNy42ZDUzpLw9g8ZNUtrCei4U13+YMcRR/ot3r
AqfWZEkIgLYpPl37N9hCCaXcHQpfQiQMd+AMVguz2PqTAwkLWg3OGObcSStuByptr18O2pyD6OWV
4hCACE0WBlHKS9dbeYMwJHg3J6F36v5c0niGP7wYieNX3skO8o1Bx5/elUNtoNMNE5yELNMG/fd+
85p3abmq2uaIOHAIk5tkh/EKaZd7lg96oXMq1zLpKYGGgnXK2ZjtW+Kv9YR4+eJFGPBKVix88JYI
KOM/pR6mKMGuUpdqPl3frhWUWzYRSlDNijrX+yEdEWs/oH4po2OSwOaPnoRCI+m+0yZ/HZdX8pAP
XPk7S8yZn3c4eaJ7+pQ3Vv0IF3E0HJcB1DinL01pCIi7uOgWp/2cz0k384Oro2OZbqLs/eqaNj5Q
cX0GE6x/eTP4n4iPcDJi69GFVJqAbJ4JRQAjebk9iLXiJWnq8WJub0nBxWVci9u9Iaz0Fq7Wv7Zq
cYqwSICWzaz/njZKsz7fKvE7UVN+gn7yj0j5rt+HcgLGJRj5WNg7/039f5tDVieOLgGFCiRN54K6
pN9E5uSojk1r8Uahcg+wdW7UwsXcZoexfEmH9fEPj9qZl3uWjXv0MzIe1YryaT2CSGy14lzHQdFZ
CIELmUMi7EA7PWczb9wlodNIA6mpdKn5+gWQvLKtwswTHCWxXRa3iXIHofQicHXKoICqMMgR3iOH
7it/A9wJrGEv0m1AYnRxdBH1HaHW5oAhAPTLY2MS3/KdZ+giOqcnHPyL0nqARCHUjmf51K8NhhQw
Z0RyTXMFTu6FrRpjmYL3uv5AyaC2w25nyaJHygB2dbQL3Z5XmgsC5FszARL9otlNqrFNp4qwr2zM
rNY9vhbxKa7DtTTbNhtJcxBnHW9nn9fexEjEZfz6cwsTG+zIGQ4izpHNkUe7fokgJrc8pBhJaBjt
q/PIpmb4PROhQU5rMv5TUSFiYdavGcNcFdgU0i2oAefxbgjF+sdDhD0qlIDK+oiYaHcglVJ0U7/1
pr3aVwe1GrwZksOFDIKmQZr0p/bMZrtctG35Pv5+8S3+76EVrQKOSzGp9jGiecbDhuoRCgYt/SMm
c0WQN1cCXEy4D+YN7Bdf+b1FpJCb7hIrjrbn55uPACGROxE4SZ+9afXsJuySRvX5tawciP/1/Xku
JN7h7DKCiPCx8wG2mmyL23b35B2YxJ3mzFZajYV1xamQNIJe9GCAer3pcQKuwp0YP6sk9r9TtKBa
cueoxdklohYo8KBww8m9d5W58TNJT4Pgo0KLzI3uVRrVT94Q8f86yrBBv5qT8CH3z9EPV4GkUXlL
+Us8KFEDpW6Kl9AElwf1cvPxKDBnFM3y088p3Rpn4eVajZOnYKFZFDVu6jA9qTdhq9peHXr3jbAM
1qsRFm2S2TcbzPTAKNWgYyPEAD04ImfmoGvX0g6LQuSE6haGFJrTsa4wGvpLiDLHMMYvclJnNDPt
djoaylqnyaNn9xalGGgxfUEwIvAPBnkbpWuVXrOsGGkpwiqOxxrwvBe5PFeQjQnvMPf80dmB4JZ3
bdH7Jv3IztYDkRjRte9ZVE8nFEvU4p7GvN9/f3VgsZ+e5EmDdgtYy5nkxkwUT6F4EtJKbg2Sfh4y
obXeepGhiMgaGMAOF744xo1ijVplFRDE/7H+ocDuiOfi46N8MBm1jyuoNYaGzLNL4zl/syKLmxSe
cPzG6Xd0cP73iHtQhYixJbupPOP+Rhm6Otgm093PEJrmzGes9TLV/YRzMca5vEm/Jfx1GlT5vVhY
7gaHfHfOu/xIfbYGKVL3EOCwPC9ID/Wf+dC3moJtiLAvNUeMGHPcW/biwDrCAr8eGVuxT4ijg9O6
uf235LVzR9dypcvwaQ6W93i161Rw+OqjWOwVHIKQw5CmFMf2PgIIk3QfXmqUQjfUC4NSuT5SksZx
ZioR0NCulu+6Au0WmnYjGTCQZ2083skXrjk240eq7VZ7EfeEiAtq6MSPlGAEfVMAeLIpkuI+Qo0A
DAom0tH9WnQS1bwg1ng8gSoJ/cMjvVyOrXMDvcqNq9HgF8NpNTUxrSZ6w4NRBC5BLUvcsxRbFggw
dnXOuOWsc2rtZaTY90AaD4/XK+XkQM0N3Ii5AWL+jRXdNOsRk6oNArCA5RTbw3ZUwIFWoTYbto0P
eXqqvlAMd8xjrR9JEsG8FwCLGcIHdif37ABDKADE7/TrlW3HwqzKiooW9uUNjuU6VE3xSFO+xud1
lqgwmM9vWTrUTju1t1Q+/6irvnWYwUgg5uoi9/PznjQHiQOGaJ/iWXBapgxplvGu7BLVxRlENICj
6IJtSPUInWpR+RKOjnYvheP23e3F8lKeoCzSG5jdbrila37dYz1vH070gR4T1yklBH09okIAmx0Y
6RJX9tVYBJQYSxqOzYvtB+du/1hJAYltxb9UC5nXaK8DGH7+fmD8kJCWt6OcAG2gZZzqg9Ydr+Rm
kODdmafa2AmW8hEcHUEiRuGH8YhPgukO+oahwGFFFNyAYOV7Yn+7uINVBDUZz8kpkw67bu5j0++R
oFOYoBqFaNeM14fDubiHU6Qae/1jFtw9LK/P1U8yrv9TlxEtI0vOfA6a3XHZO5GKja7wPFXpOrKe
jotJ/33mnIwlFZRjxLeF9JE9CR29mScaETrUe8GDZPceE8UFZuX+FOomwQsBbc/ex9W4vEOjAdxU
vt1J2hPyZi2wpUvCTk1MP4C4yPFzOTkbKgrMpov/+/6Q402sduBXiTNOQqO65U2LFW7m2hURZrYg
qzktw+7B2AHWZzLfOccraeAiZQi2BKPBripL1VpJ8ny8f/8SF7qYaCldyI3avnR2gtCrCWLY57Er
uT56Ija7UwYYW9+LRO4OmXHVGTNHAs3IcPbXihVEB2FthzuPJcUPNdl9aHmGBLP54Cr0u6ShmHbT
d2Fs5jNELXDqIK6a/OzsqWyoqm3dU60sNB63DpHNIhs0kNw0VPqpENP18dluJQBYvEYbiMQsVQg8
syJfiPPt46HG9SWAoA6Mndjo+DjudoL93jI8qd3jCglLHdc9be4EuVE4KSYlfJd3C6bETv0UAlRD
b9QonQgYS3YPl91drO7REjwangXO6wBs650qo9KtGPv+nfnrrk1+ByzpDRY8AzUSMO4znWPUq3CS
VAaJCw4rfvuX6OrHI42HtMELY8EzePqsRdhUUOf1QTr/ViPUJZB7vz38TKj0mh4cpNSgJii3w8b8
shICQrYUr8sHGK1lSqK7fRCmRGgdW0ETxh+NgCmf2CpX0HDyufw+OpwvZMANw+8PIhO6/V1LibwZ
Hk6FueeMRIkoxcyXGYabHQJLKZxPyo8VIMjdTKma26Ehg0LtvyJZTjYfla3i6DECSOamKfqndmQt
KuMp+/bt0lyvg2lsPY26Ly1b+MW8S0zf7FLeXgyumcsJk/pa/muXS6o5/mK79FXQb0ddWiDRGbqI
qGcRVlMG27X9jq7A+7dITMYVi+zIzzuW+ACQy7S0gWRdBMujFaYUANgjW/tAfrwnqHPrFwzPTyvv
JLBvo4wvKXnrMMOr787mZ8wrOIEgChqmZZuxxnXmv7JcYoxB1qASiWRjKCXawuD9jFwz3ihcg+X1
ZsnSWhpQUZkCRRIcIHK2JSjvjWyw4CXyOJCp15pLEAzYLUVxkB9kCr37BvHdYB8M7o+3OZzzXlP5
EEx/M7vAY9mBZF0ud38WzUNOTXOZg4NOTOht+qXbDPbSQjkKSCu6iefokOs8eZq7rNKRbzisT4xD
g7XEU5160qNs9prjVioULFD8fWWWk/dksct49UhYv72cJWo+vLEuK7DwAEVgEID6zwlWgscKc4dw
hhS357mg3KO4bYgRRdAJ4TLmjNqLra2LqEaWOq1TsnkHFbpxSFRKcuAxJDcRiLqzsFOzBOerWnYH
LJn9Lp0Op874YHeVhUXzhfEODlHxCVf0Biq9njpUqpbr3E9qG/d94oR+zP4ZAYA/UP1LCPweErSq
57bm3iVRqBLqQs80xqm7HN6lLAd3iAwA+cmn04SbUfQHXtfAOnWX8L8Z3T0WW64CubBuyqCT//Ql
twZ5RMTR8A4GUzvURWr3lG+j6SuYPXBr0T5FIm6DfICj/lhjKVuvUcdnt2witf54ScxtCUtz8L7F
aDhSVBJrEOg1NocMmCRoq82YiKMOx2TFs1iP3lClSihalr/ejKCSOno3m1zKyXsaNih2o9UeFgFm
DfY8LzS8JBub2xRx/36/+SjuE0a5Gm0LSBZDlu10nhOUGKItVGbk9b2MK1g1DrDYSqBbbGyHxHeq
1OS2EQjyWu4f5ypKdAxrJe8L/RXohm6p4Rzbuh5SCrJOi4tbA7iNo7DOM9oAYl3+GfJUcKCwnA/F
SEhun+Ff2pGhkmM0g72OBevmK1LEaB7MXUH34vupksu2eF7RcuI2pi/RnQfoIom2hKKINWiTAx6B
M9Qjx3DV6ypcuihRqkv4K++9fRG61ELi/u+ADniae/7kTDiZomvllZGwWB7Zg+5C8bJy3+N0w3NT
jzNFsp53no6NWfuJHR0HnNuAWRbCHet6fmhMfejW7pf8lNgOGN2z/Xd1XRxHDNHICsDSm71hm8NK
4h3Xzz+173pEC0rTCOVoNVw8wM28jcVlCEvcSG3EOFAs24qMks0tFvlp8ZbNoYpXGtPLDFR0Z857
Aa8c7WFpluqtwVwMk/mV5sF3GQOfAnXWAxPJI7+Cfyw/tLSb7Ro11JDxV2AS7ngW/mYJizFTGuWP
vW6lusDjUBI25yt8T0132OmooLtPoscnjeTUlMjYbzl1zQvgSM/7XxzKWa9IUObSTbh3Oz0MK8nG
hDamIP/81OeXk0XcOpCDKtHORlIn5tpMkJ8t6qAOe0nGM9XVA+U2d43jMbLPSCdaeMLs9gEcY9rG
TarGRHy6HZtaWtpCGg2q3ENeG8172ecad5LIOLHkWW9XDUZP3oDcCJe4sd2LM53CckAv+y5dldFG
Zpeoo8Oi1ZXQiWYTS4LvweMUNsffWO1zExz6kAApyVBgWeBX5Bg9KGu0s+TcZGxeLG8mZf38Q6C5
KE1fVVwxG4mHT8vqLIz9OIjrhmMlxTls6iR/YK1RfsCjooVXhBgNH8oZicy/rmjCeBrpbm3/4zv8
R74YB6b5Xk1ZAoxd25+1wsamgXcCkvJiSPpt+zAyV885JozdrgZJ4xhTQWbDfDJaxhRTrFIvwC8I
cBqt9Twyqnym5Y/2O+GghrQgmfM5NY9ftddtS9vYGZo/i1UgTkRSTNvGL3kJUGan39tnioXu4sAp
kEcEtERlgeyKHu6zWJNQLSxp0TuEetwjJ7k1oia2hRcDqo6nt5aq/LKZieBSOlg7FBOwg0Z+MI/L
dc6H4D/2tSYFCDQWcH0J3HQc1tTwDoYLPZjQzR88fnXXO53m35YJoSAEawim9XRUMU5aNzhIZ5sw
B13XkYwKR/VsnZ42kwH/Me1HizaXj6aMCjRafdLNY38x4o0TwejSdscAXhTGXo8H/lL8FfOPXxL9
V5KyZG5sGK7sg2FA25g+gp/SyT3/CMrMyUzjCQ9CuZsrtf0EsqNMCPvU7q2froyAdAFMfHrc9ZmA
wyZtqph9vgTjZuL8TBti0AWKFx2EMBnb6ZghxY/Cf4m+VVYz0v1ucIU11HdRMlvwPUD/zW6HC4nf
LHT6OlI216nhsmxQCF4fU7fTt7nqYj8a1YgsW2G6hj5ZlZaN099FgqGKNDykAnzESaK8LXuknL80
KExVMIjm3UaCWZhQMXeJb484YskjMVu3qY4qAx6bJvdcocePIbrrKmNH7uzusuzpBP/0QTDn2xVb
IdG7Oi/Rcdm46fB1iwLAm3n0S8/BPnA8UOUWaboRs+t6zvuyc9o8bBQHPfj6XoJXNo3Cflo4QcmP
FsfT9inHjHPeAmzToGkBTiMmNPrqIIFKBdTpd2iDd3XM9tj+djPCx6CuNu4S4VxaIFDhYMcSXJH1
vp+SgMicerCAco7DQoYzPPf5Brm0Ew9r+pVIWCBPs0Gq+FEX4YmgOYd7QPQop78LuOno0EZG7Orf
2Cv3KBsrlCFt/3eX8xFoGELmoa/Tu1yP7BMNd0zAqYpI+6O/YZeXUi492lbCxeuwMkodLlCKPpKd
SBXG0QPiYfodKyt2uV/TbynQFxUFoTaDM8KG2/kHQIyW/1KrQsS5uQyg1s7ZV0Ux/xfOPQ0q/CoF
g23xtnw8p1mGqc5PzWZpwPv9MwPEC+9/lDitPBh2s8Xq2bT+RjSLfQVFFbQ8fGegv2lretTiu84B
eR+B/9d6sqsVWRyAX1qc5qNxFj5m5d9ytrAqtn4ytCWpuinh6VGNrrJ2+gvmGbIqJf1Mt4ItSjA7
RaR4Nd3OCGrBOOMzuhMeB7ZfW1dFc4L1hpWMSV18gx9CJTjODWdrPk/pzDrYrNumMJL41YmJpJI6
biJV2XD5kJfBAX8UQt7pkDPW5cEpQBlysBOtnkNNxXL+IIRLph0Dbr4FFFdZxaF93HCIvuJbNBbP
4/HlVhymgKd1jRnEfLwwWS4wdAN2JnjLc8SasxvAIPqtfV1TmqrcDlwNd/PlJ6xGpkPtLSOpK8Ia
nsG7eMlwPEN0x/rU9ZTheyfgOye2x+JzG82e7S/6OxeKHXvLyuhGGSRcbLWvAsezrZo+91+2MfR9
HNBciK3VAi/Tnbu7zhAvfTDcM7zk0cqaGxigqIn6zcnjOS5oTHhWKncjh5lcq5DibH0c47W0hD8K
8CDjBf8gEbRnY7ZhHTOqrcgMO55xJWfsMbcujdVvR9OoGUZKc2N60YTbgUqEqRiZ53toHIqf8aqf
sMDSs8qCQbqEZkhSiKunR1nIh6vD7qTTbBSTz4f7BuEEUoPmHfXrFRq64OHL2RwSCvKacvBH7Tp9
nWuJ75LzpE/WimwpmQpvZfsuWOSpQVjVDYCW/Cq7cPfSZx1rN5h8EUR278GFL5HfBcrS0UJ+omGu
Uv1fP8DdCn9lgCOamTXn0KGm532rk7rrXSz1w1f/p5PRubXDVUdpr9mZMIoV+DeN6C7vH4JHDqtZ
eb7wUZHZ77OwRsWVQGbUgVbPEHC8iDYZ11qlKJ5I5tcuWbHthoqm1nI6q9W5p7DFr/xMCnCFwk0N
OtWEHwyevouik63eICkUnikdlFmSyezIKO+eiEMAVnej/AjvPQOiIvEcHYk5n5HbFUCMWrzqcpGb
2MbuWZx1u6IcB304+W7f00QjEi3obkspT7mQI0WOrZDB6Jei5snucaZ+eMoNpfE0n7vweRgU3QSU
HnKJGpdfmCk1uMEO1GW97QL6yifH9N7BIdGeM/ATUTrn33Su+f+YaYUlNOlcPzSAlVgwQJOVzg19
LdcM1iRmR2PG4UuwIkNeXjeV2OUqImqvVeCIV6O1gqs6sVj85AGYGhDdv+EpywBigPV2/CLluJtK
Xl1QMAHg6In5oINa8glSIqH2nRWT9RtQaxD4OqAqsFI+MvZirEdIg5Xf3SuAtoayFYTkV2GnSkcw
WJw1Z+0RltdGTG1XlK/W+ZPGMwMrF87Dn3h6cPYpHibynW/RppoxFXTRqK1ncHgRs/hLC3ZgyV7N
qlxJs9BsRbwVNrMyemEwXAe6XTuSwbRvBfL3aDbgZiPuOuyvgLHPUfXss+je5Ki/GYRkBj72FjtC
Dn5PEE2jyDzjGsMYjFyouuPh+mPqssHy2y7/QvIpyoiSTHnN5PflsaI2eLnBrhC7V1dx10iOKbJ0
HOiV6HdKVQRmPzF7y4g2wdCVzYysAPf2VypiKCxcvI5RBNFFjTvPLtrJgB/P3iSj+0tKmUvCjvbL
PZ2d9XPRmbt02BRyqj2004DxvQINfoEX0Dv6vX45f5d7eOujh1MqgPN+0EsSd6lkKXZoJfTJW3B6
pdk2NJg/iRD13oAkDVS/kBNpqfLpPdiVvUg8cvNQKQba/EbETOn43uZQXbftRw2bduTGHBB5hOq8
OpHGcppTcqjtAkEAUUB7X1fSKw/VZ8atdqimDakB3M9aMYcQ6sZQvbgdy+oiqpbJjkeqYMi/+H8i
zDh85BcxjPueOGUlRc899W6+oxtecLaPphfdCHM8Ti1uKuVXw/IM3mv1OrVAk6a6giwb2JnsGbRo
N270hIySCgvTFKB3B96CwDOHZog/Q8lkgSyv81RgVgf8T927Ig8Tw51fZkPmj2x/nFWMKi3y2hrq
qJghBdiQShzKvJmjtUj8zEIEDeNwlhnQpFl2s1YR5EgVJEdcI+NzuNP5yxJUsHMta53vt7m6Fmsp
LcitzVPSrLYLb2H9Tw1v7ek6D7eSIDRMurs2AQBKJ8pgmCEG4y0Del5e9rn4FaKAAQqKRippNP3I
U43Lqj862lkgFH5ZOTGJZoVcbiqz45Dc/akgAYz0VyTO8zFJW0C8+IelNqJS6mFtR2pUsejTlHcy
o+h05ZAb2DI4DPADE0T6lukXisj5e5FTSxsPompaiYZtWpPomaRgLJ4yFfHY6sKjwOSw+2EEkYYT
25PLLcKjI5sys6+t2HPfqfaxWOyeOXBXosmNW64EJ1gdXGdxDmpuCgcFnini9vtmDZdTezOLBt1S
fpKd7CaC9cSiSFSvT3XHvFWpj+DrlgQssZissgdomESd2aDaaO3Rqo9qZWwPPpx0cfSY3bXNmmp9
t1zsd6cUi/GIZFKAT0cLKcQxZLKKWmVRuvjylwYe78MROZn3WMuf9MUnS+ST1AC5q12SyRt4M0MN
4nhTW8wt8QlPkggXbrdElY7BAQHHnbKX5rnpBCuA208atGCuaa3bFTfWPgUSMTzrBPDAkdGAt+IG
cKhi2ii+DaQbPJ+93o/aEvGTIx4IDO7E/i8sZmHR4G2UnXQx/u6959Q+PNfE/yxmzwSnsRxCnn1I
ICYVQp3dPEd/QUQNxk4HLJ94IIRZeEQ7IRn9+wMyQ+H+5jtnK5L57yxqVoCSBiXea/WvtHwVrMiA
k2f2YXEaQ/wxJCJzQEQGag3XwcgAj2vwA5shqCJx33+VTqKtd7A7SUhr4F4yTgQLQa6sT6yfvO5T
Pq4z0sL/lDvK2nHB20o5G6Mn/CcMe9+aHSqr7PSaKxPxbRrZh9/e+n9Sq+JdACc8BwH7wJdgPOHl
oTbv5lV1EtuBoqV2WfNedLozJHozj/J3986hUFbJCvf5sPQCFoCweXxpvye7kcp9Pb8zX6ogchHu
lnuKCl+OULE3nKjIVGUMqxKRRScmSfSv9i6xk7bw350uxSyoVYCY828YX3QzDveOg9aNhmjshXZJ
+rzDmKUEGwc29th2XKZrIB/5WypH/S8qb8C0uPnTLKduaUhuBOCTEPEuLopIihipOvlWReUsi4Js
7rGDIKWB2ceCRoKqVAQ6kydPpWXrnS1VpDFIlTGfDHWPeg5hsa3TfmUJ3L6OiUL0n4RHjpUN/WO4
l/txJf7SLTs9goPlXhXCtEliFfo5jKE5BDB5qNQ6nZLUtEckgb4xUqCSvlEGISEU9nE0nz2SA03w
y++1c5TdWgOtff0LJP49p4VehPnLrxJdPztgcTZPthOeq0NJpT4OoE+hVG8ZTP0sSRUn/ojBcotL
jQnnBGVUS+/8nkTcmZ3Z+pAANQaF+JJyCvwEd5IvNXR0mb8GphQRn38eoMal+DcUkL1f32nRimHC
HPMm7bAhWlbunsYn8GkyJ4h2pU5GAlahxSgQASp/Xb1iILbKO6yGX14fmjYoYps4IQGVeZLoZp0C
PVqWA0IO0hYkIiNvTPpMQ1Y+lqtUnIs0/26qgCvjvnfqSFRSk6LSXPJgvCOzcMqiMHXHV0w4zQC7
HdOcS/znz1ptVz3rVqByCVND49VXZE3IlZuEU2tM1uVpXby311zw7AZ0i+DUK0+IIFZA/7GqEE3x
fDpZvV9wQJh077NFzQ2LQsoc7SML8dbf7ItYH959f9jvTD7ALtubxPSUoikUYRRuisSoN8OAJ/+B
xWAET5etqsu5XJYwM6paLrDY54Lgau2Bv+NkfeICrzaJqzGvD2fDKF8t4Fb5pu/Ka1NDCPnJ5sFU
g7WexwQ3CUAOppFR3Z4TJc38bf2q3Et+j8p7edOcy7ZC/ZEMHpggEGZHuXmtYdZXpEqm89SQbL0F
QQ5YmO8faZhPnXO8dAVoNcvJK4XHHVN4ITwF8a/mPYNiKNFC1CUW9ObcsHbDUOlSQTs6eOAq9pgC
ilqozKubJJNRjIATu5u84paGHsji0F4fMPwUc6KNk04u1YPuPg6LCwn3MFvasUWG43B6kMfMbnlE
3sQde+HYYN5Rv2pkcmYk7DXlBHxBA1mTTHaoGaDYGDCUAzfy454WtzPrU3q0QGxxbV4DhuvSzJ3y
QRgw3KLq8zOzIepatqQjw7lMSP1IysvN9RA+ws+RaSwX/zSn2nZtoXMEoJdaCFgS86nh6SScOGq3
1B1m9VhHmd7wYF+CPS5cRLEtLVBTM2l8ZYJQW+VaUjlP0LlyvW+bgLJnBWe2ft2uyk0VeiKdZMgl
GQfk9gvOGiA01gbaEuwGO4EnRJeVDWjh6q01VJsqR30d2eB0x6Up8syc/Xknfgrc/esYJfn5Vl92
ik+Toi93U8Nqai9jBF7q3/fTGld1GKmEyiv8WOscp5p1klHcEEc3mvxAZXnj0V0SFz2N3IGk/WzM
iGwNnEiJIFePyzDfgPU7e4BDzzaPcdRtooIvu2JVnQ0jtQIRCz2P5beDk6ux9u1aGAsY9f/lGnt1
hk7vg41Q04OsRsvPl4R/zfX14AEkSpdIUrNewunRWkpbBkw+8IMZM60Y72pw2mKMNajFyIV2BYX+
OrvL01i9kMxDzgsi4y4iM2FJw5USvw7uvQ/M5jFb9vt/wcX1eYyuZmxVaJm1mSXLalKma7yXVvN8
yD40su0JjAWHLjCZ+3gJ9LMik9ywg60kDOfSxc6YHm9MoAAZOQP994te9xaqdgBP7e4V4+hQT8Ig
XZHMayJcf2ClyYRkWjPkxUcJWZob02W3DiiqibGvbNH10jNBDE5DfEibaaCqJkiJDXekaLzgB+D6
kKBzWSu8VcBxgenPAlUrxn6z5glFCPoyHIVT9KSSKA3AV5CLS34Ne6utEI2k3/6DADPkja1jJbrP
N90Jpf64utUoQ43b5ta+ew08YQ6ZBCMMkuwCA/98jCDZ4XeUrNA8i+/P1fZu+E4BkAg10hslBF5/
78kvtDhZuwK80s97GOiXlO3F2hg/jB13BbAu0jcgEYwI9q3+22gKGmgmunTHqevAF9BZdI3H8Pbp
v9nttPLSqAQAZVMs0hZbT4B14WpHOiNGCWMXfb0wZgk04qfFlVG8T8Ia0bZNt1Pc8Jtu1OYYWvRV
v0v9qQ3VmghwEhnQN8tyAcjj6vU4MmtMwt2dv3ArtagoNv8WobESUeSZshfyTZyhpNoVCzekuuBn
DPmB5kMolFqeSJD0vvG6OxDGUhJ0gpf1yHy4qu+m0W9XMnJTvbqOx8tea3omSYbrQ0ZNUgTQWSaB
qZPZ96gfKNJm8cnCIIscvgXOYmbzWU8xzcUuLVxF4ArqVAmXcz4YhfD4wPn0O44J80EXKXHEOtCq
EYcSJYYlFGPW9sTSv7DhR8BKH08mh3GjN3JVyt7tHAwvIrGZqH5/nGmHZXAEwSAVyfeLggdgnpj0
joiINXwFymYbjnfwWulXc0+ed9PDoiy63gbgqU7D8XtzU9tM5S36G4JwHgT4UmXavfFlzBSf/9Gp
JxBgcuREq+IpN7+snv7ffkHawS59FD2v3P6b2HkCGkmKRbaaTzfR+H/+yaZS/SvrLTuECbmCP/XQ
/pvuRZGreq1EafrZjIZ0jW4XLVnWM2rrAHJBiVaJZttpPoN9x3qAeYAWOAVbEwEIsrP49zhuiMF1
I4fTp5B4l472LWV7tzZJrvhTbHvjrPldxcYwEbn+V8gRFsNHQhD9mViJyjC4FqwmGNKgyAy6Hvxy
wcgWkM+L4n9Tb2Lcq1CU16d55QaIgCqco72fcQ2fkys16bwkplkoIP063PJAj+MC5OzE1gz/aRDP
X9LdejrsCnsZlbri4QFuYbmPj0PfHy8suFnKTg6CgboDTLmXlLChw1dVzr2/awyEaW6Z+WaBqeU/
n+DwxvT/ZL1zAfj56PlrmVzTu8/QGm1wkoXaja5BACyQCo10lZbe+1Ry8fpJXYLtayDn5YPmYO2j
SqQ3A1BMCJZ67NCDk7U5CmwDR8bNLRvN0dhY9Ma4qv9Q0lft5F7NB/8swrQtQgWulajpeq4fsVIP
gK/6MPCOZgNMLNuTBrhT02xlcHtaCPdf2ETF5FrYhDf36/sj4pA8/fgwUuhuUM9SqpGl3GUnnrwS
Ppiwos2DxW53cDwLYFD6+wEgs3r3RI1+PaKeXUZedpu+tJvDVxs4Aoiwj84UQ2HqhX5s/xHDUsNY
eJpt6WjBfkiGJ8QenlpOTbCayxZ1u7xDFGYYRYIueZAxDjIebXOjAuuL9etC8OisrXHaVE0w6hQx
BRMS6LfdsrgZGBgHnDnWjxCDwJIsUzdSnxSqNJJIzvZ4CemIt3sw33Jnb2agtOVXom4PxQCHN19T
lwziUz1Ywy/xXcDy10YIdinoY0xmz/Fi86xAoGbr9H8FJ22FrOml+c6+23PcvzuTENH/jvyXXipJ
zP1tQB8iMV0qv+O5+i85GW3YPJqv+sz4u6YQGHyb1PBsDlPTi8C32n74GO49vL76fTfdR5EoWPMq
d6dQ4dADEHktyNtIP2E1NX8aFZ3hYUWZrufaYhf3gXl3Bsvp50SfMq4KW6i2gubaZ4SfcU+LehdM
8ysraAXUccULL+wGZ2b+tAN/zt5K6TjeBmaf2jcTzs/FPDGWhK/lqQ0hG8oM4c0t/+LA1ZGwTOGk
8K4iHZCkdN2UPhokaJwycF3RulfmCpoEARurgiMc6RQrm+Mpd/ZewHZsbH47aaJ+jcQj8V3kp0k3
cHDMJkmgeFVD8nw19dCSMa2WRaFdq2AV1iT1CsNxmAFOCKOQ/qqfnTi9BoiELYV4he2Rn8K2DAJG
3aiJF/aVLGzTFF8jJ7ZNwTUmt+1w9OKD6e4GOofYjyMmVMm/KSeiZpsQ9d2UWorxU25PkVorey8F
vk52c4Ht5XPTH+dY8SQNkrl2E/nAw1QIDWbEa9TgOlRAujqoHB8uZw7ozrvPPxjLK27S/13hp597
b6BpAD2bdXEexjSuxNJNLAouDRBYs0/ovc2hz5ykeuU3Hs66yvDHURYSKSidzs86NBy70GIOCVRL
spSGVzUpTMloXHG0lAVFUeOlEEEUXke5ZbL8gA0Oc8MvI/lyu7GhgHo6TIA0COm9ang7n5vGSVWV
4C/nUVk3zYljdv75Z4qCnA+8RNTdlGDic7aQiRfMUDCb4MF4IP9ESGl+tkBUbA+2Jk1uvDchyLwa
aTh9a/Za2Hsfa3BNpBUStY6UPlWtxgyLfkW8mGXjV8VC3d5om5QoCd4J8tTR5vFmucnv7HK+TYPv
3piSl/qJR4vN9ReL2vwEz7M8H3xz/mGz12IwDbvNYM2awnXsDP1ueqcYtCcmU0XexotvutWYERBu
grRKu9tq0Cwtvfd0uTvBFAaqQju6nlGPS6q3Zv9MGab90jAAZxk0rPBtlG5a0c1lm+p7733lQUI+
PzMC2IBGIA8os32ryDX34voUw8k//MttwAE5+DW+JmVRS6+2ikrfkEWAZYWz+qiroMC+T/Q2gpiC
g0Y7TYextwpnWRbQlPj+G0mjZLsvy6AOLrr4jjsxLm6obP6YSjdUh6bW8X4sPjebOHD0Y3C+ob07
tIlT2Y9bsH2KIekl+IQMv8KfQ4ueC2pK+qw6cVGmiB7ukNac6iCbgLXUeuZZfbwdv+k5ae/WwVHr
fOypZEtgen4ttiYMZy/yVliXMgGi9mQRu1lvCS20tv5ycBMw+QcuMXfgU6IqagwCVV5fxFLgCQSk
I69jIuXSfFsfrCsjGjEpx3FDQTas9yeOfw+2dHIYGwAcidu2dxFiBPz6NxmW9+pyZwjkXEL4+xFR
2EoLIyGAfPaIPB+Ffs2eHkCJRYVCV/Msx628c9QkzkxjgeDYES2gxAb7JhzpJzoqKvmRyhmAEQez
JAfyg+olDZQJUMPmubaG8uB2uI6bHJaPgJOWzNc8/QEVWAqonZa6rp3JFUvXjAzQp6C6Z8OTHC1K
YAyJl/8cKzIltxpzzanhav79SFqcys7Z9YyWjC7SRuf1ENUlcJcs5AJxd4nXISG+3zlMfr4sTOVL
wUoHNrJLEiSr87LgacbaPFCoG4C4JQw3nIdmlseYw1T+5YUcYaFahn77ShEHVDgZ5I1LGummwgfL
m1blupTZrmlF3qyXipKEpwKzGrbKCMmqq3TnI/3rrVargRaU+VrqIg6n2RdKf4+UJ8DbNo7OmAu5
i86RA6eXG/NgItDmz6jLnTFo/yZJIaSYPMhO5Ky9mIhsAK4V2rAGAJ0LGUMV66RyHLI2jYay9TDu
Z21/uUZtIWcx14BHv9oqyltlSFkFm5Yck/g/PUfb/MmR8lPPXCn5zDUCcbUcNc2StCY1CrVso6Ch
TJJZZzJbdppXpLiQ+rr8KLoZvD+D6+pl6s0YPFt0lPrZNuOpjVUOC9s88lEAZvnrf0P12hhLof6y
DWc+BRTauRh3yZVPbQ8RWx2DLrwDmIa/ARy+09qnRL7Tet1PorLfKfc24zgATwgVCcHwhjtOsmlz
JeTuivPneO7y8JhFqrlKn16N6zQDL8ORe8uAzmAceVw1Sg9Z90/stkw6PRccRqIsqJ94W6hvSdVV
vPQFlryhDoa6u4nQbR2zTK9snmnFmaMNODFAJqyvC9bajt0W3jHfcyC4CVKRHeJ2ZB7BhmPpkBNh
tbAmIzPKGC18VhokvsYtzQypSxDQwpFNadFaK7JhHnwjfnsmmknQBvIKzKGSYQASj/kuQcSjBv5a
rDFiXfgM2pshggMCiChQGpnf9nb3zQoBE3aRzXOBfo1W5fkPRWrezQlH9kdGVDt/rBpR2PYZqLvx
xavjmLhqtUdl6msCHQ81ZhqcuDR+g2LuF+fGA1Ukz0pR6VHnvnPPoMc1C4zLpaYzB2xbKV5kZ9n+
o2TenZpm1vA5utEZHjjcbR4NIsHH/l4J32nAT9UAVVN+eFyEVaUhNna3veYzkVv8DUn85/5iNRuu
xlVHw8GQz+7nSpRYnnEw9VOA3FASBZiVTtHmz+tevZH5N8Zy7EvTwbNhzg+zsnpYi8k/Uugh/BPo
EXiHu09qxJjSZGLxr/lyt7bMKAbky+8Ic93xBmvZ3EMevfeO1I4zzKLa0jlwUo5xPHzjuWJZdZmG
dpVig2f52ksx0GgVn0jSTI3ne/jjp9OupnYonm+jrPDudZbO+PvD5u9dJbjTbpScxUCaRvS+du8u
99CUU0e699CKg6byXU711P2BX9uWqqVffJtYMyMzo1J+q9/HzHmE1gZW44P4GPJCh3M7fjuS5gF1
/S5aPzNmVa5D3wdvaea/5xqFEErwzVChLHd13MGvi8ffGIGaLyJb49dDeoPW3xu8vGpEs13mreN3
m+Whu5RYFHR7l3RU6BZ70tMqljRCLJKxVK95HTef0q8xwK4aFREFIQj1syvWUydJowLAZhdtQ8IN
9+E7m9rW+9M3Bil7JknK2zOtAnZDNFwRgwq6YHxqfmrZsGrGnDtcJMi/lYtJF5Wz1IeINyJ44J/r
13/dT9W/HnlWFtMsvJFgh+/L6TvkR7X3JHqtmCGQoVTIvbaB4Q6eykWJU7c+6sX+d+wGXdqPMXgl
7itFNDLzov+ArzAvrU6Y2wpVQ/RG7p0vb5OjsijgBTOHfSrf7Cn2hjKpgrVA3/XmA37uRbBKdYyv
X/3W86oqnYLFb2zVGR4wtnTFSdj7NzpNSu6Bjk9NBnMpl+8vy7+qdyRTn2XJHmg3qGcGMuBzzaAm
scfHsg46cHnEJmF4/rG4VK4pf9KyQ992HtwSVpqfAS++BM/FVYqkAnWmArIjUYRRWNTPNqK8V5PU
PYJRH4Jo656mPYbCIsFDzXca6vnT3lNwSaMqkvUCgnwG5SDb/2QWIH0OKIMkXLZCSqrcGPaiBUAE
MOm9T8GcJMx5Z8PJg8DqvDCfR3Q6sAl6OcMtrLlpI6746o3cD3So8ONFzyfmiuInZhbXGlH46ZzR
KNR94tSovKjPeabdCq1+A3JlgR8Q/Wt1XhwBHSNG42ysCo0pOfC0WdYhNpo5qtCxBjgiGx5qktUr
B4K/bfk7tbv92ur/z3zBoLPLY2y8jlK13YsnnU26zuhbuvugFJSzJHej+Jr3xEAJV0ByyPayXcGa
nfRsB5lYXDFgzTXtmU9MFHI4Tx0vreEF+GG39DPjBbP+e3BcUvLJ9ur4sy2BUUfXPRa7LnaoxLr0
WpF0DwyZrC0MJWz5ZQ9ncZZYy5HIkHLdCQrVkg0IA3c9M5wkwMh1y+cCtkqGF06FiuWTBtDHYXo2
++3bwSl0pMwGrBkIYOrZR1VqvAra9yEUUBk9DAi3xUrObjgq4oEcUhPBiUR/Oe0HNYEQA1iblV1D
4zX6FDFyvH3vi1p906pFDRK6ZjFcHoxUPJfyBrCjy2S2jUpQRkwuiyyRcS3ioXiatx4dU63wJl7r
xib9FVNmcyqs0kay8soWo3hbP3Atemej1zB16kbqsREEvFiJlqNuNX3o9iCEPgIgnMQ671caIv6F
y+tJ4QSAglu+zsufm0M3u0TEUk6XcRa2H6qbL0e0pWk94cIuRvrLg1mQWQkdpo1gi+hM1Nx0jv+5
Q2IWT1hCwQ5axv0nwnVujkYGF8/1B1bqj2hpyE/GCl7IctpOL7gsks/4EdpDx328/yULjE4Q8fZB
DUN2Do3e4PdPz71Ro7z24GTldm248lCbbMsI+UT9oo2UBiMFqUEVq2Tgp31E6tb+TI6cWtSuPQSQ
pjrsZOmuWTVbwB1gVjAJMmf/bvGKYZuTdSCM8xv6r9DU/lNQeMIePHanYgwjrrXFKmpN8p70jiWW
hfsWytIUqqxpvBCEswH+M/881oGKMTH81CzQlToLOoy5DT4Zq1A0m5uD97kDlGMPwLObc0dTu6HW
DSNB8CyTIjiMfK2RO8H1dM3ysSQ9pPRpJ/w82iKxH6k/SIbUPwWO/KJ93pN6DgkkuytLkdhDDzxa
adjVNpF4mgx0qeJi216ZI6O3jWPdUNBpNlrLhb1RvKQ4I8C/eyUUApIfDVYYPKKvkU4C7+S3cxTv
P1bqnTXQ68ELOy6Y39Wu7G38RYE5xIj5iJYKV0085N9Tbu4l0yg68unCQovzVMliJCPO2tfq2J/L
9VqmUXeu/LlZDaCWX9NdasGRfdlOirWCra8EqTcOflmy2K3y5q4ITHJgSTclCd4Hj5d6KlRPXJw4
pLHumvmUGh5xHQ1OqRzoXjLUo9IV4xRFRDdh3HQNwnQBT2M/A+yb+fsDhEGNlGhLc1XYYaGiYbKq
emWfd9x8is3kpELXOh4iSoTN9ogBZSWdqSNTZW08QtUCM97nPfVvdkImZ14HxaezglWEqQOobGAS
eDvx/g1NmQczWaCfqy9LGUwxcE5V3ZPSBzG7IFxyoLGnLzdUluIttr3PrpxIGFH5EyQoo4c1OrTw
ZeoV2C8S7JsvPcU0iAt58GdPI6e/KHLiMdxTzh/N6Kakm16OuZNrTVZyQukP/gGoKS9qe9M8eD5j
nz1/78/0IVnAGd9JOBIWwcSAmizyMCa69/wXyy2/kGgfkR7K4eB4CZ+M//fN6SpB7Xm4UWfieWgi
6yQ6r2t/pN0tKjWP1Ngrdt5NwNdoCdAD2vBhwwD45ffPevuz9r42WVmK0l+bygsn9vuumC4jIcg7
hlb1bab5NhIKCOMYwIoioJopNdeey/hdeoP1fqTRkkrjTmDcYtCE24JP9b2mm7GYpW7SZyFDC948
G4r9PGUxFEp9ShZDzCJ5v0mRtykhco4ASQ5uE8LYfWxdBqxXms8v0/6RHXcPuKVmlCaC2FjcfFqt
BlwXZURnH+zSgGkwE9q9Z2tMkx0zhPu8tTRwwpkD8ovqi3shTh2Ojw9DnA61+pfUbAJln90RBTul
kUUY9L09k5l279lqA7IjezqueDvjqxHU8n0g6Iy2tMnavvqY2KI60yF8ZWz1zT6I9Nu+tGAHE8xL
+idFzvHToj2P1WGilz9Vl5KBbF2E8ByCb/r/j6wrdrU3ffJaXQIU0VPL4CbrPUtdf26KS7pj8wb/
cxkbqwSBkeMVu80dpzgFkAa10dehwmu+0mSOJ3n5WXM8aWu3TOOAikZvxEHACLsqZo3vLxaln9jJ
+4Oa7gmwkrT79k9jUBFnwhxT9WaFwj4dCKvEb+NEoaOdzVGxFnEf5YNTVKwibJTYT8IywRm5tEgE
ZnqK3swJRMGfjVHmQziAIS9nUvAnNVfZnPtSiZ8hw6vUzM1iCaO4Q3qQ/rYoF7M7WY1yOd9SWfj4
FJo5D3qlEq/INERIkZ+eE163uNMM6iDbkfsRP5vdqXm9EChzD1+4K7OG5wcIXlPR/26igxL53D88
hyEAz/SY5I9EjCG4Zs3ljfxTIv0B10wELLUCRwIVJGqD3NdGsQy3ISm9tLBsJHV4NesygNDPfZwE
hvRpQ5CQC+D1v1ZXcSi2T1L1VipLJlnqaOZSQmtNfZh5VQfBEez8A6zl+1tQjvWLOexMfzrYO0EW
9z6jqiSl3CNexbnNFZ41jmdMMZhMrsB/r15/JwwpIkz8ru4SBbPHd6HPT7b+Pev2CbBTIgO1JQ01
TBtOkQwc1gs3b4JV+s9eHB//dJgDZnAlEIPSlXSHt0b1dlCiyyBU6E1/wP3h1cBB3KG8RQ0lSYeN
7VbJezcYVkxGtIYbRdBE4wy8vg0FBbDvWMIX99pqEr1ifmJgsDgkdWmTJFFt1mqfOsoLfQLcsm7C
oLMknSPzfT14OVyUavT4d2LbSfVphc07qibTtav8z3NUWeOPfezxqjf42/QMOg8CoczwGXvVC5Cs
KBTRcL6jy4AmeMVMow6ywMGeFBAPyqLA+azZ8B0nXFTbfKbChhrS1RHeFxZnKPdfWG3EuqW4AdRk
K9ag31bYw7YbT+pBN+JnKwXVoG3CsMEzNBWL9VsFxBiQg/1pKhG1Nx0DSJpsqwZpjPeduzn8pTXi
q+gBoFLDsu0bt6Ds5kONH5cfdbOS7kVXsrYUj7ByxZ0seYF0l2o3YYXHu0coTxTIbtSATgdYtFq0
szxs2eYidkmVGP30cRglHE/CKPISO95i7dDUHRXMt7QvRw30LE5ro4KZw76fPmEnz/zrO8uebyPG
iQz2MICJ7+4mbLvXns72qvWqtgW0R1GGp/Zy01PLcoRAuzFMCNa/u5QBw8xjUcGRWllJkR2l+Fcm
gkLYRugxw0qJxEXFtb0QJdkgawWVCg5Dv8DBJk5EbnYD5TZpT7FZQA6PQUoZxCJQf6nNUzobvDII
Tu9FOJ53MdjSRD/5KRXKj//15vI9j+QWL76mdyoM4M50FbSJ8FY9lHGm36WYrRPFKs9Mmaijqdaw
95CJV2NWwkDPTLYp4E2GIzkH+B0uhkoLT6LEQvq79e2H5wwpo7DNFgi7uYUnuqLvq82yq68miBYA
V0dejtyRlS2UXmwB1RPfOIY9VfinllX7yswHJqCT4FWlG2jb2t+1g0s5hJxL0dBKQLTx3qFUWmvD
o9FfK2LMWe8tRJ/aWCs2PEkHX25F3f0JuJNtSUvkhNWRKC+ySEJH6kUU+636qw8MKdlR7vl4E4md
xYHyhWG/bhvhP7OBsNEc2xdvKS34duNcZar4pP6P1VHhJKrgrZsuUgY/5ef3t3aHN8dWd3Xll2XL
R6h7O+Uv19dJ83lhgbN3Il6aykogTpCkjGguxtHxwb20kH63YGWdIYUnhl9vBhELxAeFpmps8kX6
t0IaooFYKIPZHgCb5uNyHXiYXQunMHIk5lCbJ/EOUoR457ZDWqdTYJh50uSLeC3mtLHh6qmfIj54
uRg+l8BHJ26qP+4jrlP5qpDWs0bayAC7Z/2cJJbyv1RHBPdnOyp2reoBDq64MrDvcxiGzkqp0+Ap
dylB8z1noESVYjqykAj2/d4rom1gLtXkTk0AB2WqHJPCsprk5RJVlSuEOCpX4ouvZsmMuI8tOw08
G16cUZQi9hC1+9l81AifpSdyk19c94KhX7m1iIWaxd3LBtPRZw6tnpwfjpjwVZi0vgnG06lrjK7i
BibO7L0l0txfC85ldCR2baPYwc5EeHK9cpmKOfAOVVIq277EuwzB4sYr1gdJxOeYNJb+ZEdPLs+L
CRPXOEDNq85tiRh62WMVQFzm5V8fLsj6G/lo34l/iONDVEQNxaJz5K9s40AFexFcC0/hwBnk/AM3
2KdC8zsTRIkJYM5cNEIsDrakomEf1BsJl8tbVCL0QhVlus2NYJ/NBNsWLqt7Pj3Nr5B26zGf16+i
DjXl7rgshk76sZwpBuQoi6beydaLpKRrwvwktBIGfhxOgDBnHsY7Qw5HiVoi4P6yq/ZGtH1+7K1x
8dviIBHDOtMBwLjyLNXrysYx1WjrVpWYERUozYqlSiPPf8cVZyiUflJIBbVVwgaSh/ziVgdYu/c5
vE1qyCvix7OBOQYmy0YRRFOVmyv4EvVycaony26sr3jUtynUDg80PFbmrowlE1vRJBm2Psmev8c4
3bcHiZY4dnd67H7sd5oPbPNkPEhvthL3kcHvYwjYdqwwAFiU8E3SZm1P1+kvcnPTBsq9+8SieRdD
mPhP8Y2NVVpVhs/IuUJsVtB+qX7UyvdrF55/QFG5BgKk+fSsQLxda+VEvGLrOVf/PWHLHylEaBxV
ToftFrl2OJ565/lqCbd60Z5CH8Rn/nlWpCd6/klNigVss0dCg+QYZmniF4EQZ0f/lYnuYHB6riIM
plzsn2lLiK0wR2dDoNnkxTTjeB/WrZ720Cgs6OLST+73szR1Q8ZYK2G3gES4YWFOJpSdwD/Z0AUI
tIeSf9Iu1MeuY0yoiF9TpMHMvK69M6O43vslKLTgYMK50EdhUWKuR0OeAyXQd0AdQJyLpYXmmZdp
qVbs5FAOfZlUr1mGH27+2edt8DHa17zYEg2pXuNPlysM41v/0rMX+vmSVfWQ871o0OAOU24jIk9m
uF+kE1F3hD/gDcTWK0DY5Saacv7xkzMLk2l1p4rBo1DbcAhFxIX3kymwKP3Mnpx+JQfKLiFv1Zx1
Eq9BTx8JNc8sFUe4KBWIk65eBY3QOONLNI9+Pf/HxLuCsg3k5rxi204xJxa3I3joGD9mE4G6BHll
Zn1Hjxyx5B8YI4pCpQ40OeDgj53zzC15Jv6KuPmEJcRw34xUeU4XO6d5AIcIL/GoXjqFqu3jjqKl
gmSErDjI02nKoa8uO328MTKLZTuufZlEQVWWZatBpQQAJqyxHof1wejupg3jUg/fJ8QVFq2vKY/z
danE6LglmttpIuRcB9hF8KEGDWLfy1H5KdCLpEwBjc+4TjSjN3mL5UDyYzIe4CSYdFB2XzzSKCDq
fFWMJPYNJRbH2a1tKnDwfdN+sVU33CoKwO5gc01uqkNGSXQfLkhB7Zo5YUiBcMBBzYQD0X9GObLD
RVE6cs8nV/X1gMnKtgqfnrhuXHp/oDbvea9Lo0a+rL5hBym/cjjVCW1oy305C/V5ZHkgNb+qyagO
2190csduUNnAim9YtPClfOiJTiBN1u7tr0x4ILjeUtK03dY8Sy2ygDw1o0jtcB0FSi914shsJO/0
1YHwbOEFYO0KW/SLsKfK9IIohRM2d6fueLbgHl4BhwxZNmL2GEevWHZKYNIbgwRiG3ECEWhI3MWR
RSf1T5aElcjW6XUsppj87HU1OYyUXZXZwZKUwiVSZX/Rud+1BuUflFPLnVN91FX0z6wCiC5M6Ym2
ShIwmXfrtgpiuN7Idj7fkOuobKDVC0GvE5Q/eMIBHpxJf95rTwZYaljP0XXFpi/D4jnes1W8xKx9
DV9h3sSjgSHe24rnYkQvcPXEha7m/L6Iqv0kuokTPRmXk/JWyk6QyCLzxC54hCoXvpK2MjSHTKgc
AMIf/dJPte5PISASNwAFPt8f3/R+TjqwbtBmChgh6b3rVTmJ7COCDU6A3AerHA79kp1ls6+/FgM7
s/uSUKfrUYCk8Fz/gnpsIa1cxKVa+4Vz7a5fqI6wpf4iSfKrqb03AH+/qPUUUByEwzvXCMIX1lKc
cxYQcPwBdAToqRDHaGOYyRqJnaodDxHBcmF6rZNM7dpEUL5bKbKCKkVLKEiaIneetiMXafrRyOe0
BYIpIHJVsMGiWW9IO/duSfb6GdMJOEd3IXypVyYJePgS+rQNRThmSTbJoYJ6jViW+QpWyj1u2Qnh
2uEj5o+GN3LItLiBMVnJS9O393erNP2Rol9A4XGOcFNojkoxyMtXpO7/PikkX9RgLvflZDOPq38A
kqk3QoY9HTnuevCJltJ7Dd9PoJMr94X3Wpgdny3VVTfEfnrH7yvwrKdXegqTmqWYEf0k2dYnbOWL
2qVAoJXeNym7Ve7F3RIIImN/nMVHqxGR/o738cWzOy+jHSXhTcdGPOdH9Nn6IboZfM7ghUw68VZE
e5iMv0GUdqtUQYAqOB2MJB24doNuCEZvS1VbVV2SaCsl/1sdwgGr+dwk2Ryo2Xs9T9jq92KCCMqY
XaDeOX4PyGDox/8HIASKCXDHV9LP9TVTn8T/bRTEOymRhtKyg+fEbLZzOTg/Yj5DhRhAlICh1SnK
u7IP4tr3v2ZUhy/CJXPpbBPwi4zTuPV25EfVanIZTFyOPlaXNoDa4IXtY6sPKqilj7LpPVJqD4Z7
zm+8Au6vbZmm3Yn4sRjLh+OAmbxYeU+HjnbqYfwN3r9uGZULJfWm0e6ZEWfQIpabTvqC45N+RUxO
4XkqAIvVgpXwbblcp1zd5lxbg+BRYl4nnLc8cL1qHjkUXT8hq7FRGXsZwkVbD3j4+m7nh0dYFI9+
rEhA/mQL5KC1tPvfGzlw+tXlEKhZacaIK6lyr/TV3pKyBiDWhYhAp6MnOtFfmEXbeYEcZg0eXFMD
wKXELziXMHK0aB2J0RRu3eleN3VnyiKpqEi2KlCEfpxd9DjaveaJ7SHYtxTnghvBq+GeTfqKBqUx
3VYtvdwayl33XfB2VMq2cCVo1ozDEl1kdkT0Wgy7pgENmO1dv8Nx9ADOMfrgCbgsIWliBmoORHhf
CtTWhUQs+F4UbPWyP8EYehpqhP/0sGYsz0qCPgSJ60BFfd6uULjpf83MHs9FKtfHc+D1BZkbN6LO
3u5esXrhbTJf4BkXCcVS6nrM8Yf877CtYKA+M9hXJehH8W0Hmk7ZSgEuSsgYGFWDunstpDDpGv+F
KfaCgHZh8E+9dOOXiUVCApe3ZhpgngabFnk4aNiznmYL+7Jz8JZSU3ge5A/B6elbVabxzLWJMLKd
nz9p7Bw8joreTHvxMebqieSAdghUrWNUPCj7rJLegddUQfbF11BgdXc7ukdFZ37f0aEhmZ247ggj
Ujn07ONi2ZcKX7l4z6r9A5DpWUZjtkhrKJ+DdNGrHbXRlT5qJ+35tSu1/YG1wVU/RgsNg7qE1ux5
7+D4hrTMG8406poFiWQ11au+9hnz/xUl+qrnRTAf8yceACMAORYN0+A4sOQass1l+voPBJWmTZ5q
GJuc8AEjKQCRHHWDl++WQezKVhFmN/uJaHi3B5fCqmwX3KKTsIXzfOzo4dsm2JU3iC57rr8wReBC
GxCE/W5I+OruSR3XCIZvvi9yb4bhM8Xy5VGQiVlgO7MhZ2SdDx9XxJ3ENmcf6VSNOcOaJx/rHFS7
V9vLmgTQSPmKP1PkLTc6GcYGERxjwbqu5EDdcCdU+koMjZlBS3OtpvvSPh78n/VzZe+ITHm7RGMA
Ltsju0s5C0xsyqk+ZXnCWtPZ15RHDTd0+IxLLLb/A1EhhQhyGQSJGkiwq/wFUL4KFA86QGJypcUp
bf301XMmt3YBUS2htcADF5hKpkTEG8ONGDquF2o7sb0VJl1gnFjJMoV+yVmcXyIu0snps9bXemFE
UwOqBa/G8Vfr6q17OXxUkQAK/nuSnpTFVJU72xqvq5Em9uHvj3T4q4l2LVLTdUUovhAA15u8zVA1
TL+GeAioWaLRW0Qey9xoxvYvib0FY6gqQy5ckzSHnF7eb24Ih+2rbGKKWaZ0rRF6om7svtyzVkkd
FZ0RTob8mhdfiqcXCTveO7rxd+9AXJo0W36rR+j0b3qSF4m25kZI6QYUPM4Kus/dIpKS7DlHvMk5
XCnmOpuUdZka+andxnpHInwABakh6KusLrTmDF7IENyQz4QVCTpVgAU9NxJZWvxGKTgNIgOzhb8q
iravp6ds3gLProvquhgcq+WTMKcKCWZetgJJdZtdOqV13mw+720R/ps6wbzKOhFIafpHXWT5UdnW
zj/5hlNVkNTtPcj1PhEf87y5PxWlMFdQY3MeyzKz0FcFWopyMsq3563s2OxH/dUNwYXI9sd928G+
wCJOz3pykmd6Q6AsSAs7h0nGBqLxhFTE6fPkbGnacuJr2g6iMb1Yiox5OsdFBQrB1vu3ZfIaLSov
1PtQy9gGoCJdY+Owu8ewqCfaLYfjxJ6/UppIS/88JPQRYv00JEOtWcKQNO+yIWvn+BgwO/2Th7Is
Q/gUTAy6lrfR+m26BhEv1ZYcIyZeWYDPkQyF2WWXB1nN+Sm5SjNeHVXy7wYZjRbcq3onEsso18mu
FGvBw91QaXLw4+ImVBfauuknGHRpcqNf9lqGBlTd3rseyfzM5a/rm4aBGqUQPZ7sybmB7tcHY4so
l2GpdhpUpKBEYhulT42gZwUILba35Dj0KafLcgFf/OXLOKwnEwImtmiX5OwFH7TJMghKRC57JTuZ
TSHMnoP8Cnd0w/Spv0p/K++knux6tiR2JEX+UPa/bSVDtp9IRzXnGFs37+zAyABf0XPvFAXqJQCv
7XukR3V7a+xZ7cHvcZL03jJMiQUf10cYKd6IupEQDRMx/mATVqzyOBQs+cZ00cloVnGIXwOHEXfD
+zn7fCMI5aS8kTzzW+nnzjwHAXbbPrGeAv8XdRxR+ezgdEC8Jxcn34mTt2yq069vBpkYh8BhGq+P
mH8O0tonulxcFN/1e5R76xSLzEHQJ56kUtaz/21DiO9O+2gXK4fTprLwkvLRLRjRw6ln4ZCvgsrc
zHdfrkM8OzBfhlgrqFKYiGuBXAq8Bz5U7WHMc3X+8/X1ek/MklDNsWjP+4SwHGqEPCQNA3j3mlaW
lQiOc18RewIdvtVjgoKy2t9wc+x6dSJRZmk2zr5NE3QkYhuGHVmDxRBCIj10MLNvNj5J2eqsbvkP
MYktOCMmuKiss2qOw9ydukCzzqcWZz5MaeQqWdHm+i4INOa1bR4NXx2kYc3yEOcaTO85h3oW1ZN/
Hs1AllShRdbBJ+mYG537Rp/yzeV3SiebnHRQTKJm3XlvXhB53pucEK5ayS+hb4yWXrH/Cofgkt0i
mo7bw5jKghpWI2pBVqCYQnbWnK5Kb3VhF2rAZ0b3utTpxIMjA1rrbDjAPJGzT8kWAJD/ZqJgMVBJ
JLD4Et+f/t+6IRCi5vMKP8KKBoCpkoHRDGBI9Qp7Jw8aWVZqeMqEbjGTq6MhqGTh01EEZ5V/XZZu
o9MBUysIkrAwoK+3kGH6a4bAeoeBlkx2t1sIbTY/CMMs6LhMUJ1C3yp5kmFi0w9wSXEhcrt3pYPk
oSSgK06NKTuQKbBrsOsk+0Sk5RFMRBXkXDDSySnWWnAcbRXWKFqvqpVcYXTq47t7npYe60cK4k9g
A/d+ZBGXv1+bzc86DBulOdxDMIAPHJx9SbF0eyN+Lvk1n9xWqLmIUU9rzicyUzwruQjDrDQcQBBR
+z0MqYQbQPUZJ5d3t0G8Vni5Lo5wNCxYWCDmvX1Tf5rW0KpWogvXgqnW7uW4TRDVEX7KvkciIbVh
snGBVGrU/ArXog23rTe16jF4lv/xoO8FO6pGl+LHk6NacQmFNyy72PcsmJwRraL/w9Ot0hE+kZva
G8OSc194XhjwQGXIuEEv7dXqOl/6aSAuJYqgWXu14kIJXxZed/p9KSD9uQPZcSR+Ze6yzFDEcghI
vnz1jmS6CLpGNJuHOUWi49PjsrJ/H0aEzRNDJDjWDQTnqou4xIHDvjS6GsCirNkqZFvAQlXw0lja
cXkZE7iB+sae339u+FSFmLh/AeorZ4E4gq1RCxKTfbz0ncBi0E6TE46GXiaGuC2VPvmuVFPALWno
fwRFsRIKizYs36OcKB9ZSe0tJliztyIC2IuFcgxCqYVMPsCULtquOc1fD3vyGpxul+BDjsEeauYl
smscLorgqX+CcvXg60RUinbuRP0MRw9SVwHt7na+4negekhf7auV2AYYfF/3xnGwwyi6PXnr31lq
Syh71fGM5p7ARNFeuevT/K5yO1HbvpC5Xa12CazHkYofqZaae4cwMchzrCjm1sYJ7lrt/KwfXQ9N
7BcUCB2It/iqgQUc+FiQ1ntP+zEn+qlYelQ22o9vr8F0USE+IZb15KFDVQ2hTJdPgkVFuLnX5WWB
PMPMjsNNCspkWfyQir9TVtX8mhcggtbXwDdVwC/XVrNSJg3fOMnNk5gXyQOPmr2+c24GgyEvU3/t
IXU0u6u61WI6ChTj0Ap0jdGCycJzDPffEtNonAiXi+K0npWUQ4keqyYntKuZe22P7j7yIr3UhwSl
aczSE86k8z5pabe+FfI3yj8BaXlNExstpPC1hegXaAWD2HHmnM4gexlLkI8xTr1te5tWDok8vSEB
b/H266viuOEPyR/l2Pielh7OLUeL4QW+ImZ0Y4122Ql81rtCTjH4fgiDM24F0D8AR96qLzEj2qLV
ZlgOgXRbUVr6dYRHziGCXPR1rngy/4F0wnve85BdoCUbJCbFicNqganaC6InzJ1th1B93WD7Nxt6
yWJ3Qd3Ogw3p8UMTN/l27JXKE/qrUXDVmBHP8PLx8deX0OCnU80h8NJPwR+lbnoJjWfNq9OqX0ri
M2lwhX8/jYcvz5OL+GAPuCkhLxRPQJnZfUlE2AF/zAMtQzpPUt9X3GKYxtmG1C7P8mq3BZYm9tko
4OZBTtRKGjfclFpKl7g2Y5ODJcmLOQtAeq9GPHDeuZepfmiqXW6V0u76DiqLNbaoEK1ef3RuRMds
m0qEanTwF7YGQw0fXmw036netemieUfZsVOwyFPge7d3/xfDKEBvk1rmsZSUlSJoLlG588PJUNxW
sLla8Gubw+Bwx9RSlec0xbvWhVbDuGzux8ITADRsNcCaOF4r2qbB5qP/ZjhFFGqSn3bW9IbJzWuf
e3JBNTvkCLlMzGkFzgLF0k9Npyh3BzSKOupIppa+hcrQV8pw/w6tsgPorYGTZuMeE6WWYL4lIUvL
I/OW9tv1R0Q+ihovvSCtmfKZC12bA+lB9Y5GxhF+2t/a0GI7ShqidE3A8TiQI+Y0gTieKG8Guuq+
eXl1smVAdsygcOjP4SpIfAl2ZxHZOKUJH2R9Dey283loyAH3x7iLgB4+wkZBG7ii5mrXONtNv05F
yeiGXZzqIjklg6nrYncTCoBS0wCMrAiVC7d0XzujVOTNjqtMolX3XJ08QJrdjyg5fWQsDhhp7mwI
nEzGQrX2XENMegfptBCc9b/AQIfnqNraphehYgHWM5ipNm7NHcS7EJxuZVSCdslBxKT/p/zF29MA
HUURhsVmrFo5wR6zPkKW3B6o9npce8SGW2w23iI3Daja7QUlTqa5AfXGrOUjcXR/DFYdi0QPI5h9
LfAqHejPKJfOdo2O5XKSvv4R30nYbt3XrWLKsSZz1ocN26dKIVVzBrTKNYvTTZ/ebhlLjIdkB6tQ
PUbf8qD+cTjNCRXWsSugncsYfBh8DcrHbGhTex0dTMnhaBsWy+GxjGS3OixeR8Z2bYir3kHm7VUw
FEfHNEJvpDzz8bhYdH027XgZNCtafextsMRXiOZqR+QOTQd1APrPM1XFApPDNEQ00J8jYOt1ZLo/
Rn5vTwq2mdz9VWLSUFATRVKJa6uLM5Oth98G+7ltwXnfYyeHeRizxcfbs7q3a6/cc1aE/Gkqj35d
stbnCBSq65FL27gUmk9vxKUV9tAqrbCftwQiKGUOYN+EnHjO5X+jOI7P69bsBEQ9s5KZJn0EHwiw
mFdlo0lV1adeOUp5YbIKQbb9+Kr+qQVdYvaAQajM4sZfUmYY2e4y0AWEpzdLtUqDRXpQugMxKk/7
9/FgI3hEynCN3FJGY5SVDlQufcDPSU2U3mLq4rerdCXX8IimEqcL2Z/TTP8ugG+9LfrpDNnViI06
gwcKa1xhRvoORVUAJVWcUID3XOcet3xRorNZcmJnEB5pthI5nJkzh4L72xp7VLuaZsAxj6G7Rcii
T02feQFsHe2jSCh6a2jxpCpiYFgApz15z5B8cv8vSaYxnThL1Zf1kW+wvmQY9mLALavagrTR1Sb2
MU2uD8k73Wq/jCwhXMLNzfcSyZD/huSxtZqG6VNV7m2fOhE3CqDcMGJqlLOjM91QvMK/vsr0J+dP
//zdzLsOWs+Y3fXM2XzlhMGbLCFm0V/+VcAiTV8IVvfV6im8m3ydPAW/tTUXh26ISexwUHxzi8bZ
xS2LEhAbg0wWFJkS9bJ4Tb+THQXta5HS/CPdBpmXtJGn53lQIlLTeUx3OpTetHOkx3MR5vwijcpg
F3BBBMEXH0Di+DNegp8w0xdNE3cw+Il5Twu/GGtq/KI1VQJCPO3HLzkmLt9K+gl511sfT2yaFkU4
bVvdFQLhXnoLVHIXeMx7FYTB5xjdaxOaiDggy4UxO+k6ADYbWtjqTIE/DaIfylwS/q0tiYRslnoz
umhgv5MEpynxIXv5Hc9N4gb1PB6BT6sEy9oOHLa5CgTIDODgoNx8NFJuMX8p/HGlWlz4j9KQYn23
1tGRa7VZN4YCd2KfMtgAqCjN5w4kfZvFZdt5GfjTIxLDbdc9rX7CQbRgnSiocXnNBzIskLODOfYT
FwbR5H0a3lef7qDrczT4QZFz/CQC10MxFJma6GytpXddIoHwhKMFZmvB6cKhcHuLI7b4ZLn7xa+8
QxrR63zDptEmYqTDh1jNMy/Kj4NHl0Kb5ZWKRzkV/hTPUZUgTCcvM0Fgjj/viQAdrryYHJboEZY4
Bug5tBELm8uzx6pvV95QW78v9pKP0RLFTGi3ra6USCZiywlRx0FZl7Cx2X6OPlBpd1CcNkSUpozO
MsutjwnuVfMiQDdJr7EI1SDXksq7w4nrUPPVRxkfrCoU49rxVKivEwqpCbQmSPsn04G92UBsQCzA
9hVsXywbjmarS+/BYwIIMgQX2gEaHR4L1EXFNH4mqj6lksTjTndnBcRN5fR/yD6zeB+EsXelk6LR
18nVPDED5BslaFPl5/ymbBCSikH3RL7ycZLHLL7cOfRHf/NWAS4pehv5wUUW5ECNpyflL0DiGVDF
sVtEXAm1P5MB4qTmFcNxWGS9WptqzKzDBHgjh63om7UjVlzAopKEeyJkH1UDpQVL+XRNhnFnPhWC
U9U7arV3B1nHZoAv1YRbtC4lqqhua9ISaU/Z5CU2cSF7Lii3lPXecU1r+hw7WwBzLKhzIj37er3G
cs+hTrhYyVyC+Ffid0f80Ib96ujulTRm4WZZXunI6cVIWRvBWwanbPqO4aCJo/WX0ZtH+D+aXN86
7WzS2pmGq7olQIoo/dGx4QrpPIBfjq8KkmUuwmoZACnhqckpeb6tuCo2r2iD5EpcGah1sK0h2par
PDH+n8LNxlfAaT9bhBFD4+hCucH2Z3U7uHxPICw8e0ulI5OAxbUm5LZvYEYcjEOJDNtdJvfSri1S
VJzaWcuyHMVJDEIelUFvIvVujqrIN/ARh7BSuIQvfFGM8mInLWxTdDV40iquYtAA3WlRq14YK0zs
Yo5wFXIR28/GH6/qeyo+N/tu9I6rtTN/lKywqRJuY5LoX9HaNX4Y1cw9+B9URzbzLN/E1AUqPAbc
mPyXZ3Tw1ZwANnIWq9jfZnYdwzDj4c//u8ghwgoqZetI28G8Uw6JsmGzSPBT1TxBXT0r3w9SRgHA
y5xISI44TQJc62Ns2sYWfaGcq7/gsk1NHpip7/6o/04s8ctjlKst0gaQSHt+b2xy9B/pQipow5Ih
UeKiM0rHqab7DmWPM1En1e8lsImn06F40TYevuhWRYQTqXGZ9WlxEg7kW8RbzmpYYqWVSeDEYCiT
9wfk8bQkVM9rkMsc0z4YcF1QWUZ7sflT0pQ3K32LXvkRnJ/UCRgP51dahY8C8V0yw2/wCFjoFlX/
w6HNewQ8pbvuDOk8lGHgZJ/DNfu97lPomLIlUF1J6h/xrVVS+ehQhdBZx9HPfuYnd8gTYT2+YlYe
+fIlg8r2hVzu39E45IfEl5GKOCswF/uU4wV85LX4tYtt32GPmzokp8hqW4jlwzP1zq8cPfV3ksxG
Ez3k4ABVONGmt8KM/okbhOXd5/VD5mHIB4f2ZbHA6096/g3O9sGthHtaqR9AClszGFev8io1fS58
mHlUlmLjF2q9VJCDRoRTLSQ2bcLZ1qHP8cMHFns/ZwnDNd+v2TjTLVrr1iSUUF71I+mwU1Y4weYW
MHhu2D6NMvKXNZbuz2wiMREXnMUGFjQYHxuT5z7VhCMpNaszT9xNX4jZMrK+SWt/Yrz66ypj0Aol
F+UsVv57bsE4cM3gsExZNDXP7dBNsNHc/V8fgRaOlTBJe8YRQXhvgBWn4ZHotWKQSpA5T7UvNlSZ
L0sPg/1CvVZ/56C4TUOVFG1X4x7xYKlWfyLoyiIdfqZPPsPofXH87en9Iqp6/adX1mM1tR3oTC17
LFvtqBVrk/hmxtGPRPbAuHdKEBkIoXWtWvyvsxS/PKJjhrG1YdZboSuIeEx1CwZdy4n3GPom7NlS
jRoX4lLsve8BOl1G2gb9pliteYWkZZDo8UvkSjKJLO7TeyerOzdIIkYSxhdbqczsEsU8hQvdSKC3
6RFhwQPtDbQ0P669czqTDEfqFoic3sxrRelCGkiHQ9VbOi25uwgO80hyXqYlVrfO2IxkIzsRkPfQ
lbuXHu9ZZAF1S3bFHhl2rIBiUrF1Az9v1ugbfdLq0EPtjIJXCILBZysIEpjiIYUe3FVLavWezt0E
+UEPHr7IUKzijjPYxsqnLqjTnTUHHpcXrT3XOO4XDr7htNWgrxEIHEIpcvA9BCYt2D3AXJdDg5m+
sMLAMXHh5+A7rDM2PAwP+7r0KvYo8XGmcu3hzj1msJjNtDJNZT8tVYZLsDSMiHCWNKS4n8bbxXm+
XMwGN9wiYiIT6GtTw/3ziItFIPRVmEyAAIb3PxJVZ1gnmLwJYVVwHU09v1MxFCZJ/2QjlNTgVSMk
B7T6z4Yv/LAPgw2dbNd+s5Emp5MxkwOysz3GS/a85cGxSlV3O3u2lahmTHeu5GfLa1/SaBvjgTmM
JJzY0rpHQxqSKBSuYfbsYkV35V+p4epj+Aqri1iLb+d1C/fUma8A+GUpRvF8hj7f8QpBfR5nGepy
FI4/38RMJIR9/XzcAFCfLLXBaEE4k8f6te+VHhKZWjzq9E9ckPPtdpg+RYMFa8br1hDSPtv6OE0I
93iakDegzT+4KA+xOc31nSt8MV1R0+FetsBlDeYTSfFWYwisCAZT6RSjPACeAHRSfD81W/LDvWti
93T6YfNxyfrY3JISsidqRYCP4wU+31aF/6aFAlgGz7K9OlUJYDoNgYDLMhLxNqLMjqC5JgDSjRsG
8NHU7tmRfVmKvDf38X8u0RxHXWs+jeQ5sa9RPdVkO0vo0o9rYo6ctVaEMjLoW7MFadxNgv2albAO
58zs3H+gxD+SRUWOj+IkyMej/vZOL5J09bqKztoyoMK87yE3HNz/X7LIzWS4GE8qjAcPNx0I7L04
crokYMYQUlKNbPNO7KuLbQx0223dpVSxCUR2/g+Jpi9bTiXnOddrlBZV1ihWeV1CQPw/HnMFExT8
4odqMfadBPLrzsGy6acmXgXzcgbUjOWXYzcyFDgHqZytmVe/THWGbSv54xPsECK0k/5vx6z9A1r5
pVpDYUPOfapUFDV5PlAQwmcLXpPGmFBW66KYw1qcSicpNZX9c9O0hQxova33S+Se3U/OW3cS7ZnA
ynk7pFiK77cpCnc5sS+Jmkucx+6qGRaRhjDcQkLHFIyUDv8vvAKfLJaThtbpXVVTdJL2A0BVAMrl
6OodMqyn4L/WVBRNlHzi7dy3f7pgUzk3DOH6CtIJhVO3UWvFRU4TYM0R5DZcvRXr6+p8R8+p6mya
hUFNcy3uTq1hsrcrAXF9ioGTZ065XktSFNEaG5NSQIqI8rO5w9fwBYueWrQzWCxnEcpD9VHRR7Yl
dPEPKCr71Ewc3Ae5ymffO37FDXnf4EUI7RVyF/unyW0ZNZw6IXsDLDad6sUT5SwmNJtoqP8xZ6Zq
8bMex8FUK7vkwXBSqwkgab7eI2h1mTrCbTlhlLqYTY6UObLQ3Brimnd5gngtVig7Ko4o/x25rtJL
NtwX4JWcnNLftrt0/DKvfkq3EDIom0AKf5MM29dXkFLQsdBhx1lxk72R8fGRAwc+JpCGUbWVTzmH
mF9KbfVyNt26/qMztGiqU/BJ7zSiE6+GFLSFp6xVE4OgvDwdfp81Gz116nrQCTbwYr/HsCFp2uPa
esnX1bFgvq6d6L9C4LsPlpIjaqRmOmSroj5bJ4hhgYrSxZjLldrGdLS3yeD2uSnmDKN3bOL93QGm
/iIKgiisJGL/izdPcc27PypZABYFt8WzKk9EsfPgyUdLiQHRKVC6brB7tB42rZjYGiCmtmV2V02R
BKd/WYPf535evEaJAZFl2rqYdaCUWN9H+oIADBdDBs4TtLhdQlT3I2Q2noFRsDntepJz9rmYJokR
fJQl9H/aL5221O5skDYrqv52ebxiDqzGL6acaZYLo1PgI7ic57KoLmo5VKImPZMRN+GFmwDr7dZh
8wz2qZWNcsYLD19iSm5tJ+P+otpmR/K+NLcxWctZeDi4saOVHJQOp8ZXPqeiBZ5CUcMsGKyRoM3u
Oea3Q3quP7RmeZrVPi4pkpBmhlLjp698DJ9e6jdLCAPseRFPACjTnSvGEkJwJG3Oz4mRPAZjXwCK
tU1yISa325dNo1m3bqu/5ZVBEVV8a0q8WWioze0bXzrLUObKU58j/XApoF65dwgEZChFE2w55z2/
4PCCHH0jAxvCO/J1TUW5KVoXLC6cOTOriYs+CnIZqPpOvj8q0aNLP1HgcrTZ/saM2Fl8RlvLuKSb
1saVGRZNgTkhV02XqAQ1tiyDwWJ4z7JnWVkkfYwFkFLdCoJbjjDQoPEEfw0agOQyzfrICxOG0HVk
/KungznQbHnhRQQSIKbvwaO+ER1Nb7FXJ8UtjbarR3QVemWC9LmQTbUNLaNDOLigQczlpR6YmQOc
BRRX72DXh4ofSdQNbOf/dtMd8x6pCrx1diws6lHc5sNA/PMXVl2zLd0CA02kmVnF/8Zoy7lXGrPn
CBb8EB9ZPcdF0Pym3oTQxWnc3HaZLlExhkv9Q1JG8j/idmmUmyKGJ3IK1ARQwcStKST5Nu3JoQzu
z/GvQT/WSFqAYNPIoK35k0AyLKb444yCFPYpWHJ+wRPAkm+yQ9sDU2j3AoGgUxHrKoWotIyUAYmE
O722g6opsD8pEcq9SwXAaz68g/UHNLYQMKnAqLS5MqzfiM6gqsXd6eBIcwDfFMqECQuCAeJtV8Vg
lAeWaql4KTKHHdNciSlpcExZY/M0MFx2umHZtWTDe9F8pDhgtmzv9kwGAksmjfuc2HmX6Km0wIu6
lbgq0MeUQyRQwalfstSu8O5MqsXJB2pq2HM4KGJummNdXOoWQjkXdL+cMPUNbfdze0Z0uvf38M9C
jSW5ENRq+ZQJjdj2lS4rX3KZxf0RwYSnIdUJa2xiVM3HZW1tC39wxnJDEZLwdhXlJxKN5VLYwnHX
r/zmCKg8k25gntg7dNMTjkRkUhNWC66sjycvHpuxB+p1AQeLQi/hqz5xUhsXaNax1mVREpVbaDfw
06nFnQUCiBzvUbpUPVgjBv+7VgB0cSvANn/ZJK2auLrmGcqjpJzIBt5VNYsq5PpMvdgpjiXlbsTh
n6wn0ZCY5haJvQHqWPeJg2rTcZvw56ajkNBEVqnYTT5Cq70IiK6N4prVTxkXJ4VugCZm10OO9dws
wvVKDs94Dm2FCXXTKbtFdHv3pdl71lCzhRtHmhu8KvydOGXi0Rrbbu9YBxGEC3LW1a9gEO+z1tk1
QqvmlM+eqz7AX5PlKUNPnOGhtxJVngHPXNHWObwudi8AafLgpNHn+V4OmZTg0OOa9L50D0/Ay0Oz
qLonefC0AKoxZi+Di58Vwt0MJSh/5QfTIoW1juo2fSgzQu7Dwo6/kfYoiOQJp68esjpoS0QaBu8G
3o3r9Yu5Lp4bppLWzL6APuSEzmflx4ryjBpgyZeu9CQdNmvxfb01qaoEe6eMniwPS7JxbNVa1SUm
V0WbUJiPRZ0Xg8UXChKyvA5iUrwBqsPvZqbhGWW1a4dVWuqPnhre9MjXptsMDPg9SNsJeBc2bIHc
yiHcViYpyZ/tbe33W/CQDeEl54JpbLcuHCbzLYTAQquppmXonfRBQYTr5VhS3yvDIfoC3KCua5fh
d7p2M/raZmHgpBpihoqbChTGW/wat3aV50Pf8MwwaabDsntpVxh/iaVmtlIrtG6bT0fjBPjFE81Z
CyJZ1IAqeSjB9/WysKYgD1N19UuNx1jEDPS1qRHxknuLAsHKfMoSySbDDX/D2pAul9FkVUpPXqXp
JvnSOIQCgbPdnyqI4yM7y+bhMZVJkmub8zKgsflv/g7/wgHHamd9UVqYYtwrw8lyqhP1643PXOaH
GYAB6wK2erf9YsHdYZxxjAgWUM16brc75qaH7dT02z74EGm0vYbnLcAs0quh74b22y4eexJtonUt
ppNLLuzsBuhrUSxe7ECVEe1cRLtLUlLssx+80owiODaZtp+hK2Gub9oUCxj43Vg5SQcsij+rL0R1
RRBA1LjJhpVHJh2HBu+mGcg29tfdHwGR5RBpyrm66lnnKZSqq0gexWZBuI8l4VBwuz963ijKHYGe
BakJi6ok54V3LNz5mO4sGF788KTNVPtQJeaosmKw/HcmGdhk+ddmp7zjgRfBZ5kLoWYFbYwO7jwa
9fwDVEsJHsZrUnY0b2dfs2GzrnLx2ZTwPzl1EqAyn6UHkgxKv4wjjCxUjGaWjlEy6GjHx+S6tiQE
i1sQGfeHFARct9PwhtCV5FXlOn7iBZ7XnEvRWw34PPyGtQmdavhM/PSWI5LdtvOgdq/8HySNo1yo
imXOPPEihQU1l7rzMwDtq8SmUrLbeN8tUiOmNg/C0xrl9CNS9lx+VjQSFSBy+LhnHHmSGHarHYb3
/eZ91NeezvCEYMmU5Hg5LonmTlDH2kQhZ+h8he5rwchsgWVNAYmXogFOI72+EGupgW/ykaAN4Smr
w7piHTUuH8M2T3dqSLGVkf3oQVFK3E0D4vakkww46nlOW1mtAmsULAG0JMlQ9bW3s0qs3fJQgN8S
gS2AVje0GDuVwhdI1YKIVmCDUCRdAqi1KC5XrYiOkTybx88bXfILlPOMlAsjRMbUT9KVIgK/3bd1
KAPTtT+A3SG2M9LoaWvh1sZ80vnHBswfSxbTaM9/J50jy5UUEFhcPS0soXLp8WqQt962/YWbGa7/
Fky5QpU/vvdNEIWlm2EW1UOtqjPKY1S1cgOjs4YYByvuvUPaYBwDUEBdNUZ4rLC+aaIST0D27DmA
BILIu7FU9IlYgX+ReGHEz1yMYOMNHnlZwXQlgud3ZeHX3PzUtXi5BqXr4h937sX6L+LZTcalDhQO
r0PdDO3gDxm3JWZBTCRuDv2025ZMGDU4G7tO8D0smaGm0AZVPNwdmjF1/4LV+HAdsYmtg55BQQHw
aFaE6sdacphoVjIiHduZ27jra61C+uxjlxgl+usPBfXj5B/pSx/7OmBHEsmw94FV0ar74WlSnkgA
+R2N3G7CUIw6VE/AScNI+fvur0Kb0fihDxxQ5fbe9zh1TkiL6Rt6jiaX3Mf73yFsQSuIQ6W8HStM
HJoXW28J+cJCCq0Eso65ZX939uCCgbeQFf68JcjUCa1vvHYhqZNPHs0vXVeOxIWK4nJ2PGedYSWo
Cw+jLEBZIC6VtN5nyW4ZztXUbkushg1iYGKGlqQVxGy4LzqKCINwdMhUIpB/wfWZqZkRfOoMOfoV
Jwe6NVELQw+9y+4Fa+iNjtzAw2Rn3dqMcDlld1MeczwlPS/p2s49S68CyzLml3l3Cy3oyeEYuuXJ
er2yAd9mAW0ZVmCYiToPSxX21HYVLhaY6LrO9JYAYTBGv/h6krfMIOaUe8iyFJToCiBMBOQWIZGH
LON2lxpAXLME8hEl8Rg884nHqsv4pBQALuodZpELxeNIrFuAG30a5jKY3aCYseH0SvxHDwU0ZMyd
vUp7Q9Ugtk3MGLkm4WticqUPvPYgRp/59zZzikzykq69KTqLVOcLZ855vZ6OvkD3/3EjeECRdC3J
Hilr+hUZPo1cune2grb4m6wUYuUmM1al/OvrvH3kQowxLZE8HpfcB72zmRJhYlaNkiiGmIxjCZ4/
HM9Xt+4JIAcdT2bK58rnJuzq0ZWtJmfQYJgGAsP/xYsBrbfbfjde6MjDLs0ik9Lz76Qv8gG9VIsE
fFM2RzuWfS1fI1gWqG6LgStChHkgp+0iO/OBfmQOfRejm11a7IQVgWXW3EMrD+Uettd3E5WE1qzs
a0okI6NwfzcHavNISX0DaK5fwQubFiVgrsBygr3ih1afKD/0Xkad1VCZ0e6Cb7ANwCf8pE+/E613
9tjfnKusQBcRS7N3oT95JLcPWWnUevvB7//HpEXcZb3foCF+O9mTKxVRpcsyp1SiyeGS+UdHzawT
6R/BzMZtM4udMwZPdc3BarE9SdE/IMYqRaA5mZgFDrr1QCUmsMlP5snMG/EL4KPD3eTwZSeTKoVX
Qbs1N2ftzwoyHG1LNWcnlzh3oB4wYsLp/J4YyzkG3Ny8ttVfdjgkxH/fwGTHkUxZ4sm6hDmeE+xI
KmsT7tQEkj8fAmujuxn03j35lLctJY0/YzgNiFaAADQWDFyyzXVAeqGDpn6BA4uO0yPqZx7t3/FE
wwgKpzBlQISQZ/E6E3gipmcnavXwdBM+hz1U1ZbMROCT61ZkUzPdnwuj8aMU639tbYymEsMdk5aT
S2LdaEyUrcWSnO8P5ZIxZ3ZlcmRZB8/0gVSMQRg/nYj5z1ltzJ5FFV3Qt4x69UeCKlInQD7/qwth
G7yTwwkPobYXh58wqa5LxrZzZr5hZ3d0RDL3ciUK+0nMsN51txHzxlCme3anfh70Gh0d7/lp0cla
eNc+N356u8DxL98UpyhoA6XfxToJqKSGkDs7stiBP5qWqud6WZnZwm2YuzqHRbWGXMYiQRxO2y5B
QIWdxbunjeFx1DrXyDQNbwHTN3QfBNYfJ5BrMywsekLc0NMJd0wFT2j/5dn2lC9vSIWqSSYUaC09
3ULGDV6oe29dZuBuzuhMT2Nsf92worhpq0kWRixcmToFGme2sbBYahJLB5bzy/2iQmNFxZlqVxOx
RKx182GystwbJ6spdj1smz11o0Zp6zxy3hLvntHw0yHUu+MwWiUdWisa0MqizKjUdlp0HXai8UUT
7G9giQJKVbxpD/I3FH0YG2eElo18EypyySFaMxwYONgPq3GXByPYelpeSxJxHi9R8gt4xu0nx8Ee
uXXCf/3BKXKDxnrj/rWLKZwcU/2UMFGGBEX0+8SikaXoMBkIC4SbrS+hZFvwUXlh1qyORH1DYaR4
aa2zEh6/SI7dZ5Oy1t5dC3nSm80ZHtU/dWiLy7Zv2l58dpycztVSzmdWpIRFkzXw6yu4ecnSrHE7
Q6SVbikYAdb+gKHuxBImK6cFGT8giK8ktDPQiDyROu/HHmvyr93qTXRAsuq1xM5Wgxz2Pgw5CZ/w
DHX3yOxOzZzi+7AFOVuz91TLRQ07jS3NS7kKUxE6c3SCreV69yNFDfDNbKKx4OlHx5dI9G4tvrDB
06wzmhdZExt2sPbHcYuQWTr3ZO74Ni0CwSpuDawoXD0iYj1FTD4viXAjAF2i/zWz1E62Y26SMTfU
aQIGwNBA2yphUj5l04eRHpKM3HHpJgOAuvRT+IDYzZgp8nQfy6UjVM8JCIVS53Yg86lXDi6sTd+o
5yzjKRkm/8y6WYE0n33vBqpTcI+jMeu5JcGMjZpOgubNzzFpb5nkAn7J7/ahPW+bjZqYZzFerF12
IdZjr/pVeNcoxO7DHLDeAKLYsyXzkxmga8QENJMLDbICrVdAT7MoFm0e2w==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
