{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 03 00:56:40 2022 " "Info: Processing started: Mon Jan 03 00:56:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ModelMachine -c ModelMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ModelMachine EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"ModelMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node clk (placed in PIN 91 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp1/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } } { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register IR:inst\|ir\[3\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0 -22.304 ns " "Info: Slack time is -22.304 ns between source register \"IR:inst\|ir\[3\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.318 ns + Largest register memory " "Info: + Largest register to memory requirement is 0.318 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.662 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.662 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { clk~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[3\] 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk~clkctrl 2 COMB Unassigned 131 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 131; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns IR:inst\|ir\[3\] 3 REG Unassigned 5 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -720 168 336 -704 "clk" "" } { 16 378 432 28 "clk" "" } { 16 666 720 28 "clk" "" } { -232 386 432 -220 "clk" "" } { -352 530 576 -340 "clk" "" } { -552 370 416 -540 "clk" "" } { -160 946 992 -148 "clk" "" } { -720 336 382 -708 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 156 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "22.622 ns - Longest register memory " "Info: - Longest register to memory delay is 22.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[3\] 1 REG Unassigned 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.624 ns) 1.961 ns InstructionDecoder:inst10\|movea~4 2 COMB Unassigned 3 " "Info: 2: + IC(1.337 ns) + CELL(0.624 ns) = 1.961 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'InstructionDecoder:inst10\|movea~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.202 ns) 3.493 ns InstructionDecoder:inst10\|movec~4 3 COMB Unassigned 12 " "Info: 3: + IC(1.330 ns) + CELL(0.202 ns) = 3.493 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'InstructionDecoder:inst10\|movec~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.304 ns con_signal:inst12\|reg_ra\[0\]~4 4 COMB Unassigned 16 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 4.304 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.206 ns) 6.196 ns reg_group:inst4\|s\[2\]~34 5 COMB Unassigned 1 " "Info: 5: + IC(1.686 ns) + CELL(0.206 ns) = 6.196 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[2\]~34'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 7.723 ns reg_group:inst4\|s\[2\]~35 6 COMB Unassigned 7 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 7.723 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[2\]~35'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.621 ns) 10.425 ns ALU:inst5\|Add1~5 7 COMB Unassigned 2 " "Info: 7: + IC(2.081 ns) + CELL(0.621 ns) = 10.425 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.511 ns ALU:inst5\|Add1~7 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.511 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~7'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~5 ALU:inst5|Add1~7 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.597 ns ALU:inst5\|Add1~9 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.597 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~7 ALU:inst5|Add1~9 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.683 ns ALU:inst5\|Add1~11 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 10.683 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~11'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~9 ALU:inst5|Add1~11 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.189 ns ALU:inst5\|Add1~12 11 COMB Unassigned 2 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 11.189 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst5|Add1~11 ALU:inst5|Add1~12 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.206 ns) 12.744 ns ALU:inst5\|t\[6\]~40 12 COMB Unassigned 1 " "Info: 12: + IC(1.349 ns) + CELL(0.206 ns) = 12.744 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~40'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { ALU:inst5|Add1~12 ALU:inst5|t[6]~40 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.370 ns) 14.266 ns ALU:inst5\|t\[6\]~42 13 COMB Unassigned 1 " "Info: 13: + IC(1.152 ns) + CELL(0.370 ns) = 14.266 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~42'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 15.077 ns ALU:inst5\|t\[6\]~43 14 COMB Unassigned 1 " "Info: 14: + IC(0.441 ns) + CELL(0.370 ns) = 15.077 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~43'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 15.888 ns ALU:inst5\|t\[6\]~44 15 COMB Unassigned 3 " "Info: 15: + IC(0.441 ns) + CELL(0.370 ns) = 15.888 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst5\|t\[6\]~44'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.206 ns) 18.193 ns shift:inst6\|w\[6\]~28 16 COMB Unassigned 2 " "Info: 16: + IC(2.099 ns) + CELL(0.206 ns) = 18.193 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'shift:inst6\|w\[6\]~28'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { ALU:inst5|t[6]~44 shift:inst6|w[6]~28 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.370 ns) 20.504 ns inst8\[6\]~30 17 COMB Unassigned 6 " "Info: 17: + IC(1.941 ns) + CELL(0.370 ns) = 20.504 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'inst8\[6\]~30'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { shift:inst6|w[6]~28 inst8[6]~30 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.128 ns) 22.622 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0 18 MEM Unassigned 1 " "Info: 18: + IC(1.990 ns) + CELL(0.128 ns) = 22.622 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.431 ns ( 24.01 % ) " "Info: Total cell delay = 5.431 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.191 ns ( 75.99 % ) " "Info: Total interconnect delay = 17.191 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.622 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 ALU:inst5|Add1~7 ALU:inst5|Add1~9 ALU:inst5|Add1~11 ALU:inst5|Add1~12 ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 shift:inst6|w[6]~28 inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.622 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 ALU:inst5|Add1~7 ALU:inst5|Add1~9 ALU:inst5|Add1~11 ALU:inst5|Add1~12 ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 shift:inst6|w[6]~28 inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "22.622 ns register memory " "Info: Estimated most critical path is register to memory delay of 22.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst\|ir\[3\] 1 REG LAB_X17_Y4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y4; Fanout = 5; REG Node = 'IR:inst\|ir\[3\]'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst|ir[3] } "NODE_NAME" } } { "../IR.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/IR.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.337 ns) + CELL(0.624 ns) 1.961 ns InstructionDecoder:inst10\|movea~4 2 COMB LAB_X19_Y5 3 " "Info: 2: + IC(1.337 ns) + CELL(0.624 ns) = 1.961 ns; Loc. = LAB_X19_Y5; Fanout = 3; COMB Node = 'InstructionDecoder:inst10\|movea~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.202 ns) 3.493 ns InstructionDecoder:inst10\|movec~4 3 COMB LAB_X18_Y7 12 " "Info: 3: + IC(1.330 ns) + CELL(0.202 ns) = 3.493 ns; Loc. = LAB_X18_Y7; Fanout = 12; COMB Node = 'InstructionDecoder:inst10\|movec~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 } "NODE_NAME" } } { "../InstructionDecoder.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/InstructionDecoder.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.304 ns con_signal:inst12\|reg_ra\[0\]~4 4 COMB LAB_X18_Y7 16 " "Info: 4: + IC(0.187 ns) + CELL(0.624 ns) = 4.304 ns; Loc. = LAB_X18_Y7; Fanout = 16; COMB Node = 'con_signal:inst12\|reg_ra\[0\]~4'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 } "NODE_NAME" } } { "../con_signal.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/con_signal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.206 ns) 6.196 ns reg_group:inst4\|s\[2\]~34 5 COMB LAB_X20_Y6 1 " "Info: 5: + IC(1.686 ns) + CELL(0.206 ns) = 6.196 ns; Loc. = LAB_X20_Y6; Fanout = 1; COMB Node = 'reg_group:inst4\|s\[2\]~34'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.370 ns) 7.723 ns reg_group:inst4\|s\[2\]~35 6 COMB LAB_X21_Y7 7 " "Info: 6: + IC(1.157 ns) + CELL(0.370 ns) = 7.723 ns; Loc. = LAB_X21_Y7; Fanout = 7; COMB Node = 'reg_group:inst4\|s\[2\]~35'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 } "NODE_NAME" } } { "../reg_group.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/reg_group.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.621 ns) 10.425 ns ALU:inst5\|Add1~5 7 COMB LAB_X13_Y5 2 " "Info: 7: + IC(2.081 ns) + CELL(0.621 ns) = 10.425 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~5'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.511 ns ALU:inst5\|Add1~7 8 COMB LAB_X13_Y5 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.511 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~7'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~5 ALU:inst5|Add1~7 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.597 ns ALU:inst5\|Add1~9 9 COMB LAB_X13_Y5 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.597 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~9'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~7 ALU:inst5|Add1~9 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.683 ns ALU:inst5\|Add1~11 10 COMB LAB_X13_Y5 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 10.683 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~11'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ALU:inst5|Add1~9 ALU:inst5|Add1~11 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.189 ns ALU:inst5\|Add1~12 11 COMB LAB_X13_Y5 2 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 11.189 ns; Loc. = LAB_X13_Y5; Fanout = 2; COMB Node = 'ALU:inst5\|Add1~12'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ALU:inst5|Add1~11 ALU:inst5|Add1~12 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.349 ns) + CELL(0.206 ns) 12.744 ns ALU:inst5\|t\[6\]~40 12 COMB LAB_X17_Y5 1 " "Info: 12: + IC(1.349 ns) + CELL(0.206 ns) = 12.744 ns; Loc. = LAB_X17_Y5; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~40'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { ALU:inst5|Add1~12 ALU:inst5|t[6]~40 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.370 ns) 14.266 ns ALU:inst5\|t\[6\]~42 13 COMB LAB_X21_Y5 1 " "Info: 13: + IC(1.152 ns) + CELL(0.370 ns) = 14.266 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~42'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 15.077 ns ALU:inst5\|t\[6\]~43 14 COMB LAB_X21_Y5 1 " "Info: 14: + IC(0.441 ns) + CELL(0.370 ns) = 15.077 ns; Loc. = LAB_X21_Y5; Fanout = 1; COMB Node = 'ALU:inst5\|t\[6\]~43'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 15.888 ns ALU:inst5\|t\[6\]~44 15 COMB LAB_X21_Y5 3 " "Info: 15: + IC(0.441 ns) + CELL(0.370 ns) = 15.888 ns; Loc. = LAB_X21_Y5; Fanout = 3; COMB Node = 'ALU:inst5\|t\[6\]~44'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 } "NODE_NAME" } } { "../ALU.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ALU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.206 ns) 18.193 ns shift:inst6\|w\[6\]~28 16 COMB LAB_X13_Y4 2 " "Info: 16: + IC(2.099 ns) + CELL(0.206 ns) = 18.193 ns; Loc. = LAB_X13_Y4; Fanout = 2; COMB Node = 'shift:inst6\|w\[6\]~28'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { ALU:inst5|t[6]~44 shift:inst6|w[6]~28 } "NODE_NAME" } } { "../shift.v" "" { Text "E:/ProgramDesign/quartus/ModelMachine/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.941 ns) + CELL(0.370 ns) 20.504 ns inst8\[6\]~30 17 COMB LAB_X18_Y7 6 " "Info: 17: + IC(1.941 ns) + CELL(0.370 ns) = 20.504 ns; Loc. = LAB_X18_Y7; Fanout = 6; COMB Node = 'inst8\[6\]~30'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.311 ns" { shift:inst6|w[6]~28 inst8[6]~30 } "NODE_NAME" } } { "ModelMachine.bdf" "" { Schematic "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/ModelMachine.bdf" { { -168 296 344 -136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.990 ns) + CELL(0.128 ns) 22.622 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0 18 MEM M4K_X11_Y6 1 " "Info: 18: + IC(1.990 ns) + CELL(0.128 ns) = 22.622 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_4h91:auto_generated\|ram_block1a6~porta_datain_reg0'" {  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.118 ns" { inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_4h91.tdf" "" { Text "E:/ProgramDesign/quartus/ModelMachine/ModelMachine/db/altsyncram_4h91.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.431 ns ( 24.01 % ) " "Info: Total cell delay = 5.431 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.191 ns ( 75.99 % ) " "Info: Total interconnect delay = 17.191 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.622 ns" { IR:inst|ir[3] InstructionDecoder:inst10|movea~4 InstructionDecoder:inst10|movec~4 con_signal:inst12|reg_ra[0]~4 reg_group:inst4|s[2]~34 reg_group:inst4|s[2]~35 ALU:inst5|Add1~5 ALU:inst5|Add1~7 ALU:inst5|Add1~9 ALU:inst5|Add1~11 ALU:inst5|Add1~12 ALU:inst5|t[6]~40 ALU:inst5|t[6]~42 ALU:inst5|t[6]~43 ALU:inst5|t[6]~44 shift:inst6|w[6]~28 inst8[6]~30 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_4h91:auto_generated|ram_block1a6~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[7\] 0 " "Info: Pin \"bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[6\] 0 " "Info: Pin \"bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[5\] 0 " "Info: Pin \"bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[4\] 0 " "Info: Pin \"bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[3\] 0 " "Info: Pin \"bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[2\] 0 " "Info: Pin \"bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[1\] 0 " "Info: Pin \"bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[0\] 0 " "Info: Pin \"bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[7\] 0 " "Info: Pin \"data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[6\] 0 " "Info: Pin \"data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[5\] 0 " "Info: Pin \"data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[4\] 0 " "Info: Pin \"data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[3\] 0 " "Info: Pin \"data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Info: Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Info: Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Info: Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 03 00:56:42 2022 " "Info: Processing ended: Mon Jan 03 00:56:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
