<!-- HTML header for doxygen 1.9.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: Offset Accessors</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="logo-text.svg"/></td>
  <td id="projectalign">
   <div id="projectname"><span id="projectnumber">0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__MEMORY__MAP__AREAS.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Offset Accessors<div class="ingroups"><a class="el" href="group__YAUL.html">libyaul</a> &raquo; <a class="el" href="group__MEMORY__MAP.html">Memory map</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga49d8c911d97bdd5d54c04e714878a3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga49d8c911d97bdd5d54c04e714878a3d2">ARP</a>(x)&#160;&#160;&#160;(0x22000000UL + (x))</td></tr>
<tr class="memdesc:ga49d8c911d97bdd5d54c04e714878a3d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga49d8c911d97bdd5d54c04e714878a3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac774abf00f414b7ff6cc691f351b344f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#gac774abf00f414b7ff6cc691f351b344f">DRAM</a>(t,  b,  x)&#160;&#160;&#160;    (<a class="el" href="group__MEMORY__MAP__AREAS.html#ga421ec51c26cd54fac70e299543ff9597">CS0</a>(x) | ((((t) &amp; 0x01) + 2) &lt;&lt; 21) | (((b) &amp; 0x03) &lt;&lt; 19))</td></tr>
<tr class="memdesc:gac774abf00f414b7ff6cc691f351b344f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify triple for DRAM address space.  <br /></td></tr>
<tr class="separator:gac774abf00f414b7ff6cc691f351b344f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5094a0a946547d5e2446693f3c626bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#gae5094a0a946547d5e2446693f3c626bb">USB_CART</a>(x)&#160;&#160;&#160;(<a class="el" href="group__MEMORY__MAP__AREAS.html#ga421ec51c26cd54fac70e299543ff9597">CS0</a>(0x01) + ((x) &lt;&lt; 20))</td></tr>
<tr class="memdesc:gae5094a0a946547d5e2446693f3c626bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the CPU I/O registers.  <br /></td></tr>
<tr class="separator:gae5094a0a946547d5e2446693f3c626bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421ec51c26cd54fac70e299543ff9597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga421ec51c26cd54fac70e299543ff9597">CS0</a>(x)&#160;&#160;&#160;(0x22000000UL + (x))</td></tr>
<tr class="memdesc:ga421ec51c26cd54fac70e299543ff9597"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga421ec51c26cd54fac70e299543ff9597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0f757204ff3bf22f63c85fa950373b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga0a0f757204ff3bf22f63c85fa950373b">CS1</a>(x)&#160;&#160;&#160;(0x24000000UL + (x))</td></tr>
<tr class="memdesc:ga0a0f757204ff3bf22f63c85fa950373b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga0a0f757204ff3bf22f63c85fa950373b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463463ac4a3d3b641f63e961cb26ffe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga463463ac4a3d3b641f63e961cb26ffe6">DUMMY</a>(x)&#160;&#160;&#160;(0x25000000UL + (x))</td></tr>
<tr class="memdesc:ga463463ac4a3d3b641f63e961cb26ffe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga463463ac4a3d3b641f63e961cb26ffe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd18c6974a71029b424c2abc322c122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga4cd18c6974a71029b424c2abc322c122">CS2</a>(x)&#160;&#160;&#160;(0x25800000UL + (x))</td></tr>
<tr class="memdesc:ga4cd18c6974a71029b424c2abc322c122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga4cd18c6974a71029b424c2abc322c122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e1d3dbea5e6ccbb8abbe594334ba06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#gaa0e1d3dbea5e6ccbb8abbe594334ba06">CD_BLOCK</a>(x)&#160;&#160;&#160;(0x25890000UL + (x))</td></tr>
<tr class="memdesc:gaa0e1d3dbea5e6ccbb8abbe594334ba06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:gaa0e1d3dbea5e6ccbb8abbe594334ba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96d63feb08c08ad6ea6fa4b9f3564d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#gad96d63feb08c08ad6ea6fa4b9f3564d1">SCSP</a>(x)&#160;&#160;&#160;(0x25B00000UL + (x))</td></tr>
<tr class="memdesc:gad96d63feb08c08ad6ea6fa4b9f3564d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:gad96d63feb08c08ad6ea6fa4b9f3564d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga58b0ffabcb4e115c0dd38bb5fd0ccf0d">VDP1_VRAM</a>(x)&#160;&#160;&#160;(0x25C00000UL + (x))</td></tr>
<tr class="memdesc:ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac662cb1e8b3deaf7684b03a00d7ad2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#gac662cb1e8b3deaf7684b03a00d7ad2aa">VDP1_FB</a>(x)&#160;&#160;&#160;(0x25C80000UL + (x))</td></tr>
<tr class="memdesc:gac662cb1e8b3deaf7684b03a00d7ad2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:gac662cb1e8b3deaf7684b03a00d7ad2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b466742d8556d15248e0ec553ce6af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4">VDP1</a>(x)&#160;&#160;&#160;(0x25D00000UL + (x))</td></tr>
<tr class="memdesc:ga8b466742d8556d15248e0ec553ce6af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga8b466742d8556d15248e0ec553ce6af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8584ad5ea42edf5301a4e3562b467e9"><td class="memItemLeft" align="right" valign="top"><a id="gab8584ad5ea42edf5301a4e3562b467e9" name="gab8584ad5ea42edf5301a4e3562b467e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VDP1_IOREG_BASE</b>&#160;&#160;&#160;<a class="el" href="group__MEMORY__MAP__AREAS.html#ga8b466742d8556d15248e0ec553ce6af4">VDP1</a>(0x00000000)</td></tr>
<tr class="memdesc:gab8584ad5ea42edf5301a4e3562b467e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base VDP1 address, for use with <a class="el" href="group__MEMORY__MAP__VDP1__IO__REGISTERS.html#unionvdp1__ioregs">vdp1_ioregs</a>. <br /></td></tr>
<tr class="separator:gab8584ad5ea42edf5301a4e3562b467e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8723e480987d8de4ce011670ebd423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga0b8723e480987d8de4ce011670ebd423">VDP2_VRAM</a>(x)&#160;&#160;&#160;(0x25E00000UL + (x))</td></tr>
<tr class="memdesc:ga0b8723e480987d8de4ce011670ebd423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga0b8723e480987d8de4ce011670ebd423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136c4a79f917fa7bc52631c073f500fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga136c4a79f917fa7bc52631c073f500fe">VDP2_CRAM</a>(x)&#160;&#160;&#160;(0x25F00000UL + (x))</td></tr>
<tr class="memdesc:ga136c4a79f917fa7bc52631c073f500fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga136c4a79f917fa7bc52631c073f500fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f2ec870fa39492a555ab506e156606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606">VDP2</a>(x)&#160;&#160;&#160;(0x25F80000UL + (x))</td></tr>
<tr class="memdesc:ga43f2ec870fa39492a555ab506e156606"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga43f2ec870fa39492a555ab506e156606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14208bc004198a2b6d95b963689d2ba0"><td class="memItemLeft" align="right" valign="top"><a id="ga14208bc004198a2b6d95b963689d2ba0" name="ga14208bc004198a2b6d95b963689d2ba0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VDP2_IOREG_BASE</b>&#160;&#160;&#160;<a class="el" href="group__MEMORY__MAP__AREAS.html#ga43f2ec870fa39492a555ab506e156606">VDP2</a>(0x00000000)</td></tr>
<tr class="memdesc:ga14208bc004198a2b6d95b963689d2ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base VDP2 address, for use with <a class="el" href="group__MEMORY__MAP__VDP2__IO__REGISTERS.html#unionvdp2__ioregs">vdp2_ioregs</a>. <br /></td></tr>
<tr class="separator:ga14208bc004198a2b6d95b963689d2ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209b899cd14aba32d246050e4cf003d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga209b899cd14aba32d246050e4cf003d3">SCU</a>(x)&#160;&#160;&#160;(0x25FE0000UL + (x))</td></tr>
<tr class="memdesc:ga209b899cd14aba32d246050e4cf003d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga209b899cd14aba32d246050e4cf003d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a53c8eed892d78577cb197447ad928"><td class="memItemLeft" align="right" valign="top"><a id="ga01a53c8eed892d78577cb197447ad928" name="ga01a53c8eed892d78577cb197447ad928"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SCU_IOREG_BASE</b>&#160;&#160;&#160;<a class="el" href="group__MEMORY__MAP__AREAS.html#ga209b899cd14aba32d246050e4cf003d3">SCU</a>(0x00000000)</td></tr>
<tr class="memdesc:ga01a53c8eed892d78577cb197447ad928"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base SCU address, for use with <a class="el" href="group__MEMORY__MAP__SCU__IO__REGISTERS.html#unionscu__ioregs">scu_ioregs</a>. <br /></td></tr>
<tr class="separator:ga01a53c8eed892d78577cb197447ad928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98991c68e347e8dd06bbf1a53541c10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga98991c68e347e8dd06bbf1a53541c10b">HWRAM</a>(x)&#160;&#160;&#160;(0x06000000UL + (x))</td></tr>
<tr class="memdesc:ga98991c68e347e8dd06bbf1a53541c10b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga98991c68e347e8dd06bbf1a53541c10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b2c4c2354b4e25810588e14d3d0d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga36b2c4c2354b4e25810588e14d3d0d2f">HWRAM_UNCACHED</a>(x)&#160;&#160;&#160;(0x26000000UL + (x))</td></tr>
<tr class="memdesc:ga36b2c4c2354b4e25810588e14d3d0d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for uncached address space.  <br /></td></tr>
<tr class="separator:ga36b2c4c2354b4e25810588e14d3d0d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce57345dd6d637b8f36415f9326f73a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga7ce57345dd6d637b8f36415f9326f73a">HWRAM_PURGE_CACHE</a>(x)&#160;&#160;&#160;(0x46000000UL + (x))</td></tr>
<tr class="memdesc:ga7ce57345dd6d637b8f36415f9326f73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> to purge cache lines of address <code>x</code>.  <br /></td></tr>
<tr class="separator:ga7ce57345dd6d637b8f36415f9326f73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b68b88511a685612d75e3af585f5ebd"><td class="memItemLeft" align="right" valign="top"><a id="ga2b68b88511a685612d75e3af585f5ebd" name="ga2b68b88511a685612d75e3af585f5ebd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HWRAM_SIZE</b>&#160;&#160;&#160;0x00100000UL</td></tr>
<tr class="memdesc:ga2b68b88511a685612d75e3af585f5ebd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of H-WRAM in bytes. <br /></td></tr>
<tr class="separator:ga2b68b88511a685612d75e3af585f5ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f4d0569a84200895fccd37ad4dc5333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga8f4d0569a84200895fccd37ad4dc5333">LWRAM</a>(x)&#160;&#160;&#160;(0x00200000UL + (x))</td></tr>
<tr class="memdesc:ga8f4d0569a84200895fccd37ad4dc5333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for address space.  <br /></td></tr>
<tr class="separator:ga8f4d0569a84200895fccd37ad4dc5333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d08f9320a831dfd57fc2f49db88eaf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga7d08f9320a831dfd57fc2f49db88eaf5">LWRAM_UNCACHED</a>(x)&#160;&#160;&#160;(0x20200000UL + (x))</td></tr>
<tr class="memdesc:ga7d08f9320a831dfd57fc2f49db88eaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> for uncached address space.  <br /></td></tr>
<tr class="separator:ga7d08f9320a831dfd57fc2f49db88eaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d1e42a2572051a8074de2d8e1149b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga05d1e42a2572051a8074de2d8e1149b3">LWRAM_PURGE_CACHE</a>(x)&#160;&#160;&#160;(0x40200000UL + (x))</td></tr>
<tr class="memdesc:ga05d1e42a2572051a8074de2d8e1149b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify offset <code>x</code> to purge cache lines of address <code>x</code>.  <br /></td></tr>
<tr class="separator:ga05d1e42a2572051a8074de2d8e1149b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade0b9895838c4467bff944d72d719a15"><td class="memItemLeft" align="right" valign="top"><a id="gade0b9895838c4467bff944d72d719a15" name="gade0b9895838c4467bff944d72d719a15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LWRAM_SIZE</b>&#160;&#160;&#160;0x00100000UL</td></tr>
<tr class="memdesc:gade0b9895838c4467bff944d72d719a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total size of L-WRAM in bytes. <br /></td></tr>
<tr class="separator:gade0b9895838c4467bff944d72d719a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa535f8d6e4ac1756bc09bd7c91d02999"><td class="memItemLeft" align="right" valign="top"><a id="gaa535f8d6e4ac1756bc09bd7c91d02999" name="gaa535f8d6e4ac1756bc09bd7c91d02999"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MINIT</b>&#160;&#160;&#160;(0x21000000UL)</td></tr>
<tr class="memdesc:gaa535f8d6e4ac1756bc09bd7c91d02999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master CPU address for slave CPU notification. <br /></td></tr>
<tr class="separator:gaa535f8d6e4ac1756bc09bd7c91d02999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4b69b3e292e50954947d8d74fa4308"><td class="memItemLeft" align="right" valign="top"><a id="ga8a4b69b3e292e50954947d8d74fa4308" name="ga8a4b69b3e292e50954947d8d74fa4308"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SINIT</b>&#160;&#160;&#160;(0x21800000UL)</td></tr>
<tr class="memdesc:ga8a4b69b3e292e50954947d8d74fa4308"><td class="mdescLeft">&#160;</td><td class="mdescRight">Save CPU address for master CPU notification. <br /></td></tr>
<tr class="separator:ga8a4b69b3e292e50954947d8d74fa4308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga298694f5a284a9481357c09aab7aa7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(x)&#160;&#160;&#160;(0xFFFFF000UL + (x))</td></tr>
<tr class="memdesc:ga298694f5a284a9481357c09aab7aa7e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the CPU I/O registers.  <br /></td></tr>
<tr class="separator:ga298694f5a284a9481357c09aab7aa7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d1e3f3d77a0675f75fb889bbff33dd"><td class="memItemLeft" align="right" valign="top"><a id="ga01d1e3f3d77a0675f75fb889bbff33dd" name="ga01d1e3f3d77a0675f75fb889bbff33dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IOREG_BASE</b>&#160;&#160;&#160;<a class="el" href="group__MEMORY__MAP__AREAS.html#ga298694f5a284a9481357c09aab7aa7e3">CPU</a>(0x00000E00UL)</td></tr>
<tr class="memdesc:ga01d1e3f3d77a0675f75fb889bbff33dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base CPU address, for use with <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#structcpu__ioregs">cpu_ioregs</a>. <br /></td></tr>
<tr class="separator:ga01d1e3f3d77a0675f75fb889bbff33dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dcb69c90fcbdfa9b4c1bda4c0ba860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#ga54dcb69c90fcbdfa9b4c1bda4c0ba860">IREG</a>(x)&#160;&#160;&#160;(0x20100001UL + ((x) &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga54dcb69c90fcbdfa9b4c1bda4c0ba860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the SMPC 7 IREG I/O registers.  <br /></td></tr>
<tr class="separator:ga54dcb69c90fcbdfa9b4c1bda4c0ba860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6e640cae4663b0aa6e2ef55426e76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#gafb6e640cae4663b0aa6e2ef55426e76b">OREG</a>(x)&#160;&#160;&#160;(0x20100021UL + ((x) &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafb6e640cae4663b0aa6e2ef55426e76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the SMPC 32 OREG I/O registers.  <br /></td></tr>
<tr class="separator:gafb6e640cae4663b0aa6e2ef55426e76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdf6654942d055f66f72da44a62e314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__MEMORY__MAP__AREAS.html#gadcdf6654942d055f66f72da44a62e314">SMPC</a>(x)&#160;&#160;&#160;(0x20100000UL + (x))</td></tr>
<tr class="memdesc:gadcdf6654942d055f66f72da44a62e314"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the SMPC I/O registers.  <br /></td></tr>
<tr class="separator:gadcdf6654942d055f66f72da44a62e314"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga49d8c911d97bdd5d54c04e714878a3d2" name="ga49d8c911d97bdd5d54c04e714878a3d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49d8c911d97bdd5d54c04e714878a3d2">&#9670;&#160;</a></span>ARP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ARP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x22000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac774abf00f414b7ff6cc691f351b344f" name="gac774abf00f414b7ff6cc691f351b344f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac774abf00f414b7ff6cc691f351b344f">&#9670;&#160;</a></span>DRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;    (<a class="el" href="group__MEMORY__MAP__AREAS.html#ga421ec51c26cd54fac70e299543ff9597">CS0</a>(x) | ((((t) &amp; 0x01) + 2) &lt;&lt; 21) | (((b) &amp; 0x03) &lt;&lt; 19))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify triple for DRAM address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">t</td><td>The two DRAM banks when 32-Mbit. </td></tr>
    <tr><td class="paramname">b</td><td>The four DRAM banks within two larger DRAM banks, 8-MBit each. </td></tr>
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae5094a0a946547d5e2446693f3c626bb" name="gae5094a0a946547d5e2446693f3c626bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae5094a0a946547d5e2446693f3c626bb">&#9670;&#160;</a></span>USB_CART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_CART</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group__MEMORY__MAP__AREAS.html#ga421ec51c26cd54fac70e299543ff9597">CS0</a>(0x01) + ((x) &lt;&lt; 20))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the CPU I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga421ec51c26cd54fac70e299543ff9597" name="ga421ec51c26cd54fac70e299543ff9597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421ec51c26cd54fac70e299543ff9597">&#9670;&#160;</a></span>CS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x22000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0a0f757204ff3bf22f63c85fa950373b" name="ga0a0f757204ff3bf22f63c85fa950373b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a0f757204ff3bf22f63c85fa950373b">&#9670;&#160;</a></span>CS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x24000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga463463ac4a3d3b641f63e961cb26ffe6" name="ga463463ac4a3d3b641f63e961cb26ffe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga463463ac4a3d3b641f63e961cb26ffe6">&#9670;&#160;</a></span>DUMMY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DUMMY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4cd18c6974a71029b424c2abc322c122" name="ga4cd18c6974a71029b424c2abc322c122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4cd18c6974a71029b424c2abc322c122">&#9670;&#160;</a></span>CS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CS2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25800000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa0e1d3dbea5e6ccbb8abbe594334ba06" name="gaa0e1d3dbea5e6ccbb8abbe594334ba06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e1d3dbea5e6ccbb8abbe594334ba06">&#9670;&#160;</a></span>CD_BLOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CD_BLOCK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25890000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad96d63feb08c08ad6ea6fa4b9f3564d1" name="gad96d63feb08c08ad6ea6fa4b9f3564d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad96d63feb08c08ad6ea6fa4b9f3564d1">&#9670;&#160;</a></span>SCSP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCSP</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25B00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga58b0ffabcb4e115c0dd38bb5fd0ccf0d" name="ga58b0ffabcb4e115c0dd38bb5fd0ccf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58b0ffabcb4e115c0dd38bb5fd0ccf0d">&#9670;&#160;</a></span>VDP1_VRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP1_VRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25C00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac662cb1e8b3deaf7684b03a00d7ad2aa" name="gac662cb1e8b3deaf7684b03a00d7ad2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac662cb1e8b3deaf7684b03a00d7ad2aa">&#9670;&#160;</a></span>VDP1_FB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP1_FB</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25C80000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8b466742d8556d15248e0ec553ce6af4" name="ga8b466742d8556d15248e0ec553ce6af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b466742d8556d15248e0ec553ce6af4">&#9670;&#160;</a></span>VDP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25D00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0b8723e480987d8de4ce011670ebd423" name="ga0b8723e480987d8de4ce011670ebd423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b8723e480987d8de4ce011670ebd423">&#9670;&#160;</a></span>VDP2_VRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP2_VRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25E00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga136c4a79f917fa7bc52631c073f500fe" name="ga136c4a79f917fa7bc52631c073f500fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga136c4a79f917fa7bc52631c073f500fe">&#9670;&#160;</a></span>VDP2_CRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP2_CRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25F00000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga43f2ec870fa39492a555ab506e156606" name="ga43f2ec870fa39492a555ab506e156606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f2ec870fa39492a555ab506e156606">&#9670;&#160;</a></span>VDP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VDP2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25F80000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga209b899cd14aba32d246050e4cf003d3" name="ga209b899cd14aba32d246050e4cf003d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga209b899cd14aba32d246050e4cf003d3">&#9670;&#160;</a></span>SCU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCU</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x25FE0000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga98991c68e347e8dd06bbf1a53541c10b" name="ga98991c68e347e8dd06bbf1a53541c10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98991c68e347e8dd06bbf1a53541c10b">&#9670;&#160;</a></span>HWRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x06000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga36b2c4c2354b4e25810588e14d3d0d2f" name="ga36b2c4c2354b4e25810588e14d3d0d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36b2c4c2354b4e25810588e14d3d0d2f">&#9670;&#160;</a></span>HWRAM_UNCACHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRAM_UNCACHED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x26000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for uncached address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7ce57345dd6d637b8f36415f9326f73a" name="ga7ce57345dd6d637b8f36415f9326f73a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ce57345dd6d637b8f36415f9326f73a">&#9670;&#160;</a></span>HWRAM_PURGE_CACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HWRAM_PURGE_CACHE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x46000000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> to purge cache lines of address <code>x</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8f4d0569a84200895fccd37ad4dc5333" name="ga8f4d0569a84200895fccd37ad4dc5333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f4d0569a84200895fccd37ad4dc5333">&#9670;&#160;</a></span>LWRAM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWRAM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x00200000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7d08f9320a831dfd57fc2f49db88eaf5" name="ga7d08f9320a831dfd57fc2f49db88eaf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d08f9320a831dfd57fc2f49db88eaf5">&#9670;&#160;</a></span>LWRAM_UNCACHED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWRAM_UNCACHED</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20200000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> for uncached address space. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga05d1e42a2572051a8074de2d8e1149b3" name="ga05d1e42a2572051a8074de2d8e1149b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05d1e42a2572051a8074de2d8e1149b3">&#9670;&#160;</a></span>LWRAM_PURGE_CACHE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LWRAM_PURGE_CACHE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x40200000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Specify offset <code>x</code> to purge cache lines of address <code>x</code>. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga298694f5a284a9481357c09aab7aa7e3" name="ga298694f5a284a9481357c09aab7aa7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga298694f5a284a9481357c09aab7aa7e3">&#9670;&#160;</a></span>CPU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPU</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0xFFFFF000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the CPU I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga54dcb69c90fcbdfa9b4c1bda4c0ba860" name="ga54dcb69c90fcbdfa9b4c1bda4c0ba860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54dcb69c90fcbdfa9b4c1bda4c0ba860">&#9670;&#160;</a></span>IREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20100001UL + ((x) &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the SMPC 7 IREG I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The IREG number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Byte access writes only.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd></dl>

</div>
</div>
<a id="gafb6e640cae4663b0aa6e2ef55426e76b" name="gafb6e640cae4663b0aa6e2ef55426e76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6e640cae4663b0aa6e2ef55426e76b">&#9670;&#160;</a></span>OREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20100021UL + ((x) &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the SMPC 32 OREG I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The OREG number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Byte access reads only.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gadcdf6654942d055f66f72da44a62e314" name="gadcdf6654942d055f66f72da44a62e314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcdf6654942d055f66f72da44a62e314">&#9670;&#160;</a></span>SMPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMPC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20100000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the SMPC I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__MEMORY__MAP__MACROS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd>
<dd>
<a class="el" href="group__MEMORY__MAP__MACROS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.9.6-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer"><a href="https://github.com/yaul-org"><img class="footer" src="GitHub-dark.svg" width="104" height="31" alt="GitHub"/></a></li>
  </ul>
</div>
</body>
</html>
