

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_223_1_VITIS_LOOP_224_2'
================================================================
* Date:           Wed Nov 12 17:48:59 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   230402|   230402|  2.304 ms|  2.304 ms|  230402|  230402|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_223_1_VITIS_LOOP_224_2  |   230400|   230400|         4|          3|          3|  76800|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 7 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 8 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %y_1"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %x_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body408"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.20>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [obj_detect.cpp:223]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.10ns)   --->   "%icmp_ln223 = icmp_eq  i17 %indvar_flatten_load, i17 76800" [obj_detect.cpp:223]   --->   Operation 17 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.10ns)   --->   "%add_ln223_1 = add i17 %indvar_flatten_load, i17 1" [obj_detect.cpp:223]   --->   Operation 18 'add' 'add_ln223_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %for.inc426, void %for.body438.preheader.exitStub" [obj_detect.cpp:223]   --->   Operation 19 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_1_load = load i9 %x_1" [obj_detect.cpp:224]   --->   Operation 20 'load' 'x_1_load' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%y_1_load = load i8 %y_1" [obj_detect.cpp:223]   --->   Operation 21 'load' 'y_1_load' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln223 = add i8 %y_1_load, i8 1" [obj_detect.cpp:223]   --->   Operation 22 'add' 'add_ln223' <Predicate = (!icmp_ln223)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.82ns)   --->   "%icmp_ln224 = icmp_eq  i9 %x_1_load, i9 320" [obj_detect.cpp:224]   --->   Operation 23 'icmp' 'icmp_ln224' <Predicate = (!icmp_ln223)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.96ns)   --->   "%select_ln223 = select i1 %icmp_ln224, i9 0, i9 %x_1_load" [obj_detect.cpp:223]   --->   Operation 24 'select' 'select_ln223' <Predicate = (!icmp_ln223)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.24ns)   --->   "%select_ln223_1 = select i1 %icmp_ln224, i8 %add_ln223, i8 %y_1_load" [obj_detect.cpp:223]   --->   Operation 25 'select' 'select_ln223_1' <Predicate = (!icmp_ln223)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln224 = add i9 %select_ln223, i9 1" [obj_detect.cpp:224]   --->   Operation 26 'add' 'add_ln224' <Predicate = (!icmp_ln223)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln224 = store i17 %add_ln223_1, i17 %indvar_flatten" [obj_detect.cpp:224]   --->   Operation 27 'store' 'store_ln224' <Predicate = (!icmp_ln223)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln224 = store i8 %select_ln223_1, i8 %y_1" [obj_detect.cpp:224]   --->   Operation 28 'store' 'store_ln224' <Predicate = (!icmp_ln223)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln224 = store i9 %add_ln224, i9 %x_1" [obj_detect.cpp:224]   --->   Operation 29 'store' 'store_ln224' <Predicate = (!icmp_ln223)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.body408" [obj_detect.cpp:224]   --->   Operation 30 'br' 'br_ln224' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln223)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln223_1, i8 0" [obj_detect.cpp:226]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln226 = zext i16 %tmp_s" [obj_detect.cpp:226]   --->   Operation 32 'zext' 'zext_ln226' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln223_1, i6 0" [obj_detect.cpp:226]   --->   Operation 33 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln226_1 = zext i14 %tmp_8" [obj_detect.cpp:226]   --->   Operation 34 'zext' 'zext_ln226_1' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln226 = add i17 %zext_ln226, i17 %zext_ln226_1" [obj_detect.cpp:226]   --->   Operation 35 'add' 'add_ln226' <Predicate = (!icmp_ln223)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln226_2 = zext i9 %select_ln223" [obj_detect.cpp:226]   --->   Operation 36 'zext' 'zext_ln226_2' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln226_1 = add i17 %add_ln226, i17 %zext_ln226_2" [obj_detect.cpp:226]   --->   Operation 37 'add' 'add_ln226_1' <Predicate = (!icmp_ln223)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln226_3 = zext i17 %add_ln226_1" [obj_detect.cpp:226]   --->   Operation 38 'zext' 'zext_ln226_3' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln226_3" [obj_detect.cpp:226]   --->   Operation 39 'getelementptr' 'label_map_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:226]   --->   Operation 40 'load' 'lbl' <Predicate = (!icmp_ln223)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_223_1_VITIS_LOOP_224_2_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_9" [obj_detect.cpp:225]   --->   Operation 43 'specpipeline' 'specpipeline_ln225' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln224 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [obj_detect.cpp:224]   --->   Operation 44 'specloopname' 'specloopname_ln224' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:226]   --->   Operation 45 'load' 'lbl' <Predicate = (!icmp_ln223)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%icmp_ln227 = icmp_eq  i16 %lbl, i16 0" [obj_detect.cpp:227]   --->   Operation 46 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln223)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %if.then415, void %for.inc423" [obj_detect.cpp:227]   --->   Operation 47 'br' 'br_ln227' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i16 %lbl" [obj_detect.cpp:228]   --->   Operation 48 'zext' 'zext_ln228' <Predicate = (!icmp_ln223 & !icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln228" [obj_detect.cpp:228]   --->   Operation 49 'getelementptr' 'parent_addr' <Predicate = (!icmp_ln223 & !icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:229]   --->   Operation 50 'load' 'parent_load' <Predicate = (!icmp_ln223 & !icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:229]   --->   Operation 51 'load' 'parent_load' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln229 = store i16 %parent_load, i17 %label_map_addr" [obj_detect.cpp:229]   --->   Operation 52 'store' 'store_ln229' <Predicate = (!icmp_ln227)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln230 = br void %for.inc423" [obj_detect.cpp:230]   --->   Operation 53 'br' 'br_ln230' <Predicate = (!icmp_ln227)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [5]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [8]  (1.588 ns)

 <State 2>: 6.202ns
The critical path consists of the following:
	'load' operation ('x_1_load', obj_detect.cpp:224) on local variable 'x' [18]  (0.000 ns)
	'icmp' operation ('icmp_ln224', obj_detect.cpp:224) [23]  (1.823 ns)
	'select' operation ('select_ln223', obj_detect.cpp:223) [24]  (0.968 ns)
	'add' operation ('add_ln224', obj_detect.cpp:224) [47]  (1.823 ns)
	'store' operation ('store_ln224', obj_detect.cpp:224) of variable 'add_ln224', obj_detect.cpp:224 on local variable 'x' [50]  (1.588 ns)

 <State 3>: 7.186ns
The critical path consists of the following:
	'add' operation ('add_ln226', obj_detect.cpp:226) [30]  (0.000 ns)
	'add' operation ('add_ln226_1', obj_detect.cpp:226) [32]  (3.932 ns)
	'getelementptr' operation ('label_map_addr', obj_detect.cpp:226) [34]  (0.000 ns)
	'load' operation ('lbl', obj_detect.cpp:226) on array 'label_map' [37]  (3.254 ns)

 <State 4>: 6.508ns
The critical path consists of the following:
	'load' operation ('lbl', obj_detect.cpp:226) on array 'label_map' [37]  (3.254 ns)
	'getelementptr' operation ('parent_addr', obj_detect.cpp:228) [42]  (0.000 ns)
	'load' operation ('parent_load', obj_detect.cpp:229) on array 'parent' [43]  (3.254 ns)

 <State 5>: 6.508ns
The critical path consists of the following:
	'load' operation ('parent_load', obj_detect.cpp:229) on array 'parent' [43]  (3.254 ns)
	'store' operation ('store_ln229', obj_detect.cpp:229) of variable 'parent_load', obj_detect.cpp:229 on array 'label_map' [44]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
