
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.87000000000000000000;
1.87000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_0";
mvm_32_32_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_0' with
	the parameters "32,32,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g0' with
	the parameters "1,32,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1503 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k32_p32_b20_g0'
  Processing 'mvm_32_32_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g0_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g0_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g0_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g0_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g0_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g0_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g0_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g0_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g0_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g0_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g0_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g0_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_64_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_20_DW_mult_tc_0'
  Mapping 'mac_b20_g0_21_DW_mult_tc_0'
  Mapping 'mac_b20_g0_22_DW_mult_tc_0'
  Mapping 'mac_b20_g0_23_DW_mult_tc_0'
  Mapping 'mac_b20_g0_24_DW_mult_tc_0'
  Mapping 'mac_b20_g0_25_DW_mult_tc_0'
  Mapping 'mac_b20_g0_26_DW_mult_tc_0'
  Mapping 'mac_b20_g0_27_DW_mult_tc_0'
  Mapping 'mac_b20_g0_28_DW_mult_tc_0'
  Mapping 'mac_b20_g0_29_DW_mult_tc_0'
  Mapping 'mac_b20_g0_30_DW_mult_tc_0'
  Mapping 'mac_b20_g0_31_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:42  578110.0      1.53   49266.3  110412.8                          
    0:01:42  578110.0      1.53   49266.3  110412.8                          
    0:01:43  578711.7      1.53   49266.3  109993.3                          
    0:01:43  579305.4      1.53   49266.3  109573.8                          
    0:01:43  579899.1      1.53   49266.2  109154.3                          
    0:01:43  580492.9      1.53   49266.2  108734.8                          
    0:01:44  581086.6      1.53   49266.2  108315.3                          
    0:01:44  581680.3      1.53   49266.2  107895.8                          
    0:01:44  582274.0      1.53   49266.2  107476.3                          
    0:01:45  582867.7      1.53   49266.1  107056.8                          
    0:01:45  583461.4      1.53   49266.1  106637.3                          
    0:01:45  584055.1      1.53   49266.1  106217.9                          
    0:01:46  584859.8      1.53   40457.5   87577.4                          
    0:01:47  585685.4      1.53   30900.7   67702.9                          
    0:01:48  586474.7      1.53   22081.5   49040.6                          
    0:01:50  587298.2      1.53   12530.1   29358.3                          
    0:01:51  588099.9      1.53    3709.2   10289.2                          
    0:02:53  565134.0      0.50     844.7      39.8                          
    0:02:55  565075.8      0.50     844.7      39.8                          
    0:02:55  565075.8      0.50     844.7      39.8                          
    0:02:58  565073.6      0.50     844.6      39.8                          
    0:02:58  565073.6      0.50     844.6      39.8                          
    0:02:59  565073.6      0.50     844.6      39.8                          
    0:03:44  452089.1      0.18     108.8       0.0                          
    0:03:52  451300.6      0.18     122.8       0.0                          
    0:03:58  451571.2      0.18     105.7       0.0                          
    0:04:00  451567.2      0.18     105.0       0.0                          
    0:04:14  451569.8      0.18     104.5       0.0                          
    0:04:16  451572.5      0.18     104.1       0.0                          
    0:04:18  451574.6      0.18     103.6       0.0                          
    0:04:20  451577.3      0.17     103.2       0.0                          
    0:04:23  451580.7      0.17     102.0       0.0                          
    0:04:25  451583.1      0.17     101.6       0.0                          
    0:04:26  451585.8      0.17     100.9       0.0                          
    0:04:27  451589.8      0.17      99.8       0.0                          
    0:04:29  451593.8      0.17      99.3       0.0                          
    0:04:30  451597.5      0.17      98.1       0.0                          
    0:04:31  451601.2      0.17      97.0       0.0                          
    0:04:32  451605.7      0.17      95.7       0.0                          
    0:04:33  451609.7      0.16      94.5       0.0                          
    0:04:34  451613.7      0.16      93.4       0.0                          
    0:04:36  451617.5      0.16      92.6       0.0                          
    0:04:37  451617.2      0.16      92.6       0.0                          
    0:04:37  451617.2      0.16      92.6       0.0                          
    0:04:38  451617.2      0.16      92.6       0.0                          
    0:04:38  451617.2      0.16      92.6       0.0                          
    0:04:38  451617.2      0.16      92.6       0.0                          
    0:04:38  451637.9      0.14      84.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:38  451647.2      0.13      79.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:39  451662.1      0.13      78.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:39  451675.2      0.13      77.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:39  451685.0      0.12      75.0       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:04:39  451693.5      0.11      73.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:39  451693.5      0.11      73.7       0.0                          
    0:04:39  451702.3      0.11      72.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:39  451712.9      0.11      70.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451720.7      0.11      68.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451725.2      0.11      66.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451740.3      0.10      63.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451748.9      0.10      60.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:40  451761.6      0.10      59.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:40  451770.7      0.10      58.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  451782.6      0.10      57.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  451791.9      0.10      57.2       0.0 path/genblk1[24].path/path/add_out_reg[38]/D
    0:04:41  451818.8      0.09      56.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:41  451835.3      0.09      54.8       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:41  451842.2      0.09      53.7       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:41  451858.2      0.09      52.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  451874.9      0.09      51.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:42  451886.1      0.09      51.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  451889.8      0.09      50.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  451893.0      0.09      50.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  451905.8      0.09      49.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  451912.4      0.09      49.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:42  451921.0      0.08      48.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:42  451928.4      0.08      47.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  451935.9      0.08      47.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  451940.4      0.08      46.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  451954.7      0.08      45.3       0.0 path/genblk1[23].path/path/add_out_reg[39]/D
    0:04:43  451965.6      0.08      44.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  451975.0      0.08      43.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  451978.7      0.08      42.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:43  451990.1      0.08      42.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:43  451992.2      0.08      42.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  451993.8      0.08      42.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:44  451998.4      0.08      41.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:44  452005.8      0.08      41.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452007.7      0.08      40.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452014.6      0.08      39.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452018.8      0.08      39.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  452023.1      0.07      39.5       0.0 path/genblk1[23].path/path/add_out_reg[39]/D
    0:04:44  452026.8      0.07      39.5       0.0 path/genblk1[26].path/path/add_out_reg[39]/D
    0:04:44  452026.8      0.07      39.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452038.5      0.07      38.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  452047.8      0.07      38.3       0.0 path/genblk1[24].path/path/add_out_reg[38]/D
    0:04:45  452051.6      0.07      38.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452056.6      0.07      37.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452059.5      0.07      37.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452065.1      0.07      37.6       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:04:45  452071.8      0.07      37.4       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452085.6      0.07      37.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452089.6      0.07      37.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452102.1      0.07      36.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452107.4      0.07      36.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:45  452112.2      0.07      36.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:45  452117.3      0.07      36.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452123.1      0.07      36.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452129.8      0.07      36.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452134.8      0.07      36.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452139.1      0.07      36.1       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:04:46  452146.0      0.07      35.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:46  452151.3      0.07      35.7       0.0 path/genblk1[20].path/path/add_out_reg[36]/D
    0:04:46  452155.6      0.07      35.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452157.2      0.07      35.6       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:04:46  452158.5      0.07      35.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  452157.2      0.07      35.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:46  452160.4      0.07      35.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  452169.7      0.07      34.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452172.3      0.07      34.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452176.1      0.07      34.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452181.6      0.07      33.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452182.7      0.07      33.8       0.0 path/genblk1[30].path/path/add_out_reg[38]/D
    0:04:47  452184.0      0.07      33.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:47  452188.8      0.07      33.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:47  452191.2      0.07      33.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:47  452200.0      0.07      32.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:47  452207.7      0.07      32.5       0.0 path/genblk1[28].path/path/add_out_reg[35]/D
    0:04:47  452223.7      0.07      32.3       0.0 path/genblk1[27].path/path/add_out_reg[39]/D
    0:04:47  452228.7      0.07      32.2       0.0 path/genblk1[11].path/path/add_out_reg[35]/D
    0:04:48  452231.6      0.06      32.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452234.8      0.06      31.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  452242.8      0.06      31.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452246.3      0.06      31.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452254.5      0.06      31.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:48  452254.8      0.06      31.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:48  452257.4      0.06      30.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452257.7      0.06      30.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452258.8      0.06      30.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:48  452258.8      0.06      30.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:48  452263.6      0.06      30.1       0.0 path/genblk1[20].path/path/add_out_reg[39]/D
    0:04:49  452270.2      0.06      29.9       0.0 path/genblk1[28].path/path/add_out_reg[35]/D
    0:04:49  452273.4      0.06      29.5       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:04:49  452280.1      0.06      29.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452287.0      0.06      29.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:49  452289.9      0.06      29.2       0.0 path/genblk1[16].path/path/add_out_reg[39]/D
    0:04:49  452296.6      0.06      28.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:49  452298.7      0.06      28.7       0.0 path/genblk1[28].path/path/add_out_reg[35]/D
    0:04:49  452303.7      0.06      28.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:49  452303.7      0.06      28.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:49  452308.5      0.06      28.2       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:49  452313.0      0.06      28.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:49  452314.4      0.06      28.0       0.0 path/genblk1[28].path/path/add_out_reg[33]/D
    0:04:49  452317.0      0.06      27.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452324.2      0.06      27.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:50  452329.3      0.06      27.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452333.3      0.06      27.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452333.8      0.06      27.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:50  452343.4      0.06      27.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:50  452346.8      0.06      27.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:50  452350.5      0.06      26.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  452362.8      0.06      26.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:50  452371.0      0.06      26.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:50  452378.7      0.06      26.5       0.0 path/genblk1[31].path/path/add_out_reg[39]/D
    0:04:50  452385.7      0.06      26.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:50  452388.9      0.06      26.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  452403.0      0.06      26.2       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452405.6      0.06      26.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452413.6      0.05      25.9       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:04:51  452416.8      0.05      25.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452420.0      0.05      25.4       0.0 path/genblk1[31].path/path/add_out_reg[39]/D
    0:04:51  452420.5      0.05      25.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  452423.4      0.05      25.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  452427.7      0.05      24.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452435.7      0.05      24.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:51  452436.5      0.05      24.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  452438.3      0.05      24.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  452443.4      0.05      24.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452449.5      0.05      23.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452449.8      0.05      23.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:52  452452.2      0.05      23.4       0.0 path/genblk1[29].path/path/add_out_reg[33]/D
    0:04:52  452454.6      0.05      23.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:52  452456.4      0.05      23.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:52  452458.5      0.05      23.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:52  452461.7      0.05      22.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:52  452465.5      0.05      22.4       0.0 path/genblk1[29].path/path/add_out_reg[33]/D
    0:04:52  452468.9      0.05      22.3       0.0 path/path/path/add_out_reg[35]/D
    0:04:52  452469.5      0.05      22.3       0.0 path/genblk1[11].path/path/add_out_reg[36]/D
    0:04:52  452473.7      0.05      22.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:52  452489.4      0.05      21.9      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452498.7      0.05      21.9      13.1 path/genblk1[20].path/path/add_out_reg[38]/D
    0:04:53  452507.0      0.05      21.8      13.1 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452512.5      0.05      21.6      13.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:53  452516.3      0.05      21.5      13.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:53  452520.0      0.05      21.3      13.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452522.9      0.05      21.2      13.1 path/genblk1[22].path/path/add_out_reg[35]/D
    0:04:53  452529.6      0.05      21.2      13.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:53  452532.0      0.05      21.0      13.1 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:53  452539.9      0.05      21.0      13.1 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:53  452543.4      0.05      20.8      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:53  452549.5      0.05      20.6      13.1 path/genblk1[8].path/path/add_out_reg[37]/D
    0:04:53  452556.4      0.05      20.7      13.1 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:54  452564.4      0.05      20.6      13.1 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452568.4      0.05      20.3      13.1 path/genblk1[22].path/path/add_out_reg[34]/D
    0:04:54  452571.6      0.05      20.3      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452583.6      0.04      20.2      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:54  452587.6      0.04      20.1      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:54  452589.2      0.04      20.1      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:54  452593.9      0.04      19.8      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:54  452598.2      0.04      19.7      26.2 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:54  452600.6      0.04      19.5      26.2 path/genblk1[12].path/path/add_out_reg[37]/D
    0:04:54  452611.0      0.04      19.5      26.2 path/genblk1[15].path/path/add_out_reg[33]/D
    0:04:54  452620.5      0.04      19.4      26.2 path/genblk1[8].path/path/add_out_reg[37]/D
    0:04:54  452624.0      0.04      19.3      26.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:54  452625.3      0.04      19.2      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452636.2      0.04      19.0      26.2 path/genblk1[15].path/path/add_out_reg[33]/D
    0:04:55  452638.4      0.04      19.0      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:55  452644.2      0.04      18.9      26.2 path/genblk1[17].path/path/add_out_reg[37]/D
    0:04:55  452646.9      0.04      18.7      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:55  452649.3      0.04      18.6      26.2 path/genblk1[11].path/path/add_out_reg[36]/D
    0:04:55  452652.7      0.04      18.6      26.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:55  452653.5      0.04      18.6      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:55  452658.8      0.04      18.4      26.2 path/genblk1[4].path/path/add_out_reg[36]/D
    0:04:55  452659.1      0.04      18.3      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:55  452661.8      0.04      18.1      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452672.9      0.04      18.0      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:55  452675.9      0.04      17.9      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452680.1      0.04      17.8      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452683.3      0.04      17.7      26.2 path/genblk1[12].path/path/add_out_reg[37]/D
    0:04:56  452686.2      0.04      17.6      26.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452687.6      0.04      17.5      26.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452690.5      0.04      17.5      26.2 path/genblk1[31].path/path/add_out_reg[39]/D
    0:04:56  452698.5      0.04      17.4      26.2 path/genblk1[28].path/path/add_out_reg[37]/D
    0:04:56  452698.2      0.04      17.2      26.2 path/genblk1[16].path/path/add_out_reg[39]/D
    0:04:56  452699.5      0.04      17.1      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452704.1      0.04      17.1      26.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452707.8      0.04      17.0      26.2 path/genblk1[23].path/path/add_out_reg[35]/D
    0:04:56  452709.1      0.04      16.9      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:56  452710.7      0.04      16.9      26.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:56  452714.4      0.04      16.5      26.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:56  452721.4      0.04      16.3      26.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:57  452725.1      0.04      16.2      26.2 path/genblk1[16].path/path/add_out_reg[39]/D
    0:04:57  452739.7      0.04      16.1      39.2 path/genblk1[16].path/path/add_out_reg[39]/D
    0:04:57  452754.3      0.04      15.9      52.3 path/genblk1[31].path/path/add_out_reg[38]/D
    0:04:57  452758.6      0.04      15.9      52.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:57  452763.9      0.04      15.8      52.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452768.4      0.04      15.6      52.3 path/genblk1[23].path/path/add_out_reg[35]/D
    0:04:57  452773.5      0.04      15.4      52.3 path/genblk1[1].path/path/add_out_reg[37]/D
    0:04:57  452783.6      0.04      15.2      52.3 path/genblk1[20].path/path/add_out_reg[34]/D
    0:04:57  452786.3      0.04      15.0      52.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452799.8      0.04      14.9      52.3 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:57  452800.6      0.04      14.8      52.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:57  452802.7      0.04      14.7      52.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:58  452808.9      0.04      14.6      52.3 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:58  452813.4      0.04      14.5      52.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:58  452816.0      0.04      14.4      52.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:58  452819.5      0.03      14.2      52.3 path/genblk1[20].path/path/add_out_reg[36]/D
    0:04:58  452833.9      0.03      14.2      65.4 path/genblk1[15].path/path/add_out_reg[38]/D
    0:04:58  452839.2      0.03      14.0      65.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:58  452845.6      0.03      13.9      65.4 path/genblk1[1].path/path/add_out_reg[33]/D
    0:04:58  452855.2      0.03      13.7      65.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:58  452859.1      0.03      13.6      65.4 path/genblk1[20].path/path/add_out_reg[36]/D
    0:04:58  452860.7      0.03      13.5      65.4 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:58  452862.6      0.03      13.4      65.4 path/genblk1[22].path/path/add_out_reg[35]/D
    0:04:58  452863.4      0.03      13.3      65.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:59  452863.7      0.03      13.3      65.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452864.7      0.03      13.3      65.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:59  452869.0      0.03      13.2      65.4 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452883.1      0.03      13.1     113.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:59  452886.0      0.03      12.9     113.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452890.5      0.03      12.8     113.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452892.1      0.03      12.8     113.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:04:59  452895.3      0.03      12.7     113.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452898.8      0.03      12.6     113.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:59  452906.8      0.03      12.4     113.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:59  452909.9      0.03      12.2     113.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:04:59  452913.7      0.03      12.2     113.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:59  452916.1      0.03      12.1     113.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  452919.5      0.03      11.7     113.0 path/genblk1[25].path/path/add_out_reg[37]/D
    0:05:00  452923.0      0.03      11.7     113.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452928.8      0.03      11.5     113.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:00  452928.6      0.03      11.5     113.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:00  452935.2      0.03      11.3     113.0 path/genblk1[31].path/path/add_out_reg[38]/D
    0:05:00  452939.5      0.03      11.2     113.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:00  452950.9      0.03      11.2     113.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:00  452953.6      0.03      11.1     113.0 path/genblk1[10].path/path/add_out_reg[34]/D
    0:05:00  452957.0      0.03      11.0     113.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:00  452959.7      0.03      10.9     113.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:00  452961.6      0.03      10.8     113.0 path/path/path/add_out_reg[35]/D
    0:05:00  452971.7      0.03      10.7     113.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:00  452980.2      0.03      10.6     113.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:01  452986.0      0.03      10.5     113.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:01  452988.4      0.03      10.4     113.0 path/genblk1[30].path/path/add_out_reg[39]/D
    0:05:01  452991.3      0.03      10.3     113.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:01  452998.5      0.03      10.2     113.0 path/genblk1[21].path/path/add_out_reg[31]/D
    0:05:01  453004.1      0.03      10.1     113.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:01  453006.5      0.03      10.1     113.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:01  453014.2      0.03      10.0     113.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:01  453019.3      0.03       9.9     113.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:01  453025.4      0.03       9.8     113.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:01  453031.8      0.03       9.7     113.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:05:01  453036.6      0.03       9.6     113.0 path/genblk1[11].path/path/add_out_reg[38]/D
    0:05:01  453044.0      0.03       9.5     113.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:02  453048.0      0.03       9.5     113.0 path/genblk1[2].path/path/add_out_reg[35]/D
    0:05:02  453053.3      0.03       9.3     113.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:02  453069.3      0.02       9.2     113.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  453076.5      0.02       9.1     113.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  453081.8      0.02       9.1     113.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:02  453086.0      0.02       9.0     113.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:02  453091.1      0.02       8.9     113.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:02  453094.3      0.02       8.8     113.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:02  453101.2      0.02       8.6     113.0 path/genblk1[27].path/path/add_out_reg[39]/D
    0:05:02  453110.2      0.02       8.6     113.0 path/genblk1[21].path/path/add_out_reg[37]/D
    0:05:02  453113.4      0.02       8.5     113.0 path/path/path/add_out_reg[35]/D
    0:05:02  453115.8      0.02       8.5     113.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453117.7      0.02       8.4     113.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:03  453120.1      0.02       8.3     113.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453122.2      0.02       8.3     113.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453127.3      0.02       8.2     113.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:03  453131.8      0.02       8.1     113.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453139.2      0.02       7.9     113.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:05:03  453150.7      0.02       7.9     160.5 path/genblk1[7].path/path/add_out_reg[33]/D
    0:05:03  453143.0      0.02       7.7     147.4 path/path/path/add_out_reg[35]/D
    0:05:03  453147.2      0.02       7.7     147.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453158.7      0.02       7.6     160.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:03  453172.2      0.02       7.5     173.6 path/genblk1[25].path/path/add_out_reg[33]/D
    0:05:03  453178.1      0.02       7.4     173.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:04  453180.5      0.02       7.4     173.6 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:04  453187.7      0.02       7.3     173.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:04  453195.1      0.02       7.2     173.6 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:04  453199.9      0.02       7.2     173.6 path/genblk1[21].path/path/add_out_reg[37]/D
    0:05:04  453214.5      0.02       7.0     186.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:05:04  453214.5      0.02       6.8     173.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:04  453214.5      0.02       6.8     173.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:04  453218.2      0.02       6.7     173.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:04  453221.4      0.02       6.6     173.5 path/genblk1[21].path/path/add_out_reg[37]/D
    0:05:04  453227.0      0.02       6.5     173.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:04  453232.6      0.02       6.5     173.5 path/genblk1[31].path/path/add_out_reg[38]/D
    0:05:04  453238.2      0.02       6.4     173.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:04  453250.2      0.02       6.2     186.6 path/path/path/add_out_reg[35]/D
    0:05:05  453254.7      0.02       6.2     186.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:05  453260.5      0.02       6.0     186.6 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:05  453262.9      0.02       6.0     186.6 path/genblk1[12].path/path/add_out_reg[36]/D
    0:05:05  453264.8      0.02       5.9     186.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:05  453265.3      0.02       5.9     186.6 path/genblk1[21].path/path/add_out_reg[37]/D
    0:05:05  453266.9      0.02       5.9     186.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:05  453267.5      0.02       5.7     186.6 path/genblk1[3].path/path/add_out_reg[39]/D
    0:05:05  453268.5      0.02       5.6     186.6 path/genblk1[27].path/path/add_out_reg[39]/D
    0:05:05  453269.8      0.02       5.6     186.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:05  453274.4      0.02       5.6     186.6 path/genblk1[13].path/path/add_out_reg[35]/D
    0:05:05  453278.4      0.02       5.3     186.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:05  453282.6      0.02       5.2     186.6 path/genblk1[7].path/path/add_out_reg[33]/D
    0:05:05  453289.8      0.02       5.1     186.6 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:06  453296.2      0.02       5.0     186.6 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:06  453297.2      0.02       5.0     186.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:06  453307.1      0.02       4.9     186.6 path/genblk1[21].path/path/add_out_reg[37]/D
    0:05:06  453307.6      0.02       4.7     186.6 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:06  453308.4      0.02       4.7     186.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:06  453311.6      0.02       4.6     186.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:06  453322.8      0.02       4.5     199.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:06  453330.5      0.02       4.5     199.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:06  453334.7      0.02       4.5     199.7 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:06  453340.6      0.02       4.4     199.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:06  453343.5      0.02       4.3     199.7 path/genblk1[27].path/path/add_out_reg[33]/D
    0:05:06  453346.2      0.01       4.3     199.7 path/path/path/add_out_reg[35]/D
    0:05:07  453363.2      0.01       4.2     225.8 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:07  453366.1      0.01       4.1     225.8 path/genblk1[3].path/path/add_out_reg[39]/D
    0:05:07  453377.3      0.01       4.0     273.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:07  453382.9      0.01       4.0     273.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:07  453385.8      0.01       3.8     273.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453393.0      0.01       3.8     273.4 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:07  453397.8      0.01       3.6     273.4 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:07  453402.0      0.01       3.6     273.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:07  453404.4      0.01       3.5     273.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:07  453406.8      0.01       3.3     273.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:07  453413.2      0.01       3.1     273.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:07  453416.1      0.01       3.0     273.4 path/genblk1[25].path/path/add_out_reg[38]/D
    0:05:08  453416.4      0.01       3.0     273.4 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453420.7      0.01       2.9     273.4 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:08  453423.9      0.01       2.8     273.4 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:08  453426.0      0.01       2.8     273.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:08  453431.8      0.01       2.8     273.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:08  453439.6      0.01       2.7     273.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:08  453443.0      0.01       2.6     273.4 path/genblk1[14].path/path/add_out_reg[38]/D
    0:05:08  453446.2      0.01       2.5     273.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:08  453445.7      0.01       2.4     273.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453445.4      0.01       2.3     273.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453448.6      0.01       2.3     273.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:08  453455.2      0.01       2.2     273.4 path/genblk1[26].path/path/add_out_reg[34]/D
    0:05:08  453458.4      0.01       2.2     273.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:09  453466.2      0.01       2.1     273.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453465.4      0.01       2.1     273.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453475.7      0.01       2.0     273.4 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453477.3      0.01       1.9     273.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:09  453483.2      0.01       1.8     273.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:09  453491.7      0.01       1.8     273.4 path/genblk1[28].path/path/add_out_reg[36]/D
    0:05:09  453495.7      0.01       1.7     273.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:09  453501.3      0.01       1.7     273.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:09  453501.5      0.01       1.6     273.4 path/genblk1[27].path/path/add_out_reg[31]/D
    0:05:09  453505.5      0.01       1.5     273.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:09  453509.2      0.01       1.4     273.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:09  453515.4      0.01       1.4     273.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:10  453519.1      0.01       1.3     273.4 path/genblk1[3].path/path/add_out_reg[35]/D
    0:05:10  453532.4      0.01       1.3     286.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:10  453530.8      0.01       1.2     286.5 path/genblk1[16].path/path/add_out_reg[38]/D
    0:05:10  453535.3      0.01       1.2     286.5 path/genblk1[22].path/path/add_out_reg[39]/D
    0:05:10  453537.4      0.01       1.1     286.5 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:10  453542.2      0.01       1.0     286.5 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:10  453543.0      0.01       0.9     286.5 path/genblk1[23].path/path/add_out_reg[38]/D
    0:05:10  453545.7      0.01       0.9     286.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:10  453551.0      0.01       0.8     286.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:10  453556.3      0.00       0.8     286.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:10  453557.1      0.00       0.7     286.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:10  453564.6      0.00       0.7     286.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:10  453573.4      0.00       0.7     286.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453576.8      0.00       0.6     286.5 path/genblk1[13].path/path/add_out_reg[37]/D
    0:05:11  453577.3      0.00       0.6     286.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:05:11  453577.1      0.00       0.6     286.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:11  453578.4      0.00       0.5     286.5 path/genblk1[26].path/path/add_out_reg[33]/D
    0:05:11  453582.1      0.00       0.5     286.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453585.6      0.00       0.5     286.5 path/genblk1[20].path/path/add_out_reg[36]/D
    0:05:11  453586.1      0.00       0.5     286.5 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:11  453588.0      0.00       0.4     286.5 path/genblk1[16].path/path/add_out_reg[35]/D
    0:05:11  453593.3      0.00       0.4     286.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:11  453593.0      0.00       0.4     286.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453596.0      0.00       0.3     286.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453601.5      0.00       0.3     286.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:11  453608.5      0.00       0.2     286.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:12  453610.1      0.00       0.2     286.5 path/genblk1[22].path/path/add_out_reg[39]/D
    0:05:12  453617.5      0.00       0.2     286.4 path/genblk1[28].path/path/add_out_reg[36]/D
    0:05:12  453621.5      0.00       0.1     286.4 path/genblk1[17].path/path/add_out_reg[39]/D
    0:05:12  453627.1      0.00       0.1     286.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:12  453631.1      0.00       0.1     286.4 path/genblk1[17].path/path/add_out_reg[37]/D
    0:05:12  453634.5      0.00       0.1     286.4 path/genblk1[26].path/path/add_out_reg[33]/D
    0:05:12  453642.0      0.00       0.0     286.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:12  453656.1      0.00       0.0     299.5 path/genblk1[1].path/path/add_out_reg[33]/D
    0:05:12  453659.8      0.00       0.0     299.5 path/genblk1[12].path/path/add_out_reg[37]/D
    0:05:12  453675.5      0.00       0.0     314.5 path/genblk1[13].path/path/add_out_reg[37]/D
    0:05:12  453681.9      0.00       0.0     314.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:13  453693.1      0.00       0.0     314.5 path/genblk1[12].path/path/add_out_reg[38]/D
    0:05:13  453694.1      0.00       0.0     314.5                          
    0:05:14  453685.6      0.00       0.0     314.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:14  453685.6      0.00       0.0     314.5                          
    0:05:14  453552.9      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:14  453552.9      0.00       0.0       0.0                          
    0:05:15  453552.9      0.00       0.0       0.0                          
    0:05:29  451394.3      0.01       0.2       0.0                          
    0:05:34  450832.8      0.01       0.2       0.0                          
    0:05:39  450679.3      0.01       0.2       0.0                          
    0:05:40  450649.5      0.01       0.2       0.0                          
    0:05:41  450647.9      0.01       0.2       0.0                          
    0:05:41  450647.9      0.01       0.2       0.0                          
    0:05:43  450650.5      0.01       0.1       0.0                          
    0:05:46  450148.6      0.04       2.8       0.0                          
    0:05:46  450145.9      0.04       2.7       0.0                          
    0:05:47  450145.9      0.04       2.7       0.0                          
    0:05:47  450145.9      0.04       2.7       0.0                          
    0:05:47  450145.9      0.04       2.7       0.0                          
    0:05:47  450145.9      0.04       2.7       0.0                          
    0:05:47  450145.9      0.04       2.7       0.0                          
    0:05:47  450159.5      0.01       0.5       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:48  450164.3      0.01       0.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:48  450223.1      0.00       0.3       0.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:05:48  450227.6      0.00       0.2       0.0                          
    0:05:48  450235.6      0.00       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:48  450236.9      0.00       0.2       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:05:49  450240.4      0.00       0.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:49  450250.2      0.00       0.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:49  450251.5      0.00       0.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:49  450257.4      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:49  450259.0      0.00       0.1       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:05:49  450263.2      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:49  450268.0      0.00       0.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:49  450272.3      0.00       0.0       0.0 path/genblk1[8].path/path/add_out_reg[36]/D
    0:05:49  450274.4      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:52  450273.4      0.00       0.0       0.0                          
    0:06:02  450227.1      0.00       0.0       0.0                          
    0:06:03  450149.4      0.00       0.0       0.0                          
    0:06:03  450037.9      0.00       0.0       0.0                          
    0:06:04  449926.2      0.00       0.0       0.0                          
    0:06:04  449816.1      0.00       0.0       0.0                          
    0:06:05  449704.4      0.00       0.0       0.0                          
    0:06:05  449594.3      0.00       0.0       0.0                          
    0:06:06  449482.5      0.00       0.0       0.0                          
    0:06:06  449370.8      0.00       0.0       0.0                          
    0:06:07  449260.7      0.00       0.0       0.0                          
    0:06:07  449149.0      0.00       0.0       0.0                          
    0:06:08  449038.8      0.00       0.0       0.0                          
    0:06:08  448927.1      0.00       0.0       0.0                          
    0:06:09  448817.0      0.00       0.0       0.0                          
    0:06:09  448705.3      0.00       0.0       0.0                          
    0:06:10  448594.4      0.00       0.0       0.0                          
    0:06:11  448483.4      0.00       0.0       0.0                          
    0:06:11  448372.5      0.00       0.0       0.0                          
    0:06:12  448261.6      0.00       0.0       0.0                          
    0:06:12  448149.1      0.00       0.0       0.0                          
    0:06:13  448038.2      0.00       0.0       0.0                          
    0:06:13  447938.4      0.00       0.0       0.0                          
    0:06:14  447842.6      0.00       0.0       0.0                          
    0:06:14  447741.0      0.00       0.0       0.0                          
    0:06:14  447634.6      0.00       0.0       0.0                          
    0:06:15  447532.0      0.00       0.0       0.0                          
    0:06:15  447447.6      0.00       0.0       0.0                          
    0:06:16  447345.5      0.00       0.0       0.0                          
    0:06:16  447237.0      0.00       0.0       0.0                          
    0:06:17  447147.1      0.00       0.0       0.0                          
    0:06:17  447051.3      0.00       0.0       0.0                          
    0:06:18  446949.2      0.00       0.0       0.0                          
    0:06:18  446844.9      0.00       0.0       0.0                          
    0:06:18  446767.5      0.00       0.0       0.0                          
    0:06:19  446659.7      0.00       0.0       0.0                          
    0:06:19  446552.8      0.00       0.0       0.0                          
    0:06:20  446464.2      0.00       0.0       0.0                          
    0:06:20  446362.9      0.00       0.0       0.0                          
    0:06:21  446254.4      0.00       0.0       0.0                          
    0:06:21  446160.7      0.00       0.0       0.0                          
    0:06:22  446065.0      0.00       0.0       0.0                          
    0:06:22  445960.4      0.00       0.0       0.0                          
    0:06:23  445858.6      0.00       0.0       0.0                          
    0:06:23  445780.6      0.00       0.0       0.0                          
    0:06:23  445671.3      0.00       0.0       0.0                          
    0:06:24  445551.6      0.00       0.0       0.0                          
    0:06:24  445426.3      0.00       0.0       0.0                          
    0:06:25  445297.0      0.00       0.0       0.0                          
    0:06:25  445167.8      0.00       0.0       0.0                          
    0:06:26  445039.3      0.00       0.0       0.0                          
    0:06:26  444917.2      0.00       0.0       0.0                          
    0:06:27  444785.5      0.00       0.0       0.0                          
    0:06:27  444654.6      0.00       0.0       0.0                          
    0:06:28  444530.1      0.00       0.0       0.0                          
    0:06:28  444402.5      0.00       0.0       0.0                          
    0:06:29  444272.4      0.00       0.0       0.0                          
    0:06:30  444149.5      0.00       0.0       0.0                          
    0:06:30  444021.8      0.00       0.0       0.0                          
    0:06:31  443892.5      0.00       0.0       0.0                          
    0:06:31  443769.7      0.00       0.0       0.0                          
    0:06:32  443641.2      0.00       0.0       0.0                          
    0:06:32  443516.7      0.00       0.0       0.0                          
    0:06:33  443383.4      0.00       0.0       0.0                          
    0:06:33  443259.7      0.00       0.0       0.0                          
    0:06:34  443145.4      0.00       0.0       0.0                          
    0:06:34  443122.2      0.00       0.0       0.0                          
    0:06:34  443112.4      0.00       0.0       0.0                          
    0:06:34  443048.5      0.00       0.0       0.0                          
    0:06:34  442954.6      0.00       0.0       0.0                          
    0:06:34  442804.6      0.00       0.0       0.0                          
    0:06:35  442661.0      0.00       0.0       0.0                          
    0:06:35  442518.4      0.00       0.0       0.0                          
    0:06:35  442372.4      0.00       0.0       0.0                          
    0:06:35  442218.3      0.00       0.0       0.0                          
    0:06:35  442192.0      0.00       0.0       0.0                          
    0:06:35  442174.2      0.00       0.0       0.0                          
    0:06:36  442114.9      0.00       0.0       0.0                          
    0:06:36  442050.2      0.00       0.0       0.0                          
    0:06:36  442022.3      0.00       0.0       0.0                          
    0:06:36  442008.2      0.00       0.0       0.0                          
    0:06:36  442007.7      0.00       0.0       0.0                          
    0:06:36  442004.5      0.00       0.0       0.0                          
    0:06:36  441981.1      0.00       0.0       0.0                          
    0:06:36  441975.8      0.00       0.0       0.0                          
    0:06:36  441971.8      0.00       0.0       0.0                          
    0:06:37  441971.0      0.00       0.0       0.0                          
    0:06:39  441950.7      0.00       0.0       0.0                          
    0:06:40  441947.3      0.00       0.0       0.0                          
    0:06:40  441946.5      0.00       0.0       0.0                          
    0:06:48  441945.4      0.00       0.0       0.0                          
    0:06:48  441944.6      0.00       0.0       0.0                          
    0:06:50  441943.0      0.00       0.0       0.0                          
    0:06:52  441942.0      0.00       0.0       0.0                          
    0:06:52  441938.8      0.00       0.0       0.0                          
    0:06:52  441937.4      0.00       0.0       0.0                          
    0:06:53  441936.4      0.00       0.0       0.0                          
    0:06:55  441930.0      0.00       0.0       0.0                          
    0:06:55  441874.9      0.06       1.7       0.0                          
    0:06:56  441874.4      0.06       1.7       0.0                          
    0:06:56  441874.4      0.06       1.7       0.0                          
    0:06:56  441874.4      0.06       1.7       0.0                          
    0:06:56  441874.4      0.06       1.7       0.0                          
    0:06:56  441874.4      0.06       1.7       0.0                          
    0:06:56  441874.4      0.06       1.7       0.0                          
    0:06:57  441877.3      0.00       0.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:06:57  441880.5      0.00       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:57  441885.0      0.00       0.1       0.0 path/genblk1[13].path/path/add_out_reg[35]/D
    0:06:57  441886.9      0.00       0.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:06:57  441892.8      0.00       0.1       0.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:06:57  441894.4      0.00       0.0       0.0 path/genblk1[15].path/path/add_out_reg[38]/D
    0:06:57  441897.8      0.00       0.0       0.0 path/genblk1[27].path/path/add_out_reg[33]/D
    0:06:57  441902.6      0.00       0.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:06:57  441906.3      0.00       0.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  441906.6      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1821 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 49352 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:43:45 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             213785.797201
Buf/Inv area:                    12018.411987
Noncombinational area:          228120.793993
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                441906.591194
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:44:04 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 138.4894 mW   (89%)
  Net Switching Power  =  17.5450 mW   (11%)
                         ---------
Total Dynamic Power    = 156.0344 mW  (100%)

Cell Leakage Power     =   9.2227 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.3102e+05        1.3611e+03        3.8882e+06        1.3627e+05  (  82.46%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  7.4702e+03        1.6183e+04        5.3345e+06        2.8988e+04  (  17.54%)
--------------------------------------------------------------------------------------------------
Total          1.3849e+05 uW     1.7544e+04 uW     9.2227e+06 nW     1.6526e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_0
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 06:44:05 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[24].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[24].path/path/add_out_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[24].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[24].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[11]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[24].path/Mat_a_Mem/Mem/data_out_tri[11]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[24].path/Mat_a_Mem/Mem/data_out[11] (memory_b20_SIZE32_LOGSIZE5_16)
                                                          0.00       0.21 f
  path/genblk1[24].path/Mat_a_Mem/data_out[11] (seqMemory_b20_SIZE32_16)
                                                          0.00       0.21 f
  path/genblk1[24].path/path/in0[11] (mac_b20_g0_8)       0.00       0.21 f
  path/genblk1[24].path/path/mult_21/a[11] (mac_b20_g0_8_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[24].path/path/mult_21/U2064/Z (XOR2_X1)
                                                          0.08       0.29 f
  path/genblk1[24].path/path/mult_21/U1233/ZN (NAND2_X1)
                                                          0.03       0.32 r
  path/genblk1[24].path/path/mult_21/U1900/Z (BUF_X2)     0.06       0.39 r
  path/genblk1[24].path/path/mult_21/U1630/ZN (OAI22_X1)
                                                          0.05       0.43 f
  path/genblk1[24].path/path/mult_21/U575/CO (FA_X1)      0.11       0.54 f
  path/genblk1[24].path/path/mult_21/U563/S (FA_X1)       0.13       0.67 f
  path/genblk1[24].path/path/mult_21/U561/CO (FA_X1)      0.09       0.76 f
  path/genblk1[24].path/path/mult_21/U552/S (FA_X1)       0.11       0.87 f
  path/genblk1[24].path/path/mult_21/U551/S (FA_X1)       0.14       1.01 r
  path/genblk1[24].path/path/mult_21/U2033/ZN (NOR2_X2)
                                                          0.04       1.05 f
  path/genblk1[24].path/path/mult_21/U1367/ZN (NOR2_X1)
                                                          0.05       1.10 r
  path/genblk1[24].path/path/mult_21/U2020/ZN (NAND2_X1)
                                                          0.03       1.13 f
  path/genblk1[24].path/path/mult_21/U2086/ZN (OAI21_X1)
                                                          0.05       1.18 r
  path/genblk1[24].path/path/mult_21/U1986/Z (BUF_X2)     0.05       1.24 r
  path/genblk1[24].path/path/mult_21/U2115/ZN (AOI21_X1)
                                                          0.04       1.27 f
  path/genblk1[24].path/path/mult_21/U2114/Z (XOR2_X1)
                                                          0.07       1.34 f
  path/genblk1[24].path/path/mult_21/product[25] (mac_b20_g0_8_DW_mult_tc_1)
                                                          0.00       1.34 f
  path/genblk1[24].path/path/add_27/A[25] (mac_b20_g0_8_DW01_add_1)
                                                          0.00       1.34 f
  path/genblk1[24].path/path/add_27/U465/ZN (NOR2_X1)     0.06       1.40 r
  path/genblk1[24].path/path/add_27/U798/ZN (OAI21_X1)
                                                          0.04       1.44 f
  path/genblk1[24].path/path/add_27/U633/ZN (AOI21_X1)
                                                          0.07       1.51 r
  path/genblk1[24].path/path/add_27/U808/ZN (OAI21_X1)
                                                          0.04       1.54 f
  path/genblk1[24].path/path/add_27/U462/ZN (NOR2_X1)     0.05       1.60 r
  path/genblk1[24].path/path/add_27/U459/ZN (OAI21_X1)
                                                          0.05       1.65 f
  path/genblk1[24].path/path/add_27/U814/ZN (AOI21_X1)
                                                          0.05       1.70 r
  path/genblk1[24].path/path/add_27/U474/ZN (XNOR2_X1)
                                                          0.06       1.76 r
  path/genblk1[24].path/path/add_27/SUM[34] (mac_b20_g0_8_DW01_add_1)
                                                          0.00       1.76 r
  path/genblk1[24].path/path/U19/ZN (INV_X1)              0.02       1.79 f
  path/genblk1[24].path/path/U20/ZN (NOR2_X1)             0.04       1.83 r
  path/genblk1[24].path/path/add_out_reg[34]/D (DFF_X1)
                                                          0.01       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.87       1.87
  clock network delay (ideal)                             0.00       1.87
  path/genblk1[24].path/path/add_out_reg[34]/CK (DFF_X1)
                                                          0.00       1.87 r
  library setup time                                     -0.03       1.84
  data required time                                                 1.84
  --------------------------------------------------------------------------
  data required time                                                 1.84
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
