[INF:CM0023] Creating log file ../../build/regression/ClockingSntx/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<231> s<230> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<228> c<1> s<48> l<1:1> el<1:12>
n<mem> u<4> t<StringConst> p<44> s<10> l<2:11> el<2:14>
n<clock> u<5> t<StringConst> p<6> l<2:17> el<2:22>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:17> el<2:22>
n<> u<7> t<Primary> p<8> c<6> l<2:17> el<2:22>
n<> u<8> t<Expression> p<9> c<7> l<2:17> el<2:22>
n<> u<9> t<Event_expression> p<10> c<8> l<2:17> el<2:22>
n<> u<10> t<Clocking_event> p<44> c<9> s<42> l<2:15> el<2:23>
n<> u<11> t<ClockingDir_Input> p<42> s<41> l<3:2> el<3:7>
n<instruction> u<12> t<StringConst> p<40> s<39> l<3:8> el<3:19>
n<opcode> u<13> t<StringConst> p<14> l<3:24> el<3:30>
n<> u<14> t<Primary_literal> p<15> c<13> l<3:24> el<3:30>
n<> u<15> t<Primary> p<16> c<14> l<3:24> el<3:30>
n<> u<16> t<Expression> p<37> c<15> s<20> l<3:24> el<3:30>
n<regA> u<17> t<StringConst> p<18> l<3:32> el<3:36>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:32> el<3:36>
n<> u<19> t<Primary> p<20> c<18> l<3:32> el<3:36>
n<> u<20> t<Expression> p<37> c<19> s<36> l<3:32> el<3:36>
n<regB> u<21> t<StringConst> p<34> s<33> l<3:38> el<3:42>
n<> u<22> t<Bit_select> p<33> s<32> l<3:42> el<3:42>
n<3> u<23> t<IntConst> p<24> l<3:43> el<3:44>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:43> el<3:44>
n<> u<25> t<Constant_primary> p<26> c<24> l<3:43> el<3:44>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<3:43> el<3:44>
n<1> u<27> t<IntConst> p<28> l<3:45> el<3:46>
n<> u<28> t<Primary_literal> p<29> c<27> l<3:45> el<3:46>
n<> u<29> t<Constant_primary> p<30> c<28> l<3:45> el<3:46>
n<> u<30> t<Constant_expression> p<31> c<29> l<3:45> el<3:46>
n<> u<31> t<Constant_range> p<32> c<26> l<3:43> el<3:46>
n<> u<32> t<Part_select_range> p<33> c<31> l<3:43> el<3:46>
n<> u<33> t<Select> p<34> c<22> l<3:42> el<3:47>
n<> u<34> t<Complex_func_call> p<35> c<21> l<3:38> el<3:47>
n<> u<35> t<Primary> p<36> c<34> l<3:38> el<3:47>
n<> u<36> t<Expression> p<37> c<35> l<3:38> el<3:47>
n<> u<37> t<Concatenation> p<38> c<16> l<3:22> el<3:49>
n<> u<38> t<Primary> p<39> c<37> l<3:22> el<3:49>
n<> u<39> t<Expression> p<40> c<38> l<3:22> el<3:49>
n<> u<40> t<Clocking_decl_assign> p<41> c<12> l<3:8> el<3:49>
n<> u<41> t<List_of_clocking_decl_assign> p<42> c<40> l<3:8> el<3:49>
n<> u<42> t<Clocking_item> p<44> c<11> s<43> l<3:2> el<3:50>
n<> u<43> t<Endclocking> p<44> l<4:2> el<4:13>
n<> u<44> t<Clocking_declaration> p<45> c<4> l<2:2> el<4:13>
n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<2:2> el<4:13>
n<> u<46> t<Module_common_item> p<47> c<45> l<2:2> el<4:13>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<2:2> el<4:13>
n<> u<48> t<Non_port_module_item> p<228> c<47> s<227> l<2:2> el<4:13>
n<> u<49> t<Program> p<110> s<50> l<7:2> el<7:9>
n<test> u<50> t<StringConst> p<110> s<109> l<7:10> el<7:14>
n<> u<51> t<PortDir_Inp> p<54> s<53> l<8:3> el<8:8>
n<> u<52> t<Data_type_or_implicit> p<53> l<8:9> el<8:9>
n<> u<53> t<Net_port_type> p<54> c<52> l<8:9> el<8:9>
n<> u<54> t<Net_port_header> p<56> c<51> s<55> l<8:3> el<8:8>
n<phi1> u<55> t<StringConst> p<56> l<8:9> el<8:13>
n<> u<56> t<Ansi_port_declaration> p<109> c<54> s<72> l<8:3> el<8:13>
n<> u<57> t<PortDir_Inp> p<70> s<69> l<8:15> el<8:20>
n<15> u<58> t<IntConst> p<59> l<8:22> el<8:24>
n<> u<59> t<Primary_literal> p<60> c<58> l<8:22> el<8:24>
n<> u<60> t<Constant_primary> p<61> c<59> l<8:22> el<8:24>
n<> u<61> t<Constant_expression> p<66> c<60> s<65> l<8:22> el<8:24>
n<0> u<62> t<IntConst> p<63> l<8:25> el<8:26>
n<> u<63> t<Primary_literal> p<64> c<62> l<8:25> el<8:26>
n<> u<64> t<Constant_primary> p<65> c<63> l<8:25> el<8:26>
n<> u<65> t<Constant_expression> p<66> c<64> l<8:25> el<8:26>
n<> u<66> t<Constant_range> p<67> c<61> l<8:22> el<8:26>
n<> u<67> t<Packed_dimension> p<68> c<66> l<8:21> el<8:27>
n<> u<68> t<Data_type_or_implicit> p<69> c<67> l<8:21> el<8:27>
n<> u<69> t<Net_port_type> p<70> c<68> l<8:21> el<8:27>
n<> u<70> t<Net_port_header> p<72> c<57> s<71> l<8:15> el<8:27>
n<data> u<71> t<StringConst> p<72> l<8:28> el<8:32>
n<> u<72> t<Ansi_port_declaration> p<109> c<70> s<80> l<8:15> el<8:32>
n<> u<73> t<PortDir_Out> p<78> s<77> l<8:34> el<8:40>
n<> u<74> t<IntVec_TypeLogic> p<75> l<8:41> el<8:46>
n<> u<75> t<Data_type> p<76> c<74> l<8:41> el<8:46>
n<> u<76> t<Data_type_or_implicit> p<77> c<75> l<8:41> el<8:46>
n<> u<77> t<Net_port_type> p<78> c<76> l<8:41> el<8:46>
n<> u<78> t<Net_port_header> p<80> c<73> s<79> l<8:34> el<8:46>
n<write> u<79> t<StringConst> p<80> l<8:47> el<8:52>
n<> u<80> t<Ansi_port_declaration> p<109> c<78> s<86> l<8:34> el<8:52>
n<> u<81> t<PortDir_Inp> p<84> s<83> l<9:3> el<9:8>
n<> u<82> t<Data_type_or_implicit> p<83> l<9:9> el<9:9>
n<> u<83> t<Net_port_type> p<84> c<82> l<9:9> el<9:9>
n<> u<84> t<Net_port_header> p<86> c<81> s<85> l<9:3> el<9:8>
n<phi2> u<85> t<StringConst> p<86> l<9:9> el<9:13>
n<> u<86> t<Ansi_port_declaration> p<109> c<84> s<102> l<9:3> el<9:13>
n<> u<87> t<PortDir_Inout> p<100> s<99> l<9:15> el<9:20>
n<8> u<88> t<IntConst> p<89> l<9:22> el<9:23>
n<> u<89> t<Primary_literal> p<90> c<88> l<9:22> el<9:23>
n<> u<90> t<Constant_primary> p<91> c<89> l<9:22> el<9:23>
n<> u<91> t<Constant_expression> p<96> c<90> s<95> l<9:22> el<9:23>
n<1> u<92> t<IntConst> p<93> l<9:24> el<9:25>
n<> u<93> t<Primary_literal> p<94> c<92> l<9:24> el<9:25>
n<> u<94> t<Constant_primary> p<95> c<93> l<9:24> el<9:25>
n<> u<95> t<Constant_expression> p<96> c<94> l<9:24> el<9:25>
n<> u<96> t<Constant_range> p<97> c<91> l<9:22> el<9:25>
n<> u<97> t<Packed_dimension> p<98> c<96> l<9:21> el<9:26>
n<> u<98> t<Data_type_or_implicit> p<99> c<97> l<9:21> el<9:26>
n<> u<99> t<Net_port_type> p<100> c<98> l<9:21> el<9:26>
n<> u<100> t<Net_port_header> p<102> c<87> s<101> l<9:15> el<9:26>
n<cmd> u<101> t<StringConst> p<102> l<9:27> el<9:30>
n<> u<102> t<Ansi_port_declaration> p<109> c<100> s<108> l<9:15> el<9:30>
n<> u<103> t<PortDir_Inp> p<106> s<105> l<9:32> el<9:37>
n<> u<104> t<Data_type_or_implicit> p<105> l<9:38> el<9:38>
n<> u<105> t<Net_port_type> p<106> c<104> l<9:38> el<9:38>
n<> u<106> t<Net_port_header> p<108> c<103> s<107> l<9:32> el<9:37>
n<enable> u<107> t<StringConst> p<108> l<9:38> el<9:44>
n<> u<108> t<Ansi_port_declaration> p<109> c<106> l<9:32> el<9:44>
n<> u<109> t<List_of_port_declarations> p<110> c<56> l<7:14> el<10:3>
n<> u<110> t<Program_ansi_header> p<226> c<49> s<130> l<7:2> el<10:4>
n<> u<111> t<IntVec_TypeReg> p<122> s<121> l<11:2> el<11:5>
n<8> u<112> t<IntConst> p<113> l<11:7> el<11:8>
n<> u<113> t<Primary_literal> p<114> c<112> l<11:7> el<11:8>
n<> u<114> t<Constant_primary> p<115> c<113> l<11:7> el<11:8>
n<> u<115> t<Constant_expression> p<120> c<114> s<119> l<11:7> el<11:8>
n<1> u<116> t<IntConst> p<117> l<11:9> el<11:10>
n<> u<117> t<Primary_literal> p<118> c<116> l<11:9> el<11:10>
n<> u<118> t<Constant_primary> p<119> c<117> l<11:9> el<11:10>
n<> u<119> t<Constant_expression> p<120> c<118> l<11:9> el<11:10>
n<> u<120> t<Constant_range> p<121> c<115> l<11:7> el<11:10>
n<> u<121> t<Packed_dimension> p<122> c<120> l<11:6> el<11:11>
n<> u<122> t<Data_type> p<126> c<111> s<125> l<11:2> el<11:11>
n<cmd_reg> u<123> t<StringConst> p<124> l<11:12> el<11:19>
n<> u<124> t<Variable_decl_assignment> p<125> c<123> l<11:12> el<11:19>
n<> u<125> t<List_of_variable_decl_assignments> p<126> c<124> l<11:12> el<11:19>
n<> u<126> t<Variable_declaration> p<127> c<122> l<11:2> el<11:20>
n<> u<127> t<Data_declaration> p<128> c<126> l<11:2> el<11:20>
n<> u<128> t<Package_or_generate_item_declaration> p<129> c<127> l<11:2> el<11:20>
n<> u<129> t<Module_or_generate_item_declaration> p<130> c<128> l<11:2> el<11:20>
n<> u<130> t<Non_port_program_item> p<226> c<129> s<165> l<11:2> el<11:20>
n<cd1> u<131> t<StringConst> p<163> s<138> l<12:11> el<12:14>
n<> u<132> t<Edge_Posedge> p<137> s<136> l<12:17> el<12:24>
n<phi1> u<133> t<StringConst> p<134> l<12:25> el<12:29>
n<> u<134> t<Primary_literal> p<135> c<133> l<12:25> el<12:29>
n<> u<135> t<Primary> p<136> c<134> l<12:25> el<12:29>
n<> u<136> t<Expression> p<137> c<135> l<12:25> el<12:29>
n<> u<137> t<Event_expression> p<138> c<132> l<12:17> el<12:29>
n<> u<138> t<Clocking_event> p<163> c<137> s<143> l<12:15> el<12:30>
n<> u<139> t<ClockingDir_Input> p<143> s<142> l<13:3> el<13:8>
n<data> u<140> t<StringConst> p<141> l<13:9> el<13:13>
n<> u<141> t<Clocking_decl_assign> p<142> c<140> l<13:9> el<13:13>
n<> u<142> t<List_of_clocking_decl_assign> p<143> c<141> l<13:9> el<13:13>
n<> u<143> t<Clocking_item> p<163> c<139> s<148> l<13:3> el<13:14>
n<> u<144> t<ClockingDir_Output> p<148> s<147> l<14:3> el<14:9>
n<write> u<145> t<StringConst> p<146> l<14:10> el<14:15>
n<> u<146> t<Clocking_decl_assign> p<147> c<145> l<14:10> el<14:15>
n<> u<147> t<List_of_clocking_decl_assign> p<148> c<146> l<14:10> el<14:15>
n<> u<148> t<Clocking_item> p<163> c<144> s<161> l<14:3> el<14:16>
n<> u<149> t<ClockingDir_Input> p<161> s<160> l<15:3> el<15:8>
n<state> u<150> t<StringConst> p<159> s<158> l<15:9> el<15:14>
n<top> u<151> t<StringConst> p<156> s<152> l<15:17> el<15:20>
n<cpu1> u<152> t<StringConst> p<156> s<153> l<15:21> el<15:25>
n<state> u<153> t<StringConst> p<156> s<155> l<15:26> el<15:31>
n<> u<154> t<Bit_select> p<155> l<15:31> el<15:31>
n<> u<155> t<Select> p<156> c<154> l<15:31> el<15:31>
n<> u<156> t<Complex_func_call> p<157> c<151> l<15:17> el<15:31>
n<> u<157> t<Primary> p<158> c<156> l<15:17> el<15:31>
n<> u<158> t<Expression> p<159> c<157> l<15:17> el<15:31>
n<> u<159> t<Clocking_decl_assign> p<160> c<150> l<15:9> el<15:31>
n<> u<160> t<List_of_clocking_decl_assign> p<161> c<159> l<15:9> el<15:31>
n<> u<161> t<Clocking_item> p<163> c<149> s<162> l<15:3> el<15:32>
n<> u<162> t<Endclocking> p<163> l<16:2> el<16:13>
n<> u<163> t<Clocking_declaration> p<164> c<131> l<12:2> el<16:13>
n<> u<164> t<Module_or_generate_item_declaration> p<165> c<163> l<12:2> el<16:13>
n<> u<165> t<Non_port_program_item> p<226> c<164> s<194> l<12:2> el<16:13>
n<cd2> u<166> t<StringConst> p<192> s<173> l<18:11> el<18:14>
n<> u<167> t<Edge_Posedge> p<172> s<171> l<18:17> el<18:24>
n<phi2> u<168> t<StringConst> p<169> l<18:25> el<18:29>
n<> u<169> t<Primary_literal> p<170> c<168> l<18:25> el<18:29>
n<> u<170> t<Primary> p<171> c<169> l<18:25> el<18:29>
n<> u<171> t<Expression> p<172> c<170> l<18:25> el<18:29>
n<> u<172> t<Event_expression> p<173> c<167> l<18:17> el<18:29>
n<> u<173> t<Clocking_event> p<192> c<172> s<185> l<18:15> el<18:30>
n<#2> u<174> t<IntConst> p<175> l<19:9> el<19:11>
n<> u<175> t<Delay_control> p<176> c<174> l<19:9> el<19:11>
n<> u<176> t<Clocking_skew> p<181> c<175> s<180> l<19:9> el<19:11>
n<ps> u<177> t<Time_unit> p<178> l<19:21> el<19:23>
n<#4> u<178> t<IntConst> p<179> c<177> l<19:19> el<19:23>
n<> u<179> t<Delay_control> p<180> c<178> l<19:19> el<19:23>
n<> u<180> t<Clocking_skew> p<181> c<179> l<19:19> el<19:23>
n<> u<181> t<ClockingDir_InputOutput> p<185> c<176> s<184> l<19:3> el<19:23>
n<cmd> u<182> t<StringConst> p<183> l<19:24> el<19:27>
n<> u<183> t<Clocking_decl_assign> p<184> c<182> l<19:24> el<19:27>
n<> u<184> t<List_of_clocking_decl_assign> p<185> c<183> l<19:24> el<19:27>
n<> u<185> t<Clocking_item> p<192> c<181> s<190> l<19:3> el<19:28>
n<> u<186> t<ClockingDir_Input> p<190> s<189> l<20:3> el<20:8>
n<enable> u<187> t<StringConst> p<188> l<20:9> el<20:15>
n<> u<188> t<Clocking_decl_assign> p<189> c<187> l<20:9> el<20:15>
n<> u<189> t<List_of_clocking_decl_assign> p<190> c<188> l<20:9> el<20:15>
n<> u<190> t<Clocking_item> p<192> c<186> s<191> l<20:3> el<20:16>
n<> u<191> t<Endclocking> p<192> l<21:2> el<21:13>
n<> u<192> t<Clocking_declaration> p<193> c<166> l<18:2> el<21:13>
n<> u<193> t<Module_or_generate_item_declaration> p<194> c<192> l<18:2> el<21:13>
n<> u<194> t<Non_port_program_item> p<226> c<193> s<201> l<18:2> el<21:13>
n<> u<195> t<End> p<196> l<23:2> el<23:5>
n<> u<196> t<Seq_block> p<197> c<195> l<22:10> el<23:5>
n<> u<197> t<Statement_item> p<198> c<196> l<22:10> el<23:5>
n<> u<198> t<Statement> p<199> c<197> l<22:10> el<23:5>
n<> u<199> t<Statement_or_null> p<200> c<198> l<22:10> el<23:5>
n<> u<200> t<Initial_construct> p<201> c<199> l<22:2> el<23:5>
n<> u<201> t<Non_port_program_item> p<226> c<200> s<224> l<22:2> el<23:5>
n<cmd> u<202> t<StringConst> p<203> l<25:9> el<25:12>
n<> u<203> t<Ps_or_hierarchical_identifier> p<206> c<202> s<205> l<25:9> el<25:12>
n<> u<204> t<Constant_bit_select> p<205> l<25:13> el<25:13>
n<> u<205> t<Constant_select> p<206> c<204> l<25:13> el<25:13>
n<> u<206> t<Net_lvalue> p<221> c<203> s<220> l<25:9> el<25:12>
n<enable> u<207> t<StringConst> p<208> l<25:15> el<25:21>
n<> u<208> t<Primary_literal> p<209> c<207> l<25:15> el<25:21>
n<> u<209> t<Primary> p<210> c<208> l<25:15> el<25:21>
n<> u<210> t<Expression> p<220> c<209> s<219> l<25:15> el<25:21>
n<cmd_reg> u<211> t<StringConst> p<212> l<25:24> el<25:31>
n<> u<212> t<Primary_literal> p<213> c<211> l<25:24> el<25:31>
n<> u<213> t<Primary> p<214> c<212> l<25:24> el<25:31>
n<> u<214> t<Expression> p<220> c<213> s<218> l<25:24> el<25:31>
n<x> u<215> t<X> p<216> l<25:33> el<25:35>
n<> u<216> t<Primary_literal> p<217> c<215> l<25:33> el<25:35>
n<> u<217> t<Primary> p<218> c<216> l<25:33> el<25:35>
n<> u<218> t<Expression> p<220> c<217> l<25:33> el<25:35>
n<> u<219> t<Qmark> p<220> s<214> l<25:22> el<25:23>
n<> u<220> t<Expression> p<221> c<210> l<25:15> el<25:35>
n<> u<221> t<Net_assignment> p<222> c<206> l<25:9> el<25:35>
n<> u<222> t<List_of_net_assignments> p<223> c<221> l<25:9> el<25:35>
n<> u<223> t<Continuous_assign> p<224> c<222> l<25:2> el<25:36>
n<> u<224> t<Non_port_program_item> p<226> c<223> s<225> l<25:2> el<25:36>
n<> u<225> t<Endprogram> p<226> l<26:2> el<26:12>
n<> u<226> t<Program_declaration> p<227> c<110> l<7:2> el<26:12>
n<> u<227> t<Non_port_module_item> p<228> c<226> l<7:2> el<26:12>
n<> u<228> t<Module_declaration> p<229> c<3> l<1:1> el<27:10>
n<> u<229> t<Description> p<230> c<228> l<1:1> el<27:10>
n<> u<230> t<Source_text> p<231> c<229> l<1:1> el<27:10>
n<> u<231> t<Top_level_rule> l<1:1> el<28:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[WRN:PA0205] dut.sv:7: No timescale set for "test".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[NTE:CP0309] dut.sv:9:27: Implicit port type (wire) for "cmd".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ClockingSntx/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ClockingSntx/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ClockingSntx/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:27:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.phi1), line:8:9, endln:8:13, parent:work@top
    |vpiName:phi1
    |vpiFullName:work@top.phi1
  |vpiNet:
  \_logic_net: (work@top.data), line:8:28, endln:8:32, parent:work@top
    |vpiName:data
    |vpiFullName:work@top.data
  |vpiNet:
  \_logic_net: (work@top.write), line:8:47, endln:8:52, parent:work@top
    |vpiName:write
    |vpiFullName:work@top.write
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.phi2), line:9:9, endln:9:13, parent:work@top
    |vpiName:phi2
    |vpiFullName:work@top.phi2
  |vpiNet:
  \_logic_net: (work@top.cmd), line:9:27, endln:9:30, parent:work@top
    |vpiName:cmd
    |vpiFullName:work@top.cmd
  |vpiNet:
  \_logic_net: (work@top.enable), line:9:38, endln:9:44, parent:work@top
    |vpiName:enable
    |vpiFullName:work@top.enable
  |vpiNet:
  \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19, parent:work@top
    |vpiName:cmd_reg
    |vpiFullName:work@top.cmd_reg
    |vpiNetType:48
  |vpiPort:
  \_port: (phi1), line:8:9, endln:8:13, parent:work@top
    |vpiName:phi1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.phi1), line:8:9, endln:8:13, parent:work@top
  |vpiPort:
  \_port: (data), line:8:28, endln:8:32, parent:work@top
    |vpiName:data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.data), line:8:28, endln:8:32, parent:work@top
  |vpiPort:
  \_port: (write), line:8:47, endln:8:52, parent:work@top
    |vpiName:write
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.write), line:8:47, endln:8:52, parent:work@top
  |vpiPort:
  \_port: (phi2), line:9:9, endln:9:13, parent:work@top
    |vpiName:phi2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.phi2), line:9:9, endln:9:13, parent:work@top
  |vpiPort:
  \_port: (cmd), line:9:27, endln:9:30, parent:work@top
    |vpiName:cmd
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30, parent:work@top
  |vpiPort:
  \_port: (enable), line:9:38, endln:9:44, parent:work@top
    |vpiName:enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.enable), line:9:38, endln:9:44, parent:work@top
  |vpiProcess:
  \_initial: , line:22:2, endln:23:5, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:22:10, endln:23:5
      |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:25:9, endln:25:35, parent:work@top
    |vpiRhs:
    \_operation: , line:25:15, endln:25:35
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.enable), line:25:15, endln:25:21
        |vpiName:enable
        |vpiFullName:work@top.enable
        |vpiActual:
        \_logic_net: (work@top.enable), line:9:38, endln:9:44, parent:work@top
          |vpiName:enable
          |vpiFullName:work@top.enable
      |vpiOperand:
      \_ref_obj: (work@top.cmd_reg), line:25:24, endln:25:31
        |vpiName:cmd_reg
        |vpiFullName:work@top.cmd_reg
        |vpiActual:
        \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19, parent:work@top
          |vpiTypespec:
          \_logic_typespec: , line:11:2, endln:11:5
            |vpiRange:
            \_range: , line:11:7, endln:11:10
              |vpiLeftRange:
              \_constant: , line:11:7, endln:11:8
                |vpiDecompile:8
                |vpiSize:64
                |UINT:8
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:11:9, endln:11:10
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiName:cmd_reg
          |vpiFullName:work@top.cmd_reg
          |vpiNetType:48
      |vpiOperand:
      \_constant: , line:25:33, endln:25:35
        |vpiDecompile:'X
        |vpiSize:-1
        |BIN:X
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.cmd), line:25:9, endln:25:12
      |vpiName:cmd
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30, parent:work@top
        |vpiTypespec:
        \_logic_typespec: , line:9:21, endln:9:26
          |vpiRange:
          \_range: , line:9:22, endln:9:25
            |vpiLeftRange:
            \_constant: , line:9:22, endln:9:23
              |vpiDecompile:8
              |vpiSize:64
              |UINT:8
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:9:24, endln:9:25
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiName:cmd
        |vpiFullName:work@top.cmd
  |vpiClockingBlock:
  \_clocking_block: (mem), line:2:2, endln:4:13
    |vpiName:mem
    |vpiClockingEvent:
    \_event_control: , line:2:15, endln:2:23
      |vpiCondition:
      \_ref_obj: (clock), line:2:17, endln:2:22
        |vpiName:clock
        |vpiActual:
        \_logic_net: (clock)
          |vpiName:clock
          |vpiNetType:1
    |vpiClockingIODecl:
    \_clocking_io_decl: (instruction), line:3:8, endln:3:49
      |vpiDirection:1
      |vpiName:instruction
      |vpiExpr:
      \_operation: , line:3:22, endln:3:49
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (opcode), line:3:24, endln:3:30
          |vpiName:opcode
          |vpiActual:
          \_logic_net: (opcode)
            |vpiName:opcode
            |vpiNetType:1
        |vpiOperand:
        \_ref_obj: (regA), line:3:32, endln:3:36
          |vpiName:regA
          |vpiActual:
          \_logic_net: (regA)
            |vpiName:regA
            |vpiNetType:1
        |vpiOperand:
        \_part_select: , line:3:43, endln:3:46, parent:regB
          |vpiParent:
          \_ref_obj: regB (regB)
            |vpiName:regB
            |vpiDefName:regB
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:3:43, endln:3:44
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:3:45, endln:3:46
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
  |vpiClockingBlock:
  \_clocking_block: (cd1), line:12:2, endln:16:13
    |vpiName:cd1
    |vpiClockingEvent:
    \_event_control: , line:12:15, endln:12:30
      |vpiCondition:
      \_operation: , line:12:17, endln:12:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (phi1), line:12:25, endln:12:29
          |vpiName:phi1
          |vpiActual:
          \_logic_net: (work@top.phi1), line:8:9, endln:8:13, parent:work@top
            |vpiName:phi1
            |vpiFullName:work@top.phi1
    |vpiClockingIODecl:
    \_clocking_io_decl: (data), line:13:9, endln:13:13
      |vpiDirection:1
      |vpiName:data
    |vpiClockingIODecl:
    \_clocking_io_decl: (write), line:14:10, endln:14:15
      |vpiDirection:2
      |vpiName:write
    |vpiClockingIODecl:
    \_clocking_io_decl: (state), line:15:9, endln:15:31
      |vpiDirection:1
      |vpiName:state
      |vpiExpr:
      \_hier_path: (top.cpu1.state), line:15:17, endln:15:31
        |vpiName:top.cpu1.state
        |vpiActual:
        \_ref_obj: (top), line:15:17, endln:15:20, parent:top.cpu1.state
          |vpiName:top
        |vpiActual:
        \_ref_obj: (cpu1), line:15:21, endln:15:25, parent:top.cpu1.state
          |vpiName:cpu1
        |vpiActual:
        \_ref_obj: (state), line:15:26, endln:15:31
          |vpiName:state
  |vpiClockingBlock:
  \_clocking_block: (cd2), line:18:2, endln:21:13
    |vpiName:cd2
    |vpiClockingEvent:
    \_event_control: , line:18:15, endln:18:30
      |vpiCondition:
      \_operation: , line:18:17, endln:18:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (phi2), line:18:25, endln:18:29
          |vpiName:phi2
          |vpiActual:
          \_logic_net: (work@top.phi2), line:9:9, endln:9:13, parent:work@top
            |vpiName:phi2
            |vpiFullName:work@top.phi2
    |vpiClockingIODecl:
    \_clocking_io_decl: (cmd), line:19:24, endln:19:27
      |vpiDirection:2
      |vpiName:cmd
      |vpiInputSkew:
      \_delay_control: , line:19:9, endln:19:11
        |#2
      |vpiOutputSkew:
      \_delay_control: , line:19:19, endln:19:23
        |#4
    |vpiClockingIODecl:
    \_clocking_io_decl: (enable), line:20:9, endln:20:15
      |vpiDirection:1
      |vpiName:enable
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:27:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.phi1), line:8:9, endln:8:13, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.data), line:8:28, endln:8:32, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:8:21, endln:8:27
      |vpiRange:
      \_range: , line:8:22, endln:8:26
        |vpiLeftRange:
        \_constant: , line:8:22, endln:8:24
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:25, endln:8:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@top.data
  |vpiNet:
  \_logic_net: (work@top.write), line:8:47, endln:8:52, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:8:41, endln:8:46
    |vpiName:write
    |vpiFullName:work@top.write
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.phi2), line:9:9, endln:9:13, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.cmd), line:9:27, endln:9:30, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.enable), line:9:38, endln:9:44, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19, parent:work@top
  |vpiNet:
  \_logic_net: (clock)
  |vpiNet:
  \_logic_net: (opcode)
  |vpiNet:
  \_logic_net: (regA)
  |vpiTopModule:1
  |vpiPort:
  \_port: (phi1), line:8:9, endln:8:13, parent:work@top
    |vpiName:phi1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.phi1), line:8:9, endln:8:13, parent:phi1
      |vpiName:phi1
      |vpiFullName:work@top.phi1
      |vpiActual:
      \_logic_net: (work@top.phi1), line:8:9, endln:8:13, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
  |vpiPort:
  \_port: (data), line:8:28, endln:8:32, parent:work@top
    |vpiName:data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.data), line:8:28, endln:8:32, parent:data
      |vpiName:data
      |vpiFullName:work@top.data
      |vpiActual:
      \_logic_net: (work@top.data), line:8:28, endln:8:32, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:8:21, endln:8:27
      |vpiRange:
      \_range: , line:8:22, endln:8:26, parent:data
        |vpiLeftRange:
        \_constant: , line:8:22, endln:8:24
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:25, endln:8:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
  |vpiPort:
  \_port: (write), line:8:47, endln:8:52, parent:work@top
    |vpiName:write
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.write), line:8:47, endln:8:52, parent:write
      |vpiName:write
      |vpiFullName:work@top.write
      |vpiActual:
      \_logic_net: (work@top.write), line:8:47, endln:8:52, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:8:41, endln:8:46
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
  |vpiPort:
  \_port: (phi2), line:9:9, endln:9:13, parent:work@top
    |vpiName:phi2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.phi2), line:9:9, endln:9:13, parent:phi2
      |vpiName:phi2
      |vpiFullName:work@top.phi2
      |vpiActual:
      \_logic_net: (work@top.phi2), line:9:9, endln:9:13, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
  |vpiPort:
  \_port: (cmd), line:9:27, endln:9:30, parent:work@top
    |vpiName:cmd
    |vpiDirection:3
    |vpiLowConn:
    \_ref_obj: (work@top.cmd), line:9:27, endln:9:30, parent:cmd
      |vpiName:cmd
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:9:21, endln:9:26
      |vpiRange:
      \_range: , line:9:22, endln:9:25, parent:cmd
        |vpiLeftRange:
        \_constant: , line:9:22, endln:9:23
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:24, endln:9:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
  |vpiPort:
  \_port: (enable), line:9:38, endln:9:44, parent:work@top
    |vpiName:enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@top.enable), line:9:38, endln:9:44, parent:enable
      |vpiName:enable
      |vpiFullName:work@top.enable
      |vpiActual:
      \_logic_net: (work@top.enable), line:9:38, endln:9:44, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
  |vpiProcess:
  \_initial: , line:22:2, endln:23:5, parent:work@top
    |vpiStmt:
    \_begin: (work@top), line:22:10, endln:23:5
      |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:25:9, endln:25:35, parent:work@top
    |vpiRhs:
    \_operation: , line:25:15, endln:25:35
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@top.enable), line:25:15, endln:25:21
        |vpiName:enable
        |vpiFullName:work@top.enable
        |vpiActual:
        \_logic_net: (work@top.enable), line:9:38, endln:9:44, parent:work@top
      |vpiOperand:
      \_ref_obj: (work@top.cmd_reg), line:25:24, endln:25:31
        |vpiName:cmd_reg
        |vpiFullName:work@top.cmd_reg
        |vpiActual:
        \_logic_net: (work@top.cmd_reg), line:11:12, endln:11:19, parent:work@top
      |vpiOperand:
      \_constant: , line:25:33, endln:25:35
    |vpiLhs:
    \_ref_obj: (work@top.cmd), line:25:9, endln:25:12
      |vpiName:cmd
      |vpiFullName:work@top.cmd
      |vpiActual:
      \_logic_net: (work@top.cmd), line:9:27, endln:9:30, parent:work@top
  |vpiClockingBlock:
  \_clocking_block: (work@top.mem), line:2:2, endln:4:13, parent:work@top
    |vpiName:mem
    |vpiFullName:work@top.mem
    |vpiClockingEvent:
    \_event_control: , line:2:15, endln:2:23, parent:work@top.mem
      |vpiCondition:
      \_ref_obj: (work@top.mem.clock), line:2:17, endln:2:22
        |vpiName:clock
        |vpiFullName:work@top.mem.clock
        |vpiActual:
        \_logic_net: (clock)
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (instruction), line:3:8, endln:3:49, parent:work@top.mem
      |vpiDirection:1
      |vpiName:instruction
      |vpiExpr:
      \_operation: , line:3:22, endln:3:49, parent:instruction
        |vpiOpType:33
        |vpiOperand:
        \_ref_obj: (work@top.mem.instruction.opcode), line:3:24, endln:3:30
          |vpiName:opcode
          |vpiFullName:work@top.mem.instruction.opcode
          |vpiActual:
          \_logic_net: (opcode)
        |vpiOperand:
        \_ref_obj: (work@top.mem.instruction.regA), line:3:32, endln:3:36
          |vpiName:regA
          |vpiFullName:work@top.mem.instruction.regA
          |vpiActual:
          \_logic_net: (regA)
        |vpiOperand:
        \_part_select: , line:3:43, endln:3:46, parent:regB
          |vpiParent:
          \_ref_obj: (regB), parent:regB
            |vpiName:regB
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:3:43, endln:3:44
          |vpiRightRange:
          \_constant: , line:3:45, endln:3:46
  |vpiClockingBlock:
  \_clocking_block: (work@top.cd1), line:12:2, endln:16:13, parent:work@top
    |vpiName:cd1
    |vpiFullName:work@top.cd1
    |vpiClockingEvent:
    \_event_control: , line:12:15, endln:12:30, parent:work@top.cd1
      |vpiCondition:
      \_operation: , line:12:17, endln:12:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cd1.phi1), line:12:25, endln:12:29
          |vpiName:phi1
          |vpiFullName:work@top.cd1.phi1
          |vpiActual:
          \_logic_net: (work@top.phi1), line:8:9, endln:8:13, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (data), line:13:9, endln:13:13, parent:work@top.cd1
      |vpiDirection:1
      |vpiName:data
    |vpiClockingIODecl:
    \_clocking_io_decl: (write), line:14:10, endln:14:15, parent:work@top.cd1
      |vpiDirection:2
      |vpiName:write
    |vpiClockingIODecl:
    \_clocking_io_decl: (state), line:15:9, endln:15:31, parent:work@top.cd1
      |vpiDirection:1
      |vpiName:state
      |vpiExpr:
      \_hier_path: (top.cpu1.state), line:15:17, endln:15:31, parent:state
        |vpiName:top.cpu1.state
        |vpiActual:
        \_ref_obj: (top), line:15:17, endln:15:20, parent:top.cpu1.state
          |vpiName:top
        |vpiActual:
        \_ref_obj: (cpu1), line:15:21, endln:15:25, parent:top.cpu1.state
          |vpiName:cpu1
        |vpiActual:
        \_ref_obj: (state), line:15:26, endln:15:31, parent:top.cpu1.state
          |vpiName:state
  |vpiClockingBlock:
  \_clocking_block: (work@top.cd2), line:18:2, endln:21:13, parent:work@top
    |vpiName:cd2
    |vpiFullName:work@top.cd2
    |vpiClockingEvent:
    \_event_control: , line:18:15, endln:18:30, parent:work@top.cd2
      |vpiCondition:
      \_operation: , line:18:17, endln:18:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@top.cd2.phi2), line:18:25, endln:18:29
          |vpiName:phi2
          |vpiFullName:work@top.cd2.phi2
          |vpiActual:
          \_logic_net: (work@top.phi2), line:9:9, endln:9:13, parent:work@top
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:27:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (cmd), line:19:24, endln:19:27, parent:work@top.cd2
      |vpiDirection:2
      |vpiName:cmd
      |vpiInputSkew:
      \_delay_control: , line:19:9, endln:19:11, parent:cmd
        |#2
      |vpiOutputSkew:
      \_delay_control: , line:19:19, endln:19:23, parent:cmd
        |#4
    |vpiClockingIODecl:
    \_clocking_io_decl: (enable), line:20:9, endln:20:15, parent:work@top.cd2
      |vpiDirection:1
      |vpiName:enable
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/ClockingSntx/dut.sv | ${SURELOG_DIR}/build/regression/ClockingSntx/roundtrip/dut_000.sv | 10 | 27 | 

