// Seed: 3977701137
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input supply0 void id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wire id_12
);
  wire id_14;
endmodule
module module_1 (
    output wor id_0,
    input  wor id_1
);
  module_0(
      id_0, id_1, id_1, id_1, id_0, id_1, id_1, id_1, id_0, id_1, id_1, id_1, id_1
  );
  supply1 id_3 = id_1;
  assign id_3 = id_3;
  assign id_3 = 1;
  wire id_4, id_5;
endmodule
