

================================================================
== Vivado HLS Report for 'gaussrand2'
================================================================
* Date:           Mon Dec  8 18:02:54 2014

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.62|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   80|   80|   12|   12| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 81


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 81
* Pipeline: 1
  Pipeline-0: II = 12, D = 81, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
* FSM state operations: 

 <State 1>: 4.33ns
ST_1: phase [1/1] 0.00ns
:7  %phase = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %gaussrand_state_phase)

ST_1: tmp [1/1] 2.52ns
:8  %tmp = icmp eq i32 %phase, 0

ST_1: stg_84 [1/1] 0.00ns
:9  br i1 %tmp, label %.preheader.0, label %1

ST_1: S [1/1] 0.00ns
:0  %S = call double @_ssdm_op_Read.ap_auto.doubleP(double* %gaussrand_state_S)

ST_1: tmp_s [3/3] 4.33ns
:2  %tmp_s = fptrunc double %S to float

ST_1: tmp_2 [1/1] 2.44ns
:1  %tmp_2 = sub nsw i32 1, %phase

ST_1: stg_88 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %gaussrand_state_phase, i32 %tmp_2)


 <State 2>: 4.33ns
ST_2: tmp_s [2/3] 4.33ns
:2  %tmp_s = fptrunc double %S to float

ST_2: stg_90 [3/3] 0.00ns
.preheader.0:0  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 3>: 7.52ns
ST_3: tmp_s [1/3] 4.33ns
:2  %tmp_s = fptrunc double %S to float

ST_3: stg_92 [2/3] 7.52ns
.preheader.0:0  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 4>: 7.09ns
ST_4: tmp_4 [13/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_4: stg_94 [1/3] 0.00ns
.preheader.0:0  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 5>: 7.09ns
ST_5: tmp_4 [12/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_5: stg_96 [3/3] 0.00ns
.preheader.0:1  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 6>: 7.52ns
ST_6: tmp_4 [11/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_6: stg_98 [2/3] 7.52ns
.preheader.0:1  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 7>: 7.09ns
ST_7: tmp_4 [10/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_7: stg_100 [1/3] 0.00ns
.preheader.0:1  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 8>: 7.09ns
ST_8: tmp_4 [9/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_8: stg_102 [3/3] 0.00ns
.preheader.0:2  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 9>: 7.52ns
ST_9: tmp_4 [8/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_9: stg_104 [2/3] 7.52ns
.preheader.0:2  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 10>: 7.09ns
ST_10: tmp_4 [7/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_10: stg_106 [1/3] 0.00ns
.preheader.0:2  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 11>: 7.09ns
ST_11: tmp_4 [6/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_11: stg_108 [3/3] 0.00ns
.preheader.0:3  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 12>: 7.52ns
ST_12: V2 [1/1] 0.00ns
:1  %V2 = call double @_ssdm_op_Read.ap_auto.doubleP(double* %gaussrand_state_V2)

ST_12: tmp_4 [5/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_12: stg_111 [2/3] 7.52ns
.preheader.0:3  call fastcc void @gaussrand2_rand_uint32() nounwind

ST_12: stg_112 [1/1] 0.00ns
.preheader.0:4  call void @_ssdm_op_Write.ap_auto.doubleP(double* %gaussrand_state_S, double 5.000000e-01)

ST_12: stg_113 [1/1] 0.00ns
.preheader.0:6  call void @_ssdm_op_Write.ap_auto.doubleP(double* %gaussrand_state_V2, double 5.000000e-01)


 <State 13>: 7.09ns
ST_13: tmp_4 [4/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)

ST_13: stg_115 [1/3] 0.00ns
.preheader.0:3  call fastcc void @gaussrand2_rand_uint32() nounwind


 <State 14>: 7.09ns
ST_14: tmp_4 [3/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)


 <State 15>: 7.09ns
ST_15: tmp_4 [2/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)


 <State 16>: 7.09ns
ST_16: tmp_4 [1/13] 7.09ns
:3  %tmp_4 = call float @llvm.log.f32(float %tmp_s)


 <State 17>: 3.70ns
ST_17: tmp_5 [3/3] 3.70ns
:4  %tmp_5 = fpext float %tmp_4 to double


 <State 18>: 3.70ns
ST_18: tmp_5 [2/3] 3.70ns
:4  %tmp_5 = fpext float %tmp_4 to double


 <State 19>: 3.70ns
ST_19: tmp_5 [1/3] 3.70ns
:4  %tmp_5 = fpext float %tmp_4 to double


 <State 20>: 7.79ns
ST_20: tmp_6 [6/6] 7.79ns
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00


 <State 21>: 7.79ns
ST_21: tmp_6 [5/6] 7.79ns
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00


 <State 22>: 7.79ns
ST_22: tmp_6 [4/6] 7.79ns
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00


 <State 23>: 7.79ns
ST_23: tmp_6 [3/6] 7.79ns
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00


 <State 24>: 7.79ns
ST_24: tmp_6 [2/6] 7.79ns
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00


 <State 25>: 7.79ns
ST_25: tmp_6 [1/6] 7.79ns
:5  %tmp_6 = fmul double %tmp_5, -2.000000e+00


 <State 26>: 8.62ns
ST_26: tmp_7 [31/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 27>: 8.62ns
ST_27: tmp_7 [30/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 28>: 8.62ns
ST_28: tmp_7 [29/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 29>: 8.62ns
ST_29: tmp_7 [28/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 30>: 8.62ns
ST_30: tmp_7 [27/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 31>: 8.62ns
ST_31: tmp_7 [26/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 32>: 8.62ns
ST_32: tmp_7 [25/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 33>: 8.62ns
ST_33: tmp_7 [24/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 34>: 8.62ns
ST_34: tmp_7 [23/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 35>: 8.62ns
ST_35: tmp_7 [22/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 36>: 8.62ns
ST_36: tmp_7 [21/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 37>: 8.62ns
ST_37: tmp_7 [20/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 38>: 8.62ns
ST_38: tmp_7 [19/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 39>: 8.62ns
ST_39: tmp_7 [18/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 40>: 8.62ns
ST_40: tmp_7 [17/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 41>: 8.62ns
ST_41: tmp_7 [16/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 42>: 8.62ns
ST_42: tmp_7 [15/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 43>: 8.62ns
ST_43: tmp_7 [14/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 44>: 8.62ns
ST_44: tmp_7 [13/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 45>: 8.62ns
ST_45: tmp_7 [12/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 46>: 8.62ns
ST_46: tmp_7 [11/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 47>: 8.62ns
ST_47: tmp_7 [10/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 48>: 8.62ns
ST_48: tmp_7 [9/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 49>: 8.62ns
ST_49: tmp_7 [8/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 50>: 8.62ns
ST_50: tmp_7 [7/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 51>: 8.62ns
ST_51: tmp_7 [6/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 52>: 8.62ns
ST_52: tmp_7 [5/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 53>: 8.62ns
ST_53: tmp_7 [4/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 54>: 8.62ns
ST_54: tmp_7 [3/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 55>: 8.62ns
ST_55: tmp_7 [2/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 56>: 8.62ns
ST_56: tmp_7 [1/31] 8.62ns
:6  %tmp_7 = fdiv double %tmp_6, %S


 <State 57>: 4.33ns
ST_57: tmp_8 [3/3] 4.33ns
:7  %tmp_8 = fptrunc double %tmp_7 to float


 <State 58>: 4.33ns
ST_58: tmp_8 [2/3] 4.33ns
:7  %tmp_8 = fptrunc double %tmp_7 to float


 <State 59>: 4.33ns
ST_59: tmp_8 [1/3] 4.33ns
:7  %tmp_8 = fptrunc double %tmp_7 to float


 <State 60>: 8.13ns
ST_60: tmp_9 [12/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 61>: 8.13ns
ST_61: tmp_9 [11/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 62>: 8.13ns
ST_62: tmp_9 [10/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 63>: 8.13ns
ST_63: tmp_9 [9/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 64>: 8.13ns
ST_64: tmp_9 [8/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 65>: 8.13ns
ST_65: tmp_9 [7/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 66>: 8.13ns
ST_66: tmp_9 [6/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 67>: 8.13ns
ST_67: tmp_9 [5/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 68>: 8.13ns
ST_68: tmp_9 [4/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 69>: 8.13ns
ST_69: tmp_9 [3/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 70>: 8.13ns
ST_70: tmp_9 [2/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 71>: 8.13ns
ST_71: tmp_9 [1/12] 8.13ns
:8  %tmp_9 = call float @llvm.sqrt.f32(float %tmp_8)


 <State 72>: 3.70ns
ST_72: tmp_1 [3/3] 3.70ns
:9  %tmp_1 = fpext float %tmp_9 to double


 <State 73>: 3.70ns
ST_73: tmp_1 [2/3] 3.70ns
:9  %tmp_1 = fpext float %tmp_9 to double


 <State 74>: 3.70ns
ST_74: tmp_1 [1/3] 3.70ns
:9  %tmp_1 = fpext float %tmp_9 to double


 <State 75>: 7.79ns
ST_75: X [6/6] 7.79ns
:10  %X = fmul double %V2, %tmp_1


 <State 76>: 7.79ns
ST_76: X [5/6] 7.79ns
:10  %X = fmul double %V2, %tmp_1


 <State 77>: 7.79ns
ST_77: X [4/6] 7.79ns
:10  %X = fmul double %V2, %tmp_1


 <State 78>: 7.79ns
ST_78: X [3/6] 7.79ns
:10  %X = fmul double %V2, %tmp_1


 <State 79>: 7.79ns
ST_79: X [2/6] 7.79ns
:10  %X = fmul double %V2, %tmp_1


 <State 80>: 7.79ns
ST_80: X [1/6] 7.79ns
:10  %X = fmul double %V2, %tmp_1

ST_80: stg_183 [1/1] 1.57ns
.preheader.0:7  br label %2


 <State 81>: 1.57ns
ST_81: stg_184 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(double* %gaussrand_state_V1), !map !17

ST_81: stg_185 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(double* %gaussrand_state_V2), !map !21

ST_81: stg_186 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(double* %gaussrand_state_S), !map !25

ST_81: stg_187 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gaussrand_state_phase), !map !29

ST_81: stg_188 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !33

ST_81: stg_189 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_81: stg_190 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_81: stg_191 [1/1] 1.57ns
:11  br label %2

ST_81: stg_192 [1/1] 0.00ns
.preheader.0:5  call void @_ssdm_op_Write.ap_auto.doubleP(double* %gaussrand_state_V1, double -5.000000e-01)

ST_81: X2 [1/1] 0.00ns
:0  %X2 = phi double [ 0xBFEAA449A0000000, %.preheader.0 ], [ %X, %1 ]

ST_81: stg_194 [1/1] 0.00ns
:3  ret double %X2



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
