Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 14:29:23 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 162 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.687        0.000                      0                14005        0.039        0.000                      0                14005        3.225        0.000                       0                  6840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.687        0.000                      0                14005        0.039        0.000                      0                14005        3.225        0.000                       0                  6840  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[5][4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.398ns (26.417%)  route 3.894ns (73.583%))
  Logic Levels:           13  (CARRY8=4 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.116 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.144    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X28Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.253 r  add3/mem_reg[7][7][31]_i_9/O[4]
                         net (fo=1, routed)           0.217     4.470    fsm3/out[28]
    SLICE_X28Y37         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.617 r  fsm3/mem[7][7][28]_i_1/O
                         net (fo=64, routed)          0.712     5.329    C0_0/D[28]
    SLICE_X23Y58         FDRE                                         r  C0_0/mem_reg[5][4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X23Y58         FDRE                                         r  C0_0/mem_reg[5][4][28]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y58         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[5][4][28]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[3][4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.398ns (26.437%)  route 3.890ns (73.563%))
  Logic Levels:           13  (CARRY8=4 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.116 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.144    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X28Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.253 r  add3/mem_reg[7][7][31]_i_9/O[4]
                         net (fo=1, routed)           0.217     4.470    fsm3/out[28]
    SLICE_X28Y37         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.617 r  fsm3/mem[7][7][28]_i_1/O
                         net (fo=64, routed)          0.708     5.325    C0_0/D[28]
    SLICE_X24Y59         FDRE                                         r  C0_0/mem_reg[3][4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X24Y59         FDRE                                         r  C0_0/mem_reg[3][4][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y59         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[3][4][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[0][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.326ns (25.099%)  route 3.957ns (74.901%))
  Logic Levels:           13  (CARRY8=4 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.116 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.144    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X28Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.290 r  add3/mem_reg[7][7][31]_i_9/O[7]
                         net (fo=1, routed)           0.213     4.503    fsm3/out[31]
    SLICE_X29Y40         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     4.541 r  fsm3/mem[7][7][31]_i_2__1/O
                         net (fo=64, routed)          0.779     5.320    C0_0/D[31]
    SLICE_X22Y49         FDRE                                         r  C0_0/mem_reg[0][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.025     7.025    C0_0/clk
    SLICE_X22Y49         FDRE                                         r  C0_0/mem_reg[0][6][31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X22Y49         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    C0_0/mem_reg[0][6][31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.707ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[5][3][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 1.362ns (25.825%)  route 3.912ns (74.175%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.222 r  add3/mem_reg[7][7][23]_i_2/O[6]
                         net (fo=1, routed)           0.217     4.439    fsm3/out[22]
    SLICE_X30Y40         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.553 r  fsm3/mem[7][7][22]_i_1/O
                         net (fo=64, routed)          0.758     5.311    C0_0/D[22]
    SLICE_X34Y53         FDRE                                         r  C0_0/mem_reg[5][3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X34Y53         FDRE                                         r  C0_0/mem_reg[5][3][22]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X34Y53         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[5][3][22]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  1.707    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[6][6][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 1.398ns (26.528%)  route 3.872ns (73.472%))
  Logic Levels:           13  (CARRY8=4 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.116 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.144    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X28Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.253 r  add3/mem_reg[7][7][31]_i_9/O[4]
                         net (fo=1, routed)           0.217     4.470    fsm3/out[28]
    SLICE_X28Y37         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.617 r  fsm3/mem[7][7][28]_i_1/O
                         net (fo=64, routed)          0.690     5.307    C0_0/D[28]
    SLICE_X21Y53         FDRE                                         r  C0_0/mem_reg[6][6][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.025     7.025    C0_0/clk
    SLICE_X21Y53         FDRE                                         r  C0_0/mem_reg[6][6][28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y53         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    C0_0/mem_reg[6][6][28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][7][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 1.331ns (25.266%)  route 3.937ns (74.734%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.239 r  add3/mem_reg[7][7][23]_i_2/O[7]
                         net (fo=1, routed)           0.266     4.505    fsm3/out[23]
    SLICE_X29Y40         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.066     4.571 r  fsm3/mem[7][7][23]_i_1/O
                         net (fo=64, routed)          0.734     5.305    C0_0/D[23]
    SLICE_X26Y54         FDRE                                         r  C0_0/mem_reg[7][7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X26Y54         FDRE                                         r  C0_0/mem_reg[7][7][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y54         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[7][7][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[2][5][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 1.362ns (25.854%)  route 3.906ns (74.146%))
  Logic Levels:           12  (CARRY8=3 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     4.222 r  add3/mem_reg[7][7][23]_i_2/O[6]
                         net (fo=1, routed)           0.217     4.439    fsm3/out[22]
    SLICE_X30Y40         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.114     4.553 r  fsm3/mem[7][7][22]_i_1/O
                         net (fo=64, routed)          0.752     5.305    C0_0/D[22]
    SLICE_X26Y57         FDRE                                         r  C0_0/mem_reg[2][5][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X26Y57         FDRE                                         r  C0_0/mem_reg[2][5][22]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y57         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[2][5][22]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[7][6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.326ns (25.176%)  route 3.941ns (74.824%))
  Logic Levels:           13  (CARRY8=4 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.116 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.144    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X28Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     4.290 r  add3/mem_reg[7][7][31]_i_9/O[7]
                         net (fo=1, routed)           0.213     4.503    fsm3/out[31]
    SLICE_X29Y40         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     4.541 r  fsm3/mem[7][7][31]_i_2__1/O
                         net (fo=64, routed)          0.763     5.304    C0_0/D[31]
    SLICE_X22Y49         FDRE                                         r  C0_0/mem_reg[7][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.024     7.024    C0_0/clk
    SLICE_X22Y49         FDRE                                         r  C0_0/mem_reg[7][6][31]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X22Y49         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     7.016    C0_0/mem_reg[7][6][31]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 1.398ns (26.593%)  route 3.859ns (73.407%))
  Logic Levels:           13  (CARRY8=4 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.116 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.144    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X28Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.253 r  add3/mem_reg[7][7][31]_i_9/O[4]
                         net (fo=1, routed)           0.217     4.470    fsm3/out[28]
    SLICE_X28Y37         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.617 r  fsm3/mem[7][7][28]_i_1/O
                         net (fo=64, routed)          0.677     5.294    C0_0/D[28]
    SLICE_X24Y59         FDRE                                         r  C0_0/mem_reg[1][4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X24Y59         FDRE                                         r  C0_0/mem_reg[1][4][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y59         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[1][4][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 fsm6/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[2][4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.398ns (26.608%)  route 3.856ns (73.392%))
  Logic Levels:           13  (CARRY8=4 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.037     0.037    fsm6/clk
    SLICE_X28Y64         FDRE                                         r  fsm6/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y64         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.133 f  fsm6/out_reg[1]/Q
                         net (fo=10, routed)          0.252     0.385    fsm6/out_reg_n_0_[1]
    SLICE_X27Y62         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.578 f  fsm6/out[1]_i_5__1/O
                         net (fo=1, routed)           0.182     0.760    fsm7/out_reg[0]_6
    SLICE_X26Y63         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     0.873 r  fsm7/out[1]_i_3/O
                         net (fo=5, routed)           0.184     1.057    fsm6/out_reg[0]_35
    SLICE_X28Y64         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     1.205 f  fsm6/mem[7][7][31]_i_11__0/O
                         net (fo=14, routed)          0.527     1.732    fsm6/out_reg[0]_26
    SLICE_X26Y53         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     1.771 r  fsm6/mem[7][3][31]_i_3/O
                         net (fo=96, routed)          0.897     2.668    C0_0/out_reg[7]_i_12_1
    SLICE_X34Y30         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.063     2.731 r  C0_0/out[0]_i_28/O
                         net (fo=1, routed)           0.018     2.749    C0_0/out[0]_i_28_n_0
    SLICE_X34Y30         MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.087     2.836 r  C0_0/out_reg[0]_i_13/O
                         net (fo=2, routed)           0.354     3.190    C0_0/out_reg[0]_i_13_n_0
    SLICE_X32Y35         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.339 r  C0_0/mem[7][7][7]_i_26/O
                         net (fo=2, routed)           0.266     3.605    C0_0/out_reg[1]_31
    SLICE_X28Y35         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     3.643 r  C0_0/mem[7][7][7]_i_10/O
                         net (fo=1, routed)           0.201     3.844    add3/left[0]
    SLICE_X28Y38         CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.014 r  add3/mem_reg[7][7][7]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.042    add3/mem_reg[7][7][7]_i_2_n_0
    SLICE_X28Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.065 r  add3/mem_reg[7][7][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.093    add3/mem_reg[7][7][15]_i_2_n_0
    SLICE_X28Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     4.116 r  add3/mem_reg[7][7][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.144    add3/mem_reg[7][7][23]_i_2_n_0
    SLICE_X28Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     4.253 r  add3/mem_reg[7][7][31]_i_9/O[4]
                         net (fo=1, routed)           0.217     4.470    fsm3/out[28]
    SLICE_X28Y37         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.617 r  fsm3/mem[7][7][28]_i_1/O
                         net (fo=64, routed)          0.674     5.291    C0_0/D[28]
    SLICE_X24Y59         FDRE                                         r  C0_0/mem_reg[2][4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=6887, unset)         0.026     7.026    C0_0/clk
    SLICE_X24Y59         FDRE                                         r  C0_0/mem_reg[2][4][28]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y59         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    C0_0/mem_reg[2][4][28]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                  1.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    bin_read2_0/clk
    SLICE_X20Y37         FDRE                                         r  bin_read2_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bin_read2_0/out_reg[24]/Q
                         net (fo=1, routed)           0.053     0.104    v_0/out_reg[24]_1
    SLICE_X20Y38         FDRE                                         r  v_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    v_0/clk
    SLICE_X20Y38         FDRE                                         r  v_0/out_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X20Y38         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.065    v_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    par_done_reg4/clk
    SLICE_X23Y64         FDRE                                         r  par_done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg4/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset1/par_done_reg4_out
    SLICE_X23Y64         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset1/out[0]_i_1__24/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg4/out_reg[0]_0
    SLICE_X23Y64         FDRE                                         r  par_done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    par_done_reg4/clk
    SLICE_X23Y64         FDRE                                         r  par_done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y64         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg7/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    par_done_reg7/clk
    SLICE_X25Y60         FDRE                                         r  par_done_reg7/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg7/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    par_reset2/par_done_reg7_out
    SLICE_X25Y60         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  par_reset2/out[0]_i_1__29/O
                         net (fo=1, routed)           0.015     0.110    par_done_reg7/out_reg[0]_0
    SLICE_X25Y60         FDRE                                         r  par_done_reg7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    par_done_reg7/clk
    SLICE_X25Y60         FDRE                                         r  par_done_reg7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y60         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[0][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.196%)  route 0.061ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X22Y79         FDRE                                         r  A_int_read0_0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y79         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  A_int_read0_0/out_reg[1]/Q
                         net (fo=64, routed)          0.061     0.114    A0_0/mem_reg[7][7][1]_0
    SLICE_X23Y79         FDRE                                         r  A0_0/mem_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    A0_0/clk
    SLICE_X23Y79         FDRE                                         r  A0_0/mem_reg[0][1][1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    cond_computed2/clk
    SLICE_X23Y60         FDRE                                         r  cond_computed2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  cond_computed2/out_reg[0]/Q
                         net (fo=6, routed)           0.029     0.081    fsm3/cond_computed2_out
    SLICE_X23Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.096 r  fsm3/out[0]_i_1__30/O
                         net (fo=1, routed)           0.017     0.113    cond_computed2/out_reg[0]_0
    SLICE_X23Y60         FDRE                                         r  cond_computed2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    cond_computed2/clk
    SLICE_X23Y60         FDRE                                         r  cond_computed2/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y60         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    cond_computed2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 done_reg5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    done_reg5/clk
    SLICE_X27Y63         FDRE                                         r  done_reg5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg5/out_reg[0]/Q
                         net (fo=6, routed)           0.030     0.081    fsm7/done_reg5_out
    SLICE_X27Y63         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.095 r  fsm7/out[0]_i_1__39/O
                         net (fo=1, routed)           0.017     0.112    done_reg5/out_reg[0]_0
    SLICE_X27Y63         FDRE                                         r  done_reg5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    done_reg5/clk
    SLICE_X27Y63         FDRE                                         r  done_reg5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y63         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 fsm0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.059ns (58.416%)  route 0.042ns (41.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    fsm0/clk
    SLICE_X25Y64         FDRE                                         r  fsm0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  fsm0/out_reg[1]/Q
                         net (fo=13, routed)          0.036     0.088    fsm0/out_reg_n_0_[1]
    SLICE_X25Y64         LUT5 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.108 r  fsm0/out[0]_i_1__2/O
                         net (fo=1, routed)           0.006     0.114    fsm0/fsm0_in[0]
    SLICE_X25Y64         FDRE                                         r  fsm0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    fsm0/clk
    SLICE_X25Y64         FDRE                                         r  fsm0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y64         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.465%)  route 0.047ns (46.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.013     0.013    par_done_reg0/clk
    SLICE_X27Y65         FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg0/out_reg[0]/Q
                         net (fo=11, routed)          0.030     0.082    par_reset/par_done_reg0_out
    SLICE_X27Y65         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.097 r  par_reset/out[0]_i_1__15/O
                         net (fo=1, routed)           0.017     0.114    par_done_reg0/out_reg[0]_0
    SLICE_X27Y65         FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.019     0.019    par_done_reg0/clk
    SLICE_X27Y65         FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y65         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 par_done_reg6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.053ns (52.475%)  route 0.048ns (47.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    par_done_reg6/clk
    SLICE_X25Y60         FDRE                                         r  par_done_reg6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg6/out_reg[0]/Q
                         net (fo=4, routed)           0.032     0.083    fsm3/par_done_reg6_out
    SLICE_X25Y60         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.097 r  fsm3/out[0]_i_1__49/O
                         net (fo=1, routed)           0.016     0.113    par_reset2/out_reg[0]_2
    SLICE_X25Y60         FDRE                                         r  par_reset2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    par_reset2/clk
    SLICE_X25Y60         FDRE                                         r  par_reset2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y60         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.012     0.012    done_reg/clk
    SLICE_X25Y64         FDRE                                         r  done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  done_reg/out_reg[0]/Q
                         net (fo=8, routed)           0.033     0.084    fsm0/done_reg_out
    SLICE_X25Y64         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.098 r  fsm0/out[0]_i_1__18/O
                         net (fo=1, routed)           0.016     0.114    cond_computed/out_reg[0]_4
    SLICE_X25Y64         FDRE                                         r  cond_computed/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6887, unset)         0.018     0.018    cond_computed/clk
    SLICE_X25Y64         FDRE                                         r  cond_computed/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y64         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y13  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y27  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y13  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y15  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X27Y65   A0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X26Y79   A0_0/mem_reg[0][0][0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X27Y90   A0_0/mem_reg[0][0][10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X30Y79   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y65   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y65   A0_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y79   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y79   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y90   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y90   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y79   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y79   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y68   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y72   A0_0/mem_reg[0][0][13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y65   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y65   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y79   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y79   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y90   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X27Y90   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y79   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X30Y79   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y68   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y68   A0_0/mem_reg[0][0][12]/C



