// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sdx_cppKernel_top,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku060-ffva1156-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.001000,HLS_SYN_LAT=1241,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=48,HLS_SYN_FF=13219,HLS_SYN_LUT=5101}" *)

module sdx_cppKernel_top (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 34'd1;
parameter    ap_ST_fsm_pp0_stage0 = 34'd2;
parameter    ap_ST_fsm_pp0_stage1 = 34'd4;
parameter    ap_ST_fsm_pp0_stage2 = 34'd8;
parameter    ap_ST_fsm_pp0_stage3 = 34'd16;
parameter    ap_ST_fsm_pp0_stage4 = 34'd32;
parameter    ap_ST_fsm_pp0_stage5 = 34'd64;
parameter    ap_ST_fsm_pp0_stage6 = 34'd128;
parameter    ap_ST_fsm_pp0_stage7 = 34'd256;
parameter    ap_ST_fsm_pp0_stage8 = 34'd512;
parameter    ap_ST_fsm_pp0_stage9 = 34'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 34'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 34'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 34'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 34'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 34'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 34'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 34'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 34'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 34'd524288;
parameter    ap_ST_fsm_pp0_stage19 = 34'd1048576;
parameter    ap_ST_fsm_pp0_stage20 = 34'd2097152;
parameter    ap_ST_fsm_pp0_stage21 = 34'd4194304;
parameter    ap_ST_fsm_pp0_stage22 = 34'd8388608;
parameter    ap_ST_fsm_pp0_stage23 = 34'd16777216;
parameter    ap_ST_fsm_pp0_stage24 = 34'd33554432;
parameter    ap_ST_fsm_pp0_stage25 = 34'd67108864;
parameter    ap_ST_fsm_pp0_stage26 = 34'd134217728;
parameter    ap_ST_fsm_pp0_stage27 = 34'd268435456;
parameter    ap_ST_fsm_pp0_stage28 = 34'd536870912;
parameter    ap_ST_fsm_pp0_stage29 = 34'd1073741824;
parameter    ap_ST_fsm_pp0_stage30 = 34'd2147483648;
parameter    ap_ST_fsm_pp0_stage31 = 34'd4294967296;
parameter    ap_ST_fsm_state250 = 34'd8589934592;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 32;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [33:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] a_in_V;
wire   [31:0] y_out_V;
wire   [31:0] NUMBER_OF_DATA_SETS_t;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond1_reg_420;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage11;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage11;
reg   [0:0] ap_reg_pp0_iter3_exitcond1_reg_420;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_reg_pp0_iter4_exitcond1_reg_420;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
reg    gmem_blk_n_AW;
reg    gmem_blk_n_W;
reg    gmem_blk_n_B;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] ap_reg_pp0_iter7_exitcond1_reg_420;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
wire   [31:0] gmem_AWADDR;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire   [31:0] gmem_ARADDR;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [511:0] gmem_RDATA;
wire    gmem_RLAST;
wire   [0:0] gmem_RID;
wire   [0:0] gmem_RUSER;
wire   [1:0] gmem_RRESP;
wire    gmem_BVALID;
reg    gmem_BREADY;
wire   [1:0] gmem_BRESP;
wire   [0:0] gmem_BID;
wire   [0:0] gmem_BUSER;
reg   [36:0] p_07_rec_reg_248;
reg   [35:0] p_05_rec_reg_259;
reg   [31:0] i_reg_270;
wire   [511:0] grp_kernel_WRAPPER_fu_281_ap_return;
reg   [511:0] reg_288;
wire    ap_block_state33_pp0_stage31_iter0;
wire    ap_block_state65_pp0_stage31_iter1;
wire    ap_block_state97_pp0_stage31_iter2;
reg    ap_block_state129_pp0_stage31_iter3;
reg    ap_sig_ioackin_gmem_AWREADY;
reg    ap_block_state129_io;
wire    ap_block_state161_pp0_stage31_iter4;
wire    ap_block_state193_pp0_stage31_iter5;
wire    ap_block_state225_pp0_stage31_iter6;
reg    ap_block_pp0_stage31_11001;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state34_pp0_stage0_iter1;
wire    ap_block_state66_pp0_stage0_iter2;
wire    ap_block_state98_pp0_stage0_iter3;
reg    ap_block_state130_pp0_stage0_iter4;
reg    ap_sig_ioackin_gmem_WREADY;
reg    ap_block_state130_io;
wire    ap_block_state162_pp0_stage0_iter5;
wire    ap_block_state194_pp0_stage0_iter6;
wire    ap_block_state226_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_state3_pp0_stage1_iter0;
reg    ap_sig_ioackin_gmem_ARREADY;
reg    ap_block_state3_io;
wire    ap_block_state35_pp0_stage1_iter1;
wire    ap_block_state67_pp0_stage1_iter2;
wire    ap_block_state99_pp0_stage1_iter3;
reg    ap_block_state131_pp0_stage1_iter4;
reg    ap_block_state131_io;
wire    ap_block_state163_pp0_stage1_iter5;
wire    ap_block_state195_pp0_stage1_iter6;
wire    ap_block_state227_pp0_stage1_iter7;
reg    ap_block_pp0_stage1_11001;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state36_pp0_stage2_iter1;
wire    ap_block_state68_pp0_stage2_iter2;
wire    ap_block_state100_pp0_stage2_iter3;
reg    ap_block_state132_pp0_stage2_iter4;
reg    ap_block_state132_io;
wire    ap_block_state164_pp0_stage2_iter5;
wire    ap_block_state196_pp0_stage2_iter6;
wire    ap_block_state228_pp0_stage2_iter7;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state37_pp0_stage3_iter1;
wire    ap_block_state69_pp0_stage3_iter2;
wire    ap_block_state101_pp0_stage3_iter3;
reg    ap_block_state133_pp0_stage3_iter4;
reg    ap_block_state133_io;
wire    ap_block_state165_pp0_stage3_iter5;
wire    ap_block_state197_pp0_stage3_iter6;
wire    ap_block_state229_pp0_stage3_iter7;
reg    ap_block_pp0_stage3_11001;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state38_pp0_stage4_iter1;
wire    ap_block_state70_pp0_stage4_iter2;
wire    ap_block_state102_pp0_stage4_iter3;
reg    ap_block_state134_pp0_stage4_iter4;
reg    ap_block_state134_io;
wire    ap_block_state166_pp0_stage4_iter5;
wire    ap_block_state198_pp0_stage4_iter6;
wire    ap_block_state230_pp0_stage4_iter7;
reg    ap_block_pp0_stage4_11001;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state39_pp0_stage5_iter1;
wire    ap_block_state71_pp0_stage5_iter2;
wire    ap_block_state103_pp0_stage5_iter3;
reg    ap_block_state135_pp0_stage5_iter4;
reg    ap_block_state135_io;
wire    ap_block_state167_pp0_stage5_iter5;
wire    ap_block_state199_pp0_stage5_iter6;
wire    ap_block_state231_pp0_stage5_iter7;
reg    ap_block_pp0_stage5_11001;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state40_pp0_stage6_iter1;
wire    ap_block_state72_pp0_stage6_iter2;
wire    ap_block_state104_pp0_stage6_iter3;
reg    ap_block_state136_pp0_stage6_iter4;
reg    ap_block_state136_io;
wire    ap_block_state168_pp0_stage6_iter5;
wire    ap_block_state200_pp0_stage6_iter6;
wire    ap_block_state232_pp0_stage6_iter7;
reg    ap_block_pp0_stage6_11001;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state41_pp0_stage7_iter1;
wire    ap_block_state73_pp0_stage7_iter2;
wire    ap_block_state105_pp0_stage7_iter3;
reg    ap_block_state137_pp0_stage7_iter4;
reg    ap_block_state137_io;
wire    ap_block_state169_pp0_stage7_iter5;
wire    ap_block_state201_pp0_stage7_iter6;
wire    ap_block_state233_pp0_stage7_iter7;
reg    ap_block_pp0_stage7_11001;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state42_pp0_stage8_iter1;
wire    ap_block_state74_pp0_stage8_iter2;
wire    ap_block_state106_pp0_stage8_iter3;
reg    ap_block_state138_pp0_stage8_iter4;
reg    ap_block_state138_io;
wire    ap_block_state170_pp0_stage8_iter5;
wire    ap_block_state202_pp0_stage8_iter6;
wire    ap_block_state234_pp0_stage8_iter7;
reg    ap_block_pp0_stage8_11001;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state43_pp0_stage9_iter1;
wire    ap_block_state75_pp0_stage9_iter2;
wire    ap_block_state107_pp0_stage9_iter3;
reg    ap_block_state139_pp0_stage9_iter4;
reg    ap_block_state139_io;
wire    ap_block_state171_pp0_stage9_iter5;
wire    ap_block_state203_pp0_stage9_iter6;
wire    ap_block_state235_pp0_stage9_iter7;
reg    ap_block_pp0_stage9_11001;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state44_pp0_stage10_iter1;
wire    ap_block_state76_pp0_stage10_iter2;
wire    ap_block_state108_pp0_stage10_iter3;
reg    ap_block_state140_pp0_stage10_iter4;
reg    ap_block_state140_io;
wire    ap_block_state172_pp0_stage10_iter5;
wire    ap_block_state204_pp0_stage10_iter6;
wire    ap_block_state236_pp0_stage10_iter7;
reg    ap_block_pp0_stage10_11001;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state45_pp0_stage11_iter1;
wire    ap_block_state77_pp0_stage11_iter2;
reg    ap_block_state109_pp0_stage11_iter3;
wire    ap_block_state141_pp0_stage11_iter4;
reg    ap_block_state141_io;
wire    ap_block_state173_pp0_stage11_iter5;
wire    ap_block_state205_pp0_stage11_iter6;
wire    ap_block_state237_pp0_stage11_iter7;
reg    ap_block_pp0_stage11_11001;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_state46_pp0_stage12_iter1;
wire    ap_block_state78_pp0_stage12_iter2;
reg    ap_block_state110_pp0_stage12_iter3;
wire    ap_block_state142_pp0_stage12_iter4;
reg    ap_block_state142_io;
wire    ap_block_state174_pp0_stage12_iter5;
wire    ap_block_state206_pp0_stage12_iter6;
wire    ap_block_state238_pp0_stage12_iter7;
reg    ap_block_pp0_stage12_11001;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_state47_pp0_stage13_iter1;
wire    ap_block_state79_pp0_stage13_iter2;
reg    ap_block_state111_pp0_stage13_iter3;
wire    ap_block_state143_pp0_stage13_iter4;
reg    ap_block_state143_io;
wire    ap_block_state175_pp0_stage13_iter5;
wire    ap_block_state207_pp0_stage13_iter6;
wire    ap_block_state239_pp0_stage13_iter7;
reg    ap_block_pp0_stage13_11001;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_state48_pp0_stage14_iter1;
wire    ap_block_state80_pp0_stage14_iter2;
reg    ap_block_state112_pp0_stage14_iter3;
wire    ap_block_state144_pp0_stage14_iter4;
reg    ap_block_state144_io;
wire    ap_block_state176_pp0_stage14_iter5;
wire    ap_block_state208_pp0_stage14_iter6;
wire    ap_block_state240_pp0_stage14_iter7;
reg    ap_block_pp0_stage14_11001;
reg   [31:0] NUMBER_OF_DATA_SETS_s_reg_405;
wire   [32:0] tmp_48_cast_fu_318_p1;
reg   [32:0] tmp_48_cast_reg_410;
wire   [32:0] tmp_49_cast_fu_332_p1;
reg   [32:0] tmp_49_cast_reg_415;
wire   [0:0] exitcond1_fu_336_p2;
reg   [0:0] ap_reg_pp0_iter1_exitcond1_reg_420;
reg   [0:0] ap_reg_pp0_iter2_exitcond1_reg_420;
reg   [0:0] ap_reg_pp0_iter5_exitcond1_reg_420;
reg   [0:0] ap_reg_pp0_iter6_exitcond1_reg_420;
wire   [31:0] i_1_fu_341_p2;
reg   [31:0] i_1_reg_424;
wire   [32:0] a_in_V2_sum5_fu_355_p2;
reg   [32:0] a_in_V2_sum5_reg_429;
wire   [36:0] p_rec_fu_360_p2;
reg   [36:0] p_rec_reg_434;
wire   [32:0] y_out_V4_sum1_fu_374_p2;
reg   [32:0] y_out_V4_sum1_reg_439;
reg   [32:0] ap_reg_pp0_iter1_y_out_V4_sum1_reg_439;
reg   [32:0] ap_reg_pp0_iter2_y_out_V4_sum1_reg_439;
reg   [32:0] ap_reg_pp0_iter3_y_out_V4_sum1_reg_439;
wire   [35:0] p_rec1_fu_379_p2;
reg   [35:0] p_rec1_reg_444;
reg   [511:0] gmem_addr_read_reg_455;
reg   [511:0] bufa_val_1_V_reg_460;
reg   [511:0] bufa_val_2_V_reg_465;
reg   [511:0] bufa_val_3_V_reg_470;
reg   [511:0] bufa_val_4_V_reg_475;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_state49_pp0_stage15_iter1;
wire    ap_block_state81_pp0_stage15_iter2;
reg    ap_block_state113_pp0_stage15_iter3;
wire    ap_block_state145_pp0_stage15_iter4;
reg    ap_block_state145_io;
wire    ap_block_state177_pp0_stage15_iter5;
wire    ap_block_state209_pp0_stage15_iter6;
wire    ap_block_state241_pp0_stage15_iter7;
reg    ap_block_pp0_stage15_11001;
reg   [511:0] bufa_val_5_V_reg_480;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_state50_pp0_stage16_iter1;
wire    ap_block_state82_pp0_stage16_iter2;
reg    ap_block_state114_pp0_stage16_iter3;
wire    ap_block_state146_pp0_stage16_iter4;
wire    ap_block_state178_pp0_stage16_iter5;
wire    ap_block_state210_pp0_stage16_iter6;
wire    ap_block_state242_pp0_stage16_iter7;
reg    ap_block_pp0_stage16_11001;
reg   [511:0] bufa_val_6_V_reg_485;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_state51_pp0_stage17_iter1;
wire    ap_block_state83_pp0_stage17_iter2;
reg    ap_block_state115_pp0_stage17_iter3;
wire    ap_block_state147_pp0_stage17_iter4;
wire    ap_block_state179_pp0_stage17_iter5;
wire    ap_block_state211_pp0_stage17_iter6;
wire    ap_block_state243_pp0_stage17_iter7;
reg    ap_block_pp0_stage17_11001;
reg   [511:0] bufa_val_7_V_reg_490;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_state52_pp0_stage18_iter1;
wire    ap_block_state84_pp0_stage18_iter2;
reg    ap_block_state116_pp0_stage18_iter3;
wire    ap_block_state148_pp0_stage18_iter4;
wire    ap_block_state180_pp0_stage18_iter5;
wire    ap_block_state212_pp0_stage18_iter6;
wire    ap_block_state244_pp0_stage18_iter7;
reg    ap_block_pp0_stage18_11001;
reg   [511:0] bufa_val_8_V_reg_495;
wire    ap_block_state21_pp0_stage19_iter0;
wire    ap_block_state53_pp0_stage19_iter1;
wire    ap_block_state85_pp0_stage19_iter2;
reg    ap_block_state117_pp0_stage19_iter3;
wire    ap_block_state149_pp0_stage19_iter4;
wire    ap_block_state181_pp0_stage19_iter5;
wire    ap_block_state213_pp0_stage19_iter6;
wire    ap_block_state245_pp0_stage19_iter7;
reg    ap_block_pp0_stage19_11001;
reg   [511:0] bufa_val_9_V_reg_500;
wire    ap_block_state22_pp0_stage20_iter0;
wire    ap_block_state54_pp0_stage20_iter1;
wire    ap_block_state86_pp0_stage20_iter2;
reg    ap_block_state118_pp0_stage20_iter3;
wire    ap_block_state150_pp0_stage20_iter4;
wire    ap_block_state182_pp0_stage20_iter5;
wire    ap_block_state214_pp0_stage20_iter6;
wire    ap_block_state246_pp0_stage20_iter7;
reg    ap_block_pp0_stage20_11001;
reg   [511:0] bufa_val_10_V_reg_505;
wire    ap_block_state23_pp0_stage21_iter0;
wire    ap_block_state55_pp0_stage21_iter1;
wire    ap_block_state87_pp0_stage21_iter2;
reg    ap_block_state119_pp0_stage21_iter3;
wire    ap_block_state151_pp0_stage21_iter4;
wire    ap_block_state183_pp0_stage21_iter5;
wire    ap_block_state215_pp0_stage21_iter6;
wire    ap_block_state247_pp0_stage21_iter7;
reg    ap_block_pp0_stage21_11001;
reg   [511:0] bufa_val_11_V_reg_510;
wire    ap_block_state24_pp0_stage22_iter0;
wire    ap_block_state56_pp0_stage22_iter1;
wire    ap_block_state88_pp0_stage22_iter2;
reg    ap_block_state120_pp0_stage22_iter3;
wire    ap_block_state152_pp0_stage22_iter4;
wire    ap_block_state184_pp0_stage22_iter5;
wire    ap_block_state216_pp0_stage22_iter6;
wire    ap_block_state248_pp0_stage22_iter7;
reg    ap_block_pp0_stage22_11001;
reg   [511:0] bufa_val_12_V_reg_515;
wire    ap_block_state25_pp0_stage23_iter0;
wire    ap_block_state57_pp0_stage23_iter1;
wire    ap_block_state89_pp0_stage23_iter2;
reg    ap_block_state121_pp0_stage23_iter3;
wire    ap_block_state153_pp0_stage23_iter4;
wire    ap_block_state185_pp0_stage23_iter5;
wire    ap_block_state217_pp0_stage23_iter6;
reg    ap_block_state249_pp0_stage23_iter7;
reg    ap_block_pp0_stage23_11001;
reg   [511:0] bufa_val_13_V_reg_520;
wire    ap_block_state26_pp0_stage24_iter0;
wire    ap_block_state58_pp0_stage24_iter1;
wire    ap_block_state90_pp0_stage24_iter2;
reg    ap_block_state122_pp0_stage24_iter3;
wire    ap_block_state154_pp0_stage24_iter4;
wire    ap_block_state186_pp0_stage24_iter5;
wire    ap_block_state218_pp0_stage24_iter6;
reg    ap_block_pp0_stage24_11001;
reg   [511:0] bufa_val_14_V_reg_525;
wire    ap_block_state27_pp0_stage25_iter0;
wire    ap_block_state59_pp0_stage25_iter1;
wire    ap_block_state91_pp0_stage25_iter2;
reg    ap_block_state123_pp0_stage25_iter3;
wire    ap_block_state155_pp0_stage25_iter4;
wire    ap_block_state187_pp0_stage25_iter5;
wire    ap_block_state219_pp0_stage25_iter6;
reg    ap_block_pp0_stage25_11001;
reg   [511:0] bufa_val_15_V_reg_530;
wire    ap_block_state28_pp0_stage26_iter0;
wire    ap_block_state60_pp0_stage26_iter1;
wire    ap_block_state92_pp0_stage26_iter2;
reg    ap_block_state124_pp0_stage26_iter3;
wire    ap_block_state156_pp0_stage26_iter4;
wire    ap_block_state188_pp0_stage26_iter5;
wire    ap_block_state220_pp0_stage26_iter6;
reg    ap_block_pp0_stage26_11001;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage31_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [511:0] grp_kernel_WRAPPER_fu_281_a_in_V_read;
reg    grp_kernel_WRAPPER_fu_281_ap_ce;
wire    ap_block_state29_pp0_stage27_iter0_ignore_call43;
wire    ap_block_state61_pp0_stage27_iter1_ignore_call43;
wire    ap_block_state93_pp0_stage27_iter2_ignore_call43;
reg    ap_block_state125_pp0_stage27_iter3_ignore_call43;
wire    ap_block_state157_pp0_stage27_iter4_ignore_call43;
wire    ap_block_state189_pp0_stage27_iter5_ignore_call43;
wire    ap_block_state221_pp0_stage27_iter6_ignore_call43;
reg    ap_block_pp0_stage27_11001;
wire    ap_block_state30_pp0_stage28_iter0_ignore_call43;
wire    ap_block_state62_pp0_stage28_iter1_ignore_call43;
wire    ap_block_state94_pp0_stage28_iter2_ignore_call43;
reg    ap_block_state126_pp0_stage28_iter3_ignore_call43;
wire    ap_block_state158_pp0_stage28_iter4_ignore_call43;
wire    ap_block_state190_pp0_stage28_iter5_ignore_call43;
wire    ap_block_state222_pp0_stage28_iter6_ignore_call43;
reg    ap_block_pp0_stage28_11001;
wire    ap_block_state31_pp0_stage29_iter0_ignore_call43;
wire    ap_block_state63_pp0_stage29_iter1_ignore_call43;
wire    ap_block_state95_pp0_stage29_iter2_ignore_call43;
reg    ap_block_state127_pp0_stage29_iter3_ignore_call43;
wire    ap_block_state159_pp0_stage29_iter4_ignore_call43;
wire    ap_block_state191_pp0_stage29_iter5_ignore_call43;
wire    ap_block_state223_pp0_stage29_iter6_ignore_call43;
reg    ap_block_pp0_stage29_11001;
wire    ap_block_state32_pp0_stage30_iter0_ignore_call43;
wire    ap_block_state64_pp0_stage30_iter1_ignore_call43;
wire    ap_block_state96_pp0_stage30_iter2_ignore_call43;
reg    ap_block_state128_pp0_stage30_iter3_ignore_call43;
wire    ap_block_state160_pp0_stage30_iter4_ignore_call43;
wire    ap_block_state192_pp0_stage30_iter5_ignore_call43;
wire    ap_block_state224_pp0_stage30_iter6_ignore_call43;
reg    ap_block_pp0_stage30_11001;
reg   [36:0] p_07_rec_phi_fu_252_p4;
reg   [35:0] p_05_rec_phi_fu_263_p4;
reg   [31:0] i_phi_fu_274_p4;
wire  signed [63:0] a_in_V2_sum5_cast_fu_385_p1;
wire  signed [63:0] y_out_V4_sum1_cast_fu_395_p1;
reg    ap_reg_ioackin_gmem_ARREADY;
reg    ap_block_pp0_stage1_01001;
reg    ap_reg_ioackin_gmem_AWREADY;
reg    ap_block_pp0_stage31_01001;
reg    ap_reg_ioackin_gmem_WREADY;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage2_01001;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage8_01001;
reg    ap_block_pp0_stage9_01001;
reg    ap_block_pp0_stage10_01001;
reg    ap_block_pp0_stage11_01001;
reg    ap_block_pp0_stage12_01001;
reg    ap_block_pp0_stage13_01001;
reg    ap_block_pp0_stage14_01001;
reg    ap_block_pp0_stage15_01001;
wire   [25:0] tmp_1_fu_308_p4;
wire   [25:0] tmp_2_fu_322_p4;
wire   [31:0] tmp_3_fu_347_p1;
wire  signed [32:0] tmp_1_cast_fu_351_p1;
wire   [31:0] tmp_4_fu_366_p1;
wire  signed [32:0] tmp_32_cast_fu_370_p1;
wire    ap_CS_fsm_state250;
reg   [33:0] ap_NS_fsm;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage25_subdone;
reg    ap_block_pp0_stage26_subdone;
wire    ap_block_state29_pp0_stage27_iter0;
wire    ap_block_state61_pp0_stage27_iter1;
wire    ap_block_state93_pp0_stage27_iter2;
reg    ap_block_state125_pp0_stage27_iter3;
wire    ap_block_state157_pp0_stage27_iter4;
wire    ap_block_state189_pp0_stage27_iter5;
wire    ap_block_state221_pp0_stage27_iter6;
reg    ap_block_pp0_stage27_subdone;
wire    ap_block_state30_pp0_stage28_iter0;
wire    ap_block_state62_pp0_stage28_iter1;
wire    ap_block_state94_pp0_stage28_iter2;
reg    ap_block_state126_pp0_stage28_iter3;
wire    ap_block_state158_pp0_stage28_iter4;
wire    ap_block_state190_pp0_stage28_iter5;
wire    ap_block_state222_pp0_stage28_iter6;
reg    ap_block_pp0_stage28_subdone;
wire    ap_block_state31_pp0_stage29_iter0;
wire    ap_block_state63_pp0_stage29_iter1;
wire    ap_block_state95_pp0_stage29_iter2;
reg    ap_block_state127_pp0_stage29_iter3;
wire    ap_block_state159_pp0_stage29_iter4;
wire    ap_block_state191_pp0_stage29_iter5;
wire    ap_block_state223_pp0_stage29_iter6;
reg    ap_block_pp0_stage29_subdone;
wire    ap_block_state32_pp0_stage30_iter0;
wire    ap_block_state64_pp0_stage30_iter1;
wire    ap_block_state96_pp0_stage30_iter2;
reg    ap_block_state128_pp0_stage30_iter3;
wire    ap_block_state160_pp0_stage30_iter4;
wire    ap_block_state192_pp0_stage30_iter5;
wire    ap_block_state224_pp0_stage30_iter6;
reg    ap_block_pp0_stage30_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1822;
reg    ap_condition_1827;

// power-on initialization
initial begin
#0 ap_CS_fsm = 34'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_reg_ioackin_gmem_ARREADY = 1'b0;
#0 ap_reg_ioackin_gmem_AWREADY = 1'b0;
#0 ap_reg_ioackin_gmem_WREADY = 1'b0;
end

sdx_cppKernel_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
sdx_cppKernel_top_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .a_in_V(a_in_V),
    .y_out_V(y_out_V),
    .NUMBER_OF_DATA_SETS_t(NUMBER_OF_DATA_SETS_t)
);

sdx_cppKernel_top_gmem_m_axi #(
    .USER_DW( 512 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 105 ),
    .NUM_READ_OUTSTANDING( 32 ),
    .NUM_WRITE_OUTSTANDING( 32 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ))
sdx_cppKernel_top_gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd32),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RID(gmem_RID),
    .I_RUSER(gmem_RUSER),
    .I_RRESP(gmem_RRESP),
    .I_RLAST(gmem_RLAST),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(32'd16),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(reg_288),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd18446744073709551615),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY),
    .I_BRESP(gmem_BRESP),
    .I_BID(gmem_BID),
    .I_BUSER(gmem_BUSER)
);

kernel_WRAPPER grp_kernel_WRAPPER_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_in_V_read(grp_kernel_WRAPPER_fu_281_a_in_V_read),
    .b_in_V_read(gmem_RDATA),
    .ap_return(grp_kernel_WRAPPER_fu_281_ap_return),
    .ap_ce(grp_kernel_WRAPPER_fu_281_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_subdone == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_subdone == 1'b0)))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_ARREADY <= 1'b0;
    end else begin
        if ((ap_condition_1822 == 1'b1)) begin
            if ((ap_block_pp0_stage1_11001 == 1'b0)) begin
                ap_reg_ioackin_gmem_ARREADY <= 1'b0;
            end else if (((1'b1 == gmem_ARREADY) & (ap_block_pp0_stage1_01001 == 1'b0))) begin
                ap_reg_ioackin_gmem_ARREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_AWREADY <= 1'b0;
    end else begin
        if ((ap_condition_1827 == 1'b1)) begin
            if ((ap_block_pp0_stage31_11001 == 1'b0)) begin
                ap_reg_ioackin_gmem_AWREADY <= 1'b0;
            end else if (((1'b1 == gmem_AWREADY) & (ap_block_pp0_stage31_01001 == 1'b0))) begin
                ap_reg_ioackin_gmem_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_gmem_WREADY <= 1'b0;
    end else begin
        if ((((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage15_11001 == 1'b0)))) begin
            ap_reg_ioackin_gmem_WREADY <= 1'b0;
        end else if ((((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage0_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage1_01001 == 1'b0) & (1'b1 == gmem_WREADY)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage2_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage3_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage4_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage5_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage6_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage7_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage8_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage9_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage10_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage11_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage12_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage13_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage14_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == gmem_WREADY) & (ap_block_pp0_stage15_01001 == 1'b0)))) begin
            ap_reg_ioackin_gmem_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_420 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_270 <= i_1_reg_424;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_270 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_420 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_05_rec_reg_259 <= p_rec1_reg_444;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_05_rec_reg_259 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_reg_420 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_07_rec_reg_248 <= p_rec_reg_434;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_07_rec_reg_248 <= 37'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        NUMBER_OF_DATA_SETS_s_reg_405 <= NUMBER_OF_DATA_SETS_t;
        tmp_48_cast_reg_410[25 : 0] <= tmp_48_cast_fu_318_p1[25 : 0];
        tmp_49_cast_reg_415[25 : 0] <= tmp_49_cast_fu_332_p1[25 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_fu_336_p2))) begin
        a_in_V2_sum5_reg_429 <= a_in_V2_sum5_fu_355_p2;
        y_out_V4_sum1_reg_439 <= y_out_V4_sum1_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond1_reg_420 <= exitcond1_reg_420;
        ap_reg_pp0_iter1_y_out_V4_sum1_reg_439 <= y_out_V4_sum1_reg_439;
        ap_reg_pp0_iter2_exitcond1_reg_420 <= ap_reg_pp0_iter1_exitcond1_reg_420;
        ap_reg_pp0_iter2_y_out_V4_sum1_reg_439 <= ap_reg_pp0_iter1_y_out_V4_sum1_reg_439;
        ap_reg_pp0_iter3_exitcond1_reg_420 <= ap_reg_pp0_iter2_exitcond1_reg_420;
        ap_reg_pp0_iter3_y_out_V4_sum1_reg_439 <= ap_reg_pp0_iter2_y_out_V4_sum1_reg_439;
        ap_reg_pp0_iter4_exitcond1_reg_420 <= ap_reg_pp0_iter3_exitcond1_reg_420;
        ap_reg_pp0_iter5_exitcond1_reg_420 <= ap_reg_pp0_iter4_exitcond1_reg_420;
        ap_reg_pp0_iter6_exitcond1_reg_420 <= ap_reg_pp0_iter5_exitcond1_reg_420;
        ap_reg_pp0_iter7_exitcond1_reg_420 <= ap_reg_pp0_iter6_exitcond1_reg_420;
        exitcond1_reg_420 <= exitcond1_fu_336_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0))) begin
        bufa_val_10_V_reg_505 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0))) begin
        bufa_val_11_V_reg_510 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0))) begin
        bufa_val_12_V_reg_515 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0))) begin
        bufa_val_13_V_reg_520 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0))) begin
        bufa_val_14_V_reg_525 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0))) begin
        bufa_val_15_V_reg_530 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0))) begin
        bufa_val_1_V_reg_460 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0))) begin
        bufa_val_2_V_reg_465 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0))) begin
        bufa_val_3_V_reg_470 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0))) begin
        bufa_val_4_V_reg_475 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0))) begin
        bufa_val_5_V_reg_480 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0))) begin
        bufa_val_6_V_reg_485 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0))) begin
        bufa_val_7_V_reg_490 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0))) begin
        bufa_val_8_V_reg_495 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0))) begin
        bufa_val_9_V_reg_500 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (ap_block_pp0_stage11_11001 == 1'b0))) begin
        gmem_addr_read_reg_455 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        i_1_reg_424 <= i_1_fu_341_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond1_fu_336_p2))) begin
        p_rec1_reg_444 <= p_rec1_fu_379_p2;
        p_rec_reg_434 <= p_rec_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)) | ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage14_11001 == 1'b0)))) begin
        reg_288 <= grp_kernel_WRAPPER_fu_281_ap_return;
    end
end

always @ (*) begin
    if ((exitcond1_fu_336_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state250)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state250)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_gmem_ARREADY)) begin
        ap_sig_ioackin_gmem_ARREADY = gmem_ARREADY;
    end else begin
        ap_sig_ioackin_gmem_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_gmem_AWREADY)) begin
        ap_sig_ioackin_gmem_AWREADY = gmem_AWREADY;
    end else begin
        ap_sig_ioackin_gmem_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_gmem_WREADY)) begin
        ap_sig_ioackin_gmem_WREADY = gmem_WREADY;
    end else begin
        ap_sig_ioackin_gmem_WREADY = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_420 == 1'd0) & (ap_block_pp0_stage1_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_gmem_ARREADY))) begin
        gmem_ARVALID = 1'b1;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_gmem_AWREADY))) begin
        gmem_AWVALID = 1'b1;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'd0 == ap_reg_pp0_iter7_exitcond1_reg_420) & (ap_block_pp0_stage23_11001 == 1'b0))) begin
        gmem_BREADY = 1'b1;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)) | ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)))) begin
        gmem_RREADY = 1'b1;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_gmem_WREADY)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (ap_block_pp0_stage1_01001 == 1'b0) & (1'b0 == ap_reg_ioackin_gmem_WREADY)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage2_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage3_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage4_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage5_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage6_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage7_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage8_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage9_01001 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage10_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage11_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage12_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage13_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage14_01001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_reg_ioackin_gmem_WREADY) & (ap_block_pp0_stage15_01001 == 1'b0)))) begin
        gmem_WVALID = 1'b1;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage1 == 1'b0) & (exitcond1_reg_420 == 1'd0))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'd0 == ap_reg_pp0_iter7_exitcond1_reg_420))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b1 == ap_enable_reg_pp0_iter3) & (ap_block_pp0_stage11 == 1'b0) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_block_pp0_stage16 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_block_pp0_stage17 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_block_pp0_stage18 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_block_pp0_stage19 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_block_pp0_stage20 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_block_pp0_stage21 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_block_pp0_stage22 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_block_pp0_stage23 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_block_pp0_stage24 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage25) & (ap_block_pp0_stage25 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage26) & (ap_block_pp0_stage26 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0)) | ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (ap_block_pp0_stage15 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420)))) begin
        gmem_blk_n_W = m_axi_gmem_WREADY;
    end else begin
        gmem_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_15_V_reg_530;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_14_V_reg_525;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_13_V_reg_520;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_12_V_reg_515;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_11_V_reg_510;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_10_V_reg_505;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_9_V_reg_500;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_8_V_reg_495;
    end else if (((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_7_V_reg_490;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_6_V_reg_485;
    end else if (((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4) & (ap_block_pp0_stage0 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_5_V_reg_480;
    end else if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_4_V_reg_475;
    end else if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_3_V_reg_470;
    end else if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_2_V_reg_465;
    end else if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = bufa_val_1_V_reg_460;
    end else if (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27 == 1'b0))) begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = gmem_addr_read_reg_455;
    end else begin
        grp_kernel_WRAPPER_fu_281_a_in_V_read = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (ap_block_pp0_stage31_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (ap_block_pp0_stage27_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (ap_block_pp0_stage28_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (ap_block_pp0_stage29_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (ap_block_pp0_stage30_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (ap_block_pp0_stage2_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (ap_block_pp0_stage3_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (ap_block_pp0_stage4_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (ap_block_pp0_stage5_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (ap_block_pp0_stage6_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (ap_block_pp0_stage7_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (ap_block_pp0_stage8_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (ap_block_pp0_stage9_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (ap_block_pp0_stage10_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (ap_block_pp0_stage11_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (ap_block_pp0_stage12_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (ap_block_pp0_stage13_11001 == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (ap_block_pp0_stage14_11001 == 1'b0)))) begin
        grp_kernel_WRAPPER_fu_281_ap_ce = 1'b1;
    end else begin
        grp_kernel_WRAPPER_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1_reg_420 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_274_p4 = i_1_reg_424;
    end else begin
        i_phi_fu_274_p4 = i_reg_270;
    end
end

always @ (*) begin
    if (((exitcond1_reg_420 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_05_rec_phi_fu_263_p4 = p_rec1_reg_444;
    end else begin
        p_05_rec_phi_fu_263_p4 = p_05_rec_reg_259;
    end
end

always @ (*) begin
    if (((exitcond1_reg_420 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_07_rec_phi_fu_252_p4 = p_rec_reg_434;
    end else begin
        p_07_rec_phi_fu_252_p4 = p_07_rec_reg_248;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_block_pp0_stage0_subdone == 1'b0) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond1_fu_336_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_subdone == 1'b0) & (exitcond1_fu_336_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state250;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((ap_block_pp0_stage1_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((ap_block_pp0_stage2_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((ap_block_pp0_stage3_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((ap_block_pp0_stage4_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((ap_block_pp0_stage5_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((ap_block_pp0_stage6_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((ap_block_pp0_stage7_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((ap_block_pp0_stage8_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((ap_block_pp0_stage9_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((ap_block_pp0_stage10_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((ap_block_pp0_stage11_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((ap_block_pp0_stage12_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((ap_block_pp0_stage13_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((ap_block_pp0_stage14_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((ap_block_pp0_stage15_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((ap_block_pp0_stage16_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((ap_block_pp0_stage17_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((ap_block_pp0_stage18_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((ap_block_pp0_stage19_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((ap_block_pp0_stage20_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((ap_block_pp0_stage21_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((ap_block_pp0_stage22_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if (((ap_block_pp0_stage23_subdone == 1'b0) & ~((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage23_subdone == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b1 == ap_enable_reg_pp0_iter7) & (ap_block_pp0_stage23_subdone == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state250;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((ap_block_pp0_stage24_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((ap_block_pp0_stage25_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((ap_block_pp0_stage26_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((ap_block_pp0_stage27_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((ap_block_pp0_stage28_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((ap_block_pp0_stage29_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((ap_block_pp0_stage30_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((ap_block_pp0_stage31_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_in_V2_sum5_cast_fu_385_p1 = $signed(a_in_V2_sum5_reg_429);

assign a_in_V2_sum5_fu_355_p2 = ($signed(tmp_49_cast_reg_415) + $signed(tmp_1_cast_fu_351_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state250 = ap_CS_fsm[32'd33];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state130_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state130_io)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state140_io)));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state140_io)));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state141_io)));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state141_io)));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_01001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state142_io)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state142_io)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_01001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state143_io)));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state143_io)));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state144_io)));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state144_io)));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_01001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state145_io)));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (1'b1 == ap_block_state145_io)));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_block_state3_io)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state131_io))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_block_state3_io)) | ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state131_io))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_11001 = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter7) & (1'd0 == ap_reg_pp0_iter7_exitcond1_reg_420) & (1'b0 == gmem_BVALID)));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = (((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | ((1'b1 == ap_enable_reg_pp0_iter7) & (1'd0 == ap_reg_pp0_iter7_exitcond1_reg_420) & (1'b0 == gmem_BVALID)));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage25_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage25_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage26_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage26_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage27_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage27_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage28_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage28_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage29_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage29_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state132_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state132_io)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage30_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage30_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage31_01001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage31_11001 = ((1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state129_io)));
end

always @ (*) begin
    ap_block_pp0_stage31_subdone = ((1'b1 == ap_enable_reg_pp0_iter3) & (((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state129_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state133_io)));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state133_io)));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state134_io)));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state134_io)));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state135_io)));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state135_io)));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state136_io)));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state136_io)));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state137_io)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state137_io)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state138_io)));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state138_io)));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_01001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state139_io)));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((1'b1 == ap_enable_reg_pp0_iter4) & (((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID)) | (1'b1 == ap_block_state139_io)));
end

assign ap_block_state100_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state109_pp0_stage11_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state110_pp0_stage12_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state111_pp0_stage13_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state112_pp0_stage14_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state113_pp0_stage15_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state114_pp0_stage16_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state115_pp0_stage17_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state116_pp0_stage18_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state117_pp0_stage19_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state118_pp0_stage20_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state119_pp0_stage21_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state120_pp0_stage22_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state121_pp0_stage23_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state122_pp0_stage24_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state123_pp0_stage25_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state124_pp0_stage26_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state125_pp0_stage27_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state125_pp0_stage27_iter3_ignore_call43 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state126_pp0_stage28_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state126_pp0_stage28_iter3_ignore_call43 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state127_pp0_stage29_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state127_pp0_stage29_iter3_ignore_call43 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state128_pp0_stage30_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state128_pp0_stage30_iter3_ignore_call43 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state129_io = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_AWREADY));
end

always @ (*) begin
    ap_block_state129_pp0_stage31_iter3 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state130_io = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state130_pp0_stage0_iter4 = ((1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state131_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state131_pp0_stage1_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state132_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state132_pp0_stage2_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state133_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state133_pp0_stage3_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state134_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state134_pp0_stage4_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state135_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state135_pp0_stage5_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state136_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state136_pp0_stage6_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state137_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state137_pp0_stage7_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state138_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state138_pp0_stage8_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state139_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state139_pp0_stage9_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state140_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

always @ (*) begin
    ap_block_state140_pp0_stage10_iter4 = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == gmem_RVALID));
end

always @ (*) begin
    ap_block_state141_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state141_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state142_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state142_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state143_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state143_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state144_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state144_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state145_io = ((1'd0 == ap_reg_pp0_iter4_exitcond1_reg_420) & (1'b0 == ap_sig_ioackin_gmem_WREADY));
end

assign ap_block_state145_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage18_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage19_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage20_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage21_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage22_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage23_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage24_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage25_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage26_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage27_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage27_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage28_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage28_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage29_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage29_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage30_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage30_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp0_stage31_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp0_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp0_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp0_stage16_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp0_stage17_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp0_stage18_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp0_stage19_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp0_stage20_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp0_stage21_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp0_stage22_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp0_stage23_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp0_stage24_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp0_stage25_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp0_stage26_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage27_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage27_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage28_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage28_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage29_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage29_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage30_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage30_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp0_stage31_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp0_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp0_stage14_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp0_stage15_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state210_pp0_stage16_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp0_stage17_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state212_pp0_stage18_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state213_pp0_stage19_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state214_pp0_stage20_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state215_pp0_stage21_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state216_pp0_stage22_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state217_pp0_stage23_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state218_pp0_stage24_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state219_pp0_stage25_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state220_pp0_stage26_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state221_pp0_stage27_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state221_pp0_stage27_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state222_pp0_stage28_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state222_pp0_stage28_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state223_pp0_stage29_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state223_pp0_stage29_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state224_pp0_stage30_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state224_pp0_stage30_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state225_pp0_stage31_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state226_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state227_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state228_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state229_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state230_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state231_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state232_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state233_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state234_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state235_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state236_pp0_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state237_pp0_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state238_pp0_stage12_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state239_pp0_stage13_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state240_pp0_stage14_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state241_pp0_stage15_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state242_pp0_stage16_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state243_pp0_stage17_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state244_pp0_stage18_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state245_pp0_stage19_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state246_pp0_stage20_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state247_pp0_stage21_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state248_pp0_stage22_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state249_pp0_stage23_iter7 = ((1'd0 == ap_reg_pp0_iter7_exitcond1_reg_420) & (1'b0 == gmem_BVALID));
end

assign ap_block_state24_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage25_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage26_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage27_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage27_iter0_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage28_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage28_iter0_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage29_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage29_iter0_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage30_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage30_iter0_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage31_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = ((exitcond1_reg_420 == 1'd0) & (1'b0 == ap_sig_ioackin_gmem_ARREADY));
end

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage25_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage26_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage27_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage27_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage28_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage28_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage29_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage29_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage30_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage30_iter1_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage31_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage25_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage26_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage27_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage27_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage28_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage28_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage29_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage29_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage30_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage30_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage31_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1822 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond1_reg_420 == 1'd0));
end

always @ (*) begin
    ap_condition_1827 = ((1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == ap_reg_pp0_iter3_exitcond1_reg_420) & (1'b1 == ap_CS_fsm_pp0_stage31));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign exitcond1_fu_336_p2 = ((i_phi_fu_274_p4 == NUMBER_OF_DATA_SETS_s_reg_405) ? 1'b1 : 1'b0);

assign gmem_ARADDR = a_in_V2_sum5_cast_fu_385_p1;

assign gmem_AWADDR = y_out_V4_sum1_cast_fu_395_p1;

assign i_1_fu_341_p2 = (i_phi_fu_274_p4 + 32'd1);

assign p_rec1_fu_379_p2 = (36'd16 + p_05_rec_phi_fu_263_p4);

assign p_rec_fu_360_p2 = (37'd32 + p_07_rec_phi_fu_252_p4);

assign tmp_1_cast_fu_351_p1 = $signed(tmp_3_fu_347_p1);

assign tmp_1_fu_308_p4 = {{y_out_V[31:6]}};

assign tmp_2_fu_322_p4 = {{a_in_V[31:6]}};

assign tmp_32_cast_fu_370_p1 = $signed(tmp_4_fu_366_p1);

assign tmp_3_fu_347_p1 = p_07_rec_phi_fu_252_p4[31:0];

assign tmp_48_cast_fu_318_p1 = tmp_1_fu_308_p4;

assign tmp_49_cast_fu_332_p1 = tmp_2_fu_322_p4;

assign tmp_4_fu_366_p1 = p_05_rec_phi_fu_263_p4[31:0];

assign y_out_V4_sum1_cast_fu_395_p1 = $signed(ap_reg_pp0_iter3_y_out_V4_sum1_reg_439);

assign y_out_V4_sum1_fu_374_p2 = ($signed(tmp_48_cast_reg_410) + $signed(tmp_32_cast_fu_370_p1));

always @ (posedge ap_clk) begin
    tmp_48_cast_reg_410[32:26] <= 7'b0000000;
    tmp_49_cast_reg_415[32:26] <= 7'b0000000;
end

endmodule //sdx_cppKernel_top
