# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_AXI_DMA.srcs/sources_1/new/axi_dma_controller.v" \
"../../../../project_AXI_DMA.srcs/sources_1/new/axi_slave.v" \
"../../../../project_AXI_DMA.srcs/sources_1/new/top.v" \
"../../../../project_AXI_DMA.srcs/sim_1/new/axi_dma_ctl_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
