{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681325612829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681325612829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:53:32 2023 " "Processing started: Wed Apr 12 15:53:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681325612829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681325612829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador -c contador " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681325612829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681325613258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file contador_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 contador_top " "Found entity 1: contador_top" {  } { { "contador_top.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/contador_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681325613305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trabalho_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trabalho_final " "Found entity 1: trabalho_final" {  } { { "trabalho_final.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/trabalho_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681325613311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/clock_divisor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681325613315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trabalho_final " "Elaborating entity \"trabalho_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681325613354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_top contador_top:inst " "Elaborating entity \"contador_top\" for hierarchy \"contador_top:inst\"" {  } { { "trabalho_final.bdf" "inst" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/trabalho_final.bdf" { { 200 504 600 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613356 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst41 " "Block or symbol \"XOR\" of instance \"inst41\" overlaps another block or symbol" {  } { { "contador_top.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/contador_top.bdf" { { 192 1072 1120 256 "inst41" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1681325613358 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XOR inst42 " "Block or symbol \"XOR\" of instance \"inst42\" overlaps another block or symbol" {  } { { "contador_top.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/contador_top.bdf" { { 192 1248 1296 256 "inst42" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1681325613358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:inst1 " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:inst1\"" {  } { { "trabalho_final.bdf" "inst1" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/trabalho_final.bdf" { { 216 304 400 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv clock_divisor:inst1\|freqdiv:inst4 " "Elaborating entity \"freqdiv\" for hierarchy \"clock_divisor:inst1\|freqdiv:inst4\"" {  } { { "clock_divisor.bdf" "inst4" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/clock_divisor.bdf" { { 184 1224 1344 296 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_divisor:inst1\|freqdiv:inst4 " "Elaborated megafunction instantiation \"clock_divisor:inst1\|freqdiv:inst4\"" {  } { { "clock_divisor.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/clock_divisor.bdf" { { 184 1224 1344 296 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681325613377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "trabalho_final.bdf" "inst2" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/trabalho_final.bdf" { { 376 568 728 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.bdf 1 1 " "Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fa " "Found entity 1: Fa" {  } { { "fa.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fa display:inst2\|Fa:inst " "Elaborating entity \"Fa\" for hierarchy \"display:inst2\|Fa:inst\"" {  } { { "display.bdf" "inst" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { { 128 576 672 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fb.bdf 1 1 " "Using design file fb.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fb " "Found entity 1: Fb" {  } { { "fb.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/fb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613432 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fb display:inst2\|Fb:inst2 " "Elaborating entity \"Fb\" for hierarchy \"display:inst2\|Fb:inst2\"" {  } { { "display.bdf" "inst2" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { { 296 576 672 392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fc.bdf 1 1 " "Using design file fc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fc " "Found entity 1: Fc" {  } { { "fc.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/fc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fc display:inst2\|Fc:inst3 " "Elaborating entity \"Fc\" for hierarchy \"display:inst2\|Fc:inst3\"" {  } { { "display.bdf" "inst3" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { { 432 576 672 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fd.bdf 1 1 " "Using design file fd.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fd " "Found entity 1: Fd" {  } { { "fd.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/fd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fd display:inst2\|Fd:inst4 " "Elaborating entity \"Fd\" for hierarchy \"display:inst2\|Fd:inst4\"" {  } { { "display.bdf" "inst4" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { { 560 576 672 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fe.bdf 1 1 " "Using design file fe.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fe " "Found entity 1: Fe" {  } { { "fe.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/fe.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fe display:inst2\|Fe:inst5 " "Elaborating entity \"Fe\" for hierarchy \"display:inst2\|Fe:inst5\"" {  } { { "display.bdf" "inst5" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { { 688 576 672 784 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613473 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ff.bdf 1 1 " "Using design file ff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ff " "Found entity 1: Ff" {  } { { "ff.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613484 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ff display:inst2\|Ff:inst6 " "Elaborating entity \"Ff\" for hierarchy \"display:inst2\|Ff:inst6\"" {  } { { "display.bdf" "inst6" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { { 800 576 672 928 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fg.bdf 1 1 " "Using design file fg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Fg " "Found entity 1: Fg" {  } { { "fg.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/fg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681325613496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1681325613496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fg display:inst2\|Fg:inst7 " "Elaborating entity \"Fg\" for hierarchy \"display:inst2\|Fg:inst7\"" {  } { { "display.bdf" "inst7" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/display.bdf" { { 952 576 672 1080 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681325613497 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Carry GND " "Pin \"Carry\" is stuck at GND" {  } { { "trabalho_final.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/trabalho_final.bdf" { { 224 624 800 240 "Carry" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681325614014 "|trabalho_final|Carry"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681325614014 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681325614135 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681325614470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681325614470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681325614628 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681325614628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681325614628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681325614628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681325614659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:53:34 2023 " "Processing ended: Wed Apr 12 15:53:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681325614659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681325614659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681325614659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681325614659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681325616985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681325616986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:53:35 2023 " "Processing started: Wed Apr 12 15:53:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681325616986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681325616986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681325616986 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681325617136 ""}
{ "Info" "0" "" "Project  = contador" {  } {  } 0 0 "Project  = contador" 0 0 "Fitter" 0 0 1681325617137 ""}
{ "Info" "0" "" "Revision = contador" {  } {  } 0 0 "Revision = contador" 0 0 "Fitter" 0 0 1681325617137 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1681325617234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "contador EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"contador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681325617247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681325617332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681325617332 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681325617495 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681325617514 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681325617869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681325617869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681325617869 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1681325617869 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681325617878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681325617878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681325617878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681325617878 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681325617878 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1681325617878 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681325617881 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 27 " "No exact pin location assignment(s) for 1 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry " "Pin Carry not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { Carry } } } { "trabalho_final.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/trabalho_final.bdf" { { 224 624 800 240 "Carry" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Carry } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1681325619031 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1681325619031 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1681325619252 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681325619253 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681325619255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1681325619257 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1681325619258 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node C~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619269 ""}  } { { "trabalho_final.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/trabalho_final.bdf" { { 240 128 296 256 "C" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 208 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619269 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divisor:inst1\|freqdiv:inst4\|22  " "Automatically promoted node clock_divisor:inst1\|freqdiv:inst4\|22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contador_top:inst\|inst57 " "Destination node contador_top:inst\|inst57" {  } { { "contador_top.bdf" "" { Schematic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/contador_top.bdf" { { 224 -504 -440 272 "inst57" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_top:inst|inst57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619270 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divisor:inst1\|freqdiv:inst4\|22~0 " "Destination node clock_divisor:inst1\|freqdiv:inst4\|22~0" {  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 152 488 552 232 "22" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst4|22~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619270 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681325619270 ""}  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 152 488 552 232 "22" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst4|22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619270 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divisor:inst1\|freqdiv:inst1\|24  " "Automatically promoted node clock_divisor:inst1\|freqdiv:inst1\|24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divisor:inst1\|freqdiv:inst1\|24~0 " "Destination node clock_divisor:inst1\|freqdiv:inst1\|24~0" {  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst1|24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619271 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681325619271 ""}  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst1|24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divisor:inst1\|freqdiv:inst2\|24  " "Automatically promoted node clock_divisor:inst1\|freqdiv:inst2\|24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divisor:inst1\|freqdiv:inst2\|24~0 " "Destination node clock_divisor:inst1\|freqdiv:inst2\|24~0" {  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst2|24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619271 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681325619271 ""}  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst2|24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divisor:inst1\|freqdiv:inst5\|24  " "Automatically promoted node clock_divisor:inst1\|freqdiv:inst5\|24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divisor:inst1\|freqdiv:inst5\|24~0 " "Destination node clock_divisor:inst1\|freqdiv:inst5\|24~0" {  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst5|24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681325619272 ""}  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst5|24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divisor:inst1\|freqdiv:inst6\|24  " "Automatically promoted node clock_divisor:inst1\|freqdiv:inst6\|24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divisor:inst1\|freqdiv:inst6\|24~0 " "Destination node clock_divisor:inst1\|freqdiv:inst6\|24~0" {  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst6|24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681325619272 ""}  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst6|24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divisor:inst1\|freqdiv:inst\|24  " "Automatically promoted node clock_divisor:inst1\|freqdiv:inst\|24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619272 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divisor:inst1\|freqdiv:inst\|24~0 " "Destination node clock_divisor:inst1\|freqdiv:inst\|24~0" {  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst|24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619272 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681325619272 ""}  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst|24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619272 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divisor:inst1\|freqdiv:inst3\|24  " "Automatically promoted node clock_divisor:inst1\|freqdiv:inst3\|24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681325619273 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divisor:inst1\|freqdiv:inst3\|24~0 " "Destination node clock_divisor:inst1\|freqdiv:inst3\|24~0" {  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst3|24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1681325619273 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1681325619273 ""}  } { { "freqdiv.bdf" "" { Schematic "c:/altera/13.1/quartus/libraries/others/maxplus2/freqdiv.bdf" { { 408 488 552 488 "24" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_divisor:inst1|freqdiv:inst3|24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681325619273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681325619490 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681325619492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681325619493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681325619494 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681325619494 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681325619495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681325619495 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681325619495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681325619495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1681325619496 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681325619496 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1681325619502 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1681325619502 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1681325619502 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 15 18 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 14 33 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681325619503 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1681325619503 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1681325619503 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED0 " "Node \"LED0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1681325619530 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1681325619530 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681325619530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681325620481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681325620562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681325620569 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681325621051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681325621052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681325621235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1681325621837 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681325621837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681325622669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1681325622670 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681325622670 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1681325622698 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681325622766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681325623068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681325623103 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681325623226 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681325623817 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1681325624923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/output_files/contador.fit.smsg " "Generated suppressed messages file C:/Users/julia/OneDrive/Documentos/AAUFRGS/3 SEMESTRE/Circuitos Digitais/trabcertinho/trabalho_final_cd/output_files/contador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681325625075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681325625407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:53:45 2023 " "Processing ended: Wed Apr 12 15:53:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681325625407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681325625407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681325625407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681325625407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681325626933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681325626933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:53:46 2023 " "Processing started: Wed Apr 12 15:53:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681325626933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681325626933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681325626933 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1681325627992 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681325628016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681325628389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:53:48 2023 " "Processing ended: Wed Apr 12 15:53:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681325628389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681325628389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681325628389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681325628389 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681325629143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681325630124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:53:49 2023 " "Processing started: Wed Apr 12 15:53:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681325630125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681325630125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta contador -c contador " "Command: quartus_sta contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681325630126 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1681325630268 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1681325630459 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681325630511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681325630511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "contador.sdc " "Synopsys Design Constraints File file not found: 'contador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1681325630688 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst4\|22 clock_divisor:inst1\|freqdiv:inst4\|22 " "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst4\|22 clock_divisor:inst1\|freqdiv:inst4\|22" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst3\|24 clock_divisor:inst1\|freqdiv:inst3\|24 " "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst3\|24 clock_divisor:inst1\|freqdiv:inst3\|24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst2\|24 clock_divisor:inst1\|freqdiv:inst2\|24 " "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst2\|24 clock_divisor:inst1\|freqdiv:inst2\|24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst1\|24 clock_divisor:inst1\|freqdiv:inst1\|24 " "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst1\|24 clock_divisor:inst1\|freqdiv:inst1\|24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst\|24 clock_divisor:inst1\|freqdiv:inst\|24 " "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst\|24 clock_divisor:inst1\|freqdiv:inst\|24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst5\|24 clock_divisor:inst1\|freqdiv:inst5\|24 " "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst5\|24 clock_divisor:inst1\|freqdiv:inst5\|24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst6\|24 clock_divisor:inst1\|freqdiv:inst6\|24 " "create_clock -period 1.000 -name clock_divisor:inst1\|freqdiv:inst6\|24 clock_divisor:inst1\|freqdiv:inst6\|24" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name C C " "create_clock -period 1.000 -name C C" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630689 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1681325630799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630802 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1681325630804 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1681325630816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681325630832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681325630832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.731 " "Worst-case setup slack is -1.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.731             -11.073 clock_divisor:inst1\|freqdiv:inst4\|22  " "   -1.731             -11.073 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -0.387 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -0.358              -0.387 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.332 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -0.302              -0.332 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302              -0.317 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -0.302              -0.317 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.400 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -0.301              -0.400 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301              -0.330 C  " "   -0.301              -0.330 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -0.329 clock_divisor:inst1\|freqdiv:inst\|24  " "   -0.299              -0.329 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -0.208 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -0.208              -0.208 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325630834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.351 " "Worst-case hold slack is -0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -0.351 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -0.351              -0.351 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -0.351 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -0.351              -0.351 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -0.293 clock_divisor:inst1\|freqdiv:inst\|24  " "   -0.293              -0.293 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -0.242 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -0.242              -0.242 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.234 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -0.234              -0.234 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -0.182 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -0.182              -0.182 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.141 C  " "   -0.141              -0.141 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clock_divisor:inst1\|freqdiv:inst4\|22  " "    0.358               0.000 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325630838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681325630842 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681325630844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 C  " "   -3.000              -7.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 clock_divisor:inst1\|freqdiv:inst4\|22  " "   -1.000              -8.000 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -1.000              -2.000 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325630846 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1681325630973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1681325630993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1681325631342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681325631372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681325631372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.453 " "Worst-case setup slack is -1.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453              -9.100 clock_divisor:inst1\|freqdiv:inst4\|22  " "   -1.453              -9.100 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.208              -0.208 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -0.208              -0.208 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -0.171 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -0.171              -0.171 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -0.171 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -0.171              -0.171 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.170 C  " "   -0.170              -0.170 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.169 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -0.169              -0.169 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.167 clock_divisor:inst1\|freqdiv:inst\|24  " "   -0.167              -0.167 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.085 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -0.085              -0.085 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325631378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.269 " "Worst-case hold slack is -0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -0.269 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -0.269              -0.269 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -0.268 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -0.268              -0.268 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.228              -0.228 clock_divisor:inst1\|freqdiv:inst\|24  " "   -0.228              -0.228 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -0.178 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -0.178              -0.178 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160              -0.160 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -0.160              -0.160 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -0.131 C  " "   -0.131              -0.131 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -0.119 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -0.119              -0.119 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_divisor:inst1\|freqdiv:inst4\|22  " "    0.312               0.000 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325631384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681325631387 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681325631391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.000 C  " "   -3.000              -7.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 clock_divisor:inst1\|freqdiv:inst4\|22  " "   -1.000              -8.000 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -1.000              -2.000 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325631395 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1681325631609 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681325631766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681325631766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.525 " "Worst-case setup slack is -0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -2.635 clock_divisor:inst1\|freqdiv:inst4\|22  " "   -0.525              -2.635 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clock_divisor:inst1\|freqdiv:inst5\|24  " "    0.151               0.000 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 C  " "    0.157               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241               0.000 clock_divisor:inst1\|freqdiv:inst1\|24  " "    0.241               0.000 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 clock_divisor:inst1\|freqdiv:inst\|24  " "    0.268               0.000 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 clock_divisor:inst1\|freqdiv:inst2\|24  " "    0.282               0.000 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clock_divisor:inst1\|freqdiv:inst6\|24  " "    0.283               0.000 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clock_divisor:inst1\|freqdiv:inst3\|24  " "    0.341               0.000 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325631776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.291 " "Worst-case hold slack is -0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -0.291 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -0.291              -0.291 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.244 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -0.244              -0.244 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.220              -0.220 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -0.220              -0.220 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.205 clock_divisor:inst1\|freqdiv:inst\|24  " "   -0.205              -0.205 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -0.187              -0.187 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.155 C  " "   -0.155              -0.155 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.137 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -0.137              -0.137 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_divisor:inst1\|freqdiv:inst4\|22  " "    0.187               0.000 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325631785 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681325631796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681325631801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.224 C  " "   -3.000              -7.224 C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 clock_divisor:inst1\|freqdiv:inst4\|22  " "   -1.000              -8.000 clock_divisor:inst1\|freqdiv:inst4\|22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst1\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst1\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst2\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst2\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst5\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst5\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst6\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst6\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst\|24  " "   -1.000              -4.000 clock_divisor:inst1\|freqdiv:inst\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clock_divisor:inst1\|freqdiv:inst3\|24  " "   -1.000              -2.000 clock_divisor:inst1\|freqdiv:inst3\|24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681325631810 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1681325632236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1681325632236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681325632337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:53:52 2023 " "Processing ended: Wed Apr 12 15:53:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681325632337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681325632337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681325632337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681325632337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681325633751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681325633751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 12 15:53:53 2023 " "Processing started: Wed Apr 12 15:53:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681325633751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681325633751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off contador -c contador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off contador -c contador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681325633751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4534 " "Peak virtual memory: 4534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681325634108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 12 15:53:54 2023 " "Processing ended: Wed Apr 12 15:53:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681325634108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681325634108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681325634108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681325634108 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681325634697 ""}
