// Seed: 2054188383
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic [1 : -1] id_3;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd69,
    parameter id_3 = 32'd89,
    parameter id_7 = 32'd74
) (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 _id_2,
    input wor _id_3
);
  logic [7:0] id_5;
  ;
  wire id_6;
  wire [-1 : -1 'b0] _id_7;
  assign id_5[id_3] = -1 << id_5[id_7];
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire [id_2 : 1] id_8;
endmodule
