// Seed: 1148339016
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_10;
  assign id_8 = id_10 - id_6 == 1;
  assign id_3 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7
);
  wire id_9, id_10, id_11, id_12, id_13;
  module_0(
      id_11, id_11, id_9, id_12, id_11, id_12, id_9, id_12, id_10
  );
endmodule
