static char * F_1 ( int V_1 )\r\n{\r\nif ( V_1 < 1000 ) {\r\nsnprintf ( V_2 , sizeof( V_2 ) , L_1 , V_1 ) ;\r\nreturn V_2 ;\r\n}\r\nif ( V_1 % 1000 == 0 )\r\nsnprintf ( V_2 , sizeof( V_2 ) ,\r\nL_2 , V_1 / 1000 ) ;\r\nelse\r\nsnprintf ( V_2 , sizeof( V_2 ) ,\r\nL_3 , V_1 / 1000 , ( V_1 % 1000 ) / 100 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic unsigned int F_2 ( int V_3 )\r\n{\r\nint V_4 ;\r\nV_4 = ( V_3 / 10 ) * V_5 ;\r\nif ( V_3 % 10 )\r\nV_4 += V_5 / 2 ;\r\nV_4 *= 1000 ;\r\nreturn V_4 ;\r\n}\r\nstatic int F_3 ( void )\r\n{\r\nunsigned long V_6 = 0 , V_7 , V_8 ;\r\nF_4 ( V_9 , V_7 , V_8 ) ;\r\nV_6 = ( V_7 & ( 1 << 22 | 1 << 23 | 1 << 24 | 1 << 25 ) ) >> 22 ;\r\nif ( V_10 == V_11 ||\r\nV_10 == V_12 ) {\r\nif ( V_7 & ( 1 << 27 ) )\r\nV_6 += 16 ;\r\n}\r\nreturn V_13 [ V_6 ] ;\r\n}\r\nstatic void F_5 ( unsigned int V_14 )\r\n{\r\nunion V_15 V_16 ;\r\nF_6 ( V_17 , V_16 . V_18 ) ;\r\nV_16 . V_19 . V_20 = 1 ;\r\nV_16 . V_19 . V_21 = V_14 & 0xff ;\r\nF_7 () ;\r\nF_8 ( V_17 , V_16 . V_18 ) ;\r\nF_9 () ;\r\nF_10 () ;\r\nF_11 () ;\r\nF_6 ( V_17 , V_16 . V_18 ) ;\r\nV_16 . V_19 . V_20 = 0 ;\r\nF_8 ( V_17 , V_16 . V_18 ) ;\r\n}\r\nstatic void F_12 ( int V_22 , unsigned int V_14 ,\r\nunsigned int V_23 )\r\n{\r\nunion V_24 V_25 ;\r\nT_1 V_26 ;\r\nF_6 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_28 )\r\nV_25 . V_19 . V_29 = V_25 . V_19 . V_30 ;\r\nelse\r\nV_25 . V_19 . V_29 = 0 ;\r\nV_25 . V_19 . V_31 = V_14 & 0xf ;\r\nV_25 . V_19 . V_32 = ( V_14 & 0x10 ) >> 4 ;\r\nif ( V_33 )\r\nV_25 . V_19 . V_34 = ( V_14 >> 8 ) & 0x1f ;\r\nF_7 () ;\r\nif ( V_33 && V_23 ) {\r\nV_25 . V_19 . V_35 = 1 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_22 ) {\r\nF_9 () ;\r\nF_10 () ;\r\n} else {\r\nF_9 () ;\r\nF_13 ( V_22 ) ;\r\nV_26 = F_14 ( V_36 . V_37 . V_38 ) ;\r\n}\r\nV_25 . V_19 . V_35 = 0 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\n}\r\nV_25 . V_19 . V_39 = 1 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_22 ) {\r\nF_9 () ;\r\nF_10 () ;\r\n} else {\r\nF_9 () ;\r\nF_13 ( V_22 ) ;\r\nV_26 = F_14 ( V_36 . V_37 . V_38 ) ;\r\n}\r\nV_25 . V_19 . V_39 = 0 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( V_33 && ! V_23 ) {\r\nV_25 . V_19 . V_35 = 1 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! V_22 ) {\r\nF_9 () ;\r\nF_10 () ;\r\n} else {\r\nF_9 () ;\r\nF_13 ( V_22 ) ;\r\nV_26 = F_14 ( V_36 . V_37 . V_38 ) ;\r\n}\r\nV_25 . V_19 . V_35 = 0 ;\r\nF_8 ( V_27 , V_25 . V_18 ) ;\r\n}\r\n}\r\nstatic void F_15 ( struct V_40 * V_41 ,\r\nunsigned int V_42 )\r\n{\r\nunsigned int V_14 ;\r\nint V_1 , V_3 ;\r\nstruct V_43 V_44 ;\r\nunsigned long V_45 ;\r\nunsigned int V_46 , V_47 ;\r\nT_2 V_48 = 0 ;\r\nT_1 V_49 = 1000 ;\r\nunsigned int V_23 = 0 ;\r\nV_14 = V_50 [ V_42 ] . V_51 ;\r\nV_3 = V_52 [ V_14 & 0x1f ] ;\r\nif ( V_3 == - 1 )\r\nreturn;\r\nV_1 = F_2 ( V_3 ) ;\r\nif ( ( V_1 > V_53 ) || ( V_1 < V_54 ) )\r\nreturn;\r\nif ( V_33 && V_55 < V_42 )\r\nV_23 = 1 ;\r\nV_44 . V_56 = F_2 ( F_3 () ) ;\r\nV_44 . V_57 = V_1 ;\r\nF_16 ( V_41 , & V_44 , V_58 ) ;\r\nF_17 ( L_4 ,\r\nV_5 , V_3 / 10 , V_3 % 10 , F_1 ( V_1 / 1000 ) ) ;\r\nV_59:\r\nF_18 () ;\r\nF_19 ( V_45 ) ;\r\nV_47 = F_13 ( 0xA1 ) ;\r\nV_46 = F_13 ( 0x21 ) ;\r\nF_20 ( 0xFF , 0xA1 ) ;\r\nF_20 ( 0xFE , 0x21 ) ;\r\nif ( V_60 && ( V_61 & V_62\r\n|| ( ( V_63 != NULL ) && V_63 -> V_45 . V_64 ) ) ) {\r\nV_48 = F_21 ( V_60 ) ;\r\nV_48 &= 1 << 4 ;\r\nwhile ( V_48 && V_49 ) {\r\nF_22 ( 1 << 4 , V_60 ) ;\r\nV_49 -- ;\r\nV_48 = F_21 ( V_60 ) ;\r\nV_48 &= 1 << 4 ;\r\n}\r\n}\r\nif ( V_61 & V_62 ) {\r\nF_20 ( 3 , 0x22 ) ;\r\n} else if ( ( V_63 != NULL ) && V_63 -> V_45 . V_64 ) {\r\nF_23 ( V_65 , 1 ) ;\r\n}\r\nswitch ( V_10 ) {\r\ncase V_66 :\r\nF_5 ( V_14 ) ;\r\nbreak;\r\ncase V_11 :\r\ncase V_12 :\r\nif ( V_61 & V_67 ) {\r\nF_23 ( V_68 , 0 ) ;\r\nF_12 ( V_69 -> V_38 , V_14 , V_23 ) ;\r\n} else {\r\nF_12 ( 0 , V_14 , V_23 ) ;\r\n}\r\nbreak;\r\n}\r\nif ( V_61 & V_62 ) {\r\nF_20 ( 0 , 0x22 ) ;\r\n} else if ( ( V_63 != NULL ) && V_63 -> V_45 . V_64 ) {\r\nF_23 ( V_65 , 0 ) ;\r\n}\r\nF_20 ( V_47 , 0xA1 ) ;\r\nF_20 ( V_46 , 0x21 ) ;\r\nF_24 ( V_45 ) ;\r\nF_25 () ;\r\nV_44 . V_57 = F_2 ( F_3 () ) ;\r\nif ( F_26 ( V_44 . V_57 != V_1 ) ) {\r\nF_27 (KERN_INFO PFX L_5 ) ;\r\nif ( ! V_28 ) {\r\nF_27 (KERN_INFO PFX L_6\r\nL_7 ) ;\r\nV_28 = 1 ;\r\nF_28 ( 200 ) ;\r\ngoto V_59;\r\n}\r\nif ( V_61 & V_67 ) {\r\nF_27 (KERN_INFO PFX L_8 ) ;\r\nV_61 &= ~ V_67 ;\r\nif ( V_28 ) {\r\nF_27 (KERN_INFO PFX L_9\r\nL_10 ) ;\r\nV_28 = 0 ;\r\n}\r\nF_28 ( 200 ) ;\r\ngoto V_59;\r\n}\r\nif ( V_10 == V_11 ) {\r\nF_27 (KERN_INFO PFX L_11 ) ;\r\nV_10 = V_66 ;\r\nF_28 ( 200 ) ;\r\ngoto V_59;\r\n}\r\n}\r\nF_16 ( V_41 , & V_44 , V_70 ) ;\r\nif ( ! V_49 )\r\nF_27 (KERN_INFO PFX L_12\r\nL_13 ) ;\r\n}\r\nstatic int F_29 ( int V_3 )\r\n{\r\nint V_1 = V_71 / 1000 ;\r\nint V_72 ;\r\nint V_73 [] = { 666 , 1000 , 1333 , 2000 } ;\r\nint V_74 , V_75 ;\r\nfor ( V_72 = 0 ; V_72 < 4 ; V_72 ++ ) {\r\nV_74 = ( ( V_73 [ V_72 ] * V_3 ) + 50 ) / 100 ;\r\nV_74 += ( V_76 / 2 ) ;\r\nV_75 = V_74 - V_76 ;\r\nif ( ( V_1 <= V_74 ) && ( V_1 >= V_75 ) )\r\nreturn V_73 [ V_72 ] / 10 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_30 ( void )\r\n{\r\nunsigned int V_72 , V_77 , V_78 = 0 ;\r\nunsigned int V_79 ;\r\nint V_3 ;\r\nV_3 = F_3 () ;\r\nif ( V_3 == - 1 ) {\r\nF_27 (KERN_INFO PFX L_14 ) ;\r\nreturn - V_80 ;\r\n}\r\nV_5 = F_29 ( V_3 ) ;\r\nif ( V_5 == 0 ) {\r\nF_27 (KERN_INFO PFX L_15 ) ;\r\nreturn - V_80 ;\r\n}\r\nV_81 = V_3 ;\r\nswitch ( V_82 ) {\r\ncase V_83 :\r\nV_84 = 50 ;\r\nbreak;\r\ncase V_85 :\r\nV_84 = 40 ;\r\nbreak;\r\ndefault:\r\nV_84 = 30 ;\r\nbreak;\r\n}\r\nF_17 ( L_16 ,\r\nV_84 / 10 , V_84 % 10 , V_81 / 10 , V_81 % 10 ) ;\r\nV_53 = F_2 ( V_81 ) ;\r\nV_54 = F_2 ( V_84 ) ;\r\nF_17 ( L_17 , V_5 ,\r\nF_1 ( V_54 / 1000 ) ,\r\nF_1 ( V_53 / 1000 ) ) ;\r\nif ( V_54 == V_53 ) {\r\nF_27 (KERN_INFO PFX L_18 ) ;\r\nreturn - V_80 ;\r\n}\r\nif ( V_54 > V_53 ) {\r\nF_27 (KERN_INFO PFX L_19 ,\r\nlowest_speed, highest_speed) ;\r\nreturn - V_80 ;\r\n}\r\nV_50 = F_31 ( ( V_86 + 1 ) * sizeof( * V_50 ) ,\r\nV_87 ) ;\r\nif ( ! V_50 )\r\nreturn - V_88 ;\r\nfor ( V_77 = 0 ; V_77 < V_86 ; V_77 ++ ) {\r\nV_79 = V_52 [ V_77 ] ;\r\nif ( V_79 == - 1 )\r\ncontinue;\r\nif ( V_79 > V_81 || V_79 < V_84 )\r\ncontinue;\r\nV_50 [ V_78 ] . V_89 = F_2 ( V_79 ) ;\r\nV_50 [ V_78 ] . V_51 = V_77 ;\r\nV_78 ++ ;\r\n}\r\nif ( V_78 <= 1 ) {\r\nF_32 ( V_50 ) ;\r\nreturn - V_90 ;\r\n}\r\nfor ( V_77 = 0 ; V_77 < V_78 - 1 ; V_77 ++ ) {\r\nunsigned int V_91 , V_92 ;\r\nV_91 = V_50 [ V_77 ] . V_89 ;\r\nV_92 = V_77 ;\r\nfor ( V_72 = V_77 + 1 ; V_72 < V_78 ; V_72 ++ ) {\r\nif ( V_50 [ V_72 ] . V_89 < V_91 ) {\r\nV_91 = V_50 [ V_72 ] . V_89 ;\r\nV_92 = V_72 ;\r\n}\r\n}\r\nif ( V_92 != V_77 ) {\r\nF_33 ( V_50 [ V_77 ] . V_89 ,\r\nV_50 [ V_92 ] . V_89 ) ;\r\nF_33 ( V_50 [ V_77 ] . V_51 ,\r\nV_50 [ V_92 ] . V_51 ) ;\r\n}\r\n}\r\nV_50 [ V_78 ] . V_89 = V_93 ;\r\nfor ( V_77 = 0 ; V_77 < V_78 ; V_77 ++ ) {\r\nif ( V_52 [ V_50 [ V_77 ] . V_51 & 0x1f ] == V_3 ) {\r\nV_55 = V_77 ;\r\nbreak;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_34 ( void )\r\n{\r\nunion V_24 V_25 ;\r\nstruct V_94 V_95 , V_96 , V_97 ;\r\nunsigned int V_77 , V_1 , V_98 , V_99 , V_100 ;\r\nint V_101 ;\r\nF_6 ( V_27 , V_25 . V_18 ) ;\r\nif ( ! ( V_25 . V_19 . V_30 & 1 ) ) {\r\nF_27 (KERN_INFO PFX L_20 ) ;\r\nreturn;\r\n}\r\nif ( ! V_25 . V_19 . V_102 ) {\r\nF_27 (KERN_INFO PFX L_21 ) ;\r\nV_103 = & V_104 [ 0 ] ;\r\nV_105 = & V_106 [ 0 ] ;\r\n} else {\r\nF_27 (KERN_INFO PFX L_22 ) ;\r\nif ( V_82 < V_83 )\r\nreturn;\r\nV_103 = & V_107 [ 0 ] ;\r\nV_105 = & V_108 [ 0 ] ;\r\n}\r\nV_95 = V_103 [ V_25 . V_19 . V_109 ] ;\r\nV_96 = V_103 [ V_25 . V_19 . V_110 ] ;\r\nif ( V_95 . V_111 == 0 || V_96 . V_111 == 0 || V_95 . V_111 > V_96 . V_111 ) {\r\nF_27 (KERN_INFO PFX L_23\r\nL_24 ,\r\nminvid.mV/1000 , minvid.mV%1000 ,\r\nmaxvid.mV/1000 , maxvid.mV%1000 ) ;\r\nreturn;\r\n}\r\nif ( V_95 . V_111 == V_96 . V_111 ) {\r\nF_27 (KERN_INFO PFX L_25\r\nL_26\r\nL_27 ,\r\nmaxvid.mV/1000 , maxvid.mV%1000 ) ;\r\nreturn;\r\n}\r\nV_100 = V_96 . V_98 - V_95 . V_98 + 1 ;\r\nF_27 (KERN_INFO PFX\r\nL_28\r\nL_29\r\nL_30 ,\r\nmaxvid.mV/1000 , maxvid.mV%1000 ,\r\nminvid.mV/1000 , minvid.mV%1000 ,\r\nnumvscales) ;\r\nV_77 = V_25 . V_19 . V_112 ;\r\nif ( V_25 . V_19 . V_113 )\r\nV_77 += 16 ;\r\nV_101 = V_13 [ V_77 ] ;\r\nif ( V_101 == - 1 )\r\nreturn;\r\nswitch ( V_25 . V_19 . V_114 ) {\r\ncase 0 :\r\nV_101 *= 13333 ;\r\nbreak;\r\ncase 1 :\r\nV_101 *= 10000 ;\r\nbreak;\r\ncase 3 :\r\nV_101 *= 6666 ;\r\nbreak;\r\ndefault:\r\nreturn;\r\nbreak;\r\n}\r\nif ( V_101 >= V_53 )\r\nreturn;\r\nV_99 = ( V_53 - V_101 ) / V_100 ;\r\nV_77 = 0 ;\r\nwhile ( V_50 [ V_77 ] . V_89 != V_93 ) {\r\nV_1 = V_50 [ V_77 ] . V_89 ;\r\nif ( V_1 > V_101 )\r\nV_98 = ( V_1 - V_101 ) / V_99 + V_95 . V_98 ;\r\nelse\r\nV_98 = V_95 . V_98 ;\r\nV_50 [ V_77 ] . V_51 |= V_105 [ V_98 ] << 8 ;\r\nV_97 = V_103 [ V_105 [ V_98 ] ] ;\r\nF_27 (KERN_INFO PFX L_31 ,\r\nspeed, j, vid.mV) ;\r\nV_77 ++ ;\r\n}\r\nV_33 = 1 ;\r\nF_27 (KERN_INFO PFX L_32 ) ;\r\n}\r\nstatic int F_35 ( struct V_40 * V_41 ,\r\nunsigned int V_42 )\r\n{\r\nunsigned int V_72 ;\r\nunsigned int V_23 = 0 ;\r\nT_3 V_97 , V_115 ;\r\nif ( ! V_33 )\r\nF_15 ( V_41 , V_42 ) ;\r\nelse {\r\nV_72 = V_55 ;\r\nV_115 = ( V_50 [ V_55 ] . V_51 >> 8 ) ;\r\nV_115 &= 0x1f ;\r\nif ( V_42 > V_55 )\r\nV_23 = 1 ;\r\nwhile ( V_72 != V_42 ) {\r\nV_97 = ( V_50 [ V_72 ] . V_51 >> 8 ) & 0x1f ;\r\nif ( V_97 != V_115 ) {\r\nF_15 ( V_41 , V_72 ) ;\r\nV_115 = V_97 ;\r\nF_28 ( 200 ) ;\r\n}\r\nif ( V_23 )\r\nV_72 ++ ;\r\nelse\r\nV_72 -- ;\r\n}\r\nF_15 ( V_41 , V_42 ) ;\r\n}\r\nV_55 = V_42 ;\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_36 ( unsigned int V_116 )\r\n{\r\nif ( V_116 )\r\nreturn 0 ;\r\nreturn F_2 ( F_3 () ) ;\r\n}\r\nstatic T_4 F_37 ( T_5 V_117 ,\r\nT_1 V_118 ,\r\nvoid * V_119 , void * * V_120 )\r\n{\r\nstruct V_121 * V_122 ;\r\nif ( F_38 ( V_117 , & V_122 ) )\r\nreturn 0 ;\r\n* V_120 = F_39 ( V_122 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_40 ( void )\r\n{\r\nstruct V_123 * V_124 ;\r\nint V_125 = 1 ;\r\nint V_126 ;\r\nT_3 V_127 ;\r\nV_126 = 0x78 ;\r\nV_124 = F_41 ( V_128 , V_129 ,\r\nNULL ) ;\r\nif ( V_124 == NULL )\r\nV_124 = F_41 ( V_128 ,\r\nV_130 , NULL ) ;\r\nif ( V_124 == NULL ) {\r\nV_126 = 0x76 ;\r\nV_124 = F_41 ( V_128 ,\r\nV_131 , NULL ) ;\r\nif ( V_124 == NULL )\r\nV_124 = F_41 ( V_128 , 0x7259 , NULL ) ;\r\n}\r\nif ( V_124 != NULL ) {\r\nF_42 ( V_124 , V_126 , & V_127 ) ;\r\nif ( ! ( V_127 & 1 << 7 ) ) {\r\nV_127 |= 1 << 7 ;\r\nF_43 ( V_124 , V_126 , V_127 ) ;\r\nF_42 ( V_124 , V_126 , & V_127 ) ;\r\nif ( ! ( V_127 & 1 << 7 ) ) {\r\nF_27 (KERN_ERR PFX\r\nL_33 ) ;\r\nV_125 = 0 ;\r\n}\r\n}\r\nF_44 ( V_124 ) ;\r\nreturn V_125 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_45 ( void )\r\n{\r\nstruct V_123 * V_124 ;\r\nT_3 V_127 ;\r\nV_124 = F_41 ( V_128 , V_132 , NULL ) ;\r\nif ( V_124 == NULL )\r\nV_124 = F_41 ( V_128 ,\r\nV_133 , NULL ) ;\r\nif ( V_124 != NULL ) {\r\nF_42 ( V_124 , 0xec , & V_127 ) ;\r\nV_127 &= ~ ( 1 << 2 ) ;\r\nF_43 ( V_124 , 0xec , V_127 ) ;\r\nF_42 ( V_124 , 0xe4 , & V_127 ) ;\r\nV_127 &= ~ ( 1 << 7 ) ;\r\nF_43 ( V_124 , 0xe4 , V_127 ) ;\r\nF_42 ( V_124 , 0xe5 , & V_127 ) ;\r\nV_127 |= 1 << 7 ;\r\nF_43 ( V_124 , 0xe5 , V_127 ) ;\r\nF_42 ( V_124 , 0x81 , & V_127 ) ;\r\nif ( V_127 & 1 << 7 ) {\r\nF_46 ( V_124 , 0x88 , & V_60 ) ;\r\nV_60 &= 0xff00 ;\r\nF_27 (KERN_INFO PFX L_34 ,\r\nacpi_regs_addr) ;\r\n}\r\nF_44 ( V_124 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_47 ( struct V_40 * V_41 )\r\n{\r\nstruct V_134 * V_135 = & F_48 ( 0 ) ;\r\nchar * V_136 = NULL ;\r\nint V_137 ;\r\nT_1 V_7 , V_8 ;\r\nswitch ( V_135 -> V_138 ) {\r\ncase 6 :\r\nV_82 = V_139 ;\r\nV_136 = L_35 ;\r\nV_10 = V_66 ;\r\nmemcpy ( V_52 , V_140 , sizeof( V_140 ) ) ;\r\nmemcpy ( V_13 , V_141 , sizeof( V_141 ) ) ;\r\nbreak;\r\ncase 7 :\r\nswitch ( V_135 -> V_142 ) {\r\ncase 0 :\r\nV_10 = V_66 ;\r\nV_82 = V_143 ;\r\nV_136 = L_36 ;\r\nmemcpy ( V_52 , V_140 , sizeof( V_140 ) ) ;\r\nmemcpy ( V_13 , V_144 , sizeof( V_144 ) ) ;\r\nbreak;\r\ncase 1 ... 15 :\r\nV_10 = V_11 ;\r\nif ( V_135 -> V_142 < 8 ) {\r\nV_82 = V_143 ;\r\nV_136 = L_36 ;\r\n} else {\r\nV_82 = V_145 ;\r\nV_136 = L_37 ;\r\n}\r\nmemcpy ( V_52 , V_146 , sizeof( V_146 ) ) ;\r\nmemcpy ( V_13 , V_147 , sizeof( V_147 ) ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase 8 :\r\nV_82 = V_148 ;\r\nV_136 = L_38 ;\r\nV_10 = V_12 ;\r\nV_86 = 32 ;\r\nmemcpy ( V_52 , V_149 , sizeof( V_149 ) ) ;\r\nmemcpy ( V_13 , V_150 , sizeof( V_150 ) ) ;\r\nbreak;\r\ncase 9 :\r\nV_10 = V_12 ;\r\nV_86 = 32 ;\r\nmemcpy ( V_52 , V_151 , sizeof( V_151 ) ) ;\r\nmemcpy ( V_13 , V_152 , sizeof( V_152 ) ) ;\r\nswitch ( V_135 -> V_142 ) {\r\ncase 0 ... 1 :\r\nV_82 = V_83 ;\r\nV_136 = L_39 ;\r\nbreak;\r\ncase 2 ... 4 :\r\nV_82 = V_83 ;\r\nV_136 = L_40 ;\r\nbreak;\r\ncase 5 ... 15 :\r\nV_82 = V_85 ;\r\nV_136 = L_41 ;\r\nbreak;\r\n}\r\nbreak;\r\ndefault:\r\nV_136 = L_42 ;\r\nbreak;\r\n}\r\nif ( V_10 == V_11 ) {\r\nF_4 ( V_27 , V_7 , V_8 ) ;\r\nif ( V_7 == 0 && V_8 == 0 )\r\nV_10 = V_66 ;\r\n}\r\nF_27 (KERN_INFO PFX L_43 , cpuname) ;\r\nswitch ( V_10 ) {\r\ncase V_66 :\r\ncase V_11 :\r\nF_27 ( V_153 L_44 , V_10 ) ;\r\nbreak;\r\ncase V_12 :\r\nF_27 ( V_153 L_45 ) ;\r\nbreak;\r\n} ;\r\nF_45 () ;\r\nF_49 ( V_154 , V_155 ,\r\nV_156 , & F_37 , NULL ,\r\nNULL , ( void * ) & V_63 ) ;\r\nif ( V_63 != NULL && V_10 == V_12 ) {\r\nV_69 = & V_63 -> V_157 . V_158 [ V_159 ] ;\r\nif ( V_69 -> V_38 > 0 && V_69 -> V_160 <= 1000 )\r\nV_61 |= V_67 ;\r\n}\r\nif ( V_161 )\r\nV_61 &= ~ V_67 ;\r\nif ( F_40 () )\r\nV_61 |= V_62 ;\r\nif ( ! ( V_61 & V_67\r\n|| V_61 & V_62 )\r\n&& ( ( V_63 == NULL ) || ! ( V_63 -> V_45 . V_64 ) ) ) {\r\nF_27 (KERN_ERR PFX\r\nL_46 ) ;\r\nreturn - V_90 ;\r\n}\r\nif ( V_61 & V_62 )\r\nF_27 (KERN_INFO PFX L_47 ) ;\r\nif ( V_61 & V_67 )\r\nF_27 (KERN_INFO PFX L_48 ) ;\r\nV_137 = F_30 () ;\r\nif ( V_137 != 0 )\r\nreturn V_137 ;\r\nif ( ( V_10 != V_66 ) && ( V_162 != 0 ) )\r\nF_34 () ;\r\nV_41 -> V_163 . V_164 = 200000 ;\r\nreturn F_50 ( V_41 , V_50 ) ;\r\n}\r\nstatic int T_6 F_51 ( void )\r\n{\r\nstruct V_134 * V_135 = & F_48 ( 0 ) ;\r\nif ( ! F_52 ( V_165 ) )\r\nreturn - V_90 ;\r\nif ( ! V_166 ) {\r\nF_27 (KERN_ERR PFX L_49 ) ;\r\nreturn - V_90 ;\r\n}\r\n#ifdef F_53\r\nif ( F_54 () > 1 ) {\r\nF_27 (KERN_ERR PFX L_50\r\nL_51 ) ;\r\nreturn - V_90 ;\r\n}\r\n#endif\r\n#ifdef F_55\r\nif ( V_167 ) {\r\nF_27 (KERN_ERR PFX L_52\r\nL_53 ) ;\r\nreturn - V_90 ;\r\n}\r\n#endif\r\nswitch ( V_135 -> V_138 ) {\r\ncase 6 ... 9 :\r\nreturn F_56 ( & V_168 ) ;\r\ncase 10 :\r\nF_27 (KERN_ERR PFX L_54 ) ;\r\ndefault:\r\n;\r\n}\r\nreturn - V_90 ;\r\n}\r\nstatic void T_7 F_57 ( void )\r\n{\r\nstruct V_40 * V_41 = F_58 ( 0 ) ;\r\nint V_72 ;\r\nfor ( V_72 = 0 ; V_72 < V_86 ; V_72 ++ ) {\r\nif ( V_52 [ V_72 ] == V_81 ) {\r\nF_15 ( V_41 , V_72 ) ;\r\nbreak;\r\n}\r\n}\r\nF_59 ( V_41 ) ;\r\nF_60 ( & V_168 ) ;\r\nF_32 ( V_50 ) ;\r\n}
