{
  "add": {
      "impl": "reg_file[rd] = reg_file[rs1] + reg_file[rs2];"
  },
  "addi": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] + imm12_ext;"
  },
  "and": {
      "impl": "reg_file[rd] = reg_file[rs1] & reg_file[rs2];"
  },
  "andi": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] & imm12_ext;"
  },
  "auipc": {
      "impl": "reg_file[rd] = pc + (imm20 << 12);"
  },
  "beq": {
      "impl": "immsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] == reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bge": {
      "impl": "immsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif ($signed(reg_file[rs1]) >= $signed(reg_file[rs2])) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bgeu": {
      "impl": "immsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] >= reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "blt": {
      "impl": "immsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif ($signed(reg_file[rs1]) < $signed(reg_file[rs2])) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bltu": {
      "impl": "immsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] < reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "bne": {
      "impl": "immsb_ext = {{19{immsb[12]}}, immsb};\n\t\t\t\tif (reg_file[rs1] != reg_file[rs2]) begin\n\t\t\t\t\tpc = pc + immsb_ext;\n\t\t\t\t\tincr = 0;\n\t\t\t\tend"
  },
  "csrrw": {
      "impl": "reg_file[rd] = csr_reg_file[csr];\n\t\t\t\tcsr_reg_file[csr] = reg_file[rs1];"
  },
  "csrrs": {
      "impl": "reg_file[rd] = csr_reg_file[csr];\n\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] | reg_file[rs1];"
  },
  "csrrc": {
      "impl": "reg_file[rd] = csr_reg_file[csr];\n\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] & ~reg_file[rs1];"
  },
  "csrrwi": {
      "impl": "reg_file[rd] = csr_reg_file[csr];\n\t\t\t\tcsr_reg_file[csr] = zimm5;"
  },
  "csrrsi": {
      "impl": "reg_file[rd] = csr_reg_file[csr];\n\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] | zimm5;"
  },
  "csrrci": {
      "impl": "reg_file[rd] = csr_reg_file[csr];\n\t\t\t\tcsr_reg_file[csr] = csr_reg_file[csr] & ~zimm5;"
  },
  "div": {
      "impl": "reg_file[rd] = $signed(reg_file[rs1]) / $signed(reg_file[rs2]);"
  },
  "divu": {
      "impl": "reg_file[rd] = reg_file[rs1] / reg_file[rs2];"
  },
  "ebreak": {
      "impl": "// ebreak"
  },
  "ecall": {
      "impl": "// ecall"
  },
  "fence": {
      "impl": "// fence"
  },
  "jal": {
      "impl": "reg_file[rd] = pc + 4;\n\t\t\t\tpc = pc + immuj;\n\t\t\t\tincr = 0;"
  },
  "jalr": {
      "impl": "reg_file[rd] = pc + 4;\n\t\t\t\tpc = (reg_file[rs1] + imm12) & ~1;\n\t\t\t\tincr = 0;"
  },
  "lb": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {{24{mem[reg_file[rs1] + imm12_ext][7]}}, mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lbu": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {24'b0, mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lh": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {{16{mem[reg_file[rs1] + imm12_ext + 1][7]}}, mem[reg_file[rs1] + imm12_ext + 1][7:0], mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lhu": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {16'b0, mem[reg_file[rs1] + imm12_ext + 1][7:0], mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "lui": {
      "impl": "reg_file[rd] = imm20 << 12;"
  },
  "lw": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = {mem[reg_file[rs1] + imm12_ext + 3][7:0], mem[reg_file[rs1] + imm12_ext + 2][7:0], mem[reg_file[rs1] + imm12_ext + 1][7:0], mem[reg_file[rs1] + imm12_ext][7:0]};"
  },
  "mul": {
      "impl": "reg_mul = $signed(reg_file[rs1]) * $signed(reg_file[rs2]);\n\t\t\t\treg_file[rd] = reg_mul[31:0];"
  },
  "mulh": {
      "impl": "reg_mul = $signed(reg_file[rs1]) * $signed(reg_file[rs2]);\n\t\t\t\treg_file[rd] = reg_mul[63:32];"
  },
  "mulhsu": {
      "impl": "reg_mul = $signed(reg_file[rs1]) * reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_mul[63:32];"
  },
  "mulhu": {
      "impl": "reg_mul = reg_file[rs1] * reg_file[rs2];\n\t\t\t\treg_file[rd] = reg_mul[63:32];"
  },
  "or": {
      "impl": "reg_file[rd] = reg_file[rs1] | reg_file[rs2];"
  },
  "ori": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] | imm12_ext;"
  },
  "rem": {
      "impl": "reg_file[rd] = $signed(reg_file[rs1]) % $signed(reg_file[rs2]);"
  },
  "remu": {
      "impl": "reg_file[rd] = reg_file[rs1] % reg_file[rs2];"
  },
  "sb": {
      "impl": "imms_ext = {{20{imms[11]}}, imms};\n\t\t\t\tmem[reg_file[rs1] + imms_ext][7:0] = reg_file[rs2][7:0];"
  },
  "sh": {
      "impl": "imms_ext = {{20{imms[11]}}, imms};\n\t\t\t\tmem[reg_file[rs1] + imms_ext][15:0] = reg_file[rs2][7:0];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 1] = reg_file[rs2][15:8];"
  },
  "sll": {
      "impl": "reg_file[rd] = reg_file[rs1] << reg_file[rs2];"
  },
  "slli": {
      "impl": "reg_file[rd] = reg_file[rs1] << shamtw;"
  },
 "slt": {
      "impl": "if ($signed(reg_file[rs1]) < $signed(reg_file[rs2]))\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "slti": {
      "impl": "if ($signed(reg_file[rs1]) < $signed(imm12))\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "sltiu": {
      "impl": "if (reg_file[rs1] < imm12)\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "sltu": {
      "impl": "if (reg_file[rs1] < reg_file[rs2])\n\t\t\t\t\treg_file[rd] = 1;\n\t\t\t\telse\n\t\t\t\t\treg_file[rd] = 0;"
  },
  "sra": {
      "impl": "reg_file[rd] = reg_file[rs1] >>> reg_file[rs2];"
  },
  "srai": {
      "impl": "reg_file[rd] = reg_file[rs1] >>> shamtw;"
  },
  "srl": {
      "impl": "reg_file[rd] = reg_file[rs1] >> reg_file[rs2];"
  },
  "srli": {
      "impl": "reg_file[rd] = reg_file[rs1] >> shamtw;"
  },
  "sub": {
      "impl": "reg_file[rd] = reg_file[rs1] - reg_file[rs2];"
  },
  "sw": {
      "impl": "imms_ext = {{20{imms[11]}}, imms};\n\t\t\t\tmem[reg_file[rs1] + imms_ext] = reg_file[rs2][7:0];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 1] = reg_file[rs2][15:8];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 2] = reg_file[rs2][23:16];\n\t\t\t\tmem[reg_file[rs1] + imms_ext + 3] = reg_file[rs2][31:24];"
  },
  "xor": {
      "impl": "reg_file[rd] = reg_file[rs1] ^ reg_file[rs2];"
  },
  "xori": {
      "impl": "imm12_ext = {{20{imm12[11]}}, imm12};\n\t\t\t\treg_file[rd] = reg_file[rs1] ^ imm12_ext;"
  }
}