$date
	Fri Aug 22 11:07:01 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module q $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & d1 $end
$var wire 1 ! f $end
$var wire 1 ' f1 $end
$var wire 1 ( g $end
$var wire 1 ) h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
1&
0%
0$
0#
0"
1!
$end
#20
0&
1%
#40
1&
0%
1$
#60
0&
1%
#80
0!
1'
0(
1&
0%
0$
1#
#100
1!
0'
1(
0&
1%
#120
0!
1'
0(
1&
0%
1$
#140
1!
0'
1(
0&
1%
#160
1&
0%
0$
0#
1"
#180
0!
1'
0&
0)
1%
#200
1!
0'
1&
1)
0%
1$
#220
0!
1'
0&
0)
1%
#240
0!
0(
1'
1&
1)
0%
0$
1#
#260
1(
0&
0)
1%
#280
0!
0(
1'
1&
1)
0%
1$
#300
1(
0&
0)
1%
#320
