// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1636\sampleModel1636_2_sub\Mysubsystem_13.v
// Created: 2024-07-01 12:53:30
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_13
// Source Path: sampleModel1636_2_sub/Subsystem/Mysubsystem_13
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_13
          (In1,
           In2,
           Out1);


  input   [15:0] In1;  // uint16
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk191_out1;  // uint8
  wire [15:0] cfblk101_out1;  // uint16
  wire [7:0] cfblk190_out1;  // uint8


  assign cfblk191_out1 = In1[7:0];



  DotProduct u_cfblk101_inst (.in1(cfblk191_out1),  // uint8
                              .in2(In2),  // uint8
                              .out1(cfblk101_out1)  // uint16
                              );

  assign cfblk190_out1 = cfblk101_out1[7:0];



  assign Out1 = cfblk190_out1;

endmodule  // Mysubsystem_13

