# do {line_buf_conv_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/blk_mem_gen_v8_4_4".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap blk_mem_gen_v8_4_4 modelsim_lib/msim/blk_mem_gen_v8_4_4 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 02:20:58 on Apr 26,2021
# vlog -64 -incr -work blk_mem_gen_v8_4_4 "+incdir+../../../../lenet_stream.srcs/sources_1/imports/src" ../../../../lenet_stream.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v 
# -- Skipping module STATE_LOGIC_v8_4
# -- Skipping module beh_vlog_muxf7_v8_4
# -- Skipping module beh_vlog_ff_clr_v8_4
# -- Skipping module beh_vlog_ff_pre_v8_4
# -- Skipping module beh_vlog_ff_ce_clr_v8_4
# -- Skipping module write_netlist_v8_4
# -- Skipping module read_netlist_v8_4
# -- Skipping module blk_mem_axi_write_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_read_wrapper_beh_v8_4
# -- Skipping module blk_mem_axi_regs_fwd_v8_4
# -- Skipping module blk_mem_gen_v8_4_4_output_stage
# -- Skipping module blk_mem_gen_v8_4_4_softecc_output_reg_stage
# -- Skipping module blk_mem_gen_v8_4_4_mem_module
# -- Skipping module blk_mem_gen_v8_4_4
# 
# Top level modules:
# 	blk_mem_gen_v8_4_4
# End time: 02:20:58 on Apr 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 02:20:58 on Apr 26,2021
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../lenet_stream.srcs/sources_1/imports/src" ../../../../lenet_stream.srcs/sources_1/ip/activation_bram/sim/activation_bram.v ../../../../lenet_stream.srcs/sources_1/imports/src/accelerator_top.v ../../../../lenet_stream.srcs/sources_1/imports/src/accumilator.v ../../../../lenet_stream.srcs/sources_1/imports/src/addertree_25.v ../../../../lenet_stream.srcs/sources_1/imports/src/conv1_bias.v ../../../../lenet_stream.srcs/sources_1/imports/src/conv2_bias.v ../../../../lenet_stream.srcs/sources_1/imports/src/conv3_bias.v ../../../../lenet_stream.srcs/sources_1/imports/src/convolution.v ../../../../lenet_stream.srcs/sources_1/imports/src/fc1.v ../../../../lenet_stream.srcs/sources_1/imports/src/fc1_bias.v ../../../../lenet_stream.srcs/sources_1/imports/src/fc1_weights.v ../../../../lenet_stream.srcs/sources_1/imports/src/fc2.v ../../../../lenet_stream.srcs/sources_1/imports/src/fc2_bias.v ../../../../lenet_stream.srcs/sources_1/imports/src/fc2_weights.v ../../../../lenet_stream.srcs/sources_1/imports/src/lineBuffer.v ../../../../lenet_stream.srcs/sources_1/imports/src/maxpool.v ../../../../lenet_stream.srcs/sources_1/imports/src/relu.v ../../../../lenet_stream.srcs/sources_1/imports/src/weights_kernel.v ../../../../lenet_stream.srcs/sim_1/imports/sim/line_buf_conv_tb.v 
# -- Skipping module activation_bram
# -- Skipping module accelerator_top
# -- Skipping module accumilator
# -- Skipping module addertree_25
# -- Skipping module conv1_bias
# -- Skipping module conv2_bias
# -- Skipping module conv3_bias
# -- Skipping module convolution
# -- Skipping module fc1
# -- Skipping module fc1_bias
# -- Skipping module fc1_weights
# -- Skipping module fc2
# -- Skipping module fc2_bias
# -- Skipping module fc2_weights
# -- Skipping module lineBuffer
# -- Skipping module maxpool
# -- Skipping module relu
# -- Skipping module weights_kernel
# -- Skipping module line_buf_conv_tb
# 
# Top level modules:
# 	line_buf_conv_tb
# End time: 02:20:58 on Apr 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 02:20:59 on Apr 26,2021
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 02:21:00 on Apr 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
