// Seed: 3072092427
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
program module_1 (
    input tri0 id_0,
    input supply1 id_1
);
  supply0 id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0(
      id_11, id_5, id_8
  );
  assign id_7 = id_7;
  assign id_5 = id_6 && id_8;
endprogram
module module_2 (
    input wor id_0,
    output supply1 id_1,
    output uwire id_2,
    input uwire id_3,
    output tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri1 id_8
    , id_20,
    output wor id_9,
    output supply1 id_10,
    input tri id_11,
    input wor id_12,
    input tri id_13,
    output tri1 id_14,
    input tri1 id_15,
    input wor id_16,
    output supply1 id_17,
    input tri id_18
);
  wire id_21;
  and (id_14, id_18, id_0, id_16, id_8, id_11, id_12, id_3, id_15, id_21, id_5, id_20, id_13);
  module_0(
      id_21, id_20, id_21
  );
endmodule
