`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 11/22/2023 11:55:51 AM
// Design Name: 
// Module Name: tb4_mips_fwd
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module tb4_mips_fwd;
  reg clk1, clk2;
  integer k;
//integer cycle_counter;
  mips_with_fwd mips (clk1, clk2);
  initial
  begin
    clk1 = 0;
    clk2 = 0;

	//cycle_counter = 0;
    
    repeat (20) 
    begin
      
      #5 clk1 = 1;
      //cycle_counter = cycle_counter + 1;
      #5 clk1 = 0;
      #5 clk2 = 1;
      //cycle_counter = cycle_counter + 1;
      #5 clk2 = 0;

    //$display("Cycle %d", cycle_count);
    end
  end
  initial
  begin
    for (k=0; k<31; k=k+1)
      mips.Reg[k] = k;
    mips.Mem[0] = 32'h2801000a; // ADDI R1,R0,10
    mips.Mem[1] = 32'h28020014; // ADDI R2,R0,20
    mips.Mem[2] = 32'h28030019; // ADDI R3,R0,25
    mips.Mem[3] = 32'h00222000; // ADD R4,R1,R2 
    mips.Mem[4] = 32'h04832800; // SUB R5,R4,R3 (R5 = R4 - R3))		
    mips.Mem[5] = 32'hfc000000; // HLT
    mips.HALTED = 0;
    mips.PC = 0;
    mips.TAKEN_BRANCH = 0;
    #280
    for (k=0; k<6; k=k+1)
      begin
       $display ("R%1d - %2d", k, mips.Reg[k]);
      end
     
  end 
  initial
  begin
    $dumpfile ("mips.vcd");
    $dumpvars (0, tb4_mips_fwd);
    #300;
    //$display("Total number of cycles: %d", cycle_counter);
    $finish;
  end
endmodule