ila_0.vhd,vhdl,xil_defaultlib,../../../../XC7A100T_Microblaze.gen/sources_1/ip/ila_0/sim/ila_0.vhd,incdir="../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"incdir="../../../../XC7A100T_Microblaze.gen/sources_1/ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
