// Generated by CIRCT unknown git version
module forward_selection_ctrl(	// file.cleaned.mlir:2:3
  input  [7:0] cfg_forward_ctrl_i,	// file.cleaned.mlir:2:40
  input        local_1_i,	// file.cleaned.mlir:2:69
               local_2_i,	// file.cleaned.mlir:2:89
               local_ab1_i,	// file.cleaned.mlir:2:109
               local_ab2_i,	// file.cleaned.mlir:2:131
               global_x1_i,	// file.cleaned.mlir:2:153
               global_x2_i,	// file.cleaned.mlir:2:175
               global_y1_i,	// file.cleaned.mlir:2:197
               global_y2_i,	// file.cleaned.mlir:2:219
               forward_sig_up_i,	// file.cleaned.mlir:2:241
               forward_sig_low_i,	// file.cleaned.mlir:2:268
  output       forward_sig_up_o,	// file.cleaned.mlir:2:297
               forward_sig_low_o,	// file.cleaned.mlir:2:324
               ram_sig_o	// file.cleaned.mlir:2:352
);

  wire [3:0] _GEN = {{local_ab2_i}, {local_ab1_i}, {local_2_i}, {local_1_i}};	// file.cleaned.mlir:5:10
  wire       _GEN_0 = _GEN[cfg_forward_ctrl_i[3:2]];	// file.cleaned.mlir:4:10, :5:10, :6:10
  wire [3:0] _GEN_1 = {{global_x2_i}, {global_x1_i}, {global_y2_i}, {global_y1_i}};	// file.cleaned.mlir:8:10
  wire [3:0] _GEN_2 =
    {{_GEN_1[cfg_forward_ctrl_i[5:4]]},
     {forward_sig_up_i},
     {forward_sig_low_i},
     {_GEN_0}};	// file.cleaned.mlir:6:10, :7:10, :8:10, :9:10, :11:10
  assign forward_sig_up_o = ~(cfg_forward_ctrl_i[7]) ? _GEN_0 : forward_sig_low_i;	// file.cleaned.mlir:6:10, :13:10, :14:11, :15:11, :19:5
  assign forward_sig_low_o = ~(cfg_forward_ctrl_i[6]) ? _GEN_0 : forward_sig_up_i;	// file.cleaned.mlir:6:10, :16:11, :17:11, :18:11, :19:5
  assign ram_sig_o = _GEN_2[cfg_forward_ctrl_i[1:0]];	// file.cleaned.mlir:10:10, :11:10, :12:10, :19:5
endmodule

