#ifndef __PLATFORM_CONFIG_H_
#define __PLATFORM_CONFIG_H_


#define PLATFORM_EMAC_BASEADDR XPAR_DESIGN_1_I_AXI_ETHERNETLITE_0_BASEADDR

#define PLATFORM_TIMER_BASEADDR XPAR_DESIGN_1_I_AXI_TIMER_1_BASEADDR
#define PLATFORM_TIMER_INTERRUPT_INTR XPAR_DESIGN_1_I_MICROBLAZE_0_AXI_INTC_DESIGN_1_I_AXI_TIMER_1_INTERRUPT_INTR
#define PLATFORM_TIMER_INTERRUPT_MASK (1 << XPAR_DESIGN_1_I_MICROBLAZE_0_AXI_INTC_DESIGN_1_I_AXI_TIMER_1_INTERRUPT_INTR)

#define PLATFORM_TIMER_BASEADDR_HEX XPAR_DESIGN_1_I_AXI_TIMER_0_BASEADDR
#define PLATFORM_TIMER_INTERRUPT_INTR_HEX XPAR_DESIGN_1_I_MICROBLAZE_0_AXI_INTC_DESIGN_1_I_AXI_TIMER_0_INTERRUPT_INTR
#define PLATFORM_TIMER_INTERRUPT_MASK_HEX (1 << XPAR_DESIGN_1_I_MICROBLAZE_0_AXI_INTC_DESIGN_1_I_AXI_TIMER_0_INTERRUPT_INTR)

//#define PLATFORM_TIMER_INTERRUPT_INTR_MYIP XPAR_MICROBLAZE_0_AXI_INTC_MYTRANSMITTER_0_IRQ_INTR
//#define PLATFORM_TIMER_INTERRUPT_MASK_MYIP (1 << XPAR_MICROBLAZE_0_AXI_INTC_MYTRANSMITTER_0_IRQ_INTR)

//#define PLATFORM_TIMER_INTERRUPT_INTR_ICC XPAR_MICROBLAZE_0_AXI_INTC_AXI_IIC_0_IIC2INTC_IRPT_INTR
//#define PLATFORM_TIMER_INTERRUPT_MASK_ICC (1 << XPAR_MICROBLAZE_0_AXI_INTC_AXI_IIC_0_IIC2INTC_IRPT_INTR)

//#define PLATFORM_TIMER_INTERRUPT_INTR_SPI XPAR_MICROBLAZE_0_AXI_INTC_AXI_QUAD_SPI_0_IP2INTC_IRPT_INTR
//#define PLATFORM_TIMER_INTERRUPT_MASK_SPI (1 << XPAR_MICROBLAZE_0_AXI_INTC_AXI_QUAD_SPI_0_IP2INTC_IRPT_INTR)

#endif
