/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [26:0] _01_;
  wire [10:0] _02_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [20:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  reg [18:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [14:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_11z = in_data[63] | ~(celloutsig_0_5z);
  assign celloutsig_0_28z = celloutsig_0_17z | ~(_00_);
  assign celloutsig_0_16z = celloutsig_0_8z ^ celloutsig_0_4z;
  assign celloutsig_0_18z = celloutsig_0_7z ^ celloutsig_0_8z;
  assign celloutsig_0_25z = celloutsig_0_13z ^ celloutsig_0_11z;
  reg [10:0] _09_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 11'h000;
    else _09_ <= in_data[75:65];
  assign { _02_[10], _00_, _02_[8:0] } = _09_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 27'h0000000;
    else _01_ <= in_data[164:138];
  assign celloutsig_1_19z = { in_data[113:96], celloutsig_1_6z } == { _01_[21:6], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_4z } == _02_[8:6];
  assign celloutsig_0_9z = { in_data[62:50], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z } == in_data[77:59];
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z } == { in_data[21:16], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[41:39] == in_data[30:28];
  assign celloutsig_0_21z = celloutsig_0_12z[14:1] == { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_29z = { _02_[8:7], celloutsig_0_11z, celloutsig_0_11z } == { _00_, _02_[8:7], celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[152:147] == in_data[112:107];
  assign celloutsig_0_2z = in_data[28:14] == { in_data[67:55], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[159:149], celloutsig_1_0z, celloutsig_1_3z } > celloutsig_1_2z[12:0];
  assign celloutsig_0_6z = { _00_, _02_[8:7], celloutsig_0_2z, celloutsig_0_4z } > in_data[93:89];
  assign celloutsig_0_19z = { in_data[45:43], celloutsig_0_1z } > { celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_25z } > { celloutsig_0_22z[3:0], celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_1_1z = { in_data[156:149], celloutsig_1_0z, celloutsig_1_0z } > { in_data[145:137], celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[169:167] > { in_data[115:114], celloutsig_1_0z };
  assign celloutsig_0_7z = ! { in_data[84:82], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_17z = ! { celloutsig_0_14z[8:5], celloutsig_0_3z };
  assign celloutsig_0_5z = { _02_[2:0], celloutsig_0_1z } < { _02_[3:1], celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_2z[12:0], celloutsig_1_4z, celloutsig_1_1z } % { 1'h1, celloutsig_1_2z[13:0] };
  assign celloutsig_1_11z = celloutsig_1_5z % { 1'h1, celloutsig_1_2z[12:2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_2z[7:4], celloutsig_1_4z } % { 1'h1, celloutsig_1_11z[12:9] };
  assign celloutsig_0_26z = celloutsig_0_14z[10:8] % { 1'h1, celloutsig_0_23z[16], celloutsig_0_11z };
  assign celloutsig_1_2z = { in_data[113:100], celloutsig_1_1z } % { 1'h1, in_data[154:143], celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_7z = { celloutsig_1_5z[13], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z } != { in_data[157:155], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_8z = { celloutsig_1_5z[10:0], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z } != celloutsig_1_2z;
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } != { _02_[10], _00_, _02_[8], celloutsig_0_2z };
  assign celloutsig_0_12z = - { _02_[6:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_14z = - { in_data[88:79], celloutsig_0_6z };
  assign celloutsig_0_22z = - in_data[20:13];
  assign celloutsig_1_6z = celloutsig_1_2z[10] & celloutsig_1_1z;
  assign celloutsig_0_13z = in_data[65] & celloutsig_0_2z;
  always_latch
    if (clkin_data[64]) celloutsig_0_23z = 19'h00000;
    else if (clkin_data[128]) celloutsig_0_23z = { celloutsig_0_12z[20:4], celloutsig_0_16z, celloutsig_0_10z };
  assign _02_[9] = _00_;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
