{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 18:41:48 2024 " "Info: Processing started: Sat Mar 16 18:41:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sapr2 -c sapr2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "sapr2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design sapr2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "Critical Warning: No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reload_out " "Info: Pin reload_out not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { reload_out } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 440 784 960 456 "reload_out" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reload_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOWN\[3\] " "Info: Pin DOWN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOWN[3] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 376 784 960 392 "DOWN\[3..0\]" "" } { 368 720 784 384 "down\[3..0\]" "" } { 816 424 484 832 "down\[3..0\]" "" } { 672 472 560 688 "down\[3\]" "" } { 864 496 560 880 "down\[1\]" "" } { 960 504 560 976 "down\[0\]" "" } { 768 472 560 784 "down\[2\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOWN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOWN\[2\] " "Info: Pin DOWN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOWN[2] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 376 784 960 392 "DOWN\[3..0\]" "" } { 368 720 784 384 "down\[3..0\]" "" } { 816 424 484 832 "down\[3..0\]" "" } { 672 472 560 688 "down\[3\]" "" } { 864 496 560 880 "down\[1\]" "" } { 960 504 560 976 "down\[0\]" "" } { 768 472 560 784 "down\[2\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOWN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOWN\[1\] " "Info: Pin DOWN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOWN[1] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 376 784 960 392 "DOWN\[3..0\]" "" } { 368 720 784 384 "down\[3..0\]" "" } { 816 424 484 832 "down\[3..0\]" "" } { 672 472 560 688 "down\[3\]" "" } { 864 496 560 880 "down\[1\]" "" } { 960 504 560 976 "down\[0\]" "" } { 768 472 560 784 "down\[2\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOWN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DOWN\[0\] " "Info: Pin DOWN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { DOWN[0] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 376 784 960 392 "DOWN\[3..0\]" "" } { 368 720 784 384 "down\[3..0\]" "" } { 816 424 484 832 "down\[3..0\]" "" } { 672 472 560 688 "down\[3\]" "" } { 864 496 560 880 "down\[1\]" "" } { 960 504 560 976 "down\[0\]" "" } { 768 472 560 784 "down\[2\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DOWN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPEED\[3\] " "Info: Pin SPEED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SPEED[3] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 344 784 960 360 "SPEED\[3..0\]" "" } { 336 720 785 352 "speed\[3..0\]" "" } { 816 -616 -572 832 "speed\[3\]" "" } { 872 -616 -572 888 "speed\[1\]" "" } { 840 -616 -572 856 "speed\[2\]" "" } { 896 -616 -572 912 "speed\[0\]" "" } { 848 64 129 864 "speed\[3..0\]" "" } { 784 224 289 800 "speed\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPEED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPEED\[2\] " "Info: Pin SPEED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SPEED[2] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 344 784 960 360 "SPEED\[3..0\]" "" } { 336 720 785 352 "speed\[3..0\]" "" } { 816 -616 -572 832 "speed\[3\]" "" } { 872 -616 -572 888 "speed\[1\]" "" } { 840 -616 -572 856 "speed\[2\]" "" } { 896 -616 -572 912 "speed\[0\]" "" } { 848 64 129 864 "speed\[3..0\]" "" } { 784 224 289 800 "speed\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPEED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPEED\[1\] " "Info: Pin SPEED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SPEED[1] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 344 784 960 360 "SPEED\[3..0\]" "" } { 336 720 785 352 "speed\[3..0\]" "" } { 816 -616 -572 832 "speed\[3\]" "" } { 872 -616 -572 888 "speed\[1\]" "" } { 840 -616 -572 856 "speed\[2\]" "" } { 896 -616 -572 912 "speed\[0\]" "" } { 848 64 129 864 "speed\[3..0\]" "" } { 784 224 289 800 "speed\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPEED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPEED\[0\] " "Info: Pin SPEED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SPEED[0] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 344 784 960 360 "SPEED\[3..0\]" "" } { 336 720 785 352 "speed\[3..0\]" "" } { 816 -616 -572 832 "speed\[3\]" "" } { 872 -616 -572 888 "speed\[1\]" "" } { 840 -616 -572 856 "speed\[2\]" "" } { 896 -616 -572 912 "speed\[0\]" "" } { 848 64 129 864 "speed\[3..0\]" "" } { 784 224 289 800 "speed\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPEED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Info: Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[3] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 408 784 960 424 "OUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Info: Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[2] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 408 784 960 424 "OUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Info: Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[1] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 408 784 960 424 "OUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Info: Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OUT[0] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 408 784 960 424 "OUT\[3..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Info: Pin start not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { start } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 288 400 568 304 "start" "" } { 920 -528 -464 936 "start" "" } { 816 -152 -80 832 "start" "" } { 736 -8 38 752 "start" "" } { 280 568 648 296 "start" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 112 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[1\] " "Info: Pin key\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[1] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[3\] " "Info: Pin key\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[3] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[8\] " "Info: Pin key\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[8] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[5\] " "Info: Pin key\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[5] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[6\] " "Info: Pin key\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[6] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[2\] " "Info: Pin key\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[2] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[4\] " "Info: Pin key\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[4] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[7\] " "Info: Pin key\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[7] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key\[0\] " "Info: Pin key\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { key[0] } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 400 568 368 "key\[8..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst36 " "Info: Destination node inst36" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 952 560 624 1032 "inst36" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 113 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst35 " "Info: Destination node inst35" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 856 560 624 936 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 116 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst33 " "Info: Destination node inst33" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 760 560 624 840 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 117 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst32 " "Info: Destination node inst32" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 664 560 624 744 "inst32" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 118 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst25 " "Info: Destination node inst25" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst39 " "Info: Destination node inst39" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { clk } } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 384 400 568 400 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst39  " "Info: Automatically promoted node inst39 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 352 -304 -240 400 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 120 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst25  " "Info: Automatically promoted node inst25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 592 384 448 640 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/" 0 { } { { 0 { 0 ""} 0 128 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 3.3V 10 13 0 " "Info: Number of I/O pins in group: 23 (unused VREF, 3.3V VCCIO, 10 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.662 ns register memory " "Info: Estimated most critical path is register to memory delay of 0.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst29 1 REG LAB_X11_Y1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X11_Y1; Fanout = 4; REG Node = 'inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst29 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/sapr2.bdf" { { 624 168 232 704 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.131 ns) 0.662 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a3~porta_address_reg3 2 MEM M512_X16_Y1 1 " "Info: 2: + IC(0.531 ns) + CELL(0.131 ns) = 0.662 ns; Loc. = M512_X16_Y1; Fanout = 1; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a3~porta_address_reg3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { inst29 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project/Altera project/db/altsyncram_ff71.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.131 ns ( 19.79 % ) " "Info: Total cell delay = 0.131 ns ( 19.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.531 ns ( 80.21 % ) " "Info: Total interconnect delay = 0.531 ns ( 80.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { inst29 single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a3~porta_address_reg3 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reload_out 0 " "Info: Pin \"reload_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOWN\[3\] 0 " "Info: Pin \"DOWN\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOWN\[2\] 0 " "Info: Pin \"DOWN\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOWN\[1\] 0 " "Info: Pin \"DOWN\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DOWN\[0\] 0 " "Info: Pin \"DOWN\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPEED\[3\] 0 " "Info: Pin \"SPEED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPEED\[2\] 0 " "Info: Pin \"SPEED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPEED\[1\] 0 " "Info: Pin \"SPEED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPEED\[0\] 0 " "Info: Pin \"SPEED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[3\] 0 " "Info: Pin \"OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[2\] 0 " "Info: Pin \"OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[1\] 0 " "Info: Pin \"OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT\[0\] 0 " "Info: Pin \"OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 18:41:51 2024 " "Info: Processing ended: Sat Mar 16 18:41:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
