{
  "module_name": "Kconfig",
  "hash_id": "6b9ee82a376e2648c01aeef68969102e65ff3fab62182b08cea4dfb45397c954",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pci/pcie/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0\n#\n# PCI Express Port Bus Configuration\n#\nconfig PCIEPORTBUS\n\tbool \"PCI Express Port Bus support\"\n\tdefault y if USB4\n\thelp\n\t  This enables PCI Express Port Bus support. Users can then enable\n\t  support for Native Hot-Plug, Advanced Error Reporting, Power\n\t  Management Events, and Downstream Port Containment.\n\n#\n# Include service Kconfig here\n#\nconfig HOTPLUG_PCI_PCIE\n\tbool \"PCI Express Hotplug driver\"\n\tdepends on HOTPLUG_PCI && PCIEPORTBUS\n\tdefault y if USB4\n\thelp\n\t  Say Y here if you have a motherboard that supports PCIe native\n\t  hotplug.\n\n\t  Thunderbolt/USB4 PCIe tunneling depends on native PCIe hotplug.\n\n\t  When in doubt, say N.\n\nconfig PCIEAER\n\tbool \"PCI Express Advanced Error Reporting support\"\n\tdepends on PCIEPORTBUS\n\tselect RAS\n\thelp\n\t  This enables PCI Express Root Port Advanced Error Reporting\n\t  (AER) driver support. Error reporting messages sent to Root\n\t  Port will be handled by PCI Express AER driver.\n\nconfig PCIEAER_INJECT\n\ttristate \"PCI Express error injection support\"\n\tdepends on PCIEAER\n\tselect GENERIC_IRQ_INJECTION\n\thelp\n\t  This enables PCI Express Root Port Advanced Error Reporting\n\t  (AER) software error injector.\n\n\t  Debugging AER code is quite difficult because it is hard\n\t  to trigger various real hardware errors. Software-based\n\t  error injection can fake almost all kinds of errors with the\n\t  help of a user space helper tool aer-inject, which can be\n\t  gotten from:\n\t     https://git.kernel.org/cgit/linux/kernel/git/gong.chen/aer-inject.git/\n\n#\n# PCI Express ECRC\n#\nconfig PCIE_ECRC\n\tbool \"PCI Express ECRC settings control\"\n\tdepends on PCIEAER\n\thelp\n\t  Used to override firmware/bios settings for PCI Express ECRC\n\t  (transaction layer end-to-end CRC checking).\n\n\t  When in doubt, say N.\n\n#\n# PCI Express ASPM\n#\nconfig PCIEASPM\n\tbool \"PCI Express ASPM control\" if EXPERT\n\tdefault y\n\thelp\n\t  This enables OS control over PCI Express ASPM (Active State\n\t  Power Management) and Clock Power Management. ASPM supports\n\t  state L0/L0s/L1.\n\n\t  ASPM is initially set up by the firmware. With this option enabled,\n\t  Linux can modify this state in order to disable ASPM on known-bad\n\t  hardware or configurations and enable it when known-safe.\n\n\t  ASPM can be disabled or enabled at runtime via\n\t  /sys/module/pcie_aspm/parameters/policy\n\n\t  When in doubt, say Y.\n\nchoice\n\tprompt \"Default ASPM policy\"\n\tdefault PCIEASPM_DEFAULT\n\tdepends on PCIEASPM\n\nconfig PCIEASPM_DEFAULT\n\tbool \"BIOS default\"\n\tdepends on PCIEASPM\n\thelp\n\t  Use the BIOS defaults for PCI Express ASPM.\n\nconfig PCIEASPM_POWERSAVE\n\tbool \"Powersave\"\n\tdepends on PCIEASPM\n\thelp\n\t  Enable PCI Express ASPM L0s and L1 where possible, even if the\n\t  BIOS did not.\n\nconfig PCIEASPM_POWER_SUPERSAVE\n\tbool \"Power Supersave\"\n\tdepends on PCIEASPM\n\thelp\n\t  Same as PCIEASPM_POWERSAVE, except it also enables L1 substates where\n\t  possible. This would result in higher power savings while staying in L1\n\t  where the components support it.\n\nconfig PCIEASPM_PERFORMANCE\n\tbool \"Performance\"\n\tdepends on PCIEASPM\n\thelp\n\t  Disable PCI Express ASPM L0s and L1, even if the BIOS enabled them.\nendchoice\n\nconfig PCIE_PME\n\tdef_bool y\n\tdepends on PCIEPORTBUS && PM\n\nconfig PCIE_DPC\n\tbool \"PCI Express Downstream Port Containment support\"\n\tdepends on PCIEPORTBUS && PCIEAER\n\thelp\n\t  This enables PCI Express Downstream Port Containment (DPC)\n\t  driver support.  DPC events from Root and Downstream ports\n\t  will be handled by the DPC driver.  If your system doesn't\n\t  have this capability or you do not want to use this feature,\n\t  it is safe to answer N.\n\nconfig PCIE_PTM\n\tbool \"PCI Express Precision Time Measurement support\"\n\thelp\n\t  This enables PCI Express Precision Time Measurement (PTM)\n\t  support.\n\n\t  This is only useful if you have devices that support PTM, but it\n\t  is safe to enable even if you don't.\n\nconfig PCIE_EDR\n\tbool \"PCI Express Error Disconnect Recover support\"\n\tdepends on PCIE_DPC && ACPI\n\thelp\n\t  This option adds Error Disconnect Recover support as specified\n\t  in the Downstream Port Containment Related Enhancements ECN to\n\t  the PCI Firmware Specification r3.2.  Enable this if you want to\n\t  support hybrid DPC model which uses both firmware and OS to\n\t  implement DPC.\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}