#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 22 13:33:54 2023
# Process ID: 27624
# Current directory: E:/ComputerOrnazation/lab5_2_3/CPU_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28084 E:\ComputerOrnazation\lab5_2_3\CPU_test\lab2_final.xpr
# Log file: E:/ComputerOrnazation/lab5_2_3/CPU_test/vivado.log
# Journal file: E:/ComputerOrnazation/lab5_2_3/CPU_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/ComputerOrnazation/lab5_2_3/VGA_pipeline'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/ComputerOrnazation/lab5_2_3/VGA_pipeline'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1088.918 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim/RAM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim/ROM_D_0.mif'
INFO: [SIM-utils-43] Exported 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim/P.coe'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.srcs/sources_1/ip/RAM_B/RAM_B.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim'
"xelab -wto 5fbe3a2583e4452897038b026c254bd3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5fbe3a2583e4452897038b026c254bd3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'Rd_addr_out_ID' [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/Pipeline_CPU.v:132]
WARNING: [VRFC 10-3705] select index 0 into 'register' is out of bounds [E:/ComputerOrnazation/lab5_2_3/CPU_test/IP/ID/Regs.v:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/ComputerOrnazation/lab5_2_3/CPU_test/lab2_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/ComputerOrnazation/lab5_2_3/CPU_test/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config E:/ComputerOrnazation/lab5_2_3/CPU_test/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.m0.u1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1088.918 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.918 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 22 13:36:09 2023...
