#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00909630 .scope module, "teste" "teste" 2 41;
 .timescale 0 0;
v00635B18_0 .net "clock", 0 0, v00635AC0_0; 1 drivers
v00635B70_0 .var "d", 0 0;
RS_00603554/0/0 .resolv tri, L_00635C20, L_00635C78, L_00635D28, L_00635DD8;
RS_00603554/0/4 .resolv tri, L_00635E88, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_00603554 .resolv tri, RS_00603554/0/0, RS_00603554/0/4, C4<zzzzz>, C4<zzzzz>;
v00635BC8_0 .net8 "saida", 4 0, RS_00603554; 5 drivers
S_00909498 .scope module, "clk" "clock" 2 45, 3 1, S_00909630;
 .timescale 0 0;
v00635AC0_0 .var "clk", 0 0;
S_009095A8 .scope module, "LF1" "leftRegister" 2 46, 2 29, S_00909630;
 .timescale 0 0;
v00635960_0 .alias "clk", 0 0, v00635B18_0;
v006359B8_0 .net "d", 0 0, v00635B70_0; 1 drivers
RS_0060347C/0/0 .resolv tri, v0090FF30_0, v0090D9F8_0, v009039F0_0, v00903028_0;
RS_0060347C/0/4 .resolv tri, v00635908_0, C4<z>, C4<z>, C4<z>;
RS_0060347C .resolv tri, RS_0060347C/0/0, RS_0060347C/0/4, C4<z>, C4<z>;
v00635A10_0 .net8 "nots", 0 0, RS_0060347C; 5 drivers
v00635A68_0 .alias "s", 4 0, v00635BC8_0;
L_00635C20 .part/pv v006358B0_0, 0, 1, 5;
L_00635C78 .part/pv v00902FD0_0, 1, 1, 5;
L_00635CD0 .part RS_00603554, 0, 1;
L_00635D28 .part/pv v00904E80_0, 2, 1, 5;
L_00635D80 .part RS_00603554, 1, 1;
L_00635DD8 .part/pv v0090D9A0_0, 3, 1, 5;
L_00635E30 .part RS_00603554, 2, 1;
L_00635E88 .part/pv v0090CCA0_0, 4, 1, 5;
L_00635EE0 .part RS_00603554, 3, 1;
S_00909740 .scope module, "FF0" "ffd" 2 32, 2 10, S_009095A8;
 .timescale 0 0;
v00903080_0 .alias "clk", 0 0, v00635B18_0;
v00635858_0 .alias "data", 0 0, v006359B8_0;
v006358B0_0 .var "q", 0 0;
v00635908_0 .var "qnot", 0 0;
S_009097C8 .scope module, "FF1" "ffd" 2 33, 2 10, S_009095A8;
 .timescale 0 0;
v00903A48_0 .alias "clk", 0 0, v00635B18_0;
v00903AA0_0 .net "data", 0 0, L_00635CD0; 1 drivers
v00902FD0_0 .var "q", 0 0;
v00903028_0 .var "qnot", 0 0;
S_00909850 .scope module, "FF2" "ffd" 2 34, 2 10, S_009095A8;
 .timescale 0 0;
v00904DD0_0 .alias "clk", 0 0, v00635B18_0;
v00904E28_0 .net "data", 0 0, L_00635D80; 1 drivers
v00904E80_0 .var "q", 0 0;
v009039F0_0 .var "qnot", 0 0;
S_009098D8 .scope module, "FF3" "ffd" 2 35, 2 10, S_009095A8;
 .timescale 0 0;
v0090FF88_0 .alias "clk", 0 0, v00635B18_0;
v0090D948_0 .net "data", 0 0, L_00635E30; 1 drivers
v0090D9A0_0 .var "q", 0 0;
v0090D9F8_0 .var "qnot", 0 0;
S_00909520 .scope module, "FF4" "ffd" 2 36, 2 10, S_009095A8;
 .timescale 0 0;
v0090FD48_0 .alias "clk", 0 0, v00635B18_0;
v0090C748_0 .net "data", 0 0, L_00635EE0; 1 drivers
v0090CCA0_0 .var "q", 0 0;
v0090FF30_0 .var "qnot", 0 0;
E_0090B670 .event posedge, v0090FD48_0;
    .scope S_00909498;
T_0 ;
    %set/v v00635AC0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00909498;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00635AC0_0, 1;
    %inv 8, 1;
    %set/v v00635AC0_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00909740;
T_2 ;
    %set/v v006358B0_0, 0, 1;
    %set/v v00635908_0, 1, 1;
    %end;
    .thread T_2;
    .scope S_00909740;
T_3 ;
    %wait E_0090B670;
    %load/v 8, v00635858_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006358B0_0, 0, 8;
    %load/v 8, v006358B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00635908_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_009097C8;
T_4 ;
    %set/v v00902FD0_0, 0, 1;
    %set/v v00903028_0, 1, 1;
    %end;
    .thread T_4;
    .scope S_009097C8;
T_5 ;
    %wait E_0090B670;
    %load/v 8, v00903AA0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00902FD0_0, 0, 8;
    %load/v 8, v00902FD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00903028_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_00909850;
T_6 ;
    %set/v v00904E80_0, 0, 1;
    %set/v v009039F0_0, 1, 1;
    %end;
    .thread T_6;
    .scope S_00909850;
T_7 ;
    %wait E_0090B670;
    %load/v 8, v00904E28_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00904E80_0, 0, 8;
    %load/v 8, v00904E80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009039F0_0, 0, 8;
    %jmp T_7;
    .thread T_7;
    .scope S_009098D8;
T_8 ;
    %set/v v0090D9A0_0, 0, 1;
    %set/v v0090D9F8_0, 1, 1;
    %end;
    .thread T_8;
    .scope S_009098D8;
T_9 ;
    %wait E_0090B670;
    %load/v 8, v0090D948_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0090D9A0_0, 0, 8;
    %load/v 8, v0090D9A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0090D9F8_0, 0, 8;
    %jmp T_9;
    .thread T_9;
    .scope S_00909520;
T_10 ;
    %set/v v0090CCA0_0, 0, 1;
    %set/v v0090FF30_0, 1, 1;
    %end;
    .thread T_10;
    .scope S_00909520;
T_11 ;
    %wait E_0090B670;
    %load/v 8, v0090C748_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0090CCA0_0, 0, 8;
    %load/v 8, v0090CCA0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0090FF30_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_00909630;
T_12 ;
    %vpi_call 2 49 "$display", "Guia08 - Gabriel Benjamim de Carvalho - 396690";
    %vpi_call 2 50 "$display", "D CLOCK SAIDA";
    %set/v v00635B70_0, 1, 1;
    %vpi_call 2 52 "$monitor", "%1b    %1b    %5b", v00635B70_0, v00635B18_0, v00635BC8_0;
    %delay 25, 0;
    %set/v v00635B70_0, 0, 1;
    %delay 120, 0;
    %vpi_call 2 54 "$finish";
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ex01.v";
    "./clock.v";
