Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MemAccessFIFO.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MemAccessFIFO.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MemAccessFIFO"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : MemAccessFIFO
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ISE\FastLanes2.61\IPCore_substitute.v" into library work
Parsing module <IPCore_BloRAM_SinglePort>.
Parsing module <IPCore_BloRAM_TrueDualPort_SIMT_Stack>.
Parsing module <IPCore_DisRAM_SimplePort>.
Parsing module <IPCore_DisRAM_PyseudoRom>.
Parsing module <IPCore_DualPort_DisRam>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\IPcore_FIFO.v" into library work
Parsing verilog file "GPGPUParam.v" included at line 2.
Parsing verilog file "MemoryParam.v" included at line 3.
Parsing module <MemAccessFIFO>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\ipcore_dir\IPCore_DisRAM_ROM_synth.v" into library work
Parsing module <IPCore_DisRAM_ROM2>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\ipcore_dir\IPCore_DisRAM_OC_synth.v" into library work
Parsing module <IPCore_DisRAM_OC>.
Analyzing Verilog file "D:\ISE\FastLanes2.61\ipcore_dir\IPCore_DisRAM_OC2_synth.v" into library work
Parsing module <IPCore_DisRAM_OC22>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <MemAccessFIFO>.
WARNING:HDLCompiler:413 - "D:\ISE\FastLanes2.61\IPcore_FIFO.v" Line 51: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "D:\ISE\FastLanes2.61\IPcore_FIFO.v" Line 56: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <IPCore_DisRAM_SimplePort(SRAM_DEPTH=32,SRAM_INDEX=5,DATA_WIDTH=37)>.

Elaborating module <IPCore_DisRAM_SimplePort(SRAM_DEPTH=32,SRAM_INDEX=5,DATA_WIDTH=32)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MemAccessFIFO>.
    Related source file is "D:\ISE\FastLanes2.61\IPcore_FIFO.v".
    Found 5-bit register for signal <tail>.
    Found 5-bit register for signal <head>.
    Found 5-bit register for signal <num>.
    Found 5-bit subtractor for signal <tail[4]_head[4]_sub_8_OUT> created at line 52.
    Found 16-bit adder for signal <memAccessBundle_push<15:0>> created at line 33.
    Found 5-bit adder for signal <tail[4]_GND_1_o_add_6_OUT> created at line 51.
    Found 5-bit adder for signal <head[4]_GND_1_o_add_10_OUT> created at line 56.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
Unit <MemAccessFIFO> synthesized.

Synthesizing Unit <IPCore_DisRAM_SimplePort_1>.
    Related source file is "D:\ISE\FastLanes2.61\IPCore_substitute.v".
        SRAM_DEPTH = 32
        SRAM_INDEX = 5
        DATA_WIDTH = 37
    Found 32x37-bit dual-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   1 RAM(s).
Unit <IPCore_DisRAM_SimplePort_1> synthesized.

Synthesizing Unit <IPCore_DisRAM_SimplePort_2>.
    Related source file is "D:\ISE\FastLanes2.61\IPCore_substitute.v".
        SRAM_DEPTH = 32
        SRAM_INDEX = 5
        DATA_WIDTH = 32
    Found 32x32-bit dual-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   1 RAM(s).
Unit <IPCore_DisRAM_SimplePort_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 1
 32x37-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 5-bit adder                                           : 2
 5-bit subtractor                                      : 1
# Registers                                            : 3
 5-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <IPCore_DisRAM_SimplePort_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 37-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 37-bit                    |          |
    |     addrB          | connected to signal <dpra>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <IPCore_DisRAM_SimplePort_1> synthesized (advanced).

Synthesizing (advanced) Unit <IPCore_DisRAM_SimplePort_2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <a>             |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <dpra>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <IPCore_DisRAM_SimplePort_2> synthesized (advanced).

Synthesizing (advanced) Unit <MemAccessFIFO>.
The following registers are absorbed into counter <tail>: 1 register on signal <tail>.
The following registers are absorbed into counter <head>: 1 register on signal <head>.
Unit <MemAccessFIFO> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port distributed RAM                   : 1
 32x37-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 5-bit up counter                                      : 2
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MemAccessFIFO> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MemAccessFIFO, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MemAccessFIFO.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 78
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 6
#      LUT2                        : 17
#      LUT3                        : 3
#      LUT4                        : 4
#      LUT5                        : 7
#      LUT6                        : 8
#      MUXCY                       : 15
#      XORCY                       : 16
# FlipFlops/Latches                : 15
#      FDR                         : 3
#      FDRE                        : 12
# RAMS                             : 14
#      RAM32M                      : 11
#      RAM32X1D                    : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 138
#      IBUF                        : 68
#      OBUF                        : 70

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:              15  out of  607200     0%  
 Number of Slice LUTs:                   96  out of  303600     0%  
    Number used as Logic:                46  out of  303600     0%  
    Number used as Memory:               50  out of  130800     0%  
       Number used as RAM:               50

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     96
   Number with an unused Flip Flop:      81  out of     96    84%  
   Number with an unused LUT:             0  out of     96     0%  
   Number of fully used LUT-FF pairs:    15  out of     96    15%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         139
 Number of bonded IOBs:                 139  out of    700    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.816ns (Maximum Frequency: 550.585MHz)
   Minimum input arrival time before clock: 2.053ns
   Maximum output required time after clock: 1.708ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.816ns (frequency: 550.585MHz)
  Total number of paths / destination ports: 271 / 121
-------------------------------------------------------------------------
Delay:               1.816ns (Levels of Logic = 2)
  Source:            num_4 (FF)
  Destination:       num_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: num_4 to num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  num_4 (num_4)
     LUT5:I0->O            4   0.043   0.367  full<4>1 (full_OBUF)
     LUT5:I4->O            3   0.043   0.351  _n0100_inv1 (_n0100_inv)
     FDRE:CE                   0.161          num_3
    ----------------------------------------
    Total                      1.816ns (0.483ns logic, 1.333ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 513 / 113
-------------------------------------------------------------------------
Offset:              2.053ns (Levels of Logic = 3)
  Source:            i (PAD)
  Destination:       memAccessBundleRam/Mram_data2 (RAM)
  Destination Clock: clk rising

  Data Path: i to memAccessBundleRam/Mram_data2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.000   0.534  i_IBUF (i_IBUF)
     LUT3:I0->O            1   0.043   0.613  full<4>1_SW0 (N6)
     LUT6:I0->O           14   0.043   0.411  _n0092_inv1 (_n0092_inv)
     RAM32M:WE                 0.408          memAccessBundleRam/Mram_data2
    ----------------------------------------
    Total                      2.053ns (0.494ns logic, 1.559ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 419 / 70
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 1)
  Source:            memAccessBundleRam1/Mram_data5 (RAM)
  Destination:       FIFOAddrOut<29> (PAD)
  Source Clock:      clk rising

  Data Path: memAccessBundleRam1/Mram_data5 to FIFOAddrOut<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM32M:WCLK->DOC1     1   1.369   0.339  memAccessBundleRam1/Mram_data5 (FIFOAddrOut_29_OBUF)
     OBUF:I->O                 0.000          FIFOAddrOut_29_OBUF (FIFOAddrOut<29>)
    ----------------------------------------
    Total                      1.708ns (1.369ns logic, 0.339ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.816|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.57 secs
 
--> 

Total memory usage is 444868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

