

================================================================
== Vitis HLS Report for 'full_network'
================================================================
* Date:           Tue Jun 27 09:24:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        full_network
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.610 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      369|      403|  1.230 us|  1.343 us|  370|  404|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rotationKernel_fu_253  |rotationKernel  |      143|      177|  0.477 us|  0.590 us|  143|  177|       no|
        |grp_myproject_fu_261       |myproject       |       57|       57|  0.190 us|  0.190 us|   24|   24|      yes|
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|      108|       69|    -|
|Instance             |       39|  2811|    75815|   118108|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1424|    -|
|Register             |        -|     -|      632|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       39|  2811|    76555|   119611|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|   123|        9|       30|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    41|        3|       10|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+------+-------+--------+-----+
    |          Instance         |     Module     | BRAM_18K|  DSP |   FF  |   LUT  | URAM|
    +---------------------------+----------------+---------+------+-------+--------+-----+
    |control_s_axi_U            |control_s_axi   |        0|     0|    176|     296|    0|
    |gmem_m_axi_U               |gmem_m_axi      |       30|     0|   3521|    2695|    0|
    |grp_myproject_fu_261       |myproject       |        1|  2750|  65272|  109615|    0|
    |grp_rotationKernel_fu_253  |rotationKernel  |        8|    61|   6846|    5502|    0|
    +---------------------------+----------------+---------+------+-------+--------+-----+
    |Total                      |                |       39|  2811|  75815|  118108|    0|
    +---------------------------+----------------+---------+------+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |in1_fifo_U   |        0|  36|   0|    -|     2|   16|       32|
    |out1_fifo_U  |        0|  36|   0|    -|     2|   16|       32|
    |rot_fifo_U   |        0|  36|   0|    -|     2|   16|       32|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 108|   0|    0|     6|   48|       96|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_cur_n  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n      |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n      |       and|   0|  0|   2|           1|           2|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  10|           5|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+------+-----------+-----+-----------+
    |      Name     |  LUT | Input Size| Bits| Total Bits|
    +---------------+------+-----------+-----+-----------+
    |ap_NS_fsm      |  1211|        228|    1|        228|
    |ap_done        |     9|          2|    1|          2|
    |gmem_blk_n_AR  |     9|          2|    1|          2|
    |gmem_blk_n_AW  |     9|          2|    1|          2|
    |gmem_blk_n_B   |     9|          2|    1|          2|
    |gmem_blk_n_R   |     9|          2|    1|          2|
    |gmem_blk_n_W   |     9|          2|    1|          2|
    |in1_din        |   123|         25|   16|        400|
    |in1_read       |     9|          2|    1|          2|
    |out1_write     |     9|          2|    1|          2|
    |rot_read       |     9|          2|    1|          2|
    |rot_write      |     9|          2|    1|          2|
    +---------------+------+-----------+-----+-----------+
    |Total          |  1424|        273|   27|        648|
    +---------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+-----+----+-----+-----------+
    |                  Name                  |  FF | LUT| Bits| Const Bits|
    +----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                               |  227|   0|  227|          0|
    |ap_done_reg                             |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                   |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                   |    1|   0|    1|          0|
    |ap_rst_n_inv                            |    1|   0|    1|          0|
    |ap_rst_reg_1                            |    1|   0|    1|          0|
    |ap_rst_reg_2                            |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                   |    1|   0|    1|          0|
    |grp_myproject_fu_261_ap_start_reg       |    1|   0|    1|          0|
    |grp_rotationKernel_fu_253_ap_start_reg  |    1|   0|    1|          0|
    |out1_read_reg_803                       |   16|   0|   16|          0|
    |trunc_ln38_10_reg_728                   |   11|   0|   11|          0|
    |trunc_ln38_11_reg_733                   |   11|   0|   11|          0|
    |trunc_ln38_12_reg_738                   |   11|   0|   11|          0|
    |trunc_ln38_13_reg_743                   |   11|   0|   11|          0|
    |trunc_ln38_14_reg_748                   |   11|   0|   11|          0|
    |trunc_ln38_15_reg_753                   |   11|   0|   11|          0|
    |trunc_ln38_16_reg_758                   |   11|   0|   11|          0|
    |trunc_ln38_17_reg_763                   |   11|   0|   11|          0|
    |trunc_ln38_18_reg_768                   |   11|   0|   11|          0|
    |trunc_ln38_19_reg_773                   |   11|   0|   11|          0|
    |trunc_ln38_1_reg_718                    |   11|   0|   11|          0|
    |trunc_ln38_20_reg_778                   |   11|   0|   11|          0|
    |trunc_ln38_21_reg_783                   |   11|   0|   11|          0|
    |trunc_ln38_22_reg_788                   |   11|   0|   11|          0|
    |trunc_ln38_23_reg_793                   |   11|   0|   11|          0|
    |trunc_ln38_24_reg_798                   |   11|   0|   11|          0|
    |trunc_ln38_2_reg_723                    |   11|   0|   11|          0|
    |trunc_ln38_3_reg_667                    |   58|   0|   58|          0|
    |trunc_ln38_4_reg_683                    |   11|   0|   11|          0|
    |trunc_ln38_5_reg_688                    |   11|   0|   11|          0|
    |trunc_ln38_6_reg_693                    |   11|   0|   11|          0|
    |trunc_ln38_7_reg_698                    |   11|   0|   11|          0|
    |trunc_ln38_8_reg_703                    |   11|   0|   11|          0|
    |trunc_ln38_9_reg_708                    |   11|   0|   11|          0|
    |trunc_ln38_s_reg_713                    |   11|   0|   11|          0|
    |trunc_ln_reg_672                        |   58|   0|   58|          0|
    +----------------------------------------+-----+----+-----+-----------+
    |Total                                   |  632|   0|  632|          0|
    +----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  full_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  full_network|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|  full_network|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

