#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 7;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5583465b20d0 .scope module, "count_test" "count_test" 2 5;
 .timescale -4 -7;
L_0x5583465a2ad0 .functor NOT 1, v0x5583465d3110_0, C4<0>, C4<0>, C4<0>;
v0x5583465d5070_0 .net "clk1", 0 0, v0x5583465b27c0_0;  1 drivers
v0x5583465d5130_0 .net "clk2", 0 0, v0x5583465d3110_0;  1 drivers
v0x5583465d5240_0 .net "comp", 0 0, v0x5583465d43c0_0;  1 drivers
v0x5583465d52e0_0 .net "count", 6 0, v0x5583465d4e60_0;  1 drivers
v0x5583465d5380_0 .var/i "count_int", 31 0;
v0x5583465d5420_0 .var "dummy", 0 0;
v0x5583465d54e0_0 .var "dumpfile_path", 512 0;
v0x5583465d55c0_0 .net "reset", 0 0, L_0x5583465a2ad0;  1 drivers
E_0x55834659e140 .event edge, v0x5583465d4e60_0;
S_0x5583465b2250 .scope module, "clock1" "ClockD" 2 12, 3 65 0, S_0x5583465b20d0;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x5583465afca0 .param/real "DUTY" 0 3 69, Cr<m4000000000000000gfc1>; value=0.500000
P_0x5583465afce0 .param/l "FIRST" 0 3 68, +C4<00000000000000000000000000000000>;
P_0x5583465afd20 .param/real "PERIOD" 0 3 67, Cr<m7d00000000000000gfcb>; value=1000.00
P_0x5583465afd60 .param/l "T0" 0 3 70, +C4<00000000000000000000000000000000>;
v0x5583465d24b0_0 .net "clk", 0 0, v0x5583465b27c0_0;  alias, 1 drivers
S_0x5583465b23d0 .scope module, "auxclock" "ClockT" 3 79, 3 13 0, S_0x5583465b2250;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x5583465aae60 .param/l "FIRST" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x5583465aaea0 .param/l "T0" 0 3 18, +C4<00000000000000000000000000000000>;
P_0x5583465aaee0 .param/real "T_OFF" 0 3 16, Cr<m7d00000000000000gfca>; value=500.000
P_0x5583465aaf20 .param/real "T_ON" 0 3 15, Cr<m7d00000000000000gfca>; value=500.000
v0x5583465b27c0_0 .var "clk", 0 0;
v0x5583465d21c0_0 .var/i "delay1", 31 0;
v0x5583465d22a0_0 .var/i "delay2", 31 0;
v0x5583465d2390_0 .var/i "to", 31 0;
S_0x5583465b25f0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 40, 3 40 0, S_0x5583465b23d0;
 .timescale -7 -7;
S_0x5583465d25a0 .scope module, "clock2" "ClockD" 2 17, 3 65 0, S_0x5583465b20d0;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x5583465d2770 .param/real "DUTY" 0 3 69, Cr<m4000000000000000gfc1>; value=0.500000
P_0x5583465d27b0 .param/l "FIRST" 0 3 68, +C4<00000000000000000000000000000001>;
P_0x5583465d27f0 .param/real "PERIOD" 0 3 67, Cr<m61a8000000000000gfd3>; value=200000.
P_0x5583465d2830 .param/l "T0" 0 3 70, +C4<00000000000000000000000000000000>;
v0x5583465d34e0_0 .net "clk", 0 0, v0x5583465d3110_0;  alias, 1 drivers
S_0x5583465d2a40 .scope module, "auxclock" "ClockT" 3 79, 3 13 0, S_0x5583465d25a0;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x5583465d2c30 .param/l "FIRST" 0 3 17, +C4<00000000000000000000000000000001>;
P_0x5583465d2c70 .param/l "T0" 0 3 18, +C4<00000000000000000000000000000000>;
P_0x5583465d2cb0 .param/real "T_OFF" 0 3 16, Cr<m61a8000000000000gfd2>; value=100000.
P_0x5583465d2cf0 .param/real "T_ON" 0 3 15, Cr<m61a8000000000000gfd2>; value=100000.
v0x5583465d3110_0 .var "clk", 0 0;
v0x5583465d31f0_0 .var/i "delay1", 31 0;
v0x5583465d32d0_0 .var/i "delay2", 31 0;
v0x5583465d33c0_0 .var/i "to", 31 0;
S_0x5583465d2f20 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 40, 3 40 0, S_0x5583465d2a40;
 .timescale -7 -7;
S_0x5583465d35d0 .scope module, "compare" "Comparator" 2 22, 4 9 0, S_0x5583465b20d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "comp"
P_0x5583465ae7d0 .param/real "PERIOD" 0 4 11, Cr<m61a8000000000000gfd3>; value=200000.
P_0x5583465ae810 .param/real "T_STOP" 0 4 12, Cr<m7530000000000000gfd1>; value=60000.0
v0x5583465d4880_0 .net "comp", 0 0, v0x5583465d43c0_0;  alias, 1 drivers
S_0x5583465d3870 .scope module, "comparator" "ClockP" 4 21, 3 92 0, S_0x5583465d35d0;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x5583465d3a60 .param/l "FIRST" 0 3 96, +C4<00000000000000000000000000000000>;
P_0x5583465d3aa0 .param/real "PERIOD" 0 3 94, Cr<m61a8000000000000gfd3>; value=200000.
P_0x5583465d3ae0 .param/real "T0" 0 3 97, Cr<m7530000000000000gfd1>; value=60000.0
P_0x5583465d3b20 .param/real "T_ON" 0 3 95, Cr<m7530000000000000gfd2>; value=120000.
v0x5583465d4790_0 .net "clk", 0 0, v0x5583465d43c0_0;  alias, 1 drivers
S_0x5583465d3d20 .scope module, "auxclock" "ClockT" 3 106, 3 13 0, S_0x5583465d3870;
 .timescale -7 -7;
    .port_info 0 /OUTPUT 1 "clk"
P_0x5583465d3f10 .param/l "FIRST" 0 3 17, +C4<00000000000000000000000000000000>;
P_0x5583465d3f50 .param/real "T0" 0 3 18, Cr<m7530000000000000gfd1>; value=60000.0
P_0x5583465d3f90 .param/real "T_OFF" 0 3 16, Cr<m4e20000000000000gfd2>; value=80000.0
P_0x5583465d3fd0 .param/real "T_ON" 0 3 15, Cr<m7530000000000000gfd2>; value=120000.
v0x5583465d43c0_0 .var "clk", 0 0;
v0x5583465d44a0_0 .var/i "delay1", 31 0;
v0x5583465d4580_0 .var/i "delay2", 31 0;
v0x5583465d4670_0 .var/i "to", 31 0;
S_0x5583465d41d0 .scope begin, "CLOCK_DRIVER" "CLOCK_DRIVER" 3 40, 3 40 0, S_0x5583465d3d20;
 .timescale -7 -7;
S_0x5583465d49b0 .scope module, "my_counter" "SincCounter" 2 26, 5 12 0, S_0x5583465b20d0;
 .timescale -4 -7;
    .port_info 0 /OUTPUT 7 "out"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "enable"
P_0x5583465d4b80 .param/l "WIDTH" 0 5 14, +C4<00000000000000000000000000000111>;
v0x5583465d4c90_0 .net "clk", 0 0, v0x5583465b27c0_0;  alias, 1 drivers
v0x5583465d4da0_0 .net "enable", 0 0, v0x5583465d43c0_0;  alias, 1 drivers
v0x5583465d4e60_0 .var "out", 6 0;
v0x5583465d4f00_0 .net "reset", 0 0, L_0x5583465a2ad0;  alias, 1 drivers
E_0x55834659e4b0 .event edge, v0x5583465d4f00_0;
E_0x55834659e6d0 .event posedge, v0x5583465b27c0_0;
    .scope S_0x5583465b23d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d21c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5583465b23d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d22a0_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x5583465b23d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d2390_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x5583465b23d0;
T_3 ;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x5583465d21c0_0, 0, 32;
    %pushi/vec4 500, 0, 32;
    %store/vec4 v0x5583465d22a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583465b27c0_0, 0;
    %end;
    .thread T_3;
    .scope S_0x5583465b23d0;
T_4 ;
    %fork t_1, S_0x5583465b25f0;
    %jmp t_0;
    .scope S_0x5583465b25f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5583465d2390_0;
    %cmp/s;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v0x5583465d2390_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d2390_0, 0, 32;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583465b27c0_0, 0;
    %load/vec4 v0x5583465d21c0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583465b27c0_0, 0;
    %load/vec4 v0x5583465d22a0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x5583465b23d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5583465d2a40;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d31f0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x5583465d2a40;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d32d0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x5583465d2a40;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d33c0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x5583465d2a40;
T_8 ;
    %pushi/vec4 100000, 0, 32;
    %store/vec4 v0x5583465d31f0_0, 0, 32;
    %pushi/vec4 100000, 0, 32;
    %store/vec4 v0x5583465d32d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583465d3110_0, 0;
    %end;
    .thread T_8;
    .scope S_0x5583465d2a40;
T_9 ;
    %fork t_3, S_0x5583465d2f20;
    %jmp t_2;
    .scope S_0x5583465d2f20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5583465d33c0_0;
    %cmp/s;
    %jmp/0xz  T_9.0, 5;
    %load/vec4 v0x5583465d33c0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d33c0_0, 0, 32;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583465d3110_0, 0;
    %load/vec4 v0x5583465d31f0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583465d3110_0, 0;
    %load/vec4 v0x5583465d32d0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x5583465d2a40;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5583465d3d20;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d44a0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x5583465d3d20;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d4580_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x5583465d3d20;
T_12 ;
    %pushi/vec4 60000, 0, 32;
    %store/vec4 v0x5583465d4670_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x5583465d3d20;
T_13 ;
    %pushi/vec4 80000, 0, 32;
    %store/vec4 v0x5583465d44a0_0, 0, 32;
    %pushi/vec4 120000, 0, 32;
    %store/vec4 v0x5583465d4580_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583465d43c0_0, 0;
    %end;
    .thread T_13;
    .scope S_0x5583465d3d20;
T_14 ;
    %fork t_5, S_0x5583465d41d0;
    %jmp t_4;
    .scope S_0x5583465d41d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5583465d4670_0;
    %cmp/s;
    %jmp/0xz  T_14.0, 5;
    %load/vec4 v0x5583465d4670_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5583465d4670_0, 0, 32;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5583465d43c0_0, 0;
    %load/vec4 v0x5583465d44a0_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5583465d43c0_0, 0;
    %load/vec4 v0x5583465d4580_0;
    %pad/s 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %end;
    .scope S_0x5583465d3d20;
t_4 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5583465d49b0;
T_15 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5583465d4e60_0, 0, 7;
    %end;
    .thread T_15;
    .scope S_0x5583465d49b0;
T_16 ;
    %wait E_0x55834659e6d0;
    %load/vec4 v0x5583465d4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x5583465d4e60_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5583465d4e60_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5583465d49b0;
T_17 ;
    %wait E_0x55834659e4b0;
    %load/vec4 v0x5583465d4f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 7;
    %cassign/vec4 v0x5583465d4e60_0;
    %jmp T_17.1;
T_17.0 ;
    %deassign v0x5583465d4e60_0, 0, 7;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5583465b20d0;
T_18 ;
    %wait E_0x55834659e140;
    %load/vec4 v0x5583465d52e0_0;
    %pad/u 32;
    %store/vec4 v0x5583465d5380_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5583465b20d0;
T_19 ;
    %delay 800000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x5583465b20d0;
T_20 ;
    %pushi/vec4 3739936992, 0, 466;
    %concati/vec4 3941096684, 0, 32;
    %concati/vec4 25444, 0, 15;
    %store/vec4 v0x5583465d54e0_0, 0, 513;
    %end;
    .thread T_20;
    .scope S_0x5583465b20d0;
T_21 ;
    %vpi_func 2 43 "$value$plusargs" 32, "VCD_PATH=%s", v0x5583465d54e0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x5583465d5420_0, 0, 1;
    %vpi_call 2 44 "$dumpfile", v0x5583465d54e0_0 {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5583465b20d0 {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/main.v";
    "src/clock_lib.v";
    "src/comparator.v";
    "src/counter.v";
