[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/Mux3"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Mux3|Mux3>io_result",
    "sources":[
      "~Mux3|Mux3>io_second",
      "~Mux3|Mux3>io_control",
      "~Mux3|Mux3>io_first",
      "~Mux3|Mux3>io_zeroth"
    ]
  }
]