;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV 0, <-20
	MOV 194, <-20
	DJN -1, @-20
	CMP 0, <-20
	SUB @124, -6
	SLT #300, 990
	SUB @124, -6
	SUB @120, 6
	ADD 210, 0
	SUB 0, @2
	SUB @121, 100
	SUB -1, <-20
	SUB @121, 100
	MOV 0, <-20
	SUB -700, -600
	SUB #-0, -11
	SUB <-617, -20
	SUB @121, 103
	MOV 194, <-20
	SLT 126, 0
	MOV 194, <-20
	MOV 194, <-20
	MOV 194, <-20
	SUB @121, 100
	MOV 194, <-20
	MOV 194, <-20
	ADD 270, 60
	SUB -201, <-26
	SUB @121, 100
	MOV 0, -202
	SPL 2, -202
	SUB -7, <-20
	SUB 100, -100
	SUB @124, -6
	DJN -1, @-20
	SPL 600, -202
	CMP -7, <-420
	MOV 0, <-20
	SUB -700, -600
	SUB -1, <-20
	SUB @124, -6
	SUB @127, 100
	SPL 0, -202
	SUB @124, -6
	SUB @120, 6
	ADD 210, 0
	SUB 0, @2
	SUB -1, <-20
	SUB -1, <-20
	SUB @121, 100
	MOV 194, <-20
