-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/justin/Documents/FPGA/Util/spi/spi_master_cpol1_cpha0/test/spi_master_cpol1_cpha0_tb_isim_beh.exe" -prj "/home/justin/Documents/FPGA/Util/spi/spi_master_cpol1_cpha0/test/spi_master_cpol1_cpha0_tb_beh.prj" "work.spi_master_cpol1_cpha0_tb" "work.glbl" 
