#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 16 16:09:38 2019
# Process ID: 31097
# Current directory: /home/zummo/snoplus/TUBii/project_tubii_7020
# Command line: vivado
# Log file: /home/zummo/snoplus/TUBii/project_tubii_7020/vivado.log
# Journal file: /home/zummo/snoplus/TUBii/project_tubii_7020/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/zummo/snoplus/TUBii/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv user.org:user:register_mux:1.0 register_mux_1
endgroup
connect_bd_net [get_bd_ports smellie_delay_in] [get_bd_pins register_mux_1/mux_in1]
connect_bd_net [get_bd_ports generic_delay_in] [get_bd_pins register_mux_1/mux_in0]
disconnect_bd_net /s00_axi_userin_1 [get_bd_pins genericDelay/pulse_in]
startgroup
connect_bd_net [get_bd_pins register_mux_1/mux_out] [get_bd_pins genericDelay/pulse_in]
endgroup
disconnect_bd_net /s00_axi_userin_1 [get_bd_pins register_mux_0/mux_in1]
connect_bd_net [get_bd_pins register_mux_0/mux_in1] [get_bd_pins register_mux_1/mux_out]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins tellieDelay/s00_axi_aclk]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins tellieDelay/s00_axi_aclk]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins register_mux_1/s00_axi_aclk]
connect_bd_net [get_bd_pins register_mux_1/s00_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
startgroup
set_property -dict [list CONFIG.NUM_MI {31}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_net [get_bd_pins axi_interconnect_0/M30_ARESETN] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi_interconnect_0/M30_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M30_AXI] [get_bd_intf_pins register_mux_1/S00_AXI]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins telliePulser/s00_axi_aclk]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins telliePulser/s00_axi_aclk]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_interconnect_0/M14_ACLK]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins axi_interconnect_0/M14_ACLK]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_interconnect_0/M16_ACLK]
set_property location {2 987 1011} [get_bd_cells axi_interconnect_0]
connect_bd_net [get_bd_ports Clk_in] [get_bd_pins axi_interconnect_0/M16_ACLK]
assign_bd_address [get_bd_addr_segs {register_mux_1/S00_AXI/S00_AXI_reg }]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_register_mux_1_S00_AXI_reg}]
set_property offset 0x43C24000 [get_bd_addr_segs {processing_system7_0/Data/SEG_register_mux_1_S00_AXI_reg}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
disconnect_bd_net /clk_in [get_bd_pins register_mux_1/s00_axi_aclk]
connect_bd_net [get_bd_pins register_mux_1/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
