-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tpg_calculate_square_border is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tpg_src_width : IN STD_LOGIC_VECTOR (31 downto 0);
    tpg_src_height : IN STD_LOGIC_VECTOR (31 downto 0);
    tpg_vid_aspect : IN STD_LOGIC_VECTOR (31 downto 0);
    tpg_pix_aspect : IN STD_LOGIC_VECTOR (31 downto 0);
    tpg_border_left : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_border_left_ap_vld : OUT STD_LOGIC;
    tpg_border_width : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_border_width_ap_vld : OUT STD_LOGIC;
    tpg_border_top : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_border_top_ap_vld : OUT STD_LOGIC;
    tpg_border_height : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_border_height_ap_vld : OUT STD_LOGIC;
    tpg_square_width : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_square_width_ap_vld : OUT STD_LOGIC;
    tpg_square_left : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_square_left_ap_vld : OUT STD_LOGIC;
    tpg_square_height : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_square_height_ap_vld : OUT STD_LOGIC;
    tpg_square_top : OUT STD_LOGIC_VECTOR (31 downto 0);
    tpg_square_top_ap_vld : OUT STD_LOGIC );
end;


architecture behav of tpg_calculate_square_border is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "tpg_calculate_square_border,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.375000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=24,HLS_SYN_FF=340,HLS_SYN_LUT=1677,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1BA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111010";
    constant ap_const_lv32_1FA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111010";
    constant ap_const_lv65_19999999A : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000110011001100110011001100110011010";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv31_2 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv65_1745D1746 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101110100010111010001011101000110";
    constant ap_const_lv32_FFFFFE46 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111001000110";
    constant ap_const_lv65_1C71C71C8 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000111000111000111000111000111001000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_FFFFFE06 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111000000110";
    constant ap_const_lv65_124924925 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000100100100100100100100100100100101";
    constant ap_const_lv65_155555556 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101010101010101010101010101010110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv30_3FFFFFFE : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_1_reg_1133 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_2_reg_1138 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sq_w_3_fu_422_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tpg_vid_aspect_read_read_fu_148_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln45_fu_527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln45_reg_1171 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln46_fu_553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln46_reg_1175 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln46_1_fu_578_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln91_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln91_reg_1190 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_reg_1194 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln98_fu_681_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln75_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln75_reg_1214 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_reg_1218 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_7_reg_1223 : STD_LOGIC_VECTOR (27 downto 0);
    signal icmp_ln59_fu_802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln59_reg_1228 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1232 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln66_fu_846_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sq_h_1_reg_216 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20 : STD_LOGIC_VECTOR (30 downto 0);
    signal tpg_border_left_new_s_reg_225 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_phi_mux_tpg_border_width_new_phi_fu_261_p20 : STD_LOGIC_VECTOR (31 downto 0);
    signal tpg_border_width_new_reg_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln93_fu_915_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln77_fu_986_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln61_fu_1073_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_tpg_border_top_new_0_phi_fu_288_p20 : STD_LOGIC_VECTOR (30 downto 0);
    signal tpg_border_top_new_0_reg_284 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_phi_mux_tpg_border_height_ne_phi_fu_320_p20 : STD_LOGIC_VECTOR (31 downto 0);
    signal tpg_border_height_ne_reg_315 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln82_fu_1014_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln37_fu_498_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln49_fu_582_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln32_fu_345_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln32_fu_355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln32_fu_355_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_fu_375_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln33_fu_371_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln_fu_383_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln33_fu_391_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal sq_w_fu_405_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln32_fu_412_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal sq_w_1_fu_416_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal lshr_ln_fu_439_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln1_fu_453_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln38_1_fu_461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln38_fu_449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ana_sq_w_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln40_fu_471_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_476_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ana_sq_w_1_fu_484_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln37_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln40_fu_490_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln33_fu_429_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln44_fu_507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln1_fu_512_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln46_fu_533_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal shl_ln46_1_fu_545_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1_fu_537_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln46_fu_562_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln46_fu_562_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_4_fu_568_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal sub_ln50_fu_587_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln2_fu_592_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln88_fu_607_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln91_fu_622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln91_1_fu_632_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln92_fu_647_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln92_fu_647_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_10_fu_663_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal and_ln6_fu_673_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln99_fu_685_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln72_fu_700_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln75_fu_715_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln75_1_fu_725_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln75_2_fu_730_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln75_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln75_fu_735_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln76_fu_751_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln76_fu_751_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln82_fu_771_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln82_fu_771_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal shl_ln59_fu_787_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln59_fu_792_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln59_1_fu_797_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln60_fu_812_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln60_fu_812_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_s_fu_828_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal and_ln2_fu_838_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln67_fu_850_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln7_fu_865_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln92_1_fu_876_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln93_fu_880_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_885_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln92_fu_872_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln93_fu_895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln94_fu_901_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln93_fu_907_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln95_fu_920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln5_fu_936_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln76_1_fu_947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln77_fu_951_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_956_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal zext_ln76_fu_943_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln77_fu_966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln78_fu_972_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln77_fu_978_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sub_ln79_fu_991_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln4_fu_1007_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal sub_ln83_fu_1019_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln3_fu_1035_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln60_fu_1042_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln61_fu_1046_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1051_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln61_fu_1061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln62_fu_1067_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln63_fu_1082_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln32_fu_355_p10 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln46_fu_562_p10 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln60_fu_812_p00 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln76_fu_751_p00 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln82_fu_771_p00 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln92_fu_647_p00 : STD_LOGIC_VECTOR (64 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    sq_h_1_reg_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln45_fu_527_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                sq_h_1_reg_216 <= sq_w_3_fu_422_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                sq_h_1_reg_216 <= zext_ln46_1_fu_578_p1;
            end if; 
        end if;
    end process;

    tpg_border_height_ne_reg_315_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_fu_802_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_height_ne_reg_315 <= zext_ln66_fu_846_p1;
            elsif (((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_height_ne_reg_315 <= ap_const_lv32_1FA;
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_height_ne_reg_315 <= zext_ln82_fu_1014_p1;
            elsif (((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_height_ne_reg_315 <= ap_const_lv32_1BA;
            elsif (((icmp_ln91_fu_637_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_height_ne_reg_315 <= zext_ln98_fu_681_p1;
            elsif ((((icmp_ln59_reg_1228 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln75_reg_1214 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln91_reg_1190 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82)) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                tpg_border_height_ne_reg_315 <= tpg_src_height;
            end if; 
        end if;
    end process;

    tpg_border_left_new_s_reg_225_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_reg_1228 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_left_new_s_reg_225 <= sub_ln63_fu_1082_p2(31 downto 1);
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_left_new_s_reg_225 <= sub_ln79_fu_991_p2(31 downto 1);
            elsif (((icmp_ln91_reg_1190 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_left_new_s_reg_225 <= sub_ln95_fu_920_p2(31 downto 1);
            elsif ((((icmp_ln75_reg_1214 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln59_fu_802_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln91_fu_637_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82)) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                tpg_border_left_new_s_reg_225 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    tpg_border_top_new_0_reg_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_fu_802_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_top_new_0_reg_284 <= sub_ln67_fu_850_p2(31 downto 1);
            elsif (((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_top_new_0_reg_284 <= add_ln72_fu_700_p2(31 downto 1);
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_top_new_0_reg_284 <= sub_ln83_fu_1019_p2(31 downto 1);
            elsif (((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_top_new_0_reg_284 <= add_ln88_fu_607_p2(31 downto 1);
            elsif (((icmp_ln91_fu_637_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                tpg_border_top_new_0_reg_284 <= sub_ln99_fu_685_p2(31 downto 1);
            elsif ((((icmp_ln59_reg_1228 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln75_reg_1214 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln91_reg_1190 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82)) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                tpg_border_top_new_0_reg_284 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    tpg_border_width_new_reg_258_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_reg_1228 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_width_new_reg_258 <= select_ln61_fu_1073_p3;
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_width_new_reg_258 <= sext_ln77_fu_986_p1;
            elsif (((icmp_ln91_reg_1190 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                tpg_border_width_new_reg_258 <= sext_ln93_fu_915_p1;
            elsif ((((icmp_ln75_reg_1214 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln59_fu_802_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln91_fu_637_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((icmp_ln45_reg_1171 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80)) and not((tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82)) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                tpg_border_width_new_reg_258 <= tpg_src_width;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln45_fu_527_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    add_ln46_reg_1175(31 downto 2) <= add_ln46_fu_553_p2(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                icmp_ln45_reg_1171 <= icmp_ln45_fu_527_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln59_reg_1228 <= icmp_ln59_fu_802_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln75_reg_1214 <= icmp_ln75_fu_741_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                icmp_ln91_reg_1190 <= icmp_ln91_fu_637_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln91_fu_637_p2 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_11_reg_1194 <= mul_ln92_fu_647_p2(64 downto 37);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                tmp_1_reg_1133 <= mul_ln32_fu_355_p2(64 downto 36);
                tmp_2_reg_1138 <= sub_ln33_fu_391_p2(1 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln59_fu_802_p2 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_5_reg_1232 <= mul_ln60_fu_812_p2(64 downto 35);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_fu_741_p2 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_7_reg_1223 <= mul_ln82_fu_771_p2(64 downto 37);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln75_fu_741_p2 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_8_reg_1218 <= mul_ln76_fu_751_p2(64 downto 37);
            end if;
        end if;
    end process;
    add_ln46_reg_1175(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln45_fu_527_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln45_fu_527_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln46_fu_553_p2 <= std_logic_vector(unsigned(shl_ln46_1_fu_545_p3) + unsigned(shl_ln1_fu_537_p3));
    add_ln62_fu_1067_p2 <= std_logic_vector(unsigned(zext_ln60_fu_1042_p1) + unsigned(ap_const_lv32_FFFFFFFE));
    add_ln72_fu_700_p2 <= std_logic_vector(unsigned(tpg_src_height) + unsigned(ap_const_lv32_FFFFFE06));
    add_ln75_fu_720_p2 <= std_logic_vector(unsigned(tpg_src_width) + unsigned(shl_ln75_fu_715_p2));
    add_ln78_fu_972_p2 <= std_logic_vector(unsigned(zext_ln76_fu_943_p1) + unsigned(ap_const_lv30_3FFFFFFE));
    add_ln88_fu_607_p2 <= std_logic_vector(unsigned(tpg_src_height) + unsigned(ap_const_lv32_FFFFFE46));
    add_ln91_fu_627_p2 <= std_logic_vector(unsigned(tpg_src_width) + unsigned(shl_ln91_fu_622_p2));
    add_ln94_fu_901_p2 <= std_logic_vector(unsigned(zext_ln92_fu_872_p1) + unsigned(ap_const_lv30_3FFFFFFE));
    ana_sq_w_1_fu_484_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(ana_sq_w_fu_465_p2));
    ana_sq_w_fu_465_p2 <= std_logic_vector(unsigned(zext_ln38_1_fu_461_p1) - unsigned(zext_ln38_fu_449_p1));
    and_ln1_fu_453_p3 <= (lshr_ln_fu_439_p4 & ap_const_lv2_0);
    and_ln2_fu_838_p3 <= (tmp_s_fu_828_p4 & ap_const_lv1_0);
    and_ln3_fu_1035_p3 <= (tmp_5_reg_1232 & ap_const_lv1_0);
    and_ln4_fu_1007_p3 <= (tmp_7_reg_1223 & ap_const_lv1_0);
    and_ln5_fu_936_p3 <= (tmp_8_reg_1218 & ap_const_lv1_0);
    and_ln6_fu_673_p3 <= (tmp_10_fu_663_p4 & ap_const_lv1_0);
    and_ln7_fu_865_p3 <= (tmp_11_reg_1194 & ap_const_lv1_0);
    and_ln_fu_383_p3 <= (tmp_fu_375_p3 & ap_const_lv1_0);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_done_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_tpg_border_height_ne_phi_fu_320_p20_assign_proc : process(tpg_src_height, tpg_vid_aspect_read_read_fu_148_p2, icmp_ln45_reg_1171, icmp_ln91_reg_1190, icmp_ln75_reg_1214, icmp_ln59_reg_1228, ap_CS_fsm_state5, tpg_border_height_ne_reg_315, zext_ln82_fu_1014_p1)
    begin
        if (((icmp_ln75_reg_1214 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_tpg_border_height_ne_phi_fu_320_p20 <= zext_ln82_fu_1014_p1;
        elsif ((((icmp_ln59_reg_1228 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln75_reg_1214 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln91_reg_1190 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            ap_phi_mux_tpg_border_height_ne_phi_fu_320_p20 <= tpg_src_height;
        else 
            ap_phi_mux_tpg_border_height_ne_phi_fu_320_p20 <= tpg_border_height_ne_reg_315;
        end if; 
    end process;


    ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20_assign_proc : process(tpg_vid_aspect_read_read_fu_148_p2, icmp_ln45_reg_1171, icmp_ln91_reg_1190, icmp_ln75_reg_1214, icmp_ln59_reg_1228, tpg_border_left_new_s_reg_225, ap_CS_fsm_state5, sub_ln95_fu_920_p2, sub_ln79_fu_991_p2, sub_ln63_fu_1082_p2)
    begin
        if (((icmp_ln45_reg_1171 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
            if (((icmp_ln59_reg_1228 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80))) then 
                ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20 <= sub_ln63_fu_1082_p2(31 downto 1);
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82))) then 
                ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20 <= sub_ln79_fu_991_p2(31 downto 1);
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82))) then 
                ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20 <= ap_const_lv31_0;
            elsif (((icmp_ln91_reg_1190 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81))) then 
                ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20 <= sub_ln95_fu_920_p2(31 downto 1);
            else 
                ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20 <= tpg_border_left_new_s_reg_225;
            end if;
        else 
            ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20 <= tpg_border_left_new_s_reg_225;
        end if; 
    end process;


    ap_phi_mux_tpg_border_top_new_0_phi_fu_288_p20_assign_proc : process(tpg_vid_aspect_read_read_fu_148_p2, icmp_ln45_reg_1171, icmp_ln91_reg_1190, icmp_ln75_reg_1214, icmp_ln59_reg_1228, ap_CS_fsm_state5, tpg_border_top_new_0_reg_284, sub_ln83_fu_1019_p2)
    begin
        if (((icmp_ln75_reg_1214 = ap_const_lv1_1) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_phi_mux_tpg_border_top_new_0_phi_fu_288_p20 <= sub_ln83_fu_1019_p2(31 downto 1);
        elsif ((((icmp_ln59_reg_1228 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln75_reg_1214 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln91_reg_1190 = ap_const_lv1_0) and (icmp_ln45_reg_1171 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            ap_phi_mux_tpg_border_top_new_0_phi_fu_288_p20 <= ap_const_lv31_0;
        else 
            ap_phi_mux_tpg_border_top_new_0_phi_fu_288_p20 <= tpg_border_top_new_0_reg_284;
        end if; 
    end process;


    ap_phi_mux_tpg_border_width_new_phi_fu_261_p20_assign_proc : process(tpg_src_width, tpg_vid_aspect_read_read_fu_148_p2, icmp_ln45_reg_1171, icmp_ln91_reg_1190, icmp_ln75_reg_1214, icmp_ln59_reg_1228, ap_CS_fsm_state5, tpg_border_width_new_reg_258, sext_ln93_fu_915_p1, sext_ln77_fu_986_p1, select_ln61_fu_1073_p3)
    begin
        if (((icmp_ln45_reg_1171 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
            if (((icmp_ln59_reg_1228 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_80))) then 
                ap_phi_mux_tpg_border_width_new_phi_fu_261_p20 <= select_ln61_fu_1073_p3;
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82))) then 
                ap_phi_mux_tpg_border_width_new_phi_fu_261_p20 <= sext_ln77_fu_986_p1;
            elsif (((icmp_ln75_reg_1214 = ap_const_lv1_1) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_82))) then 
                ap_phi_mux_tpg_border_width_new_phi_fu_261_p20 <= tpg_src_width;
            elsif (((icmp_ln91_reg_1190 = ap_const_lv1_0) and (tpg_vid_aspect_read_read_fu_148_p2 = ap_const_lv32_81))) then 
                ap_phi_mux_tpg_border_width_new_phi_fu_261_p20 <= sext_ln93_fu_915_p1;
            else 
                ap_phi_mux_tpg_border_width_new_phi_fu_261_p20 <= tpg_border_width_new_reg_258;
            end if;
        else 
            ap_phi_mux_tpg_border_width_new_phi_fu_261_p20 <= tpg_border_width_new_reg_258;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln37_fu_433_p2 <= "1" when (tpg_vid_aspect = ap_const_lv32_0) else "0";
    icmp_ln45_fu_527_p2 <= "1" when (tpg_pix_aspect = ap_const_lv32_0) else "0";
    icmp_ln59_fu_802_p2 <= "1" when (unsigned(sub_ln59_fu_792_p2) < unsigned(shl_ln59_1_fu_797_p2)) else "0";
    icmp_ln61_fu_1061_p2 <= "0" when (tmp_6_fu_1051_p4 = ap_const_lv30_0) else "1";
    icmp_ln75_fu_741_p2 <= "1" when (unsigned(add_ln75_fu_720_p2) < unsigned(sub_ln75_fu_735_p2)) else "0";
    icmp_ln77_fu_966_p2 <= "0" when (tmp_9_fu_956_p4 = ap_const_lv30_0) else "1";
    icmp_ln91_fu_637_p2 <= "1" when (unsigned(add_ln91_fu_627_p2) < unsigned(shl_ln91_1_fu_632_p2)) else "0";
    icmp_ln93_fu_895_p2 <= "0" when (tmp_12_fu_885_p4 = ap_const_lv30_0) else "1";
    lshr_ln1_fu_512_p4 <= sub_ln44_fu_507_p2(31 downto 1);
    lshr_ln2_fu_592_p4 <= sub_ln50_fu_587_p2(31 downto 1);
    lshr_ln_fu_439_p4 <= sq_w_3_fu_422_p3(30 downto 2);
    mul_ln32_fu_355_p1 <= mul_ln32_fu_355_p10(32 - 1 downto 0);
    mul_ln32_fu_355_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln32_fu_345_p2),65));
    mul_ln32_fu_355_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv65_19999999A) * unsigned(mul_ln32_fu_355_p1), 65));
    mul_ln46_fu_562_p1 <= mul_ln46_fu_562_p10(32 - 1 downto 0);
    mul_ln46_fu_562_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln46_reg_1175),65));
    mul_ln46_fu_562_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv65_1745D1746) * unsigned(mul_ln46_fu_562_p1), 65));
    mul_ln60_fu_812_p0 <= mul_ln60_fu_812_p00(32 - 1 downto 0);
    mul_ln60_fu_812_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln59_1_fu_797_p2),65));
    mul_ln60_fu_812_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln60_fu_812_p0) * unsigned(ap_const_lv65_155555556), 65));
    mul_ln76_fu_751_p0 <= mul_ln76_fu_751_p00(32 - 1 downto 0);
    mul_ln76_fu_751_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln75_fu_735_p2),65));
    mul_ln76_fu_751_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln76_fu_751_p0) * unsigned(ap_const_lv65_1C71C71C8), 65));
    mul_ln82_fu_771_p0 <= mul_ln82_fu_771_p00(32 - 1 downto 0);
    mul_ln82_fu_771_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln75_fu_720_p2),65));
    mul_ln82_fu_771_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln82_fu_771_p0) * unsigned(ap_const_lv65_124924925), 65));
    mul_ln92_fu_647_p0 <= mul_ln92_fu_647_p00(32 - 1 downto 0);
    mul_ln92_fu_647_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln91_1_fu_632_p2),65));
    mul_ln92_fu_647_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln92_fu_647_p0) * unsigned(ap_const_lv65_1C71C71C8), 65));
    select_ln37_fu_498_p3 <= 
        select_ln40_fu_490_p3 when (icmp_ln37_fu_433_p2(0) = '1') else 
        zext_ln33_fu_429_p1;
    select_ln40_fu_490_p3 <= 
        ana_sq_w_1_fu_484_p2 when (tmp_3_fu_476_p3(0) = '1') else 
        ana_sq_w_fu_465_p2;
    select_ln61_fu_1073_p3 <= 
        add_ln62_fu_1067_p2 when (icmp_ln61_fu_1061_p2(0) = '1') else 
        zext_ln60_fu_1042_p1;
    select_ln77_fu_978_p3 <= 
        add_ln78_fu_972_p2 when (icmp_ln77_fu_966_p2(0) = '1') else 
        zext_ln76_fu_943_p1;
    select_ln93_fu_907_p3 <= 
        add_ln94_fu_901_p2 when (icmp_ln93_fu_895_p2(0) = '1') else 
        zext_ln92_fu_872_p1;
        sext_ln77_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln77_fu_978_p3),32));

        sext_ln93_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln93_fu_907_p3),32));

    shl_ln1_fu_537_p3 <= (trunc_ln46_fu_533_p1 & ap_const_lv3_0);
    shl_ln32_fu_345_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_width),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln46_1_fu_545_p3 <= (sq_w_3_fu_422_p3 & ap_const_lv1_0);
    shl_ln59_1_fu_797_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_height),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln59_fu_787_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_width),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln75_1_fu_725_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_height),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln75_2_fu_730_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_height),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln75_fu_715_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_width),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    shl_ln91_1_fu_632_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_height),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln91_fu_622_p2 <= std_logic_vector(shift_left(unsigned(tpg_src_width),to_integer(unsigned('0' & ap_const_lv32_3(31-1 downto 0)))));
    sq_w_1_fu_416_p2 <= std_logic_vector(unsigned(ap_const_lv31_2) + unsigned(zext_ln32_fu_412_p1));
    sq_w_3_fu_422_p3 <= 
        sq_w_1_fu_416_p2 when (tmp_2_reg_1138(0) = '1') else 
        zext_ln32_fu_412_p1;
    sq_w_fu_405_p3 <= (tmp_1_reg_1133 & ap_const_lv1_0);
    sub_ln33_fu_391_p2 <= std_logic_vector(unsigned(trunc_ln33_fu_371_p1) - unsigned(and_ln_fu_383_p3));
    sub_ln40_fu_471_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(ana_sq_w_fu_465_p2));
    sub_ln44_fu_507_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(select_ln37_fu_498_p3));
    sub_ln50_fu_587_p2 <= std_logic_vector(unsigned(tpg_src_height) - unsigned(zext_ln49_fu_582_p1));
    sub_ln59_fu_792_p2 <= std_logic_vector(unsigned(shl_ln59_fu_787_p2) - unsigned(tpg_src_width));
    sub_ln61_fu_1046_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(zext_ln60_fu_1042_p1));
    sub_ln63_fu_1082_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(select_ln61_fu_1073_p3));
    sub_ln67_fu_850_p2 <= std_logic_vector(unsigned(tpg_src_height) - unsigned(zext_ln66_fu_846_p1));
    sub_ln75_fu_735_p2 <= std_logic_vector(unsigned(shl_ln75_1_fu_725_p2) - unsigned(shl_ln75_2_fu_730_p2));
    sub_ln77_fu_951_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(zext_ln76_1_fu_947_p1));
    sub_ln79_fu_991_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(sext_ln77_fu_986_p1));
    sub_ln83_fu_1019_p2 <= std_logic_vector(unsigned(tpg_src_height) - unsigned(zext_ln82_fu_1014_p1));
    sub_ln93_fu_880_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(zext_ln92_1_fu_876_p1));
    sub_ln95_fu_920_p2 <= std_logic_vector(unsigned(tpg_src_width) - unsigned(sext_ln93_fu_915_p1));
    sub_ln99_fu_685_p2 <= std_logic_vector(unsigned(tpg_src_height) - unsigned(zext_ln98_fu_681_p1));
    tmp_10_fu_663_p4 <= add_ln91_fu_627_p2(31 downto 5);
    tmp_12_fu_885_p4 <= sub_ln93_fu_880_p2(31 downto 2);
    tmp_3_fu_476_p3 <= sub_ln40_fu_471_p2(1 downto 1);
    tmp_4_fu_568_p4 <= mul_ln46_fu_562_p2(64 downto 36);
    tmp_6_fu_1051_p4 <= sub_ln61_fu_1046_p2(31 downto 2);
    tmp_9_fu_956_p4 <= sub_ln77_fu_951_p2(31 downto 2);
    tmp_fu_375_p3 <= mul_ln32_fu_355_p2(36 downto 36);
    tmp_s_fu_828_p4 <= sub_ln59_fu_792_p2(31 downto 3);
    tpg_border_height <= ap_phi_mux_tpg_border_height_ne_phi_fu_320_p20;

    tpg_border_height_ap_vld_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            tpg_border_height_ap_vld <= ap_const_logic_1;
        else 
            tpg_border_height_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_border_left <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_tpg_border_left_new_s_phi_fu_229_p20),32));

    tpg_border_left_ap_vld_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            tpg_border_left_ap_vld <= ap_const_logic_1;
        else 
            tpg_border_left_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_border_top <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_tpg_border_top_new_0_phi_fu_288_p20),32));

    tpg_border_top_ap_vld_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            tpg_border_top_ap_vld <= ap_const_logic_1;
        else 
            tpg_border_top_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_border_width <= ap_phi_mux_tpg_border_width_new_phi_fu_261_p20;

    tpg_border_width_ap_vld_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            tpg_border_width_ap_vld <= ap_const_logic_1;
        else 
            tpg_border_width_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_square_height <= zext_ln49_fu_582_p1;

    tpg_square_height_ap_vld_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tpg_square_height_ap_vld <= ap_const_logic_1;
        else 
            tpg_square_height_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_square_left <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_512_p4),32));

    tpg_square_left_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tpg_square_left_ap_vld <= ap_const_logic_1;
        else 
            tpg_square_left_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_square_top <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_592_p4),32));

    tpg_square_top_ap_vld_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tpg_square_top_ap_vld <= ap_const_logic_1;
        else 
            tpg_square_top_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_square_width <= select_ln37_fu_498_p3;

    tpg_square_width_ap_vld_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tpg_square_width_ap_vld <= ap_const_logic_1;
        else 
            tpg_square_width_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tpg_vid_aspect_read_read_fu_148_p2 <= tpg_vid_aspect;
    trunc_ln33_fu_371_p1 <= tpg_src_width(2 - 1 downto 0);
    trunc_ln46_fu_533_p1 <= sq_w_3_fu_422_p3(29 - 1 downto 0);
    zext_ln32_fu_412_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sq_w_fu_405_p3),31));
    zext_ln33_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sq_w_3_fu_422_p3),32));
    zext_ln38_1_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1_fu_453_p3),32));
    zext_ln38_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_439_p4),32));
    zext_ln46_1_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_568_p4),31));
    zext_ln49_fu_582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sq_h_1_reg_216),32));
    zext_ln60_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln3_fu_1035_p3),32));
    zext_ln66_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln2_fu_838_p3),32));
    zext_ln76_1_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln5_fu_936_p3),32));
    zext_ln76_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln5_fu_936_p3),30));
    zext_ln82_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln4_fu_1007_p3),32));
    zext_ln92_1_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln7_fu_865_p3),32));
    zext_ln92_fu_872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln7_fu_865_p3),30));
    zext_ln98_fu_681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln6_fu_673_p3),32));
end behav;
