#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 24 08:42:35 2023
# Process ID: 8808
# Current directory: C:/Users/lifei/Desktop/FPGA/SPWM/PWM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9260 C:\Users\lifei\Desktop\FPGA\SPWM\PWM\PWM.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/SPWM/PWM/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/SPWM/PWM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/new/pwmz.v w ]
add_files C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/new/pwmz.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.runs/impl_1/PWM1.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.runs/impl_1/PWM1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.runs/impl_1/PWM1.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.runs/impl_1/PWM1.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.runs/impl_1/PWM1.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.runs/impl_1/PWM1.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"U5"}]]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/constrs_2/new/PWM1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/constrs_2/new/PWM1.xdc
save_wave_config {C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
set_property -dict [list CONFIG.C_PROBE4_WIDTH {10}] [get_ips ila_0]
generate_target all [get_files  C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs -jobs 4 ila_0_synth_1
export_simulation -of_objects [get_files C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.ip_user_files -ipstatic_source_dir C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/modelsim} {questa=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/questa} {riviera=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/riviera} {activehdl=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run ila_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -dict [list CONFIG.C_DATA_DEPTH {4096}] [get_ips ila_0]
generate_target all [get_files  C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/ip/ila_0/ila_0.xci]
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
reset_run ila_0_synth_1
launch_runs -jobs 4 ila_0_synth_1
export_simulation -of_objects [get_files C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/sources_1/ip/ila_0/ila_0.xci] -directory C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.ip_user_files -ipstatic_source_dir C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/modelsim} {questa=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/questa} {riviera=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/riviera} {activehdl=C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
synth_design -rtl -name rtl_1
place_ports {dataout[0]} U16
place_ports {dataout[1]} E19
place_ports {dataout[2]} U19
place_ports {dataout[3]} V19
place_ports {dataout[4]} W18
place_ports {dataout[5]} U15
place_ports {dataout[6]} U14
place_ports {dataout[7]} V14
place_ports {dataout[8]} V13
place_ports {dataout[9]} V3
place_ports {f[0]} V17
place_ports fclock V16
startgroup
set_property package_pin "" [get_ports [list  fclock]]
place_ports {f[1]} V16
endgroup
place_ports fclock W16
place_ports pwm1 W17
place_ports pwm1 L1
set_property IOSTANDARD LVCMOS33 [get_ports [list pwm1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list fclock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {f[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {f[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[9]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[8]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[4]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[5]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[6]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {dataout[7]}]]
place_ports pwm2 P1
place_ports pwm3 N3
place_ports pwm4 P3
place_ports rst_n R2
place_ports {x[0]} W17
set_property IOSTANDARD LVCMOS33 [get_ports [list {x[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pwm4]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pwm3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pwm2]]
place_ports {x[1]} W15
set_property IOSTANDARD LVCMOS33 [get_ports [list {x[1]}]]
place_ports xclock V15
set_property IOSTANDARD LVCMOS33 [get_ports [list xclock]]
place_ports {z[0]} W14
place_ports {z[1]} W13
set_property IOSTANDARD LVCMOS33 [get_ports [list {z[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {z[1]}]]
place_ports zclock V2
set_property IOSTANDARD LVCMOS33 [get_ports [list zclock]]
close [ open C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/constrs_2/new/PWM1.xdc w ]
add_files -fileset constrs_2 C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/constrs_2/new/PWM1.xdc
set_property target_constrs_file C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/constrs_2/new/PWM1.xdc [current_fileset -constrset]
save_constraints -force
export_ip_user_files -of_objects  [get_files C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/constrs_2/new/PWM1.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 C:/Users/lifei/Desktop/FPGA/SPWM/PWM/PWM.srcs/constrs_2/new/PWM1.xdc
set_property IOSTANDARD LVCMOS25 [get_ports [list rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
save_constraints_as constrs_3 -target_constrs_file PWM1.xdc
set_property constrset constrs_3 [get_runs synth_1]
set_property constrset constrs_3 [get_runs impl_1]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list xclock]]
save_constraints
