module test;
  reg [3:0] a,b;
  reg cin;
  wire [3:0]s; wire cout;
  adder DUT(a,b,cin,s,cout);
  
  initial
    begin
      #1 a=4'hf; b=4'h5; cin=1'b0;
      #1 $display($time," S = %h, Cout = %b ",s,cout);
      #1 a=4'h3; b=4'h5; cin=1'b1;
      #1 $display($time," S = %h, Cout = %b ",s,cout);
      #1 a=4'h2; b=4'h9; cin=1'b1;
      #1 $display($time," S = %h, Cout = %b ",s,cout);
      #1 $finish;
    end
endmodule
      
