<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_2</thread>
	</reg_ops>
	<thread>
		<name>gen_active_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_2</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_2</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_24_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>18185</id>
			<source_loc>17612</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18186</id>
			<source_loc>17647</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18187</id>
			<source_loc>17725</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>4</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18188</id>
			<source_loc>17730</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>5</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>18189</id>
			<source_loc>17735</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>6</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter</name>
		<resource>
			<latency>0</latency>
			<delay>0.9368</delay>
			<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>3</count>
			<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
			<unit_area>216.1440</unit_area>
			<comb_area>216.1440</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>648.4320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.9864</delay>
			<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
			<unit_area>474.0120</unit_area>
			<comb_area>474.0120</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>474.0120</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.3314</delay>
			<module_name>SobelFilter_Div_8U_28_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>/</label>
			<unit_area>379.6200</unit_area>
			<comb_area>379.6200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>379.6200</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7379</delay>
			<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(d + (b + a))</label>
			<unit_area>41.3820</unit_area>
			<comb_area>41.3820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>41.3820</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.4415</delay>
			<module_name>SobelFilter_Add2i1u9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3875</delay>
			<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b * 3ULL + a)</label>
			<unit_area>17.7840</unit_area>
			<comb_area>17.7840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.7840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1066</delay>
			<module_name>SobelFilter_Add_2U_10_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>3.4200</unit_area>
			<comb_area>3.4200</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0626</delay>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>4</count>
			<label>&lt;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>5.4720</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1114</delay>
			<module_name>SobelFilter_Add2i1u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1133</delay>
			<module_name>SobelFilter_Lti3s4_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>3.0780</unit_area>
			<comb_area>3.0780</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3.0780</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>3</count>
			<label>+</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0482</delay>
			<module_name>SobelFilter_Lti3u2_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>1.0260</unit_area>
			<comb_area>1.0260</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>SobelFilter_Add2iLLu9_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>SobelFilter_gen000001_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0000</delay>
			<module_name>SobelFilter_gen000002_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>0.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>56</reg_bits>
		<reg_count>12</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>56</count>
			<total_area>306.4320</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1111.5516</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3034.6176</total_area>
		<comb_area>2724.1856</comb_area>
		<seq_area>302.4320</seq_area>
		<total_bits>56</total_bits>
		<state_count>20</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_2</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_2</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_2</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_2</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>SobelFilter_N_Muxb_1_2_24_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<thread>
		<name>gen_busy</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>39</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>51</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>57</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>63</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>75</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>76</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>77</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>78</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>79</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>81</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl5</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl1</survivor>
		<absorbed>gs_ctrl9</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl6</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl2</survivor>
		<absorbed>gs_ctrl10</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl7</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl3</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl8</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl4</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl14</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl15</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl16</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl18</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl13</survivor>
		<absorbed>gs_ctrl19</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add_2U_10_4_23_in1</survivor>
		<absorbed>SobelFilter_Add3u9u2Cati0u2_4_24_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add_2U_10_4_23_in1</survivor>
		<absorbed>SobelFilter_Add2u2Mul2i3u2_4_27_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>SobelFilter_Add3u9u2Cati0u2_4_24_in3</survivor>
		<absorbed>SobelFilter_Add2u2Mul2i3u2_4_27_in2</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>filter2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>filter2</name>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<word_count>9</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>288</total_bits>
			<source_loc>985</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="32">sc_int</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_b</name>
			<dimension>4</dimension>
			<dimension>512</dimension>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<simple_depth>2048</simple_depth>
			<compact_depth>2048</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_b</name>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<source_loc>2272</source_loc>
			<datatype>
				<array>4</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_g</name>
			<dimension>4</dimension>
			<dimension>512</dimension>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<simple_depth>2048</simple_depth>
			<compact_depth>2048</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_g</name>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<source_loc>2271</source_loc>
			<datatype>
				<array>4</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>from_tb_r</name>
			<dimension>4</dimension>
			<dimension>512</dimension>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<simple_depth>2048</simple_depth>
			<compact_depth>2048</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>from_tb_r</name>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<word_count>2048</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>16384</total_bits>
			<source_loc>2270</source_loc>
			<datatype>
				<array>4</array>
				<datatype>
					<array>512</array>
					<datatype W="8">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>0.9368</delay>
		<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>(/*cliff*/sc_int&lt;32&gt;)(c + b * a)</label>
		<unit_area>216.1440</unit_area>
		<comb_area>216.1440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>648.4320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.9864</delay>
		<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>((c * 299ULL + b * 587ULL) + a * 144ULL)</label>
		<unit_area>474.0120</unit_area>
		<comb_area>474.0120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>474.0120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>5.3314</delay>
		<module_name>SobelFilter_Div_8U_28_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>/</label>
		<unit_area>379.6200</unit_area>
		<comb_area>379.6200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>379.6200</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7379</delay>
		<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(d + (b + a))</label>
		<unit_area>41.3820</unit_area>
		<comb_area>41.3820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>41.3820</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4415</delay>
		<module_name>SobelFilter_Add2i1u9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>31.4640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>13.3380</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>SobelFilter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>SobelFilter_Add_2U_10_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>6.8400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0626</delay>
		<module_name>SobelFilter_LtiLLs11_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1114</delay>
		<module_name>SobelFilter_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.4460</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>SobelFilter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>1</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.1040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1133</delay>
		<module_name>SobelFilter_Lti3s4_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>3.0780</unit_area>
		<comb_area>3.0780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>3.0780</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>SobelFilter_N_Muxb_1_2_24_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>SobelFilter_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>SobelFilter_Add2n128s8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_ROM_9X32_filter2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>SobelFilter_RAM_2048X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>SobelFilter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>81</reg_bits>
	<reg_count>28</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>81</count>
		<total_area>637.4880</total_area>
		<unit_area>7.8702</unit_area>
		<comb_area>0.5236</comb_area>
		<seq_area>7.3467</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>739.8193</mux_area>
	<control_area>183.9800</control_area>
	<total_area>3218.2773</total_area>
	<comb_area>2623.1973</comb_area>
	<seq_area>595.0800</seq_area>
	<total_bits>81</total_bits>
	<state_count>64</state_count>
	<netlist>
		<module_name>SobelFilter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>965</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>966</source_loc>
		</port>
		<source_loc>
			<id>18179</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>971,18176</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18179</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18263</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6092,972,17161,18145,18168</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18263</source_loc>
		</port>
		<source_loc>
			<id>17881</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17614,17649</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>17881</source_loc>
		</port>
		<source_loc>
			<id>18077</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>974,18071</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_r_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18077</source_loc>
		</port>
		<source_loc>
			<id>18283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10384,975,17039</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18283</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18219</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17285,17208,17720,17910,17911,17912</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_r_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18219</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>18103</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>977,18097</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_g_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18103</source_loc>
		</port>
		<source_loc>
			<id>18292</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9758,978,17070</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18292</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18225</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17102,17287,17232,17726,17901,17902,17903,17904</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_g_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18225</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>18123</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>980,18117</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_b_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>18123</source_loc>
		</port>
		<source_loc>
			<id>18305</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8828,981,17111</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>18305</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>18223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17289,17152,17256,17731,17892,17893,17895,17896</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_b_data</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18223</source_loc>
			<area>60.1920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>60.1920</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_8</module_name>
		</port>
		<source_loc>
			<id>17017</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17722,17014,17016</sub_loc>
		</source_loc>
		<source_loc>
			<id>17019</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17017,17020,17021,17091</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17019</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17097</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17705,17096,17109,17095</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17097</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17112</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17706,17108,18126,18128</sub_loc>
		</source_loc>
		<source_loc>
			<id>18129</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17112,18130,18131</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18129</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17110</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17008</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17698,17005,17007</sub_loc>
		</source_loc>
		<source_loc>
			<id>17010</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17008,17011,17012,17058</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17010</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17061</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17681,17060,17068,17059</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17061</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17071</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17682,17067,18106,18108</sub_loc>
		</source_loc>
		<source_loc>
			<id>18109</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17071,18110,18111</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18109</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17069</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>16999</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17674,16996,16998</sub_loc>
		</source_loc>
		<source_loc>
			<id>17001</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>16999,17002,17003,17027</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17001</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17030</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17657,17029,17037,17028</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17030</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17658,17036,18080,18082</sub_loc>
		</source_loc>
		<source_loc>
			<id>18083</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17040,18084,18085</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18083</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17038</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_N_Muxb_1_2_24_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17162</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18261</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18302,17639,17156,17158,17163,17174,17175,18170</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>18261</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_gen_busy_r_4_67_gen_busy_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17584</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3390</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>5763</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3390</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_67_gdiv</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5763</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3384</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>5761</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>967,857,3384</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_67_gnew_req</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5761</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2709</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>SobelFilter_gen000002_4_43_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17405</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>18201</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>16809,16803,17709</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Div_8U_28_4_30_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18201</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>17708</source_loc>
			<async/>
		</signal>
		<signal>
			<name>bits_001</name>
			<datatype W="19">sc_uint</datatype>
			<source_loc>2432</source_loc>
		</signal>
		<signal>
			<name>SobelFilter_Add2u2Mul2i3u2_4_27_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>17697</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>6684</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2427,2466,2505</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add3u9u2Cati0u2_4_24_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>6684</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<source_loc>
			<id>6689</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17218,17242,17266</sub_loc>
		</source_loc>
		<source_loc>
			<id>18313</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6689,17212,17236,17260</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add3u9u2Cati0u2_4_24_in3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18313</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18312</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17281,17216,17240,17264,17210,17234,17258</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Add_2U_10_4_23_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18312</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add_2U_10_4_22_in1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17283</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Lti3u2_4_38_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17715</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>35.5680</area>
			<comb_area>5.4720</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_4</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17654</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add3u9u2Cati0u2_4_24_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17695</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_gen000002_4_43_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17750</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_gen000001_4_57_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17774</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_gen000002_4_49_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17762</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2iLLu9_4_54_out1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17781</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2i1u9_4_13_in1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17469</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>2301</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2U_10_4_23_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17939</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18227</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17207,17939</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_33</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18227</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add_2U_10_4_22_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17937</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18230</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17205,17937</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_32</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18230</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Lti3u2_4_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17712</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_31</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17935</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>s_reg_30_slice</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>17932</source_loc>
			<area>67.7160</area>
			<comb_area>0.0000</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_9</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2i1u9_4_13_out1</name>
			<datatype W="11">sc_int</datatype>
			<source_loc>17930</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>18258</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17425,17449,17384,17200,17154,17104,17445,17461,17193,17922,17924,17923,17925,17929,17930,17926</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_29</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18258</source_loc>
			<area>82.7640</area>
			<comb_area>0.0000</comb_area>
			<seq_area>82.7640</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_11</module_name>
		</signal>
		<source_loc>
			<id>17879</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17584,17611,17646,18178,18171</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_gen_busy_r_4_67_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>17879</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17592,17724,18073,18081,18072</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_63_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17882</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17883</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17608,17729,18099,18107,18098</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_64_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17883</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17884</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17624,17734,18119,18127,18118</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_And_1Ux1U_1U_4_65_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17884</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17126</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17636,17125,17732,17124</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17126</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17018</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17575,17015,17090,17123,17596,17733</sub_loc>
		</source_loc>
		<source_loc>
			<id>17897</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17018,17898,17899</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_b_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17897</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17082</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17620,17081,17727,17080</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17082</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17009</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17572,17006,17057,17079,17595,17728</sub_loc>
		</source_loc>
		<source_loc>
			<id>17905</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17009,17907,17908</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_g_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17905</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>17051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17604,17050,17721,17049</sub_loc>
		</source_loc>
		<signal>
			<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17051</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17000</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17569,16997,17026,17048,17594,17723</sub_loc>
		</source_loc>
		<source_loc>
			<id>17913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17000,17914,17915</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_r_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>17913</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_62_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17784</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>17171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17564,17160,17591,17610,17613,17645,17648</sub_loc>
		</source_loc>
		<source_loc>
			<id>17885</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17171,17886,17887,17888,17889,17890,18169</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>17885</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>SobelFilter_Add2n128s8_4_39_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17717</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2Mul2s8u8s8_4_32_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17911</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2n128s8_4_40_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17718</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2Mul2s8u8s8_4_35_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17903</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2i1u2_4_12_out1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>17901</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17737</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2n128s8_4_41_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17719</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Add2Mul2s8u8s8_4_37_out1</name>
			<datatype W="8">sc_int</datatype>
			<source_loc>17895</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17659</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_Lti3s4_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17628</source_loc>
			<async/>
		</signal>
		<signal>
			<name>SobelFilter_LtiLLs11_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17625</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2709</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>17293</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17568,17192,17593,17612,17647,17725,17730,17735,18185,18186,18187,18188,18189</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17293</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>filter2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18808</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>filter2_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>17699</source_loc>
		</signal>
		<signal>
			<name>from_tb_b_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2676</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_b_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18787</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>18251</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17262,17775</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_b_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18251</source_loc>
		</signal>
		<signal>
			<name>from_tb_g_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2676</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_g_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>18767</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>18252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17268,17771</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_g_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18252</source_loc>
		</signal>
		<signal>
			<name>from_tb_r_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2676</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18752</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>from_tb_r_in1</name>
			<datatype W="11">sc_uint</datatype>
			<source_loc>17465</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>18253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17274,17767</sub_loc>
		</source_loc>
		<signal>
			<name>from_tb_r_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>18253</source_loc>
		</signal>
		<source_loc>
			<id>18046</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17616,17651,17692,17745,17746,17755,17756,17767,17768,17780</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<name>from_tb_r</name>
			<instance_name>from_tb_r</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_r_DIN</port_conn>
			<port_conn>CE,from_tb_r_CE</port_conn>
			<port_conn>RW,from_tb_r_RW</port_conn>
			<port_conn>in1,from_tb_r_in1</port_conn>
			<port_conn>out1,from_tb_r_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18046</source_loc>
		</module_inst>
		<source_loc>
			<id>18045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17618,17653,17694,17748,17749,17759,17760,17771,17772,17782</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<name>from_tb_g</name>
			<instance_name>from_tb_g</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_g_DIN</port_conn>
			<port_conn>CE,from_tb_g_CE</port_conn>
			<port_conn>RW,from_tb_g_RW</port_conn>
			<port_conn>in1,from_tb_g_in1</port_conn>
			<port_conn>out1,from_tb_g_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18045</source_loc>
		</module_inst>
		<source_loc>
			<id>18044</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17622,17655,17696,17751,17752,17763,17764,17775,17776,17778</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_RAM_2048X8_1</module_name>
			<name>from_tb_b</name>
			<instance_name>from_tb_b</instance_name>
			<thread>do_filter</thread>
			<port_conn>DIN,from_tb_b_DIN</port_conn>
			<port_conn>CE,from_tb_b_CE</port_conn>
			<port_conn>RW,from_tb_b_RW</port_conn>
			<port_conn>in1,from_tb_b_in1</port_conn>
			<port_conn>out1,from_tb_b_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18044</source_loc>
		</module_inst>
		<source_loc>
			<id>18043</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17699</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_ROM_9X32_filter2</module_name>
			<name>filter2</name>
			<instance_name>filter2</instance_name>
			<thread>do_filter</thread>
			<port_conn>in1,filter2_in1</port_conn>
			<port_conn>out1,filter2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>18043</source_loc>
		</module_inst>
		<source_loc>
			<id>1970</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>21</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>6726</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>966,1970</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_b_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3973</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_b_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_g_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_37_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2n128s8_4_41_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
				<name>SobelFilter_Lti3s4_4_15_out1</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>33.9702</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_Add2i1u2_4_12_out1</name>
			</rhs>
			<lhs>
				<name>o_result_g_data</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_35_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2n128s8_4_40_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_data</name>
			<clock>i_clk</clock>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>o_result_r_data</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_32_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2n128s8_4_39_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_62_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>6.6490</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>SobelFilter_gen_busy_r_4_67_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_63_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_64_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_65_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_29</name>
			<clock>i_clk</clock>
			<module_name>mux_11bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>29.8808</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_29</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2i1u9_4_13_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
				<name>SobelFilter_LtiLLs11_4_62_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_30_slice</name>
			<clock>i_clk</clock>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_30_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_31</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>s_reg_31</name>
			</lhs>
			<rhs>
				<name>s_reg_32</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_32</name>
			<clock>i_clk</clock>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>SobelFilter_Add_2U_10_4_22_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_32</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_s_reg_33</name>
			<clock>i_clk</clock>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>SobelFilter_Add_2U_10_4_23_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_33</name>
			</lhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2i1u2_4_12</name>
			<dissolved_from>SobelFilter_Add2i1u2_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2i1u2_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2343</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add2i1u9_4_13_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2i1u9_4_13_in1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2i1u9_4_13</name>
			<dissolved_from>SobelFilter_Add2i1u9_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2i1u9_4_13_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2i1u9_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2340</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_14</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_in1</name>
			<async/>
			<module_name>mux_11bx8i0c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>98.6316</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000002_4_43_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_57_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000002_4_49_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_54_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_r_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
				<name>SobelFilter_LtiLLs11_4_62_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_r_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_r_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_in1</name>
			<async/>
			<module_name>mux_11bx8i0c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>98.6316</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000002_4_43_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_57_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000002_4_49_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_54_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_g_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
				<name>SobelFilter_LtiLLs11_4_62_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_g_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_g_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_in1</name>
			<async/>
			<module_name>mux_11bx8i0c</module_name>
			<number_inputs>8</number_inputs>
			<mux_area>98.6316</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2027</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_b_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000002_4_43_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000001_4_57_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000002_4_49_out1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add2iLLu9_4_54_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_DIN</name>
			<async/>
			<module_name>mux_8bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>24.7283</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>from_tb_b_DIN</name>
			</lhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3260</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl3</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
				<name>SobelFilter_LtiLLs11_4_62_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_from_tb_b_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>from_tb_b_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Lti3s4_4_15</name>
			<dissolved_from>SobelFilter_Lti3s4_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_g_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>3</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Lti3s4_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2307</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2iLLu9_4_18</name>
			<dissolved_from>SobelFilter_Add2iLLu9_4_18</dissolved_from>
			<async/>
			<rhs>
				<value>1536</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2iLLu9_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17183</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_20</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_2U_10_4_22_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_32</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2U_10_4_22_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_2U_10_4_22</name>
			<dissolved_from>SobelFilter_Add_2U_10_4_22</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_2U_10_4_22_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2U_10_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2520</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add_2U_10_4_23_in1</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_33</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2U_10_4_23_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add_2U_10_4_23</name>
			<dissolved_from>SobelFilter_Add_2U_10_4_23</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_2U_10_4_23_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add_2U_10_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2520</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add3u9u2Cati0u2_4_24_in3</name>
			<async/>
			<module_name>mux_2bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>6.6576</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_31</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_in3</name>
			</lhs>
			<rhs>
				<name>s_reg_32</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_Add3u9u2Cati0u2_4_24_in1</name>
			<async/>
			<module_name>mux_9bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>27.5815</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_30_slice</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add3u9u2Cati0u2_4_24</name>
			<dissolved_from>SobelFilter_Add3u9u2Cati0u2_4_24</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add_2U_10_4_23_in1</name>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_in3</name>
				<value>0</value>
			</rhs>
			<lhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18753</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2u2Mul2i3u2_4_27</name>
			<dissolved_from>SobelFilter_Add2u2Mul2i3u2_4_27</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Add_2U_10_4_23_in1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>SobelFilter_Add3u9u2Cati0u2_4_24_in3</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18808</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Lti3u2_4_28</name>
			<dissolved_from>SobelFilter_Lti3u2_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_33</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_bits_001</name>
			<dissolved_from>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>144</value>
			</rhs>
			<rhs>
				<name>from_tb_b_out1</name>
			</rhs>
			<rhs>
				<value>587</value>
			</rhs>
			<rhs>
				<name>from_tb_g_out1</name>
			</rhs>
			<rhs>
				<value>299</value>
			</rhs>
			<rhs>
				<name>from_tb_r_out1</name>
			</rhs>
			<lhs>
				<name>bits_001</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2432</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</name>
			<dissolved_from>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>bits_001</name>
					</rhs>
					<lsb>3</lsb>
					<msb>18</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2434</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_filter2_in1</name>
			<lhs>
				<name>filter2_in1</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Add2u2Mul2i3u2_4_27_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Div_8U_28_4_30</name>
			<dissolved_from>SobelFilter_Div_8U_28_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>125</value>
			</rhs>
			<rhs>
				<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29_out1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Div_8U_28_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2434</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2Mul2s8u8s8_4_32</name>
			<dissolved_from>SobelFilter_Add2Mul2s8u8s8_4_32</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>filter2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_8U_28_4_30_out1</name>
			</rhs>
			<rhs>
				<name>o_result_r_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2Mul2s8u8s8_4_35</name>
			<dissolved_from>SobelFilter_Add2Mul2s8u8s8_4_35</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>filter2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_8U_28_4_30_out1</name>
			</rhs>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2Mul2s8u8s8_4_37</name>
			<dissolved_from>SobelFilter_Add2Mul2s8u8s8_4_37</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>filter2_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>SobelFilter_Div_8U_28_4_30_out1</name>
			</rhs>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2Mul2s8u8s8_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2441</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Lti3u2_4_38</name>
			<dissolved_from>SobelFilter_Lti3u2_4_38</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_32</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2397</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2n128s8_4_39</name>
			<dissolved_from>SobelFilter_Add2n128s8_4_39</dissolved_from>
			<async/>
			<rhs>
				<value>-128</value>
			</rhs>
			<rhs>
				<name>o_result_r_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2n128s8_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2529</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2n128s8_4_40</name>
			<dissolved_from>SobelFilter_Add2n128s8_4_40</dissolved_from>
			<async/>
			<rhs>
				<value>-128</value>
			</rhs>
			<rhs>
				<name>o_result_g_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2n128s8_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2529</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2n128s8_4_41</name>
			<dissolved_from>SobelFilter_Add2n128s8_4_41</dissolved_from>
			<async/>
			<rhs>
				<value>-128</value>
			</rhs>
			<rhs>
				<name>o_result_b_data</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2n128s8_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2529</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_42</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_42</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_SobelFilter_gen000002_4_43_in1</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_gen000002_4_43_in1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen000002_4_43</name>
			<dissolved_from>SobelFilter_gen000002_4_43</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>SobelFilter_gen000002_4_43_in1</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen000002_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17389</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen000001_4_57</name>
			<dissolved_from>SobelFilter_gen000001_4_57</dissolved_from>
			<async/>
			<rhs>
				<value>1024</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_gen000001_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17413</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen000002_4_49</name>
			<dissolved_from>SobelFilter_gen000002_4_49</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_gen000002_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17389</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_Add2iLLu9_4_54</name>
			<dissolved_from>SobelFilter_Add2iLLu9_4_54</dissolved_from>
			<async/>
			<rhs>
				<value>1536</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_29</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>SobelFilter_Add2iLLu9_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17183</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>SobelFilter_LtiLLs11_4_62</name>
			<dissolved_from>SobelFilter_LtiLLs11_4_62</dissolved_from>
			<async/>
			<rhs>
				<value>512</value>
			</rhs>
			<rhs>
				<name>s_reg_29</name>
			</rhs>
			<lhs>
				<name>SobelFilter_LtiLLs11_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2312</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>6726</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx5i4c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>23.7966</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>12</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>SobelFilter_LtiLLs11_4_14_out1</name>
				<name>SobelFilter_Lti3s4_4_15_out1</name>
				<name>SobelFilter_LtiLLs11_4_20_out1</name>
				<name>SobelFilter_Lti3u2_4_28_out1</name>
				<name>SobelFilter_Lti3u2_4_38_out1</name>
				<name>SobelFilter_LtiLLs11_4_42_out1</name>
				<name>SobelFilter_LtiLLs11_4_62_out1</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_4bx9i9c</module_name>
			<number_inputs>9</number_inputs>
			<mux_area>33.3286</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<value>8</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>2301</source_loc>
			<thread>do_filter</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_67_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_gen_busy_r_4_67_p8</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_67</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_67_gnew_req</name>
				<name>SobelFilter_gen_busy_r_4_67_gdiv</name>
				<name>SobelFilter_gen_busy_r_4_67_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12688</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_67_p7</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_67</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_67_gdiv</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_67_gen_busy_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12687</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_67_p6</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_67</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_gen_busy_r_4_67_gnew_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_67_gdiv</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12675</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>SobelFilter_gen_busy_r_4_67_p5</name>
			<dissolved_from>SobelFilter_gen_busy_r_4_67</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>SobelFilter_gen_busy_r_4_67_gnew_req</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12644</source_loc>
			<thread>gen_busy</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_N_Muxb_1_2_24_4_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12414</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<thread>
			<name>SobelFilter_N_Muxb_1_2_24_4_10</name>
			<dissolved_from>SobelFilter_N_Muxb_1_2_24_4_10</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_N_Muxb_1_2_24_4_10_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>18819</source_loc>
			<thread>gen_unvalidated_req</thread>
		</thread>
		<assign>
			<name>drive_o_result_r_vld</name>
			<lhs>
				<name>o_result_r_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10577</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_63_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10431</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_63</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_63</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_vld</name>
			</rhs>
			<rhs>
				<name>o_result_r_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_63_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11728</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10295</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_r_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_r_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10162</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_r_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9955</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_g_vld</name>
			<lhs>
				<name>o_result_g_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10577</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_64_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9805</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_64</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_64</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_vld</name>
			</rhs>
			<rhs>
				<name>o_result_g_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11728</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10295</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_result_g_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_g_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9536</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_g_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9955</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<assign>
			<name>drive_o_result_b_vld</name>
			<lhs>
				<name>o_result_b_vld</name>
			</lhs>
			<rhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<dissolved_from>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Or_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10577</source_loc>
			<thread>gen_vld_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>SobelFilter_And_1Ux1U_1U_4_65_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9177</source_loc>
			<thread>gen_unacked_req_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_And_1Ux1U_1U_4_65</name>
			<dissolved_from>SobelFilter_And_1Ux1U_1U_4_65</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_vld</name>
			</rhs>
			<rhs>
				<name>o_result_b_busy</name>
			</rhs>
			<lhs>
				<name>SobelFilter_And_1Ux1U_1U_4_65_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11728</source_loc>
			<thread>gen_stalling_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<dissolved_from>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Xor_1Ux1U_1U_1_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>10295</source_loc>
			<thread>gen_active_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_b_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_b_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8545</source_loc>
			<thread>gen_prev_trig_reg_2</thread>
		</thread>
		<thread>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<dissolved_from>SobelFilter_Not_1U_1U_1_9</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_b_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>SobelFilter_Not_1U_1U_1_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>9955</source_loc>
			<thread>gen_next_trig_reg_2</thread>
		</thread>
		<source_loc>
			<id>17975</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17765,17769,17773,17777,17779,17781</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2iLLu9_4</module_name>
			<name>SobelFilter_Add2iLLu9_4_54</name>
			<instance_name>SobelFilter_Add2iLLu9_4_54</instance_name>
			<source_loc>17975</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2iLLu9_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17974</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17650,17652,17654</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2iLLu9_4</module_name>
			<name>SobelFilter_Add2iLLu9_4_18</name>
			<instance_name>SobelFilter_Add2iLLu9_4_18</instance_name>
			<source_loc>17974</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2iLLu9_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17955</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17923,17925,17926,17930</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2i1u9_4</module_name>
			<name>SobelFilter_Add2i1u9_4_13</name>
			<instance_name>SobelFilter_Add2i1u9_4_13</instance_name>
			<source_loc>17955</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2i1u9_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17952</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17901</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2i1u2_4</module_name>
			<name>SobelFilter_Add2i1u2_4_12</name>
			<instance_name>SobelFilter_Add2i1u2_4_12</instance_name>
			<source_loc>17952</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2i1u2_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17895</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
			<name>SobelFilter_Add2Mul2s8u8s8_4_37</name>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_37</instance_name>
			<source_loc>17951</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2Mul2s8u8s8_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17950</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17903</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
			<name>SobelFilter_Add2Mul2s8u8s8_4_35</name>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_35</instance_name>
			<source_loc>17950</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2Mul2s8u8s8_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17911</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2Mul2s8u8s8_4</module_name>
			<name>SobelFilter_Add2Mul2s8u8s8_4_32</name>
			<instance_name>SobelFilter_Add2Mul2s8u8s8_4_32</instance_name>
			<source_loc>17949</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2Mul2s8u8s8_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17162</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_N_Muxb_1_2_24_4</module_name>
			<name>SobelFilter_N_Muxb_1_2_24_4_10</name>
			<instance_name>SobelFilter_N_Muxb_1_2_24_4_10</instance_name>
			<source_loc>17176</source_loc>
			<thread>gen_unvalidated_req</thread>
			<dissolved_to>SobelFilter_N_Muxb_1_2_24_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17127</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17124</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_9</name>
			<instance_name>SobelFilter_Not_1U_1U_1_9</instance_name>
			<source_loc>17127</source_loc>
			<thread>gen_next_trig_reg_2</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17114</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17110</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_8</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_8</instance_name>
			<source_loc>17114</source_loc>
			<thread>gen_vld_2</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17976</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17717</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<name>SobelFilter_Add2n128s8_4_39</name>
			<instance_name>SobelFilter_Add2n128s8_4_39</instance_name>
			<source_loc>17976</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2n128s8_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17984</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17718</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<name>SobelFilter_Add2n128s8_4_40</name>
			<instance_name>SobelFilter_Add2n128s8_4_40</instance_name>
			<source_loc>17984</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2n128s8_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17719</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2n128s8_4</module_name>
			<name>SobelFilter_Add2n128s8_4_41</name>
			<instance_name>SobelFilter_Add2n128s8_4_41</instance_name>
			<source_loc>17987</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2n128s8_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17992</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17697</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add2u2Mul2i3u2_4</module_name>
			<name>SobelFilter_Add2u2Mul2i3u2_4_27</name>
			<instance_name>SobelFilter_Add2u2Mul2i3u2_4_27</instance_name>
			<source_loc>17992</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add2u2Mul2i3u2_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17995</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17691,17693,17695</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add3u9u2Cati0u2_4</module_name>
			<name>SobelFilter_Add3u9u2Cati0u2_4_24</name>
			<instance_name>SobelFilter_Add3u9u2Cati0u2_4_24</instance_name>
			<source_loc>17995</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add3u9u2Cati0u2_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18004</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17937</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_2U_10_4</module_name>
			<name>SobelFilter_Add_2U_10_4_22</name>
			<instance_name>SobelFilter_Add_2U_10_4_22</instance_name>
			<source_loc>18004</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_2U_10_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18008</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17939</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Add_2U_10_4</module_name>
			<name>SobelFilter_Add_2U_10_4_23</name>
			<instance_name>SobelFilter_Add_2U_10_4_23</instance_name>
			<source_loc>18008</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Add_2U_10_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18011</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17701,17704,17709</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Div_8U_28_4</module_name>
			<name>SobelFilter_Div_8U_28_4_30</name>
			<instance_name>SobelFilter_Div_8U_28_4_30</instance_name>
			<source_loc>18011</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Div_8U_28_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18012</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17628</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Lti3s4_4</module_name>
			<name>SobelFilter_Lti3s4_4_15</name>
			<instance_name>SobelFilter_Lti3s4_4_15</instance_name>
			<source_loc>18012</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Lti3s4_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18015</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17712</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Lti3u2_4</module_name>
			<name>SobelFilter_Lti3u2_4_28</name>
			<instance_name>SobelFilter_Lti3u2_4_28</instance_name>
			<source_loc>18015</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Lti3u2_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18018</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17715</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Lti3u2_4</module_name>
			<name>SobelFilter_Lti3u2_4_38</name>
			<instance_name>SobelFilter_Lti3u2_4_38</instance_name>
			<source_loc>18018</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_Lti3u2_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17625</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_14</name>
			<instance_name>SobelFilter_LtiLLs11_4_14</instance_name>
			<source_loc>18031</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18033</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17659</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_20</name>
			<instance_name>SobelFilter_LtiLLs11_4_20</instance_name>
			<source_loc>18033</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18037</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17737</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_42</name>
			<instance_name>SobelFilter_LtiLLs11_4_42</instance_name>
			<source_loc>18037</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18038</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17784</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_LtiLLs11_4</module_name>
			<name>SobelFilter_LtiLLs11_4_62</name>
			<instance_name>SobelFilter_LtiLLs11_4_62</instance_name>
			<source_loc>18038</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_LtiLLs11_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18039</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17700,17703,17708</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4</module_name>
			<name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</name>
			<instance_name>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</instance_name>
			<source_loc>18039</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>drive_bits_001</dissolved_to>
			<dissolved_to>SobelFilter_R18_3Add3Mul2i144u8Mul2iLLu8Mul2i299u8_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18040</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17753,17757,17761,17766,17770,17774</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen000001_4</module_name>
			<name>SobelFilter_gen000001_4_57</name>
			<instance_name>SobelFilter_gen000001_4_57</instance_name>
			<source_loc>18040</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_gen000001_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18041</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17744,17747,17750</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen000002_4</module_name>
			<name>SobelFilter_gen000002_4_43</name>
			<instance_name>SobelFilter_gen000002_4_43</instance_name>
			<source_loc>18041</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_gen000002_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17754,17758,17762</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen000002_4</module_name>
			<name>SobelFilter_gen000002_4_49</name>
			<instance_name>SobelFilter_gen000002_4_49</instance_name>
			<source_loc>18042</source_loc>
			<thread>do_filter</thread>
			<dissolved_to>SobelFilter_gen000002_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18078</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18072</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_63</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_63</instance_name>
			<source_loc>18078</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_63</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18104</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18098</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_64</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_64</instance_name>
			<source_loc>18104</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18124</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18118</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_And_1Ux1U_1U_4</module_name>
			<name>SobelFilter_And_1Ux1U_1U_4_65</name>
			<instance_name>SobelFilter_And_1Ux1U_1U_4_65</instance_name>
			<source_loc>18124</source_loc>
			<thread>gen_stalling_2</thread>
			<dissolved_to>SobelFilter_And_1Ux1U_1U_4_65</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17031</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17028</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>17031</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17052</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17049</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_3</name>
			<instance_name>SobelFilter_Not_1U_1U_1_3</instance_name>
			<source_loc>17052</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17073</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17069</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_5</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>17073</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17098</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17095</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_7</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_7</instance_name>
			<source_loc>17098</source_loc>
			<thread>gen_active_2</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17083</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17080</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Not_1U_1U_1</module_name>
			<name>SobelFilter_Not_1U_1U_1_6</name>
			<instance_name>SobelFilter_Not_1U_1U_1_6</instance_name>
			<source_loc>17083</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>SobelFilter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17062</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17059</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Xor_1Ux1U_1U_1</module_name>
			<name>SobelFilter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>SobelFilter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>17062</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>SobelFilter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>17042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>17038</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_Or_1Ux1U_1U_4</module_name>
			<name>SobelFilter_Or_1Ux1U_1U_4_2</name>
			<instance_name>SobelFilter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>17042</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>SobelFilter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>18180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18171</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>SobelFilter_gen_busy_r_4</module_name>
			<name>SobelFilter_gen_busy_r_4_67</name>
			<instance_name>SobelFilter_gen_busy_r_4_67</instance_name>
			<source_loc>18180</source_loc>
			<thread>gen_busy</thread>
			<dissolved_to>SobelFilter_gen_busy_r_4_67_p8</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_67_p7</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_67_p6</dissolved_to>
			<dissolved_to>SobelFilter_gen_busy_r_4_67_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=3218, bits=81</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>608</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90177</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90000</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>283</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>96</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>71</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>29</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>24</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>74</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1131</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1155</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1251</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>69</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>138</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>173</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>23</count>
		</message_count>
	</message_counts>
	<end_time>Thu May  6 00:49:38 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>5</real_time>
			<cpu_time>5</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>2</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>2</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>22</real_time>
			<cpu_time>10</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>22</real_time>
			<cpu_time>10</cpu_time>
		</phase>
	</timers>
	<footprint>540180</footprint>
	<subprocess_footprint>642040</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
