{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710963459369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710963459369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 20 15:37:39 2024 " "Processing started: Wed Mar 20 15:37:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710963459369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710963459369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Design -c DataPath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710963459369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710963460299 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710963460299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_b_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_b_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_b_cell " "Found entity 1: CLA_b_cell" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_b_cell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_32bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_32bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit_adder " "Found entity 1: CLA_32bit_adder" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_16bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_16bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_16bit_adder " "Found entity 1: CLA_16bit_adder" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/cla_4bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/cla_4bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_4bit_adder " "Found entity 1: CLA_4bit_adder" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/addition_and_subtraction/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/addition_and_subtraction/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/division/div_combinational.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/division/div_combinational.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_combinational " "Found entity 1: div_combinational" {  } { { "DataPath_partition/ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shra.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shra.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra " "Found entity 1: shra" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shra.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shr.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr " "Found entity 1: shr" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shr.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shla.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shla.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla " "Found entity 1: shla" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shla.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/shl.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl " "Found entity 1: shl" {  } { { "DataPath_partition/ALU_files/Logical_Operations/shl.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/ror.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/ror.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror " "Found entity 1: ror" {  } { { "DataPath_partition/ALU_files/Logical_Operations/ror.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/ror.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/rol.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol " "Found entity 1: rol" {  } { { "DataPath_partition/ALU_files/Logical_Operations/rol.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/rol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/not_module.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/not_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "DataPath_partition/ALU_files/Logical_Operations/not_module.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/not_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/neg.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/neg.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg " "Found entity 1: neg" {  } { { "DataPath_partition/ALU_files/Logical_Operations/neg.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/logical_operations/and_or.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/logical_operations/and_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "DataPath_partition/ALU_files/Logical_Operations/and_or.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Logical_Operations/and_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/multiply/booth_mul_combinational.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/multiply/booth_mul_combinational.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_mul_combinational " "Found entity 1: booth_mul_combinational" {  } { { "DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/multiply/booth_2_pair.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/multiply/booth_2_pair.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_2_pair " "Found entity 1: booth_2_pair" {  } { { "DataPath_partition/ALU_files/Multiply/booth_2_pair.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_2_pair.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/alu_files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/alu_files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "DataPath_partition/ALU_files/ALU.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/bus_files/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/bus_files/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_MUX " "Found entity 1: Bus_MUX" {  } { { "DataPath_partition/Bus_files/Bus_MUX.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/bus_files/bus_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/bus_files/bus_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Encoder " "Found entity 1: Bus_Encoder" {  } { { "DataPath_partition/Bus_files/Bus_Encoder.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_Encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/register.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "DataPath_partition/Registers/register.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/outport_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/outport_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Outport_reg " "Found entity 1: Outport_reg" {  } { { "DataPath_partition/Registers/Outport_reg.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Outport_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/mdr2.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/mdr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR2 " "Found entity 1: MDR2" {  } { { "DataPath_partition/Registers/MDR2.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/MDR2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "DataPath_partition/Registers/MDR.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/registers/inport_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/registers/inport_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inport_reg " "Found entity 1: Inport_reg" {  } { { "DataPath_partition/Registers/Inport_reg.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Registers/Inport_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/select_and_decode_ir.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/select_and_decode_ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_and_Decode_IR " "Found entity 1: Select_and_Decode_IR" {  } { { "DataPath_partition/Select_and_Decode_IR.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "DataPath_partition/decoder4to16.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath_partition/DataPath.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_partition/con_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_partition/con_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CON_FF " "Found entity 1: CON_FF" {  } { { "DataPath_partition/CON_FF.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466710 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RAM512x32.v(29) " "Verilog HDL information at RAM512x32.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710963466717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram512x32.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram512x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM512x32 " "Found entity 1: RAM512x32" {  } { { "Memory/RAM512x32.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710963466729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710963466729 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(18) " "Verilog HDL Parameter Declaration warning at ALU.v(18): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DataPath_partition/ALU_files/ALU.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1710963466731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710963466815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:datapath " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:datapath\"" {  } { { "System.v" "datapath" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register DataPath:datapath\|register:R0 " "Elaborating entity \"register\" for hierarchy \"DataPath:datapath\|register:R0\"" {  } { { "DataPath_partition/DataPath.v" "R0" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR2 DataPath:datapath\|MDR2:MDR_reg " "Elaborating entity \"MDR2\" for hierarchy \"DataPath:datapath\|MDR2:MDR_reg\"" {  } { { "DataPath_partition/DataPath.v" "MDR_reg" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inport_reg DataPath:datapath\|Inport_reg:Inport " "Elaborating entity \"Inport_reg\" for hierarchy \"DataPath:datapath\|Inport_reg:Inport\"" {  } { { "DataPath_partition/DataPath.v" "Inport" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Outport_reg DataPath:datapath\|Outport_reg:Outport " "Elaborating entity \"Outport_reg\" for hierarchy \"DataPath:datapath\|Outport_reg:Outport\"" {  } { { "DataPath_partition/DataPath.v" "Outport" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_MUX DataPath:datapath\|Bus_MUX:Bus " "Elaborating entity \"Bus_MUX\" for hierarchy \"DataPath:datapath\|Bus_MUX:Bus\"" {  } { { "DataPath_partition/DataPath.v" "Bus" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Encoder DataPath:datapath\|Bus_MUX:Bus\|Bus_Encoder:encoder_32_to_5 " "Elaborating entity \"Bus_Encoder\" for hierarchy \"DataPath:datapath\|Bus_MUX:Bus\|Bus_Encoder:encoder_32_to_5\"" {  } { { "DataPath_partition/Bus_files/Bus_MUX.v" "encoder_32_to_5" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Bus_files/Bus_MUX.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU DataPath:datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"DataPath:datapath\|ALU:alu\"" {  } { { "DataPath_partition/DataPath.v" "alu" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_or DataPath:datapath\|ALU:alu\|and_or:and_instance " "Elaborating entity \"and_or\" for hierarchy \"DataPath:datapath\|ALU:alu\|and_or:and_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "and_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963466998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg DataPath:datapath\|ALU:alu\|neg:neg_instance " "Elaborating entity \"neg\" for hierarchy \"DataPath:datapath\|ALU:alu\|neg:neg_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "neg_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_module DataPath:datapath\|ALU:alu\|not_module:not_instance " "Elaborating entity \"not_module\" for hierarchy \"DataPath:datapath\|ALU:alu\|not_module:not_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "not_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol DataPath:datapath\|ALU:alu\|rol:rol_instance " "Elaborating entity \"rol\" for hierarchy \"DataPath:datapath\|ALU:alu\|rol:rol_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "rol_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror DataPath:datapath\|ALU:alu\|ror:ror_instance " "Elaborating entity \"ror\" for hierarchy \"DataPath:datapath\|ALU:alu\|ror:ror_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "ror_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl DataPath:datapath\|ALU:alu\|shl:shl_instance " "Elaborating entity \"shl\" for hierarchy \"DataPath:datapath\|ALU:alu\|shl:shl_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "shl_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra DataPath:datapath\|ALU:alu\|shra:shra_instance " "Elaborating entity \"shra\" for hierarchy \"DataPath:datapath\|ALU:alu\|shra:shra_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "shra_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr DataPath:datapath\|ALU:alu\|shr:shr_instance " "Elaborating entity \"shr\" for hierarchy \"DataPath:datapath\|ALU:alu\|shr:shr_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "shr_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub DataPath:datapath\|ALU:alu\|add_sub:add_instance " "Elaborating entity \"add_sub\" for hierarchy \"DataPath:datapath\|ALU:alu\|add_sub:add_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "add_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32bit_adder DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder " "Elaborating entity \"CLA_32bit_adder\" for hierarchy \"DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\"" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v" "adder" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/add_sub.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_16bit_adder DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15 " "Elaborating entity \"CLA_16bit_adder\" for hierarchy \"DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\"" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" "bits0_15" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_32bit_adder.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_4bit_adder DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3 " "Elaborating entity \"CLA_4bit_adder\" for hierarchy \"DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3\"" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" "bits0_3" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_16bit_adder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_b_cell DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3\|CLA_b_cell:bit0 " "Elaborating entity \"CLA_b_cell\" for hierarchy \"DataPath:datapath\|ALU:alu\|add_sub:add_instance\|CLA_32bit_adder:adder\|CLA_16bit_adder:bits0_15\|CLA_4bit_adder:bits0_3\|CLA_b_cell:bit0\"" {  } { { "DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" "bit0" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Addition_and_Subtraction/CLA_4bit_adder.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mul_combinational DataPath:datapath\|ALU:alu\|booth_mul_combinational:mul_instance " "Elaborating entity \"booth_mul_combinational\" for hierarchy \"DataPath:datapath\|ALU:alu\|booth_mul_combinational:mul_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "mul_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467199 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_mul_combinational.v(28) " "Verilog HDL Case Statement warning at booth_mul_combinational.v(28): case item expression never matches the case expression" {  } { { "DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1710963467212 "|DataPath|ALU:alu|booth_mul_combinational:mul_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "booth_mul_combinational.v(27) " "Verilog HDL Case Statement information at booth_mul_combinational.v(27): all case item expressions in this case statement are onehot" {  } { { "DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Multiply/booth_mul_combinational.v" 27 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1710963467212 "|DataPath|ALU:alu|booth_mul_combinational:mul_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_combinational DataPath:datapath\|ALU:alu\|div_combinational:division_instance " "Elaborating entity \"div_combinational\" for hierarchy \"DataPath:datapath\|ALU:alu\|div_combinational:division_instance\"" {  } { { "DataPath_partition/ALU_files/ALU.v" "division_instance" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/ALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467215 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_quotient div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"temp_quotient\", which holds its previous value in one or more paths through the always construct" {  } { { "DataPath_partition/ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710963467225 "|DataPath|ALU:alu|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_remainder div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"temp_remainder\", which holds its previous value in one or more paths through the always construct" {  } { { "DataPath_partition/ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710963467225 "|DataPath|ALU:alu|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_dividend div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"abs_dividend\", which holds its previous value in one or more paths through the always construct" {  } { { "DataPath_partition/ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710963467225 "|DataPath|ALU:alu|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_divisor div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"abs_divisor\", which holds its previous value in one or more paths through the always construct" {  } { { "DataPath_partition/ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710963467225 "|DataPath|ALU:alu|div_combinational:division_instance"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i div_combinational.v(17) " "Verilog HDL Always Construct warning at div_combinational.v(17): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "DataPath_partition/ALU_files/Division/div_combinational.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/ALU_files/Division/div_combinational.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710963467225 "|DataPath|ALU:alu|div_combinational:division_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_and_Decode_IR DataPath:datapath\|Select_and_Decode_IR:IR_register_decoder " "Elaborating entity \"Select_and_Decode_IR\" for hierarchy \"DataPath:datapath\|Select_and_Decode_IR:IR_register_decoder\"" {  } { { "DataPath_partition/DataPath.v" "IR_register_decoder" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 DataPath:datapath\|Select_and_Decode_IR:IR_register_decoder\|decoder4to16:decoder " "Elaborating entity \"decoder4to16\" for hierarchy \"DataPath:datapath\|Select_and_Decode_IR:IR_register_decoder\|decoder4to16:decoder\"" {  } { { "DataPath_partition/Select_and_Decode_IR.v" "decoder" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/Select_and_Decode_IR.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CON_FF DataPath:datapath\|CON_FF:con_ff " "Elaborating entity \"CON_FF\" for hierarchy \"DataPath:datapath\|CON_FF:con_ff\"" {  } { { "DataPath_partition/DataPath.v" "con_ff" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/DataPath.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467267 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "toControl CON_FF.v(11) " "Verilog HDL Always Construct warning at CON_FF.v(11): inferring latch(es) for variable \"toControl\", which holds its previous value in one or more paths through the always construct" {  } { { "DataPath_partition/CON_FF.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710963467268 "|System|DataPath:datapath|CON_FF:con_ff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "toControl CON_FF.v(11) " "Inferred latch for \"toControl\" at CON_FF.v(11)" {  } { { "DataPath_partition/CON_FF.v" "" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath_partition/CON_FF.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710963467268 "|System|DataPath:datapath|CON_FF:con_ff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM512x32 RAM512x32:memory512x32 " "Elaborating entity \"RAM512x32\" for hierarchy \"RAM512x32:memory512x32\"" {  } { { "System.v" "memory512x32" { Text "C:/Users/20lfr/Desktop/ELEC_374_project/System/System.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710963467277 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1710963467566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath.map.smsg " "Generated suppressed messages file C:/Users/20lfr/Desktop/ELEC_374_project/System/DataPath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710963467616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710963467631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 20 15:37:47 2024 " "Processing ended: Wed Mar 20 15:37:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710963467631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710963467631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710963467631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710963467631 ""}
