{"vcs1":{"timestamp_begin":1679291409.957365272, "rt":0.26, "ut":0.08, "st":0.09}}
{"vcselab":{"timestamp_begin":1679291410.250434861, "rt":0.25, "ut":0.16, "st":0.04}}
{"link":{"timestamp_begin":1679291410.525920029, "rt":0.23, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679291409.738530416}
{"VCS_COMP_START_TIME": 1679291409.738530416}
{"VCS_COMP_END_TIME": 1679291410.795934066}
{"VCS_USER_OPTIONS": "-sverilog -nc test.sv"}
{"vcs1": {"peak_mem": 336132}}
{"stitch_vcselab": {"peak_mem": 222560}}
