Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ykhodke/ChampSim/dpc3_traces/server_012.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3193476 heartbeat IPC: 3.13138 cumulative IPC: 3.13138 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6390145 heartbeat IPC: 3.12826 cumulative IPC: 3.12982 (Simulation time: 0 hr 6 min 15 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 9588568 heartbeat IPC: 3.12654 cumulative IPC: 3.12873 (Simulation time: 0 hr 9 min 16 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12792470 heartbeat IPC: 3.12119 cumulative IPC: 3.12684 (Simulation time: 0 hr 12 min 19 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 15989297 heartbeat IPC: 3.1281 cumulative IPC: 3.12709 (Simulation time: 0 hr 15 min 20 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 15989297 (Simulation time: 0 hr 15 min 20 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 23082381 heartbeat IPC: 1.40982 cumulative IPC: 1.40982 (Simulation time: 0 hr 18 min 13 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 30181700 heartbeat IPC: 1.40859 cumulative IPC: 1.4092 (Simulation time: 0 hr 21 min 4 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37279971 heartbeat IPC: 1.40879 cumulative IPC: 1.40907 (Simulation time: 0 hr 23 min 59 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 44682658 heartbeat IPC: 1.35086 cumulative IPC: 1.39405 (Simulation time: 0 hr 26 min 21 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 51928844 heartbeat IPC: 1.38004 cumulative IPC: 1.39123 (Simulation time: 0 hr 28 min 42 sec) 
Finished CPU 0 instructions: 50000001 cycles: 35939548 cumulative IPC: 1.39123 (Simulation time: 0 hr 28 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39123 instructions: 50000001 cycles: 35939548
L1D TOTAL     ACCESS:   17298027  HIT:   16255255  MISS:    1042772
L1D LOAD      ACCESS:    6290131  HIT:    5802150  MISS:     487981
L1D RFO       ACCESS:    4960293  HIT:    4878591  MISS:      81702
L1D PREFETCH  ACCESS:    6047603  HIT:    5574514  MISS:     473089
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6323978  ISSUED:    6225008  USEFUL:     132546  USELESS:     340564
L1D AVERAGE MISS LATENCY: 40.6005 cycles
L1I TOTAL     ACCESS:   16900137  HIT:   14857185  MISS:    2042952
L1I LOAD      ACCESS:    8744967  HIT:    8669697  MISS:      75270
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8155170  HIT:    6187488  MISS:    1967682
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8980242  ISSUED:    8614189  USEFUL:    1408488  USELESS:     559295
L1I AVERAGE MISS LATENCY: 29.9101 cycles
L2C TOTAL     ACCESS:    4023486  HIT:    2718903  MISS:    1304583
L2C LOAD      ACCESS:     502804  HIT:     235600  MISS:     267204
L2C RFO       ACCESS:      80627  HIT:      31068  MISS:      49559
L2C PREFETCH  ACCESS:    3164596  HIT:    2178626  MISS:     985970
L2C WRITEBACK ACCESS:     275459  HIT:     273609  MISS:       1850
L2C PREFETCH  REQUESTED:    2996800  ISSUED:    2993345  USEFUL:      25537  USELESS:     960483
L2C AVERAGE MISS LATENCY: 45.0994 cycles
LLC TOTAL     ACCESS:    2400286  HIT:    2256791  MISS:     143495
LLC LOAD      ACCESS:     267064  HIT:     248163  MISS:      18901
LLC RFO       ACCESS:      49556  HIT:      40204  MISS:       9352
LLC PREFETCH  ACCESS:    1912828  HIT:    1797899  MISS:     114929
LLC WRITEBACK ACCESS:     170838  HIT:     170525  MISS:        313
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      10573  USELESS:     104208
LLC AVERAGE MISS LATENCY: 174.324 cycles
Major fault: 0 Minor fault: 5611
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      21148  ROW_BUFFER_MISS:     122028
 DBUS_CONGESTED:      60790
 WQ ROW_BUFFER_HIT:      11013  ROW_BUFFER_MISS:      47998  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 99.4607% MPKI: 1.00288 Average ROB Occupancy at Mispredict: 126.029

Branch types
NOT_BRANCH: 40701161 81.4023%
BRANCH_DIRECT_JUMP: 469810 0.93962%
BRANCH_INDIRECT: 153732 0.307464%
BRANCH_CONDITIONAL: 6944091 13.8882%
BRANCH_DIRECT_CALL: 679880 1.35976%
BRANCH_INDIRECT_CALL: 168745 0.33749%
BRANCH_RETURN: 882493 1.76499%
BRANCH_OTHER: 0 0%

