fifo_w15d1k.v,verilog,xil_defaultlib,../../../../ps_in.srcs/sources_1/ip/norm/fifo_w15d1k/sim/fifo_w15d1k.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
