Loading plugins phase: Elapsed time ==> 2s.640ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 14s.008ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.590ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TDC7200.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj -dcpsoc3 TDC7200.v -verilog
======================================================================

======================================================================
Compiling:  TDC7200.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj -dcpsoc3 TDC7200.v -verilog
======================================================================

======================================================================
Compiling:  TDC7200.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj -dcpsoc3 -verilog TDC7200.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu May 26 01:40:11 2016


======================================================================
Compiling:  TDC7200.v
Program  :   vpp
Options  :    -yv2 -q10 TDC7200.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu May 26 01:40:11 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'TDC7200.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  TDC7200.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj -dcpsoc3 -verilog TDC7200.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu May 26 01:40:13 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\codegentemp\TDC7200.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\codegentemp\TDC7200.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  TDC7200.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj -dcpsoc3 -verilog TDC7200.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu May 26 01:40:14 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\codegentemp\TDC7200.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\codegentemp\TDC7200.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPI:BSPIM:mosi_after_ld\
	\SPI:BSPIM:so_send\
	\SPI:BSPIM:mosi_fin\
	\SPI:BSPIM:mosi_cpha_0\
	\SPI:BSPIM:mosi_cpha_1\
	\SPI:BSPIM:pre_mosi\
	\SPI:BSPIM:dpcounter_zero\
	\SPI:BSPIM:control_7\
	\SPI:BSPIM:control_6\
	\SPI:BSPIM:control_5\
	\SPI:BSPIM:control_4\
	\SPI:BSPIM:control_3\
	\SPI:BSPIM:control_2\
	\SPI:BSPIM:control_1\
	\SPI:BSPIM:control_0\
	\SPI:Net_294\
	Net_9
	Net_37
	Net_38
	Net_40
	Net_41
	Net_42
	Net_43


Deleted 23 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__MISO_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__MISO_net_0
Aliasing \SPI:BSPIM:pol_supprt\ to zero
Aliasing \SPI:BSPIM:tx_status_3\ to \SPI:BSPIM:load_rx_data\
Aliasing \SPI:BSPIM:tx_status_6\ to zero
Aliasing \SPI:BSPIM:tx_status_5\ to zero
Aliasing \SPI:BSPIM:rx_status_3\ to zero
Aliasing \SPI:BSPIM:rx_status_2\ to zero
Aliasing \SPI:BSPIM:rx_status_1\ to zero
Aliasing \SPI:BSPIM:rx_status_0\ to zero
Aliasing \SPI:Net_289\ to zero
Aliasing tmpOE__SS_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__EN_7200_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__INTB_net_0 to tmpOE__MISO_net_0
Aliasing \Ctlr:clk\ to zero
Aliasing \Ctlr:rst\ to zero
Aliasing \SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPI:BSPIM:dpcounter_one_reg\\D\ to \SPI:BSPIM:load_rx_data\
Removing Lhs of wire one[6] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__MOSI_net_0[9] = tmpOE__MISO_net_0[1]
Removing Rhs of wire Net_23[10] = \SPI:BSPIM:mosi_reg\[37]
Removing Lhs of wire tmpOE__SCLK_net_0[16] = tmpOE__MISO_net_0[1]
Removing Rhs of wire \SPI:Net_276\[22] = \SPI:Net_288\[23]
Removing Rhs of wire \SPI:BSPIM:load_rx_data\[29] = \SPI:BSPIM:dpcounter_one\[30]
Removing Lhs of wire \SPI:BSPIM:pol_supprt\[31] = zero[2]
Removing Lhs of wire \SPI:BSPIM:miso_to_dp\[32] = \SPI:Net_244\[33]
Removing Lhs of wire \SPI:Net_244\[33] = Net_19[3]
Removing Rhs of wire \SPI:BSPIM:tx_status_1\[59] = \SPI:BSPIM:dpMOSI_fifo_empty\[60]
Removing Rhs of wire \SPI:BSPIM:tx_status_2\[61] = \SPI:BSPIM:dpMOSI_fifo_not_full\[62]
Removing Lhs of wire \SPI:BSPIM:tx_status_3\[63] = \SPI:BSPIM:load_rx_data\[29]
Removing Rhs of wire \SPI:BSPIM:rx_status_4\[65] = \SPI:BSPIM:dpMISO_fifo_full\[66]
Removing Rhs of wire \SPI:BSPIM:rx_status_5\[67] = \SPI:BSPIM:dpMISO_fifo_not_empty\[68]
Removing Lhs of wire \SPI:BSPIM:tx_status_6\[70] = zero[2]
Removing Lhs of wire \SPI:BSPIM:tx_status_5\[71] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_3\[72] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_2\[73] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_1\[74] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_0\[75] = zero[2]
Removing Lhs of wire \SPI:Net_273\[85] = zero[2]
Removing Lhs of wire \SPI:Net_289\[124] = zero[2]
Removing Lhs of wire tmpOE__SS_net_0[126] = tmpOE__MISO_net_0[1]
Removing Rhs of wire Net_39[127] = \Ctlr:control_out_0\[149]
Removing Rhs of wire Net_39[127] = \Ctlr:control_0\[171]
Removing Lhs of wire tmpOE__EN_7200_net_0[134] = tmpOE__MISO_net_0[1]
Removing Rhs of wire Net_36[135] = \Ctlr:control_out_1\[150]
Removing Rhs of wire Net_36[135] = \Ctlr:control_1\[170]
Removing Lhs of wire tmpOE__INTB_net_0[141] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \Ctlr:clk\[147] = zero[2]
Removing Lhs of wire \Ctlr:rst\[148] = zero[2]
Removing Lhs of wire \SPI:BSPIM:so_send_reg\\D\[173] = zero[2]
Removing Lhs of wire \SPI:BSPIM:mosi_pre_reg\\D\[179] = zero[2]
Removing Lhs of wire \SPI:BSPIM:dpcounter_one_reg\\D\[181] = \SPI:BSPIM:load_rx_data\[29]
Removing Lhs of wire \SPI:BSPIM:mosi_from_dp_reg\\D\[182] = \SPI:BSPIM:mosi_from_dp\[43]

------------------------------------------------------
Aliased 0 equations, 35 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SPI:BSPIM:load_rx_data\' (cost = 1):
\SPI:BSPIM:load_rx_data\ <= ((not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj" -dcpsoc3 TDC7200.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.701ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9431, Family: PSoC3, Started at: Thursday, 26 May 2016 01:40:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Xwx47\Documents\PSoC Creator\TDCs\TDC7200.cydsn\TDC7200.cyprj -d CY8C5888LTI-LP097 TDC7200.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.610ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPI_IntClock'. Fanout=1, Signal=\SPI:Net_276\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_19 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            input => Net_23 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            input => Net_25 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            input => Net_39 ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EN_7200(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EN_7200(0)__PA ,
            input => Net_36 ,
            pad => EN_7200(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INTB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => INTB(0)__PA ,
            pad => INTB(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_25, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)

    MacroCell: Name=Net_23, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)

    MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_46, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_46
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_46
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_46
        );
        Output = Net_46 (fanout=1)

    MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            cs_addr_2 => \SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SPI:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPI:BSPIM:load_rx_data\ ,
            so_comb => \SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_4 => \SPI:BSPIM:tx_status_4\ ,
            status_3 => \SPI:BSPIM:load_rx_data\ ,
            status_2 => \SPI:BSPIM:tx_status_2\ ,
            status_1 => \SPI:BSPIM:tx_status_1\ ,
            status_0 => \SPI:BSPIM:tx_status_0\ ,
            interrupt => Net_50 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_6 => \SPI:BSPIM:rx_status_6\ ,
            status_5 => \SPI:BSPIM:rx_status_5\ ,
            status_4 => \SPI:BSPIM:rx_status_4\ ,
            interrupt => Net_48 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Ctlr:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Ctlr:control_7\ ,
            control_6 => \Ctlr:control_6\ ,
            control_5 => \Ctlr:control_5\ ,
            control_4 => \Ctlr:control_4\ ,
            control_3 => \Ctlr:control_3\ ,
            control_2 => \Ctlr:control_2\ ,
            control_1 => Net_36 ,
            control_0 => Net_39 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            enable => \SPI:BSPIM:cnt_enable\ ,
            count_6 => \SPI:BSPIM:count_6\ ,
            count_5 => \SPI:BSPIM:count_5\ ,
            count_4 => \SPI:BSPIM:count_4\ ,
            count_3 => \SPI:BSPIM:count_3\ ,
            count_2 => \SPI:BSPIM:count_2\ ,
            count_1 => \SPI:BSPIM:count_1\ ,
            count_0 => \SPI:BSPIM:count_0\ ,
            tc => \SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SPI:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_48 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\SPI:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_7200
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    9 :   39 :   48 : 18.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :  179 :  192 :  6.77 %
  Unique P-terms              :   33 :  351 :  384 :  8.59 %
  Total P-terms               :   38 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.705ms
Tech mapping phase: Elapsed time ==> 3s.205ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : EN_7200(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : INTB(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : MISO(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : MOSI(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SCLK(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SS(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.799ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 3s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            5.00
               Macrocells :            1.86
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.209ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.850ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.150ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 167, final cost is 167 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       9.25 :       3.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_23, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_23 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_23 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        cs_addr_2 => \SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SPI:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPI:BSPIM:load_rx_data\ ,
        so_comb => \SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        enable => \SPI:BSPIM:cnt_enable\ ,
        count_6 => \SPI:BSPIM:count_6\ ,
        count_5 => \SPI:BSPIM:count_5\ ,
        count_4 => \SPI:BSPIM:count_4\ ,
        count_3 => \SPI:BSPIM:count_3\ ,
        count_2 => \SPI:BSPIM:count_2\ ,
        count_1 => \SPI:BSPIM:count_1\ ,
        count_0 => \SPI:BSPIM:count_0\ ,
        tc => \SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_46, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_46
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_46
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_46
        );
        Output = Net_46 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_4 => \SPI:BSPIM:tx_status_4\ ,
        status_3 => \SPI:BSPIM:load_rx_data\ ,
        status_2 => \SPI:BSPIM:tx_status_2\ ,
        status_1 => \SPI:BSPIM:tx_status_1\ ,
        status_0 => \SPI:BSPIM:tx_status_0\ ,
        interrupt => Net_50 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Ctlr:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Ctlr:control_7\ ,
        control_6 => \Ctlr:control_6\ ,
        control_5 => \Ctlr:control_5\ ,
        control_4 => \Ctlr:control_4\ ,
        control_3 => \Ctlr:control_3\ ,
        control_2 => \Ctlr:control_2\ ,
        control_1 => Net_36 ,
        control_0 => Net_39 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_25, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_25 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_25 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=6, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_6 => \SPI:BSPIM:rx_status_6\ ,
        status_5 => \SPI:BSPIM:rx_status_5\ ,
        status_4 => \SPI:BSPIM:rx_status_4\ ,
        interrupt => Net_48 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\SPI:RxInternalInterrupt\
        PORT MAP (
            interrupt => Net_48 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\SPI:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_7200
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 generates interrupt for logical port:
    logicalport: Name =INTB
        PORT MAP (
            in_clock_en => tmpOE__MISO_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__MISO_net_0 ,
            out_reset => zero ,
            interrupt => Net_22 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = EN_7200(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EN_7200(0)__PA ,
        input => Net_36 ,
        pad => EN_7200(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = INTB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => INTB(0)__PA ,
        pad => INTB(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=4]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_19 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        input => Net_23 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        input => Net_25 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        input => Net_39 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPI:Net_276\ ,
            dclk_0 => \SPI:Net_276_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+------------
   1 |   6 |     * |      NONE |         CMOS_OUT | EN_7200(0) | In(Net_36)
     |   7 |     * |   FALLING |      RES_PULL_UP |    INTB(0) | 
-----+-----+-------+-----------+------------------+------------+------------
   2 |   4 |     * |      NONE |     HI_Z_DIGITAL |    MISO(0) | FB(Net_19)
     |   5 |     * |      NONE |         CMOS_OUT |    MOSI(0) | In(Net_23)
     |   6 |     * |      NONE |         CMOS_OUT |    SCLK(0) | In(Net_25)
     |   7 |     * |      NONE |         CMOS_OUT |      SS(0) | In(Net_39)
----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.139ms
Digital Placement phase: Elapsed time ==> 8s.983ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 11s.352ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 4s.232ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 1s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in TDC7200_timing.html.
Static timing analysis phase: Elapsed time ==> 4s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.630ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 39s.391ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 39s.821ms
API generation phase: Elapsed time ==> 16s.819ms
Dependency generation phase: Elapsed time ==> 0s.320ms
Cleanup phase: Elapsed time ==> 0s.009ms
