$date
	Wed Nov 19 21:36:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_half_sub $end
$var wire 1 ! diff $end
$var wire 1 " borrow $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module U $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " borrow $end
$var wire 1 ! diff $end
$var wire 1 % na $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#10
1!
1"
1$
#20
0"
0%
0$
1#
#30
0!
1$
#40
