{
  "module_name": "analogix-i2c-dptx.h",
  "hash_id": "71353bec17472380d1ea28bfdddf3a481d6cec6f24a9c7c353b94c3f40a3c759",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/bridge/analogix/analogix-i2c-dptx.h",
  "human_readable_source": " \n \n#ifndef _ANALOGIX_I2C_DPTX_H_\n#define _ANALOGIX_I2C_DPTX_H_\n\n \n \n \n\n \n#define SP_TX_HDCP_STATUS_REG\t\t0x00\n#define SP_AUTH_FAIL\t\t\tBIT(5)\n#define SP_AUTHEN_PASS\t\t\tBIT(1)\n\n \n#define SP_HDCP_CTRL0_REG\t\t0x01\n#define SP_RX_REPEATER\t\t\tBIT(6)\n#define SP_RE_AUTH\t\t\tBIT(5)\n#define SP_SW_AUTH_OK\t\t\tBIT(4)\n#define SP_HARD_AUTH_EN\t\t\tBIT(3)\n#define SP_HDCP_ENC_EN\t\t\tBIT(2)\n#define SP_BKSV_SRM_PASS\t\tBIT(1)\n#define SP_KSVLIST_VLD\t\t\tBIT(0)\n \n#define SP_HDCP_FUNCTION_ENABLED\t(BIT(0) | BIT(1) | BIT(2) | BIT(3))\n\n \n#define\tSP_HDCP_RX_BSTATUS0_REG\t\t0x1b\n \n#define\tSP_HDCP_RX_BSTATUS1_REG\t\t0x1c\n\n \n#define SP_HDCP_VID0_BLUE_SCREEN_REG\t0x2c\n#define SP_HDCP_VID1_BLUE_SCREEN_REG\t0x2d\n#define SP_HDCP_VID2_BLUE_SCREEN_REG\t0x2e\n\n \n#define SP_HDCP_WAIT_R0_TIME_REG\t0x40\n\n \n#define SP_HDCP_LINK_CHECK_TIMER_REG\t0x41\n\n \n#define SP_HDCP_RPTR_RDY_WAIT_TIME_REG\t0x42\n\n \n#define SP_HDCP_AUTO_TIMER_REG\t\t0x51\n\n \n#define SP_HDCP_KEY_STATUS_REG\t\t0x5e\n\n \n#define SP_HDCP_KEY_COMMAND_REG\t\t0x5f\n#define SP_DISABLE_SYNC_HDCP\t\tBIT(2)\n\n \n#define SP_OTP_KEY_PROTECT1_REG\t\t0x60\n#define SP_OTP_KEY_PROTECT2_REG\t\t0x61\n#define SP_OTP_KEY_PROTECT3_REG\t\t0x62\n#define SP_OTP_PSW1\t\t\t0xa2\n#define SP_OTP_PSW2\t\t\t0x7e\n#define SP_OTP_PSW3\t\t\t0xc6\n\n \n#define SP_DP_SYSTEM_CTRL_BASE\t\t(0x80 - 1)\n \n#define SP_CHA_STA\t\t\tBIT(2)\n \n#define SP_HPD_STATUS\t\t\tBIT(6)\n#define SP_HPD_FORCE\t\t\tBIT(5)\n#define SP_HPD_CTRL\t\t\tBIT(4)\n#define SP_STRM_VALID\t\t\tBIT(2)\n#define SP_STRM_FORCE\t\t\tBIT(1)\n#define SP_STRM_CTRL\t\t\tBIT(0)\n \n#define SP_ENHANCED_MODE\t\tBIT(3)\n\n \n#define SP_DP_VIDEO_CTRL_REG\t\t0x84\n#define SP_COLOR_F_MASK\t\t\t0x06\n#define SP_COLOR_F_SHIFT\t\t1\n#define SP_BPC_MASK\t\t\t0xe0\n#define SP_BPC_SHIFT\t\t\t5\n#  define SP_BPC_6BITS\t\t\t0x00\n#  define SP_BPC_8BITS\t\t\t0x01\n#  define SP_BPC_10BITS\t\t\t0x02\n#  define SP_BPC_12BITS\t\t\t0x03\n\n \n#define SP_DP_AUDIO_CTRL_REG\t\t0x87\n#define SP_AUD_EN\t\t\tBIT(0)\n\n \n#define SP_I2C_GEN_10US_TIMER0_REG\t0x88\n#define SP_I2C_GEN_10US_TIMER1_REG\t0x89\n\n \n#define SP_PACKET_SEND_CTRL_REG\t\t0x90\n#define SP_AUD_IF_UP\t\t\tBIT(7)\n#define SP_AVI_IF_UD\t\t\tBIT(6)\n#define SP_MPEG_IF_UD\t\t\tBIT(5)\n#define SP_SPD_IF_UD\t\t\tBIT(4)\n#define SP_AUD_IF_EN\t\t\tBIT(3)\n#define SP_AVI_IF_EN\t\t\tBIT(2)\n#define SP_MPEG_IF_EN\t\t\tBIT(1)\n#define SP_SPD_IF_EN\t\t\tBIT(0)\n\n \n#define SP_DP_HDCP_CTRL_REG\t\t0x92\n#define SP_AUTO_EN\t\t\tBIT(7)\n#define SP_AUTO_START\t\t\tBIT(5)\n#define SP_LINK_POLLING\t\t\tBIT(1)\n\n \n#define SP_DP_MAIN_LINK_BW_SET_REG\t0xa0\n#define SP_LINK_BW_SET_MASK\t\t0x1f\n#define SP_INITIAL_SLIM_M_AUD_SEL\tBIT(5)\n\n \n#define SP_DP_LANE_COUNT_SET_REG\t0xa1\n\n \n#define SP_DP_TRAINING_PATTERN_SET_REG\t0xa2\n\n \n#define SP_DP_LANE0_LT_CTRL_REG\t\t0xa3\n#define SP_TX_SW_SET_MASK\t\t0x1b\n#define SP_MAX_PRE_REACH\t\tBIT(5)\n#define SP_MAX_DRIVE_REACH\t\tBIT(4)\n#define SP_PRE_EMP_LEVEL1\t\tBIT(3)\n#define SP_DRVIE_CURRENT_LEVEL1\t\tBIT(0)\n\n \n#define SP_DP_LT_CTRL_REG\t\t0xa8\n#define SP_DP_LT_INPROGRESS\t\t0x80\n#define SP_LT_ERROR_TYPE_MASK\t\t0x70\n#  define SP_LT_NO_ERROR\t\t0x00\n#  define SP_LT_AUX_WRITE_ERROR\t\t0x01\n#  define SP_LT_MAX_DRIVE_REACHED\t0x02\n#  define SP_LT_WRONG_LANE_COUNT_SET\t0x03\n#  define SP_LT_LOOP_SAME_5_TIME\t0x04\n#  define SP_LT_CR_FAIL_IN_EQ\t\t0x05\n#  define SP_LT_EQ_LOOP_5_TIME\t\t0x06\n#define SP_LT_EN\t\t\tBIT(0)\n\n \n#define SP_DP_CEP_TRAINING_CTRL0_REG\t0xa9\n#define SP_DP_CEP_TRAINING_CTRL1_REG\t0xaa\n\n \n#define SP_DP_DEBUG1_REG\t\t0xb0\n#define SP_DEBUG_PLL_LOCK\t\tBIT(4)\n#define SP_POLLING_EN\t\t\tBIT(1)\n\n \n#define SP_DP_POLLING_CTRL_REG\t\t0xb4\n#define SP_AUTO_POLLING_DISABLE\t\tBIT(0)\n\n \n#define SP_DP_LINK_DEBUG_CTRL_REG\t0xb8\n#define SP_M_VID_DEBUG\t\t\tBIT(5)\n#define SP_NEW_PRBS7\t\t\tBIT(4)\n#define SP_INSERT_ER\t\t\tBIT(1)\n#define SP_PRBS31_EN\t\t\tBIT(0)\n\n \n#define SP_AUX_MISC_CTRL_REG\t\t0xbf\n\n \n#define SP_DP_PLL_CTRL_REG\t\t0xc7\n#define SP_PLL_RST\t\t\tBIT(6)\n\n \n#define SP_DP_ANALOG_POWER_DOWN_REG\t0xc8\n#define SP_CH0_PD\t\t\tBIT(0)\n\n \n#define SP_DP_MISC_CTRL_REG\t\t0xcd\n#define SP_EQ_TRAINING_LOOP\t\tBIT(6)\n\n \n#define SP_DP_EXTRA_I2C_DEV_ADDR_REG\t0xce\n#define SP_I2C_STRETCH_DISABLE\t\tBIT(7)\n\n#define SP_I2C_EXTRA_ADDR\t\t0x50\n\n \n#define SP_DP_DOWNSPREAD_CTRL1_REG\t0xd0\n\n \n#define SP_DP_M_CALCULATION_CTRL_REG\t0xd9\n#define SP_M_GEN_CLK_SEL\t\tBIT(0)\n\n \n#define SP_AUX_CH_STATUS_REG\t\t0xe0\n#define SP_AUX_STATUS\t\t\t0x0f\n\n \n#define SP_AUX_DEFER_CTRL_REG\t\t0xe2\n#define SP_DEFER_CTRL_EN\t\tBIT(7)\n\n \n#define SP_BUF_DATA_COUNT_REG\t\t0xe4\n#define SP_BUF_DATA_COUNT_MASK\t\t0x1f\n#define SP_BUF_CLR\t\t\tBIT(7)\n\n \n#define SP_DP_AUX_CH_CTRL1_REG\t\t0xe5\n#define SP_AUX_TX_COMM_MASK\t\t0x0f\n#define SP_AUX_LENGTH_MASK\t\t0xf0\n#define SP_AUX_LENGTH_SHIFT\t\t4\n\n \n#define SP_AUX_ADDR_7_0_REG\t\t0xe6\n\n \n#define SP_AUX_ADDR_15_8_REG\t\t0xe7\n\n \n#define SP_AUX_ADDR_19_16_REG\t\t0xe8\n#define SP_AUX_ADDR_19_16_MASK\t\t0x0f\n\n \n#define SP_DP_AUX_CH_CTRL2_REG\t\t0xe9\n#define SP_AUX_SEL_RXCM\t\t\tBIT(6)\n#define SP_AUX_CHSEL\t\t\tBIT(3)\n#define SP_AUX_PN_INV\t\t\tBIT(2)\n#define SP_ADDR_ONLY\t\t\tBIT(1)\n#define SP_AUX_EN\t\t\tBIT(0)\n\n \n#define SP_DP_3D_VSC_CTRL_REG\t\t0xea\n#define SP_INFO_FRAME_VSC_EN\t\tBIT(0)\n\n \n#define SP_DP_VSC_DB1_REG\t\t0xeb\n\n \n#define SP_DP_AUX_CH_CTRL3_REG\t\t0xec\n#define SP_WAIT_COUNTER_7_0_MASK\t0xff\n\n \n#define SP_DP_AUX_CH_CTRL4_REG\t\t0xed\n\n \n#define SP_DP_BUF_DATA0_REG\t\t0xf0\n\nssize_t anx_dp_aux_transfer(struct regmap *map_dptx,\n\t\t\t\tstruct drm_dp_aux_msg *msg);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}