Classic Timing Analyzer report for SequenceDetector
Tue Mar 24 15:28:06 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.320 ns                                       ; input    ; state.s3 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.990 ns                                      ; state.s3 ; output   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.336 ns                                       ; input    ; state.s0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s0 ; state.s3 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s0 ; state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s0 ; state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; state.s1 ; state.s3 ; clk        ; clk      ; None                        ; None                      ; 0.827 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+-------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To       ; To Clock ;
+-------+--------------+------------+-------+----------+----------+
; N/A   ; None         ; 0.320 ns   ; input ; state.s3 ; clk      ;
; N/A   ; None         ; 0.078 ns   ; input ; state.s1 ; clk      ;
; N/A   ; None         ; -0.284 ns  ; input ; state.s0 ; clk      ;
+-------+--------------+------------+-------+----------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+----------+--------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To     ; From Clock ;
+-------+--------------+------------+----------+--------+------------+
; N/A   ; None         ; 11.990 ns  ; state.s3 ; output ; clk        ;
+-------+--------------+------------+----------+--------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+-------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To       ; To Clock ;
+---------------+-------------+-----------+-------+----------+----------+
; N/A           ; None        ; 0.336 ns  ; input ; state.s0 ; clk      ;
; N/A           ; None        ; -0.026 ns ; input ; state.s1 ; clk      ;
; N/A           ; None        ; -0.268 ns ; input ; state.s3 ; clk      ;
+---------------+-------------+-----------+-------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 15:28:06 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SequenceDetector -c SequenceDetector --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "state.s0" and destination register "state.s3"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.123 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y1_N5; Fanout = 2; REG Node = 'state.s0'
            Info: 2: + IC(0.516 ns) + CELL(0.607 ns) = 1.123 ns; Loc. = LC_X8_Y1_N2; Fanout = 1; REG Node = 'state.s3'
            Info: Total cell delay = 0.607 ns ( 54.05 % )
            Info: Total interconnect delay = 0.516 ns ( 45.95 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 7.261 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(5.081 ns) + CELL(0.711 ns) = 7.261 ns; Loc. = LC_X8_Y1_N2; Fanout = 1; REG Node = 'state.s3'
                Info: Total cell delay = 2.180 ns ( 30.02 % )
                Info: Total interconnect delay = 5.081 ns ( 69.98 % )
            Info: - Longest clock path from clock "clk" to source register is 7.261 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 3; CLK Node = 'clk'
                Info: 2: + IC(5.081 ns) + CELL(0.711 ns) = 7.261 ns; Loc. = LC_X8_Y1_N5; Fanout = 2; REG Node = 'state.s0'
                Info: Total cell delay = 2.180 ns ( 30.02 % )
                Info: Total interconnect delay = 5.081 ns ( 69.98 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "state.s3" (data pin = "input", clock pin = "clk") is 0.320 ns
    Info: + Longest pin to register delay is 7.544 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T6; Fanout = 3; PIN Node = 'input'
        Info: 2: + IC(5.331 ns) + CELL(0.738 ns) = 7.544 ns; Loc. = LC_X8_Y1_N2; Fanout = 1; REG Node = 'state.s3'
        Info: Total cell delay = 2.213 ns ( 29.33 % )
        Info: Total interconnect delay = 5.331 ns ( 70.67 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 7.261 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(5.081 ns) + CELL(0.711 ns) = 7.261 ns; Loc. = LC_X8_Y1_N2; Fanout = 1; REG Node = 'state.s3'
        Info: Total cell delay = 2.180 ns ( 30.02 % )
        Info: Total interconnect delay = 5.081 ns ( 69.98 % )
Info: tco from clock "clk" to destination pin "output" through register "state.s3" is 11.990 ns
    Info: + Longest clock path from clock "clk" to source register is 7.261 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(5.081 ns) + CELL(0.711 ns) = 7.261 ns; Loc. = LC_X8_Y1_N2; Fanout = 1; REG Node = 'state.s3'
        Info: Total cell delay = 2.180 ns ( 30.02 % )
        Info: Total interconnect delay = 5.081 ns ( 69.98 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y1_N2; Fanout = 1; REG Node = 'state.s3'
        Info: 2: + IC(2.397 ns) + CELL(2.108 ns) = 4.505 ns; Loc. = PIN_R10; Fanout = 0; PIN Node = 'output'
        Info: Total cell delay = 2.108 ns ( 46.79 % )
        Info: Total interconnect delay = 2.397 ns ( 53.21 % )
Info: th for register "state.s0" (data pin = "input", clock pin = "clk") is 0.336 ns
    Info: + Longest clock path from clock "clk" to destination register is 7.261 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 3; CLK Node = 'clk'
        Info: 2: + IC(5.081 ns) + CELL(0.711 ns) = 7.261 ns; Loc. = LC_X8_Y1_N5; Fanout = 2; REG Node = 'state.s0'
        Info: Total cell delay = 2.180 ns ( 30.02 % )
        Info: Total interconnect delay = 5.081 ns ( 69.98 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 6.940 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T6; Fanout = 3; PIN Node = 'input'
        Info: 2: + IC(5.350 ns) + CELL(0.115 ns) = 6.940 ns; Loc. = LC_X8_Y1_N5; Fanout = 2; REG Node = 'state.s0'
        Info: Total cell delay = 1.590 ns ( 22.91 % )
        Info: Total interconnect delay = 5.350 ns ( 77.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 123 megabytes
    Info: Processing ended: Tue Mar 24 15:28:07 2009
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


