Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e456db25c4d341918ff3b08ae520b38a --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot fsm_set_tb_behav work.fsm_set_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package work.mipack
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity work.adder_integer10 [adder_integer10_default]
Compiling architecture behavioral of entity work.adder_integer10 [\adder_integer10(module=6)\]
Compiling architecture structural of entity work.adder_time [adder_time_default]
Compiling architecture behavioral of entity work.substracter_time [substracter_time_default]
Compiling architecture dataflow of entity work.Decoder_7s [decoder_7s_default]
Compiling architecture structural of entity work.Decoder_7s_reg [decoder_7s_reg_default]
Compiling architecture behavioral of entity work.FSM_Set [fsm_set_default]
Compiling architecture behavioral of entity work.fsm_set_tb
Built simulation snapshot fsm_set_tb_behav
