# MCU Datalogger with build-in 512K EEPROM and Clock

- [ ] **Project - Introduction**

## Project and Git Setup
- [ ] **Create the New Project and Git Repository**
- [ ] **Git: Setup in a 2-Layer PCB Branch**

## Schematic Design
- [ ] **Schema 1 - Setup**
- [ ] **Schema 2 - Symbols**
- [ ] **Schema 2 - Create a Second Sheet for the Connectors**
- [ ] **Schema 3 - Arrange and Annotate**
- [ ] **Edit Component Values**
- [ ] **Schema 3 - Associate Components**
- [ ] **Schema 4 - Wiring of Sheet 1**
- [ ] **Schema 4 - Wiring of Sheet 2**
- [ ] **Schema 5 - Nets**
- [ ] **Schema 6 - Electrical Rules Check (ERC)**
- [ ] **Schema 7 - Comments**

## PCB Layout
- [ ] **Layout 1 - Setup**
- [ ] **Layout 2 - Outline and Constraints**
- [ ] **Layout 3 - Place Components**
- [ ] **Layout 4 - Route**
- [ ] **Layout 4 - Copper Fills**
- [ ] **Layout 4 - Routing Improvements**
- [ ] **Layout 4 - Fix New Routing Violations**
- [ ] **Layout 5 - Silkscreen**
- [ ] **Layout 6 - Design Rules Check (DRC)**
- [ ] **Layout 7 - Manufacture**
- [ ] **3D Shapes**
- [ ] **Alternative Routing: 4-Layer PCB in New Git Branch**
- [ ] **Four-Layer PCB Routing**
- [ ] **Four-Layer PCB Manufacturing**

## Git Integration and Bug Fixes
- [ ] **Merge 2-Layer Branch to Main**
- [ ] **Updating Layout from Changes to the Schematic with Git**
- [ ] **Finding and Correcting Design Defects**
- [ ] **Fix the Bugs in the Schematic**
- [ ] **Fix the Bugs in the 2-Layer PCB**
- [ ] **Fix the Bugs in the 4-Layer PCB**