\hypertarget{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields}{}\section{\+\_\+hw\+\_\+rtc\+\_\+tpr\+:\+:\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields Struct Reference}
\label{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields}\index{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields_a3f6036203db66ad793c3898533cc5a59}{T\+PR}\+: 16
\item 
uint32\+\_\+t \hyperlink{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields_ac0632d78235cc93d63467136613d1649}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 16
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields_ac0632d78235cc93d63467136613d1649}{}\label{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields_ac0632d78235cc93d63467136613d1649}
\mbox{[}31\+:16\mbox{]} \index{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields@{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{T\+PR}{TPR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields\+::\+T\+PR}\hypertarget{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields_a3f6036203db66ad793c3898533cc5a59}{}\label{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields_a3f6036203db66ad793c3898533cc5a59}
\mbox{[}15\+:0\mbox{]} Time Prescaler Register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
