# Verilog
learning elements of verilog

![простая логика](images/lab1.png)
![rstrg](images/rstrg.png)
![d_latch](images/d_latch.png)

