# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do EX_computer1_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {EX_computer1.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module test_computer
# 
# Top level modules:
# 	test_computer
# 
# vlog -vlog01compat -work work +incdir+D:/altera/13.0/EX_computer1/simulation/modelsim {D:/altera/13.0/EX_computer1/simulation/modelsim/instrconunit.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module instrconunit_vlg_tst
# 
# Top level modules:
# 	instrconunit_vlg_tst
# 
# vsim -t 1ps -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  instrconunit_vlg_tst
# vsim -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps instrconunit_vlg_tst 
# Loading work.instrconunit_vlg_tst
# ** Error: (vsim-3033) D:/altera/13.0/EX_computer1/simulation/modelsim/instrconunit.vt(25): Instantiation of 'instrconunit' failed. The design unit was not found.
# 
#         Region: /instrconunit_vlg_tst
#         Searched libraries:
#             D:/altera/13.0/modelsim_ase/altera/verilog/cycloneii
#             D:/altera/13.0/EX_computer1/simulation/modelsim/gate_work
#             D:/altera/13.0/EX_computer1/simulation/modelsim/gate_work
#             D:/altera/13.0/EX_computer1/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./EX_computer1_run_msim_gate_verilog.do PAUSED at line 12
