Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun 23 16:20:04 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/adder_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 s_axi_control_araddr[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.372ns (12.640%)  route 2.571ns (87.360%))
  Logic Levels:           3  (LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[2] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_2/O
                         net (fo=8, unplaced)         1.149     2.246    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[6]_i_2_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     2.370 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3/O
                         net (fo=1, unplaced)         0.449     2.819    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.943 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.943    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.793ns  (logic 0.372ns (13.319%)  route 2.421ns (86.681%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[4] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=7, unplaced)         0.999     2.096    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.220 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[1]_i_2/O
                         net (fo=1, unplaced)         0.449     2.669    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[1]_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.793 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[1]_i_1/O
                         net (fo=1, unplaced)         0.000     2.793    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.793ns  (logic 0.372ns (13.319%)  route 2.421ns (86.681%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[4] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=7, unplaced)         0.999     2.096    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.220 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_2/O
                         net (fo=1, unplaced)         0.449     2.669    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     2.793 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, unplaced)         0.000     2.793    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[3]
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.785ns  (logic 0.364ns (13.070%)  route 2.421ns (86.930%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[4] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=7, unplaced)         0.999     2.096    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.220 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_2/O
                         net (fo=1, unplaced)         0.449     2.669    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.116     2.785 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, unplaced)         0.000     2.785    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[2]
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_control_araddr[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.785ns  (logic 0.364ns (13.070%)  route 2.421ns (86.930%))
  Logic Levels:           3  (LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  s_axi_control_araddr[4] (IN)
                         net (fo=6, unset)            0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/s_axi_control_ARADDR[4]
                         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3/O
                         net (fo=7, unplaced)         0.999     2.096    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[9]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.220 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_2/O
                         net (fo=1, unplaced)         0.449     2.669    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_2_n_0
                         LUT3 (Prop_lut3_I2_O)        0.116     2.785 r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]_i_1/O
                         net (fo=1, unplaced)         0.000     2.785    bd_0_i/hls_inst/inst/control_s_axi_U/rdata[7]
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.317ns  (logic 0.875ns (37.764%)  route 1.442ns (62.236%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[2]/Q
                         net (fo=5, unplaced)         0.993     1.449    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[2]
                         LUT6 (Prop_lut6_I1_O)        0.295     1.744 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_2/O
                         net (fo=1, unplaced)         0.449     2.193    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr
                         LUT5 (Prop_lut5_I1_O)        0.124     2.317 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_1/O
                         net (fo=1, unplaced)         0.000     2.317    bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_i_1_n_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_isr_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.262ns  (logic 0.751ns (33.201%)  route 1.511ns (66.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, unplaced)         1.000     1.456    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.751 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, unplaced)         0.511     2.262    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.262ns  (logic 0.751ns (33.201%)  route 1.511ns (66.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, unplaced)         1.000     1.456    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.751 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, unplaced)         0.511     2.262    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.262ns  (logic 0.751ns (33.201%)  route 1.511ns (66.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, unplaced)         1.000     1.456    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.751 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, unplaced)         0.511     2.262    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.262ns  (logic 0.751ns (33.201%)  route 1.511ns (66.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg[3]/Q
                         net (fo=7, unplaced)         1.000     1.456    bd_0_i/hls_inst/inst/control_s_axi_U/waddr_reg_n_0_[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.751 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a[7]_i_1/O
                         net (fo=8, unplaced)         0.511     2.262    bd_0_i/hls_inst/inst/control_s_axi_U/p_0_in
                         FDRE                                         r  bd_0_i/hls_inst/inst/control_s_axi_U/int_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------




