0.6
2018.2
Jun 14 2018
20:41:02
D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sim_1/new/test.vhd,1546204734,vhdl,,,,test,,,,,,,,
D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/ClockDivider.vhd,1546202401,vhdl,,,,clockdivider,,,,,,,,
D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/dac.vhd,1546193600,vhdl,,,,dac,,,,,,,,
D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/proj/XADC.srcs/sources_1/new/transferFunction.vhd,1546204852,vhdl,,,,transferfunction,,,,,,,,
D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v,1546202407,verilog,,,,top,,,,,,,,
D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/ip/xadc_wiz_0/xadc_wiz_0_sim_netlist.v,1545822905,verilog,,D:/Beni/Vhdl/FpgaFilter/Zybo-Z7-20-XADC/src/hdl/top.v,,glbl;xadc_wiz_0,,,,,,,,
