
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Adder is
    Generic ( N : natural := 64 );
    Port (
        A, B : in std_logic_vector(N-1 downto 0);
        S    : out std_logic_vector(N-1 downto 0);
        Cin  : in std_logic;
        Cout : out std_logic;
        Ovfl : out std_logic
    );
end entity Adder;

architecture Behaviour of Adder is
    signal A_unsigned, B_unsigned : unsigned(N-1 downto 0);  -- Converted inputs
    signal Sunsigned : unsigned(N downto 0);                 -- N+1 bit sum
begin
    -- Convert inputs to unsigned.
    A_unsigned <= unsigned(A);
    B_unsigned <= unsigned(B);

    -- Perform the addition with carry-in.
    Sunsigned <= ('0' & A_unsigned) + ('0' & B_unsigned) + unsigned'("0" & Cin);

    -- Assign the lower N bits to the output sum.
    S <= std_logic_vector(Sunsigned(N-1 downto 0));

    -- Assign the carry-out signal.
    Cout <= Sunsigned(N);

    -- Overflow detection for signed addition:
    Ovfl <= (A(N-1) and B(N-1) and not S(N-1)) or
            (not A(N-1) and not B(N-1) and S(N-1));
end architecture Behaviour;
