|MIPS_Single_Cycle_IO
LCD_EN <= IOInterface:inst28.LCD_EN
CLOCK_50MHZ => PLL:inst13.inclk0
KEY[0] => RISCREG:inst39.nrst
KEY[0] => pc_reg:inst4.nrst
KEY[0] => IOInterface:inst28.nrst
KEY[1] => IOInterface:inst28.KEY[1]
KEY[2] => IOInterface:inst28.KEY[2]
KEY[3] => IOInterface:inst28.KEY[3]
SW[0] => IOInterface:inst28.SW[0]
SW[1] => IOInterface:inst28.SW[1]
SW[2] => IOInterface:inst28.SW[2]
SW[3] => IOInterface:inst28.SW[3]
SW[4] => IOInterface:inst28.SW[4]
SW[5] => IOInterface:inst28.SW[5]
SW[6] => IOInterface:inst28.SW[6]
SW[7] => IOInterface:inst28.SW[7]
SW[8] => IOInterface:inst28.SW[8]
SW[9] => IOInterface:inst28.SW[9]
SW[10] => IOInterface:inst28.SW[10]
SW[11] => IOInterface:inst28.SW[11]
SW[12] => IOInterface:inst28.SW[12]
SW[13] => IOInterface:inst28.SW[13]
SW[14] => IOInterface:inst28.SW[14]
SW[15] => IOInterface:inst28.SW[15]
SW[16] => IOInterface:inst28.SW[16]
SW[17] => IOInterface:inst28.SW[17]
LCD_RW <= IOInterface:inst28.LCD_RW
LCD_RS <= IOInterface:inst28.LCD_RS
LCD_ON <= IOInterface:inst28.LCD_ON
LCD_BLON <= IOInterface:inst28.LCD_BLON
HEX0[0] <= IOInterface:inst28.HEX0[0]
HEX0[1] <= IOInterface:inst28.HEX0[1]
HEX0[2] <= IOInterface:inst28.HEX0[2]
HEX0[3] <= IOInterface:inst28.HEX0[3]
HEX0[4] <= IOInterface:inst28.HEX0[4]
HEX0[5] <= IOInterface:inst28.HEX0[5]
HEX0[6] <= IOInterface:inst28.HEX0[6]
HEX1[0] <= IOInterface:inst28.HEX1[0]
HEX1[1] <= IOInterface:inst28.HEX1[1]
HEX1[2] <= IOInterface:inst28.HEX1[2]
HEX1[3] <= IOInterface:inst28.HEX1[3]
HEX1[4] <= IOInterface:inst28.HEX1[4]
HEX1[5] <= IOInterface:inst28.HEX1[5]
HEX1[6] <= IOInterface:inst28.HEX1[6]
HEX2[0] <= IOInterface:inst28.HEX2[0]
HEX2[1] <= IOInterface:inst28.HEX2[1]
HEX2[2] <= IOInterface:inst28.HEX2[2]
HEX2[3] <= IOInterface:inst28.HEX2[3]
HEX2[4] <= IOInterface:inst28.HEX2[4]
HEX2[5] <= IOInterface:inst28.HEX2[5]
HEX2[6] <= IOInterface:inst28.HEX2[6]
HEX3[0] <= IOInterface:inst28.HEX3[0]
HEX3[1] <= IOInterface:inst28.HEX3[1]
HEX3[2] <= IOInterface:inst28.HEX3[2]
HEX3[3] <= IOInterface:inst28.HEX3[3]
HEX3[4] <= IOInterface:inst28.HEX3[4]
HEX3[5] <= IOInterface:inst28.HEX3[5]
HEX3[6] <= IOInterface:inst28.HEX3[6]
HEX4[0] <= IOInterface:inst28.HEX4[0]
HEX4[1] <= IOInterface:inst28.HEX4[1]
HEX4[2] <= IOInterface:inst28.HEX4[2]
HEX4[3] <= IOInterface:inst28.HEX4[3]
HEX4[4] <= IOInterface:inst28.HEX4[4]
HEX4[5] <= IOInterface:inst28.HEX4[5]
HEX4[6] <= IOInterface:inst28.HEX4[6]
HEX5[0] <= IOInterface:inst28.HEX5[0]
HEX5[1] <= IOInterface:inst28.HEX5[1]
HEX5[2] <= IOInterface:inst28.HEX5[2]
HEX5[3] <= IOInterface:inst28.HEX5[3]
HEX5[4] <= IOInterface:inst28.HEX5[4]
HEX5[5] <= IOInterface:inst28.HEX5[5]
HEX5[6] <= IOInterface:inst28.HEX5[6]
HEX6[0] <= IOInterface:inst28.HEX6[0]
HEX6[1] <= IOInterface:inst28.HEX6[1]
HEX6[2] <= IOInterface:inst28.HEX6[2]
HEX6[3] <= IOInterface:inst28.HEX6[3]
HEX6[4] <= IOInterface:inst28.HEX6[4]
HEX6[5] <= IOInterface:inst28.HEX6[5]
HEX6[6] <= IOInterface:inst28.HEX6[6]
HEX7[0] <= IOInterface:inst28.HEX7[0]
HEX7[1] <= IOInterface:inst28.HEX7[1]
HEX7[2] <= IOInterface:inst28.HEX7[2]
HEX7[3] <= IOInterface:inst28.HEX7[3]
HEX7[4] <= IOInterface:inst28.HEX7[4]
HEX7[5] <= IOInterface:inst28.HEX7[5]
HEX7[6] <= IOInterface:inst28.HEX7[6]
LCD_DATA[0] <= IOInterface:inst28.LCD_DATA[0]
LCD_DATA[1] <= IOInterface:inst28.LCD_DATA[1]
LCD_DATA[2] <= IOInterface:inst28.LCD_DATA[2]
LCD_DATA[3] <= IOInterface:inst28.LCD_DATA[3]
LCD_DATA[4] <= IOInterface:inst28.LCD_DATA[4]
LCD_DATA[5] <= IOInterface:inst28.LCD_DATA[5]
LCD_DATA[6] <= IOInterface:inst28.LCD_DATA[6]
LCD_DATA[7] <= IOInterface:inst28.LCD_DATA[7]
LEDG[0] <= IOInterface:inst28.LEDG[0]
LEDG[1] <= IOInterface:inst28.LEDG[1]
LEDG[2] <= IOInterface:inst28.LEDG[2]
LEDG[3] <= IOInterface:inst28.LEDG[3]
LEDG[4] <= IOInterface:inst28.LEDG[4]
LEDG[5] <= IOInterface:inst28.LEDG[5]
LEDG[6] <= IOInterface:inst28.LEDG[6]
LEDG[7] <= IOInterface:inst28.LEDG[7]
LEDG[8] <= IOInterface:inst28.LEDG[8]
LEDR[0] <= IOInterface:inst28.LEDR[0]
LEDR[1] <= IOInterface:inst28.LEDR[1]
LEDR[2] <= IOInterface:inst28.LEDR[2]
LEDR[3] <= IOInterface:inst28.LEDR[3]
LEDR[4] <= IOInterface:inst28.LEDR[4]
LEDR[5] <= IOInterface:inst28.LEDR[5]
LEDR[6] <= IOInterface:inst28.LEDR[6]
LEDR[7] <= IOInterface:inst28.LEDR[7]
LEDR[8] <= IOInterface:inst28.LEDR[8]
LEDR[9] <= IOInterface:inst28.LEDR[9]
LEDR[10] <= IOInterface:inst28.LEDR[10]
LEDR[11] <= IOInterface:inst28.LEDR[11]
LEDR[12] <= IOInterface:inst28.LEDR[12]
LEDR[13] <= IOInterface:inst28.LEDR[13]
LEDR[14] <= IOInterface:inst28.LEDR[14]
LEDR[15] <= IOInterface:inst28.LEDR[15]
LEDR[16] <= IOInterface:inst28.LEDR[16]
LEDR[17] <= IOInterface:inst28.LEDR[17]


|MIPS_Single_Cycle_IO|IOInterface:inst28
nWE => always8.IN1
nWE => always9.IN1
nWE => always0.IN1
nWE => always1.IN1
nWE => always2.IN1
nWE => always3.IN1
nWE => always4.IN1
nWE => always5.IN1
nWE => always6.IN1
nWE => always7.IN1
nWE => always11.IN1
nWE => always10.IN1
addr[0] => addr[0].IN1
addr[1] => addr[1].IN1
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => LEDR.DATAB
din[4] => LEDG.DATAB
din[4] => LCD_DATA.DATAB
din[5] => LEDR.DATAB
din[5] => LEDG.DATAB
din[5] => LCD_DATA.DATAB
din[6] => LEDR.DATAB
din[6] => LEDG.DATAB
din[6] => LCD_DATA.DATAB
din[7] => LEDR.DATAB
din[7] => LEDG.DATAB
din[7] => LCD_DATA.DATAB
din[8] => LEDR.DATAB
din[8] => LEDG.DATAB
din[9] => LEDR.DATAB
din[10] => LEDR.DATAB
din[11] => LEDR.DATAB
din[12] => LEDR.DATAB
din[13] => LEDR.DATAB
din[14] => LEDR.DATAB
din[15] => LEDR.DATAB
din[16] => LEDR.DATAB
din[17] => LEDR.DATAB
din[18] => ~NO_FANOUT~
din[19] => ~NO_FANOUT~
din[20] => ~NO_FANOUT~
din[21] => ~NO_FANOUT~
din[22] => ~NO_FANOUT~
din[23] => ~NO_FANOUT~
din[24] => ~NO_FANOUT~
din[25] => ~NO_FANOUT~
din[26] => ~NO_FANOUT~
din[27] => ~NO_FANOUT~
din[28] => ~NO_FANOUT~
din[29] => ~NO_FANOUT~
din[30] => ~NO_FANOUT~
din[31] => ~NO_FANOUT~
clk => LCD_DATA[0]~reg0.CLK
clk => LCD_DATA[1]~reg0.CLK
clk => LCD_DATA[2]~reg0.CLK
clk => LCD_DATA[3]~reg0.CLK
clk => LCD_DATA[4]~reg0.CLK
clk => LCD_DATA[5]~reg0.CLK
clk => LCD_DATA[6]~reg0.CLK
clk => LCD_DATA[7]~reg0.CLK
clk => LCD_RS~reg0.CLK
clk => LCD_RW~reg0.CLK
clk => LCD_EN~reg0.CLK
clk => LEDG[0]~reg0.CLK
clk => LEDG[1]~reg0.CLK
clk => LEDG[2]~reg0.CLK
clk => LEDG[3]~reg0.CLK
clk => LEDG[4]~reg0.CLK
clk => LEDG[5]~reg0.CLK
clk => LEDG[6]~reg0.CLK
clk => LEDG[7]~reg0.CLK
clk => LEDG[8]~reg0.CLK
clk => LEDR[0]~reg0.CLK
clk => LEDR[1]~reg0.CLK
clk => LEDR[2]~reg0.CLK
clk => LEDR[3]~reg0.CLK
clk => LEDR[4]~reg0.CLK
clk => LEDR[5]~reg0.CLK
clk => LEDR[6]~reg0.CLK
clk => LEDR[7]~reg0.CLK
clk => LEDR[8]~reg0.CLK
clk => LEDR[9]~reg0.CLK
clk => LEDR[10]~reg0.CLK
clk => LEDR[11]~reg0.CLK
clk => LEDR[12]~reg0.CLK
clk => LEDR[13]~reg0.CLK
clk => LEDR[14]~reg0.CLK
clk => LEDR[15]~reg0.CLK
clk => LEDR[16]~reg0.CLK
clk => LEDR[17]~reg0.CLK
clk => HEX7[0]~reg0.CLK
clk => HEX7[1]~reg0.CLK
clk => HEX7[2]~reg0.CLK
clk => HEX7[3]~reg0.CLK
clk => HEX7[4]~reg0.CLK
clk => HEX7[5]~reg0.CLK
clk => HEX7[6]~reg0.CLK
clk => HEX6[0]~reg0.CLK
clk => HEX6[1]~reg0.CLK
clk => HEX6[2]~reg0.CLK
clk => HEX6[3]~reg0.CLK
clk => HEX6[4]~reg0.CLK
clk => HEX6[5]~reg0.CLK
clk => HEX6[6]~reg0.CLK
clk => HEX5[0]~reg0.CLK
clk => HEX5[1]~reg0.CLK
clk => HEX5[2]~reg0.CLK
clk => HEX5[3]~reg0.CLK
clk => HEX5[4]~reg0.CLK
clk => HEX5[5]~reg0.CLK
clk => HEX5[6]~reg0.CLK
clk => HEX4[0]~reg0.CLK
clk => HEX4[1]~reg0.CLK
clk => HEX4[2]~reg0.CLK
clk => HEX4[3]~reg0.CLK
clk => HEX4[4]~reg0.CLK
clk => HEX4[5]~reg0.CLK
clk => HEX4[6]~reg0.CLK
clk => HEX3[0]~reg0.CLK
clk => HEX3[1]~reg0.CLK
clk => HEX3[2]~reg0.CLK
clk => HEX3[3]~reg0.CLK
clk => HEX3[4]~reg0.CLK
clk => HEX3[5]~reg0.CLK
clk => HEX3[6]~reg0.CLK
clk => HEX2[0]~reg0.CLK
clk => HEX2[1]~reg0.CLK
clk => HEX2[2]~reg0.CLK
clk => HEX2[3]~reg0.CLK
clk => HEX2[4]~reg0.CLK
clk => HEX2[5]~reg0.CLK
clk => HEX2[6]~reg0.CLK
clk => HEX1[0]~reg0.CLK
clk => HEX1[1]~reg0.CLK
clk => HEX1[2]~reg0.CLK
clk => HEX1[3]~reg0.CLK
clk => HEX1[4]~reg0.CLK
clk => HEX1[5]~reg0.CLK
clk => HEX1[6]~reg0.CLK
clk => HEX0[0]~reg0.CLK
clk => HEX0[1]~reg0.CLK
clk => HEX0[2]~reg0.CLK
clk => HEX0[3]~reg0.CLK
clk => HEX0[4]~reg0.CLK
clk => HEX0[5]~reg0.CLK
clk => HEX0[6]~reg0.CLK
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDR.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => LEDG.OUTPUTSELECT
nrst => HEX0.OUTPUTSELECT
nrst => HEX0.OUTPUTSELECT
nrst => HEX0.OUTPUTSELECT
nrst => HEX0.OUTPUTSELECT
nrst => HEX0.OUTPUTSELECT
nrst => HEX0.OUTPUTSELECT
nrst => HEX0.OUTPUTSELECT
nrst => HEX1.OUTPUTSELECT
nrst => HEX1.OUTPUTSELECT
nrst => HEX1.OUTPUTSELECT
nrst => HEX1.OUTPUTSELECT
nrst => HEX1.OUTPUTSELECT
nrst => HEX1.OUTPUTSELECT
nrst => HEX1.OUTPUTSELECT
nrst => HEX2.OUTPUTSELECT
nrst => HEX2.OUTPUTSELECT
nrst => HEX2.OUTPUTSELECT
nrst => HEX2.OUTPUTSELECT
nrst => HEX2.OUTPUTSELECT
nrst => HEX2.OUTPUTSELECT
nrst => HEX2.OUTPUTSELECT
nrst => HEX3.OUTPUTSELECT
nrst => HEX3.OUTPUTSELECT
nrst => HEX3.OUTPUTSELECT
nrst => HEX3.OUTPUTSELECT
nrst => HEX3.OUTPUTSELECT
nrst => HEX3.OUTPUTSELECT
nrst => HEX3.OUTPUTSELECT
nrst => HEX4.OUTPUTSELECT
nrst => HEX4.OUTPUTSELECT
nrst => HEX4.OUTPUTSELECT
nrst => HEX4.OUTPUTSELECT
nrst => HEX4.OUTPUTSELECT
nrst => HEX4.OUTPUTSELECT
nrst => HEX4.OUTPUTSELECT
nrst => HEX5.OUTPUTSELECT
nrst => HEX5.OUTPUTSELECT
nrst => HEX5.OUTPUTSELECT
nrst => HEX5.OUTPUTSELECT
nrst => HEX5.OUTPUTSELECT
nrst => HEX5.OUTPUTSELECT
nrst => HEX5.OUTPUTSELECT
nrst => HEX6.OUTPUTSELECT
nrst => HEX6.OUTPUTSELECT
nrst => HEX6.OUTPUTSELECT
nrst => HEX6.OUTPUTSELECT
nrst => HEX6.OUTPUTSELECT
nrst => HEX6.OUTPUTSELECT
nrst => HEX6.OUTPUTSELECT
nrst => HEX7.OUTPUTSELECT
nrst => HEX7.OUTPUTSELECT
nrst => HEX7.OUTPUTSELECT
nrst => HEX7.OUTPUTSELECT
nrst => HEX7.OUTPUTSELECT
nrst => HEX7.OUTPUTSELECT
nrst => HEX7.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_DATA.OUTPUTSELECT
nrst => LCD_EN.OUTPUTSELECT
nrst => LCD_RW.OUTPUTSELECT
nrst => LCD_RS.OUTPUTSELECT
SW[0] => dout[0].DATAIN
SW[1] => dout[1].DATAIN
SW[2] => dout[2].DATAIN
SW[3] => dout[3].DATAIN
SW[4] => dout[4].DATAIN
SW[5] => dout[5].DATAIN
SW[6] => dout[6].DATAIN
SW[7] => dout[7].DATAIN
SW[8] => dout[8].DATAIN
SW[9] => dout[9].DATAIN
SW[10] => dout[10].DATAIN
SW[11] => dout[11].DATAIN
SW[12] => dout[12].DATAIN
SW[13] => dout[13].DATAIN
SW[14] => dout[14].DATAIN
SW[15] => dout[15].DATAIN
SW[16] => dout[16].DATAIN
SW[17] => dout[17].DATAIN
KEY[1] => dout[0].DATAIN
KEY[2] => dout[1].DATAIN
KEY[3] => dout[2].DATAIN
dout[0] <= dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16].DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17].DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18].DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19].DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20].DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21].DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22].DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23].DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24].DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25].DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26].DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27].DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28].DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29].DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30].DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= LEDG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= HEX0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= HEX0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= HEX0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= HEX0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= HEX0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= HEX0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= HEX0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[0] <= HEX1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] <= HEX1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] <= HEX1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] <= HEX1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[4] <= HEX1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] <= HEX1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] <= HEX1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[0] <= HEX2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] <= HEX2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] <= HEX2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] <= HEX2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] <= HEX2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] <= HEX2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] <= HEX2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= HEX3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] <= HEX3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] <= HEX3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] <= HEX3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] <= HEX3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] <= HEX3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] <= HEX3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] <= HEX4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] <= HEX4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] <= HEX4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] <= HEX4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] <= HEX4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] <= HEX4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] <= HEX4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[0] <= HEX5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] <= HEX5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] <= HEX5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] <= HEX5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] <= HEX5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] <= HEX5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] <= HEX5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[0] <= HEX6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[1] <= HEX6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[2] <= HEX6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[3] <= HEX6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[4] <= HEX6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[5] <= HEX6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX6[6] <= HEX6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[0] <= HEX7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[1] <= HEX7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[2] <= HEX7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[3] <= HEX7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[4] <= HEX7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[5] <= HEX7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
HEX7[6] <= HEX7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_ON <= <VCC>
LCD_BLON <= <GND>


|MIPS_Single_Cycle_IO|IOInterface:inst28|DispDecoder:DispDecoder
din[0] => Decoder0.IN3
din[1] => Decoder0.IN2
din[2] => Decoder0.IN1
din[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|IOInterface:inst28|IOAddrDecoder:RISCIOAddrDecoder
addr[0] => Decoder0.IN8
addr[1] => Decoder0.IN7
addr[2] => Decoder0.IN6
addr[3] => Decoder0.IN5
addr[4] => Decoder0.IN4
addr[5] => Decoder0.IN3
addr[6] => Decoder0.IN2
addr[7] => Decoder0.IN1
addr[8] => Decoder0.IN0
SW_E <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
KEY_E <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX8_E[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LEDR_E <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LEDG_E <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LCD_Command_E <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LCD_Data_E <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCCU:inst24
Z => Z.IN1
op[0] => op[0].IN1
op[1] => op[1].IN1
op[2] => op[2].IN1
op[3] => op[3].IN1
op[4] => op[4].IN1
op[5] => op[5].IN1
func[0] => func[0].IN1
func[1] => func[1].IN1
func[2] => func[2].IN1
func[3] => func[3].IN1
func[4] => func[4].IN1
func[5] => func[5].IN1
RStoPC <= uCommand:uCommand0.RStoPC
TargettoPC <= uCommand:uCommand0.TargettoPC
MEMtoREG <= uCommand:uCommand0.MEMtoREG
Branch <= uCommand:uCommand0.Branch
nWriteMEM <= uCommand:uCommand0.nWriteMEM
ALUOP[0] <= uCommand:uCommand0.ALUOP
ALUOP[1] <= uCommand:uCommand0.ALUOP
ALUOP[2] <= uCommand:uCommand0.ALUOP
ALUOP[3] <= uCommand:uCommand0.ALUOP
ShamttoA <= uCommand:uCommand0.ShamttoA
Lui <= uCommand:uCommand0.Lui
ImmtoB <= uCommand:uCommand0.ImmtoB
Sigextend <= uCommand:uCommand0.Sigextend
nWriteREG <= uCommand:uCommand0.nWriteREG
PCtoR31 <= uCommand:uCommand0.PCtoR31
REGDes <= uCommand:uCommand0.REGDes
Mode[0] <= uCommand:uCommand0.Mode
Mode[1] <= uCommand:uCommand0.Mode
Halt <= uCommand:uCommand0.Halt


|MIPS_Single_Cycle_IO|RISCCU:inst24|InstDecoder:InstDecoder0
op[0] => isw.IN1
op[0] => ilui.IN1
op[0] => ijal.IN1
op[0] => R_Type.IN1
op[0] => iaddi.IN1
op[0] => ibeq.IN1
op[0] => ij.IN1
op[1] => isw.IN1
op[1] => ilui.IN1
op[1] => ij.IN1
op[1] => R_Type.IN1
op[1] => iaddi.IN1
op[1] => ibeq.IN1
op[2] => ilui.IN1
op[2] => ibeq.IN1
op[2] => R_Type.IN1
op[2] => isw.IN1
op[2] => iaddi.IN1
op[3] => isw.IN1
op[3] => iaddi.IN1
op[3] => R_Type.IN1
op[4] => R_Type.IN0
op[4] => isw.IN0
op[5] => isw.IN1
op[5] => R_Type.IN1
func[0] => ior.IN1
func[0] => iadd.IN1
func[0] => ijr.IN1
func[0] => syscall.IN1
func[1] => iadd.IN1
func[1] => ior.IN1
func[1] => ijr.IN1
func[1] => syscall.IN1
func[2] => ior.IN1
func[2] => syscall.IN1
func[2] => iadd.IN1
func[2] => ijr.IN1
func[3] => ijr.IN1
func[3] => iadd.IN1
func[4] => iadd.IN1
func[4] => ijr.IN1
func[5] => iadd.IN1
func[5] => ijr.IN1
R_Type <= R_Type.DB_MAX_OUTPUT_PORT_TYPE
iadd <= iadd.DB_MAX_OUTPUT_PORT_TYPE
isub <= <GND>
ior <= ior.DB_MAX_OUTPUT_PORT_TYPE
ixor <= <GND>
ijr <= ijr.DB_MAX_OUTPUT_PORT_TYPE
syscall <= syscall.DB_MAX_OUTPUT_PORT_TYPE
isw <= isw.DB_MAX_OUTPUT_PORT_TYPE
iaddi <= iaddi.DB_MAX_OUTPUT_PORT_TYPE
ilui <= ilui.DB_MAX_OUTPUT_PORT_TYPE
ibeq <= ibeq.DB_MAX_OUTPUT_PORT_TYPE
ij <= ij.DB_MAX_OUTPUT_PORT_TYPE
ijal <= ijal.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCCU:inst24|uCommand:uCommand0
Z => Branch.IN0
R_Type => nWriteREG.IN0
iadd => ALUOP.IN0
ior => ALUOP[3].DATAIN
ijr => RStoPC.DATAIN
ijr => nWriteREG.IN1
syscall => Halt.DATAIN
syscall => nWriteREG.IN1
isw => ALUOP.IN1
isw => ALUOP.IN1
isw => ImmtoB.IN0
isw => nWriteMEM.DATAIN
iaddi => ALUOP.IN1
iaddi => ImmtoB.IN1
iaddi => nWriteREG.IN1
ilui => ImmtoB.IN1
ilui => nWriteREG.IN1
ilui => Lui.DATAIN
ibeq => Branch.IN1
ibeq => Sigextend.IN1
ij => TargettoPC.IN0
ijal => TargettoPC.IN1
ijal => nWriteREG.IN1
ijal => PCtoR31.DATAIN
RStoPC <= ijr.DB_MAX_OUTPUT_PORT_TYPE
TargettoPC <= TargettoPC.DB_MAX_OUTPUT_PORT_TYPE
MEMtoREG <= <GND>
Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
nWriteMEM <= isw.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] <= ALUOP.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[1] <= <GND>
ALUOP[2] <= ALUOP.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[3] <= ior.DB_MAX_OUTPUT_PORT_TYPE
ShamttoA <= <GND>
Lui <= ilui.DB_MAX_OUTPUT_PORT_TYPE
ImmtoB <= ImmtoB.DB_MAX_OUTPUT_PORT_TYPE
Sigextend <= Sigextend.DB_MAX_OUTPUT_PORT_TYPE
nWriteREG <= nWriteREG.DB_MAX_OUTPUT_PORT_TYPE
PCtoR31 <= ijal.DB_MAX_OUTPUT_PORT_TYPE
REGDes <= nWriteREG.DB_MAX_OUTPUT_PORT_TYPE
Mode[0] <= <GND>
Mode[1] <= <GND>
Halt <= syscall.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCALU:inst1
ALUOP[0] => ALUOP[0].IN1
ALUOP[1] => ALUOP[1].IN1
ALUOP[2] => Mux0.IN12
ALUOP[2] => Mux1.IN12
ALUOP[2] => Mux2.IN12
ALUOP[2] => Mux3.IN12
ALUOP[2] => Mux4.IN12
ALUOP[2] => Mux5.IN12
ALUOP[2] => Mux6.IN12
ALUOP[2] => Mux7.IN12
ALUOP[2] => Mux8.IN12
ALUOP[2] => Mux9.IN12
ALUOP[2] => Mux10.IN12
ALUOP[2] => Mux11.IN12
ALUOP[2] => Mux12.IN12
ALUOP[2] => Mux13.IN12
ALUOP[2] => Mux14.IN12
ALUOP[2] => Mux15.IN12
ALUOP[2] => Mux16.IN12
ALUOP[2] => Mux17.IN12
ALUOP[2] => Mux18.IN12
ALUOP[2] => Mux19.IN12
ALUOP[2] => Mux20.IN12
ALUOP[2] => Mux21.IN12
ALUOP[2] => Mux22.IN12
ALUOP[2] => Mux23.IN12
ALUOP[2] => Mux24.IN12
ALUOP[2] => Mux25.IN12
ALUOP[2] => Mux26.IN12
ALUOP[2] => Mux27.IN12
ALUOP[2] => Mux28.IN12
ALUOP[2] => Mux29.IN12
ALUOP[2] => Mux30.IN12
ALUOP[2] => Mux31.IN12
ALUOP[2] => Mux32.IN17
ALUOP[2] => Mux33.IN17
ALUOP[2] => Mux34.IN17
ALUOP[2] => Mux35.IN17
ALUOP[2] => Mux36.IN17
ALUOP[2] => Mux37.IN17
ALUOP[2] => Mux38.IN17
ALUOP[2] => Mux39.IN17
ALUOP[2] => Mux40.IN17
ALUOP[2] => Mux41.IN17
ALUOP[2] => Mux42.IN17
ALUOP[2] => Mux43.IN17
ALUOP[2] => Mux44.IN17
ALUOP[2] => Mux45.IN17
ALUOP[2] => Mux46.IN17
ALUOP[2] => Mux47.IN17
ALUOP[2] => Mux48.IN17
ALUOP[2] => Mux49.IN17
ALUOP[2] => Mux50.IN17
ALUOP[2] => Mux51.IN17
ALUOP[2] => Mux52.IN17
ALUOP[2] => Mux53.IN17
ALUOP[2] => Mux54.IN17
ALUOP[2] => Mux55.IN17
ALUOP[2] => Mux56.IN17
ALUOP[2] => Mux57.IN17
ALUOP[2] => Mux58.IN17
ALUOP[2] => Mux59.IN17
ALUOP[2] => Mux60.IN17
ALUOP[2] => Mux61.IN17
ALUOP[2] => Mux62.IN17
ALUOP[2] => Mux63.IN17
ALUOP[2] => Decoder0.IN1
ALUOP[3] => Mux0.IN11
ALUOP[3] => Mux1.IN11
ALUOP[3] => Mux2.IN11
ALUOP[3] => Mux3.IN11
ALUOP[3] => Mux4.IN11
ALUOP[3] => Mux5.IN11
ALUOP[3] => Mux6.IN11
ALUOP[3] => Mux7.IN11
ALUOP[3] => Mux8.IN11
ALUOP[3] => Mux9.IN11
ALUOP[3] => Mux10.IN11
ALUOP[3] => Mux11.IN11
ALUOP[3] => Mux12.IN11
ALUOP[3] => Mux13.IN11
ALUOP[3] => Mux14.IN11
ALUOP[3] => Mux15.IN11
ALUOP[3] => Mux16.IN11
ALUOP[3] => Mux17.IN11
ALUOP[3] => Mux18.IN11
ALUOP[3] => Mux19.IN11
ALUOP[3] => Mux20.IN11
ALUOP[3] => Mux21.IN11
ALUOP[3] => Mux22.IN11
ALUOP[3] => Mux23.IN11
ALUOP[3] => Mux24.IN11
ALUOP[3] => Mux25.IN11
ALUOP[3] => Mux26.IN11
ALUOP[3] => Mux27.IN11
ALUOP[3] => Mux28.IN11
ALUOP[3] => Mux29.IN11
ALUOP[3] => Mux30.IN11
ALUOP[3] => Mux31.IN11
ALUOP[3] => Mux32.IN16
ALUOP[3] => Mux33.IN16
ALUOP[3] => Mux34.IN16
ALUOP[3] => Mux35.IN16
ALUOP[3] => Mux36.IN16
ALUOP[3] => Mux37.IN16
ALUOP[3] => Mux38.IN16
ALUOP[3] => Mux39.IN16
ALUOP[3] => Mux40.IN16
ALUOP[3] => Mux41.IN16
ALUOP[3] => Mux42.IN16
ALUOP[3] => Mux43.IN16
ALUOP[3] => Mux44.IN16
ALUOP[3] => Mux45.IN16
ALUOP[3] => Mux46.IN16
ALUOP[3] => Mux47.IN16
ALUOP[3] => Mux48.IN16
ALUOP[3] => Mux49.IN16
ALUOP[3] => Mux50.IN16
ALUOP[3] => Mux51.IN16
ALUOP[3] => Mux52.IN16
ALUOP[3] => Mux53.IN16
ALUOP[3] => Mux54.IN16
ALUOP[3] => Mux55.IN16
ALUOP[3] => Mux56.IN16
ALUOP[3] => Mux57.IN16
ALUOP[3] => Mux58.IN16
ALUOP[3] => Mux59.IN16
ALUOP[3] => Mux60.IN16
ALUOP[3] => Mux61.IN16
ALUOP[3] => Mux62.IN16
ALUOP[3] => Mux63.IN16
ALUOP[3] => Decoder0.IN0
x[0] => x[0].IN3
x[1] => x[1].IN3
x[2] => x[2].IN3
x[3] => x[3].IN3
x[4] => x[4].IN3
x[5] => x[5].IN3
x[6] => x[6].IN3
x[7] => x[7].IN3
x[8] => x[8].IN3
x[9] => x[9].IN3
x[10] => x[10].IN3
x[11] => x[11].IN3
x[12] => x[12].IN3
x[13] => x[13].IN3
x[14] => x[14].IN3
x[15] => x[15].IN3
x[16] => x[16].IN3
x[17] => x[17].IN3
x[18] => x[18].IN3
x[19] => x[19].IN3
x[20] => x[20].IN3
x[21] => x[21].IN3
x[22] => x[22].IN3
x[23] => x[23].IN3
x[24] => x[24].IN3
x[25] => x[25].IN3
x[26] => x[26].IN3
x[27] => x[27].IN3
x[28] => x[28].IN3
x[29] => x[29].IN3
x[30] => x[30].IN3
x[31] => x[31].IN3
y[0] => y[0].IN3
y[1] => y[1].IN3
y[2] => y[2].IN3
y[3] => y[3].IN3
y[4] => y[4].IN3
y[5] => y[5].IN3
y[6] => y[6].IN3
y[7] => y[7].IN3
y[8] => y[8].IN3
y[9] => y[9].IN3
y[10] => y[10].IN3
y[11] => y[11].IN3
y[12] => y[12].IN3
y[13] => y[13].IN3
y[14] => y[14].IN3
y[15] => y[15].IN3
y[16] => y[16].IN3
y[17] => y[17].IN3
y[18] => y[18].IN3
y[19] => y[19].IN3
y[20] => y[20].IN3
y[21] => y[21].IN3
y[22] => y[22].IN3
y[23] => y[23].IN3
y[24] => y[24].IN3
y[25] => y[25].IN3
y[26] => y[26].IN3
y[27] => y[27].IN3
y[28] => y[28].IN3
y[29] => y[29].IN3
y[30] => y[30].IN3
y[31] => y[31].IN3
equal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
result_h[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
result_h[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
result_h[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
result_h[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
result_h[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
result_h[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
result_h[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
result_h[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
result_h[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
result_h[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
result_h[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
result_h[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
result_h[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
result_h[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
result_h[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
result_h[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
result_h[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
result_h[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
result_h[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
result_h[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
result_h[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
result_h[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
result_h[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
result_h[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
result_h[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
result_h[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
result_h[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
result_h[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
result_h[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
result_h[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
result_h[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
result_h[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
of <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
uof <= Selector1.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCALU:inst1|adder_subtractor:adder
x[0] => Add1.IN33
x[1] => Add1.IN32
x[2] => Add1.IN31
x[3] => Add1.IN30
x[4] => Add1.IN29
x[5] => Add1.IN28
x[6] => Add1.IN27
x[7] => Add1.IN26
x[8] => Add1.IN25
x[9] => Add1.IN24
x[10] => Add1.IN23
x[11] => Add1.IN22
x[12] => Add1.IN21
x[13] => Add1.IN20
x[14] => Add1.IN19
x[15] => Add1.IN18
x[16] => Add1.IN17
x[17] => Add1.IN16
x[18] => Add1.IN15
x[19] => Add1.IN14
x[20] => Add1.IN13
x[21] => Add1.IN12
x[22] => Add1.IN11
x[23] => Add1.IN10
x[24] => Add1.IN9
x[25] => Add1.IN8
x[26] => Add1.IN7
x[27] => Add1.IN6
x[28] => Add1.IN5
x[29] => Add1.IN4
x[30] => Add1.IN3
x[31] => Add1.IN2
x[31] => overflow.IN0
x[31] => overflow.IN0
x[31] => overflow.IN0
x[31] => overflow.IN0
y[0] => temp_y[0].DATAB
y[0] => Add0.IN32
y[1] => temp_y[1].DATAB
y[1] => Add0.IN31
y[2] => temp_y[2].DATAB
y[2] => Add0.IN30
y[3] => temp_y[3].DATAB
y[3] => Add0.IN29
y[4] => temp_y[4].DATAB
y[4] => Add0.IN28
y[5] => temp_y[5].DATAB
y[5] => Add0.IN27
y[6] => temp_y[6].DATAB
y[6] => Add0.IN26
y[7] => temp_y[7].DATAB
y[7] => Add0.IN25
y[8] => temp_y[8].DATAB
y[8] => Add0.IN24
y[9] => temp_y[9].DATAB
y[9] => Add0.IN23
y[10] => temp_y[10].DATAB
y[10] => Add0.IN22
y[11] => temp_y[11].DATAB
y[11] => Add0.IN21
y[12] => temp_y[12].DATAB
y[12] => Add0.IN20
y[13] => temp_y[13].DATAB
y[13] => Add0.IN19
y[14] => temp_y[14].DATAB
y[14] => Add0.IN18
y[15] => temp_y[15].DATAB
y[15] => Add0.IN17
y[16] => temp_y[16].DATAB
y[16] => Add0.IN16
y[17] => temp_y[17].DATAB
y[17] => Add0.IN15
y[18] => temp_y[18].DATAB
y[18] => Add0.IN14
y[19] => temp_y[19].DATAB
y[19] => Add0.IN13
y[20] => temp_y[20].DATAB
y[20] => Add0.IN12
y[21] => temp_y[21].DATAB
y[21] => Add0.IN11
y[22] => temp_y[22].DATAB
y[22] => Add0.IN10
y[23] => temp_y[23].DATAB
y[23] => Add0.IN9
y[24] => temp_y[24].DATAB
y[24] => Add0.IN8
y[25] => temp_y[25].DATAB
y[25] => Add0.IN7
y[26] => temp_y[26].DATAB
y[26] => Add0.IN6
y[27] => temp_y[27].DATAB
y[27] => Add0.IN5
y[28] => temp_y[28].DATAB
y[28] => Add0.IN4
y[29] => temp_y[29].DATAB
y[29] => Add0.IN3
y[30] => temp_y[30].DATAB
y[30] => Add0.IN2
y[31] => temp_y[31].DATAB
y[31] => overflow.IN1
y[31] => overflow.IN1
y[31] => overflow.IN1
y[31] => overflow.IN1
y[31] => Add0.IN1
sub => carryout.IN1
sub => overflow.IN1
sub => overflow.IN1
sub => temp_y[32].OUTPUTSELECT
sub => temp_y[31].OUTPUTSELECT
sub => temp_y[30].OUTPUTSELECT
sub => temp_y[29].OUTPUTSELECT
sub => temp_y[28].OUTPUTSELECT
sub => temp_y[27].OUTPUTSELECT
sub => temp_y[26].OUTPUTSELECT
sub => temp_y[25].OUTPUTSELECT
sub => temp_y[24].OUTPUTSELECT
sub => temp_y[23].OUTPUTSELECT
sub => temp_y[22].OUTPUTSELECT
sub => temp_y[21].OUTPUTSELECT
sub => temp_y[20].OUTPUTSELECT
sub => temp_y[19].OUTPUTSELECT
sub => temp_y[18].OUTPUTSELECT
sub => temp_y[17].OUTPUTSELECT
sub => temp_y[16].OUTPUTSELECT
sub => temp_y[15].OUTPUTSELECT
sub => temp_y[14].OUTPUTSELECT
sub => temp_y[13].OUTPUTSELECT
sub => temp_y[12].OUTPUTSELECT
sub => temp_y[11].OUTPUTSELECT
sub => temp_y[10].OUTPUTSELECT
sub => temp_y[9].OUTPUTSELECT
sub => temp_y[8].OUTPUTSELECT
sub => temp_y[7].OUTPUTSELECT
sub => temp_y[6].OUTPUTSELECT
sub => temp_y[5].OUTPUTSELECT
sub => temp_y[4].OUTPUTSELECT
sub => temp_y[3].OUTPUTSELECT
sub => temp_y[2].OUTPUTSELECT
sub => temp_y[1].OUTPUTSELECT
sub => temp_y[0].OUTPUTSELECT
sub => overflow.IN1
sub => overflow.IN1
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
carryout <= carryout.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCALU:inst1|adder_subtractor:subtractor
x[0] => Add1.IN33
x[1] => Add1.IN32
x[2] => Add1.IN31
x[3] => Add1.IN30
x[4] => Add1.IN29
x[5] => Add1.IN28
x[6] => Add1.IN27
x[7] => Add1.IN26
x[8] => Add1.IN25
x[9] => Add1.IN24
x[10] => Add1.IN23
x[11] => Add1.IN22
x[12] => Add1.IN21
x[13] => Add1.IN20
x[14] => Add1.IN19
x[15] => Add1.IN18
x[16] => Add1.IN17
x[17] => Add1.IN16
x[18] => Add1.IN15
x[19] => Add1.IN14
x[20] => Add1.IN13
x[21] => Add1.IN12
x[22] => Add1.IN11
x[23] => Add1.IN10
x[24] => Add1.IN9
x[25] => Add1.IN8
x[26] => Add1.IN7
x[27] => Add1.IN6
x[28] => Add1.IN5
x[29] => Add1.IN4
x[30] => Add1.IN3
x[31] => Add1.IN2
x[31] => overflow.IN0
x[31] => overflow.IN0
x[31] => overflow.IN0
x[31] => overflow.IN0
y[0] => temp_y[0].DATAB
y[0] => Add0.IN32
y[1] => temp_y[1].DATAB
y[1] => Add0.IN31
y[2] => temp_y[2].DATAB
y[2] => Add0.IN30
y[3] => temp_y[3].DATAB
y[3] => Add0.IN29
y[4] => temp_y[4].DATAB
y[4] => Add0.IN28
y[5] => temp_y[5].DATAB
y[5] => Add0.IN27
y[6] => temp_y[6].DATAB
y[6] => Add0.IN26
y[7] => temp_y[7].DATAB
y[7] => Add0.IN25
y[8] => temp_y[8].DATAB
y[8] => Add0.IN24
y[9] => temp_y[9].DATAB
y[9] => Add0.IN23
y[10] => temp_y[10].DATAB
y[10] => Add0.IN22
y[11] => temp_y[11].DATAB
y[11] => Add0.IN21
y[12] => temp_y[12].DATAB
y[12] => Add0.IN20
y[13] => temp_y[13].DATAB
y[13] => Add0.IN19
y[14] => temp_y[14].DATAB
y[14] => Add0.IN18
y[15] => temp_y[15].DATAB
y[15] => Add0.IN17
y[16] => temp_y[16].DATAB
y[16] => Add0.IN16
y[17] => temp_y[17].DATAB
y[17] => Add0.IN15
y[18] => temp_y[18].DATAB
y[18] => Add0.IN14
y[19] => temp_y[19].DATAB
y[19] => Add0.IN13
y[20] => temp_y[20].DATAB
y[20] => Add0.IN12
y[21] => temp_y[21].DATAB
y[21] => Add0.IN11
y[22] => temp_y[22].DATAB
y[22] => Add0.IN10
y[23] => temp_y[23].DATAB
y[23] => Add0.IN9
y[24] => temp_y[24].DATAB
y[24] => Add0.IN8
y[25] => temp_y[25].DATAB
y[25] => Add0.IN7
y[26] => temp_y[26].DATAB
y[26] => Add0.IN6
y[27] => temp_y[27].DATAB
y[27] => Add0.IN5
y[28] => temp_y[28].DATAB
y[28] => Add0.IN4
y[29] => temp_y[29].DATAB
y[29] => Add0.IN3
y[30] => temp_y[30].DATAB
y[30] => Add0.IN2
y[31] => temp_y[31].DATAB
y[31] => overflow.IN1
y[31] => overflow.IN1
y[31] => overflow.IN1
y[31] => overflow.IN1
y[31] => Add0.IN1
sub => carryout.IN1
sub => overflow.IN1
sub => overflow.IN1
sub => temp_y[32].OUTPUTSELECT
sub => temp_y[31].OUTPUTSELECT
sub => temp_y[30].OUTPUTSELECT
sub => temp_y[29].OUTPUTSELECT
sub => temp_y[28].OUTPUTSELECT
sub => temp_y[27].OUTPUTSELECT
sub => temp_y[26].OUTPUTSELECT
sub => temp_y[25].OUTPUTSELECT
sub => temp_y[24].OUTPUTSELECT
sub => temp_y[23].OUTPUTSELECT
sub => temp_y[22].OUTPUTSELECT
sub => temp_y[21].OUTPUTSELECT
sub => temp_y[20].OUTPUTSELECT
sub => temp_y[19].OUTPUTSELECT
sub => temp_y[18].OUTPUTSELECT
sub => temp_y[17].OUTPUTSELECT
sub => temp_y[16].OUTPUTSELECT
sub => temp_y[15].OUTPUTSELECT
sub => temp_y[14].OUTPUTSELECT
sub => temp_y[13].OUTPUTSELECT
sub => temp_y[12].OUTPUTSELECT
sub => temp_y[11].OUTPUTSELECT
sub => temp_y[10].OUTPUTSELECT
sub => temp_y[9].OUTPUTSELECT
sub => temp_y[8].OUTPUTSELECT
sub => temp_y[7].OUTPUTSELECT
sub => temp_y[6].OUTPUTSELECT
sub => temp_y[5].OUTPUTSELECT
sub => temp_y[4].OUTPUTSELECT
sub => temp_y[3].OUTPUTSELECT
sub => temp_y[2].OUTPUTSELECT
sub => temp_y[1].OUTPUTSELECT
sub => temp_y[0].OUTPUTSELECT
sub => overflow.IN1
sub => overflow.IN1
result[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
carryout <= carryout.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCALU:inst1|shift_register:shift
x[0] => shift_src[31].DATAB
x[0] => shift_src[0].DATAA
x[1] => shift_src[30].DATAB
x[1] => shift_src[1].DATAA
x[2] => shift_src[29].DATAB
x[2] => shift_src[2].DATAA
x[3] => shift_src[28].DATAB
x[3] => shift_src[3].DATAA
x[4] => shift_src[27].DATAB
x[4] => shift_src[4].DATAA
x[5] => shift_src[26].DATAB
x[5] => shift_src[5].DATAA
x[6] => shift_src[25].DATAB
x[6] => shift_src[6].DATAA
x[7] => shift_src[24].DATAB
x[7] => shift_src[7].DATAA
x[8] => shift_src[23].DATAB
x[8] => shift_src[8].DATAA
x[9] => shift_src[22].DATAB
x[9] => shift_src[9].DATAA
x[10] => shift_src[21].DATAB
x[10] => shift_src[10].DATAA
x[11] => shift_src[20].DATAB
x[11] => shift_src[11].DATAA
x[12] => shift_src[19].DATAB
x[12] => shift_src[12].DATAA
x[13] => shift_src[18].DATAB
x[13] => shift_src[13].DATAA
x[14] => shift_src[17].DATAB
x[14] => shift_src[14].DATAA
x[15] => shift_src[16].DATAB
x[15] => shift_src[15].DATAA
x[16] => shift_src[15].DATAB
x[16] => shift_src[16].DATAA
x[17] => shift_src[14].DATAB
x[17] => shift_src[17].DATAA
x[18] => shift_src[13].DATAB
x[18] => shift_src[18].DATAA
x[19] => shift_src[12].DATAB
x[19] => shift_src[19].DATAA
x[20] => shift_src[11].DATAB
x[20] => shift_src[20].DATAA
x[21] => shift_src[10].DATAB
x[21] => shift_src[21].DATAA
x[22] => shift_src[9].DATAB
x[22] => shift_src[22].DATAA
x[23] => shift_src[8].DATAB
x[23] => shift_src[23].DATAA
x[24] => shift_src[7].DATAB
x[24] => shift_src[24].DATAA
x[25] => shift_src[6].DATAB
x[25] => shift_src[25].DATAA
x[26] => shift_src[5].DATAB
x[26] => shift_src[26].DATAA
x[27] => shift_src[4].DATAB
x[27] => shift_src[27].DATAA
x[28] => shift_src[3].DATAB
x[28] => shift_src[28].DATAA
x[29] => shift_src[2].DATAB
x[29] => shift_src[29].DATAA
x[30] => shift_src[1].DATAB
x[30] => shift_src[30].DATAA
x[31] => shift_src[31].DATAA
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => result_sra.IN1
x[31] => shift_src[0].DATAB
y[0] => ShiftRight0.IN5
y[0] => ShiftRight1.IN37
y[1] => ShiftRight0.IN4
y[1] => ShiftRight1.IN36
y[2] => ShiftRight0.IN3
y[2] => ShiftRight1.IN35
y[3] => ShiftRight0.IN2
y[3] => ShiftRight1.IN34
y[4] => ShiftRight0.IN1
y[4] => ShiftRight1.IN33
y[5] => ~NO_FANOUT~
y[6] => ~NO_FANOUT~
y[7] => ~NO_FANOUT~
y[8] => ~NO_FANOUT~
y[9] => ~NO_FANOUT~
y[10] => ~NO_FANOUT~
y[11] => ~NO_FANOUT~
y[12] => ~NO_FANOUT~
y[13] => ~NO_FANOUT~
y[14] => ~NO_FANOUT~
y[15] => ~NO_FANOUT~
y[16] => ~NO_FANOUT~
y[17] => ~NO_FANOUT~
y[18] => ~NO_FANOUT~
y[19] => ~NO_FANOUT~
y[20] => ~NO_FANOUT~
y[21] => ~NO_FANOUT~
y[22] => ~NO_FANOUT~
y[23] => ~NO_FANOUT~
y[24] => ~NO_FANOUT~
y[25] => ~NO_FANOUT~
y[26] => ~NO_FANOUT~
y[27] => ~NO_FANOUT~
y[28] => ~NO_FANOUT~
y[29] => ~NO_FANOUT~
y[30] => ~NO_FANOUT~
y[31] => ~NO_FANOUT~
shift_op[0] => Decoder0.IN1
shift_op[0] => Equal0.IN1
shift_op[1] => Decoder0.IN0
shift_op[1] => Equal0.IN0
result_sll[0] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[1] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[2] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[3] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[4] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[5] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[6] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[7] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[8] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[9] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[10] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[11] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[12] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[13] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[14] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[15] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[16] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[17] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[18] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[19] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[20] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[21] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[22] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[23] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[24] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[25] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[26] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[27] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[28] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[29] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[30] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sll[31] <= result_sll.DB_MAX_OUTPUT_PORT_TYPE
result_sra[0] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[1] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[2] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[3] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[4] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[5] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[6] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[7] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[8] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[9] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[10] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[11] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[12] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[13] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[14] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[15] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[16] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[17] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[18] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[19] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[20] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[21] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[22] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[23] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[24] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[25] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[26] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[27] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[28] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[29] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[30] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_sra[31] <= result_sra.DB_MAX_OUTPUT_PORT_TYPE
result_srl[0] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[1] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[2] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[3] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[4] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[5] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[6] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[7] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[8] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[9] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[10] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[11] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[12] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[13] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[14] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[15] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[16] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[17] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[18] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[19] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[20] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[21] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[22] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[23] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[24] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[25] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[26] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[27] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[28] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[29] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[30] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE
result_srl[31] <= result_srl.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_32:inst14
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_32:inst17
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCREG:inst39
nWE => REG_File[0][0].ENA
nWE => REG_File[31][31].ENA
nWE => REG_File[31][30].ENA
nWE => REG_File[31][29].ENA
nWE => REG_File[31][28].ENA
nWE => REG_File[31][27].ENA
nWE => REG_File[31][26].ENA
nWE => REG_File[31][25].ENA
nWE => REG_File[31][24].ENA
nWE => REG_File[31][23].ENA
nWE => REG_File[31][22].ENA
nWE => REG_File[31][21].ENA
nWE => REG_File[31][20].ENA
nWE => REG_File[31][19].ENA
nWE => REG_File[31][18].ENA
nWE => REG_File[31][17].ENA
nWE => REG_File[31][16].ENA
nWE => REG_File[31][15].ENA
nWE => REG_File[31][14].ENA
nWE => REG_File[31][13].ENA
nWE => REG_File[31][12].ENA
nWE => REG_File[31][11].ENA
nWE => REG_File[31][10].ENA
nWE => REG_File[31][9].ENA
nWE => REG_File[31][8].ENA
nWE => REG_File[31][7].ENA
nWE => REG_File[31][6].ENA
nWE => REG_File[31][5].ENA
nWE => REG_File[31][4].ENA
nWE => REG_File[31][3].ENA
nWE => REG_File[31][2].ENA
nWE => REG_File[31][1].ENA
nWE => REG_File[31][0].ENA
nWE => REG_File[30][31].ENA
nWE => REG_File[30][30].ENA
nWE => REG_File[30][29].ENA
nWE => REG_File[30][28].ENA
nWE => REG_File[30][27].ENA
nWE => REG_File[30][26].ENA
nWE => REG_File[30][25].ENA
nWE => REG_File[30][24].ENA
nWE => REG_File[30][23].ENA
nWE => REG_File[30][22].ENA
nWE => REG_File[30][21].ENA
nWE => REG_File[30][20].ENA
nWE => REG_File[30][19].ENA
nWE => REG_File[30][18].ENA
nWE => REG_File[30][17].ENA
nWE => REG_File[30][16].ENA
nWE => REG_File[30][15].ENA
nWE => REG_File[30][14].ENA
nWE => REG_File[30][13].ENA
nWE => REG_File[30][12].ENA
nWE => REG_File[30][11].ENA
nWE => REG_File[30][10].ENA
nWE => REG_File[30][9].ENA
nWE => REG_File[30][8].ENA
nWE => REG_File[30][7].ENA
nWE => REG_File[30][6].ENA
nWE => REG_File[30][5].ENA
nWE => REG_File[30][4].ENA
nWE => REG_File[30][3].ENA
nWE => REG_File[30][2].ENA
nWE => REG_File[30][1].ENA
nWE => REG_File[30][0].ENA
nWE => REG_File[29][31].ENA
nWE => REG_File[29][30].ENA
nWE => REG_File[29][29].ENA
nWE => REG_File[29][28].ENA
nWE => REG_File[29][27].ENA
nWE => REG_File[29][26].ENA
nWE => REG_File[29][25].ENA
nWE => REG_File[29][24].ENA
nWE => REG_File[29][23].ENA
nWE => REG_File[29][22].ENA
nWE => REG_File[29][21].ENA
nWE => REG_File[29][20].ENA
nWE => REG_File[29][19].ENA
nWE => REG_File[29][18].ENA
nWE => REG_File[29][17].ENA
nWE => REG_File[29][16].ENA
nWE => REG_File[29][15].ENA
nWE => REG_File[29][14].ENA
nWE => REG_File[29][13].ENA
nWE => REG_File[29][12].ENA
nWE => REG_File[29][11].ENA
nWE => REG_File[29][10].ENA
nWE => REG_File[29][9].ENA
nWE => REG_File[29][8].ENA
nWE => REG_File[29][7].ENA
nWE => REG_File[29][6].ENA
nWE => REG_File[29][5].ENA
nWE => REG_File[29][4].ENA
nWE => REG_File[29][3].ENA
nWE => REG_File[29][2].ENA
nWE => REG_File[29][1].ENA
nWE => REG_File[29][0].ENA
nWE => REG_File[28][31].ENA
nWE => REG_File[28][30].ENA
nWE => REG_File[28][29].ENA
nWE => REG_File[28][28].ENA
nWE => REG_File[28][27].ENA
nWE => REG_File[28][26].ENA
nWE => REG_File[28][25].ENA
nWE => REG_File[28][24].ENA
nWE => REG_File[28][23].ENA
nWE => REG_File[28][22].ENA
nWE => REG_File[28][21].ENA
nWE => REG_File[28][20].ENA
nWE => REG_File[28][19].ENA
nWE => REG_File[28][18].ENA
nWE => REG_File[28][17].ENA
nWE => REG_File[28][16].ENA
nWE => REG_File[28][15].ENA
nWE => REG_File[28][14].ENA
nWE => REG_File[28][13].ENA
nWE => REG_File[28][12].ENA
nWE => REG_File[28][11].ENA
nWE => REG_File[28][10].ENA
nWE => REG_File[28][9].ENA
nWE => REG_File[28][8].ENA
nWE => REG_File[28][7].ENA
nWE => REG_File[28][6].ENA
nWE => REG_File[28][5].ENA
nWE => REG_File[28][4].ENA
nWE => REG_File[28][3].ENA
nWE => REG_File[28][2].ENA
nWE => REG_File[28][1].ENA
nWE => REG_File[28][0].ENA
nWE => REG_File[27][31].ENA
nWE => REG_File[27][30].ENA
nWE => REG_File[27][29].ENA
nWE => REG_File[27][28].ENA
nWE => REG_File[27][27].ENA
nWE => REG_File[27][26].ENA
nWE => REG_File[27][25].ENA
nWE => REG_File[27][24].ENA
nWE => REG_File[27][23].ENA
nWE => REG_File[27][22].ENA
nWE => REG_File[27][21].ENA
nWE => REG_File[27][20].ENA
nWE => REG_File[27][19].ENA
nWE => REG_File[27][18].ENA
nWE => REG_File[27][17].ENA
nWE => REG_File[27][16].ENA
nWE => REG_File[27][15].ENA
nWE => REG_File[27][14].ENA
nWE => REG_File[27][13].ENA
nWE => REG_File[27][12].ENA
nWE => REG_File[27][11].ENA
nWE => REG_File[27][10].ENA
nWE => REG_File[27][9].ENA
nWE => REG_File[27][8].ENA
nWE => REG_File[27][7].ENA
nWE => REG_File[27][6].ENA
nWE => REG_File[27][5].ENA
nWE => REG_File[27][4].ENA
nWE => REG_File[27][3].ENA
nWE => REG_File[27][2].ENA
nWE => REG_File[27][1].ENA
nWE => REG_File[27][0].ENA
nWE => REG_File[26][31].ENA
nWE => REG_File[26][30].ENA
nWE => REG_File[26][29].ENA
nWE => REG_File[26][28].ENA
nWE => REG_File[26][27].ENA
nWE => REG_File[26][26].ENA
nWE => REG_File[26][25].ENA
nWE => REG_File[26][24].ENA
nWE => REG_File[26][23].ENA
nWE => REG_File[26][22].ENA
nWE => REG_File[26][21].ENA
nWE => REG_File[26][20].ENA
nWE => REG_File[26][19].ENA
nWE => REG_File[26][18].ENA
nWE => REG_File[26][17].ENA
nWE => REG_File[26][16].ENA
nWE => REG_File[26][15].ENA
nWE => REG_File[26][14].ENA
nWE => REG_File[26][13].ENA
nWE => REG_File[26][12].ENA
nWE => REG_File[26][11].ENA
nWE => REG_File[26][10].ENA
nWE => REG_File[26][9].ENA
nWE => REG_File[26][8].ENA
nWE => REG_File[26][7].ENA
nWE => REG_File[26][6].ENA
nWE => REG_File[26][5].ENA
nWE => REG_File[26][4].ENA
nWE => REG_File[26][3].ENA
nWE => REG_File[26][2].ENA
nWE => REG_File[26][1].ENA
nWE => REG_File[26][0].ENA
nWE => REG_File[25][31].ENA
nWE => REG_File[25][30].ENA
nWE => REG_File[25][29].ENA
nWE => REG_File[25][28].ENA
nWE => REG_File[25][27].ENA
nWE => REG_File[25][26].ENA
nWE => REG_File[25][25].ENA
nWE => REG_File[25][24].ENA
nWE => REG_File[25][23].ENA
nWE => REG_File[25][22].ENA
nWE => REG_File[25][21].ENA
nWE => REG_File[25][20].ENA
nWE => REG_File[25][19].ENA
nWE => REG_File[25][18].ENA
nWE => REG_File[25][17].ENA
nWE => REG_File[25][16].ENA
nWE => REG_File[25][15].ENA
nWE => REG_File[25][14].ENA
nWE => REG_File[25][13].ENA
nWE => REG_File[25][12].ENA
nWE => REG_File[25][11].ENA
nWE => REG_File[25][10].ENA
nWE => REG_File[25][9].ENA
nWE => REG_File[25][8].ENA
nWE => REG_File[25][7].ENA
nWE => REG_File[25][6].ENA
nWE => REG_File[25][5].ENA
nWE => REG_File[25][4].ENA
nWE => REG_File[25][3].ENA
nWE => REG_File[25][2].ENA
nWE => REG_File[25][1].ENA
nWE => REG_File[25][0].ENA
nWE => REG_File[24][31].ENA
nWE => REG_File[24][30].ENA
nWE => REG_File[24][29].ENA
nWE => REG_File[24][28].ENA
nWE => REG_File[24][27].ENA
nWE => REG_File[24][26].ENA
nWE => REG_File[24][25].ENA
nWE => REG_File[24][24].ENA
nWE => REG_File[24][23].ENA
nWE => REG_File[24][22].ENA
nWE => REG_File[24][21].ENA
nWE => REG_File[24][20].ENA
nWE => REG_File[24][19].ENA
nWE => REG_File[24][18].ENA
nWE => REG_File[24][17].ENA
nWE => REG_File[24][16].ENA
nWE => REG_File[24][15].ENA
nWE => REG_File[24][14].ENA
nWE => REG_File[24][13].ENA
nWE => REG_File[24][12].ENA
nWE => REG_File[24][11].ENA
nWE => REG_File[24][10].ENA
nWE => REG_File[24][9].ENA
nWE => REG_File[24][8].ENA
nWE => REG_File[24][7].ENA
nWE => REG_File[24][6].ENA
nWE => REG_File[24][5].ENA
nWE => REG_File[24][4].ENA
nWE => REG_File[24][3].ENA
nWE => REG_File[24][2].ENA
nWE => REG_File[24][1].ENA
nWE => REG_File[24][0].ENA
nWE => REG_File[23][31].ENA
nWE => REG_File[23][30].ENA
nWE => REG_File[23][29].ENA
nWE => REG_File[23][28].ENA
nWE => REG_File[23][27].ENA
nWE => REG_File[23][26].ENA
nWE => REG_File[23][25].ENA
nWE => REG_File[23][24].ENA
nWE => REG_File[23][23].ENA
nWE => REG_File[23][22].ENA
nWE => REG_File[23][21].ENA
nWE => REG_File[23][20].ENA
nWE => REG_File[23][19].ENA
nWE => REG_File[23][18].ENA
nWE => REG_File[23][17].ENA
nWE => REG_File[23][16].ENA
nWE => REG_File[23][15].ENA
nWE => REG_File[23][14].ENA
nWE => REG_File[23][13].ENA
nWE => REG_File[23][12].ENA
nWE => REG_File[23][11].ENA
nWE => REG_File[23][10].ENA
nWE => REG_File[23][9].ENA
nWE => REG_File[23][8].ENA
nWE => REG_File[23][7].ENA
nWE => REG_File[23][6].ENA
nWE => REG_File[23][5].ENA
nWE => REG_File[23][4].ENA
nWE => REG_File[23][3].ENA
nWE => REG_File[23][2].ENA
nWE => REG_File[23][1].ENA
nWE => REG_File[23][0].ENA
nWE => REG_File[22][31].ENA
nWE => REG_File[22][30].ENA
nWE => REG_File[22][29].ENA
nWE => REG_File[22][28].ENA
nWE => REG_File[22][27].ENA
nWE => REG_File[22][26].ENA
nWE => REG_File[22][25].ENA
nWE => REG_File[22][24].ENA
nWE => REG_File[22][23].ENA
nWE => REG_File[22][22].ENA
nWE => REG_File[22][21].ENA
nWE => REG_File[22][20].ENA
nWE => REG_File[22][19].ENA
nWE => REG_File[22][18].ENA
nWE => REG_File[22][17].ENA
nWE => REG_File[22][16].ENA
nWE => REG_File[22][15].ENA
nWE => REG_File[22][14].ENA
nWE => REG_File[22][13].ENA
nWE => REG_File[22][12].ENA
nWE => REG_File[22][11].ENA
nWE => REG_File[22][10].ENA
nWE => REG_File[22][9].ENA
nWE => REG_File[22][8].ENA
nWE => REG_File[22][7].ENA
nWE => REG_File[22][6].ENA
nWE => REG_File[22][5].ENA
nWE => REG_File[22][4].ENA
nWE => REG_File[22][3].ENA
nWE => REG_File[22][2].ENA
nWE => REG_File[22][1].ENA
nWE => REG_File[22][0].ENA
nWE => REG_File[21][31].ENA
nWE => REG_File[21][30].ENA
nWE => REG_File[21][29].ENA
nWE => REG_File[21][28].ENA
nWE => REG_File[21][27].ENA
nWE => REG_File[21][26].ENA
nWE => REG_File[21][25].ENA
nWE => REG_File[21][24].ENA
nWE => REG_File[21][23].ENA
nWE => REG_File[21][22].ENA
nWE => REG_File[21][21].ENA
nWE => REG_File[21][20].ENA
nWE => REG_File[21][19].ENA
nWE => REG_File[21][18].ENA
nWE => REG_File[21][17].ENA
nWE => REG_File[21][16].ENA
nWE => REG_File[21][15].ENA
nWE => REG_File[21][14].ENA
nWE => REG_File[21][13].ENA
nWE => REG_File[21][12].ENA
nWE => REG_File[21][11].ENA
nWE => REG_File[21][10].ENA
nWE => REG_File[21][9].ENA
nWE => REG_File[21][8].ENA
nWE => REG_File[21][7].ENA
nWE => REG_File[21][6].ENA
nWE => REG_File[21][5].ENA
nWE => REG_File[21][4].ENA
nWE => REG_File[21][3].ENA
nWE => REG_File[21][2].ENA
nWE => REG_File[21][1].ENA
nWE => REG_File[21][0].ENA
nWE => REG_File[20][31].ENA
nWE => REG_File[20][30].ENA
nWE => REG_File[20][29].ENA
nWE => REG_File[20][28].ENA
nWE => REG_File[20][27].ENA
nWE => REG_File[20][26].ENA
nWE => REG_File[20][25].ENA
nWE => REG_File[20][24].ENA
nWE => REG_File[20][23].ENA
nWE => REG_File[20][22].ENA
nWE => REG_File[20][21].ENA
nWE => REG_File[20][20].ENA
nWE => REG_File[20][19].ENA
nWE => REG_File[20][18].ENA
nWE => REG_File[20][17].ENA
nWE => REG_File[20][16].ENA
nWE => REG_File[20][15].ENA
nWE => REG_File[20][14].ENA
nWE => REG_File[20][13].ENA
nWE => REG_File[20][12].ENA
nWE => REG_File[20][11].ENA
nWE => REG_File[20][10].ENA
nWE => REG_File[20][9].ENA
nWE => REG_File[20][8].ENA
nWE => REG_File[20][7].ENA
nWE => REG_File[20][6].ENA
nWE => REG_File[20][5].ENA
nWE => REG_File[20][4].ENA
nWE => REG_File[20][3].ENA
nWE => REG_File[20][2].ENA
nWE => REG_File[20][1].ENA
nWE => REG_File[20][0].ENA
nWE => REG_File[19][31].ENA
nWE => REG_File[19][30].ENA
nWE => REG_File[19][29].ENA
nWE => REG_File[19][28].ENA
nWE => REG_File[19][27].ENA
nWE => REG_File[19][26].ENA
nWE => REG_File[19][25].ENA
nWE => REG_File[19][24].ENA
nWE => REG_File[19][23].ENA
nWE => REG_File[19][22].ENA
nWE => REG_File[19][21].ENA
nWE => REG_File[19][20].ENA
nWE => REG_File[19][19].ENA
nWE => REG_File[19][18].ENA
nWE => REG_File[19][17].ENA
nWE => REG_File[19][16].ENA
nWE => REG_File[19][15].ENA
nWE => REG_File[19][14].ENA
nWE => REG_File[19][13].ENA
nWE => REG_File[19][12].ENA
nWE => REG_File[19][11].ENA
nWE => REG_File[19][10].ENA
nWE => REG_File[19][9].ENA
nWE => REG_File[19][8].ENA
nWE => REG_File[19][7].ENA
nWE => REG_File[19][6].ENA
nWE => REG_File[19][5].ENA
nWE => REG_File[19][4].ENA
nWE => REG_File[19][3].ENA
nWE => REG_File[19][2].ENA
nWE => REG_File[19][1].ENA
nWE => REG_File[19][0].ENA
nWE => REG_File[18][31].ENA
nWE => REG_File[18][30].ENA
nWE => REG_File[18][29].ENA
nWE => REG_File[18][28].ENA
nWE => REG_File[18][27].ENA
nWE => REG_File[18][26].ENA
nWE => REG_File[18][25].ENA
nWE => REG_File[18][24].ENA
nWE => REG_File[18][23].ENA
nWE => REG_File[18][22].ENA
nWE => REG_File[18][21].ENA
nWE => REG_File[18][20].ENA
nWE => REG_File[18][19].ENA
nWE => REG_File[18][18].ENA
nWE => REG_File[18][17].ENA
nWE => REG_File[18][16].ENA
nWE => REG_File[18][15].ENA
nWE => REG_File[18][14].ENA
nWE => REG_File[18][13].ENA
nWE => REG_File[18][12].ENA
nWE => REG_File[18][11].ENA
nWE => REG_File[18][10].ENA
nWE => REG_File[18][9].ENA
nWE => REG_File[18][8].ENA
nWE => REG_File[18][7].ENA
nWE => REG_File[18][6].ENA
nWE => REG_File[18][5].ENA
nWE => REG_File[18][4].ENA
nWE => REG_File[18][3].ENA
nWE => REG_File[18][2].ENA
nWE => REG_File[18][1].ENA
nWE => REG_File[18][0].ENA
nWE => REG_File[17][31].ENA
nWE => REG_File[17][30].ENA
nWE => REG_File[17][29].ENA
nWE => REG_File[17][28].ENA
nWE => REG_File[17][27].ENA
nWE => REG_File[17][26].ENA
nWE => REG_File[17][25].ENA
nWE => REG_File[17][24].ENA
nWE => REG_File[17][23].ENA
nWE => REG_File[17][22].ENA
nWE => REG_File[17][21].ENA
nWE => REG_File[17][20].ENA
nWE => REG_File[17][19].ENA
nWE => REG_File[17][18].ENA
nWE => REG_File[17][17].ENA
nWE => REG_File[17][16].ENA
nWE => REG_File[17][15].ENA
nWE => REG_File[17][14].ENA
nWE => REG_File[17][13].ENA
nWE => REG_File[17][12].ENA
nWE => REG_File[17][11].ENA
nWE => REG_File[17][10].ENA
nWE => REG_File[17][9].ENA
nWE => REG_File[17][8].ENA
nWE => REG_File[17][7].ENA
nWE => REG_File[17][6].ENA
nWE => REG_File[17][5].ENA
nWE => REG_File[17][4].ENA
nWE => REG_File[17][3].ENA
nWE => REG_File[17][2].ENA
nWE => REG_File[17][1].ENA
nWE => REG_File[17][0].ENA
nWE => REG_File[16][31].ENA
nWE => REG_File[16][30].ENA
nWE => REG_File[16][29].ENA
nWE => REG_File[16][28].ENA
nWE => REG_File[16][27].ENA
nWE => REG_File[16][26].ENA
nWE => REG_File[16][25].ENA
nWE => REG_File[16][24].ENA
nWE => REG_File[16][23].ENA
nWE => REG_File[16][22].ENA
nWE => REG_File[16][21].ENA
nWE => REG_File[16][20].ENA
nWE => REG_File[16][19].ENA
nWE => REG_File[16][18].ENA
nWE => REG_File[16][17].ENA
nWE => REG_File[16][16].ENA
nWE => REG_File[16][15].ENA
nWE => REG_File[16][14].ENA
nWE => REG_File[16][13].ENA
nWE => REG_File[16][12].ENA
nWE => REG_File[16][11].ENA
nWE => REG_File[16][10].ENA
nWE => REG_File[16][9].ENA
nWE => REG_File[16][8].ENA
nWE => REG_File[16][7].ENA
nWE => REG_File[16][6].ENA
nWE => REG_File[16][5].ENA
nWE => REG_File[16][4].ENA
nWE => REG_File[16][3].ENA
nWE => REG_File[16][2].ENA
nWE => REG_File[16][1].ENA
nWE => REG_File[16][0].ENA
nWE => REG_File[15][31].ENA
nWE => REG_File[15][30].ENA
nWE => REG_File[15][29].ENA
nWE => REG_File[15][28].ENA
nWE => REG_File[15][27].ENA
nWE => REG_File[15][26].ENA
nWE => REG_File[15][25].ENA
nWE => REG_File[15][24].ENA
nWE => REG_File[15][23].ENA
nWE => REG_File[15][22].ENA
nWE => REG_File[15][21].ENA
nWE => REG_File[15][20].ENA
nWE => REG_File[15][19].ENA
nWE => REG_File[15][18].ENA
nWE => REG_File[15][17].ENA
nWE => REG_File[15][16].ENA
nWE => REG_File[15][15].ENA
nWE => REG_File[15][14].ENA
nWE => REG_File[15][13].ENA
nWE => REG_File[15][12].ENA
nWE => REG_File[15][11].ENA
nWE => REG_File[15][10].ENA
nWE => REG_File[15][9].ENA
nWE => REG_File[15][8].ENA
nWE => REG_File[15][7].ENA
nWE => REG_File[15][6].ENA
nWE => REG_File[15][5].ENA
nWE => REG_File[15][4].ENA
nWE => REG_File[15][3].ENA
nWE => REG_File[15][2].ENA
nWE => REG_File[15][1].ENA
nWE => REG_File[15][0].ENA
nWE => REG_File[14][31].ENA
nWE => REG_File[14][30].ENA
nWE => REG_File[14][29].ENA
nWE => REG_File[14][28].ENA
nWE => REG_File[14][27].ENA
nWE => REG_File[14][26].ENA
nWE => REG_File[14][25].ENA
nWE => REG_File[14][24].ENA
nWE => REG_File[14][23].ENA
nWE => REG_File[14][22].ENA
nWE => REG_File[14][21].ENA
nWE => REG_File[14][20].ENA
nWE => REG_File[14][19].ENA
nWE => REG_File[14][18].ENA
nWE => REG_File[14][17].ENA
nWE => REG_File[14][16].ENA
nWE => REG_File[14][15].ENA
nWE => REG_File[14][14].ENA
nWE => REG_File[14][13].ENA
nWE => REG_File[14][12].ENA
nWE => REG_File[14][11].ENA
nWE => REG_File[14][10].ENA
nWE => REG_File[14][9].ENA
nWE => REG_File[14][8].ENA
nWE => REG_File[14][7].ENA
nWE => REG_File[14][6].ENA
nWE => REG_File[14][5].ENA
nWE => REG_File[14][4].ENA
nWE => REG_File[14][3].ENA
nWE => REG_File[14][2].ENA
nWE => REG_File[14][1].ENA
nWE => REG_File[14][0].ENA
nWE => REG_File[13][31].ENA
nWE => REG_File[13][30].ENA
nWE => REG_File[13][29].ENA
nWE => REG_File[13][28].ENA
nWE => REG_File[13][27].ENA
nWE => REG_File[13][26].ENA
nWE => REG_File[13][25].ENA
nWE => REG_File[13][24].ENA
nWE => REG_File[13][23].ENA
nWE => REG_File[13][22].ENA
nWE => REG_File[13][21].ENA
nWE => REG_File[13][20].ENA
nWE => REG_File[13][19].ENA
nWE => REG_File[13][18].ENA
nWE => REG_File[13][17].ENA
nWE => REG_File[13][16].ENA
nWE => REG_File[13][15].ENA
nWE => REG_File[13][14].ENA
nWE => REG_File[13][13].ENA
nWE => REG_File[13][12].ENA
nWE => REG_File[13][11].ENA
nWE => REG_File[13][10].ENA
nWE => REG_File[13][9].ENA
nWE => REG_File[13][8].ENA
nWE => REG_File[13][7].ENA
nWE => REG_File[13][6].ENA
nWE => REG_File[13][5].ENA
nWE => REG_File[13][4].ENA
nWE => REG_File[13][3].ENA
nWE => REG_File[13][2].ENA
nWE => REG_File[13][1].ENA
nWE => REG_File[13][0].ENA
nWE => REG_File[12][31].ENA
nWE => REG_File[12][30].ENA
nWE => REG_File[12][29].ENA
nWE => REG_File[12][28].ENA
nWE => REG_File[12][27].ENA
nWE => REG_File[12][26].ENA
nWE => REG_File[12][25].ENA
nWE => REG_File[12][24].ENA
nWE => REG_File[12][23].ENA
nWE => REG_File[12][22].ENA
nWE => REG_File[12][21].ENA
nWE => REG_File[12][20].ENA
nWE => REG_File[12][19].ENA
nWE => REG_File[12][18].ENA
nWE => REG_File[12][17].ENA
nWE => REG_File[12][16].ENA
nWE => REG_File[12][15].ENA
nWE => REG_File[12][14].ENA
nWE => REG_File[12][13].ENA
nWE => REG_File[12][12].ENA
nWE => REG_File[12][11].ENA
nWE => REG_File[12][10].ENA
nWE => REG_File[12][9].ENA
nWE => REG_File[12][8].ENA
nWE => REG_File[12][7].ENA
nWE => REG_File[12][6].ENA
nWE => REG_File[12][5].ENA
nWE => REG_File[12][4].ENA
nWE => REG_File[12][3].ENA
nWE => REG_File[12][2].ENA
nWE => REG_File[12][1].ENA
nWE => REG_File[12][0].ENA
nWE => REG_File[11][31].ENA
nWE => REG_File[11][30].ENA
nWE => REG_File[11][29].ENA
nWE => REG_File[11][28].ENA
nWE => REG_File[11][27].ENA
nWE => REG_File[11][26].ENA
nWE => REG_File[11][25].ENA
nWE => REG_File[11][24].ENA
nWE => REG_File[11][23].ENA
nWE => REG_File[11][22].ENA
nWE => REG_File[11][21].ENA
nWE => REG_File[11][20].ENA
nWE => REG_File[11][19].ENA
nWE => REG_File[11][18].ENA
nWE => REG_File[11][17].ENA
nWE => REG_File[11][16].ENA
nWE => REG_File[11][15].ENA
nWE => REG_File[11][14].ENA
nWE => REG_File[11][13].ENA
nWE => REG_File[11][12].ENA
nWE => REG_File[11][11].ENA
nWE => REG_File[11][10].ENA
nWE => REG_File[11][9].ENA
nWE => REG_File[11][8].ENA
nWE => REG_File[11][7].ENA
nWE => REG_File[11][6].ENA
nWE => REG_File[11][5].ENA
nWE => REG_File[11][4].ENA
nWE => REG_File[11][3].ENA
nWE => REG_File[11][2].ENA
nWE => REG_File[11][1].ENA
nWE => REG_File[11][0].ENA
nWE => REG_File[10][31].ENA
nWE => REG_File[10][30].ENA
nWE => REG_File[10][29].ENA
nWE => REG_File[10][28].ENA
nWE => REG_File[10][27].ENA
nWE => REG_File[10][26].ENA
nWE => REG_File[10][25].ENA
nWE => REG_File[10][24].ENA
nWE => REG_File[10][23].ENA
nWE => REG_File[10][22].ENA
nWE => REG_File[10][21].ENA
nWE => REG_File[10][20].ENA
nWE => REG_File[10][19].ENA
nWE => REG_File[10][18].ENA
nWE => REG_File[10][17].ENA
nWE => REG_File[10][16].ENA
nWE => REG_File[10][15].ENA
nWE => REG_File[10][14].ENA
nWE => REG_File[10][13].ENA
nWE => REG_File[10][12].ENA
nWE => REG_File[10][11].ENA
nWE => REG_File[10][10].ENA
nWE => REG_File[10][9].ENA
nWE => REG_File[10][8].ENA
nWE => REG_File[10][7].ENA
nWE => REG_File[10][6].ENA
nWE => REG_File[10][5].ENA
nWE => REG_File[10][4].ENA
nWE => REG_File[10][3].ENA
nWE => REG_File[10][2].ENA
nWE => REG_File[10][1].ENA
nWE => REG_File[10][0].ENA
nWE => REG_File[9][31].ENA
nWE => REG_File[9][30].ENA
nWE => REG_File[9][29].ENA
nWE => REG_File[9][28].ENA
nWE => REG_File[9][27].ENA
nWE => REG_File[9][26].ENA
nWE => REG_File[9][25].ENA
nWE => REG_File[9][24].ENA
nWE => REG_File[9][23].ENA
nWE => REG_File[9][22].ENA
nWE => REG_File[9][21].ENA
nWE => REG_File[9][20].ENA
nWE => REG_File[9][19].ENA
nWE => REG_File[9][18].ENA
nWE => REG_File[9][17].ENA
nWE => REG_File[9][16].ENA
nWE => REG_File[9][15].ENA
nWE => REG_File[9][14].ENA
nWE => REG_File[9][13].ENA
nWE => REG_File[9][12].ENA
nWE => REG_File[9][11].ENA
nWE => REG_File[9][10].ENA
nWE => REG_File[9][9].ENA
nWE => REG_File[9][8].ENA
nWE => REG_File[9][7].ENA
nWE => REG_File[9][6].ENA
nWE => REG_File[9][5].ENA
nWE => REG_File[9][4].ENA
nWE => REG_File[9][3].ENA
nWE => REG_File[9][2].ENA
nWE => REG_File[9][1].ENA
nWE => REG_File[9][0].ENA
nWE => REG_File[8][31].ENA
nWE => REG_File[8][30].ENA
nWE => REG_File[8][29].ENA
nWE => REG_File[8][28].ENA
nWE => REG_File[8][27].ENA
nWE => REG_File[8][26].ENA
nWE => REG_File[8][25].ENA
nWE => REG_File[8][24].ENA
nWE => REG_File[8][23].ENA
nWE => REG_File[8][22].ENA
nWE => REG_File[8][21].ENA
nWE => REG_File[8][20].ENA
nWE => REG_File[8][19].ENA
nWE => REG_File[8][18].ENA
nWE => REG_File[8][17].ENA
nWE => REG_File[8][16].ENA
nWE => REG_File[8][15].ENA
nWE => REG_File[8][14].ENA
nWE => REG_File[8][13].ENA
nWE => REG_File[8][12].ENA
nWE => REG_File[8][11].ENA
nWE => REG_File[8][10].ENA
nWE => REG_File[8][9].ENA
nWE => REG_File[8][8].ENA
nWE => REG_File[8][7].ENA
nWE => REG_File[8][6].ENA
nWE => REG_File[8][5].ENA
nWE => REG_File[8][4].ENA
nWE => REG_File[8][3].ENA
nWE => REG_File[8][2].ENA
nWE => REG_File[8][1].ENA
nWE => REG_File[8][0].ENA
nWE => REG_File[7][31].ENA
nWE => REG_File[7][30].ENA
nWE => REG_File[7][29].ENA
nWE => REG_File[7][28].ENA
nWE => REG_File[7][27].ENA
nWE => REG_File[7][26].ENA
nWE => REG_File[7][25].ENA
nWE => REG_File[7][24].ENA
nWE => REG_File[7][23].ENA
nWE => REG_File[7][22].ENA
nWE => REG_File[7][21].ENA
nWE => REG_File[7][20].ENA
nWE => REG_File[7][19].ENA
nWE => REG_File[7][18].ENA
nWE => REG_File[7][17].ENA
nWE => REG_File[7][16].ENA
nWE => REG_File[7][15].ENA
nWE => REG_File[7][14].ENA
nWE => REG_File[7][13].ENA
nWE => REG_File[7][12].ENA
nWE => REG_File[7][11].ENA
nWE => REG_File[7][10].ENA
nWE => REG_File[7][9].ENA
nWE => REG_File[7][8].ENA
nWE => REG_File[7][7].ENA
nWE => REG_File[7][6].ENA
nWE => REG_File[7][5].ENA
nWE => REG_File[7][4].ENA
nWE => REG_File[7][3].ENA
nWE => REG_File[7][2].ENA
nWE => REG_File[7][1].ENA
nWE => REG_File[7][0].ENA
nWE => REG_File[6][31].ENA
nWE => REG_File[6][30].ENA
nWE => REG_File[6][29].ENA
nWE => REG_File[6][28].ENA
nWE => REG_File[6][27].ENA
nWE => REG_File[6][26].ENA
nWE => REG_File[6][25].ENA
nWE => REG_File[6][24].ENA
nWE => REG_File[6][23].ENA
nWE => REG_File[6][22].ENA
nWE => REG_File[6][21].ENA
nWE => REG_File[6][20].ENA
nWE => REG_File[6][19].ENA
nWE => REG_File[6][18].ENA
nWE => REG_File[6][17].ENA
nWE => REG_File[6][16].ENA
nWE => REG_File[6][15].ENA
nWE => REG_File[6][14].ENA
nWE => REG_File[6][13].ENA
nWE => REG_File[6][12].ENA
nWE => REG_File[6][11].ENA
nWE => REG_File[6][10].ENA
nWE => REG_File[6][9].ENA
nWE => REG_File[6][8].ENA
nWE => REG_File[6][7].ENA
nWE => REG_File[6][6].ENA
nWE => REG_File[6][5].ENA
nWE => REG_File[6][4].ENA
nWE => REG_File[6][3].ENA
nWE => REG_File[6][2].ENA
nWE => REG_File[6][1].ENA
nWE => REG_File[6][0].ENA
nWE => REG_File[5][31].ENA
nWE => REG_File[5][30].ENA
nWE => REG_File[5][29].ENA
nWE => REG_File[5][28].ENA
nWE => REG_File[5][27].ENA
nWE => REG_File[5][26].ENA
nWE => REG_File[5][25].ENA
nWE => REG_File[5][24].ENA
nWE => REG_File[5][23].ENA
nWE => REG_File[5][22].ENA
nWE => REG_File[5][21].ENA
nWE => REG_File[5][20].ENA
nWE => REG_File[5][19].ENA
nWE => REG_File[5][18].ENA
nWE => REG_File[5][17].ENA
nWE => REG_File[5][16].ENA
nWE => REG_File[5][15].ENA
nWE => REG_File[5][14].ENA
nWE => REG_File[5][13].ENA
nWE => REG_File[5][12].ENA
nWE => REG_File[5][11].ENA
nWE => REG_File[5][10].ENA
nWE => REG_File[5][9].ENA
nWE => REG_File[5][8].ENA
nWE => REG_File[5][7].ENA
nWE => REG_File[5][6].ENA
nWE => REG_File[5][5].ENA
nWE => REG_File[5][4].ENA
nWE => REG_File[5][3].ENA
nWE => REG_File[5][2].ENA
nWE => REG_File[5][1].ENA
nWE => REG_File[5][0].ENA
nWE => REG_File[4][31].ENA
nWE => REG_File[4][30].ENA
nWE => REG_File[4][29].ENA
nWE => REG_File[4][28].ENA
nWE => REG_File[4][27].ENA
nWE => REG_File[4][26].ENA
nWE => REG_File[4][25].ENA
nWE => REG_File[4][24].ENA
nWE => REG_File[4][23].ENA
nWE => REG_File[4][22].ENA
nWE => REG_File[4][21].ENA
nWE => REG_File[4][20].ENA
nWE => REG_File[4][19].ENA
nWE => REG_File[4][18].ENA
nWE => REG_File[4][17].ENA
nWE => REG_File[4][16].ENA
nWE => REG_File[4][15].ENA
nWE => REG_File[4][14].ENA
nWE => REG_File[4][13].ENA
nWE => REG_File[4][12].ENA
nWE => REG_File[4][11].ENA
nWE => REG_File[4][10].ENA
nWE => REG_File[4][9].ENA
nWE => REG_File[4][8].ENA
nWE => REG_File[4][7].ENA
nWE => REG_File[4][6].ENA
nWE => REG_File[4][5].ENA
nWE => REG_File[4][4].ENA
nWE => REG_File[4][3].ENA
nWE => REG_File[4][2].ENA
nWE => REG_File[4][1].ENA
nWE => REG_File[4][0].ENA
nWE => REG_File[3][31].ENA
nWE => REG_File[3][30].ENA
nWE => REG_File[3][29].ENA
nWE => REG_File[3][28].ENA
nWE => REG_File[3][27].ENA
nWE => REG_File[3][26].ENA
nWE => REG_File[3][25].ENA
nWE => REG_File[3][24].ENA
nWE => REG_File[3][23].ENA
nWE => REG_File[3][22].ENA
nWE => REG_File[3][21].ENA
nWE => REG_File[3][20].ENA
nWE => REG_File[3][19].ENA
nWE => REG_File[3][18].ENA
nWE => REG_File[3][17].ENA
nWE => REG_File[3][16].ENA
nWE => REG_File[3][15].ENA
nWE => REG_File[3][14].ENA
nWE => REG_File[3][13].ENA
nWE => REG_File[3][12].ENA
nWE => REG_File[3][11].ENA
nWE => REG_File[3][10].ENA
nWE => REG_File[3][9].ENA
nWE => REG_File[3][8].ENA
nWE => REG_File[3][7].ENA
nWE => REG_File[3][6].ENA
nWE => REG_File[3][5].ENA
nWE => REG_File[3][4].ENA
nWE => REG_File[3][3].ENA
nWE => REG_File[3][2].ENA
nWE => REG_File[3][1].ENA
nWE => REG_File[3][0].ENA
nWE => REG_File[2][31].ENA
nWE => REG_File[2][30].ENA
nWE => REG_File[2][29].ENA
nWE => REG_File[2][28].ENA
nWE => REG_File[2][27].ENA
nWE => REG_File[2][26].ENA
nWE => REG_File[2][25].ENA
nWE => REG_File[2][24].ENA
nWE => REG_File[2][23].ENA
nWE => REG_File[2][22].ENA
nWE => REG_File[2][21].ENA
nWE => REG_File[2][20].ENA
nWE => REG_File[2][19].ENA
nWE => REG_File[2][18].ENA
nWE => REG_File[2][17].ENA
nWE => REG_File[2][16].ENA
nWE => REG_File[2][15].ENA
nWE => REG_File[2][14].ENA
nWE => REG_File[2][13].ENA
nWE => REG_File[2][12].ENA
nWE => REG_File[2][11].ENA
nWE => REG_File[2][10].ENA
nWE => REG_File[2][9].ENA
nWE => REG_File[2][8].ENA
nWE => REG_File[2][7].ENA
nWE => REG_File[2][6].ENA
nWE => REG_File[2][5].ENA
nWE => REG_File[2][4].ENA
nWE => REG_File[2][3].ENA
nWE => REG_File[2][2].ENA
nWE => REG_File[2][1].ENA
nWE => REG_File[2][0].ENA
nWE => REG_File[1][31].ENA
nWE => REG_File[1][30].ENA
nWE => REG_File[1][29].ENA
nWE => REG_File[1][28].ENA
nWE => REG_File[1][27].ENA
nWE => REG_File[1][26].ENA
nWE => REG_File[1][25].ENA
nWE => REG_File[1][24].ENA
nWE => REG_File[1][23].ENA
nWE => REG_File[1][22].ENA
nWE => REG_File[1][21].ENA
nWE => REG_File[1][20].ENA
nWE => REG_File[1][19].ENA
nWE => REG_File[1][18].ENA
nWE => REG_File[1][17].ENA
nWE => REG_File[1][16].ENA
nWE => REG_File[1][15].ENA
nWE => REG_File[1][14].ENA
nWE => REG_File[1][13].ENA
nWE => REG_File[1][12].ENA
nWE => REG_File[1][11].ENA
nWE => REG_File[1][10].ENA
nWE => REG_File[1][9].ENA
nWE => REG_File[1][8].ENA
nWE => REG_File[1][7].ENA
nWE => REG_File[1][6].ENA
nWE => REG_File[1][5].ENA
nWE => REG_File[1][4].ENA
nWE => REG_File[1][3].ENA
nWE => REG_File[1][2].ENA
nWE => REG_File[1][1].ENA
nWE => REG_File[1][0].ENA
nWE => REG_File[0][31].ENA
nWE => REG_File[0][30].ENA
nWE => REG_File[0][29].ENA
nWE => REG_File[0][28].ENA
nWE => REG_File[0][27].ENA
nWE => REG_File[0][26].ENA
nWE => REG_File[0][25].ENA
nWE => REG_File[0][24].ENA
nWE => REG_File[0][23].ENA
nWE => REG_File[0][22].ENA
nWE => REG_File[0][21].ENA
nWE => REG_File[0][20].ENA
nWE => REG_File[0][19].ENA
nWE => REG_File[0][18].ENA
nWE => REG_File[0][17].ENA
nWE => REG_File[0][16].ENA
nWE => REG_File[0][15].ENA
nWE => REG_File[0][14].ENA
nWE => REG_File[0][13].ENA
nWE => REG_File[0][12].ENA
nWE => REG_File[0][11].ENA
nWE => REG_File[0][10].ENA
nWE => REG_File[0][9].ENA
nWE => REG_File[0][8].ENA
nWE => REG_File[0][7].ENA
nWE => REG_File[0][6].ENA
nWE => REG_File[0][5].ENA
nWE => REG_File[0][4].ENA
nWE => REG_File[0][3].ENA
nWE => REG_File[0][2].ENA
nWE => REG_File[0][1].ENA
raddr1[0] => Mux0.IN4
raddr1[0] => Mux1.IN4
raddr1[0] => Mux2.IN4
raddr1[0] => Mux3.IN4
raddr1[0] => Mux4.IN4
raddr1[0] => Mux5.IN4
raddr1[0] => Mux6.IN4
raddr1[0] => Mux7.IN4
raddr1[0] => Mux8.IN4
raddr1[0] => Mux9.IN4
raddr1[0] => Mux10.IN4
raddr1[0] => Mux11.IN4
raddr1[0] => Mux12.IN4
raddr1[0] => Mux13.IN4
raddr1[0] => Mux14.IN4
raddr1[0] => Mux15.IN4
raddr1[0] => Mux16.IN4
raddr1[0] => Mux17.IN4
raddr1[0] => Mux18.IN4
raddr1[0] => Mux19.IN4
raddr1[0] => Mux20.IN4
raddr1[0] => Mux21.IN4
raddr1[0] => Mux22.IN4
raddr1[0] => Mux23.IN4
raddr1[0] => Mux24.IN4
raddr1[0] => Mux25.IN4
raddr1[0] => Mux26.IN4
raddr1[0] => Mux27.IN4
raddr1[0] => Mux28.IN4
raddr1[0] => Mux29.IN4
raddr1[0] => Mux30.IN4
raddr1[0] => Mux31.IN4
raddr1[0] => Equal0.IN4
raddr1[1] => Mux0.IN3
raddr1[1] => Mux1.IN3
raddr1[1] => Mux2.IN3
raddr1[1] => Mux3.IN3
raddr1[1] => Mux4.IN3
raddr1[1] => Mux5.IN3
raddr1[1] => Mux6.IN3
raddr1[1] => Mux7.IN3
raddr1[1] => Mux8.IN3
raddr1[1] => Mux9.IN3
raddr1[1] => Mux10.IN3
raddr1[1] => Mux11.IN3
raddr1[1] => Mux12.IN3
raddr1[1] => Mux13.IN3
raddr1[1] => Mux14.IN3
raddr1[1] => Mux15.IN3
raddr1[1] => Mux16.IN3
raddr1[1] => Mux17.IN3
raddr1[1] => Mux18.IN3
raddr1[1] => Mux19.IN3
raddr1[1] => Mux20.IN3
raddr1[1] => Mux21.IN3
raddr1[1] => Mux22.IN3
raddr1[1] => Mux23.IN3
raddr1[1] => Mux24.IN3
raddr1[1] => Mux25.IN3
raddr1[1] => Mux26.IN3
raddr1[1] => Mux27.IN3
raddr1[1] => Mux28.IN3
raddr1[1] => Mux29.IN3
raddr1[1] => Mux30.IN3
raddr1[1] => Mux31.IN3
raddr1[1] => Equal0.IN3
raddr1[2] => Mux0.IN2
raddr1[2] => Mux1.IN2
raddr1[2] => Mux2.IN2
raddr1[2] => Mux3.IN2
raddr1[2] => Mux4.IN2
raddr1[2] => Mux5.IN2
raddr1[2] => Mux6.IN2
raddr1[2] => Mux7.IN2
raddr1[2] => Mux8.IN2
raddr1[2] => Mux9.IN2
raddr1[2] => Mux10.IN2
raddr1[2] => Mux11.IN2
raddr1[2] => Mux12.IN2
raddr1[2] => Mux13.IN2
raddr1[2] => Mux14.IN2
raddr1[2] => Mux15.IN2
raddr1[2] => Mux16.IN2
raddr1[2] => Mux17.IN2
raddr1[2] => Mux18.IN2
raddr1[2] => Mux19.IN2
raddr1[2] => Mux20.IN2
raddr1[2] => Mux21.IN2
raddr1[2] => Mux22.IN2
raddr1[2] => Mux23.IN2
raddr1[2] => Mux24.IN2
raddr1[2] => Mux25.IN2
raddr1[2] => Mux26.IN2
raddr1[2] => Mux27.IN2
raddr1[2] => Mux28.IN2
raddr1[2] => Mux29.IN2
raddr1[2] => Mux30.IN2
raddr1[2] => Mux31.IN2
raddr1[2] => Equal0.IN2
raddr1[3] => Mux0.IN1
raddr1[3] => Mux1.IN1
raddr1[3] => Mux2.IN1
raddr1[3] => Mux3.IN1
raddr1[3] => Mux4.IN1
raddr1[3] => Mux5.IN1
raddr1[3] => Mux6.IN1
raddr1[3] => Mux7.IN1
raddr1[3] => Mux8.IN1
raddr1[3] => Mux9.IN1
raddr1[3] => Mux10.IN1
raddr1[3] => Mux11.IN1
raddr1[3] => Mux12.IN1
raddr1[3] => Mux13.IN1
raddr1[3] => Mux14.IN1
raddr1[3] => Mux15.IN1
raddr1[3] => Mux16.IN1
raddr1[3] => Mux17.IN1
raddr1[3] => Mux18.IN1
raddr1[3] => Mux19.IN1
raddr1[3] => Mux20.IN1
raddr1[3] => Mux21.IN1
raddr1[3] => Mux22.IN1
raddr1[3] => Mux23.IN1
raddr1[3] => Mux24.IN1
raddr1[3] => Mux25.IN1
raddr1[3] => Mux26.IN1
raddr1[3] => Mux27.IN1
raddr1[3] => Mux28.IN1
raddr1[3] => Mux29.IN1
raddr1[3] => Mux30.IN1
raddr1[3] => Mux31.IN1
raddr1[3] => Equal0.IN1
raddr1[4] => Mux0.IN0
raddr1[4] => Mux1.IN0
raddr1[4] => Mux2.IN0
raddr1[4] => Mux3.IN0
raddr1[4] => Mux4.IN0
raddr1[4] => Mux5.IN0
raddr1[4] => Mux6.IN0
raddr1[4] => Mux7.IN0
raddr1[4] => Mux8.IN0
raddr1[4] => Mux9.IN0
raddr1[4] => Mux10.IN0
raddr1[4] => Mux11.IN0
raddr1[4] => Mux12.IN0
raddr1[4] => Mux13.IN0
raddr1[4] => Mux14.IN0
raddr1[4] => Mux15.IN0
raddr1[4] => Mux16.IN0
raddr1[4] => Mux17.IN0
raddr1[4] => Mux18.IN0
raddr1[4] => Mux19.IN0
raddr1[4] => Mux20.IN0
raddr1[4] => Mux21.IN0
raddr1[4] => Mux22.IN0
raddr1[4] => Mux23.IN0
raddr1[4] => Mux24.IN0
raddr1[4] => Mux25.IN0
raddr1[4] => Mux26.IN0
raddr1[4] => Mux27.IN0
raddr1[4] => Mux28.IN0
raddr1[4] => Mux29.IN0
raddr1[4] => Mux30.IN0
raddr1[4] => Mux31.IN0
raddr1[4] => Equal0.IN0
rdata1[0] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[1] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[2] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[3] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[4] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[5] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[6] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[7] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[8] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[9] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[10] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[11] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[12] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[13] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[14] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[15] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[16] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[17] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[18] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[19] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[20] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[21] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[22] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[23] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[24] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[25] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[26] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[27] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[28] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[29] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[30] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
rdata1[31] <= rdata1.DB_MAX_OUTPUT_PORT_TYPE
raddr2[0] => Mux32.IN4
raddr2[0] => Mux33.IN4
raddr2[0] => Mux34.IN4
raddr2[0] => Mux35.IN4
raddr2[0] => Mux36.IN4
raddr2[0] => Mux37.IN4
raddr2[0] => Mux38.IN4
raddr2[0] => Mux39.IN4
raddr2[0] => Mux40.IN4
raddr2[0] => Mux41.IN4
raddr2[0] => Mux42.IN4
raddr2[0] => Mux43.IN4
raddr2[0] => Mux44.IN4
raddr2[0] => Mux45.IN4
raddr2[0] => Mux46.IN4
raddr2[0] => Mux47.IN4
raddr2[0] => Mux48.IN4
raddr2[0] => Mux49.IN4
raddr2[0] => Mux50.IN4
raddr2[0] => Mux51.IN4
raddr2[0] => Mux52.IN4
raddr2[0] => Mux53.IN4
raddr2[0] => Mux54.IN4
raddr2[0] => Mux55.IN4
raddr2[0] => Mux56.IN4
raddr2[0] => Mux57.IN4
raddr2[0] => Mux58.IN4
raddr2[0] => Mux59.IN4
raddr2[0] => Mux60.IN4
raddr2[0] => Mux61.IN4
raddr2[0] => Mux62.IN4
raddr2[0] => Mux63.IN4
raddr2[0] => Equal1.IN4
raddr2[1] => Mux32.IN3
raddr2[1] => Mux33.IN3
raddr2[1] => Mux34.IN3
raddr2[1] => Mux35.IN3
raddr2[1] => Mux36.IN3
raddr2[1] => Mux37.IN3
raddr2[1] => Mux38.IN3
raddr2[1] => Mux39.IN3
raddr2[1] => Mux40.IN3
raddr2[1] => Mux41.IN3
raddr2[1] => Mux42.IN3
raddr2[1] => Mux43.IN3
raddr2[1] => Mux44.IN3
raddr2[1] => Mux45.IN3
raddr2[1] => Mux46.IN3
raddr2[1] => Mux47.IN3
raddr2[1] => Mux48.IN3
raddr2[1] => Mux49.IN3
raddr2[1] => Mux50.IN3
raddr2[1] => Mux51.IN3
raddr2[1] => Mux52.IN3
raddr2[1] => Mux53.IN3
raddr2[1] => Mux54.IN3
raddr2[1] => Mux55.IN3
raddr2[1] => Mux56.IN3
raddr2[1] => Mux57.IN3
raddr2[1] => Mux58.IN3
raddr2[1] => Mux59.IN3
raddr2[1] => Mux60.IN3
raddr2[1] => Mux61.IN3
raddr2[1] => Mux62.IN3
raddr2[1] => Mux63.IN3
raddr2[1] => Equal1.IN3
raddr2[2] => Mux32.IN2
raddr2[2] => Mux33.IN2
raddr2[2] => Mux34.IN2
raddr2[2] => Mux35.IN2
raddr2[2] => Mux36.IN2
raddr2[2] => Mux37.IN2
raddr2[2] => Mux38.IN2
raddr2[2] => Mux39.IN2
raddr2[2] => Mux40.IN2
raddr2[2] => Mux41.IN2
raddr2[2] => Mux42.IN2
raddr2[2] => Mux43.IN2
raddr2[2] => Mux44.IN2
raddr2[2] => Mux45.IN2
raddr2[2] => Mux46.IN2
raddr2[2] => Mux47.IN2
raddr2[2] => Mux48.IN2
raddr2[2] => Mux49.IN2
raddr2[2] => Mux50.IN2
raddr2[2] => Mux51.IN2
raddr2[2] => Mux52.IN2
raddr2[2] => Mux53.IN2
raddr2[2] => Mux54.IN2
raddr2[2] => Mux55.IN2
raddr2[2] => Mux56.IN2
raddr2[2] => Mux57.IN2
raddr2[2] => Mux58.IN2
raddr2[2] => Mux59.IN2
raddr2[2] => Mux60.IN2
raddr2[2] => Mux61.IN2
raddr2[2] => Mux62.IN2
raddr2[2] => Mux63.IN2
raddr2[2] => Equal1.IN2
raddr2[3] => Mux32.IN1
raddr2[3] => Mux33.IN1
raddr2[3] => Mux34.IN1
raddr2[3] => Mux35.IN1
raddr2[3] => Mux36.IN1
raddr2[3] => Mux37.IN1
raddr2[3] => Mux38.IN1
raddr2[3] => Mux39.IN1
raddr2[3] => Mux40.IN1
raddr2[3] => Mux41.IN1
raddr2[3] => Mux42.IN1
raddr2[3] => Mux43.IN1
raddr2[3] => Mux44.IN1
raddr2[3] => Mux45.IN1
raddr2[3] => Mux46.IN1
raddr2[3] => Mux47.IN1
raddr2[3] => Mux48.IN1
raddr2[3] => Mux49.IN1
raddr2[3] => Mux50.IN1
raddr2[3] => Mux51.IN1
raddr2[3] => Mux52.IN1
raddr2[3] => Mux53.IN1
raddr2[3] => Mux54.IN1
raddr2[3] => Mux55.IN1
raddr2[3] => Mux56.IN1
raddr2[3] => Mux57.IN1
raddr2[3] => Mux58.IN1
raddr2[3] => Mux59.IN1
raddr2[3] => Mux60.IN1
raddr2[3] => Mux61.IN1
raddr2[3] => Mux62.IN1
raddr2[3] => Mux63.IN1
raddr2[3] => Equal1.IN1
raddr2[4] => Mux32.IN0
raddr2[4] => Mux33.IN0
raddr2[4] => Mux34.IN0
raddr2[4] => Mux35.IN0
raddr2[4] => Mux36.IN0
raddr2[4] => Mux37.IN0
raddr2[4] => Mux38.IN0
raddr2[4] => Mux39.IN0
raddr2[4] => Mux40.IN0
raddr2[4] => Mux41.IN0
raddr2[4] => Mux42.IN0
raddr2[4] => Mux43.IN0
raddr2[4] => Mux44.IN0
raddr2[4] => Mux45.IN0
raddr2[4] => Mux46.IN0
raddr2[4] => Mux47.IN0
raddr2[4] => Mux48.IN0
raddr2[4] => Mux49.IN0
raddr2[4] => Mux50.IN0
raddr2[4] => Mux51.IN0
raddr2[4] => Mux52.IN0
raddr2[4] => Mux53.IN0
raddr2[4] => Mux54.IN0
raddr2[4] => Mux55.IN0
raddr2[4] => Mux56.IN0
raddr2[4] => Mux57.IN0
raddr2[4] => Mux58.IN0
raddr2[4] => Mux59.IN0
raddr2[4] => Mux60.IN0
raddr2[4] => Mux61.IN0
raddr2[4] => Mux62.IN0
raddr2[4] => Mux63.IN0
raddr2[4] => Equal1.IN0
rdata2[0] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[1] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[2] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[3] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[4] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[5] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[6] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[7] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[8] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[9] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[10] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[11] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[12] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[13] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[14] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[15] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[16] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[17] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[18] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[19] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[20] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[21] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[22] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[23] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[24] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[25] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[26] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[27] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[28] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[29] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[30] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
rdata2[31] <= rdata2.DB_MAX_OUTPUT_PORT_TYPE
waddr[0] => Decoder0.IN4
waddr[1] => Decoder0.IN3
waddr[2] => Decoder0.IN2
waddr[3] => Decoder0.IN1
waddr[4] => Decoder0.IN0
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[0] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[1] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[2] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[3] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[4] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[5] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[6] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[7] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[8] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[9] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[10] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[11] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[12] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[13] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[14] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[15] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[16] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[17] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[18] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[19] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[20] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[21] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[22] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[23] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[24] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[25] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[26] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[27] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[28] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[29] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[30] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
wdata[31] => REG_File.DATAB
CLK => REG_File[0][0].CLK
CLK => REG_File[0][1].CLK
CLK => REG_File[0][2].CLK
CLK => REG_File[0][3].CLK
CLK => REG_File[0][4].CLK
CLK => REG_File[0][5].CLK
CLK => REG_File[0][6].CLK
CLK => REG_File[0][7].CLK
CLK => REG_File[0][8].CLK
CLK => REG_File[0][9].CLK
CLK => REG_File[0][10].CLK
CLK => REG_File[0][11].CLK
CLK => REG_File[0][12].CLK
CLK => REG_File[0][13].CLK
CLK => REG_File[0][14].CLK
CLK => REG_File[0][15].CLK
CLK => REG_File[0][16].CLK
CLK => REG_File[0][17].CLK
CLK => REG_File[0][18].CLK
CLK => REG_File[0][19].CLK
CLK => REG_File[0][20].CLK
CLK => REG_File[0][21].CLK
CLK => REG_File[0][22].CLK
CLK => REG_File[0][23].CLK
CLK => REG_File[0][24].CLK
CLK => REG_File[0][25].CLK
CLK => REG_File[0][26].CLK
CLK => REG_File[0][27].CLK
CLK => REG_File[0][28].CLK
CLK => REG_File[0][29].CLK
CLK => REG_File[0][30].CLK
CLK => REG_File[0][31].CLK
CLK => REG_File[1][0].CLK
CLK => REG_File[1][1].CLK
CLK => REG_File[1][2].CLK
CLK => REG_File[1][3].CLK
CLK => REG_File[1][4].CLK
CLK => REG_File[1][5].CLK
CLK => REG_File[1][6].CLK
CLK => REG_File[1][7].CLK
CLK => REG_File[1][8].CLK
CLK => REG_File[1][9].CLK
CLK => REG_File[1][10].CLK
CLK => REG_File[1][11].CLK
CLK => REG_File[1][12].CLK
CLK => REG_File[1][13].CLK
CLK => REG_File[1][14].CLK
CLK => REG_File[1][15].CLK
CLK => REG_File[1][16].CLK
CLK => REG_File[1][17].CLK
CLK => REG_File[1][18].CLK
CLK => REG_File[1][19].CLK
CLK => REG_File[1][20].CLK
CLK => REG_File[1][21].CLK
CLK => REG_File[1][22].CLK
CLK => REG_File[1][23].CLK
CLK => REG_File[1][24].CLK
CLK => REG_File[1][25].CLK
CLK => REG_File[1][26].CLK
CLK => REG_File[1][27].CLK
CLK => REG_File[1][28].CLK
CLK => REG_File[1][29].CLK
CLK => REG_File[1][30].CLK
CLK => REG_File[1][31].CLK
CLK => REG_File[2][0].CLK
CLK => REG_File[2][1].CLK
CLK => REG_File[2][2].CLK
CLK => REG_File[2][3].CLK
CLK => REG_File[2][4].CLK
CLK => REG_File[2][5].CLK
CLK => REG_File[2][6].CLK
CLK => REG_File[2][7].CLK
CLK => REG_File[2][8].CLK
CLK => REG_File[2][9].CLK
CLK => REG_File[2][10].CLK
CLK => REG_File[2][11].CLK
CLK => REG_File[2][12].CLK
CLK => REG_File[2][13].CLK
CLK => REG_File[2][14].CLK
CLK => REG_File[2][15].CLK
CLK => REG_File[2][16].CLK
CLK => REG_File[2][17].CLK
CLK => REG_File[2][18].CLK
CLK => REG_File[2][19].CLK
CLK => REG_File[2][20].CLK
CLK => REG_File[2][21].CLK
CLK => REG_File[2][22].CLK
CLK => REG_File[2][23].CLK
CLK => REG_File[2][24].CLK
CLK => REG_File[2][25].CLK
CLK => REG_File[2][26].CLK
CLK => REG_File[2][27].CLK
CLK => REG_File[2][28].CLK
CLK => REG_File[2][29].CLK
CLK => REG_File[2][30].CLK
CLK => REG_File[2][31].CLK
CLK => REG_File[3][0].CLK
CLK => REG_File[3][1].CLK
CLK => REG_File[3][2].CLK
CLK => REG_File[3][3].CLK
CLK => REG_File[3][4].CLK
CLK => REG_File[3][5].CLK
CLK => REG_File[3][6].CLK
CLK => REG_File[3][7].CLK
CLK => REG_File[3][8].CLK
CLK => REG_File[3][9].CLK
CLK => REG_File[3][10].CLK
CLK => REG_File[3][11].CLK
CLK => REG_File[3][12].CLK
CLK => REG_File[3][13].CLK
CLK => REG_File[3][14].CLK
CLK => REG_File[3][15].CLK
CLK => REG_File[3][16].CLK
CLK => REG_File[3][17].CLK
CLK => REG_File[3][18].CLK
CLK => REG_File[3][19].CLK
CLK => REG_File[3][20].CLK
CLK => REG_File[3][21].CLK
CLK => REG_File[3][22].CLK
CLK => REG_File[3][23].CLK
CLK => REG_File[3][24].CLK
CLK => REG_File[3][25].CLK
CLK => REG_File[3][26].CLK
CLK => REG_File[3][27].CLK
CLK => REG_File[3][28].CLK
CLK => REG_File[3][29].CLK
CLK => REG_File[3][30].CLK
CLK => REG_File[3][31].CLK
CLK => REG_File[4][0].CLK
CLK => REG_File[4][1].CLK
CLK => REG_File[4][2].CLK
CLK => REG_File[4][3].CLK
CLK => REG_File[4][4].CLK
CLK => REG_File[4][5].CLK
CLK => REG_File[4][6].CLK
CLK => REG_File[4][7].CLK
CLK => REG_File[4][8].CLK
CLK => REG_File[4][9].CLK
CLK => REG_File[4][10].CLK
CLK => REG_File[4][11].CLK
CLK => REG_File[4][12].CLK
CLK => REG_File[4][13].CLK
CLK => REG_File[4][14].CLK
CLK => REG_File[4][15].CLK
CLK => REG_File[4][16].CLK
CLK => REG_File[4][17].CLK
CLK => REG_File[4][18].CLK
CLK => REG_File[4][19].CLK
CLK => REG_File[4][20].CLK
CLK => REG_File[4][21].CLK
CLK => REG_File[4][22].CLK
CLK => REG_File[4][23].CLK
CLK => REG_File[4][24].CLK
CLK => REG_File[4][25].CLK
CLK => REG_File[4][26].CLK
CLK => REG_File[4][27].CLK
CLK => REG_File[4][28].CLK
CLK => REG_File[4][29].CLK
CLK => REG_File[4][30].CLK
CLK => REG_File[4][31].CLK
CLK => REG_File[5][0].CLK
CLK => REG_File[5][1].CLK
CLK => REG_File[5][2].CLK
CLK => REG_File[5][3].CLK
CLK => REG_File[5][4].CLK
CLK => REG_File[5][5].CLK
CLK => REG_File[5][6].CLK
CLK => REG_File[5][7].CLK
CLK => REG_File[5][8].CLK
CLK => REG_File[5][9].CLK
CLK => REG_File[5][10].CLK
CLK => REG_File[5][11].CLK
CLK => REG_File[5][12].CLK
CLK => REG_File[5][13].CLK
CLK => REG_File[5][14].CLK
CLK => REG_File[5][15].CLK
CLK => REG_File[5][16].CLK
CLK => REG_File[5][17].CLK
CLK => REG_File[5][18].CLK
CLK => REG_File[5][19].CLK
CLK => REG_File[5][20].CLK
CLK => REG_File[5][21].CLK
CLK => REG_File[5][22].CLK
CLK => REG_File[5][23].CLK
CLK => REG_File[5][24].CLK
CLK => REG_File[5][25].CLK
CLK => REG_File[5][26].CLK
CLK => REG_File[5][27].CLK
CLK => REG_File[5][28].CLK
CLK => REG_File[5][29].CLK
CLK => REG_File[5][30].CLK
CLK => REG_File[5][31].CLK
CLK => REG_File[6][0].CLK
CLK => REG_File[6][1].CLK
CLK => REG_File[6][2].CLK
CLK => REG_File[6][3].CLK
CLK => REG_File[6][4].CLK
CLK => REG_File[6][5].CLK
CLK => REG_File[6][6].CLK
CLK => REG_File[6][7].CLK
CLK => REG_File[6][8].CLK
CLK => REG_File[6][9].CLK
CLK => REG_File[6][10].CLK
CLK => REG_File[6][11].CLK
CLK => REG_File[6][12].CLK
CLK => REG_File[6][13].CLK
CLK => REG_File[6][14].CLK
CLK => REG_File[6][15].CLK
CLK => REG_File[6][16].CLK
CLK => REG_File[6][17].CLK
CLK => REG_File[6][18].CLK
CLK => REG_File[6][19].CLK
CLK => REG_File[6][20].CLK
CLK => REG_File[6][21].CLK
CLK => REG_File[6][22].CLK
CLK => REG_File[6][23].CLK
CLK => REG_File[6][24].CLK
CLK => REG_File[6][25].CLK
CLK => REG_File[6][26].CLK
CLK => REG_File[6][27].CLK
CLK => REG_File[6][28].CLK
CLK => REG_File[6][29].CLK
CLK => REG_File[6][30].CLK
CLK => REG_File[6][31].CLK
CLK => REG_File[7][0].CLK
CLK => REG_File[7][1].CLK
CLK => REG_File[7][2].CLK
CLK => REG_File[7][3].CLK
CLK => REG_File[7][4].CLK
CLK => REG_File[7][5].CLK
CLK => REG_File[7][6].CLK
CLK => REG_File[7][7].CLK
CLK => REG_File[7][8].CLK
CLK => REG_File[7][9].CLK
CLK => REG_File[7][10].CLK
CLK => REG_File[7][11].CLK
CLK => REG_File[7][12].CLK
CLK => REG_File[7][13].CLK
CLK => REG_File[7][14].CLK
CLK => REG_File[7][15].CLK
CLK => REG_File[7][16].CLK
CLK => REG_File[7][17].CLK
CLK => REG_File[7][18].CLK
CLK => REG_File[7][19].CLK
CLK => REG_File[7][20].CLK
CLK => REG_File[7][21].CLK
CLK => REG_File[7][22].CLK
CLK => REG_File[7][23].CLK
CLK => REG_File[7][24].CLK
CLK => REG_File[7][25].CLK
CLK => REG_File[7][26].CLK
CLK => REG_File[7][27].CLK
CLK => REG_File[7][28].CLK
CLK => REG_File[7][29].CLK
CLK => REG_File[7][30].CLK
CLK => REG_File[7][31].CLK
CLK => REG_File[8][0].CLK
CLK => REG_File[8][1].CLK
CLK => REG_File[8][2].CLK
CLK => REG_File[8][3].CLK
CLK => REG_File[8][4].CLK
CLK => REG_File[8][5].CLK
CLK => REG_File[8][6].CLK
CLK => REG_File[8][7].CLK
CLK => REG_File[8][8].CLK
CLK => REG_File[8][9].CLK
CLK => REG_File[8][10].CLK
CLK => REG_File[8][11].CLK
CLK => REG_File[8][12].CLK
CLK => REG_File[8][13].CLK
CLK => REG_File[8][14].CLK
CLK => REG_File[8][15].CLK
CLK => REG_File[8][16].CLK
CLK => REG_File[8][17].CLK
CLK => REG_File[8][18].CLK
CLK => REG_File[8][19].CLK
CLK => REG_File[8][20].CLK
CLK => REG_File[8][21].CLK
CLK => REG_File[8][22].CLK
CLK => REG_File[8][23].CLK
CLK => REG_File[8][24].CLK
CLK => REG_File[8][25].CLK
CLK => REG_File[8][26].CLK
CLK => REG_File[8][27].CLK
CLK => REG_File[8][28].CLK
CLK => REG_File[8][29].CLK
CLK => REG_File[8][30].CLK
CLK => REG_File[8][31].CLK
CLK => REG_File[9][0].CLK
CLK => REG_File[9][1].CLK
CLK => REG_File[9][2].CLK
CLK => REG_File[9][3].CLK
CLK => REG_File[9][4].CLK
CLK => REG_File[9][5].CLK
CLK => REG_File[9][6].CLK
CLK => REG_File[9][7].CLK
CLK => REG_File[9][8].CLK
CLK => REG_File[9][9].CLK
CLK => REG_File[9][10].CLK
CLK => REG_File[9][11].CLK
CLK => REG_File[9][12].CLK
CLK => REG_File[9][13].CLK
CLK => REG_File[9][14].CLK
CLK => REG_File[9][15].CLK
CLK => REG_File[9][16].CLK
CLK => REG_File[9][17].CLK
CLK => REG_File[9][18].CLK
CLK => REG_File[9][19].CLK
CLK => REG_File[9][20].CLK
CLK => REG_File[9][21].CLK
CLK => REG_File[9][22].CLK
CLK => REG_File[9][23].CLK
CLK => REG_File[9][24].CLK
CLK => REG_File[9][25].CLK
CLK => REG_File[9][26].CLK
CLK => REG_File[9][27].CLK
CLK => REG_File[9][28].CLK
CLK => REG_File[9][29].CLK
CLK => REG_File[9][30].CLK
CLK => REG_File[9][31].CLK
CLK => REG_File[10][0].CLK
CLK => REG_File[10][1].CLK
CLK => REG_File[10][2].CLK
CLK => REG_File[10][3].CLK
CLK => REG_File[10][4].CLK
CLK => REG_File[10][5].CLK
CLK => REG_File[10][6].CLK
CLK => REG_File[10][7].CLK
CLK => REG_File[10][8].CLK
CLK => REG_File[10][9].CLK
CLK => REG_File[10][10].CLK
CLK => REG_File[10][11].CLK
CLK => REG_File[10][12].CLK
CLK => REG_File[10][13].CLK
CLK => REG_File[10][14].CLK
CLK => REG_File[10][15].CLK
CLK => REG_File[10][16].CLK
CLK => REG_File[10][17].CLK
CLK => REG_File[10][18].CLK
CLK => REG_File[10][19].CLK
CLK => REG_File[10][20].CLK
CLK => REG_File[10][21].CLK
CLK => REG_File[10][22].CLK
CLK => REG_File[10][23].CLK
CLK => REG_File[10][24].CLK
CLK => REG_File[10][25].CLK
CLK => REG_File[10][26].CLK
CLK => REG_File[10][27].CLK
CLK => REG_File[10][28].CLK
CLK => REG_File[10][29].CLK
CLK => REG_File[10][30].CLK
CLK => REG_File[10][31].CLK
CLK => REG_File[11][0].CLK
CLK => REG_File[11][1].CLK
CLK => REG_File[11][2].CLK
CLK => REG_File[11][3].CLK
CLK => REG_File[11][4].CLK
CLK => REG_File[11][5].CLK
CLK => REG_File[11][6].CLK
CLK => REG_File[11][7].CLK
CLK => REG_File[11][8].CLK
CLK => REG_File[11][9].CLK
CLK => REG_File[11][10].CLK
CLK => REG_File[11][11].CLK
CLK => REG_File[11][12].CLK
CLK => REG_File[11][13].CLK
CLK => REG_File[11][14].CLK
CLK => REG_File[11][15].CLK
CLK => REG_File[11][16].CLK
CLK => REG_File[11][17].CLK
CLK => REG_File[11][18].CLK
CLK => REG_File[11][19].CLK
CLK => REG_File[11][20].CLK
CLK => REG_File[11][21].CLK
CLK => REG_File[11][22].CLK
CLK => REG_File[11][23].CLK
CLK => REG_File[11][24].CLK
CLK => REG_File[11][25].CLK
CLK => REG_File[11][26].CLK
CLK => REG_File[11][27].CLK
CLK => REG_File[11][28].CLK
CLK => REG_File[11][29].CLK
CLK => REG_File[11][30].CLK
CLK => REG_File[11][31].CLK
CLK => REG_File[12][0].CLK
CLK => REG_File[12][1].CLK
CLK => REG_File[12][2].CLK
CLK => REG_File[12][3].CLK
CLK => REG_File[12][4].CLK
CLK => REG_File[12][5].CLK
CLK => REG_File[12][6].CLK
CLK => REG_File[12][7].CLK
CLK => REG_File[12][8].CLK
CLK => REG_File[12][9].CLK
CLK => REG_File[12][10].CLK
CLK => REG_File[12][11].CLK
CLK => REG_File[12][12].CLK
CLK => REG_File[12][13].CLK
CLK => REG_File[12][14].CLK
CLK => REG_File[12][15].CLK
CLK => REG_File[12][16].CLK
CLK => REG_File[12][17].CLK
CLK => REG_File[12][18].CLK
CLK => REG_File[12][19].CLK
CLK => REG_File[12][20].CLK
CLK => REG_File[12][21].CLK
CLK => REG_File[12][22].CLK
CLK => REG_File[12][23].CLK
CLK => REG_File[12][24].CLK
CLK => REG_File[12][25].CLK
CLK => REG_File[12][26].CLK
CLK => REG_File[12][27].CLK
CLK => REG_File[12][28].CLK
CLK => REG_File[12][29].CLK
CLK => REG_File[12][30].CLK
CLK => REG_File[12][31].CLK
CLK => REG_File[13][0].CLK
CLK => REG_File[13][1].CLK
CLK => REG_File[13][2].CLK
CLK => REG_File[13][3].CLK
CLK => REG_File[13][4].CLK
CLK => REG_File[13][5].CLK
CLK => REG_File[13][6].CLK
CLK => REG_File[13][7].CLK
CLK => REG_File[13][8].CLK
CLK => REG_File[13][9].CLK
CLK => REG_File[13][10].CLK
CLK => REG_File[13][11].CLK
CLK => REG_File[13][12].CLK
CLK => REG_File[13][13].CLK
CLK => REG_File[13][14].CLK
CLK => REG_File[13][15].CLK
CLK => REG_File[13][16].CLK
CLK => REG_File[13][17].CLK
CLK => REG_File[13][18].CLK
CLK => REG_File[13][19].CLK
CLK => REG_File[13][20].CLK
CLK => REG_File[13][21].CLK
CLK => REG_File[13][22].CLK
CLK => REG_File[13][23].CLK
CLK => REG_File[13][24].CLK
CLK => REG_File[13][25].CLK
CLK => REG_File[13][26].CLK
CLK => REG_File[13][27].CLK
CLK => REG_File[13][28].CLK
CLK => REG_File[13][29].CLK
CLK => REG_File[13][30].CLK
CLK => REG_File[13][31].CLK
CLK => REG_File[14][0].CLK
CLK => REG_File[14][1].CLK
CLK => REG_File[14][2].CLK
CLK => REG_File[14][3].CLK
CLK => REG_File[14][4].CLK
CLK => REG_File[14][5].CLK
CLK => REG_File[14][6].CLK
CLK => REG_File[14][7].CLK
CLK => REG_File[14][8].CLK
CLK => REG_File[14][9].CLK
CLK => REG_File[14][10].CLK
CLK => REG_File[14][11].CLK
CLK => REG_File[14][12].CLK
CLK => REG_File[14][13].CLK
CLK => REG_File[14][14].CLK
CLK => REG_File[14][15].CLK
CLK => REG_File[14][16].CLK
CLK => REG_File[14][17].CLK
CLK => REG_File[14][18].CLK
CLK => REG_File[14][19].CLK
CLK => REG_File[14][20].CLK
CLK => REG_File[14][21].CLK
CLK => REG_File[14][22].CLK
CLK => REG_File[14][23].CLK
CLK => REG_File[14][24].CLK
CLK => REG_File[14][25].CLK
CLK => REG_File[14][26].CLK
CLK => REG_File[14][27].CLK
CLK => REG_File[14][28].CLK
CLK => REG_File[14][29].CLK
CLK => REG_File[14][30].CLK
CLK => REG_File[14][31].CLK
CLK => REG_File[15][0].CLK
CLK => REG_File[15][1].CLK
CLK => REG_File[15][2].CLK
CLK => REG_File[15][3].CLK
CLK => REG_File[15][4].CLK
CLK => REG_File[15][5].CLK
CLK => REG_File[15][6].CLK
CLK => REG_File[15][7].CLK
CLK => REG_File[15][8].CLK
CLK => REG_File[15][9].CLK
CLK => REG_File[15][10].CLK
CLK => REG_File[15][11].CLK
CLK => REG_File[15][12].CLK
CLK => REG_File[15][13].CLK
CLK => REG_File[15][14].CLK
CLK => REG_File[15][15].CLK
CLK => REG_File[15][16].CLK
CLK => REG_File[15][17].CLK
CLK => REG_File[15][18].CLK
CLK => REG_File[15][19].CLK
CLK => REG_File[15][20].CLK
CLK => REG_File[15][21].CLK
CLK => REG_File[15][22].CLK
CLK => REG_File[15][23].CLK
CLK => REG_File[15][24].CLK
CLK => REG_File[15][25].CLK
CLK => REG_File[15][26].CLK
CLK => REG_File[15][27].CLK
CLK => REG_File[15][28].CLK
CLK => REG_File[15][29].CLK
CLK => REG_File[15][30].CLK
CLK => REG_File[15][31].CLK
CLK => REG_File[16][0].CLK
CLK => REG_File[16][1].CLK
CLK => REG_File[16][2].CLK
CLK => REG_File[16][3].CLK
CLK => REG_File[16][4].CLK
CLK => REG_File[16][5].CLK
CLK => REG_File[16][6].CLK
CLK => REG_File[16][7].CLK
CLK => REG_File[16][8].CLK
CLK => REG_File[16][9].CLK
CLK => REG_File[16][10].CLK
CLK => REG_File[16][11].CLK
CLK => REG_File[16][12].CLK
CLK => REG_File[16][13].CLK
CLK => REG_File[16][14].CLK
CLK => REG_File[16][15].CLK
CLK => REG_File[16][16].CLK
CLK => REG_File[16][17].CLK
CLK => REG_File[16][18].CLK
CLK => REG_File[16][19].CLK
CLK => REG_File[16][20].CLK
CLK => REG_File[16][21].CLK
CLK => REG_File[16][22].CLK
CLK => REG_File[16][23].CLK
CLK => REG_File[16][24].CLK
CLK => REG_File[16][25].CLK
CLK => REG_File[16][26].CLK
CLK => REG_File[16][27].CLK
CLK => REG_File[16][28].CLK
CLK => REG_File[16][29].CLK
CLK => REG_File[16][30].CLK
CLK => REG_File[16][31].CLK
CLK => REG_File[17][0].CLK
CLK => REG_File[17][1].CLK
CLK => REG_File[17][2].CLK
CLK => REG_File[17][3].CLK
CLK => REG_File[17][4].CLK
CLK => REG_File[17][5].CLK
CLK => REG_File[17][6].CLK
CLK => REG_File[17][7].CLK
CLK => REG_File[17][8].CLK
CLK => REG_File[17][9].CLK
CLK => REG_File[17][10].CLK
CLK => REG_File[17][11].CLK
CLK => REG_File[17][12].CLK
CLK => REG_File[17][13].CLK
CLK => REG_File[17][14].CLK
CLK => REG_File[17][15].CLK
CLK => REG_File[17][16].CLK
CLK => REG_File[17][17].CLK
CLK => REG_File[17][18].CLK
CLK => REG_File[17][19].CLK
CLK => REG_File[17][20].CLK
CLK => REG_File[17][21].CLK
CLK => REG_File[17][22].CLK
CLK => REG_File[17][23].CLK
CLK => REG_File[17][24].CLK
CLK => REG_File[17][25].CLK
CLK => REG_File[17][26].CLK
CLK => REG_File[17][27].CLK
CLK => REG_File[17][28].CLK
CLK => REG_File[17][29].CLK
CLK => REG_File[17][30].CLK
CLK => REG_File[17][31].CLK
CLK => REG_File[18][0].CLK
CLK => REG_File[18][1].CLK
CLK => REG_File[18][2].CLK
CLK => REG_File[18][3].CLK
CLK => REG_File[18][4].CLK
CLK => REG_File[18][5].CLK
CLK => REG_File[18][6].CLK
CLK => REG_File[18][7].CLK
CLK => REG_File[18][8].CLK
CLK => REG_File[18][9].CLK
CLK => REG_File[18][10].CLK
CLK => REG_File[18][11].CLK
CLK => REG_File[18][12].CLK
CLK => REG_File[18][13].CLK
CLK => REG_File[18][14].CLK
CLK => REG_File[18][15].CLK
CLK => REG_File[18][16].CLK
CLK => REG_File[18][17].CLK
CLK => REG_File[18][18].CLK
CLK => REG_File[18][19].CLK
CLK => REG_File[18][20].CLK
CLK => REG_File[18][21].CLK
CLK => REG_File[18][22].CLK
CLK => REG_File[18][23].CLK
CLK => REG_File[18][24].CLK
CLK => REG_File[18][25].CLK
CLK => REG_File[18][26].CLK
CLK => REG_File[18][27].CLK
CLK => REG_File[18][28].CLK
CLK => REG_File[18][29].CLK
CLK => REG_File[18][30].CLK
CLK => REG_File[18][31].CLK
CLK => REG_File[19][0].CLK
CLK => REG_File[19][1].CLK
CLK => REG_File[19][2].CLK
CLK => REG_File[19][3].CLK
CLK => REG_File[19][4].CLK
CLK => REG_File[19][5].CLK
CLK => REG_File[19][6].CLK
CLK => REG_File[19][7].CLK
CLK => REG_File[19][8].CLK
CLK => REG_File[19][9].CLK
CLK => REG_File[19][10].CLK
CLK => REG_File[19][11].CLK
CLK => REG_File[19][12].CLK
CLK => REG_File[19][13].CLK
CLK => REG_File[19][14].CLK
CLK => REG_File[19][15].CLK
CLK => REG_File[19][16].CLK
CLK => REG_File[19][17].CLK
CLK => REG_File[19][18].CLK
CLK => REG_File[19][19].CLK
CLK => REG_File[19][20].CLK
CLK => REG_File[19][21].CLK
CLK => REG_File[19][22].CLK
CLK => REG_File[19][23].CLK
CLK => REG_File[19][24].CLK
CLK => REG_File[19][25].CLK
CLK => REG_File[19][26].CLK
CLK => REG_File[19][27].CLK
CLK => REG_File[19][28].CLK
CLK => REG_File[19][29].CLK
CLK => REG_File[19][30].CLK
CLK => REG_File[19][31].CLK
CLK => REG_File[20][0].CLK
CLK => REG_File[20][1].CLK
CLK => REG_File[20][2].CLK
CLK => REG_File[20][3].CLK
CLK => REG_File[20][4].CLK
CLK => REG_File[20][5].CLK
CLK => REG_File[20][6].CLK
CLK => REG_File[20][7].CLK
CLK => REG_File[20][8].CLK
CLK => REG_File[20][9].CLK
CLK => REG_File[20][10].CLK
CLK => REG_File[20][11].CLK
CLK => REG_File[20][12].CLK
CLK => REG_File[20][13].CLK
CLK => REG_File[20][14].CLK
CLK => REG_File[20][15].CLK
CLK => REG_File[20][16].CLK
CLK => REG_File[20][17].CLK
CLK => REG_File[20][18].CLK
CLK => REG_File[20][19].CLK
CLK => REG_File[20][20].CLK
CLK => REG_File[20][21].CLK
CLK => REG_File[20][22].CLK
CLK => REG_File[20][23].CLK
CLK => REG_File[20][24].CLK
CLK => REG_File[20][25].CLK
CLK => REG_File[20][26].CLK
CLK => REG_File[20][27].CLK
CLK => REG_File[20][28].CLK
CLK => REG_File[20][29].CLK
CLK => REG_File[20][30].CLK
CLK => REG_File[20][31].CLK
CLK => REG_File[21][0].CLK
CLK => REG_File[21][1].CLK
CLK => REG_File[21][2].CLK
CLK => REG_File[21][3].CLK
CLK => REG_File[21][4].CLK
CLK => REG_File[21][5].CLK
CLK => REG_File[21][6].CLK
CLK => REG_File[21][7].CLK
CLK => REG_File[21][8].CLK
CLK => REG_File[21][9].CLK
CLK => REG_File[21][10].CLK
CLK => REG_File[21][11].CLK
CLK => REG_File[21][12].CLK
CLK => REG_File[21][13].CLK
CLK => REG_File[21][14].CLK
CLK => REG_File[21][15].CLK
CLK => REG_File[21][16].CLK
CLK => REG_File[21][17].CLK
CLK => REG_File[21][18].CLK
CLK => REG_File[21][19].CLK
CLK => REG_File[21][20].CLK
CLK => REG_File[21][21].CLK
CLK => REG_File[21][22].CLK
CLK => REG_File[21][23].CLK
CLK => REG_File[21][24].CLK
CLK => REG_File[21][25].CLK
CLK => REG_File[21][26].CLK
CLK => REG_File[21][27].CLK
CLK => REG_File[21][28].CLK
CLK => REG_File[21][29].CLK
CLK => REG_File[21][30].CLK
CLK => REG_File[21][31].CLK
CLK => REG_File[22][0].CLK
CLK => REG_File[22][1].CLK
CLK => REG_File[22][2].CLK
CLK => REG_File[22][3].CLK
CLK => REG_File[22][4].CLK
CLK => REG_File[22][5].CLK
CLK => REG_File[22][6].CLK
CLK => REG_File[22][7].CLK
CLK => REG_File[22][8].CLK
CLK => REG_File[22][9].CLK
CLK => REG_File[22][10].CLK
CLK => REG_File[22][11].CLK
CLK => REG_File[22][12].CLK
CLK => REG_File[22][13].CLK
CLK => REG_File[22][14].CLK
CLK => REG_File[22][15].CLK
CLK => REG_File[22][16].CLK
CLK => REG_File[22][17].CLK
CLK => REG_File[22][18].CLK
CLK => REG_File[22][19].CLK
CLK => REG_File[22][20].CLK
CLK => REG_File[22][21].CLK
CLK => REG_File[22][22].CLK
CLK => REG_File[22][23].CLK
CLK => REG_File[22][24].CLK
CLK => REG_File[22][25].CLK
CLK => REG_File[22][26].CLK
CLK => REG_File[22][27].CLK
CLK => REG_File[22][28].CLK
CLK => REG_File[22][29].CLK
CLK => REG_File[22][30].CLK
CLK => REG_File[22][31].CLK
CLK => REG_File[23][0].CLK
CLK => REG_File[23][1].CLK
CLK => REG_File[23][2].CLK
CLK => REG_File[23][3].CLK
CLK => REG_File[23][4].CLK
CLK => REG_File[23][5].CLK
CLK => REG_File[23][6].CLK
CLK => REG_File[23][7].CLK
CLK => REG_File[23][8].CLK
CLK => REG_File[23][9].CLK
CLK => REG_File[23][10].CLK
CLK => REG_File[23][11].CLK
CLK => REG_File[23][12].CLK
CLK => REG_File[23][13].CLK
CLK => REG_File[23][14].CLK
CLK => REG_File[23][15].CLK
CLK => REG_File[23][16].CLK
CLK => REG_File[23][17].CLK
CLK => REG_File[23][18].CLK
CLK => REG_File[23][19].CLK
CLK => REG_File[23][20].CLK
CLK => REG_File[23][21].CLK
CLK => REG_File[23][22].CLK
CLK => REG_File[23][23].CLK
CLK => REG_File[23][24].CLK
CLK => REG_File[23][25].CLK
CLK => REG_File[23][26].CLK
CLK => REG_File[23][27].CLK
CLK => REG_File[23][28].CLK
CLK => REG_File[23][29].CLK
CLK => REG_File[23][30].CLK
CLK => REG_File[23][31].CLK
CLK => REG_File[24][0].CLK
CLK => REG_File[24][1].CLK
CLK => REG_File[24][2].CLK
CLK => REG_File[24][3].CLK
CLK => REG_File[24][4].CLK
CLK => REG_File[24][5].CLK
CLK => REG_File[24][6].CLK
CLK => REG_File[24][7].CLK
CLK => REG_File[24][8].CLK
CLK => REG_File[24][9].CLK
CLK => REG_File[24][10].CLK
CLK => REG_File[24][11].CLK
CLK => REG_File[24][12].CLK
CLK => REG_File[24][13].CLK
CLK => REG_File[24][14].CLK
CLK => REG_File[24][15].CLK
CLK => REG_File[24][16].CLK
CLK => REG_File[24][17].CLK
CLK => REG_File[24][18].CLK
CLK => REG_File[24][19].CLK
CLK => REG_File[24][20].CLK
CLK => REG_File[24][21].CLK
CLK => REG_File[24][22].CLK
CLK => REG_File[24][23].CLK
CLK => REG_File[24][24].CLK
CLK => REG_File[24][25].CLK
CLK => REG_File[24][26].CLK
CLK => REG_File[24][27].CLK
CLK => REG_File[24][28].CLK
CLK => REG_File[24][29].CLK
CLK => REG_File[24][30].CLK
CLK => REG_File[24][31].CLK
CLK => REG_File[25][0].CLK
CLK => REG_File[25][1].CLK
CLK => REG_File[25][2].CLK
CLK => REG_File[25][3].CLK
CLK => REG_File[25][4].CLK
CLK => REG_File[25][5].CLK
CLK => REG_File[25][6].CLK
CLK => REG_File[25][7].CLK
CLK => REG_File[25][8].CLK
CLK => REG_File[25][9].CLK
CLK => REG_File[25][10].CLK
CLK => REG_File[25][11].CLK
CLK => REG_File[25][12].CLK
CLK => REG_File[25][13].CLK
CLK => REG_File[25][14].CLK
CLK => REG_File[25][15].CLK
CLK => REG_File[25][16].CLK
CLK => REG_File[25][17].CLK
CLK => REG_File[25][18].CLK
CLK => REG_File[25][19].CLK
CLK => REG_File[25][20].CLK
CLK => REG_File[25][21].CLK
CLK => REG_File[25][22].CLK
CLK => REG_File[25][23].CLK
CLK => REG_File[25][24].CLK
CLK => REG_File[25][25].CLK
CLK => REG_File[25][26].CLK
CLK => REG_File[25][27].CLK
CLK => REG_File[25][28].CLK
CLK => REG_File[25][29].CLK
CLK => REG_File[25][30].CLK
CLK => REG_File[25][31].CLK
CLK => REG_File[26][0].CLK
CLK => REG_File[26][1].CLK
CLK => REG_File[26][2].CLK
CLK => REG_File[26][3].CLK
CLK => REG_File[26][4].CLK
CLK => REG_File[26][5].CLK
CLK => REG_File[26][6].CLK
CLK => REG_File[26][7].CLK
CLK => REG_File[26][8].CLK
CLK => REG_File[26][9].CLK
CLK => REG_File[26][10].CLK
CLK => REG_File[26][11].CLK
CLK => REG_File[26][12].CLK
CLK => REG_File[26][13].CLK
CLK => REG_File[26][14].CLK
CLK => REG_File[26][15].CLK
CLK => REG_File[26][16].CLK
CLK => REG_File[26][17].CLK
CLK => REG_File[26][18].CLK
CLK => REG_File[26][19].CLK
CLK => REG_File[26][20].CLK
CLK => REG_File[26][21].CLK
CLK => REG_File[26][22].CLK
CLK => REG_File[26][23].CLK
CLK => REG_File[26][24].CLK
CLK => REG_File[26][25].CLK
CLK => REG_File[26][26].CLK
CLK => REG_File[26][27].CLK
CLK => REG_File[26][28].CLK
CLK => REG_File[26][29].CLK
CLK => REG_File[26][30].CLK
CLK => REG_File[26][31].CLK
CLK => REG_File[27][0].CLK
CLK => REG_File[27][1].CLK
CLK => REG_File[27][2].CLK
CLK => REG_File[27][3].CLK
CLK => REG_File[27][4].CLK
CLK => REG_File[27][5].CLK
CLK => REG_File[27][6].CLK
CLK => REG_File[27][7].CLK
CLK => REG_File[27][8].CLK
CLK => REG_File[27][9].CLK
CLK => REG_File[27][10].CLK
CLK => REG_File[27][11].CLK
CLK => REG_File[27][12].CLK
CLK => REG_File[27][13].CLK
CLK => REG_File[27][14].CLK
CLK => REG_File[27][15].CLK
CLK => REG_File[27][16].CLK
CLK => REG_File[27][17].CLK
CLK => REG_File[27][18].CLK
CLK => REG_File[27][19].CLK
CLK => REG_File[27][20].CLK
CLK => REG_File[27][21].CLK
CLK => REG_File[27][22].CLK
CLK => REG_File[27][23].CLK
CLK => REG_File[27][24].CLK
CLK => REG_File[27][25].CLK
CLK => REG_File[27][26].CLK
CLK => REG_File[27][27].CLK
CLK => REG_File[27][28].CLK
CLK => REG_File[27][29].CLK
CLK => REG_File[27][30].CLK
CLK => REG_File[27][31].CLK
CLK => REG_File[28][0].CLK
CLK => REG_File[28][1].CLK
CLK => REG_File[28][2].CLK
CLK => REG_File[28][3].CLK
CLK => REG_File[28][4].CLK
CLK => REG_File[28][5].CLK
CLK => REG_File[28][6].CLK
CLK => REG_File[28][7].CLK
CLK => REG_File[28][8].CLK
CLK => REG_File[28][9].CLK
CLK => REG_File[28][10].CLK
CLK => REG_File[28][11].CLK
CLK => REG_File[28][12].CLK
CLK => REG_File[28][13].CLK
CLK => REG_File[28][14].CLK
CLK => REG_File[28][15].CLK
CLK => REG_File[28][16].CLK
CLK => REG_File[28][17].CLK
CLK => REG_File[28][18].CLK
CLK => REG_File[28][19].CLK
CLK => REG_File[28][20].CLK
CLK => REG_File[28][21].CLK
CLK => REG_File[28][22].CLK
CLK => REG_File[28][23].CLK
CLK => REG_File[28][24].CLK
CLK => REG_File[28][25].CLK
CLK => REG_File[28][26].CLK
CLK => REG_File[28][27].CLK
CLK => REG_File[28][28].CLK
CLK => REG_File[28][29].CLK
CLK => REG_File[28][30].CLK
CLK => REG_File[28][31].CLK
CLK => REG_File[29][0].CLK
CLK => REG_File[29][1].CLK
CLK => REG_File[29][2].CLK
CLK => REG_File[29][3].CLK
CLK => REG_File[29][4].CLK
CLK => REG_File[29][5].CLK
CLK => REG_File[29][6].CLK
CLK => REG_File[29][7].CLK
CLK => REG_File[29][8].CLK
CLK => REG_File[29][9].CLK
CLK => REG_File[29][10].CLK
CLK => REG_File[29][11].CLK
CLK => REG_File[29][12].CLK
CLK => REG_File[29][13].CLK
CLK => REG_File[29][14].CLK
CLK => REG_File[29][15].CLK
CLK => REG_File[29][16].CLK
CLK => REG_File[29][17].CLK
CLK => REG_File[29][18].CLK
CLK => REG_File[29][19].CLK
CLK => REG_File[29][20].CLK
CLK => REG_File[29][21].CLK
CLK => REG_File[29][22].CLK
CLK => REG_File[29][23].CLK
CLK => REG_File[29][24].CLK
CLK => REG_File[29][25].CLK
CLK => REG_File[29][26].CLK
CLK => REG_File[29][27].CLK
CLK => REG_File[29][28].CLK
CLK => REG_File[29][29].CLK
CLK => REG_File[29][30].CLK
CLK => REG_File[29][31].CLK
CLK => REG_File[30][0].CLK
CLK => REG_File[30][1].CLK
CLK => REG_File[30][2].CLK
CLK => REG_File[30][3].CLK
CLK => REG_File[30][4].CLK
CLK => REG_File[30][5].CLK
CLK => REG_File[30][6].CLK
CLK => REG_File[30][7].CLK
CLK => REG_File[30][8].CLK
CLK => REG_File[30][9].CLK
CLK => REG_File[30][10].CLK
CLK => REG_File[30][11].CLK
CLK => REG_File[30][12].CLK
CLK => REG_File[30][13].CLK
CLK => REG_File[30][14].CLK
CLK => REG_File[30][15].CLK
CLK => REG_File[30][16].CLK
CLK => REG_File[30][17].CLK
CLK => REG_File[30][18].CLK
CLK => REG_File[30][19].CLK
CLK => REG_File[30][20].CLK
CLK => REG_File[30][21].CLK
CLK => REG_File[30][22].CLK
CLK => REG_File[30][23].CLK
CLK => REG_File[30][24].CLK
CLK => REG_File[30][25].CLK
CLK => REG_File[30][26].CLK
CLK => REG_File[30][27].CLK
CLK => REG_File[30][28].CLK
CLK => REG_File[30][29].CLK
CLK => REG_File[30][30].CLK
CLK => REG_File[30][31].CLK
CLK => REG_File[31][0].CLK
CLK => REG_File[31][1].CLK
CLK => REG_File[31][2].CLK
CLK => REG_File[31][3].CLK
CLK => REG_File[31][4].CLK
CLK => REG_File[31][5].CLK
CLK => REG_File[31][6].CLK
CLK => REG_File[31][7].CLK
CLK => REG_File[31][8].CLK
CLK => REG_File[31][9].CLK
CLK => REG_File[31][10].CLK
CLK => REG_File[31][11].CLK
CLK => REG_File[31][12].CLK
CLK => REG_File[31][13].CLK
CLK => REG_File[31][14].CLK
CLK => REG_File[31][15].CLK
CLK => REG_File[31][16].CLK
CLK => REG_File[31][17].CLK
CLK => REG_File[31][18].CLK
CLK => REG_File[31][19].CLK
CLK => REG_File[31][20].CLK
CLK => REG_File[31][21].CLK
CLK => REG_File[31][22].CLK
CLK => REG_File[31][23].CLK
CLK => REG_File[31][24].CLK
CLK => REG_File[31][25].CLK
CLK => REG_File[31][26].CLK
CLK => REG_File[31][27].CLK
CLK => REG_File[31][28].CLK
CLK => REG_File[31][29].CLK
CLK => REG_File[31][30].CLK
CLK => REG_File[31][31].CLK
nrst => REG_File[0][0].ACLR
nrst => REG_File[0][1].ACLR
nrst => REG_File[0][2].ACLR
nrst => REG_File[0][3].ACLR
nrst => REG_File[0][4].ACLR
nrst => REG_File[0][5].ACLR
nrst => REG_File[0][6].ACLR
nrst => REG_File[0][7].ACLR
nrst => REG_File[0][8].ACLR
nrst => REG_File[0][9].ACLR
nrst => REG_File[0][10].ACLR
nrst => REG_File[0][11].ACLR
nrst => REG_File[0][12].ACLR
nrst => REG_File[0][13].ACLR
nrst => REG_File[0][14].ACLR
nrst => REG_File[0][15].ACLR
nrst => REG_File[0][16].ACLR
nrst => REG_File[0][17].ACLR
nrst => REG_File[0][18].ACLR
nrst => REG_File[0][19].ACLR
nrst => REG_File[0][20].ACLR
nrst => REG_File[0][21].ACLR
nrst => REG_File[0][22].ACLR
nrst => REG_File[0][23].ACLR
nrst => REG_File[0][24].ACLR
nrst => REG_File[0][25].ACLR
nrst => REG_File[0][26].ACLR
nrst => REG_File[0][27].ACLR
nrst => REG_File[0][28].ACLR
nrst => REG_File[0][29].ACLR
nrst => REG_File[0][30].ACLR
nrst => REG_File[0][31].ACLR
nrst => REG_File[1][0].ACLR
nrst => REG_File[1][1].ACLR
nrst => REG_File[1][2].ACLR
nrst => REG_File[1][3].ACLR
nrst => REG_File[1][4].ACLR
nrst => REG_File[1][5].ACLR
nrst => REG_File[1][6].ACLR
nrst => REG_File[1][7].ACLR
nrst => REG_File[1][8].ACLR
nrst => REG_File[1][9].ACLR
nrst => REG_File[1][10].ACLR
nrst => REG_File[1][11].ACLR
nrst => REG_File[1][12].ACLR
nrst => REG_File[1][13].ACLR
nrst => REG_File[1][14].ACLR
nrst => REG_File[1][15].ACLR
nrst => REG_File[1][16].ACLR
nrst => REG_File[1][17].ACLR
nrst => REG_File[1][18].ACLR
nrst => REG_File[1][19].ACLR
nrst => REG_File[1][20].ACLR
nrst => REG_File[1][21].ACLR
nrst => REG_File[1][22].ACLR
nrst => REG_File[1][23].ACLR
nrst => REG_File[1][24].ACLR
nrst => REG_File[1][25].ACLR
nrst => REG_File[1][26].ACLR
nrst => REG_File[1][27].ACLR
nrst => REG_File[1][28].ACLR
nrst => REG_File[1][29].ACLR
nrst => REG_File[1][30].ACLR
nrst => REG_File[1][31].ACLR
nrst => REG_File[2][0].ACLR
nrst => REG_File[2][1].ACLR
nrst => REG_File[2][2].ACLR
nrst => REG_File[2][3].ACLR
nrst => REG_File[2][4].ACLR
nrst => REG_File[2][5].ACLR
nrst => REG_File[2][6].ACLR
nrst => REG_File[2][7].ACLR
nrst => REG_File[2][8].ACLR
nrst => REG_File[2][9].ACLR
nrst => REG_File[2][10].ACLR
nrst => REG_File[2][11].ACLR
nrst => REG_File[2][12].ACLR
nrst => REG_File[2][13].ACLR
nrst => REG_File[2][14].ACLR
nrst => REG_File[2][15].ACLR
nrst => REG_File[2][16].ACLR
nrst => REG_File[2][17].ACLR
nrst => REG_File[2][18].ACLR
nrst => REG_File[2][19].ACLR
nrst => REG_File[2][20].ACLR
nrst => REG_File[2][21].ACLR
nrst => REG_File[2][22].ACLR
nrst => REG_File[2][23].ACLR
nrst => REG_File[2][24].ACLR
nrst => REG_File[2][25].ACLR
nrst => REG_File[2][26].ACLR
nrst => REG_File[2][27].ACLR
nrst => REG_File[2][28].ACLR
nrst => REG_File[2][29].ACLR
nrst => REG_File[2][30].ACLR
nrst => REG_File[2][31].ACLR
nrst => REG_File[3][0].ACLR
nrst => REG_File[3][1].ACLR
nrst => REG_File[3][2].ACLR
nrst => REG_File[3][3].ACLR
nrst => REG_File[3][4].ACLR
nrst => REG_File[3][5].ACLR
nrst => REG_File[3][6].ACLR
nrst => REG_File[3][7].ACLR
nrst => REG_File[3][8].ACLR
nrst => REG_File[3][9].ACLR
nrst => REG_File[3][10].ACLR
nrst => REG_File[3][11].ACLR
nrst => REG_File[3][12].ACLR
nrst => REG_File[3][13].ACLR
nrst => REG_File[3][14].ACLR
nrst => REG_File[3][15].ACLR
nrst => REG_File[3][16].ACLR
nrst => REG_File[3][17].ACLR
nrst => REG_File[3][18].ACLR
nrst => REG_File[3][19].ACLR
nrst => REG_File[3][20].ACLR
nrst => REG_File[3][21].ACLR
nrst => REG_File[3][22].ACLR
nrst => REG_File[3][23].ACLR
nrst => REG_File[3][24].ACLR
nrst => REG_File[3][25].ACLR
nrst => REG_File[3][26].ACLR
nrst => REG_File[3][27].ACLR
nrst => REG_File[3][28].ACLR
nrst => REG_File[3][29].ACLR
nrst => REG_File[3][30].ACLR
nrst => REG_File[3][31].ACLR
nrst => REG_File[4][0].ACLR
nrst => REG_File[4][1].ACLR
nrst => REG_File[4][2].ACLR
nrst => REG_File[4][3].ACLR
nrst => REG_File[4][4].ACLR
nrst => REG_File[4][5].ACLR
nrst => REG_File[4][6].ACLR
nrst => REG_File[4][7].ACLR
nrst => REG_File[4][8].ACLR
nrst => REG_File[4][9].ACLR
nrst => REG_File[4][10].ACLR
nrst => REG_File[4][11].ACLR
nrst => REG_File[4][12].ACLR
nrst => REG_File[4][13].ACLR
nrst => REG_File[4][14].ACLR
nrst => REG_File[4][15].ACLR
nrst => REG_File[4][16].ACLR
nrst => REG_File[4][17].ACLR
nrst => REG_File[4][18].ACLR
nrst => REG_File[4][19].ACLR
nrst => REG_File[4][20].ACLR
nrst => REG_File[4][21].ACLR
nrst => REG_File[4][22].ACLR
nrst => REG_File[4][23].ACLR
nrst => REG_File[4][24].ACLR
nrst => REG_File[4][25].ACLR
nrst => REG_File[4][26].ACLR
nrst => REG_File[4][27].ACLR
nrst => REG_File[4][28].ACLR
nrst => REG_File[4][29].ACLR
nrst => REG_File[4][30].ACLR
nrst => REG_File[4][31].ACLR
nrst => REG_File[5][0].ACLR
nrst => REG_File[5][1].ACLR
nrst => REG_File[5][2].ACLR
nrst => REG_File[5][3].ACLR
nrst => REG_File[5][4].ACLR
nrst => REG_File[5][5].ACLR
nrst => REG_File[5][6].ACLR
nrst => REG_File[5][7].ACLR
nrst => REG_File[5][8].ACLR
nrst => REG_File[5][9].ACLR
nrst => REG_File[5][10].ACLR
nrst => REG_File[5][11].ACLR
nrst => REG_File[5][12].ACLR
nrst => REG_File[5][13].ACLR
nrst => REG_File[5][14].ACLR
nrst => REG_File[5][15].ACLR
nrst => REG_File[5][16].ACLR
nrst => REG_File[5][17].ACLR
nrst => REG_File[5][18].ACLR
nrst => REG_File[5][19].ACLR
nrst => REG_File[5][20].ACLR
nrst => REG_File[5][21].ACLR
nrst => REG_File[5][22].ACLR
nrst => REG_File[5][23].ACLR
nrst => REG_File[5][24].ACLR
nrst => REG_File[5][25].ACLR
nrst => REG_File[5][26].ACLR
nrst => REG_File[5][27].ACLR
nrst => REG_File[5][28].ACLR
nrst => REG_File[5][29].ACLR
nrst => REG_File[5][30].ACLR
nrst => REG_File[5][31].ACLR
nrst => REG_File[6][0].ACLR
nrst => REG_File[6][1].ACLR
nrst => REG_File[6][2].ACLR
nrst => REG_File[6][3].ACLR
nrst => REG_File[6][4].ACLR
nrst => REG_File[6][5].ACLR
nrst => REG_File[6][6].ACLR
nrst => REG_File[6][7].ACLR
nrst => REG_File[6][8].ACLR
nrst => REG_File[6][9].ACLR
nrst => REG_File[6][10].ACLR
nrst => REG_File[6][11].ACLR
nrst => REG_File[6][12].ACLR
nrst => REG_File[6][13].ACLR
nrst => REG_File[6][14].ACLR
nrst => REG_File[6][15].ACLR
nrst => REG_File[6][16].ACLR
nrst => REG_File[6][17].ACLR
nrst => REG_File[6][18].ACLR
nrst => REG_File[6][19].ACLR
nrst => REG_File[6][20].ACLR
nrst => REG_File[6][21].ACLR
nrst => REG_File[6][22].ACLR
nrst => REG_File[6][23].ACLR
nrst => REG_File[6][24].ACLR
nrst => REG_File[6][25].ACLR
nrst => REG_File[6][26].ACLR
nrst => REG_File[6][27].ACLR
nrst => REG_File[6][28].ACLR
nrst => REG_File[6][29].ACLR
nrst => REG_File[6][30].ACLR
nrst => REG_File[6][31].ACLR
nrst => REG_File[7][0].ACLR
nrst => REG_File[7][1].ACLR
nrst => REG_File[7][2].ACLR
nrst => REG_File[7][3].ACLR
nrst => REG_File[7][4].ACLR
nrst => REG_File[7][5].ACLR
nrst => REG_File[7][6].ACLR
nrst => REG_File[7][7].ACLR
nrst => REG_File[7][8].ACLR
nrst => REG_File[7][9].ACLR
nrst => REG_File[7][10].ACLR
nrst => REG_File[7][11].ACLR
nrst => REG_File[7][12].ACLR
nrst => REG_File[7][13].ACLR
nrst => REG_File[7][14].ACLR
nrst => REG_File[7][15].ACLR
nrst => REG_File[7][16].ACLR
nrst => REG_File[7][17].ACLR
nrst => REG_File[7][18].ACLR
nrst => REG_File[7][19].ACLR
nrst => REG_File[7][20].ACLR
nrst => REG_File[7][21].ACLR
nrst => REG_File[7][22].ACLR
nrst => REG_File[7][23].ACLR
nrst => REG_File[7][24].ACLR
nrst => REG_File[7][25].ACLR
nrst => REG_File[7][26].ACLR
nrst => REG_File[7][27].ACLR
nrst => REG_File[7][28].ACLR
nrst => REG_File[7][29].ACLR
nrst => REG_File[7][30].ACLR
nrst => REG_File[7][31].ACLR
nrst => REG_File[8][0].ACLR
nrst => REG_File[8][1].ACLR
nrst => REG_File[8][2].ACLR
nrst => REG_File[8][3].ACLR
nrst => REG_File[8][4].ACLR
nrst => REG_File[8][5].ACLR
nrst => REG_File[8][6].ACLR
nrst => REG_File[8][7].ACLR
nrst => REG_File[8][8].ACLR
nrst => REG_File[8][9].ACLR
nrst => REG_File[8][10].ACLR
nrst => REG_File[8][11].ACLR
nrst => REG_File[8][12].ACLR
nrst => REG_File[8][13].ACLR
nrst => REG_File[8][14].ACLR
nrst => REG_File[8][15].ACLR
nrst => REG_File[8][16].ACLR
nrst => REG_File[8][17].ACLR
nrst => REG_File[8][18].ACLR
nrst => REG_File[8][19].ACLR
nrst => REG_File[8][20].ACLR
nrst => REG_File[8][21].ACLR
nrst => REG_File[8][22].ACLR
nrst => REG_File[8][23].ACLR
nrst => REG_File[8][24].ACLR
nrst => REG_File[8][25].ACLR
nrst => REG_File[8][26].ACLR
nrst => REG_File[8][27].ACLR
nrst => REG_File[8][28].ACLR
nrst => REG_File[8][29].ACLR
nrst => REG_File[8][30].ACLR
nrst => REG_File[8][31].ACLR
nrst => REG_File[9][0].ACLR
nrst => REG_File[9][1].ACLR
nrst => REG_File[9][2].ACLR
nrst => REG_File[9][3].ACLR
nrst => REG_File[9][4].ACLR
nrst => REG_File[9][5].ACLR
nrst => REG_File[9][6].ACLR
nrst => REG_File[9][7].ACLR
nrst => REG_File[9][8].ACLR
nrst => REG_File[9][9].ACLR
nrst => REG_File[9][10].ACLR
nrst => REG_File[9][11].ACLR
nrst => REG_File[9][12].ACLR
nrst => REG_File[9][13].ACLR
nrst => REG_File[9][14].ACLR
nrst => REG_File[9][15].ACLR
nrst => REG_File[9][16].ACLR
nrst => REG_File[9][17].ACLR
nrst => REG_File[9][18].ACLR
nrst => REG_File[9][19].ACLR
nrst => REG_File[9][20].ACLR
nrst => REG_File[9][21].ACLR
nrst => REG_File[9][22].ACLR
nrst => REG_File[9][23].ACLR
nrst => REG_File[9][24].ACLR
nrst => REG_File[9][25].ACLR
nrst => REG_File[9][26].ACLR
nrst => REG_File[9][27].ACLR
nrst => REG_File[9][28].ACLR
nrst => REG_File[9][29].ACLR
nrst => REG_File[9][30].ACLR
nrst => REG_File[9][31].ACLR
nrst => REG_File[10][0].ACLR
nrst => REG_File[10][1].ACLR
nrst => REG_File[10][2].ACLR
nrst => REG_File[10][3].ACLR
nrst => REG_File[10][4].ACLR
nrst => REG_File[10][5].ACLR
nrst => REG_File[10][6].ACLR
nrst => REG_File[10][7].ACLR
nrst => REG_File[10][8].ACLR
nrst => REG_File[10][9].ACLR
nrst => REG_File[10][10].ACLR
nrst => REG_File[10][11].ACLR
nrst => REG_File[10][12].ACLR
nrst => REG_File[10][13].ACLR
nrst => REG_File[10][14].ACLR
nrst => REG_File[10][15].ACLR
nrst => REG_File[10][16].ACLR
nrst => REG_File[10][17].ACLR
nrst => REG_File[10][18].ACLR
nrst => REG_File[10][19].ACLR
nrst => REG_File[10][20].ACLR
nrst => REG_File[10][21].ACLR
nrst => REG_File[10][22].ACLR
nrst => REG_File[10][23].ACLR
nrst => REG_File[10][24].ACLR
nrst => REG_File[10][25].ACLR
nrst => REG_File[10][26].ACLR
nrst => REG_File[10][27].ACLR
nrst => REG_File[10][28].ACLR
nrst => REG_File[10][29].ACLR
nrst => REG_File[10][30].ACLR
nrst => REG_File[10][31].ACLR
nrst => REG_File[11][0].ACLR
nrst => REG_File[11][1].ACLR
nrst => REG_File[11][2].ACLR
nrst => REG_File[11][3].ACLR
nrst => REG_File[11][4].ACLR
nrst => REG_File[11][5].ACLR
nrst => REG_File[11][6].ACLR
nrst => REG_File[11][7].ACLR
nrst => REG_File[11][8].ACLR
nrst => REG_File[11][9].ACLR
nrst => REG_File[11][10].ACLR
nrst => REG_File[11][11].ACLR
nrst => REG_File[11][12].ACLR
nrst => REG_File[11][13].ACLR
nrst => REG_File[11][14].ACLR
nrst => REG_File[11][15].ACLR
nrst => REG_File[11][16].ACLR
nrst => REG_File[11][17].ACLR
nrst => REG_File[11][18].ACLR
nrst => REG_File[11][19].ACLR
nrst => REG_File[11][20].ACLR
nrst => REG_File[11][21].ACLR
nrst => REG_File[11][22].ACLR
nrst => REG_File[11][23].ACLR
nrst => REG_File[11][24].ACLR
nrst => REG_File[11][25].ACLR
nrst => REG_File[11][26].ACLR
nrst => REG_File[11][27].ACLR
nrst => REG_File[11][28].ACLR
nrst => REG_File[11][29].ACLR
nrst => REG_File[11][30].ACLR
nrst => REG_File[11][31].ACLR
nrst => REG_File[12][0].ACLR
nrst => REG_File[12][1].ACLR
nrst => REG_File[12][2].ACLR
nrst => REG_File[12][3].ACLR
nrst => REG_File[12][4].ACLR
nrst => REG_File[12][5].ACLR
nrst => REG_File[12][6].ACLR
nrst => REG_File[12][7].ACLR
nrst => REG_File[12][8].ACLR
nrst => REG_File[12][9].ACLR
nrst => REG_File[12][10].ACLR
nrst => REG_File[12][11].ACLR
nrst => REG_File[12][12].ACLR
nrst => REG_File[12][13].ACLR
nrst => REG_File[12][14].ACLR
nrst => REG_File[12][15].ACLR
nrst => REG_File[12][16].ACLR
nrst => REG_File[12][17].ACLR
nrst => REG_File[12][18].ACLR
nrst => REG_File[12][19].ACLR
nrst => REG_File[12][20].ACLR
nrst => REG_File[12][21].ACLR
nrst => REG_File[12][22].ACLR
nrst => REG_File[12][23].ACLR
nrst => REG_File[12][24].ACLR
nrst => REG_File[12][25].ACLR
nrst => REG_File[12][26].ACLR
nrst => REG_File[12][27].ACLR
nrst => REG_File[12][28].ACLR
nrst => REG_File[12][29].ACLR
nrst => REG_File[12][30].ACLR
nrst => REG_File[12][31].ACLR
nrst => REG_File[13][0].ACLR
nrst => REG_File[13][1].ACLR
nrst => REG_File[13][2].ACLR
nrst => REG_File[13][3].ACLR
nrst => REG_File[13][4].ACLR
nrst => REG_File[13][5].ACLR
nrst => REG_File[13][6].ACLR
nrst => REG_File[13][7].ACLR
nrst => REG_File[13][8].ACLR
nrst => REG_File[13][9].ACLR
nrst => REG_File[13][10].ACLR
nrst => REG_File[13][11].ACLR
nrst => REG_File[13][12].ACLR
nrst => REG_File[13][13].ACLR
nrst => REG_File[13][14].ACLR
nrst => REG_File[13][15].ACLR
nrst => REG_File[13][16].ACLR
nrst => REG_File[13][17].ACLR
nrst => REG_File[13][18].ACLR
nrst => REG_File[13][19].ACLR
nrst => REG_File[13][20].ACLR
nrst => REG_File[13][21].ACLR
nrst => REG_File[13][22].ACLR
nrst => REG_File[13][23].ACLR
nrst => REG_File[13][24].ACLR
nrst => REG_File[13][25].ACLR
nrst => REG_File[13][26].ACLR
nrst => REG_File[13][27].ACLR
nrst => REG_File[13][28].ACLR
nrst => REG_File[13][29].ACLR
nrst => REG_File[13][30].ACLR
nrst => REG_File[13][31].ACLR
nrst => REG_File[14][0].ACLR
nrst => REG_File[14][1].ACLR
nrst => REG_File[14][2].ACLR
nrst => REG_File[14][3].ACLR
nrst => REG_File[14][4].ACLR
nrst => REG_File[14][5].ACLR
nrst => REG_File[14][6].ACLR
nrst => REG_File[14][7].ACLR
nrst => REG_File[14][8].ACLR
nrst => REG_File[14][9].ACLR
nrst => REG_File[14][10].ACLR
nrst => REG_File[14][11].ACLR
nrst => REG_File[14][12].ACLR
nrst => REG_File[14][13].ACLR
nrst => REG_File[14][14].ACLR
nrst => REG_File[14][15].ACLR
nrst => REG_File[14][16].ACLR
nrst => REG_File[14][17].ACLR
nrst => REG_File[14][18].ACLR
nrst => REG_File[14][19].ACLR
nrst => REG_File[14][20].ACLR
nrst => REG_File[14][21].ACLR
nrst => REG_File[14][22].ACLR
nrst => REG_File[14][23].ACLR
nrst => REG_File[14][24].ACLR
nrst => REG_File[14][25].ACLR
nrst => REG_File[14][26].ACLR
nrst => REG_File[14][27].ACLR
nrst => REG_File[14][28].ACLR
nrst => REG_File[14][29].ACLR
nrst => REG_File[14][30].ACLR
nrst => REG_File[14][31].ACLR
nrst => REG_File[15][0].ACLR
nrst => REG_File[15][1].ACLR
nrst => REG_File[15][2].ACLR
nrst => REG_File[15][3].ACLR
nrst => REG_File[15][4].ACLR
nrst => REG_File[15][5].ACLR
nrst => REG_File[15][6].ACLR
nrst => REG_File[15][7].ACLR
nrst => REG_File[15][8].ACLR
nrst => REG_File[15][9].ACLR
nrst => REG_File[15][10].ACLR
nrst => REG_File[15][11].ACLR
nrst => REG_File[15][12].ACLR
nrst => REG_File[15][13].ACLR
nrst => REG_File[15][14].ACLR
nrst => REG_File[15][15].ACLR
nrst => REG_File[15][16].ACLR
nrst => REG_File[15][17].ACLR
nrst => REG_File[15][18].ACLR
nrst => REG_File[15][19].ACLR
nrst => REG_File[15][20].ACLR
nrst => REG_File[15][21].ACLR
nrst => REG_File[15][22].ACLR
nrst => REG_File[15][23].ACLR
nrst => REG_File[15][24].ACLR
nrst => REG_File[15][25].ACLR
nrst => REG_File[15][26].ACLR
nrst => REG_File[15][27].ACLR
nrst => REG_File[15][28].ACLR
nrst => REG_File[15][29].ACLR
nrst => REG_File[15][30].ACLR
nrst => REG_File[15][31].ACLR
nrst => REG_File[16][0].ACLR
nrst => REG_File[16][1].ACLR
nrst => REG_File[16][2].ACLR
nrst => REG_File[16][3].ACLR
nrst => REG_File[16][4].ACLR
nrst => REG_File[16][5].ACLR
nrst => REG_File[16][6].ACLR
nrst => REG_File[16][7].ACLR
nrst => REG_File[16][8].ACLR
nrst => REG_File[16][9].ACLR
nrst => REG_File[16][10].ACLR
nrst => REG_File[16][11].ACLR
nrst => REG_File[16][12].ACLR
nrst => REG_File[16][13].ACLR
nrst => REG_File[16][14].ACLR
nrst => REG_File[16][15].ACLR
nrst => REG_File[16][16].ACLR
nrst => REG_File[16][17].ACLR
nrst => REG_File[16][18].ACLR
nrst => REG_File[16][19].ACLR
nrst => REG_File[16][20].ACLR
nrst => REG_File[16][21].ACLR
nrst => REG_File[16][22].ACLR
nrst => REG_File[16][23].ACLR
nrst => REG_File[16][24].ACLR
nrst => REG_File[16][25].ACLR
nrst => REG_File[16][26].ACLR
nrst => REG_File[16][27].ACLR
nrst => REG_File[16][28].ACLR
nrst => REG_File[16][29].ACLR
nrst => REG_File[16][30].ACLR
nrst => REG_File[16][31].ACLR
nrst => REG_File[17][0].ACLR
nrst => REG_File[17][1].ACLR
nrst => REG_File[17][2].ACLR
nrst => REG_File[17][3].ACLR
nrst => REG_File[17][4].ACLR
nrst => REG_File[17][5].ACLR
nrst => REG_File[17][6].ACLR
nrst => REG_File[17][7].ACLR
nrst => REG_File[17][8].ACLR
nrst => REG_File[17][9].ACLR
nrst => REG_File[17][10].ACLR
nrst => REG_File[17][11].ACLR
nrst => REG_File[17][12].ACLR
nrst => REG_File[17][13].ACLR
nrst => REG_File[17][14].ACLR
nrst => REG_File[17][15].ACLR
nrst => REG_File[17][16].ACLR
nrst => REG_File[17][17].ACLR
nrst => REG_File[17][18].ACLR
nrst => REG_File[17][19].ACLR
nrst => REG_File[17][20].ACLR
nrst => REG_File[17][21].ACLR
nrst => REG_File[17][22].ACLR
nrst => REG_File[17][23].ACLR
nrst => REG_File[17][24].ACLR
nrst => REG_File[17][25].ACLR
nrst => REG_File[17][26].ACLR
nrst => REG_File[17][27].ACLR
nrst => REG_File[17][28].ACLR
nrst => REG_File[17][29].ACLR
nrst => REG_File[17][30].ACLR
nrst => REG_File[17][31].ACLR
nrst => REG_File[18][0].ACLR
nrst => REG_File[18][1].ACLR
nrst => REG_File[18][2].ACLR
nrst => REG_File[18][3].ACLR
nrst => REG_File[18][4].ACLR
nrst => REG_File[18][5].ACLR
nrst => REG_File[18][6].ACLR
nrst => REG_File[18][7].ACLR
nrst => REG_File[18][8].ACLR
nrst => REG_File[18][9].ACLR
nrst => REG_File[18][10].ACLR
nrst => REG_File[18][11].ACLR
nrst => REG_File[18][12].ACLR
nrst => REG_File[18][13].ACLR
nrst => REG_File[18][14].ACLR
nrst => REG_File[18][15].ACLR
nrst => REG_File[18][16].ACLR
nrst => REG_File[18][17].ACLR
nrst => REG_File[18][18].ACLR
nrst => REG_File[18][19].ACLR
nrst => REG_File[18][20].ACLR
nrst => REG_File[18][21].ACLR
nrst => REG_File[18][22].ACLR
nrst => REG_File[18][23].ACLR
nrst => REG_File[18][24].ACLR
nrst => REG_File[18][25].ACLR
nrst => REG_File[18][26].ACLR
nrst => REG_File[18][27].ACLR
nrst => REG_File[18][28].ACLR
nrst => REG_File[18][29].ACLR
nrst => REG_File[18][30].ACLR
nrst => REG_File[18][31].ACLR
nrst => REG_File[19][0].ACLR
nrst => REG_File[19][1].ACLR
nrst => REG_File[19][2].ACLR
nrst => REG_File[19][3].ACLR
nrst => REG_File[19][4].ACLR
nrst => REG_File[19][5].ACLR
nrst => REG_File[19][6].ACLR
nrst => REG_File[19][7].ACLR
nrst => REG_File[19][8].ACLR
nrst => REG_File[19][9].ACLR
nrst => REG_File[19][10].ACLR
nrst => REG_File[19][11].ACLR
nrst => REG_File[19][12].ACLR
nrst => REG_File[19][13].ACLR
nrst => REG_File[19][14].ACLR
nrst => REG_File[19][15].ACLR
nrst => REG_File[19][16].ACLR
nrst => REG_File[19][17].ACLR
nrst => REG_File[19][18].ACLR
nrst => REG_File[19][19].ACLR
nrst => REG_File[19][20].ACLR
nrst => REG_File[19][21].ACLR
nrst => REG_File[19][22].ACLR
nrst => REG_File[19][23].ACLR
nrst => REG_File[19][24].ACLR
nrst => REG_File[19][25].ACLR
nrst => REG_File[19][26].ACLR
nrst => REG_File[19][27].ACLR
nrst => REG_File[19][28].ACLR
nrst => REG_File[19][29].ACLR
nrst => REG_File[19][30].ACLR
nrst => REG_File[19][31].ACLR
nrst => REG_File[20][0].ACLR
nrst => REG_File[20][1].ACLR
nrst => REG_File[20][2].ACLR
nrst => REG_File[20][3].ACLR
nrst => REG_File[20][4].ACLR
nrst => REG_File[20][5].ACLR
nrst => REG_File[20][6].ACLR
nrst => REG_File[20][7].ACLR
nrst => REG_File[20][8].ACLR
nrst => REG_File[20][9].ACLR
nrst => REG_File[20][10].ACLR
nrst => REG_File[20][11].ACLR
nrst => REG_File[20][12].ACLR
nrst => REG_File[20][13].ACLR
nrst => REG_File[20][14].ACLR
nrst => REG_File[20][15].ACLR
nrst => REG_File[20][16].ACLR
nrst => REG_File[20][17].ACLR
nrst => REG_File[20][18].ACLR
nrst => REG_File[20][19].ACLR
nrst => REG_File[20][20].ACLR
nrst => REG_File[20][21].ACLR
nrst => REG_File[20][22].ACLR
nrst => REG_File[20][23].ACLR
nrst => REG_File[20][24].ACLR
nrst => REG_File[20][25].ACLR
nrst => REG_File[20][26].ACLR
nrst => REG_File[20][27].ACLR
nrst => REG_File[20][28].ACLR
nrst => REG_File[20][29].ACLR
nrst => REG_File[20][30].ACLR
nrst => REG_File[20][31].ACLR
nrst => REG_File[21][0].ACLR
nrst => REG_File[21][1].ACLR
nrst => REG_File[21][2].ACLR
nrst => REG_File[21][3].ACLR
nrst => REG_File[21][4].ACLR
nrst => REG_File[21][5].ACLR
nrst => REG_File[21][6].ACLR
nrst => REG_File[21][7].ACLR
nrst => REG_File[21][8].ACLR
nrst => REG_File[21][9].ACLR
nrst => REG_File[21][10].ACLR
nrst => REG_File[21][11].ACLR
nrst => REG_File[21][12].ACLR
nrst => REG_File[21][13].ACLR
nrst => REG_File[21][14].ACLR
nrst => REG_File[21][15].ACLR
nrst => REG_File[21][16].ACLR
nrst => REG_File[21][17].ACLR
nrst => REG_File[21][18].ACLR
nrst => REG_File[21][19].ACLR
nrst => REG_File[21][20].ACLR
nrst => REG_File[21][21].ACLR
nrst => REG_File[21][22].ACLR
nrst => REG_File[21][23].ACLR
nrst => REG_File[21][24].ACLR
nrst => REG_File[21][25].ACLR
nrst => REG_File[21][26].ACLR
nrst => REG_File[21][27].ACLR
nrst => REG_File[21][28].ACLR
nrst => REG_File[21][29].ACLR
nrst => REG_File[21][30].ACLR
nrst => REG_File[21][31].ACLR
nrst => REG_File[22][0].ACLR
nrst => REG_File[22][1].ACLR
nrst => REG_File[22][2].ACLR
nrst => REG_File[22][3].ACLR
nrst => REG_File[22][4].ACLR
nrst => REG_File[22][5].ACLR
nrst => REG_File[22][6].ACLR
nrst => REG_File[22][7].ACLR
nrst => REG_File[22][8].ACLR
nrst => REG_File[22][9].ACLR
nrst => REG_File[22][10].ACLR
nrst => REG_File[22][11].ACLR
nrst => REG_File[22][12].ACLR
nrst => REG_File[22][13].ACLR
nrst => REG_File[22][14].ACLR
nrst => REG_File[22][15].ACLR
nrst => REG_File[22][16].ACLR
nrst => REG_File[22][17].ACLR
nrst => REG_File[22][18].ACLR
nrst => REG_File[22][19].ACLR
nrst => REG_File[22][20].ACLR
nrst => REG_File[22][21].ACLR
nrst => REG_File[22][22].ACLR
nrst => REG_File[22][23].ACLR
nrst => REG_File[22][24].ACLR
nrst => REG_File[22][25].ACLR
nrst => REG_File[22][26].ACLR
nrst => REG_File[22][27].ACLR
nrst => REG_File[22][28].ACLR
nrst => REG_File[22][29].ACLR
nrst => REG_File[22][30].ACLR
nrst => REG_File[22][31].ACLR
nrst => REG_File[23][0].ACLR
nrst => REG_File[23][1].ACLR
nrst => REG_File[23][2].ACLR
nrst => REG_File[23][3].ACLR
nrst => REG_File[23][4].ACLR
nrst => REG_File[23][5].ACLR
nrst => REG_File[23][6].ACLR
nrst => REG_File[23][7].ACLR
nrst => REG_File[23][8].ACLR
nrst => REG_File[23][9].ACLR
nrst => REG_File[23][10].ACLR
nrst => REG_File[23][11].ACLR
nrst => REG_File[23][12].ACLR
nrst => REG_File[23][13].ACLR
nrst => REG_File[23][14].ACLR
nrst => REG_File[23][15].ACLR
nrst => REG_File[23][16].ACLR
nrst => REG_File[23][17].ACLR
nrst => REG_File[23][18].ACLR
nrst => REG_File[23][19].ACLR
nrst => REG_File[23][20].ACLR
nrst => REG_File[23][21].ACLR
nrst => REG_File[23][22].ACLR
nrst => REG_File[23][23].ACLR
nrst => REG_File[23][24].ACLR
nrst => REG_File[23][25].ACLR
nrst => REG_File[23][26].ACLR
nrst => REG_File[23][27].ACLR
nrst => REG_File[23][28].ACLR
nrst => REG_File[23][29].ACLR
nrst => REG_File[23][30].ACLR
nrst => REG_File[23][31].ACLR
nrst => REG_File[24][0].ACLR
nrst => REG_File[24][1].ACLR
nrst => REG_File[24][2].ACLR
nrst => REG_File[24][3].ACLR
nrst => REG_File[24][4].ACLR
nrst => REG_File[24][5].ACLR
nrst => REG_File[24][6].ACLR
nrst => REG_File[24][7].ACLR
nrst => REG_File[24][8].ACLR
nrst => REG_File[24][9].ACLR
nrst => REG_File[24][10].ACLR
nrst => REG_File[24][11].ACLR
nrst => REG_File[24][12].ACLR
nrst => REG_File[24][13].ACLR
nrst => REG_File[24][14].ACLR
nrst => REG_File[24][15].ACLR
nrst => REG_File[24][16].ACLR
nrst => REG_File[24][17].ACLR
nrst => REG_File[24][18].ACLR
nrst => REG_File[24][19].ACLR
nrst => REG_File[24][20].ACLR
nrst => REG_File[24][21].ACLR
nrst => REG_File[24][22].ACLR
nrst => REG_File[24][23].ACLR
nrst => REG_File[24][24].ACLR
nrst => REG_File[24][25].ACLR
nrst => REG_File[24][26].ACLR
nrst => REG_File[24][27].ACLR
nrst => REG_File[24][28].ACLR
nrst => REG_File[24][29].ACLR
nrst => REG_File[24][30].ACLR
nrst => REG_File[24][31].ACLR
nrst => REG_File[25][0].ACLR
nrst => REG_File[25][1].ACLR
nrst => REG_File[25][2].ACLR
nrst => REG_File[25][3].ACLR
nrst => REG_File[25][4].ACLR
nrst => REG_File[25][5].ACLR
nrst => REG_File[25][6].ACLR
nrst => REG_File[25][7].ACLR
nrst => REG_File[25][8].ACLR
nrst => REG_File[25][9].ACLR
nrst => REG_File[25][10].ACLR
nrst => REG_File[25][11].ACLR
nrst => REG_File[25][12].ACLR
nrst => REG_File[25][13].ACLR
nrst => REG_File[25][14].ACLR
nrst => REG_File[25][15].ACLR
nrst => REG_File[25][16].ACLR
nrst => REG_File[25][17].ACLR
nrst => REG_File[25][18].ACLR
nrst => REG_File[25][19].ACLR
nrst => REG_File[25][20].ACLR
nrst => REG_File[25][21].ACLR
nrst => REG_File[25][22].ACLR
nrst => REG_File[25][23].ACLR
nrst => REG_File[25][24].ACLR
nrst => REG_File[25][25].ACLR
nrst => REG_File[25][26].ACLR
nrst => REG_File[25][27].ACLR
nrst => REG_File[25][28].ACLR
nrst => REG_File[25][29].ACLR
nrst => REG_File[25][30].ACLR
nrst => REG_File[25][31].ACLR
nrst => REG_File[26][0].ACLR
nrst => REG_File[26][1].ACLR
nrst => REG_File[26][2].ACLR
nrst => REG_File[26][3].ACLR
nrst => REG_File[26][4].ACLR
nrst => REG_File[26][5].ACLR
nrst => REG_File[26][6].ACLR
nrst => REG_File[26][7].ACLR
nrst => REG_File[26][8].ACLR
nrst => REG_File[26][9].ACLR
nrst => REG_File[26][10].ACLR
nrst => REG_File[26][11].ACLR
nrst => REG_File[26][12].ACLR
nrst => REG_File[26][13].ACLR
nrst => REG_File[26][14].ACLR
nrst => REG_File[26][15].ACLR
nrst => REG_File[26][16].ACLR
nrst => REG_File[26][17].ACLR
nrst => REG_File[26][18].ACLR
nrst => REG_File[26][19].ACLR
nrst => REG_File[26][20].ACLR
nrst => REG_File[26][21].ACLR
nrst => REG_File[26][22].ACLR
nrst => REG_File[26][23].ACLR
nrst => REG_File[26][24].ACLR
nrst => REG_File[26][25].ACLR
nrst => REG_File[26][26].ACLR
nrst => REG_File[26][27].ACLR
nrst => REG_File[26][28].ACLR
nrst => REG_File[26][29].ACLR
nrst => REG_File[26][30].ACLR
nrst => REG_File[26][31].ACLR
nrst => REG_File[27][0].ACLR
nrst => REG_File[27][1].ACLR
nrst => REG_File[27][2].ACLR
nrst => REG_File[27][3].ACLR
nrst => REG_File[27][4].ACLR
nrst => REG_File[27][5].ACLR
nrst => REG_File[27][6].ACLR
nrst => REG_File[27][7].ACLR
nrst => REG_File[27][8].ACLR
nrst => REG_File[27][9].ACLR
nrst => REG_File[27][10].ACLR
nrst => REG_File[27][11].ACLR
nrst => REG_File[27][12].ACLR
nrst => REG_File[27][13].ACLR
nrst => REG_File[27][14].ACLR
nrst => REG_File[27][15].ACLR
nrst => REG_File[27][16].ACLR
nrst => REG_File[27][17].ACLR
nrst => REG_File[27][18].ACLR
nrst => REG_File[27][19].ACLR
nrst => REG_File[27][20].ACLR
nrst => REG_File[27][21].ACLR
nrst => REG_File[27][22].ACLR
nrst => REG_File[27][23].ACLR
nrst => REG_File[27][24].ACLR
nrst => REG_File[27][25].ACLR
nrst => REG_File[27][26].ACLR
nrst => REG_File[27][27].ACLR
nrst => REG_File[27][28].ACLR
nrst => REG_File[27][29].ACLR
nrst => REG_File[27][30].ACLR
nrst => REG_File[27][31].ACLR
nrst => REG_File[28][0].ACLR
nrst => REG_File[28][1].ACLR
nrst => REG_File[28][2].ACLR
nrst => REG_File[28][3].ACLR
nrst => REG_File[28][4].ACLR
nrst => REG_File[28][5].ACLR
nrst => REG_File[28][6].ACLR
nrst => REG_File[28][7].ACLR
nrst => REG_File[28][8].ACLR
nrst => REG_File[28][9].ACLR
nrst => REG_File[28][10].ACLR
nrst => REG_File[28][11].ACLR
nrst => REG_File[28][12].ACLR
nrst => REG_File[28][13].ACLR
nrst => REG_File[28][14].ACLR
nrst => REG_File[28][15].ACLR
nrst => REG_File[28][16].ACLR
nrst => REG_File[28][17].ACLR
nrst => REG_File[28][18].ACLR
nrst => REG_File[28][19].ACLR
nrst => REG_File[28][20].ACLR
nrst => REG_File[28][21].ACLR
nrst => REG_File[28][22].ACLR
nrst => REG_File[28][23].ACLR
nrst => REG_File[28][24].ACLR
nrst => REG_File[28][25].ACLR
nrst => REG_File[28][26].ACLR
nrst => REG_File[28][27].ACLR
nrst => REG_File[28][28].ACLR
nrst => REG_File[28][29].ACLR
nrst => REG_File[28][30].ACLR
nrst => REG_File[28][31].ACLR
nrst => REG_File[29][0].ACLR
nrst => REG_File[29][1].ACLR
nrst => REG_File[29][2].ACLR
nrst => REG_File[29][3].ACLR
nrst => REG_File[29][4].ACLR
nrst => REG_File[29][5].ACLR
nrst => REG_File[29][6].ACLR
nrst => REG_File[29][7].ACLR
nrst => REG_File[29][8].ACLR
nrst => REG_File[29][9].ACLR
nrst => REG_File[29][10].ACLR
nrst => REG_File[29][11].ACLR
nrst => REG_File[29][12].ACLR
nrst => REG_File[29][13].ACLR
nrst => REG_File[29][14].ACLR
nrst => REG_File[29][15].ACLR
nrst => REG_File[29][16].ACLR
nrst => REG_File[29][17].ACLR
nrst => REG_File[29][18].ACLR
nrst => REG_File[29][19].ACLR
nrst => REG_File[29][20].ACLR
nrst => REG_File[29][21].ACLR
nrst => REG_File[29][22].ACLR
nrst => REG_File[29][23].ACLR
nrst => REG_File[29][24].ACLR
nrst => REG_File[29][25].ACLR
nrst => REG_File[29][26].ACLR
nrst => REG_File[29][27].ACLR
nrst => REG_File[29][28].ACLR
nrst => REG_File[29][29].ACLR
nrst => REG_File[29][30].ACLR
nrst => REG_File[29][31].ACLR
nrst => REG_File[30][0].ACLR
nrst => REG_File[30][1].ACLR
nrst => REG_File[30][2].ACLR
nrst => REG_File[30][3].ACLR
nrst => REG_File[30][4].ACLR
nrst => REG_File[30][5].ACLR
nrst => REG_File[30][6].ACLR
nrst => REG_File[30][7].ACLR
nrst => REG_File[30][8].ACLR
nrst => REG_File[30][9].ACLR
nrst => REG_File[30][10].ACLR
nrst => REG_File[30][11].ACLR
nrst => REG_File[30][12].ACLR
nrst => REG_File[30][13].ACLR
nrst => REG_File[30][14].ACLR
nrst => REG_File[30][15].ACLR
nrst => REG_File[30][16].ACLR
nrst => REG_File[30][17].ACLR
nrst => REG_File[30][18].ACLR
nrst => REG_File[30][19].ACLR
nrst => REG_File[30][20].ACLR
nrst => REG_File[30][21].ACLR
nrst => REG_File[30][22].ACLR
nrst => REG_File[30][23].ACLR
nrst => REG_File[30][24].ACLR
nrst => REG_File[30][25].ACLR
nrst => REG_File[30][26].ACLR
nrst => REG_File[30][27].ACLR
nrst => REG_File[30][28].ACLR
nrst => REG_File[30][29].ACLR
nrst => REG_File[30][30].ACLR
nrst => REG_File[30][31].ACLR
nrst => REG_File[31][0].ACLR
nrst => REG_File[31][1].ACLR
nrst => REG_File[31][2].ACLR
nrst => REG_File[31][3].ACLR
nrst => REG_File[31][4].ACLR
nrst => REG_File[31][5].ACLR
nrst => REG_File[31][6].ACLR
nrst => REG_File[31][7].ACLR
nrst => REG_File[31][8].ACLR
nrst => REG_File[31][9].ACLR
nrst => REG_File[31][10].ACLR
nrst => REG_File[31][11].ACLR
nrst => REG_File[31][12].ACLR
nrst => REG_File[31][13].ACLR
nrst => REG_File[31][14].ACLR
nrst => REG_File[31][15].ACLR
nrst => REG_File[31][16].ACLR
nrst => REG_File[31][17].ACLR
nrst => REG_File[31][18].ACLR
nrst => REG_File[31][19].ACLR
nrst => REG_File[31][20].ACLR
nrst => REG_File[31][21].ACLR
nrst => REG_File[31][22].ACLR
nrst => REG_File[31][23].ACLR
nrst => REG_File[31][24].ACLR
nrst => REG_File[31][25].ACLR
nrst => REG_File[31][26].ACLR
nrst => REG_File[31][27].ACLR
nrst => REG_File[31][28].ACLR
nrst => REG_File[31][29].ACLR
nrst => REG_File[31][30].ACLR
nrst => REG_File[31][31].ACLR


|MIPS_Single_Cycle_IO|PLL:inst13
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|MIPS_Single_Cycle_IO|PLL:inst13|altpll:altpll_component
inclk[0] => PLL_altpll:auto_generated.inclk[0]
inclk[1] => PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MIPS_Single_Cycle_IO|PLL:inst13|altpll:altpll_component|PLL_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|MIPS_Single_Cycle_IO|Splitter:inst6
inst[0] => imm_offset[0].DATAIN
inst[0] => func[0].DATAIN
inst[0] => target[0].DATAIN
inst[1] => imm_offset[1].DATAIN
inst[1] => func[1].DATAIN
inst[1] => target[1].DATAIN
inst[2] => imm_offset[2].DATAIN
inst[2] => func[2].DATAIN
inst[2] => target[2].DATAIN
inst[3] => imm_offset[3].DATAIN
inst[3] => func[3].DATAIN
inst[3] => target[3].DATAIN
inst[4] => imm_offset[4].DATAIN
inst[4] => func[4].DATAIN
inst[4] => target[4].DATAIN
inst[5] => imm_offset[5].DATAIN
inst[5] => func[5].DATAIN
inst[5] => target[5].DATAIN
inst[6] => imm_offset[6].DATAIN
inst[6] => target[6].DATAIN
inst[6] => shamt[0].DATAIN
inst[7] => imm_offset[7].DATAIN
inst[7] => target[7].DATAIN
inst[7] => shamt[1].DATAIN
inst[8] => imm_offset[8].DATAIN
inst[8] => target[8].DATAIN
inst[8] => shamt[2].DATAIN
inst[9] => imm_offset[9].DATAIN
inst[9] => target[9].DATAIN
inst[9] => shamt[3].DATAIN
inst[10] => imm_offset[10].DATAIN
inst[10] => target[10].DATAIN
inst[10] => shamt[4].DATAIN
inst[11] => rd[0].DATAIN
inst[11] => target[11].DATAIN
inst[11] => imm_offset[11].DATAIN
inst[12] => rd[1].DATAIN
inst[12] => target[12].DATAIN
inst[12] => imm_offset[12].DATAIN
inst[13] => rd[2].DATAIN
inst[13] => target[13].DATAIN
inst[13] => imm_offset[13].DATAIN
inst[14] => rd[3].DATAIN
inst[14] => target[14].DATAIN
inst[14] => imm_offset[14].DATAIN
inst[15] => rd[4].DATAIN
inst[15] => target[15].DATAIN
inst[15] => imm_offset[15].DATAIN
inst[16] => rt[0].DATAIN
inst[16] => target[16].DATAIN
inst[17] => rt[1].DATAIN
inst[17] => target[17].DATAIN
inst[18] => rt[2].DATAIN
inst[18] => target[18].DATAIN
inst[19] => rt[3].DATAIN
inst[19] => target[19].DATAIN
inst[20] => rt[4].DATAIN
inst[20] => target[20].DATAIN
inst[21] => rs[0].DATAIN
inst[21] => target[21].DATAIN
inst[22] => rs[1].DATAIN
inst[22] => target[22].DATAIN
inst[23] => rs[2].DATAIN
inst[23] => target[23].DATAIN
inst[24] => rs[3].DATAIN
inst[24] => target[24].DATAIN
inst[25] => rs[4].DATAIN
inst[25] => target[25].DATAIN
inst[26] => op[0].DATAIN
inst[27] => op[1].DATAIN
inst[28] => op[2].DATAIN
inst[29] => op[3].DATAIN
inst[30] => op[4].DATAIN
inst[31] => op[5].DATAIN
op[0] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
func[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
func[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
func[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
func[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
func[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
func[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
target[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
target[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
target[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
target[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
target[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
target[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
target[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
target[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
target[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
target[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
target[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
target[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
target[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
target[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
target[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
target[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
target[16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
target[17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
target[18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
target[19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
target[20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
target[21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
target[22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
target[23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
target[24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
target[25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
shamt[0] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
shamt[1] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
shamt[2] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
shamt[3] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
shamt[4] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
imm_offset[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|inst_rom:inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bbc1:auto_generated.address_a[0]
address_a[1] => altsyncram_bbc1:auto_generated.address_a[1]
address_a[2] => altsyncram_bbc1:auto_generated.address_a[2]
address_a[3] => altsyncram_bbc1:auto_generated.address_a[3]
address_a[4] => altsyncram_bbc1:auto_generated.address_a[4]
address_a[5] => altsyncram_bbc1:auto_generated.address_a[5]
address_a[6] => altsyncram_bbc1:auto_generated.address_a[6]
address_a[7] => altsyncram_bbc1:auto_generated.address_a[7]
address_a[8] => altsyncram_bbc1:auto_generated.address_a[8]
address_a[9] => altsyncram_bbc1:auto_generated.address_a[9]
address_a[10] => altsyncram_bbc1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bbc1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bbc1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bbc1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bbc1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bbc1:auto_generated.q_a[3]
q_a[4] <= altsyncram_bbc1:auto_generated.q_a[4]
q_a[5] <= altsyncram_bbc1:auto_generated.q_a[5]
q_a[6] <= altsyncram_bbc1:auto_generated.q_a[6]
q_a[7] <= altsyncram_bbc1:auto_generated.q_a[7]
q_a[8] <= altsyncram_bbc1:auto_generated.q_a[8]
q_a[9] <= altsyncram_bbc1:auto_generated.q_a[9]
q_a[10] <= altsyncram_bbc1:auto_generated.q_a[10]
q_a[11] <= altsyncram_bbc1:auto_generated.q_a[11]
q_a[12] <= altsyncram_bbc1:auto_generated.q_a[12]
q_a[13] <= altsyncram_bbc1:auto_generated.q_a[13]
q_a[14] <= altsyncram_bbc1:auto_generated.q_a[14]
q_a[15] <= altsyncram_bbc1:auto_generated.q_a[15]
q_a[16] <= altsyncram_bbc1:auto_generated.q_a[16]
q_a[17] <= altsyncram_bbc1:auto_generated.q_a[17]
q_a[18] <= altsyncram_bbc1:auto_generated.q_a[18]
q_a[19] <= altsyncram_bbc1:auto_generated.q_a[19]
q_a[20] <= altsyncram_bbc1:auto_generated.q_a[20]
q_a[21] <= altsyncram_bbc1:auto_generated.q_a[21]
q_a[22] <= altsyncram_bbc1:auto_generated.q_a[22]
q_a[23] <= altsyncram_bbc1:auto_generated.q_a[23]
q_a[24] <= altsyncram_bbc1:auto_generated.q_a[24]
q_a[25] <= altsyncram_bbc1:auto_generated.q_a[25]
q_a[26] <= altsyncram_bbc1:auto_generated.q_a[26]
q_a[27] <= altsyncram_bbc1:auto_generated.q_a[27]
q_a[28] <= altsyncram_bbc1:auto_generated.q_a[28]
q_a[29] <= altsyncram_bbc1:auto_generated.q_a[29]
q_a[30] <= altsyncram_bbc1:auto_generated.q_a[30]
q_a[31] <= altsyncram_bbc1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated
address_a[0] => altsyncram_fsd2:altsyncram1.address_a[0]
address_a[1] => altsyncram_fsd2:altsyncram1.address_a[1]
address_a[2] => altsyncram_fsd2:altsyncram1.address_a[2]
address_a[3] => altsyncram_fsd2:altsyncram1.address_a[3]
address_a[4] => altsyncram_fsd2:altsyncram1.address_a[4]
address_a[5] => altsyncram_fsd2:altsyncram1.address_a[5]
address_a[6] => altsyncram_fsd2:altsyncram1.address_a[6]
address_a[7] => altsyncram_fsd2:altsyncram1.address_a[7]
address_a[8] => altsyncram_fsd2:altsyncram1.address_a[8]
address_a[9] => altsyncram_fsd2:altsyncram1.address_a[9]
address_a[10] => altsyncram_fsd2:altsyncram1.address_a[10]
clock0 => altsyncram_fsd2:altsyncram1.clock0
q_a[0] <= altsyncram_fsd2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_fsd2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_fsd2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_fsd2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_fsd2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_fsd2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_fsd2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_fsd2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_fsd2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_fsd2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_fsd2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_fsd2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_fsd2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_fsd2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_fsd2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_fsd2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_fsd2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_fsd2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_fsd2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_fsd2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_fsd2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_fsd2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_fsd2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_fsd2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_fsd2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_fsd2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_fsd2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_fsd2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_fsd2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_fsd2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_fsd2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_fsd2:altsyncram1.q_a[31]


|MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|altsyncram_fsd2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MIPS_Single_Cycle_IO|inst_rom:inst|altsyncram:altsyncram_component|altsyncram_bbc1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|pc_reg:inst4
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
enable => pc_out.OUTPUTSELECT
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
nrst => pc_out.OUTPUTSELECT
pc_in[0] => pc_out.DATAB
pc_in[1] => pc_out.DATAB
pc_in[2] => pc_out.DATAB
pc_in[3] => pc_out.DATAB
pc_in[4] => pc_out.DATAB
pc_in[5] => pc_out.DATAB
pc_in[6] => pc_out.DATAB
pc_in[7] => pc_out.DATAB
pc_in[8] => pc_out.DATAB
pc_in[9] => pc_out.DATAB
pc_in[10] => pc_out.DATAB
pc_in[11] => pc_out.DATAB
pc_in[12] => pc_out.DATAB
pc_in[13] => pc_out.DATAB
pc_in[14] => pc_out.DATAB
pc_in[15] => pc_out.DATAB
pc_in[16] => pc_out.DATAB
pc_in[17] => pc_out.DATAB
pc_in[18] => pc_out.DATAB
pc_in[19] => pc_out.DATAB
pc_in[20] => pc_out.DATAB
pc_in[21] => pc_out.DATAB
pc_in[22] => pc_out.DATAB
pc_in[23] => pc_out.DATAB
pc_in[24] => pc_out.DATAB
pc_in[25] => pc_out.DATAB
pc_in[26] => pc_out.DATAB
pc_in[27] => pc_out.DATAB
pc_in[28] => pc_out.DATAB
pc_in[29] => pc_out.DATAB
pc_in[30] => pc_out.DATAB
pc_in[31] => pc_out.DATAB
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_32:inst19
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_32:inst20
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_32:inst21
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|add4:inst5
pc[0] => pcadd4[0].DATAIN
pc[1] => pcadd4[1].DATAIN
pc[2] => Add0.IN60
pc[3] => Add0.IN59
pc[4] => Add0.IN58
pc[5] => Add0.IN57
pc[6] => Add0.IN56
pc[7] => Add0.IN55
pc[8] => Add0.IN54
pc[9] => Add0.IN53
pc[10] => Add0.IN52
pc[11] => Add0.IN51
pc[12] => Add0.IN50
pc[13] => Add0.IN49
pc[14] => Add0.IN48
pc[15] => Add0.IN47
pc[16] => Add0.IN46
pc[17] => Add0.IN45
pc[18] => Add0.IN44
pc[19] => Add0.IN43
pc[20] => Add0.IN42
pc[21] => Add0.IN41
pc[22] => Add0.IN40
pc[23] => Add0.IN39
pc[24] => Add0.IN38
pc[25] => Add0.IN37
pc[26] => Add0.IN36
pc[27] => Add0.IN35
pc[28] => Add0.IN34
pc[29] => Add0.IN33
pc[30] => Add0.IN32
pc[31] => Add0.IN31
pcadd4[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pcadd4[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pcadd4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcadd4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|add:inst22
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
sum[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
sum[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|signextend:inst16
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
signE => dout.OUTPUTSELECT
din[0] => dout[0].DATAIN
din[1] => dout[1].DATAIN
din[2] => dout[2].DATAIN
din[3] => dout[3].DATAIN
din[4] => dout[4].DATAIN
din[5] => dout[5].DATAIN
din[6] => dout[6].DATAIN
din[7] => dout[7].DATAIN
din[8] => dout[8].DATAIN
din[9] => dout[9].DATAIN
din[10] => dout[10].DATAIN
din[11] => dout[11].DATAIN
din[12] => dout[12].DATAIN
din[13] => dout[13].DATAIN
din[14] => dout[14].DATAIN
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout.DATAB
din[15] => dout[15].DATAIN
dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= din[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= din[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= din[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= din[11].DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= din[12].DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= din[13].DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= din[14].DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= din[15].DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_5:inst9
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_5:inst10
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_32:inst11
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|mux21_32:inst18
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26
Din[0] => DinB.DATAA
Din[0] => DinB.DATAB
Din[0] => DinB.DATAB
Din[0] => DinB[0].DATAB
Din[0] => DinH[16].DATAA
Din[0] => DinH[0].DATAB
Din[0] => concat.DATAA
Din[0] => concat.DATAB
Din[1] => DinB.DATAA
Din[1] => DinB.DATAB
Din[1] => DinB.DATAB
Din[1] => DinB[1].DATAB
Din[1] => DinH[17].DATAA
Din[1] => DinH[1].DATAB
Din[1] => concat.DATAA
Din[1] => concat.DATAB
Din[2] => DinB.DATAA
Din[2] => DinB.DATAB
Din[2] => DinB.DATAB
Din[2] => DinB[2].DATAB
Din[2] => DinH[18].DATAA
Din[2] => DinH[2].DATAB
Din[2] => concat.DATAA
Din[2] => concat.DATAB
Din[3] => DinB.DATAA
Din[3] => DinB.DATAB
Din[3] => DinB.DATAB
Din[3] => DinB[3].DATAB
Din[3] => DinH[19].DATAA
Din[3] => DinH[3].DATAB
Din[3] => concat.DATAA
Din[3] => concat.DATAB
Din[4] => DinB.DATAA
Din[4] => DinB.DATAB
Din[4] => DinB.DATAB
Din[4] => DinB[4].DATAB
Din[4] => DinH[20].DATAA
Din[4] => DinH[4].DATAB
Din[4] => concat.DATAA
Din[4] => concat.DATAB
Din[5] => DinB.DATAA
Din[5] => DinB.DATAB
Din[5] => DinB.DATAB
Din[5] => DinB[5].DATAB
Din[5] => DinH[21].DATAA
Din[5] => DinH[5].DATAB
Din[5] => concat.DATAA
Din[5] => concat.DATAB
Din[6] => DinB.DATAA
Din[6] => DinB.DATAB
Din[6] => DinB.DATAB
Din[6] => DinB[6].DATAB
Din[6] => DinH[22].DATAA
Din[6] => DinH[6].DATAB
Din[6] => concat.DATAA
Din[6] => concat.DATAB
Din[7] => DinB.DATAA
Din[7] => DinB.DATAB
Din[7] => DinB.DATAB
Din[7] => DinB[7].DATAB
Din[7] => DinH[23].DATAA
Din[7] => DinH[7].DATAB
Din[7] => concat.DATAA
Din[7] => concat.DATAB
Din[8] => concat.DATAA
Din[8] => concat.DATAB
Din[8] => DinH[24].DATAA
Din[8] => DinH[8].DATAB
Din[9] => concat.DATAA
Din[9] => concat.DATAB
Din[9] => DinH[25].DATAA
Din[9] => DinH[9].DATAB
Din[10] => concat.DATAA
Din[10] => concat.DATAB
Din[10] => DinH[26].DATAA
Din[10] => DinH[10].DATAB
Din[11] => concat.DATAA
Din[11] => concat.DATAB
Din[11] => DinH[27].DATAA
Din[11] => DinH[11].DATAB
Din[12] => concat.DATAA
Din[12] => concat.DATAB
Din[12] => DinH[28].DATAA
Din[12] => DinH[12].DATAB
Din[13] => concat.DATAA
Din[13] => concat.DATAB
Din[13] => DinH[29].DATAA
Din[13] => DinH[13].DATAB
Din[14] => concat.DATAA
Din[14] => concat.DATAB
Din[14] => DinH[30].DATAA
Din[14] => DinH[14].DATAB
Din[15] => concat.DATAA
Din[15] => concat.DATAB
Din[15] => DinH[31].DATAA
Din[15] => DinH[15].DATAB
Din[16] => concat.DATAA
Din[16] => concat.DATAB
Din[17] => concat.DATAA
Din[17] => concat.DATAB
Din[18] => concat.DATAA
Din[18] => concat.DATAB
Din[19] => concat.DATAA
Din[19] => concat.DATAB
Din[20] => concat.DATAA
Din[20] => concat.DATAB
Din[21] => concat.DATAA
Din[21] => concat.DATAB
Din[22] => concat.DATAA
Din[22] => concat.DATAB
Din[23] => concat.DATAA
Din[23] => concat.DATAB
Din[24] => concat.DATAA
Din[24] => concat.DATAB
Din[25] => concat.DATAA
Din[25] => concat.DATAB
Din[26] => concat.DATAA
Din[26] => concat.DATAB
Din[27] => concat.DATAA
Din[27] => concat.DATAB
Din[28] => concat.DATAA
Din[28] => concat.DATAB
Din[29] => concat.DATAA
Din[29] => concat.DATAB
Din[30] => concat.DATAA
Din[30] => concat.DATAB
Din[31] => concat.DATAA
Din[31] => concat.DATAB
RWn => RW3n.IN1
RWn => RW2n.IN1
RWn => RW1n.IN1
RWn => RW0n.IN1
Addr[0] => Equal0.IN1
Addr[0] => Equal1.IN0
Addr[0] => Equal2.IN1
Addr[0] => Equal8.IN1
Addr[0] => Equal12.IN1
Addr[0] => Equal16.IN0
Addr[0] => Equal20.IN1
Addr[0] => Equal22.IN1
Addr[0] => Equal23.IN0
Addr[0] => Equal24.IN1
Addr[1] => RW3n.IN1
Addr[1] => RW2n.IN1
Addr[1] => Equal0.IN0
Addr[1] => Equal1.IN1
Addr[1] => Equal2.IN0
Addr[1] => DoutH[15].OUTPUTSELECT
Addr[1] => DoutH[14].OUTPUTSELECT
Addr[1] => DoutH[13].OUTPUTSELECT
Addr[1] => DoutH[12].OUTPUTSELECT
Addr[1] => DoutH[11].OUTPUTSELECT
Addr[1] => DoutH[10].OUTPUTSELECT
Addr[1] => DoutH[9].OUTPUTSELECT
Addr[1] => DoutH[8].OUTPUTSELECT
Addr[1] => DoutH[7].OUTPUTSELECT
Addr[1] => DoutH[6].OUTPUTSELECT
Addr[1] => DoutH[5].OUTPUTSELECT
Addr[1] => DoutH[4].OUTPUTSELECT
Addr[1] => DoutH[3].OUTPUTSELECT
Addr[1] => DoutH[2].OUTPUTSELECT
Addr[1] => DoutH[1].OUTPUTSELECT
Addr[1] => DoutH[0].OUTPUTSELECT
Addr[1] => Equal8.IN0
Addr[1] => Equal12.IN0
Addr[1] => Equal16.IN1
Addr[1] => RW1n.IN1
Addr[1] => Equal20.IN0
Addr[1] => RW0n.IN1
Addr[1] => Equal22.IN0
Addr[1] => Equal23.IN1
Addr[1] => Equal24.IN0
Addr[1] => DinH[31].OUTPUTSELECT
Addr[1] => DinH[30].OUTPUTSELECT
Addr[1] => DinH[29].OUTPUTSELECT
Addr[1] => DinH[28].OUTPUTSELECT
Addr[1] => DinH[27].OUTPUTSELECT
Addr[1] => DinH[26].OUTPUTSELECT
Addr[1] => DinH[25].OUTPUTSELECT
Addr[1] => DinH[24].OUTPUTSELECT
Addr[1] => DinH[23].OUTPUTSELECT
Addr[1] => DinH[22].OUTPUTSELECT
Addr[1] => DinH[21].OUTPUTSELECT
Addr[1] => DinH[20].OUTPUTSELECT
Addr[1] => DinH[19].OUTPUTSELECT
Addr[1] => DinH[18].OUTPUTSELECT
Addr[1] => DinH[17].OUTPUTSELECT
Addr[1] => DinH[16].OUTPUTSELECT
Addr[1] => DinH[15].OUTPUTSELECT
Addr[1] => DinH[14].OUTPUTSELECT
Addr[1] => DinH[13].OUTPUTSELECT
Addr[1] => DinH[12].OUTPUTSELECT
Addr[1] => DinH[11].OUTPUTSELECT
Addr[1] => DinH[10].OUTPUTSELECT
Addr[1] => DinH[9].OUTPUTSELECT
Addr[1] => DinH[8].OUTPUTSELECT
Addr[1] => DinH[7].OUTPUTSELECT
Addr[1] => DinH[6].OUTPUTSELECT
Addr[1] => DinH[5].OUTPUTSELECT
Addr[1] => DinH[4].OUTPUTSELECT
Addr[1] => DinH[3].OUTPUTSELECT
Addr[1] => DinH[2].OUTPUTSELECT
Addr[1] => DinH[1].OUTPUTSELECT
Addr[1] => DinH[0].OUTPUTSELECT
Addr[2] => Addr[2].IN4
Addr[3] => Addr[3].IN4
Addr[4] => Addr[4].IN4
Addr[5] => Addr[5].IN4
Addr[6] => Addr[6].IN4
Addr[7] => Addr[7].IN4
Addr[8] => Addr[8].IN4
Mode[0] => Equal3.IN1
Mode[0] => Equal4.IN0
Mode[0] => Equal5.IN1
Mode[0] => Equal6.IN1
Mode[0] => Equal7.IN0
Mode[0] => Equal9.IN1
Mode[0] => Equal10.IN1
Mode[0] => Equal11.IN0
Mode[0] => Equal13.IN1
Mode[0] => Equal14.IN1
Mode[0] => Equal15.IN0
Mode[0] => Equal17.IN1
Mode[0] => Equal18.IN1
Mode[0] => Equal19.IN0
Mode[0] => Equal21.IN1
Mode[0] => Equal25.IN1
Mode[0] => Equal26.IN0
Mode[0] => Equal27.IN1
Mode[1] => Equal3.IN0
Mode[1] => Equal4.IN1
Mode[1] => Equal5.IN0
Mode[1] => Equal6.IN0
Mode[1] => Equal7.IN1
Mode[1] => Equal9.IN0
Mode[1] => Equal10.IN0
Mode[1] => Equal11.IN1
Mode[1] => Equal13.IN0
Mode[1] => Equal14.IN0
Mode[1] => Equal15.IN1
Mode[1] => Equal17.IN0
Mode[1] => Equal18.IN0
Mode[1] => Equal19.IN1
Mode[1] => Equal21.IN0
Mode[1] => Equal25.IN0
Mode[1] => Equal26.IN1
Mode[1] => Equal27.IN0
CLK => CLK.IN4
Dout[0] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[16] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[17] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[18] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[19] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[20] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[21] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[22] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[23] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[24] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[25] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[26] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[27] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[28] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[29] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[30] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[31] <= Dout.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_efk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_efk1:auto_generated.data_a[0]
data_a[1] => altsyncram_efk1:auto_generated.data_a[1]
data_a[2] => altsyncram_efk1:auto_generated.data_a[2]
data_a[3] => altsyncram_efk1:auto_generated.data_a[3]
data_a[4] => altsyncram_efk1:auto_generated.data_a[4]
data_a[5] => altsyncram_efk1:auto_generated.data_a[5]
data_a[6] => altsyncram_efk1:auto_generated.data_a[6]
data_a[7] => altsyncram_efk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_efk1:auto_generated.address_a[0]
address_a[1] => altsyncram_efk1:auto_generated.address_a[1]
address_a[2] => altsyncram_efk1:auto_generated.address_a[2]
address_a[3] => altsyncram_efk1:auto_generated.address_a[3]
address_a[4] => altsyncram_efk1:auto_generated.address_a[4]
address_a[5] => altsyncram_efk1:auto_generated.address_a[5]
address_a[6] => altsyncram_efk1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_efk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_efk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_efk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_efk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_efk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_efk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_efk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_efk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_efk1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated
address_a[0] => altsyncram_pka2:altsyncram1.address_a[0]
address_a[1] => altsyncram_pka2:altsyncram1.address_a[1]
address_a[2] => altsyncram_pka2:altsyncram1.address_a[2]
address_a[3] => altsyncram_pka2:altsyncram1.address_a[3]
address_a[4] => altsyncram_pka2:altsyncram1.address_a[4]
address_a[5] => altsyncram_pka2:altsyncram1.address_a[5]
address_a[6] => altsyncram_pka2:altsyncram1.address_a[6]
clock0 => altsyncram_pka2:altsyncram1.clock0
data_a[0] => altsyncram_pka2:altsyncram1.data_a[0]
data_a[1] => altsyncram_pka2:altsyncram1.data_a[1]
data_a[2] => altsyncram_pka2:altsyncram1.data_a[2]
data_a[3] => altsyncram_pka2:altsyncram1.data_a[3]
data_a[4] => altsyncram_pka2:altsyncram1.data_a[4]
data_a[5] => altsyncram_pka2:altsyncram1.data_a[5]
data_a[6] => altsyncram_pka2:altsyncram1.data_a[6]
data_a[7] => altsyncram_pka2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_pka2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_pka2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_pka2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_pka2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_pka2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_pka2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_pka2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_pka2:altsyncram1.q_a[7]
wren_a => altsyncram_pka2:altsyncram1.wren_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|altsyncram_pka2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram0:ram0|altsyncram:altsyncram_component|altsyncram_efk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_ffk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ffk1:auto_generated.data_a[0]
data_a[1] => altsyncram_ffk1:auto_generated.data_a[1]
data_a[2] => altsyncram_ffk1:auto_generated.data_a[2]
data_a[3] => altsyncram_ffk1:auto_generated.data_a[3]
data_a[4] => altsyncram_ffk1:auto_generated.data_a[4]
data_a[5] => altsyncram_ffk1:auto_generated.data_a[5]
data_a[6] => altsyncram_ffk1:auto_generated.data_a[6]
data_a[7] => altsyncram_ffk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ffk1:auto_generated.address_a[0]
address_a[1] => altsyncram_ffk1:auto_generated.address_a[1]
address_a[2] => altsyncram_ffk1:auto_generated.address_a[2]
address_a[3] => altsyncram_ffk1:auto_generated.address_a[3]
address_a[4] => altsyncram_ffk1:auto_generated.address_a[4]
address_a[5] => altsyncram_ffk1:auto_generated.address_a[5]
address_a[6] => altsyncram_ffk1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ffk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ffk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ffk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ffk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ffk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ffk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ffk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ffk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ffk1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated
address_a[0] => altsyncram_qka2:altsyncram1.address_a[0]
address_a[1] => altsyncram_qka2:altsyncram1.address_a[1]
address_a[2] => altsyncram_qka2:altsyncram1.address_a[2]
address_a[3] => altsyncram_qka2:altsyncram1.address_a[3]
address_a[4] => altsyncram_qka2:altsyncram1.address_a[4]
address_a[5] => altsyncram_qka2:altsyncram1.address_a[5]
address_a[6] => altsyncram_qka2:altsyncram1.address_a[6]
clock0 => altsyncram_qka2:altsyncram1.clock0
data_a[0] => altsyncram_qka2:altsyncram1.data_a[0]
data_a[1] => altsyncram_qka2:altsyncram1.data_a[1]
data_a[2] => altsyncram_qka2:altsyncram1.data_a[2]
data_a[3] => altsyncram_qka2:altsyncram1.data_a[3]
data_a[4] => altsyncram_qka2:altsyncram1.data_a[4]
data_a[5] => altsyncram_qka2:altsyncram1.data_a[5]
data_a[6] => altsyncram_qka2:altsyncram1.data_a[6]
data_a[7] => altsyncram_qka2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_qka2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qka2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qka2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qka2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_qka2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_qka2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_qka2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_qka2:altsyncram1.q_a[7]
wren_a => altsyncram_qka2:altsyncram1.wren_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|altsyncram_qka2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram1:ram1|altsyncram:altsyncram_component|altsyncram_ffk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_gfk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gfk1:auto_generated.data_a[0]
data_a[1] => altsyncram_gfk1:auto_generated.data_a[1]
data_a[2] => altsyncram_gfk1:auto_generated.data_a[2]
data_a[3] => altsyncram_gfk1:auto_generated.data_a[3]
data_a[4] => altsyncram_gfk1:auto_generated.data_a[4]
data_a[5] => altsyncram_gfk1:auto_generated.data_a[5]
data_a[6] => altsyncram_gfk1:auto_generated.data_a[6]
data_a[7] => altsyncram_gfk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gfk1:auto_generated.address_a[0]
address_a[1] => altsyncram_gfk1:auto_generated.address_a[1]
address_a[2] => altsyncram_gfk1:auto_generated.address_a[2]
address_a[3] => altsyncram_gfk1:auto_generated.address_a[3]
address_a[4] => altsyncram_gfk1:auto_generated.address_a[4]
address_a[5] => altsyncram_gfk1:auto_generated.address_a[5]
address_a[6] => altsyncram_gfk1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gfk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gfk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gfk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gfk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gfk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gfk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gfk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gfk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gfk1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated
address_a[0] => altsyncram_rka2:altsyncram1.address_a[0]
address_a[1] => altsyncram_rka2:altsyncram1.address_a[1]
address_a[2] => altsyncram_rka2:altsyncram1.address_a[2]
address_a[3] => altsyncram_rka2:altsyncram1.address_a[3]
address_a[4] => altsyncram_rka2:altsyncram1.address_a[4]
address_a[5] => altsyncram_rka2:altsyncram1.address_a[5]
address_a[6] => altsyncram_rka2:altsyncram1.address_a[6]
clock0 => altsyncram_rka2:altsyncram1.clock0
data_a[0] => altsyncram_rka2:altsyncram1.data_a[0]
data_a[1] => altsyncram_rka2:altsyncram1.data_a[1]
data_a[2] => altsyncram_rka2:altsyncram1.data_a[2]
data_a[3] => altsyncram_rka2:altsyncram1.data_a[3]
data_a[4] => altsyncram_rka2:altsyncram1.data_a[4]
data_a[5] => altsyncram_rka2:altsyncram1.data_a[5]
data_a[6] => altsyncram_rka2:altsyncram1.data_a[6]
data_a[7] => altsyncram_rka2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_rka2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_rka2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_rka2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_rka2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_rka2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_rka2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_rka2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_rka2:altsyncram1.q_a[7]
wren_a => altsyncram_rka2:altsyncram1.wren_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_rka2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram2:ram2|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component
wren_a => altsyncram_hfk1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hfk1:auto_generated.data_a[0]
data_a[1] => altsyncram_hfk1:auto_generated.data_a[1]
data_a[2] => altsyncram_hfk1:auto_generated.data_a[2]
data_a[3] => altsyncram_hfk1:auto_generated.data_a[3]
data_a[4] => altsyncram_hfk1:auto_generated.data_a[4]
data_a[5] => altsyncram_hfk1:auto_generated.data_a[5]
data_a[6] => altsyncram_hfk1:auto_generated.data_a[6]
data_a[7] => altsyncram_hfk1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hfk1:auto_generated.address_a[0]
address_a[1] => altsyncram_hfk1:auto_generated.address_a[1]
address_a[2] => altsyncram_hfk1:auto_generated.address_a[2]
address_a[3] => altsyncram_hfk1:auto_generated.address_a[3]
address_a[4] => altsyncram_hfk1:auto_generated.address_a[4]
address_a[5] => altsyncram_hfk1:auto_generated.address_a[5]
address_a[6] => altsyncram_hfk1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hfk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hfk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hfk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hfk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hfk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hfk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hfk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hfk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hfk1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated
address_a[0] => altsyncram_ska2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ska2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ska2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ska2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ska2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ska2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ska2:altsyncram1.address_a[6]
clock0 => altsyncram_ska2:altsyncram1.clock0
data_a[0] => altsyncram_ska2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ska2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ska2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ska2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ska2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ska2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ska2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ska2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_ska2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ska2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ska2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ska2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ska2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ska2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ska2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ska2:altsyncram1.q_a[7]
wren_a => altsyncram_ska2:altsyncram1.wren_a


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|altsyncram_ska2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|MIPS_Single_Cycle_IO|RISCRAM_EDA:inst26|data_ram3:ram3|altsyncram:altsyncram_component|altsyncram_hfk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Single_Cycle_IO|constant16:inst25
result[0] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[1] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[2] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[3] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[4] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[5] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[6] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[7] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[8] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[9] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[10] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[11] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[12] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[13] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[14] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[15] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[16] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[17] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[18] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[19] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[20] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[21] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[22] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[23] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[24] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[25] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[26] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[27] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[28] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[29] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[30] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result
result[31] <= constant16_lpm_constant_s09:constant16_lpm_constant_s09_component.result


|MIPS_Single_Cycle_IO|constant16:inst25|constant16_lpm_constant_s09:constant16_lpm_constant_s09_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <VCC>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|MIPS_Single_Cycle_IO|mux21_32:inst15
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
sel => c.OUTPUTSELECT
a[0] => c.DATAB
a[1] => c.DATAB
a[2] => c.DATAB
a[3] => c.DATAB
a[4] => c.DATAB
a[5] => c.DATAB
a[6] => c.DATAB
a[7] => c.DATAB
a[8] => c.DATAB
a[9] => c.DATAB
a[10] => c.DATAB
a[11] => c.DATAB
a[12] => c.DATAB
a[13] => c.DATAB
a[14] => c.DATAB
a[15] => c.DATAB
a[16] => c.DATAB
a[17] => c.DATAB
a[18] => c.DATAB
a[19] => c.DATAB
a[20] => c.DATAB
a[21] => c.DATAB
a[22] => c.DATAB
a[23] => c.DATAB
a[24] => c.DATAB
a[25] => c.DATAB
a[26] => c.DATAB
a[27] => c.DATAB
a[28] => c.DATAB
a[29] => c.DATAB
a[30] => c.DATAB
a[31] => c.DATAB
b[0] => c.DATAA
b[1] => c.DATAA
b[2] => c.DATAA
b[3] => c.DATAA
b[4] => c.DATAA
b[5] => c.DATAA
b[6] => c.DATAA
b[7] => c.DATAA
b[8] => c.DATAA
b[9] => c.DATAA
b[10] => c.DATAA
b[11] => c.DATAA
b[12] => c.DATAA
b[13] => c.DATAA
b[14] => c.DATAA
b[15] => c.DATAA
b[16] => c.DATAA
b[17] => c.DATAA
b[18] => c.DATAA
b[19] => c.DATAA
b[20] => c.DATAA
b[21] => c.DATAA
b[22] => c.DATAA
b[23] => c.DATAA
b[24] => c.DATAA
b[25] => c.DATAA
b[26] => c.DATAA
b[27] => c.DATAA
b[28] => c.DATAA
b[29] => c.DATAA
b[30] => c.DATAA
b[31] => c.DATAA
c[0] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c.DB_MAX_OUTPUT_PORT_TYPE


