// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module SVHLsu(
  input          clock,
                 reset,
                 io_mUop_valid,
  input  [5:0]   io_mUop_bits_uop_ctrl_funct6,
  input  [2:0]   io_mUop_bits_uop_ctrl_funct3,
  input          io_mUop_bits_uop_ctrl_vm,
  input  [4:0]   io_mUop_bits_uop_ctrl_vs2,
  input          io_mUop_bits_uop_ctrl_load,
                 io_mUop_bits_uop_ctrl_store,
  input  [2:0]   io_mUop_bits_uop_info_vsew,
  input  [7:0]   io_mUop_bits_uop_info_vl,
  input  [6:0]   io_mUop_bits_uop_info_vstart,
                 io_mUop_bits_uop_uopIdx,
  input  [2:0]   io_mUop_bits_uop_segIndex,
  input  [63:0]  io_mUop_bits_scalar_opnd_1,
                 io_mUop_bits_scalar_opnd_2,
  input  [127:0] io_mUop_bits_uopRegInfo_vs2,
                 io_mUop_bits_uopRegInfo_mask,
                 io_mUop_bits_uopRegInfo_old_vd,
  input          io_mUopMergeAttr_bits_rfWriteEn,
  input  [4:0]   io_mUopMergeAttr_bits_ldest,
  input          io_mUopMergeAttr_bits_muopEnd,
                 io_dataExchange_req_ready,
                 io_dataExchange_resp_valid,
  input  [4:0]   io_dataExchange_resp_bits_idx,
  input  [63:0]  io_dataExchange_resp_bits_data,
  input          io_dataExchange_resp_bits_nack,
                 io_dataExchange_xcpt_ma_ld,
                 io_dataExchange_xcpt_ma_st,
                 io_dataExchange_xcpt_pf_ld,
                 io_dataExchange_xcpt_pf_st,
                 io_dataExchange_xcpt_gf_ld,
                 io_dataExchange_xcpt_gf_st,
                 io_dataExchange_xcpt_ae_ld,
                 io_dataExchange_xcpt_ae_st,
  output         io_lsuOut_valid,
  output [127:0] io_lsuOut_bits_data,
  output         io_lsuOut_bits_rfWriteEn,
  output [15:0]  io_lsuOut_bits_rfWriteMask,
  output [4:0]   io_lsuOut_bits_rfWriteIdx,
  output         io_lsuOut_bits_muopEnd,
  output [4:0]   io_lsuOut_bits_regStartIdx,
  output         io_lsuOut_bits_xcpt_exception_vld,
                 io_lsuOut_bits_xcpt_update_vl,
  output [7:0]   io_lsuOut_bits_xcpt_update_data,
  output         io_lsuOut_bits_xcpt_xcpt_cause_ma_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_ma_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_pf_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_pf_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_gf_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_gf_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_ae_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_ae_st,
  output [63:0]  io_lsuOut_bits_xcpt_xcpt_addr,
  output         io_dataExchange_req_valid,
  output [4:0]   io_dataExchange_req_bits_idx,
  output [63:0]  io_dataExchange_req_bits_addr,
  output         io_dataExchange_req_bits_cmd,
  output [63:0]  io_dataExchange_req_bits_data,
  output [7:0]   io_dataExchange_req_bits_mask,
  output         io_lsuReady
);

  reg  [1:0]        uopState;	// @[SVHLsu.scala:19:34]
  reg               s1_isValidAddr;	// @[SVHLsu.scala:25:30]
  reg  [63:0]       addrReg;	// @[SVHLsu.scala:26:34]
  reg  [5:0]        mUopInfoReg_uopIdx;	// @[SVHLsu.scala:29:34]
  reg  [63:0]       mUopInfoReg_rs1Val;	// @[SVHLsu.scala:29:34]
  reg  [63:0]       mUopInfoReg_rs2Val;	// @[SVHLsu.scala:29:34]
  reg  [127:0]      mUopInfoReg_vs2;	// @[SVHLsu.scala:29:34]
  reg  [127:0]      mUopInfoReg_mask;	// @[SVHLsu.scala:29:34]
  reg               mUopInfoReg_muopEnd;	// @[SVHLsu.scala:29:34]
  reg               mUopInfoReg_rfWriteEn;	// @[SVHLsu.scala:29:34]
  reg  [4:0]        mUopInfoReg_ldest;	// @[SVHLsu.scala:29:34]
  reg               ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34]
  reg  [3:0]        ldstCtrlReg_nfield;	// @[SVHLsu.scala:30:34]
  reg  [3:0]        ldstCtrlReg_ldstType;	// @[SVHLsu.scala:30:34]
  reg  [4:0]        ldstCtrlReg_unitSMop;	// @[SVHLsu.scala:30:34]
  reg               ldstCtrlReg_vm;	// @[SVHLsu.scala:30:34]
  reg  [3:0]        ldstCtrlReg_eewb;	// @[SVHLsu.scala:30:34]
  reg  [1:0]        ldstCtrlReg_log2Memwb;	// @[SVHLsu.scala:30:34]
  reg  [1:0]        ldstCtrlReg_log2Eewb;	// @[SVHLsu.scala:30:34]
  reg  [2:0]        ldstCtrlReg_log2Mlen;	// @[SVHLsu.scala:30:34]
  reg  [2:0]        ldstCtrlReg_log2Elen;	// @[SVHLsu.scala:30:34]
  reg  [2:0]        ldstCtrlReg_log2MinLen;	// @[SVHLsu.scala:30:34]
  reg  [2:0]        vregInfoStatusVec_0;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_1;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_2;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_3;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_4;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_5;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_6;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_7;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_8;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_9;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_10;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_11;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_12;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_13;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_14;	// @[SVHLsu.scala:32:36]
  reg  [2:0]        vregInfoStatusVec_15;	// @[SVHLsu.scala:32:36]
  reg  [4:0]        vregInfoIdxVec_0;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_1;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_2;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_3;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_4;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_5;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_6;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_7;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_8;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_9;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_10;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_11;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_12;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_13;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_14;	// @[SVHLsu.scala:33:36]
  reg  [4:0]        vregInfoIdxVec_15;	// @[SVHLsu.scala:33:36]
  reg  [2:0]        vregInfoOffsetVec_0;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_1;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_2;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_3;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_4;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_5;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_6;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_7;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_8;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_9;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_10;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_11;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_12;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_13;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_14;	// @[SVHLsu.scala:34:36]
  reg  [2:0]        vregInfoOffsetVec_15;	// @[SVHLsu.scala:34:36]
  reg  [7:0]        vregInfoDataVec_0;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_1;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_2;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_3;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_4;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_5;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_6;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_7;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_8;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_9;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_10;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_11;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_12;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_13;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_14;	// @[SVHLsu.scala:35:36]
  reg  [7:0]        vregInfoDataVec_15;	// @[SVHLsu.scala:35:36]
  reg  [4:0]        splitCount;	// @[SVHLsu.scala:39:34]
  reg  [4:0]        curSplitIdx;	// @[SVHLsu.scala:40:34]
  reg  [4:0]        splitStart;	// @[SVHLsu.scala:41:34]
  reg  [4:0]        ldstEnqPtr;	// @[SVHLsu.scala:45:34]
  reg  [4:0]        issueLdstPtr;	// @[SVHLsu.scala:46:34]
  reg  [4:0]        commitPtr;	// @[SVHLsu.scala:47:34]
  reg               ldstUopQueue_0_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_0_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_0_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_0_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_0_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_0_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_0_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_0_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_0_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_0_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_1_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_1_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_1_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_2_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_2_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_2_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_3_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_3_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_3_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_4_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_4_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_4_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_5_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_5_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_5_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_6_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_6_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_6_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_7_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_7_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_7_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_8_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_8_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_8_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_9_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_9_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_9_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_10_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_10_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_10_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_11_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_11_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_11_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_12_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_12_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_12_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_13_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_13_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_13_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_14_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_14_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_14_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_15_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_15_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_15_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_valid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_status;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_memOp;	// @[SVHLsu.scala:48:34]
  reg  [63:0]       ldstUopQueue_16_addr;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        ldstUopQueue_16_pos;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_xcpt_xcptValid;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_xcpt_ma;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_xcpt_pf;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_xcpt_ae;	// @[SVHLsu.scala:48:34]
  reg               ldstUopQueue_16_xcpt_gf;	// @[SVHLsu.scala:48:34]
  reg  [7:0]        xcptVlReg;	// @[SVHLsu.scala:51:34]
  reg  [63:0]       xcptAddrReg;	// @[SVHLsu.scala:52:34]
  reg               hellaXcptReg_ma_ld;	// @[SVHLsu.scala:53:34]
  reg               hellaXcptReg_ma_st;	// @[SVHLsu.scala:53:34]
  reg               hellaXcptReg_pf_ld;	// @[SVHLsu.scala:53:34]
  reg               hellaXcptReg_pf_st;	// @[SVHLsu.scala:53:34]
  reg               hellaXcptReg_gf_ld;	// @[SVHLsu.scala:53:34]
  reg               hellaXcptReg_gf_st;	// @[SVHLsu.scala:53:34]
  reg               hellaXcptReg_ae_ld;	// @[SVHLsu.scala:53:34]
  reg               hellaXcptReg_ae_st;	// @[SVHLsu.scala:53:34]
  reg               hasXcpt;	// @[SVHLsu.scala:60:34]
  wire              _T_9 = uopState == 2'h0;	// @[SVHLsu.scala:19:34, :86:33]
  wire              _vregWbReady_T = splitCount == 5'h0;	// @[SVHLsu.scala:29:47, :39:34, :113:78]
  wire              _T_14 = ldstCtrlReg_ldstType == 4'h1;	// @[SVHLsu.scala:30:34, :176:32, :215:98]
  wire [6:0]        _GEN = {5'h0, ldstCtrlReg_log2Memwb};	// @[SVHLsu.scala:29:47, :30:34, :177:39]
  wire [6:0]        _stride_T = {3'h0, ldstCtrlReg_nfield} << _GEN;	// @[SVHLsu.scala:29:47, :30:34, :177:39]
  wire [63:0]       _GEN_0 = {{57{_stride_T[6]}}, _stride_T};	// @[SVHLsu.scala:177:{16,39}]
  wire              _T_15 = ldstCtrlReg_ldstType == 4'h4;	// @[SVHLsu.scala:30:34, :178:38]
  wire [63:0]       stride = _T_14 ? _GEN_0 : _T_15 ? mUopInfoReg_rs2Val : 64'h2B67;	// @[SVHLsu.scala:29:34, :176:{32,53}, :177:16, :178:{38,63}, :179:16, :181:16]
  wire [3:0]        _GEN_1 = {2'h0, ldstCtrlReg_log2Memwb};	// @[SVHLsu.scala:19:34, :30:34, SVLsuUtil.scala:250:25]
  reg  [63:0]       s1_strideAbs;	// @[Reg.scala:19:16]
  reg  [63:0]       s1_addr;	// @[Reg.scala:19:16]
  reg  [19:0]       s1_startElemPos;	// @[Reg.scala:19:16]
  reg  [19:0]       s1_endElemPos;	// @[Reg.scala:19:16]
  reg  [3:0]        s1_canLoadElemCnt;	// @[Reg.scala:19:16]
  reg  [4:0]        s1_curSplitIdx;	// @[Reg.scala:19:16]
  reg  [12:0]       s1_curVl;	// @[Reg.scala:19:16]
  wire [1:0]        curElemPos = 2'h0 >> ldstCtrlReg_log2Memwb;	// @[SVHLsu.scala:19:34, :30:34, :270:35]
  wire [19:0]       _GEN_2 = {19'h0, curElemPos[0]};	// @[SVHLsu.scala:270:35, :271:42]
  wire              belong = _GEN_2 >= s1_startElemPos & _GEN_2 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_1 = _GEN_2 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [19:0]       _GEN_3 = {7'h0, s1_curVl};	// @[Reg.scala:19:16, SVHLsu.scala:118:30, :272:60]
  wire [127:0]      _elemMaskVec_0_T = mUopInfoReg_mask >> _maskIdx_T_1 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_4 = s1_isValidAddr & belong;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_0 = _GEN_4 & (ldstCtrlReg_vm | _elemMaskVec_0_T[0]) & {4'h0, curElemPos[0]} >= splitStart;	// @[SVHLsu.scala:30:{34,47}, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [1:0]        curElemPos_1 = 2'h1 >> ldstCtrlReg_log2Memwb;	// @[SVHLsu.scala:30:34, :90:26, :270:35]
  wire [19:0]       _GEN_5 = {19'h0, curElemPos_1[0]};	// @[SVHLsu.scala:270:35, :271:42]
  wire              belong_1 = _GEN_5 >= s1_startElemPos & _GEN_5 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_4 = _GEN_5 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_1_T = mUopInfoReg_mask >> _maskIdx_T_4 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_6 = s1_isValidAddr & belong_1;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_1 = _GEN_6 & (ldstCtrlReg_vm | _elemMaskVec_1_T[0]) & {4'h0, curElemPos_1[0]} >= splitStart;	// @[SVHLsu.scala:30:{34,47}, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [1:0]        curElemPos_2 = 2'h2 >> ldstCtrlReg_log2Memwb;	// @[Mux.scala:81:58, SVHLsu.scala:30:34, :270:35]
  wire [19:0]       _GEN_7 = {18'h0, curElemPos_2};	// @[SVHLsu.scala:270:35, :271:42]
  wire              belong_2 = _GEN_7 >= s1_startElemPos & _GEN_7 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_7 = _GEN_7 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_2_T = mUopInfoReg_mask >> _maskIdx_T_7 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire [4:0]        _GEN_8 = {3'h0, curElemPos_2};	// @[SVHLsu.scala:29:47, :270:35, :275:78]
  wire              _GEN_9 = s1_isValidAddr & belong_2;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_2 = _GEN_9 & (ldstCtrlReg_vm | _elemMaskVec_2_T[0]) & _GEN_8 >= splitStart;	// @[SVHLsu.scala:30:34, :41:34, :250:30, :257:27, :274:{28,34}, :275:{33,52,78}]
  wire [1:0]        curElemPos_3 = 2'h3 >> ldstCtrlReg_log2Memwb;	// @[Mux.scala:81:61, SVHLsu.scala:30:34, :270:35]
  wire [19:0]       _GEN_10 = {18'h0, curElemPos_3};	// @[SVHLsu.scala:270:35, :271:42]
  wire              belong_3 = _GEN_10 >= s1_startElemPos & _GEN_10 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_10 = _GEN_10 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_3_T = mUopInfoReg_mask >> _maskIdx_T_10 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire [4:0]        _GEN_11 = {3'h0, curElemPos_3};	// @[SVHLsu.scala:29:47, :270:35, :275:78]
  wire              _GEN_12 = s1_isValidAddr & belong_3;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_3 = _GEN_12 & (ldstCtrlReg_vm | _elemMaskVec_3_T[0]) & _GEN_11 >= splitStart;	// @[SVHLsu.scala:30:34, :41:34, :250:30, :257:27, :274:{28,34}, :275:{33,52,78}]
  wire [2:0]        _GEN_13 = {1'h0, ldstCtrlReg_log2Memwb};	// @[SVHLsu.scala:21:35, :30:34, :270:35]
  wire [2:0]        curElemPos_4 = 3'h4 >> _GEN_13;	// @[Mux.scala:81:58, SVHLsu.scala:270:35]
  wire [19:0]       _GEN_14 = {17'h0, curElemPos_4};	// @[SVHLsu.scala:168:65, :270:35, :271:42]
  wire              belong_4 = _GEN_14 >= s1_startElemPos & _GEN_14 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_13 = _GEN_14 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_4_T = mUopInfoReg_mask >> _maskIdx_T_13 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_15 = s1_isValidAddr & belong_4;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_4 = _GEN_15 & (ldstCtrlReg_vm | _elemMaskVec_4_T[0]) & {2'h0, curElemPos_4} >= splitStart;	// @[SVHLsu.scala:19:34, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [2:0]        curElemPos_5 = 3'h5 >> _GEN_13;	// @[SVHLsu.scala:144:35, :270:35]
  wire [19:0]       _GEN_16 = {17'h0, curElemPos_5};	// @[SVHLsu.scala:168:65, :270:35, :271:42]
  wire              belong_5 = _GEN_16 >= s1_startElemPos & _GEN_16 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_16 = _GEN_16 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_5_T = mUopInfoReg_mask >> _maskIdx_T_16 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_17 = s1_isValidAddr & belong_5;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_5 = _GEN_17 & (ldstCtrlReg_vm | _elemMaskVec_5_T[0]) & {2'h0, curElemPos_5} >= splitStart;	// @[SVHLsu.scala:19:34, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [2:0]        curElemPos_6 = 3'h6 >> _GEN_13;	// @[SVHLsu.scala:144:35, :270:35]
  wire [19:0]       _GEN_18 = {17'h0, curElemPos_6};	// @[SVHLsu.scala:168:65, :270:35, :271:42]
  wire              belong_6 = _GEN_18 >= s1_startElemPos & _GEN_18 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_19 = _GEN_18 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_6_T = mUopInfoReg_mask >> _maskIdx_T_19 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_19 = s1_isValidAddr & belong_6;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_6 = _GEN_19 & (ldstCtrlReg_vm | _elemMaskVec_6_T[0]) & {2'h0, curElemPos_6} >= splitStart;	// @[SVHLsu.scala:19:34, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [2:0]        curElemPos_7 = 3'h7 >> _GEN_13;	// @[SVHLsu.scala:117:73, :270:35]
  wire [19:0]       _GEN_20 = {17'h0, curElemPos_7};	// @[SVHLsu.scala:168:65, :270:35, :271:42]
  wire              belong_7 = _GEN_20 >= s1_startElemPos & _GEN_20 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_22 = _GEN_20 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_7_T = mUopInfoReg_mask >> _maskIdx_T_22 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_21 = s1_isValidAddr & belong_7;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_7 = _GEN_21 & (ldstCtrlReg_vm | _elemMaskVec_7_T[0]) & {2'h0, curElemPos_7} >= splitStart;	// @[SVHLsu.scala:19:34, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_8 = 4'h8 >> _GEN_1;	// @[Mux.scala:81:58, SVHLsu.scala:270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_22 = {16'h0, curElemPos_8};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_8 = _GEN_22 >= s1_startElemPos & _GEN_22 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_25 = _GEN_22 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_8_T = mUopInfoReg_mask >> _maskIdx_T_25 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_23 = s1_isValidAddr & belong_8;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_8 = _GEN_23 & (ldstCtrlReg_vm | _elemMaskVec_8_T[0]) & {1'h0, curElemPos_8} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_9 = 4'h9 >> _GEN_1;	// @[SVHLsu.scala:144:35, :270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_24 = {16'h0, curElemPos_9};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_9 = _GEN_24 >= s1_startElemPos & _GEN_24 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_28 = _GEN_24 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_9_T = mUopInfoReg_mask >> _maskIdx_T_28 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_25 = s1_isValidAddr & belong_9;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_9 = _GEN_25 & (ldstCtrlReg_vm | _elemMaskVec_9_T[0]) & {1'h0, curElemPos_9} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_10 = 4'hA >> _GEN_1;	// @[SVHLsu.scala:144:35, :270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_26 = {16'h0, curElemPos_10};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_10 = _GEN_26 >= s1_startElemPos & _GEN_26 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_31 = _GEN_26 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_10_T = mUopInfoReg_mask >> _maskIdx_T_31 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_27 = s1_isValidAddr & belong_10;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_10 = _GEN_27 & (ldstCtrlReg_vm | _elemMaskVec_10_T[0]) & {1'h0, curElemPos_10} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_11 = 4'hB >> _GEN_1;	// @[SVHLsu.scala:117:45, :270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_28 = {16'h0, curElemPos_11};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_11 = _GEN_28 >= s1_startElemPos & _GEN_28 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_34 = _GEN_28 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_11_T = mUopInfoReg_mask >> _maskIdx_T_34 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_29 = s1_isValidAddr & belong_11;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_11 = _GEN_29 & (ldstCtrlReg_vm | _elemMaskVec_11_T[0]) & {1'h0, curElemPos_11} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_12 = 4'hC >> _GEN_1;	// @[SVHLsu.scala:144:35, :270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_30 = {16'h0, curElemPos_12};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_12 = _GEN_30 >= s1_startElemPos & _GEN_30 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_37 = _GEN_30 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_12_T = mUopInfoReg_mask >> _maskIdx_T_37 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_31 = s1_isValidAddr & belong_12;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_12 = _GEN_31 & (ldstCtrlReg_vm | _elemMaskVec_12_T[0]) & {1'h0, curElemPos_12} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_13 = 4'hD >> _GEN_1;	// @[SVHLsu.scala:144:35, :270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_32 = {16'h0, curElemPos_13};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_13 = _GEN_32 >= s1_startElemPos & _GEN_32 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_40 = _GEN_32 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_13_T = mUopInfoReg_mask >> _maskIdx_T_40 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_33 = s1_isValidAddr & belong_13;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_13 = _GEN_33 & (ldstCtrlReg_vm | _elemMaskVec_13_T[0]) & {1'h0, curElemPos_13} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_14 = 4'hE >> _GEN_1;	// @[SVHLsu.scala:144:35, :270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_34 = {16'h0, curElemPos_14};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_14 = _GEN_34 >= s1_startElemPos & _GEN_34 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_43 = _GEN_34 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_14_T = mUopInfoReg_mask >> _maskIdx_T_43 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_35 = s1_isValidAddr & belong_14;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_14 = _GEN_35 & (ldstCtrlReg_vm | _elemMaskVec_14_T[0]) & {1'h0, curElemPos_14} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [3:0]        curElemPos_15 = 4'hF >> _GEN_1;	// @[SVHLsu.scala:144:35, :270:35, SVLsuUtil.scala:250:25]
  wire [19:0]       _GEN_36 = {16'h0, curElemPos_15};	// @[SVHLsu.scala:251:42, :270:35, :271:42]
  wire              belong_15 = _GEN_36 >= s1_startElemPos & _GEN_36 < s1_endElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:{42,61,75}]
  wire [19:0]       _maskIdx_T_46 = _GEN_36 - s1_startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:271:42, :272:42]
  wire [127:0]      _elemMaskVec_15_T = mUopInfoReg_mask >> _maskIdx_T_46 + _GEN_3;	// @[SVHLsu.scala:29:34, :272:{42,60}, :275:52]
  wire              _GEN_37 = s1_isValidAddr & belong_15;	// @[SVHLsu.scala:25:30, :250:30, :257:27, :271:61, :274:{28,34}]
  wire              elemMaskVec_15 = _GEN_37 & (ldstCtrlReg_vm | _elemMaskVec_15_T[0]) & {1'h0, curElemPos_15} >= splitStart;	// @[SVHLsu.scala:21:35, :30:34, :41:34, :250:30, :257:27, :270:35, :274:{28,34}, :275:{33,52,78}]
  wire [31:0]       _GEN_38 = {{ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_0_valid}, {ldstUopQueue_16_valid}, {ldstUopQueue_15_valid}, {ldstUopQueue_14_valid}, {ldstUopQueue_13_valid}, {ldstUopQueue_12_valid}, {ldstUopQueue_11_valid}, {ldstUopQueue_10_valid}, {ldstUopQueue_9_valid}, {ldstUopQueue_8_valid}, {ldstUopQueue_7_valid}, {ldstUopQueue_6_valid}, {ldstUopQueue_5_valid}, {ldstUopQueue_4_valid}, {ldstUopQueue_3_valid}, {ldstUopQueue_2_valid}, {ldstUopQueue_1_valid}, {ldstUopQueue_0_valid}};	// @[SVHLsu.scala:48:34, :301:41]
  wire [31:0]       _GEN_39 = {{ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_0_memOp}, {ldstUopQueue_16_memOp}, {ldstUopQueue_15_memOp}, {ldstUopQueue_14_memOp}, {ldstUopQueue_13_memOp}, {ldstUopQueue_12_memOp}, {ldstUopQueue_11_memOp}, {ldstUopQueue_10_memOp}, {ldstUopQueue_9_memOp}, {ldstUopQueue_8_memOp}, {ldstUopQueue_7_memOp}, {ldstUopQueue_6_memOp}, {ldstUopQueue_5_memOp}, {ldstUopQueue_4_memOp}, {ldstUopQueue_3_memOp}, {ldstUopQueue_2_memOp}, {ldstUopQueue_1_memOp}, {ldstUopQueue_0_memOp}};	// @[SVHLsu.scala:48:34, :301:41]
  wire [31:0][63:0] _GEN_40 = {{ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_0_addr}, {ldstUopQueue_16_addr}, {ldstUopQueue_15_addr}, {ldstUopQueue_14_addr}, {ldstUopQueue_13_addr}, {ldstUopQueue_12_addr}, {ldstUopQueue_11_addr}, {ldstUopQueue_10_addr}, {ldstUopQueue_9_addr}, {ldstUopQueue_8_addr}, {ldstUopQueue_7_addr}, {ldstUopQueue_6_addr}, {ldstUopQueue_5_addr}, {ldstUopQueue_4_addr}, {ldstUopQueue_3_addr}, {ldstUopQueue_2_addr}, {ldstUopQueue_1_addr}, {ldstUopQueue_0_addr}};	// @[SVHLsu.scala:48:34, :301:41]
  wire [31:0]       _GEN_41 = {{ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}, {ldstUopQueue_16_xcpt_xcptValid}, {ldstUopQueue_15_xcpt_xcptValid}, {ldstUopQueue_14_xcpt_xcptValid}, {ldstUopQueue_13_xcpt_xcptValid}, {ldstUopQueue_12_xcpt_xcptValid}, {ldstUopQueue_11_xcpt_xcptValid}, {ldstUopQueue_10_xcpt_xcptValid}, {ldstUopQueue_9_xcpt_xcptValid}, {ldstUopQueue_8_xcpt_xcptValid}, {ldstUopQueue_7_xcpt_xcptValid}, {ldstUopQueue_6_xcpt_xcptValid}, {ldstUopQueue_5_xcpt_xcptValid}, {ldstUopQueue_4_xcpt_xcptValid}, {ldstUopQueue_3_xcpt_xcptValid}, {ldstUopQueue_2_xcpt_xcptValid}, {ldstUopQueue_1_xcpt_xcptValid}, {ldstUopQueue_0_xcpt_xcptValid}};	// @[SVHLsu.scala:48:34, :301:41]
  wire              isNoXcptUop = _GEN_38[issueLdstPtr] & ~_GEN_41[issueLdstPtr];	// @[SVHLsu.scala:46:34, :301:{38,41}]
  wire              _T_181 = vregInfoStatusVec_0 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_22 = ldstCtrlReg_isStore & _T_181 & vregInfoIdxVec_0 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_42 = vregInfoOffsetVec_0 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_43 = vregInfoOffsetVec_0 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_44 = vregInfoOffsetVec_0 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_45 = vregInfoOffsetVec_0 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_46 = vregInfoOffsetVec_0 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_47 = vregInfoOffsetVec_0 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_48 = vregInfoOffsetVec_0 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_49 = _T_22 & _GEN_42;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_50 = _T_22 & _GEN_43;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_51 = _T_22 & _GEN_44;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_52 = _T_22 & _GEN_45;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_53 = _T_22 & _GEN_46;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_54 = _T_22 & _GEN_47;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_55 = _T_22 & _GEN_48;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_56 = _T_22 & (&vregInfoOffsetVec_0);	// @[SVHLsu.scala:34:36, :311:31, :314:{90,129}, :316:34, :317:34]
  wire              _T_184 = vregInfoStatusVec_1 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_26 = ldstCtrlReg_isStore & _T_184 & vregInfoIdxVec_1 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_57 = _T_26 & vregInfoOffsetVec_1 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_58 = _T_26 & vregInfoOffsetVec_1 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_59 = _T_26 & vregInfoOffsetVec_1 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_60 = _T_26 & vregInfoOffsetVec_1 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_61 = _T_26 & vregInfoOffsetVec_1 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_62 = _T_26 & vregInfoOffsetVec_1 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_63 = _T_26 & vregInfoOffsetVec_1 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_64 = _T_26 & (&vregInfoOffsetVec_1);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _T_187 = vregInfoStatusVec_2 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_30 = ldstCtrlReg_isStore & _T_187 & vregInfoIdxVec_2 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_65 = vregInfoOffsetVec_2 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_66 = vregInfoOffsetVec_2 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_67 = vregInfoOffsetVec_2 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_68 = vregInfoOffsetVec_2 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_69 = vregInfoOffsetVec_2 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_70 = vregInfoOffsetVec_2 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_71 = vregInfoOffsetVec_2 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_72 = _T_30 ? _GEN_65 | _GEN_57 | _GEN_49 : _GEN_57 | _GEN_49;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_73 = _T_30 ? _GEN_66 | _GEN_58 | _GEN_50 : _GEN_58 | _GEN_50;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_74 = _T_30 ? _GEN_67 | _GEN_59 | _GEN_51 : _GEN_59 | _GEN_51;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_75 = _T_30 ? _GEN_68 | _GEN_60 | _GEN_52 : _GEN_60 | _GEN_52;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_76 = _T_30 ? _GEN_69 | _GEN_61 | _GEN_53 : _GEN_61 | _GEN_53;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_77 = _T_30 ? _GEN_70 | _GEN_62 | _GEN_54 : _GEN_62 | _GEN_54;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_78 = _T_30 ? _GEN_71 | _GEN_63 | _GEN_55 : _GEN_63 | _GEN_55;	// @[SVHLsu.scala:311:31, :314:{90,129}, :316:34, :317:34]
  wire              _GEN_79 = _T_30 ? (&vregInfoOffsetVec_2) | _GEN_64 | _GEN_56 : _GEN_64 | _GEN_56;	// @[SVHLsu.scala:34:36, :311:31, :314:{90,129}, :316:34, :317:34]
  wire              _T_190 = vregInfoStatusVec_3 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_34 = ldstCtrlReg_isStore & _T_190 & vregInfoIdxVec_3 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_80 = _T_34 & vregInfoOffsetVec_3 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_81 = _T_34 & vregInfoOffsetVec_3 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_82 = _T_34 & vregInfoOffsetVec_3 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_83 = _T_34 & vregInfoOffsetVec_3 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_84 = _T_34 & vregInfoOffsetVec_3 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_85 = _T_34 & vregInfoOffsetVec_3 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_86 = _T_34 & vregInfoOffsetVec_3 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_87 = _T_34 & (&vregInfoOffsetVec_3);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _T_193 = vregInfoStatusVec_4 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_38 = ldstCtrlReg_isStore & _T_193 & vregInfoIdxVec_4 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_88 = vregInfoOffsetVec_4 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_89 = vregInfoOffsetVec_4 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_90 = vregInfoOffsetVec_4 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_91 = vregInfoOffsetVec_4 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_92 = vregInfoOffsetVec_4 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_93 = vregInfoOffsetVec_4 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_94 = vregInfoOffsetVec_4 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_95 = _T_38 ? _GEN_88 | _GEN_80 | _GEN_72 : _GEN_80 | _GEN_72;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_96 = _T_38 ? _GEN_89 | _GEN_81 | _GEN_73 : _GEN_81 | _GEN_73;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_97 = _T_38 ? _GEN_90 | _GEN_82 | _GEN_74 : _GEN_82 | _GEN_74;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_98 = _T_38 ? _GEN_91 | _GEN_83 | _GEN_75 : _GEN_83 | _GEN_75;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_99 = _T_38 ? _GEN_92 | _GEN_84 | _GEN_76 : _GEN_84 | _GEN_76;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_100 = _T_38 ? _GEN_93 | _GEN_85 | _GEN_77 : _GEN_85 | _GEN_77;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_101 = _T_38 ? _GEN_94 | _GEN_86 | _GEN_78 : _GEN_86 | _GEN_78;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_102 = _T_38 ? (&vregInfoOffsetVec_4) | _GEN_87 | _GEN_79 : _GEN_87 | _GEN_79;	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34, :317:34]
  wire              _T_196 = vregInfoStatusVec_5 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_42 = ldstCtrlReg_isStore & _T_196 & vregInfoIdxVec_5 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_103 = _T_42 & vregInfoOffsetVec_5 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_104 = _T_42 & vregInfoOffsetVec_5 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_105 = _T_42 & vregInfoOffsetVec_5 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_106 = _T_42 & vregInfoOffsetVec_5 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_107 = _T_42 & vregInfoOffsetVec_5 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_108 = _T_42 & vregInfoOffsetVec_5 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_109 = _T_42 & vregInfoOffsetVec_5 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_110 = _T_42 & (&vregInfoOffsetVec_5);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _T_199 = vregInfoStatusVec_6 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_46 = ldstCtrlReg_isStore & _T_199 & vregInfoIdxVec_6 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_111 = vregInfoOffsetVec_6 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_112 = vregInfoOffsetVec_6 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_113 = vregInfoOffsetVec_6 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_114 = vregInfoOffsetVec_6 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_115 = vregInfoOffsetVec_6 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_116 = vregInfoOffsetVec_6 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_117 = vregInfoOffsetVec_6 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_118 = _T_46 ? _GEN_111 | _GEN_103 | _GEN_95 : _GEN_103 | _GEN_95;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_119 = _T_46 ? _GEN_112 | _GEN_104 | _GEN_96 : _GEN_104 | _GEN_96;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_120 = _T_46 ? _GEN_113 | _GEN_105 | _GEN_97 : _GEN_105 | _GEN_97;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_121 = _T_46 ? _GEN_114 | _GEN_106 | _GEN_98 : _GEN_106 | _GEN_98;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_122 = _T_46 ? _GEN_115 | _GEN_107 | _GEN_99 : _GEN_107 | _GEN_99;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_123 = _T_46 ? _GEN_116 | _GEN_108 | _GEN_100 : _GEN_108 | _GEN_100;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_124 = _T_46 ? _GEN_117 | _GEN_109 | _GEN_101 : _GEN_109 | _GEN_101;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_125 = _T_46 ? (&vregInfoOffsetVec_6) | _GEN_110 | _GEN_102 : _GEN_110 | _GEN_102;	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34, :317:34]
  wire              _T_202 = vregInfoStatusVec_7 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_50 = ldstCtrlReg_isStore & _T_202 & vregInfoIdxVec_7 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_126 = _T_50 & vregInfoOffsetVec_7 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_127 = _T_50 & vregInfoOffsetVec_7 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_128 = _T_50 & vregInfoOffsetVec_7 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_129 = _T_50 & vregInfoOffsetVec_7 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_130 = _T_50 & vregInfoOffsetVec_7 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_131 = _T_50 & vregInfoOffsetVec_7 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_132 = _T_50 & vregInfoOffsetVec_7 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_133 = _T_50 & (&vregInfoOffsetVec_7);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _T_205 = vregInfoStatusVec_8 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_54 = ldstCtrlReg_isStore & _T_205 & vregInfoIdxVec_8 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_134 = vregInfoOffsetVec_8 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_135 = vregInfoOffsetVec_8 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_136 = vregInfoOffsetVec_8 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_137 = vregInfoOffsetVec_8 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_138 = vregInfoOffsetVec_8 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_139 = vregInfoOffsetVec_8 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_140 = vregInfoOffsetVec_8 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_141 = _T_54 ? _GEN_134 | _GEN_126 | _GEN_118 : _GEN_126 | _GEN_118;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_142 = _T_54 ? _GEN_135 | _GEN_127 | _GEN_119 : _GEN_127 | _GEN_119;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_143 = _T_54 ? _GEN_136 | _GEN_128 | _GEN_120 : _GEN_128 | _GEN_120;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_144 = _T_54 ? _GEN_137 | _GEN_129 | _GEN_121 : _GEN_129 | _GEN_121;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_145 = _T_54 ? _GEN_138 | _GEN_130 | _GEN_122 : _GEN_130 | _GEN_122;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_146 = _T_54 ? _GEN_139 | _GEN_131 | _GEN_123 : _GEN_131 | _GEN_123;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_147 = _T_54 ? _GEN_140 | _GEN_132 | _GEN_124 : _GEN_132 | _GEN_124;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_148 = _T_54 ? (&vregInfoOffsetVec_8) | _GEN_133 | _GEN_125 : _GEN_133 | _GEN_125;	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34, :317:34]
  wire              _T_208 = vregInfoStatusVec_9 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_58 = ldstCtrlReg_isStore & _T_208 & vregInfoIdxVec_9 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_149 = _T_58 & vregInfoOffsetVec_9 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_150 = _T_58 & vregInfoOffsetVec_9 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_151 = _T_58 & vregInfoOffsetVec_9 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_152 = _T_58 & vregInfoOffsetVec_9 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_153 = _T_58 & vregInfoOffsetVec_9 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_154 = _T_58 & vregInfoOffsetVec_9 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_155 = _T_58 & vregInfoOffsetVec_9 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_156 = _T_58 & (&vregInfoOffsetVec_9);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _T_211 = vregInfoStatusVec_10 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_62 = ldstCtrlReg_isStore & _T_211 & vregInfoIdxVec_10 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_157 = vregInfoOffsetVec_10 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_158 = vregInfoOffsetVec_10 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_159 = vregInfoOffsetVec_10 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_160 = vregInfoOffsetVec_10 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_161 = vregInfoOffsetVec_10 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_162 = vregInfoOffsetVec_10 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_163 = vregInfoOffsetVec_10 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_164 = _T_62 ? _GEN_157 | _GEN_149 | _GEN_141 : _GEN_149 | _GEN_141;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_165 = _T_62 ? _GEN_158 | _GEN_150 | _GEN_142 : _GEN_150 | _GEN_142;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_166 = _T_62 ? _GEN_159 | _GEN_151 | _GEN_143 : _GEN_151 | _GEN_143;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_167 = _T_62 ? _GEN_160 | _GEN_152 | _GEN_144 : _GEN_152 | _GEN_144;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_168 = _T_62 ? _GEN_161 | _GEN_153 | _GEN_145 : _GEN_153 | _GEN_145;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_169 = _T_62 ? _GEN_162 | _GEN_154 | _GEN_146 : _GEN_154 | _GEN_146;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_170 = _T_62 ? _GEN_163 | _GEN_155 | _GEN_147 : _GEN_155 | _GEN_147;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_171 = _T_62 ? (&vregInfoOffsetVec_10) | _GEN_156 | _GEN_148 : _GEN_156 | _GEN_148;	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34, :317:34]
  wire              _T_214 = vregInfoStatusVec_11 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_66 = ldstCtrlReg_isStore & _T_214 & vregInfoIdxVec_11 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_172 = _T_66 & vregInfoOffsetVec_11 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_173 = _T_66 & vregInfoOffsetVec_11 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_174 = _T_66 & vregInfoOffsetVec_11 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_175 = _T_66 & vregInfoOffsetVec_11 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_176 = _T_66 & vregInfoOffsetVec_11 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_177 = _T_66 & vregInfoOffsetVec_11 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_178 = _T_66 & vregInfoOffsetVec_11 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_179 = _T_66 & (&vregInfoOffsetVec_11);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _T_217 = vregInfoStatusVec_12 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_70 = ldstCtrlReg_isStore & _T_217 & vregInfoIdxVec_12 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_180 = vregInfoOffsetVec_12 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_181 = vregInfoOffsetVec_12 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_182 = vregInfoOffsetVec_12 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_183 = vregInfoOffsetVec_12 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_184 = vregInfoOffsetVec_12 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_185 = vregInfoOffsetVec_12 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_186 = vregInfoOffsetVec_12 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_187 = _T_70 ? _GEN_180 | _GEN_172 | _GEN_164 : _GEN_172 | _GEN_164;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_188 = _T_70 ? _GEN_181 | _GEN_173 | _GEN_165 : _GEN_173 | _GEN_165;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_189 = _T_70 ? _GEN_182 | _GEN_174 | _GEN_166 : _GEN_174 | _GEN_166;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_190 = _T_70 ? _GEN_183 | _GEN_175 | _GEN_167 : _GEN_175 | _GEN_167;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_191 = _T_70 ? _GEN_184 | _GEN_176 | _GEN_168 : _GEN_176 | _GEN_168;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_192 = _T_70 ? _GEN_185 | _GEN_177 | _GEN_169 : _GEN_177 | _GEN_169;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_193 = _T_70 ? _GEN_186 | _GEN_178 | _GEN_170 : _GEN_178 | _GEN_170;	// @[SVHLsu.scala:314:{90,129}, :316:34, :317:34]
  wire              _GEN_194 = _T_70 ? (&vregInfoOffsetVec_12) | _GEN_179 | _GEN_171 : _GEN_179 | _GEN_171;	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34, :317:34]
  wire              _T_220 = vregInfoStatusVec_13 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_74 = ldstCtrlReg_isStore & _T_220 & vregInfoIdxVec_13 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_195 = _T_74 & vregInfoOffsetVec_13 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_196 = _T_74 & vregInfoOffsetVec_13 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_197 = _T_74 & vregInfoOffsetVec_13 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_198 = _T_74 & vregInfoOffsetVec_13 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_199 = _T_74 & vregInfoOffsetVec_13 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_200 = _T_74 & vregInfoOffsetVec_13 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_201 = _T_74 & vregInfoOffsetVec_13 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_202 = _T_74 & (&vregInfoOffsetVec_13);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _T_223 = vregInfoStatusVec_14 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_78 = ldstCtrlReg_isStore & _T_223 & vregInfoIdxVec_14 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_203 = vregInfoOffsetVec_14 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :316:34]
  wire              _GEN_204 = vregInfoOffsetVec_14 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_205 = vregInfoOffsetVec_14 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :316:34]
  wire              _GEN_206 = vregInfoOffsetVec_14 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :316:34]
  wire              _GEN_207 = vregInfoOffsetVec_14 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :316:34]
  wire              _GEN_208 = vregInfoOffsetVec_14 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _GEN_209 = vregInfoOffsetVec_14 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :316:34]
  wire              _T_226 = vregInfoStatusVec_15 == 3'h3;	// @[SVHLsu.scala:32:36, :282:45, :314:59]
  wire              _T_82 = ldstCtrlReg_isStore & _T_226 & vregInfoIdxVec_15 == issueLdstPtr;	// @[SVHLsu.scala:30:34, :33:36, :46:34, :314:{59,90,111}]
  wire              _GEN_210 = _T_82 & vregInfoOffsetVec_15 == 3'h0;	// @[SVHLsu.scala:29:47, :34:36, :314:{90,129}, :316:34]
  wire              _GEN_211 = _T_82 & vregInfoOffsetVec_15 == 3'h1;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_212 = _T_82 & vregInfoOffsetVec_15 == 3'h2;	// @[SVHLsu.scala:34:36, :146:48, :314:{90,129}, :316:34]
  wire              _GEN_213 = _T_82 & vregInfoOffsetVec_15 == 3'h3;	// @[SVHLsu.scala:34:36, :282:45, :314:{90,129}, :316:34]
  wire              _GEN_214 = _T_82 & vregInfoOffsetVec_15 == 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              _GEN_215 = _T_82 & vregInfoOffsetVec_15 == 3'h5;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_216 = _T_82 & vregInfoOffsetVec_15 == 3'h6;	// @[SVHLsu.scala:34:36, :144:35, :314:{90,129}, :316:34]
  wire              _GEN_217 = _T_82 & (&vregInfoOffsetVec_15);	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34]
  wire              completeLdst = ~ldstUopQueue_0_valid & ~ldstUopQueue_1_valid & ~ldstUopQueue_2_valid & ~ldstUopQueue_3_valid & ~ldstUopQueue_4_valid & ~ldstUopQueue_5_valid & ~ldstUopQueue_6_valid & ~ldstUopQueue_7_valid & ~ldstUopQueue_8_valid & ~ldstUopQueue_9_valid & ~ldstUopQueue_10_valid & ~ldstUopQueue_11_valid & ~ldstUopQueue_12_valid & ~ldstUopQueue_13_valid & ~ldstUopQueue_14_valid & ~ldstUopQueue_15_valid & ~ldstUopQueue_16_valid;	// @[SVHLsu.scala:48:34, :357:{40,58}]
  wire              wbValid = (_vregWbReady_T | completeLdst) & (vregInfoStatusVec_0 == 3'h4 | vregInfoStatusVec_0 == 3'h1) & (vregInfoStatusVec_1 == 3'h4 | vregInfoStatusVec_1 == 3'h1) & (vregInfoStatusVec_2 == 3'h4 | vregInfoStatusVec_2 == 3'h1) & (vregInfoStatusVec_3 == 3'h4 | vregInfoStatusVec_3 == 3'h1) & (vregInfoStatusVec_4 == 3'h4 | vregInfoStatusVec_4 == 3'h1) & (vregInfoStatusVec_5 == 3'h4 | vregInfoStatusVec_5 == 3'h1) & (vregInfoStatusVec_6 == 3'h4 | vregInfoStatusVec_6 == 3'h1) & (vregInfoStatusVec_7 == 3'h4 | vregInfoStatusVec_7 == 3'h1) & (vregInfoStatusVec_8 == 3'h4 | vregInfoStatusVec_8 == 3'h1) & (vregInfoStatusVec_9 == 3'h4 | vregInfoStatusVec_9 == 3'h1) & (vregInfoStatusVec_10 == 3'h4 | vregInfoStatusVec_10 == 3'h1) & (vregInfoStatusVec_11 == 3'h4 | vregInfoStatusVec_11 == 3'h1) & (vregInfoStatusVec_12 == 3'h4 | vregInfoStatusVec_12 == 3'h1) & (vregInfoStatusVec_13 == 3'h4 | vregInfoStatusVec_13 == 3'h1) & (vregInfoStatusVec_14 == 3'h4 | vregInfoStatusVec_14 == 3'h1) & (vregInfoStatusVec_15 == 3'h4 | vregInfoStatusVec_15 == 3'h1) | hasXcpt;	// @[Mux.scala:81:58, SVHLsu.scala:32:36, :60:34, :113:78, :146:48, :357:40, :399:{73,101,111}, :400:{51,68}, :401:43]
  wire              fofValid = ldstCtrlReg_unitSMop == 5'h10 & (|xcptVlReg);	// @[SVHLsu.scala:30:34, :51:34, :402:{52,87,100}, SVLsuUtil.scala:235:36]
  wire [13:0]       _GEN_218 = {7'h0, io_mUop_bits_uop_info_vstart};	// @[SVHLsu.scala:118:30, :121:34]
  wire [3:0]        _elemInnerOffset_T = {3'h0, curElemPos[0]} << _GEN_1;	// @[SVHLsu.scala:29:47, :270:35, :285:70, SVLsuUtil.scala:250:25]
  wire [3:0]        _elemInnerOffset_T_4 = {3'h0, curElemPos_1[0]} << _GEN_1;	// @[SVHLsu.scala:29:47, :270:35, :285:70, SVLsuUtil.scala:250:25]
  wire [6:0]        _elemInnerOffset_T_32 = {3'h0, curElemPos_8} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire [6:0]        _elemInnerOffset_T_36 = {3'h0, curElemPos_9} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire [6:0]        _elemInnerOffset_T_40 = {3'h0, curElemPos_10} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire [6:0]        _elemInnerOffset_T_44 = {3'h0, curElemPos_11} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire [6:0]        _elemInnerOffset_T_48 = {3'h0, curElemPos_12} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire [6:0]        _elemInnerOffset_T_52 = {3'h0, curElemPos_13} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire [6:0]        _elemInnerOffset_T_56 = {3'h0, curElemPos_14} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire [6:0]        _elemInnerOffset_T_60 = {3'h0, curElemPos_15} << _GEN;	// @[SVHLsu.scala:29:47, :177:39, :270:35, :285:70]
  wire              _GEN_219 = _GEN_39[commitPtr];	// @[SVHLsu.scala:47:34, :301:41, :365:86]
  wire [31:0]       _GEN_220 = {{ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}, {ldstUopQueue_16_xcpt_ma}, {ldstUopQueue_15_xcpt_ma}, {ldstUopQueue_14_xcpt_ma}, {ldstUopQueue_13_xcpt_ma}, {ldstUopQueue_12_xcpt_ma}, {ldstUopQueue_11_xcpt_ma}, {ldstUopQueue_10_xcpt_ma}, {ldstUopQueue_9_xcpt_ma}, {ldstUopQueue_8_xcpt_ma}, {ldstUopQueue_7_xcpt_ma}, {ldstUopQueue_6_xcpt_ma}, {ldstUopQueue_5_xcpt_ma}, {ldstUopQueue_4_xcpt_ma}, {ldstUopQueue_3_xcpt_ma}, {ldstUopQueue_2_xcpt_ma}, {ldstUopQueue_1_xcpt_ma}, {ldstUopQueue_0_xcpt_ma}};	// @[SVHLsu.scala:48:34, :365:86]
  wire              _GEN_221 = _GEN_220[commitPtr];	// @[SVHLsu.scala:47:34, :365:86]
  wire [31:0]       _GEN_222 = {{ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}, {ldstUopQueue_16_xcpt_pf}, {ldstUopQueue_15_xcpt_pf}, {ldstUopQueue_14_xcpt_pf}, {ldstUopQueue_13_xcpt_pf}, {ldstUopQueue_12_xcpt_pf}, {ldstUopQueue_11_xcpt_pf}, {ldstUopQueue_10_xcpt_pf}, {ldstUopQueue_9_xcpt_pf}, {ldstUopQueue_8_xcpt_pf}, {ldstUopQueue_7_xcpt_pf}, {ldstUopQueue_6_xcpt_pf}, {ldstUopQueue_5_xcpt_pf}, {ldstUopQueue_4_xcpt_pf}, {ldstUopQueue_3_xcpt_pf}, {ldstUopQueue_2_xcpt_pf}, {ldstUopQueue_1_xcpt_pf}, {ldstUopQueue_0_xcpt_pf}};	// @[SVHLsu.scala:48:34, :365:86]
  wire              _GEN_223 = _GEN_222[commitPtr];	// @[SVHLsu.scala:47:34, :365:86]
  wire [31:0]       _GEN_224 = {{ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}, {ldstUopQueue_16_xcpt_ae}, {ldstUopQueue_15_xcpt_ae}, {ldstUopQueue_14_xcpt_ae}, {ldstUopQueue_13_xcpt_ae}, {ldstUopQueue_12_xcpt_ae}, {ldstUopQueue_11_xcpt_ae}, {ldstUopQueue_10_xcpt_ae}, {ldstUopQueue_9_xcpt_ae}, {ldstUopQueue_8_xcpt_ae}, {ldstUopQueue_7_xcpt_ae}, {ldstUopQueue_6_xcpt_ae}, {ldstUopQueue_5_xcpt_ae}, {ldstUopQueue_4_xcpt_ae}, {ldstUopQueue_3_xcpt_ae}, {ldstUopQueue_2_xcpt_ae}, {ldstUopQueue_1_xcpt_ae}, {ldstUopQueue_0_xcpt_ae}};	// @[SVHLsu.scala:48:34, :365:86]
  wire              _GEN_225 = _GEN_224[commitPtr];	// @[SVHLsu.scala:47:34, :365:86]
  wire [31:0]       _GEN_226 = {{ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}, {ldstUopQueue_16_xcpt_gf}, {ldstUopQueue_15_xcpt_gf}, {ldstUopQueue_14_xcpt_gf}, {ldstUopQueue_13_xcpt_gf}, {ldstUopQueue_12_xcpt_gf}, {ldstUopQueue_11_xcpt_gf}, {ldstUopQueue_10_xcpt_gf}, {ldstUopQueue_9_xcpt_gf}, {ldstUopQueue_8_xcpt_gf}, {ldstUopQueue_7_xcpt_gf}, {ldstUopQueue_6_xcpt_gf}, {ldstUopQueue_5_xcpt_gf}, {ldstUopQueue_4_xcpt_gf}, {ldstUopQueue_3_xcpt_gf}, {ldstUopQueue_2_xcpt_gf}, {ldstUopQueue_1_xcpt_gf}, {ldstUopQueue_0_xcpt_gf}};	// @[SVHLsu.scala:48:34, :365:86]
  wire              _GEN_227 = _GEN_226[commitPtr];	// @[SVHLsu.scala:47:34, :365:86]
  wire [31:0][7:0]  _GEN_228 = {{ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_0_pos}, {ldstUopQueue_16_pos}, {ldstUopQueue_15_pos}, {ldstUopQueue_14_pos}, {ldstUopQueue_13_pos}, {ldstUopQueue_12_pos}, {ldstUopQueue_11_pos}, {ldstUopQueue_10_pos}, {ldstUopQueue_9_pos}, {ldstUopQueue_8_pos}, {ldstUopQueue_7_pos}, {ldstUopQueue_6_pos}, {ldstUopQueue_5_pos}, {ldstUopQueue_4_pos}, {ldstUopQueue_3_pos}, {ldstUopQueue_2_pos}, {ldstUopQueue_1_pos}, {ldstUopQueue_0_pos}};	// @[SVHLsu.scala:48:34, :365:86]
  wire [7:0]        _memXcpt_T = {io_dataExchange_xcpt_ma_ld, io_dataExchange_xcpt_ma_st, io_dataExchange_xcpt_pf_ld, io_dataExchange_xcpt_pf_st, io_dataExchange_xcpt_gf_ld, io_dataExchange_xcpt_gf_st, io_dataExchange_xcpt_ae_ld, io_dataExchange_xcpt_ae_st};	// @[SVHLsu.scala:59:48]
  wire [3:0]        _GEN_229 = {1'h0, io_mUop_bits_uop_ctrl_funct6[1:0] == 2'h2 ? 3'h4 : {1'h0, io_mUop_bits_uop_ctrl_funct6[1:0] == 2'h1 ? 2'h2 : 2'h1}};	// @[Mux.scala:81:{58,61}, SVHLsu.scala:21:35, :90:26, SVLsuUtil.scala:211:26]
  wire [3:0]        ldstCtrl_ldstType = (&(io_mUop_bits_uop_ctrl_funct6[1:0])) ? 4'h8 : _GEN_229;	// @[Mux.scala:81:{58,61}, SVLsuUtil.scala:211:26]
  wire              _ldstCtrl_ctrl_unitSMop_T = io_mUop_bits_uop_ctrl_funct6[1:0] == 2'h0;	// @[SVHLsu.scala:19:34, SVLsuUtil.scala:211:26, :224:35]
  wire [4:0]        ldstCtrl_unitSMop = _ldstCtrl_ctrl_unitSMop_T ? io_mUop_bits_uop_ctrl_vs2 : 5'h1F;	// @[SVLsuUtil.scala:224:{29,35}]
  wire              _leftLen_T = ldstCtrl_unitSMop == 5'h8;	// @[SVHLsu.scala:260:41, SVLsuUtil.scala:224:29, :230:46]
  wire [3:0]        _ldstCtrl_ctrl_nfield_T_1 = {1'h0, io_mUop_bits_uop_ctrl_funct6[5:3]} + 4'h1;	// @[SVHLsu.scala:21:35, :215:98, SVLsuUtil.scala:210:26, :230:88]
  wire [3:0]        ldstCtrl_nfield = _leftLen_T ? 4'h1 : _ldstCtrl_ctrl_nfield_T_1;	// @[SVHLsu.scala:215:98, SVLsuUtil.scala:230:{31,46,88}]
  wire [1:0]        ldstCtrl_log2Memwb = ldstCtrl_ldstType == 4'h8 | ldstCtrl_ldstType == 4'h2 ? io_mUop_bits_uop_info_vsew[1:0] : io_mUop_bits_uop_ctrl_funct3[1:0];	// @[Mux.scala:81:58, SVLsuUtil.scala:227:35, :229:{46,85}, :233:{31,68}]
  wire [4:0]        ldstCtrl_mlen = 5'h10 >> ldstCtrl_log2Memwb;	// @[SVLsuUtil.scala:233:31, :235:36]
  wire [4:0]        ldstCtrl_elen = 5'h10 >> io_mUop_bits_uop_ctrl_funct3[1:0];	// @[SVLsuUtil.scala:227:35, :235:36, :236:36]
  wire [2:0]        _ldstCtrl_ctrl_log2Mlen_WIRE = {ldstCtrl_mlen[4], ldstCtrl_mlen[2:1] | {2{ldstCtrl_mlen[3]}}};	// @[Mux.scala:27:73, :29:36, SVLsuUtil.scala:235:36]
  wire [2:0]        _ldstCtrl_ctrl_log2Elen_WIRE = {ldstCtrl_elen[4], ldstCtrl_elen[2:1] | {2{ldstCtrl_elen[3]}}};	// @[Mux.scala:27:73, :29:36, SVLsuUtil.scala:236:36]
  wire              _ldstCtrl_ctrl_log2MinLen_T = _ldstCtrl_ctrl_log2Elen_WIRE < _ldstCtrl_ctrl_log2Mlen_WIRE;	// @[Mux.scala:27:73, SVLsuUtil.scala:240:42]
  wire [13:0]       doneLen = {7'h0, io_mUop_bits_uop_uopIdx} << (_ldstCtrl_ctrl_log2MinLen_T ? _ldstCtrl_ctrl_log2Elen_WIRE : _ldstCtrl_ctrl_log2Mlen_WIRE);	// @[Mux.scala:27:73, SVHLsu.scala:118:30, SVLsuUtil.scala:240:42]
  wire [7:0]        _GEN_230 = io_mUop_bits_uop_info_vl + 8'h7;	// @[SVHLsu.scala:117:73]
  wire [13:0]       _GEN_231 = {6'h0, ldstCtrl_unitSMop == 5'hB ? {3'h0, _GEN_230[7:3]} : io_mUop_bits_uop_info_vl};	// @[Mux.scala:81:61, SVHLsu.scala:29:47, :117:{26,45,73,80}, :119:107, :260:41, SVLsuUtil.scala:224:29]
  wire [13:0]       _leftLen_T_4 = _GEN_231 > doneLen ? _GEN_231 - doneLen : 14'h0;	// @[SVHLsu.scala:118:30, :119:{97,107,127}]
  wire [13:0]       _GEN_232 = {9'h0, ldstCtrl_mlen};	// @[SVHLsu.scala:119:26, SVLsuUtil.scala:235:36]
  wire [13:0]       leftLen = _leftLen_T ? _GEN_232 : _leftLen_T_4;	// @[SVHLsu.scala:119:{26,97}, SVLsuUtil.scala:230:46]
  wire              _T_13 = io_mUop_valid & (io_mUop_bits_uop_ctrl_load | io_mUop_bits_uop_ctrl_store) & ldstCtrl_nfield == 4'h1;	// @[SVHLsu.scala:129:{61,80}, :215:98, SVLsuUtil.scala:230:31, Vsplit.scala:74:21]
  wire              _GEN_233 = _T_9 & _T_13;	// @[SVHLsu.scala:29:34, :86:33, :128:34, :129:{61,89}, :130:26]
  wire              _GEN_234 = _T_9 & _T_13 & (vregInfoStatusVec_0 | vregInfoStatusVec_1 | vregInfoStatusVec_2 | vregInfoStatusVec_3 | vregInfoStatusVec_4 | vregInfoStatusVec_5 | vregInfoStatusVec_6 | vregInfoStatusVec_7 | vregInfoStatusVec_8 | vregInfoStatusVec_9 | vregInfoStatusVec_10 | vregInfoStatusVec_11 | vregInfoStatusVec_12 | vregInfoStatusVec_13 | vregInfoStatusVec_14 | vregInfoStatusVec_15) == 3'h0;	// @[ParallelMux.scala:36:55, SVHLsu.scala:29:47, :32:36, :35:36, :86:33, :126:52, :128:34, :129:{61,89}, :142:30, :145:42]
  wire [63:0]       s1_alignedAddr = {s1_addr[63:3], 3'h0};	// @[Cat.scala:33:92, Reg.scala:19:16, SVHLsu.scala:29:47, SVLsuUtil.scala:255:17]
  wire              canEnqueue = s1_isValidAddr & (ldstCtrlReg_vm | (|{elemMaskVec_15, elemMaskVec_14, elemMaskVec_13, elemMaskVec_12, elemMaskVec_11, elemMaskVec_10, elemMaskVec_9, elemMaskVec_8, elemMaskVec_7, elemMaskVec_6, elemMaskVec_5, elemMaskVec_4, elemMaskVec_3, elemMaskVec_2, elemMaskVec_1, elemMaskVec_0})) & s1_curSplitIdx + {1'h0, s1_canLoadElemCnt} >= splitStart;	// @[Reg.scala:19:16, SVHLsu.scala:21:35, :25:30, :30:34, :41:34, :44:35, :250:30, :251:{35,42}, :257:27, :258:{20,39,74,94}, :274:{28,34}]
  wire              _GEN_235 = s1_isValidAddr & ldstEnqPtr == 5'h0;	// @[SVHLsu.scala:25:30, :29:47, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_236 = s1_isValidAddr & ldstEnqPtr == 5'h1;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_237 = s1_isValidAddr & ldstEnqPtr == 5'h2;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_238 = s1_isValidAddr & ldstEnqPtr == 5'h3;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_239 = s1_isValidAddr & ldstEnqPtr == 5'h4;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_240 = s1_isValidAddr & ldstEnqPtr == 5'h5;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_241 = s1_isValidAddr & ldstEnqPtr == 5'h6;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_242 = s1_isValidAddr & ldstEnqPtr == 5'h7;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_243 = s1_isValidAddr & ldstEnqPtr == 5'h8;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_244 = s1_isValidAddr & ldstEnqPtr == 5'h9;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_245 = s1_isValidAddr & ldstEnqPtr == 5'hA;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_246 = s1_isValidAddr & ldstEnqPtr == 5'hB;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_247 = s1_isValidAddr & ldstEnqPtr == 5'hC;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_248 = s1_isValidAddr & ldstEnqPtr == 5'hD;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_249 = s1_isValidAddr & ldstEnqPtr == 5'hE;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_250 = s1_isValidAddr & ldstEnqPtr == 5'hF;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41]
  wire              _GEN_251 = s1_isValidAddr & ldstEnqPtr == 5'h10;	// @[SVHLsu.scala:25:30, :45:34, :48:34, :257:27, :260:41, SVLsuUtil.scala:235:36]
  wire [4:0]        _GEN_252 = {3'h0, ldstCtrlReg_log2Memwb};	// @[SVHLsu.scala:29:47, :30:34, :285:70]
  wire [5:0]        _GEN_253 = {4'h0, ldstCtrlReg_log2Memwb};	// @[SVHLsu.scala:30:{34,47}, :285:70]
  wire              _T_83 = io_dataExchange_resp_valid | (|_memXcpt_T);	// @[SVHLsu.scala:59:{48,55}, :336:38]
  wire              _GEN_254 = _T_83 & io_dataExchange_resp_bits_idx == 5'h0;	// @[SVHLsu.scala:29:47, :257:27, :336:{38,50}, :337:42]
  wire              _GEN_255 = _T_83 & io_dataExchange_resp_bits_idx == 5'h1;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_256 = _T_83 & io_dataExchange_resp_bits_idx == 5'h2;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_257 = _T_83 & io_dataExchange_resp_bits_idx == 5'h3;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_258 = _T_83 & io_dataExchange_resp_bits_idx == 5'h4;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_259 = _T_83 & io_dataExchange_resp_bits_idx == 5'h5;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_260 = _T_83 & io_dataExchange_resp_bits_idx == 5'h6;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_261 = _T_83 & io_dataExchange_resp_bits_idx == 5'h7;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_262 = _T_83 & io_dataExchange_resp_bits_idx == 5'h8;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_263 = _T_83 & io_dataExchange_resp_bits_idx == 5'h9;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_264 = _T_83 & io_dataExchange_resp_bits_idx == 5'hA;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_265 = _T_83 & io_dataExchange_resp_bits_idx == 5'hB;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_266 = _T_83 & io_dataExchange_resp_bits_idx == 5'hC;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_267 = _T_83 & io_dataExchange_resp_bits_idx == 5'hD;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_268 = _T_83 & io_dataExchange_resp_bits_idx == 5'hE;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_269 = _T_83 & io_dataExchange_resp_bits_idx == 5'hF;	// @[SVHLsu.scala:257:27, :260:41, :336:{38,50}, :337:42]
  wire              _GEN_270 = _T_83 & io_dataExchange_resp_bits_idx == 5'h10;	// @[SVHLsu.scala:257:27, :336:{38,50}, :337:42, SVLsuUtil.scala:235:36]
  wire              _ldstUopQueue_xcpt_ma_T = io_dataExchange_xcpt_ma_ld | io_dataExchange_xcpt_ma_st;	// @[SVLsuUtil.scala:101:26]
  wire              _ldstUopQueue_xcpt_pf_T = io_dataExchange_xcpt_pf_ld | io_dataExchange_xcpt_pf_st;	// @[SVLsuUtil.scala:102:26]
  wire              _ldstUopQueue_xcpt_ae_T = io_dataExchange_xcpt_ae_ld | io_dataExchange_xcpt_ae_st;	// @[SVLsuUtil.scala:103:26]
  wire              _ldstUopQueue_xcpt_gf_T = io_dataExchange_xcpt_gf_ld | io_dataExchange_xcpt_gf_st;	// @[SVLsuUtil.scala:104:26]
  wire              _GEN_271 = _GEN_39[io_dataExchange_resp_bits_idx];	// @[SVHLsu.scala:301:41, :343:47]
  wire [31:0]       _GEN_272 = {{ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_0_status}, {ldstUopQueue_16_status}, {ldstUopQueue_15_status}, {ldstUopQueue_14_status}, {ldstUopQueue_13_status}, {ldstUopQueue_12_status}, {ldstUopQueue_11_status}, {ldstUopQueue_10_status}, {ldstUopQueue_9_status}, {ldstUopQueue_8_status}, {ldstUopQueue_7_status}, {ldstUopQueue_6_status}, {ldstUopQueue_5_status}, {ldstUopQueue_4_status}, {ldstUopQueue_3_status}, {ldstUopQueue_2_status}, {ldstUopQueue_1_status}, {ldstUopQueue_0_status}};	// @[SVHLsu.scala:48:34, :365:86]
  wire              canCommit = _GEN_38[commitPtr] & _GEN_272[commitPtr];	// @[SVHLsu.scala:47:34, :301:41, :365:{52,86}]
  wire              commitXcpt = canCommit & _GEN_41[commitPtr];	// @[SVHLsu.scala:47:34, :301:41, :365:{52,86}, :366:32]
  wire              _GEN_273 = canCommit & _T_181 & vregInfoIdxVec_0 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_274 = canCommit & _T_184 & vregInfoIdxVec_1 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_275 = canCommit & _T_187 & vregInfoIdxVec_2 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_276 = canCommit & _T_190 & vregInfoIdxVec_3 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_277 = canCommit & _T_193 & vregInfoIdxVec_4 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_278 = canCommit & _T_196 & vregInfoIdxVec_5 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_279 = canCommit & _T_199 & vregInfoIdxVec_6 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_280 = canCommit & _T_202 & vregInfoIdxVec_7 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_281 = canCommit & _T_205 & vregInfoIdxVec_8 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_282 = canCommit & _T_208 & vregInfoIdxVec_9 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_283 = canCommit & _T_211 & vregInfoIdxVec_10 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_284 = canCommit & _T_214 & vregInfoIdxVec_11 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_285 = canCommit & _T_217 & vregInfoIdxVec_12 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_286 = canCommit & _T_220 & vregInfoIdxVec_13 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_287 = canCommit & _T_223 & vregInfoIdxVec_14 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire              _GEN_288 = canCommit & _T_226 & vregInfoIdxVec_15 == commitPtr;	// @[SVHLsu.scala:33:36, :47:34, :257:27, :314:59, :365:52, :382:28, :386:{92,107}, :387:38]
  wire [3:0][1:0]   _GEN_289 = {{2'h0}, {{~(completeLdst & ~s1_isValidAddr), 1'h0}}, {hasXcpt | curSplitIdx + 5'h1 >= splitCount | _vregWbReady_T ? 2'h2 : 2'h1}, {{1'h0, io_mUop_valid & (io_mUop_bits_uop_ctrl_load | io_mUop_bits_uop_ctrl_store) & ldstCtrl_nfield == 4'h1}}};	// @[Mux.scala:81:58, SVHLsu.scala:19:34, :21:35, :25:30, :39:34, :40:34, :60:34, :86:33, :88:34, :89:{61,80,89}, :90:26, :92:26, :94:{26,41}, :95:26, :96:26, :98:26, :100:{26,48}, :101:{28,31,48}, :102:26, :104:26, :107:22, :113:{42,48,63,78}, :215:98, :260:41, :357:40, SVLsuUtil.scala:230:31, Vsplit.scala:74:21]
  wire [4:0]        ldstCtrl_minLen = ldstCtrl_elen < ldstCtrl_mlen ? ldstCtrl_elen : ldstCtrl_mlen;	// @[SVLsuUtil.scala:235:36, :236:36, :239:38]
  wire [13:0]       _GEN_290 = {9'h0, ldstCtrl_minLen};	// @[SVHLsu.scala:119:26, :120:39, SVLsuUtil.scala:239:38]
  wire [13:0]       _microVstart_T_2 = _GEN_218 - doneLen;	// @[SVHLsu.scala:118:30, :121:{34,78}]
  wire [13:0]       memVl = leftLen >= _GEN_232 | _leftLen_T ? _GEN_232 : _leftLen_T_4;	// @[SVHLsu.scala:119:{26,97}, :123:31, SVLsuUtil.scala:230:46]
  wire [1:0]        pos = 2'h0 >> ldstCtrl_log2Memwb;	// @[SVHLsu.scala:19:34, :144:35, SVLsuUtil.scala:233:31]
  wire              _vregInfoStatusVec_0_T = {13'h0, pos[0]} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire [1:0]        pos_1 = 2'h1 >> ldstCtrl_log2Memwb;	// @[SVHLsu.scala:90:26, :144:35, SVLsuUtil.scala:233:31]
  wire              _vregInfoStatusVec_1_T = {13'h0, pos_1[0]} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_2_T = {12'h0, 2'h2 >> ldstCtrl_log2Memwb} < memVl;	// @[Mux.scala:81:58, SVHLsu.scala:123:31, :144:35, :146:53, SVLsuUtil.scala:233:31]
  wire              _vregInfoStatusVec_3_T = {12'h0, 2'h3 >> ldstCtrl_log2Memwb} < memVl;	// @[Mux.scala:81:61, SVHLsu.scala:123:31, :144:35, :146:53, SVLsuUtil.scala:233:31]
  wire [2:0]        _GEN_291 = {1'h0, ldstCtrl_log2Memwb};	// @[SVHLsu.scala:21:35, :144:35, SVLsuUtil.scala:233:31]
  wire              _vregInfoStatusVec_4_T = {11'h0, 3'h4 >> _GEN_291} < memVl;	// @[Mux.scala:81:58, SVHLsu.scala:118:30, :123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_5_T = {11'h0, 3'h5 >> _GEN_291} < memVl;	// @[SVHLsu.scala:118:30, :123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_6_T = {11'h0, 3'h6 >> _GEN_291} < memVl;	// @[SVHLsu.scala:118:30, :123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_7_T = {11'h0, 3'h7 >> _GEN_291} < memVl;	// @[SVHLsu.scala:117:73, :118:30, :123:31, :144:35, :146:53]
  wire [3:0]        _GEN_292 = {2'h0, ldstCtrl_log2Memwb};	// @[SVHLsu.scala:19:34, :144:35, SVLsuUtil.scala:233:31]
  wire              _vregInfoStatusVec_8_T = {10'h0, 4'h8 >> _GEN_292} < memVl;	// @[Mux.scala:81:58, SVHLsu.scala:123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_9_T = {10'h0, 4'h9 >> _GEN_292} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_10_T = {10'h0, 4'hA >> _GEN_292} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_11_T = {10'h0, 4'hB >> _GEN_292} < memVl;	// @[SVHLsu.scala:117:45, :123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_12_T = {10'h0, 4'hC >> _GEN_292} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_13_T = {10'h0, 4'hD >> _GEN_292} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_14_T = {10'h0, 4'hE >> _GEN_292} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire              _vregInfoStatusVec_15_T = {10'h0, 4'hF >> _GEN_292} < memVl;	// @[SVHLsu.scala:123:31, :144:35, :146:53]
  wire [4:0]        _elemInnerOffset_T_8 = _GEN_8 << _GEN_252;	// @[SVHLsu.scala:275:78, :285:70]
  wire [4:0]        _elemInnerOffset_T_12 = _GEN_11 << _GEN_252;	// @[SVHLsu.scala:275:78, :285:70]
  wire [5:0]        _elemInnerOffset_T_16 = {3'h0, curElemPos_4} << _GEN_253;	// @[SVHLsu.scala:29:47, :270:35, :285:70]
  wire [5:0]        _elemInnerOffset_T_20 = {3'h0, curElemPos_5} << _GEN_253;	// @[SVHLsu.scala:29:47, :270:35, :285:70]
  wire [5:0]        _elemInnerOffset_T_24 = {3'h0, curElemPos_6} << _GEN_253;	// @[SVHLsu.scala:29:47, :270:35, :285:70]
  wire [5:0]        _elemInnerOffset_T_28 = {3'h0, curElemPos_7} << _GEN_253;	// @[SVHLsu.scala:29:47, :270:35, :285:70]
  wire [12:0]       curVl = ({7'h0, mUopInfoReg_uopIdx} << ldstCtrlReg_log2MinLen) + {8'h0, curSplitIdx};	// @[SVHLsu.scala:29:34, :30:34, :35:44, :40:34, :118:30, :160:{43,70}]
  wire              isValidAddr = uopState == 2'h1 & ~hasXcpt & curSplitIdx < splitCount;	// @[SVHLsu.scala:19:34, :39:34, :40:34, :60:34, :90:26, :161:{33,50,59,74}]
  wire [19:0]       _GEN_293 = {7'h0, curVl};	// @[SVHLsu.scala:118:30, :160:70, :168:30]
  wire              negStride = $signed(stride) < 64'sh0;	// @[SVHLsu.scala:26:34, :173:28, :176:53, :177:16, :178:63]
  wire [63:0]       _strideAbs_T_1 = 64'h0 - stride;	// @[SVHLsu.scala:26:34, :173:28, :174:37, :176:53, :177:16, :178:63]
  wire [63:0]       strideAbs = negStride ? _strideAbs_T_1 : stride;	// @[SVHLsu.scala:173:28, :174:{24,37}, :176:53, :177:16, :178:63]
  wire              _accelerateStride_T = strideAbs == 64'h4;	// @[SVHLsu.scala:174:24, :184:42]
  wire              _accelerateStride_T_1 = strideAbs == 64'h2;	// @[SVHLsu.scala:174:24, :184:61]
  wire [3:0]        _s1_addrMisalign_mask_T = 4'h1 << _GEN_1;	// @[SVHLsu.scala:215:98, SVLsuUtil.scala:250:25]
  wire              canAccelerate = ((|{_accelerateStride_T, _accelerateStride_T_1, strideAbs == 64'h1}) | strideAbs == 64'h0) & (strideAbs[3:0] & _s1_addrMisalign_mask_T - 4'h1) == 4'h0;	// @[Cat.scala:33:92, SVHLsu.scala:26:34, :30:47, :174:24, :184:{42,61,80}, :185:{43,51,64,73}, SVLsuUtil.scala:250:{25,34}, :251:{15,23}]
  wire [1:0]        log2Stride = canAccelerate ? {_accelerateStride_T, _accelerateStride_T_1} : 2'h0;	// @[Mux.scala:27:73, SVHLsu.scala:19:34, :184:{42,61}, :185:73, :186:25]
  wire [63:0]       curStridedAddr = curSplitIdx == 5'h0 & mUopInfoReg_uopIdx == 6'h0 ? addrReg : addrReg + stride;	// @[SVHLsu.scala:26:34, :29:{34,47}, :40:34, :176:53, :177:16, :178:63, :188:29, :189:{21,29,51}, :191:25]
  wire [127:0]      _idxVal_T = mUopInfoReg_vs2 >> ({7'h0, _GEN_293 - ({7'h0, curVl >> ldstCtrlReg_log2Elen} << ldstCtrlReg_log2Elen)} << {1'h0, ldstCtrlReg_log2Eewb} + 3'h3);	// @[SVHLsu.scala:21:35, :29:34, :30:34, :118:30, :160:70, :168:{30,40,65,91,116}, :170:33, :282:45]
  wire [190:0]      _idxMask_T = 191'h1 << {184'h0, ldstCtrlReg_eewb, 3'h0};	// @[SVHLsu.scala:29:47, :30:34, :169:43]
  wire [63:0]       _GEN_294 = mUopInfoReg_rs1Val + (_idxVal_T[63:0] & _idxMask_T[63:0] - 64'h1);	// @[SVHLsu.scala:29:34, :169:{43,51}, :170:{33,46}, :201:44]
  wire [63:0]       _GEN_295 = (ldstCtrlReg_ldstType[1] ? _GEN_294 : 64'h0) | (ldstCtrlReg_ldstType[0] ? curStridedAddr : 64'h0) | (ldstCtrlReg_ldstType[2] ? curStridedAddr : 64'h0) | (ldstCtrlReg_ldstType[3] ? _GEN_294 : 64'h0);	// @[Mux.scala:27:73, :29:36, SVHLsu.scala:26:34, :30:34, :188:29, :201:44]
  wire [63:0]       addr = canAccelerate ? addrReg : _GEN_295;	// @[Mux.scala:27:73, SVHLsu.scala:26:34, :185:73, :194:26, :195:14, :197:14]
  wire [4:0]        _canLoadElemCnt_T_1 = splitCount - curSplitIdx;	// @[SVHLsu.scala:39:34, :40:34, :215:41]
  wire [3:0]        _GEN_296 = {1'h0, addr[2:0] >> log2Stride};	// @[SVHLsu.scala:21:35, :186:25, :194:26, :195:14, :197:14, :215:{83,98}, SVLsuUtil.scala:259:13]
  wire [3:0]        _canLoadElemCnt_T_9 = negStride ? _GEN_296 + 4'h1 : (4'h8 >> log2Stride) - _GEN_296;	// @[Mux.scala:81:58, SVHLsu.scala:173:28, :186:25, :215:{63,98,116,131}]
  wire [3:0]        canLoadElemCnt = canAccelerate ? (_canLoadElemCnt_T_1 < {1'h0, _canLoadElemCnt_T_9} ? _canLoadElemCnt_T_1[3:0] : _canLoadElemCnt_T_9) : 4'h1;	// @[SVHLsu.scala:21:35, :185:73, :214:31, :215:{41,56,63,98}]
  wire [3:0]        _GEN_297 = s1_addr[3:0] & _s1_addrMisalign_mask_T - 4'h1;	// @[Reg.scala:19:16, SVLsuUtil.scala:250:{25,34}, :251:15]
  wire              maskCond = elemMaskVec_0 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire [22:0]       _GEN_298 = {21'h0, log2Stride};	// @[SVHLsu.scala:21:35, :186:25, :287:{40,72}]
  wire              maskCond_1 = elemMaskVec_1 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_2 = elemMaskVec_2 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_3 = elemMaskVec_3 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_4 = elemMaskVec_4 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_5 = elemMaskVec_5 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_6 = elemMaskVec_6 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_7 = elemMaskVec_7 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_8 = elemMaskVec_8 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_9 = elemMaskVec_9 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_10 = elemMaskVec_10 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_11 = elemMaskVec_11 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_12 = elemMaskVec_12 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_13 = elemMaskVec_13 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_14 = elemMaskVec_14 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire              maskCond_15 = elemMaskVec_15 & ~(|_GEN_297);	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}, :279:{43,46}, SVLsuUtil.scala:251:{15,23}]
  wire [63:0]       _GEN_299 = {57'h0, {3'h0, canLoadElemCnt} << log2Stride};	// @[SVHLsu.scala:29:47, :186:25, :214:31, :224:{45,63}]
  wire [2:0]        _vregInfoStatusVec_0_T_2 = {1'h0, maskCond, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_1_T_2 = {1'h0, maskCond_1, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_2_T_2 = {1'h0, maskCond_2, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_3_T_2 = {1'h0, maskCond_3, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_4_T_2 = {1'h0, maskCond_4, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_5_T_2 = {1'h0, maskCond_5, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_6_T_2 = {1'h0, maskCond_6, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_7_T_2 = {1'h0, maskCond_7, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_8_T_2 = {1'h0, maskCond_8, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_9_T_2 = {1'h0, maskCond_9, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_10_T_2 = {1'h0, maskCond_10, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_11_T_2 = {1'h0, maskCond_11, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_12_T_2 = {1'h0, maskCond_12, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_13_T_2 = {1'h0, maskCond_13, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_14_T_2 = {1'h0, maskCond_14, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [2:0]        _vregInfoStatusVec_15_T_2 = {1'h0, maskCond_15, 1'h1};	// @[Mux.scala:81:61, SVHLsu.scala:21:35, :279:43, :282:45]
  wire [22:0]       _curElemOffset_T_8 = {3'h0, _maskIdx_T_1} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_5 = {3'h0, 20'h0 - _maskIdx_T_1} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_18 = {3'h0, _maskIdx_T_4} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_15 = {3'h0, 20'h0 - _maskIdx_T_4} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_28 = {3'h0, _maskIdx_T_7} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_25 = {3'h0, 20'h0 - _maskIdx_T_7} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_38 = {3'h0, _maskIdx_T_10} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_35 = {3'h0, 20'h0 - _maskIdx_T_10} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_48 = {3'h0, _maskIdx_T_13} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_45 = {3'h0, 20'h0 - _maskIdx_T_13} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_58 = {3'h0, _maskIdx_T_16} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_55 = {3'h0, 20'h0 - _maskIdx_T_16} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_68 = {3'h0, _maskIdx_T_19} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_65 = {3'h0, 20'h0 - _maskIdx_T_19} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_78 = {3'h0, _maskIdx_T_22} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_75 = {3'h0, 20'h0 - _maskIdx_T_22} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_88 = {3'h0, _maskIdx_T_25} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_85 = {3'h0, 20'h0 - _maskIdx_T_25} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_98 = {3'h0, _maskIdx_T_28} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_95 = {3'h0, 20'h0 - _maskIdx_T_28} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_108 = {3'h0, _maskIdx_T_31} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_105 = {3'h0, 20'h0 - _maskIdx_T_31} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_118 = {3'h0, _maskIdx_T_34} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_115 = {3'h0, 20'h0 - _maskIdx_T_34} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_128 = {3'h0, _maskIdx_T_37} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_125 = {3'h0, 20'h0 - _maskIdx_T_37} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_138 = {3'h0, _maskIdx_T_40} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_135 = {3'h0, 20'h0 - _maskIdx_T_40} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_148 = {3'h0, _maskIdx_T_43} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_145 = {3'h0, 20'h0 - _maskIdx_T_43} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [22:0]       _curElemOffset_T_158 = {3'h0, _maskIdx_T_46} << _GEN_298;	// @[SVHLsu.scala:29:47, :272:42, :287:{72,118}]
  wire [22:0]       _curElemOffset_T_155 = {3'h0, 20'h0 - _maskIdx_T_46} << _GEN_298;	// @[SVHLsu.scala:21:35, :29:47, :272:42, :287:{40,72}]
  wire [19:0]       startElemPos = _GEN_293 - ({7'h0, curVl >> ldstCtrlReg_log2Mlen} << ldstCtrlReg_log2Mlen);	// @[SVHLsu.scala:30:34, :118:30, :160:70, :168:30, :211:{34,44,69}]
  always @(posedge clock) begin
    if (reset) begin
      uopState <= 2'h0;	// @[SVHLsu.scala:19:34]
      addrReg <= 64'h0;	// @[SVHLsu.scala:26:34]
      mUopInfoReg_uopIdx <= 6'h0;	// @[SVHLsu.scala:29:{34,47}]
      mUopInfoReg_rs1Val <= 64'h0;	// @[SVHLsu.scala:26:34, :29:34]
      mUopInfoReg_rs2Val <= 64'h0;	// @[SVHLsu.scala:26:34, :29:34]
      mUopInfoReg_vs2 <= 128'h0;	// @[SVHLsu.scala:29:{34,47}]
      mUopInfoReg_mask <= 128'h0;	// @[SVHLsu.scala:29:{34,47}]
      mUopInfoReg_muopEnd <= 1'h0;	// @[SVHLsu.scala:21:35, :29:34]
      mUopInfoReg_rfWriteEn <= 1'h0;	// @[SVHLsu.scala:21:35, :29:34]
      mUopInfoReg_ldest <= 5'h0;	// @[SVHLsu.scala:29:{34,47}]
      ldstCtrlReg_isStore <= 1'h0;	// @[SVHLsu.scala:21:35, :30:34]
      ldstCtrlReg_nfield <= 4'h0;	// @[SVHLsu.scala:30:{34,47}]
      ldstCtrlReg_ldstType <= 4'h0;	// @[SVHLsu.scala:30:{34,47}]
      ldstCtrlReg_unitSMop <= 5'h0;	// @[SVHLsu.scala:29:47, :30:34]
      ldstCtrlReg_vm <= 1'h0;	// @[SVHLsu.scala:21:35, :30:34]
      ldstCtrlReg_eewb <= 4'h0;	// @[SVHLsu.scala:30:{34,47}]
      ldstCtrlReg_log2Memwb <= 2'h0;	// @[SVHLsu.scala:19:34, :30:34]
      ldstCtrlReg_log2Eewb <= 2'h0;	// @[SVHLsu.scala:19:34, :30:34]
      ldstCtrlReg_log2Mlen <= 3'h0;	// @[SVHLsu.scala:29:47, :30:34]
      ldstCtrlReg_log2Elen <= 3'h0;	// @[SVHLsu.scala:29:47, :30:34]
      ldstCtrlReg_log2MinLen <= 3'h0;	// @[SVHLsu.scala:29:47, :30:34]
      vregInfoStatusVec_0 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_1 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_2 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_3 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_4 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_5 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_6 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_7 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_8 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_9 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_10 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_11 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_12 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_13 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_14 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoStatusVec_15 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      vregInfoIdxVec_0 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_1 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_2 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_3 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_4 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_5 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_6 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_7 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_8 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_9 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_10 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_11 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_12 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_13 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_14 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoIdxVec_15 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      vregInfoOffsetVec_0 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_1 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_2 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_3 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_4 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_5 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_6 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_7 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_8 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_9 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_10 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_11 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_12 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_13 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_14 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoOffsetVec_15 <= 3'h0;	// @[SVHLsu.scala:29:47, :34:36]
      vregInfoDataVec_0 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_1 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_2 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_3 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_4 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_5 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_6 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_7 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_8 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_9 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_10 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_11 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_12 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_13 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_14 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      vregInfoDataVec_15 <= 8'h0;	// @[SVHLsu.scala:35:{36,44}]
      splitCount <= 5'h0;	// @[SVHLsu.scala:29:47, :39:34]
      curSplitIdx <= 5'h0;	// @[SVHLsu.scala:29:47, :40:34]
      splitStart <= 5'h0;	// @[SVHLsu.scala:29:47, :41:34]
      ldstEnqPtr <= 5'h0;	// @[SVHLsu.scala:29:47, :45:34]
      issueLdstPtr <= 5'h0;	// @[SVHLsu.scala:29:47, :46:34]
      commitPtr <= 5'h0;	// @[SVHLsu.scala:29:47, :47:34]
      ldstUopQueue_0_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_0_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_0_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_0_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_0_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_0_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_0_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_0_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_0_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_0_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_1_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_1_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_1_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_2_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_2_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_2_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_3_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_3_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_3_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_4_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_4_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_4_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_5_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_5_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_5_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_6_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_6_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_6_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_7_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_7_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_7_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_8_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_8_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_8_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_9_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_9_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_9_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_10_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_10_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_10_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_11_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_11_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_11_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_12_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_12_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_12_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_13_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_13_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_13_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_14_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_14_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_14_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_15_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_15_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_15_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_valid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_status <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_memOp <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_addr <= 64'h0;	// @[SVHLsu.scala:26:34, :48:34]
      ldstUopQueue_16_pos <= 8'h0;	// @[SVHLsu.scala:35:44, :48:34]
      ldstUopQueue_16_xcpt_xcptValid <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_xcpt_ma <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_xcpt_pf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_xcpt_ae <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      ldstUopQueue_16_xcpt_gf <= 1'h0;	// @[SVHLsu.scala:21:35, :48:34]
      xcptVlReg <= 8'h0;	// @[SVHLsu.scala:35:44, :51:34]
      xcptAddrReg <= 64'h0;	// @[SVHLsu.scala:26:34, :52:34]
      hellaXcptReg_ma_ld <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hellaXcptReg_ma_st <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hellaXcptReg_pf_ld <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hellaXcptReg_pf_st <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hellaXcptReg_gf_ld <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hellaXcptReg_gf_st <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hellaXcptReg_ae_ld <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hellaXcptReg_ae_st <= 1'h0;	// @[SVHLsu.scala:21:35, :53:34]
      hasXcpt <= 1'h0;	// @[SVHLsu.scala:21:35, :60:34]
    end
    else begin
      uopState <= _GEN_289[uopState];	// @[SVHLsu.scala:19:34, :86:33, :88:34, :89:89, :94:{26,41}, :95:26, :100:{26,48}, :101:48, :107:22]
      if (isValidAddr) begin	// @[SVHLsu.scala:161:59]
        if (canAccelerate & (|strideAbs)) begin	// @[SVHLsu.scala:174:24, :185:73, :223:{42,55}]
          if (negStride)	// @[SVHLsu.scala:173:28]
            addrReg <= addr - _GEN_299;	// @[SVHLsu.scala:26:34, :194:26, :195:14, :197:14, :224:45]
          else	// @[SVHLsu.scala:173:28]
            addrReg <= addr + _GEN_299;	// @[SVHLsu.scala:26:34, :194:26, :195:14, :197:14, :224:{45,84}]
        end
        else if (~canAccelerate)	// @[SVHLsu.scala:185:73]
          addrReg <= _GEN_295;	// @[Mux.scala:27:73, SVHLsu.scala:26:34]
        curSplitIdx <= curSplitIdx + {1'h0, canLoadElemCnt};	// @[SVHLsu.scala:21:35, :40:34, :214:31, :222:36]
      end
      else begin	// @[SVHLsu.scala:161:59]
        if (_T_9 & _T_13 & io_mUop_bits_uop_uopIdx == 7'h0)	// @[SVHLsu.scala:26:34, :86:33, :118:30, :128:34, :129:{61,89}, :132:{26,32,57}]
          addrReg <= io_mUop_bits_scalar_opnd_1 + {58'h0, {3'h0, io_mUop_bits_uop_segIndex} << ldstCtrl_log2Memwb};	// @[SVHLsu.scala:26:34, :29:47, :132:{93,112}, :224:45, SVLsuUtil.scala:233:31]
        if (_GEN_233)	// @[SVHLsu.scala:29:34, :128:34, :129:89, :130:26]
          curSplitIdx <= 5'h0;	// @[SVHLsu.scala:29:47, :40:34]
      end
      if (_GEN_233) begin	// @[SVHLsu.scala:29:34, :128:34, :129:89, :130:26]
        mUopInfoReg_uopIdx <= io_mUop_bits_uop_uopIdx[5:0];	// @[SVHLsu.scala:29:34, SVLsuUtil.scala:163:25]
        mUopInfoReg_rs1Val <= io_mUop_bits_scalar_opnd_1;	// @[SVHLsu.scala:29:34]
        mUopInfoReg_rs2Val <= io_mUop_bits_scalar_opnd_2;	// @[SVHLsu.scala:29:34]
        mUopInfoReg_vs2 <= io_mUop_bits_uopRegInfo_vs2;	// @[SVHLsu.scala:29:34]
        mUopInfoReg_mask <= io_mUop_bits_uopRegInfo_mask;	// @[SVHLsu.scala:29:34]
        mUopInfoReg_muopEnd <= io_mUopMergeAttr_bits_muopEnd;	// @[SVHLsu.scala:29:34]
        mUopInfoReg_rfWriteEn <= io_mUopMergeAttr_bits_rfWriteEn;	// @[SVHLsu.scala:29:34]
        mUopInfoReg_ldest <= io_mUopMergeAttr_bits_ldest;	// @[SVHLsu.scala:29:34]
        ldstCtrlReg_isStore <= io_mUop_bits_uop_ctrl_store;	// @[SVHLsu.scala:30:34]
        if (_leftLen_T)	// @[SVLsuUtil.scala:230:46]
          ldstCtrlReg_nfield <= 4'h1;	// @[SVHLsu.scala:30:34, :215:98]
        else	// @[SVLsuUtil.scala:230:46]
          ldstCtrlReg_nfield <= _ldstCtrl_ctrl_nfield_T_1;	// @[SVHLsu.scala:30:34, SVLsuUtil.scala:230:88]
        if (&(io_mUop_bits_uop_ctrl_funct6[1:0]))	// @[Mux.scala:81:61, SVLsuUtil.scala:211:26]
          ldstCtrlReg_ldstType <= 4'h8;	// @[Mux.scala:81:58, SVHLsu.scala:30:34]
        else	// @[Mux.scala:81:61]
          ldstCtrlReg_ldstType <= _GEN_229;	// @[Mux.scala:81:58, SVHLsu.scala:30:34]
        if (_ldstCtrl_ctrl_unitSMop_T)	// @[SVLsuUtil.scala:224:35]
          ldstCtrlReg_unitSMop <= io_mUop_bits_uop_ctrl_vs2;	// @[SVHLsu.scala:30:34]
        else	// @[SVLsuUtil.scala:224:35]
          ldstCtrlReg_unitSMop <= 5'h1F;	// @[SVHLsu.scala:30:34, SVLsuUtil.scala:224:29]
        ldstCtrlReg_vm <= io_mUop_bits_uop_ctrl_vm;	// @[SVHLsu.scala:30:34]
        ldstCtrlReg_eewb <= 4'h1 << io_mUop_bits_uop_ctrl_funct3[1:0];	// @[SVHLsu.scala:30:34, :215:98, SVLsuUtil.scala:227:{26,35}]
        ldstCtrlReg_log2Memwb <= ldstCtrl_log2Memwb;	// @[SVHLsu.scala:30:34, SVLsuUtil.scala:233:31]
        ldstCtrlReg_log2Eewb <= io_mUop_bits_uop_ctrl_funct3[1:0];	// @[SVHLsu.scala:30:34, SVLsuUtil.scala:227:35]
        ldstCtrlReg_log2Mlen <= _ldstCtrl_ctrl_log2Mlen_WIRE;	// @[Mux.scala:27:73, SVHLsu.scala:30:34]
        ldstCtrlReg_log2Elen <= _ldstCtrl_ctrl_log2Elen_WIRE;	// @[Mux.scala:27:73, SVHLsu.scala:30:34]
        if (_ldstCtrl_ctrl_log2MinLen_T)	// @[SVLsuUtil.scala:240:42]
          ldstCtrlReg_log2MinLen <= _ldstCtrl_ctrl_log2Elen_WIRE;	// @[Mux.scala:27:73, SVHLsu.scala:30:34]
        else	// @[SVLsuUtil.scala:240:42]
          ldstCtrlReg_log2MinLen <= _ldstCtrl_ctrl_log2Mlen_WIRE;	// @[Mux.scala:27:73, SVHLsu.scala:30:34]
        splitCount <= _GEN_290 < leftLen ? ldstCtrl_minLen : leftLen[4:0];	// @[SVHLsu.scala:39:34, :119:26, :120:39, SVLsuUtil.scala:239:38]
        splitStart <= _GEN_218 < doneLen ? 5'h0 : _GEN_290 < _microVstart_T_2 ? ldstCtrl_minLen : _microVstart_T_2[4:0];	// @[SVHLsu.scala:29:47, :41:34, :118:30, :120:39, :121:{26,34,66,78}, SVLsuUtil.scala:239:38]
      end
      if (wbValid) begin	// @[SVHLsu.scala:401:43]
        vregInfoStatusVec_0 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_1 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_2 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_3 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_4 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_5 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_6 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_7 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_8 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_9 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_10 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_11 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_12 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_13 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_14 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
        vregInfoStatusVec_15 <= 3'h0;	// @[SVHLsu.scala:29:47, :32:36]
      end
      else if (commitXcpt) begin	// @[SVHLsu.scala:366:32]
        if (vregInfoIdxVec_0 >= commitPtr & vregInfoIdxVec_0 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_0 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_4)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_0 <= _vregInfoStatusVec_0_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_0_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_0 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_0 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_1 >= commitPtr & vregInfoIdxVec_1 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_1 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_6)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_1 <= _vregInfoStatusVec_1_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_1_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_1 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_1 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_2 >= commitPtr & vregInfoIdxVec_2 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_2 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_9)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_2 <= _vregInfoStatusVec_2_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_2_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_2 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_2 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_3 >= commitPtr & vregInfoIdxVec_3 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_3 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_12)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_3 <= _vregInfoStatusVec_3_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_3_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_3 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_3 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_4 >= commitPtr & vregInfoIdxVec_4 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_4 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_15)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_4 <= _vregInfoStatusVec_4_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_4_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_4 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_4 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_5 >= commitPtr & vregInfoIdxVec_5 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_5 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_17)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_5 <= _vregInfoStatusVec_5_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_5_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_5 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_5 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_6 >= commitPtr & vregInfoIdxVec_6 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_6 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_19)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_6 <= _vregInfoStatusVec_6_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_6_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_6 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_6 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_7 >= commitPtr & vregInfoIdxVec_7 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_7 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_21)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_7 <= _vregInfoStatusVec_7_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_7_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_7 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_7 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_8 >= commitPtr & vregInfoIdxVec_8 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_8 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_23)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_8 <= _vregInfoStatusVec_8_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_8_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_8 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_8 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_9 >= commitPtr & vregInfoIdxVec_9 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_9 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_25)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_9 <= _vregInfoStatusVec_9_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_9_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_9 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_9 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_10 >= commitPtr & vregInfoIdxVec_10 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_10 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_27)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_10 <= _vregInfoStatusVec_10_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_10_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_10 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_10 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_11 >= commitPtr & vregInfoIdxVec_11 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_11 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_29)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_11 <= _vregInfoStatusVec_11_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_11_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_11 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_11 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_12 >= commitPtr & vregInfoIdxVec_12 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_12 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_31)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_12 <= _vregInfoStatusVec_12_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_12_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_12 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_12 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_13 >= commitPtr & vregInfoIdxVec_13 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_13 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_33)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_13 <= _vregInfoStatusVec_13_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_13_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_13 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_13 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_14 >= commitPtr & vregInfoIdxVec_14 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_14 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_35)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_14 <= _vregInfoStatusVec_14_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_14_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_14 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_14 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (vregInfoIdxVec_15 >= commitPtr & vregInfoIdxVec_15 < 5'h11)	// @[SVHLsu.scala:33:{36,44}, :47:34, :370:{37,50,71}]
          vregInfoStatusVec_15 <= 3'h5;	// @[SVHLsu.scala:32:36, :144:35]
        else if (_GEN_37)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_15 <= _vregInfoStatusVec_15_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_15_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_15 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_15 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
      end
      else begin	// @[SVHLsu.scala:366:32]
        if (_GEN_273)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_0 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_4)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_0 <= _vregInfoStatusVec_0_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_0_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_0 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_0 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_274)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_1 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_6)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_1 <= _vregInfoStatusVec_1_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_1_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_1 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_1 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_275)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_2 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_9)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_2 <= _vregInfoStatusVec_2_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_2_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_2 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_2 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_276)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_3 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_12)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_3 <= _vregInfoStatusVec_3_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_3_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_3 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_3 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_277)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_4 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_15)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_4 <= _vregInfoStatusVec_4_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_4_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_4 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_4 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_278)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_5 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_17)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_5 <= _vregInfoStatusVec_5_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_5_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_5 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_5 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_279)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_6 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_19)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_6 <= _vregInfoStatusVec_6_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_6_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_6 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_6 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_280)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_7 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_21)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_7 <= _vregInfoStatusVec_7_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_7_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_7 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_7 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_281)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_8 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_23)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_8 <= _vregInfoStatusVec_8_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_8_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_8 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_8 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_282)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_9 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_25)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_9 <= _vregInfoStatusVec_9_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_9_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_9 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_9 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_283)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_10 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_27)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_10 <= _vregInfoStatusVec_10_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_10_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_10 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_10 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_284)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_11 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_29)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_11 <= _vregInfoStatusVec_11_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_11_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_11 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_11 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_285)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_12 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_31)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_12 <= _vregInfoStatusVec_12_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_12_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_12 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_12 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_286)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_13 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_33)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_13 <= _vregInfoStatusVec_13_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_13_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_13 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_13 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_287)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_14 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_35)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_14 <= _vregInfoStatusVec_14_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_14_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_14 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_14 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
        if (_GEN_288)	// @[SVHLsu.scala:257:27, :382:28, :386:107, :387:38]
          vregInfoStatusVec_15 <= 3'h4;	// @[Mux.scala:81:58, SVHLsu.scala:32:36]
        else if (_GEN_37)	// @[SVHLsu.scala:250:30, :257:27, :274:{28,34}]
          vregInfoStatusVec_15 <= _vregInfoStatusVec_15_T_2;	// @[SVHLsu.scala:32:36, :282:45]
        else if (_GEN_234) begin	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
          if (_vregInfoStatusVec_15_T)	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_15 <= 3'h2;	// @[SVHLsu.scala:32:36, :146:48]
          else	// @[SVHLsu.scala:146:53]
            vregInfoStatusVec_15 <= 3'h1;	// @[SVHLsu.scala:32:36, :146:48]
        end
      end
      if (wbValid | ~(commitXcpt | ~_GEN_273))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_0 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong & maskCond)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_0 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_274))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_1 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_1 & maskCond_1)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_1 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_275))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_2 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_2 & maskCond_2)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_2 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_276))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_3 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_3 & maskCond_3)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_3 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_277))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_4 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_4 & maskCond_4)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_4 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_278))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_5 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_5 & maskCond_5)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_5 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_279))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_6 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_6 & maskCond_6)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_6 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_280))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_7 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_7 & maskCond_7)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_7 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_281))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_8 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_8 & maskCond_8)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_8 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_282))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_9 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_9 & maskCond_9)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_9 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_283))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_10 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_10 & maskCond_10)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_10 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_284))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_11 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_11 & maskCond_11)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_11 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_285))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_12 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_12 & maskCond_12)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_12 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_286))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_13 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_13 & maskCond_13)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_13 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_287))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_14 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_14 & maskCond_14)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_14 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (wbValid | ~(commitXcpt | ~_GEN_288))	// @[SVHLsu.scala:257:27, :366:32, :368:22, :382:28, :386:107, :387:38, :401:43, :419:20, :423:41]
        vregInfoIdxVec_15 <= 5'h11;	// @[SVHLsu.scala:33:{36,44}]
      else if (s1_isValidAddr & belong_15 & maskCond_15)	// @[SVHLsu.scala:25:30, :33:36, :257:27, :271:61, :279:43, :281:27, :283:{39,45}]
        vregInfoIdxVec_15 <= ldstEnqPtr;	// @[SVHLsu.scala:33:36, :45:34]
      if (_GEN_4 & maskCond)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_0 <= s1_addr[2:0] + 3'h0 - _elemInnerOffset_T[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_5[2:0] : _curElemOffset_T_8[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:21:35, :29:47, :34:36, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_6 & maskCond_1)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_1 <= s1_addr[2:0] + 3'h1 - _elemInnerOffset_T_4[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_15[2:0] : _curElemOffset_T_18[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :146:48, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_9 & maskCond_2)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_2 <= s1_addr[2:0] + 3'h2 - _elemInnerOffset_T_8[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_25[2:0] : _curElemOffset_T_28[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :146:48, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_12 & maskCond_3)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_3 <= s1_addr[2:0] + 3'h3 - _elemInnerOffset_T_12[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_35[2:0] : _curElemOffset_T_38[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :173:28, :282:45, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_15 & maskCond_4)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_4 <= s1_addr[2:0] + 3'h4 - _elemInnerOffset_T_16[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_45[2:0] : _curElemOffset_T_48[2:0]) : 3'h0);	// @[Mux.scala:81:58, Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_17 & maskCond_5)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_5 <= s1_addr[2:0] + 3'h5 - _elemInnerOffset_T_20[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_55[2:0] : _curElemOffset_T_58[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :144:35, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_19 & maskCond_6)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_6 <= s1_addr[2:0] + 3'h6 - _elemInnerOffset_T_24[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_65[2:0] : _curElemOffset_T_68[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :144:35, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_21 & maskCond_7)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_7 <= s1_addr[2:0] + 3'h7 - _elemInnerOffset_T_28[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_75[2:0] : _curElemOffset_T_78[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :117:73, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_23 & maskCond_8)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_8 <= s1_addr[2:0] + 3'h0 - _elemInnerOffset_T_32[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_85[2:0] : _curElemOffset_T_88[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_25 & maskCond_9)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_9 <= s1_addr[2:0] + 3'h1 - _elemInnerOffset_T_36[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_95[2:0] : _curElemOffset_T_98[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :146:48, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_27 & maskCond_10)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_10 <= s1_addr[2:0] + 3'h2 - _elemInnerOffset_T_40[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_105[2:0] : _curElemOffset_T_108[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :146:48, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_29 & maskCond_11)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_11 <= s1_addr[2:0] + 3'h3 - _elemInnerOffset_T_44[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_115[2:0] : _curElemOffset_T_118[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :173:28, :282:45, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_31 & maskCond_12)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_12 <= s1_addr[2:0] + 3'h4 - _elemInnerOffset_T_48[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_125[2:0] : _curElemOffset_T_128[2:0]) : 3'h0);	// @[Mux.scala:81:58, Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_33 & maskCond_13)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_13 <= s1_addr[2:0] + 3'h5 - _elemInnerOffset_T_52[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_135[2:0] : _curElemOffset_T_138[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :144:35, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_35 & maskCond_14)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_14 <= s1_addr[2:0] + 3'h6 - _elemInnerOffset_T_56[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_145[2:0] : _curElemOffset_T_148[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :144:35, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (_GEN_37 & maskCond_15)	// @[SVHLsu.scala:34:36, :250:30, :257:27, :274:{28,34}, :279:43, :281:27, :289:38]
        vregInfoOffsetVec_15 <= s1_addr[2:0] + 3'h7 - _elemInnerOffset_T_60[2:0] + ((|s1_strideAbs) ? (negStride ? _curElemOffset_T_155[2:0] : _curElemOffset_T_158[2:0]) : 3'h0);	// @[Reg.scala:19:16, SVHLsu.scala:29:47, :34:36, :117:73, :173:28, :285:{56,70}, :286:{42,56}, :287:{28,72,118}, :289:71, SVLsuUtil.scala:259:13]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_181 & vregInfoIdxVec_0 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_0 <= (vregInfoOffsetVec_0 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_0 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_0 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_0 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_0 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_0 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_0 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_0) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_0 <= io_mUop_bits_uopRegInfo_old_vd[7:0];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_184 & vregInfoIdxVec_1 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_1 <= (vregInfoOffsetVec_1 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_1 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_1 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_1 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_1 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_1 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_1 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_1) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_1 <= io_mUop_bits_uopRegInfo_old_vd[15:8];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_187 & vregInfoIdxVec_2 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_2 <= (vregInfoOffsetVec_2 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_2 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_2 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_2 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_2 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_2 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_2 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_2) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_2 <= io_mUop_bits_uopRegInfo_old_vd[23:16];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_190 & vregInfoIdxVec_3 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_3 <= (vregInfoOffsetVec_3 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_3 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_3 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_3 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_3 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_3 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_3 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_3) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_3 <= io_mUop_bits_uopRegInfo_old_vd[31:24];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_193 & vregInfoIdxVec_4 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_4 <= (vregInfoOffsetVec_4 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_4 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_4 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_4 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_4 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_4 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_4 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_4) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_4 <= io_mUop_bits_uopRegInfo_old_vd[39:32];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_196 & vregInfoIdxVec_5 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_5 <= (vregInfoOffsetVec_5 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_5 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_5 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_5 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_5 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_5 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_5 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_5) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_5 <= io_mUop_bits_uopRegInfo_old_vd[47:40];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_199 & vregInfoIdxVec_6 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_6 <= (vregInfoOffsetVec_6 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_6 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_6 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_6 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_6 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_6 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_6 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_6) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_6 <= io_mUop_bits_uopRegInfo_old_vd[55:48];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_202 & vregInfoIdxVec_7 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_7 <= (vregInfoOffsetVec_7 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_7 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_7 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_7 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_7 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_7 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_7 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_7) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_7 <= io_mUop_bits_uopRegInfo_old_vd[63:56];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_205 & vregInfoIdxVec_8 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_8 <= (vregInfoOffsetVec_8 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_8 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_8 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_8 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_8 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_8 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_8 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_8) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_8 <= io_mUop_bits_uopRegInfo_old_vd[71:64];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_208 & vregInfoIdxVec_9 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_9 <= (vregInfoOffsetVec_9 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_9 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_9 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_9 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_9 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_9 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_9 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_9) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_9 <= io_mUop_bits_uopRegInfo_old_vd[79:72];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_211 & vregInfoIdxVec_10 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_10 <= (vregInfoOffsetVec_10 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_10 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_10 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_10 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_10 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_10 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_10 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_10) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_10 <= io_mUop_bits_uopRegInfo_old_vd[87:80];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_214 & vregInfoIdxVec_11 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_11 <= (vregInfoOffsetVec_11 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_11 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_11 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_11 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_11 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_11 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_11 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_11) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_11 <= io_mUop_bits_uopRegInfo_old_vd[95:88];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_217 & vregInfoIdxVec_12 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_12 <= (vregInfoOffsetVec_12 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_12 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_12 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_12 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_12 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_12 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_12 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_12) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_12 <= io_mUop_bits_uopRegInfo_old_vd[103:96];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_220 & vregInfoIdxVec_13 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_13 <= (vregInfoOffsetVec_13 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_13 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_13 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_13 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_13 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_13 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_13 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_13) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_13 <= io_mUop_bits_uopRegInfo_old_vd[111:104];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_223 & vregInfoIdxVec_14 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_14 <= (vregInfoOffsetVec_14 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_14 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_14 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_14 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_14 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_14 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_14 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_14) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_14 <= io_mUop_bits_uopRegInfo_old_vd[119:112];	// @[SVHLsu.scala:35:36, :145:75]
      if (io_dataExchange_resp_valid & ~_GEN_271 & _T_226 & vregInfoIdxVec_15 == io_dataExchange_resp_bits_idx)	// @[SVHLsu.scala:33:36, :128:34, :314:59, :342:39, :343:{47,65}, :345:{96,113}, :347:40]
        vregInfoDataVec_15 <= (vregInfoOffsetVec_15 == 3'h0 ? io_dataExchange_resp_bits_data[7:0] : 8'h0) | (vregInfoOffsetVec_15 == 3'h1 ? io_dataExchange_resp_bits_data[15:8] : 8'h0) | (vregInfoOffsetVec_15 == 3'h2 ? io_dataExchange_resp_bits_data[23:16] : 8'h0) | (vregInfoOffsetVec_15 == 3'h3 ? io_dataExchange_resp_bits_data[31:24] : 8'h0) | (vregInfoOffsetVec_15 == 3'h4 ? io_dataExchange_resp_bits_data[39:32] : 8'h0) | (vregInfoOffsetVec_15 == 3'h5 ? io_dataExchange_resp_bits_data[47:40] : 8'h0) | (vregInfoOffsetVec_15 == 3'h6 ? io_dataExchange_resp_bits_data[55:48] : 8'h0) | ((&vregInfoOffsetVec_15) ? io_dataExchange_resp_bits_data[63:56] : 8'h0);	// @[Mux.scala:27:73, :29:36, :81:58, SVHLsu.scala:29:47, :34:36, :35:{36,44}, :144:35, :146:48, :282:45, :349:{37,55,73,91}, :350:{37,55,73,91}]
      else if (_GEN_234)	// @[SVHLsu.scala:35:36, :128:34, :129:89, :142:30, :145:42]
        vregInfoDataVec_15 <= io_mUop_bits_uopRegInfo_old_vd[127:120];	// @[SVHLsu.scala:35:36, :145:75]
      if (s1_isValidAddr) begin	// @[SVHLsu.scala:25:30]
        if (canEnqueue)	// @[SVHLsu.scala:44:35, :257:27, :258:20]
          ldstEnqPtr <= ldstEnqPtr + 5'h1;	// @[SVHLsu.scala:45:34, :260:41, :267:51]
      end
      else if (_GEN_233)	// @[SVHLsu.scala:29:34, :128:34, :129:89, :130:26]
        ldstEnqPtr <= 5'h0;	// @[SVHLsu.scala:29:47, :45:34]
      if (io_dataExchange_resp_bits_nack & io_dataExchange_resp_bits_idx <= issueLdstPtr)	// @[SVHLsu.scala:46:34, :304:{42,75}]
        issueLdstPtr <= io_dataExchange_resp_bits_idx;	// @[SVHLsu.scala:46:34]
      else if (isNoXcptUop & io_dataExchange_req_ready)	// @[SVHLsu.scala:301:38, :306:29]
        issueLdstPtr <= issueLdstPtr + 5'h1;	// @[SVHLsu.scala:46:34, :260:41, :307:38]
      else if (_GEN_233)	// @[SVHLsu.scala:29:34, :128:34, :129:89, :130:26]
        issueLdstPtr <= 5'h0;	// @[SVHLsu.scala:29:47, :46:34]
      if (commitXcpt | ~canCommit) begin	// @[SVHLsu.scala:128:34, :365:52, :366:32, :368:22, :382:28]
        if (_GEN_233)	// @[SVHLsu.scala:29:34, :128:34, :129:89, :130:26]
          commitPtr <= 5'h0;	// @[SVHLsu.scala:29:47, :47:34]
      end
      else	// @[SVHLsu.scala:128:34, :368:22, :382:28]
        commitPtr <= commitPtr + 5'h1;	// @[SVHLsu.scala:47:34, :260:41, :391:32]
      ldstUopQueue_0_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h0)) & (_GEN_235 ? canEnqueue : ldstUopQueue_0_valid);	// @[SVHLsu.scala:29:47, :44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_0_status <= _GEN_254 | (_GEN_235 ? (|_GEN_297) : ldstUopQueue_0_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_235) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_0_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_0_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_0_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_0_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_254) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_0_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_0_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_0_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_0_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_0_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_235) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_0_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_0_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_0_xcpt_pf <= ~_GEN_235 & ldstUopQueue_0_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_0_xcpt_ae <= ~_GEN_235 & ldstUopQueue_0_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_0_xcpt_gf <= ~_GEN_235 & ldstUopQueue_0_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_1_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h1)) & (_GEN_236 ? canEnqueue : ldstUopQueue_1_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_1_status <= _GEN_255 | (_GEN_236 ? (|_GEN_297) : ldstUopQueue_1_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_236) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_1_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_1_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_1_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_1_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_255) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_1_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_1_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_1_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_1_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_1_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_236) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_1_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_1_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_1_xcpt_pf <= ~_GEN_236 & ldstUopQueue_1_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_1_xcpt_ae <= ~_GEN_236 & ldstUopQueue_1_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_1_xcpt_gf <= ~_GEN_236 & ldstUopQueue_1_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_2_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h2)) & (_GEN_237 ? canEnqueue : ldstUopQueue_2_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_2_status <= _GEN_256 | (_GEN_237 ? (|_GEN_297) : ldstUopQueue_2_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_237) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_2_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_2_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_2_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_2_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_256) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_2_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_2_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_2_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_2_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_2_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_237) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_2_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_2_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_2_xcpt_pf <= ~_GEN_237 & ldstUopQueue_2_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_2_xcpt_ae <= ~_GEN_237 & ldstUopQueue_2_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_2_xcpt_gf <= ~_GEN_237 & ldstUopQueue_2_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_3_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h3)) & (_GEN_238 ? canEnqueue : ldstUopQueue_3_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_3_status <= _GEN_257 | (_GEN_238 ? (|_GEN_297) : ldstUopQueue_3_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_238) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_3_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_3_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_3_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_3_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_257) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_3_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_3_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_3_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_3_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_3_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_238) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_3_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_3_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_3_xcpt_pf <= ~_GEN_238 & ldstUopQueue_3_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_3_xcpt_ae <= ~_GEN_238 & ldstUopQueue_3_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_3_xcpt_gf <= ~_GEN_238 & ldstUopQueue_3_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_4_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h4)) & (_GEN_239 ? canEnqueue : ldstUopQueue_4_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_4_status <= _GEN_258 | (_GEN_239 ? (|_GEN_297) : ldstUopQueue_4_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_239) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_4_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_4_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_4_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_4_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_258) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_4_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_4_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_4_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_4_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_4_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_239) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_4_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_4_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_4_xcpt_pf <= ~_GEN_239 & ldstUopQueue_4_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_4_xcpt_ae <= ~_GEN_239 & ldstUopQueue_4_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_4_xcpt_gf <= ~_GEN_239 & ldstUopQueue_4_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_5_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h5)) & (_GEN_240 ? canEnqueue : ldstUopQueue_5_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_5_status <= _GEN_259 | (_GEN_240 ? (|_GEN_297) : ldstUopQueue_5_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_240) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_5_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_5_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_5_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_5_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_259) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_5_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_5_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_5_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_5_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_5_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_240) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_5_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_5_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_5_xcpt_pf <= ~_GEN_240 & ldstUopQueue_5_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_5_xcpt_ae <= ~_GEN_240 & ldstUopQueue_5_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_5_xcpt_gf <= ~_GEN_240 & ldstUopQueue_5_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_6_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h6)) & (_GEN_241 ? canEnqueue : ldstUopQueue_6_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_6_status <= _GEN_260 | (_GEN_241 ? (|_GEN_297) : ldstUopQueue_6_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_241) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_6_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_6_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_6_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_6_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_260) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_6_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_6_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_6_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_6_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_6_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_241) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_6_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_6_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_6_xcpt_pf <= ~_GEN_241 & ldstUopQueue_6_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_6_xcpt_ae <= ~_GEN_241 & ldstUopQueue_6_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_6_xcpt_gf <= ~_GEN_241 & ldstUopQueue_6_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_7_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h7)) & (_GEN_242 ? canEnqueue : ldstUopQueue_7_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_7_status <= _GEN_261 | (_GEN_242 ? (|_GEN_297) : ldstUopQueue_7_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_242) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_7_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_7_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_7_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_7_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_261) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_7_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_7_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_7_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_7_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_7_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_242) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_7_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_7_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_7_xcpt_pf <= ~_GEN_242 & ldstUopQueue_7_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_7_xcpt_ae <= ~_GEN_242 & ldstUopQueue_7_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_7_xcpt_gf <= ~_GEN_242 & ldstUopQueue_7_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_8_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h8)) & (_GEN_243 ? canEnqueue : ldstUopQueue_8_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_8_status <= _GEN_262 | (_GEN_243 ? (|_GEN_297) : ldstUopQueue_8_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_243) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_8_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_8_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_8_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_8_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_262) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_8_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_8_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_8_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_8_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_8_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_243) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_8_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_8_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_8_xcpt_pf <= ~_GEN_243 & ldstUopQueue_8_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_8_xcpt_ae <= ~_GEN_243 & ldstUopQueue_8_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_8_xcpt_gf <= ~_GEN_243 & ldstUopQueue_8_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_9_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h9)) & (_GEN_244 ? canEnqueue : ldstUopQueue_9_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_9_status <= _GEN_263 | (_GEN_244 ? (|_GEN_297) : ldstUopQueue_9_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_244) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_9_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_9_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_9_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_9_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_263) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_9_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_9_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_9_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_9_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_9_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_244) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_9_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_9_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_9_xcpt_pf <= ~_GEN_244 & ldstUopQueue_9_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_9_xcpt_ae <= ~_GEN_244 & ldstUopQueue_9_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_9_xcpt_gf <= ~_GEN_244 & ldstUopQueue_9_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_10_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'hA)) & (_GEN_245 ? canEnqueue : ldstUopQueue_10_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_10_status <= _GEN_264 | (_GEN_245 ? (|_GEN_297) : ldstUopQueue_10_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_245) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_10_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_10_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_10_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_10_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_264) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_10_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_10_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_10_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_10_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_10_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_245) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_10_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_10_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_10_xcpt_pf <= ~_GEN_245 & ldstUopQueue_10_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_10_xcpt_ae <= ~_GEN_245 & ldstUopQueue_10_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_10_xcpt_gf <= ~_GEN_245 & ldstUopQueue_10_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_11_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'hB)) & (_GEN_246 ? canEnqueue : ldstUopQueue_11_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_11_status <= _GEN_265 | (_GEN_246 ? (|_GEN_297) : ldstUopQueue_11_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_246) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_11_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_11_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_11_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_11_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_265) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_11_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_11_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_11_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_11_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_11_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_246) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_11_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_11_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_11_xcpt_pf <= ~_GEN_246 & ldstUopQueue_11_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_11_xcpt_ae <= ~_GEN_246 & ldstUopQueue_11_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_11_xcpt_gf <= ~_GEN_246 & ldstUopQueue_11_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_12_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'hC)) & (_GEN_247 ? canEnqueue : ldstUopQueue_12_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_12_status <= _GEN_266 | (_GEN_247 ? (|_GEN_297) : ldstUopQueue_12_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_247) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_12_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_12_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_12_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_12_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_266) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_12_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_12_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_12_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_12_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_12_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_247) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_12_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_12_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_12_xcpt_pf <= ~_GEN_247 & ldstUopQueue_12_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_12_xcpt_ae <= ~_GEN_247 & ldstUopQueue_12_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_12_xcpt_gf <= ~_GEN_247 & ldstUopQueue_12_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_13_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'hD)) & (_GEN_248 ? canEnqueue : ldstUopQueue_13_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_13_status <= _GEN_267 | (_GEN_248 ? (|_GEN_297) : ldstUopQueue_13_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_248) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_13_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_13_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_13_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_13_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_267) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_13_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_13_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_13_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_13_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_13_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_248) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_13_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_13_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_13_xcpt_pf <= ~_GEN_248 & ldstUopQueue_13_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_13_xcpt_ae <= ~_GEN_248 & ldstUopQueue_13_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_13_xcpt_gf <= ~_GEN_248 & ldstUopQueue_13_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_14_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'hE)) & (_GEN_249 ? canEnqueue : ldstUopQueue_14_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_14_status <= _GEN_268 | (_GEN_249 ? (|_GEN_297) : ldstUopQueue_14_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_249) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_14_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_14_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_14_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_14_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_268) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_14_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_14_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_14_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_14_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_14_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_249) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_14_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_14_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_14_xcpt_pf <= ~_GEN_249 & ldstUopQueue_14_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_14_xcpt_ae <= ~_GEN_249 & ldstUopQueue_14_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_14_xcpt_gf <= ~_GEN_249 & ldstUopQueue_14_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_15_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'hF)) & (_GEN_250 ? canEnqueue : ldstUopQueue_15_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47]
      ldstUopQueue_15_status <= _GEN_269 | (_GEN_250 ? (|_GEN_297) : ldstUopQueue_15_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_250) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_15_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_15_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_15_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_15_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_269) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_15_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_15_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_15_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_15_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_15_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_250) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_15_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_15_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_15_xcpt_pf <= ~_GEN_250 & ldstUopQueue_15_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_15_xcpt_ae <= ~_GEN_250 & ldstUopQueue_15_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_15_xcpt_gf <= ~_GEN_250 & ldstUopQueue_15_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      ldstUopQueue_16_valid <= ~hasXcpt & (commitXcpt | ~(canCommit & commitPtr == 5'h10)) & (_GEN_251 ? canEnqueue : ldstUopQueue_16_valid);	// @[SVHLsu.scala:44:35, :47:34, :48:34, :60:34, :257:27, :258:20, :260:41, :365:52, :366:32, :368:22, :382:28, :383:39, :430:20, :432:47, SVLsuUtil.scala:235:36]
      ldstUopQueue_16_status <= _GEN_270 | (_GEN_251 ? (|_GEN_297) : ldstUopQueue_16_status);	// @[SVHLsu.scala:48:34, :257:27, :260:41, :261:41, :336:50, :337:42, SVLsuUtil.scala:251:{15,23}]
      if (_GEN_251) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
        ldstUopQueue_16_memOp <= ldstCtrlReg_isStore;	// @[SVHLsu.scala:30:34, :48:34]
        if (|_GEN_297)	// @[SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_16_addr <= s1_addr;	// @[Reg.scala:19:16, SVHLsu.scala:48:34]
        else	// @[SVLsuUtil.scala:251:23]
          ldstUopQueue_16_addr <= s1_alignedAddr;	// @[Cat.scala:33:92, SVHLsu.scala:48:34]
        ldstUopQueue_16_pos <= s1_curVl[7:0];	// @[Reg.scala:19:16, SVHLsu.scala:48:34, :265:41]
      end
      if (_GEN_270) begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        ldstUopQueue_16_xcpt_xcptValid <= |_memXcpt_T;	// @[SVHLsu.scala:48:34, :59:{48,55}]
        ldstUopQueue_16_xcpt_ma <= _ldstUopQueue_xcpt_ma_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:101:26]
        ldstUopQueue_16_xcpt_pf <= _ldstUopQueue_xcpt_pf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:102:26]
        ldstUopQueue_16_xcpt_ae <= _ldstUopQueue_xcpt_ae_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:103:26]
        ldstUopQueue_16_xcpt_gf <= _ldstUopQueue_xcpt_gf_T;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:104:26]
      end
      else begin	// @[SVHLsu.scala:257:27, :336:50, :337:42]
        if (_GEN_251) begin	// @[SVHLsu.scala:48:34, :257:27, :260:41]
          ldstUopQueue_16_xcpt_xcptValid <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
          ldstUopQueue_16_xcpt_ma <= |_GEN_297;	// @[SVHLsu.scala:48:34, SVLsuUtil.scala:251:{15,23}]
        end
        ldstUopQueue_16_xcpt_pf <= ~_GEN_251 & ldstUopQueue_16_xcpt_pf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_16_xcpt_ae <= ~_GEN_251 & ldstUopQueue_16_xcpt_ae;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
        ldstUopQueue_16_xcpt_gf <= ~_GEN_251 & ldstUopQueue_16_xcpt_gf;	// @[SVHLsu.scala:48:34, :257:27, :260:41, :266:41]
      end
      if (commitXcpt) begin	// @[SVHLsu.scala:366:32]
        xcptVlReg <= _GEN_228[commitPtr];	// @[SVHLsu.scala:47:34, :51:34, :365:86]
        xcptAddrReg <= _GEN_40[commitPtr];	// @[SVHLsu.scala:47:34, :52:34, :301:41, :365:86]
        hellaXcptReg_ma_ld <= _GEN_221 & ~_GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:89:{26,28}]
        hellaXcptReg_ma_st <= _GEN_221 & _GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:90:26]
        hellaXcptReg_pf_ld <= _GEN_223 & ~_GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:89:28, :91:26]
        hellaXcptReg_pf_st <= _GEN_223 & _GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:92:26]
        hellaXcptReg_gf_ld <= _GEN_227 & ~_GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:89:28, :95:26]
        hellaXcptReg_gf_st <= _GEN_227 & _GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:96:26]
        hellaXcptReg_ae_ld <= _GEN_225 & ~_GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:89:28, :93:26]
        hellaXcptReg_ae_st <= _GEN_225 & _GEN_219;	// @[SVHLsu.scala:53:34, :365:86, SVLsuUtil.scala:94:26]
      end
      hasXcpt <= ~hasXcpt & (commitXcpt | hasXcpt);	// @[SVHLsu.scala:60:34, :366:32, :368:22, :381:25, :430:20, :432:47, :434:21]
    end
    s1_isValidAddr <= isValidAddr;	// @[SVHLsu.scala:25:30, :161:59]
    if (isValidAddr) begin	// @[SVHLsu.scala:161:59]
      if (negStride)	// @[SVHLsu.scala:173:28]
        s1_strideAbs <= _strideAbs_T_1;	// @[Reg.scala:19:16, SVHLsu.scala:173:28, :174:37]
      else if (_T_14)	// @[SVHLsu.scala:176:32]
        s1_strideAbs <= _GEN_0;	// @[Reg.scala:19:16, SVHLsu.scala:177:16]
      else if (_T_15)	// @[SVHLsu.scala:178:38]
        s1_strideAbs <= mUopInfoReg_rs2Val;	// @[Reg.scala:19:16, SVHLsu.scala:29:34]
      else	// @[SVHLsu.scala:178:38]
        s1_strideAbs <= 64'h2B67;	// @[Reg.scala:19:16, SVHLsu.scala:181:16]
      if (canAccelerate)	// @[SVHLsu.scala:185:73]
        s1_addr <= addrReg;	// @[Reg.scala:19:16, SVHLsu.scala:26:34]
      else	// @[SVHLsu.scala:185:73]
        s1_addr <= _GEN_295;	// @[Mux.scala:27:73, Reg.scala:19:16]
      s1_startElemPos <= startElemPos;	// @[Reg.scala:19:16, SVHLsu.scala:211:34]
      s1_endElemPos <= startElemPos + {16'h0, canLoadElemCnt};	// @[Reg.scala:19:16, SVHLsu.scala:211:34, :214:31, :218:40, :251:42]
      s1_canLoadElemCnt <= canLoadElemCnt;	// @[Reg.scala:19:16, SVHLsu.scala:214:31]
      s1_curSplitIdx <= curSplitIdx;	// @[Reg.scala:19:16, SVHLsu.scala:40:34]
      s1_curVl <= curVl;	// @[Reg.scala:19:16, SVHLsu.scala:160:70]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        uopState = _RANDOM_0[1:0];	// @[SVHLsu.scala:19:34]
        s1_isValidAddr = _RANDOM_0[2];	// @[SVHLsu.scala:19:34, :25:30]
        addrReg = {_RANDOM_0[31:3], _RANDOM_1, _RANDOM_2[2:0]};	// @[SVHLsu.scala:19:34, :26:34]
        mUopInfoReg_uopIdx = _RANDOM_2[8:3];	// @[SVHLsu.scala:26:34, :29:34]
        mUopInfoReg_rs1Val = {_RANDOM_2[31:13], _RANDOM_3, _RANDOM_4[12:0]};	// @[SVHLsu.scala:26:34, :29:34]
        mUopInfoReg_rs2Val = {_RANDOM_4[31:13], _RANDOM_5, _RANDOM_6[12:0]};	// @[SVHLsu.scala:29:34]
        mUopInfoReg_vs2 = {_RANDOM_6[31:13], _RANDOM_7, _RANDOM_8, _RANDOM_9, _RANDOM_10[12:0]};	// @[SVHLsu.scala:29:34]
        mUopInfoReg_mask = {_RANDOM_10[31:13], _RANDOM_11, _RANDOM_12, _RANDOM_13, _RANDOM_14[12:0]};	// @[SVHLsu.scala:29:34]
        mUopInfoReg_muopEnd = _RANDOM_14[13];	// @[SVHLsu.scala:29:34]
        mUopInfoReg_rfWriteEn = _RANDOM_14[14];	// @[SVHLsu.scala:29:34]
        mUopInfoReg_ldest = _RANDOM_14[19:15];	// @[SVHLsu.scala:29:34]
        ldstCtrlReg_isStore = _RANDOM_14[21];	// @[SVHLsu.scala:29:34, :30:34]
        ldstCtrlReg_nfield = _RANDOM_14[25:22];	// @[SVHLsu.scala:29:34, :30:34]
        ldstCtrlReg_ldstType = _RANDOM_14[29:26];	// @[SVHLsu.scala:29:34, :30:34]
        ldstCtrlReg_unitSMop = {_RANDOM_14[31:30], _RANDOM_15[2:0]};	// @[SVHLsu.scala:29:34, :30:34]
        ldstCtrlReg_vm = _RANDOM_15[5];	// @[SVHLsu.scala:30:34]
        ldstCtrlReg_eewb = _RANDOM_15[13:10];	// @[SVHLsu.scala:30:34]
        ldstCtrlReg_log2Memwb = _RANDOM_15[15:14];	// @[SVHLsu.scala:30:34]
        ldstCtrlReg_log2Eewb = _RANDOM_15[17:16];	// @[SVHLsu.scala:30:34]
        ldstCtrlReg_log2Mlen = _RANDOM_16[3:1];	// @[SVHLsu.scala:30:34]
        ldstCtrlReg_log2Elen = _RANDOM_16[6:4];	// @[SVHLsu.scala:30:34]
        ldstCtrlReg_log2MinLen = _RANDOM_16[9:7];	// @[SVHLsu.scala:30:34]
        vregInfoStatusVec_0 = _RANDOM_16[12:10];	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_1 = _RANDOM_16[15:13];	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_2 = _RANDOM_16[18:16];	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_3 = _RANDOM_16[21:19];	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_4 = _RANDOM_16[24:22];	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_5 = _RANDOM_16[27:25];	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_6 = _RANDOM_16[30:28];	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_7 = {_RANDOM_16[31], _RANDOM_17[1:0]};	// @[SVHLsu.scala:30:34, :32:36]
        vregInfoStatusVec_8 = _RANDOM_17[4:2];	// @[SVHLsu.scala:32:36]
        vregInfoStatusVec_9 = _RANDOM_17[7:5];	// @[SVHLsu.scala:32:36]
        vregInfoStatusVec_10 = _RANDOM_17[10:8];	// @[SVHLsu.scala:32:36]
        vregInfoStatusVec_11 = _RANDOM_17[13:11];	// @[SVHLsu.scala:32:36]
        vregInfoStatusVec_12 = _RANDOM_17[16:14];	// @[SVHLsu.scala:32:36]
        vregInfoStatusVec_13 = _RANDOM_17[19:17];	// @[SVHLsu.scala:32:36]
        vregInfoStatusVec_14 = _RANDOM_17[22:20];	// @[SVHLsu.scala:32:36]
        vregInfoStatusVec_15 = _RANDOM_17[25:23];	// @[SVHLsu.scala:32:36]
        vregInfoIdxVec_0 = _RANDOM_17[30:26];	// @[SVHLsu.scala:32:36, :33:36]
        vregInfoIdxVec_1 = {_RANDOM_17[31], _RANDOM_18[3:0]};	// @[SVHLsu.scala:32:36, :33:36]
        vregInfoIdxVec_2 = _RANDOM_18[8:4];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_3 = _RANDOM_18[13:9];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_4 = _RANDOM_18[18:14];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_5 = _RANDOM_18[23:19];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_6 = _RANDOM_18[28:24];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_7 = {_RANDOM_18[31:29], _RANDOM_19[1:0]};	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_8 = _RANDOM_19[6:2];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_9 = _RANDOM_19[11:7];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_10 = _RANDOM_19[16:12];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_11 = _RANDOM_19[21:17];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_12 = _RANDOM_19[26:22];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_13 = _RANDOM_19[31:27];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_14 = _RANDOM_20[4:0];	// @[SVHLsu.scala:33:36]
        vregInfoIdxVec_15 = _RANDOM_20[9:5];	// @[SVHLsu.scala:33:36]
        vregInfoOffsetVec_0 = _RANDOM_20[12:10];	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_1 = _RANDOM_20[15:13];	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_2 = _RANDOM_20[18:16];	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_3 = _RANDOM_20[21:19];	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_4 = _RANDOM_20[24:22];	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_5 = _RANDOM_20[27:25];	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_6 = _RANDOM_20[30:28];	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_7 = {_RANDOM_20[31], _RANDOM_21[1:0]};	// @[SVHLsu.scala:33:36, :34:36]
        vregInfoOffsetVec_8 = _RANDOM_21[4:2];	// @[SVHLsu.scala:34:36]
        vregInfoOffsetVec_9 = _RANDOM_21[7:5];	// @[SVHLsu.scala:34:36]
        vregInfoOffsetVec_10 = _RANDOM_21[10:8];	// @[SVHLsu.scala:34:36]
        vregInfoOffsetVec_11 = _RANDOM_21[13:11];	// @[SVHLsu.scala:34:36]
        vregInfoOffsetVec_12 = _RANDOM_21[16:14];	// @[SVHLsu.scala:34:36]
        vregInfoOffsetVec_13 = _RANDOM_21[19:17];	// @[SVHLsu.scala:34:36]
        vregInfoOffsetVec_14 = _RANDOM_21[22:20];	// @[SVHLsu.scala:34:36]
        vregInfoOffsetVec_15 = _RANDOM_21[25:23];	// @[SVHLsu.scala:34:36]
        vregInfoDataVec_0 = {_RANDOM_21[31:26], _RANDOM_22[1:0]};	// @[SVHLsu.scala:34:36, :35:36]
        vregInfoDataVec_1 = _RANDOM_22[9:2];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_2 = _RANDOM_22[17:10];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_3 = _RANDOM_22[25:18];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_4 = {_RANDOM_22[31:26], _RANDOM_23[1:0]};	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_5 = _RANDOM_23[9:2];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_6 = _RANDOM_23[17:10];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_7 = _RANDOM_23[25:18];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_8 = {_RANDOM_23[31:26], _RANDOM_24[1:0]};	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_9 = _RANDOM_24[9:2];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_10 = _RANDOM_24[17:10];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_11 = _RANDOM_24[25:18];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_12 = {_RANDOM_24[31:26], _RANDOM_25[1:0]};	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_13 = _RANDOM_25[9:2];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_14 = _RANDOM_25[17:10];	// @[SVHLsu.scala:35:36]
        vregInfoDataVec_15 = _RANDOM_25[25:18];	// @[SVHLsu.scala:35:36]
        splitCount = _RANDOM_25[31:27];	// @[SVHLsu.scala:35:36, :39:34]
        curSplitIdx = _RANDOM_26[4:0];	// @[SVHLsu.scala:40:34]
        splitStart = _RANDOM_26[9:5];	// @[SVHLsu.scala:40:34, :41:34]
        ldstEnqPtr = _RANDOM_26[14:10];	// @[SVHLsu.scala:40:34, :45:34]
        issueLdstPtr = _RANDOM_26[19:15];	// @[SVHLsu.scala:40:34, :46:34]
        commitPtr = _RANDOM_26[24:20];	// @[SVHLsu.scala:40:34, :47:34]
        ldstUopQueue_0_valid = _RANDOM_26[25];	// @[SVHLsu.scala:40:34, :48:34]
        ldstUopQueue_0_status = _RANDOM_26[26];	// @[SVHLsu.scala:40:34, :48:34]
        ldstUopQueue_0_memOp = _RANDOM_26[27];	// @[SVHLsu.scala:40:34, :48:34]
        ldstUopQueue_0_addr = {_RANDOM_26[31:28], _RANDOM_27, _RANDOM_28[27:0]};	// @[SVHLsu.scala:40:34, :48:34]
        ldstUopQueue_0_pos = {_RANDOM_28[31:28], _RANDOM_29[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_0_xcpt_xcptValid = _RANDOM_29[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_0_xcpt_ma = _RANDOM_29[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_0_xcpt_pf = _RANDOM_29[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_0_xcpt_ae = _RANDOM_29[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_0_xcpt_gf = _RANDOM_29[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_valid = _RANDOM_29[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_status = _RANDOM_29[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_memOp = _RANDOM_29[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_addr = {_RANDOM_29[31:12], _RANDOM_30, _RANDOM_31[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_pos = _RANDOM_31[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_xcpt_xcptValid = _RANDOM_31[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_xcpt_ma = _RANDOM_31[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_xcpt_pf = _RANDOM_31[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_xcpt_ae = _RANDOM_31[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_1_xcpt_gf = _RANDOM_31[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_valid = _RANDOM_31[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_status = _RANDOM_31[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_memOp = _RANDOM_31[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_addr = {_RANDOM_31[31:28], _RANDOM_32, _RANDOM_33[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_pos = {_RANDOM_33[31:28], _RANDOM_34[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_xcpt_xcptValid = _RANDOM_34[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_xcpt_ma = _RANDOM_34[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_xcpt_pf = _RANDOM_34[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_xcpt_ae = _RANDOM_34[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_2_xcpt_gf = _RANDOM_34[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_valid = _RANDOM_34[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_status = _RANDOM_34[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_memOp = _RANDOM_34[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_addr = {_RANDOM_34[31:12], _RANDOM_35, _RANDOM_36[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_pos = _RANDOM_36[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_xcpt_xcptValid = _RANDOM_36[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_xcpt_ma = _RANDOM_36[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_xcpt_pf = _RANDOM_36[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_xcpt_ae = _RANDOM_36[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_3_xcpt_gf = _RANDOM_36[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_valid = _RANDOM_36[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_status = _RANDOM_36[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_memOp = _RANDOM_36[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_addr = {_RANDOM_36[31:28], _RANDOM_37, _RANDOM_38[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_pos = {_RANDOM_38[31:28], _RANDOM_39[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_xcpt_xcptValid = _RANDOM_39[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_xcpt_ma = _RANDOM_39[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_xcpt_pf = _RANDOM_39[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_xcpt_ae = _RANDOM_39[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_4_xcpt_gf = _RANDOM_39[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_valid = _RANDOM_39[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_status = _RANDOM_39[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_memOp = _RANDOM_39[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_addr = {_RANDOM_39[31:12], _RANDOM_40, _RANDOM_41[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_pos = _RANDOM_41[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_xcpt_xcptValid = _RANDOM_41[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_xcpt_ma = _RANDOM_41[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_xcpt_pf = _RANDOM_41[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_xcpt_ae = _RANDOM_41[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_5_xcpt_gf = _RANDOM_41[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_valid = _RANDOM_41[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_status = _RANDOM_41[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_memOp = _RANDOM_41[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_addr = {_RANDOM_41[31:28], _RANDOM_42, _RANDOM_43[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_pos = {_RANDOM_43[31:28], _RANDOM_44[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_xcpt_xcptValid = _RANDOM_44[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_xcpt_ma = _RANDOM_44[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_xcpt_pf = _RANDOM_44[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_xcpt_ae = _RANDOM_44[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_6_xcpt_gf = _RANDOM_44[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_valid = _RANDOM_44[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_status = _RANDOM_44[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_memOp = _RANDOM_44[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_addr = {_RANDOM_44[31:12], _RANDOM_45, _RANDOM_46[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_pos = _RANDOM_46[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_xcpt_xcptValid = _RANDOM_46[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_xcpt_ma = _RANDOM_46[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_xcpt_pf = _RANDOM_46[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_xcpt_ae = _RANDOM_46[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_7_xcpt_gf = _RANDOM_46[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_valid = _RANDOM_46[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_status = _RANDOM_46[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_memOp = _RANDOM_46[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_addr = {_RANDOM_46[31:28], _RANDOM_47, _RANDOM_48[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_pos = {_RANDOM_48[31:28], _RANDOM_49[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_xcpt_xcptValid = _RANDOM_49[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_xcpt_ma = _RANDOM_49[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_xcpt_pf = _RANDOM_49[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_xcpt_ae = _RANDOM_49[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_8_xcpt_gf = _RANDOM_49[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_valid = _RANDOM_49[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_status = _RANDOM_49[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_memOp = _RANDOM_49[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_addr = {_RANDOM_49[31:12], _RANDOM_50, _RANDOM_51[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_pos = _RANDOM_51[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_xcpt_xcptValid = _RANDOM_51[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_xcpt_ma = _RANDOM_51[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_xcpt_pf = _RANDOM_51[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_xcpt_ae = _RANDOM_51[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_9_xcpt_gf = _RANDOM_51[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_valid = _RANDOM_51[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_status = _RANDOM_51[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_memOp = _RANDOM_51[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_addr = {_RANDOM_51[31:28], _RANDOM_52, _RANDOM_53[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_pos = {_RANDOM_53[31:28], _RANDOM_54[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_xcpt_xcptValid = _RANDOM_54[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_xcpt_ma = _RANDOM_54[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_xcpt_pf = _RANDOM_54[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_xcpt_ae = _RANDOM_54[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_10_xcpt_gf = _RANDOM_54[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_valid = _RANDOM_54[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_status = _RANDOM_54[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_memOp = _RANDOM_54[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_addr = {_RANDOM_54[31:12], _RANDOM_55, _RANDOM_56[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_pos = _RANDOM_56[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_xcpt_xcptValid = _RANDOM_56[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_xcpt_ma = _RANDOM_56[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_xcpt_pf = _RANDOM_56[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_xcpt_ae = _RANDOM_56[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_11_xcpt_gf = _RANDOM_56[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_valid = _RANDOM_56[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_status = _RANDOM_56[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_memOp = _RANDOM_56[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_addr = {_RANDOM_56[31:28], _RANDOM_57, _RANDOM_58[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_pos = {_RANDOM_58[31:28], _RANDOM_59[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_xcpt_xcptValid = _RANDOM_59[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_xcpt_ma = _RANDOM_59[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_xcpt_pf = _RANDOM_59[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_xcpt_ae = _RANDOM_59[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_12_xcpt_gf = _RANDOM_59[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_valid = _RANDOM_59[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_status = _RANDOM_59[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_memOp = _RANDOM_59[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_addr = {_RANDOM_59[31:12], _RANDOM_60, _RANDOM_61[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_pos = _RANDOM_61[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_xcpt_xcptValid = _RANDOM_61[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_xcpt_ma = _RANDOM_61[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_xcpt_pf = _RANDOM_61[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_xcpt_ae = _RANDOM_61[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_13_xcpt_gf = _RANDOM_61[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_valid = _RANDOM_61[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_status = _RANDOM_61[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_memOp = _RANDOM_61[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_addr = {_RANDOM_61[31:28], _RANDOM_62, _RANDOM_63[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_pos = {_RANDOM_63[31:28], _RANDOM_64[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_xcpt_xcptValid = _RANDOM_64[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_xcpt_ma = _RANDOM_64[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_xcpt_pf = _RANDOM_64[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_xcpt_ae = _RANDOM_64[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_14_xcpt_gf = _RANDOM_64[8];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_valid = _RANDOM_64[9];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_status = _RANDOM_64[10];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_memOp = _RANDOM_64[11];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_addr = {_RANDOM_64[31:12], _RANDOM_65, _RANDOM_66[11:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_pos = _RANDOM_66[19:12];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_xcpt_xcptValid = _RANDOM_66[20];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_xcpt_ma = _RANDOM_66[21];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_xcpt_pf = _RANDOM_66[22];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_xcpt_ae = _RANDOM_66[23];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_15_xcpt_gf = _RANDOM_66[24];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_valid = _RANDOM_66[25];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_status = _RANDOM_66[26];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_memOp = _RANDOM_66[27];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_addr = {_RANDOM_66[31:28], _RANDOM_67, _RANDOM_68[27:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_pos = {_RANDOM_68[31:28], _RANDOM_69[3:0]};	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_xcpt_xcptValid = _RANDOM_69[4];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_xcpt_ma = _RANDOM_69[5];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_xcpt_pf = _RANDOM_69[6];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_xcpt_ae = _RANDOM_69[7];	// @[SVHLsu.scala:48:34]
        ldstUopQueue_16_xcpt_gf = _RANDOM_69[8];	// @[SVHLsu.scala:48:34]
        xcptVlReg = _RANDOM_69[16:9];	// @[SVHLsu.scala:48:34, :51:34]
        xcptAddrReg = {_RANDOM_69[31:17], _RANDOM_70, _RANDOM_71[16:0]};	// @[SVHLsu.scala:48:34, :52:34]
        hellaXcptReg_ma_ld = _RANDOM_71[17];	// @[SVHLsu.scala:52:34, :53:34]
        hellaXcptReg_ma_st = _RANDOM_71[18];	// @[SVHLsu.scala:52:34, :53:34]
        hellaXcptReg_pf_ld = _RANDOM_71[19];	// @[SVHLsu.scala:52:34, :53:34]
        hellaXcptReg_pf_st = _RANDOM_71[20];	// @[SVHLsu.scala:52:34, :53:34]
        hellaXcptReg_gf_ld = _RANDOM_71[21];	// @[SVHLsu.scala:52:34, :53:34]
        hellaXcptReg_gf_st = _RANDOM_71[22];	// @[SVHLsu.scala:52:34, :53:34]
        hellaXcptReg_ae_ld = _RANDOM_71[23];	// @[SVHLsu.scala:52:34, :53:34]
        hellaXcptReg_ae_st = _RANDOM_71[24];	// @[SVHLsu.scala:52:34, :53:34]
        hasXcpt = _RANDOM_71[25];	// @[SVHLsu.scala:52:34, :60:34]
        s1_strideAbs = {_RANDOM_71[31:26], _RANDOM_72, _RANDOM_73[25:0]};	// @[Reg.scala:19:16, SVHLsu.scala:52:34]
        s1_addr = {_RANDOM_73[31:29], _RANDOM_74, _RANDOM_75[28:0]};	// @[Reg.scala:19:16]
        s1_startElemPos = {_RANDOM_75[31:29], _RANDOM_76[16:0]};	// @[Reg.scala:19:16]
        s1_endElemPos = {_RANDOM_76[31:17], _RANDOM_77[4:0]};	// @[Reg.scala:19:16]
        s1_canLoadElemCnt = _RANDOM_78[22:19];	// @[Reg.scala:19:16]
        s1_curSplitIdx = _RANDOM_78[27:23];	// @[Reg.scala:19:16]
        s1_curVl = {_RANDOM_78[31:28], _RANDOM_79[8:0]};	// @[Reg.scala:19:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_lsuOut_valid = wbValid;	// @[SVHLsu.scala:401:43]
  assign io_lsuOut_bits_data = {vregInfoDataVec_15, vregInfoDataVec_14, vregInfoDataVec_13, vregInfoDataVec_12, vregInfoDataVec_11, vregInfoDataVec_10, vregInfoDataVec_9, vregInfoDataVec_8, vregInfoDataVec_7, vregInfoDataVec_6, vregInfoDataVec_5, vregInfoDataVec_4, vregInfoDataVec_3, vregInfoDataVec_2, vregInfoDataVec_1, vregInfoDataVec_0};	// @[Cat.scala:33:92, SVHLsu.scala:35:36]
  assign io_lsuOut_bits_rfWriteEn = mUopInfoReg_rfWriteEn;	// @[SVHLsu.scala:29:34]
  assign io_lsuOut_bits_rfWriteMask = {vregInfoStatusVec_15 != 3'h4, vregInfoStatusVec_14 != 3'h4, vregInfoStatusVec_13 != 3'h4, vregInfoStatusVec_12 != 3'h4, vregInfoStatusVec_11 != 3'h4, vregInfoStatusVec_10 != 3'h4, vregInfoStatusVec_9 != 3'h4, vregInfoStatusVec_8 != 3'h4, vregInfoStatusVec_7 != 3'h4, vregInfoStatusVec_6 != 3'h4, vregInfoStatusVec_5 != 3'h4, vregInfoStatusVec_4 != 3'h4, vregInfoStatusVec_3 != 3'h4, vregInfoStatusVec_2 != 3'h4, vregInfoStatusVec_1 != 3'h4, vregInfoStatusVec_0 != 3'h4};	// @[Cat.scala:33:92, Mux.scala:81:58, SVHLsu.scala:32:36, :408:79]
  assign io_lsuOut_bits_rfWriteIdx = mUopInfoReg_ldest;	// @[SVHLsu.scala:29:34]
  assign io_lsuOut_bits_muopEnd = mUopInfoReg_muopEnd;	// @[SVHLsu.scala:29:34]
  assign io_lsuOut_bits_regStartIdx = mUopInfoReg_ldest;	// @[SVHLsu.scala:29:34]
  assign io_lsuOut_bits_xcpt_exception_vld = hasXcpt & ~fofValid;	// @[SVHLsu.scala:60:34, :402:87, :413:{52,54}]
  assign io_lsuOut_bits_xcpt_update_vl = hasXcpt & fofValid;	// @[SVHLsu.scala:60:34, :402:87, :416:52]
  assign io_lsuOut_bits_xcpt_update_data = xcptVlReg;	// @[SVHLsu.scala:51:34]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ma_ld = ~fofValid & hellaXcptReg_ma_ld;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ma_st = ~fofValid & hellaXcptReg_ma_st;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_cause_pf_ld = ~fofValid & hellaXcptReg_pf_ld;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_cause_pf_st = ~fofValid & hellaXcptReg_pf_st;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_cause_gf_ld = ~fofValid & hellaXcptReg_gf_ld;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_cause_gf_st = ~fofValid & hellaXcptReg_gf_st;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ae_ld = ~fofValid & hellaXcptReg_ae_ld;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ae_st = ~fofValid & hellaXcptReg_ae_st;	// @[SVHLsu.scala:53:34, :402:87, :414:47]
  assign io_lsuOut_bits_xcpt_xcpt_addr = xcptAddrReg;	// @[SVHLsu.scala:52:34]
  assign io_dataExchange_req_valid = isNoXcptUop;	// @[SVHLsu.scala:301:38]
  assign io_dataExchange_req_bits_idx = issueLdstPtr;	// @[SVHLsu.scala:46:34]
  assign io_dataExchange_req_bits_addr = _GEN_40[issueLdstPtr];	// @[SVHLsu.scala:46:34, :301:41]
  assign io_dataExchange_req_bits_cmd = _GEN_39[issueLdstPtr];	// @[SVHLsu.scala:46:34, :301:41]
  assign io_dataExchange_req_bits_data =
    {_GEN_217 ? vregInfoDataVec_15 : _T_78 & (&vregInfoOffsetVec_14) ? vregInfoDataVec_14 : _GEN_202 ? vregInfoDataVec_13 : _T_70 & (&vregInfoOffsetVec_12) ? vregInfoDataVec_12 : _GEN_179 ? vregInfoDataVec_11 : _T_62 & (&vregInfoOffsetVec_10) ? vregInfoDataVec_10 : _GEN_156 ? vregInfoDataVec_9 : _T_54 & (&vregInfoOffsetVec_8) ? vregInfoDataVec_8 : _GEN_133 ? vregInfoDataVec_7 : _T_46 & (&vregInfoOffsetVec_6) ? vregInfoDataVec_6 : _GEN_110 ? vregInfoDataVec_5 : _T_38 & (&vregInfoOffsetVec_4) ? vregInfoDataVec_4 : _GEN_87 ? vregInfoDataVec_3 : _T_30 & (&vregInfoOffsetVec_2) ? vregInfoDataVec_2 : _GEN_64 ? vregInfoDataVec_1 : _T_22 & (&vregInfoOffsetVec_0) ? vregInfoDataVec_0 : 8'h0,
     _GEN_216 ? vregInfoDataVec_15 : _T_78 & _GEN_209 ? vregInfoDataVec_14 : _GEN_201 ? vregInfoDataVec_13 : _T_70 & _GEN_186 ? vregInfoDataVec_12 : _GEN_178 ? vregInfoDataVec_11 : _T_62 & _GEN_163 ? vregInfoDataVec_10 : _GEN_155 ? vregInfoDataVec_9 : _T_54 & _GEN_140 ? vregInfoDataVec_8 : _GEN_132 ? vregInfoDataVec_7 : _T_46 & _GEN_117 ? vregInfoDataVec_6 : _GEN_109 ? vregInfoDataVec_5 : _T_38 & _GEN_94 ? vregInfoDataVec_4 : _GEN_86 ? vregInfoDataVec_3 : _T_30 & _GEN_71 ? vregInfoDataVec_2 : _GEN_63 ? vregInfoDataVec_1 : _T_22 & _GEN_48 ? vregInfoDataVec_0 : 8'h0,
     _GEN_215 ? vregInfoDataVec_15 : _T_78 & _GEN_208 ? vregInfoDataVec_14 : _GEN_200 ? vregInfoDataVec_13 : _T_70 & _GEN_185 ? vregInfoDataVec_12 : _GEN_177 ? vregInfoDataVec_11 : _T_62 & _GEN_162 ? vregInfoDataVec_10 : _GEN_154 ? vregInfoDataVec_9 : _T_54 & _GEN_139 ? vregInfoDataVec_8 : _GEN_131 ? vregInfoDataVec_7 : _T_46 & _GEN_116 ? vregInfoDataVec_6 : _GEN_108 ? vregInfoDataVec_5 : _T_38 & _GEN_93 ? vregInfoDataVec_4 : _GEN_85 ? vregInfoDataVec_3 : _T_30 & _GEN_70 ? vregInfoDataVec_2 : _GEN_62 ? vregInfoDataVec_1 : _T_22 & _GEN_47 ? vregInfoDataVec_0 : 8'h0,
     _GEN_214 ? vregInfoDataVec_15 : _T_78 & _GEN_207 ? vregInfoDataVec_14 : _GEN_199 ? vregInfoDataVec_13 : _T_70 & _GEN_184 ? vregInfoDataVec_12 : _GEN_176 ? vregInfoDataVec_11 : _T_62 & _GEN_161 ? vregInfoDataVec_10 : _GEN_153 ? vregInfoDataVec_9 : _T_54 & _GEN_138 ? vregInfoDataVec_8 : _GEN_130 ? vregInfoDataVec_7 : _T_46 & _GEN_115 ? vregInfoDataVec_6 : _GEN_107 ? vregInfoDataVec_5 : _T_38 & _GEN_92 ? vregInfoDataVec_4 : _GEN_84 ? vregInfoDataVec_3 : _T_30 & _GEN_69 ? vregInfoDataVec_2 : _GEN_61 ? vregInfoDataVec_1 : _T_22 & _GEN_46 ? vregInfoDataVec_0 : 8'h0,
     _GEN_213 ? vregInfoDataVec_15 : _T_78 & _GEN_206 ? vregInfoDataVec_14 : _GEN_198 ? vregInfoDataVec_13 : _T_70 & _GEN_183 ? vregInfoDataVec_12 : _GEN_175 ? vregInfoDataVec_11 : _T_62 & _GEN_160 ? vregInfoDataVec_10 : _GEN_152 ? vregInfoDataVec_9 : _T_54 & _GEN_137 ? vregInfoDataVec_8 : _GEN_129 ? vregInfoDataVec_7 : _T_46 & _GEN_114 ? vregInfoDataVec_6 : _GEN_106 ? vregInfoDataVec_5 : _T_38 & _GEN_91 ? vregInfoDataVec_4 : _GEN_83 ? vregInfoDataVec_3 : _T_30 & _GEN_68 ? vregInfoDataVec_2 : _GEN_60 ? vregInfoDataVec_1 : _T_22 & _GEN_45 ? vregInfoDataVec_0 : 8'h0,
     _GEN_212 ? vregInfoDataVec_15 : _T_78 & _GEN_205 ? vregInfoDataVec_14 : _GEN_197 ? vregInfoDataVec_13 : _T_70 & _GEN_182 ? vregInfoDataVec_12 : _GEN_174 ? vregInfoDataVec_11 : _T_62 & _GEN_159 ? vregInfoDataVec_10 : _GEN_151 ? vregInfoDataVec_9 : _T_54 & _GEN_136 ? vregInfoDataVec_8 : _GEN_128 ? vregInfoDataVec_7 : _T_46 & _GEN_113 ? vregInfoDataVec_6 : _GEN_105 ? vregInfoDataVec_5 : _T_38 & _GEN_90 ? vregInfoDataVec_4 : _GEN_82 ? vregInfoDataVec_3 : _T_30 & _GEN_67 ? vregInfoDataVec_2 : _GEN_59 ? vregInfoDataVec_1 : _T_22 & _GEN_44 ? vregInfoDataVec_0 : 8'h0,
     _GEN_211 ? vregInfoDataVec_15 : _T_78 & _GEN_204 ? vregInfoDataVec_14 : _GEN_196 ? vregInfoDataVec_13 : _T_70 & _GEN_181 ? vregInfoDataVec_12 : _GEN_173 ? vregInfoDataVec_11 : _T_62 & _GEN_158 ? vregInfoDataVec_10 : _GEN_150 ? vregInfoDataVec_9 : _T_54 & _GEN_135 ? vregInfoDataVec_8 : _GEN_127 ? vregInfoDataVec_7 : _T_46 & _GEN_112 ? vregInfoDataVec_6 : _GEN_104 ? vregInfoDataVec_5 : _T_38 & _GEN_89 ? vregInfoDataVec_4 : _GEN_81 ? vregInfoDataVec_3 : _T_30 & _GEN_66 ? vregInfoDataVec_2 : _GEN_58 ? vregInfoDataVec_1 : _T_22 & _GEN_43 ? vregInfoDataVec_0 : 8'h0,
     _GEN_210 ? vregInfoDataVec_15 : _T_78 & _GEN_203 ? vregInfoDataVec_14 : _GEN_195 ? vregInfoDataVec_13 : _T_70 & _GEN_180 ? vregInfoDataVec_12 : _GEN_172 ? vregInfoDataVec_11 : _T_62 & _GEN_157 ? vregInfoDataVec_10 : _GEN_149 ? vregInfoDataVec_9 : _T_54 & _GEN_134 ? vregInfoDataVec_8 : _GEN_126 ? vregInfoDataVec_7 : _T_46 & _GEN_111 ? vregInfoDataVec_6 : _GEN_103 ? vregInfoDataVec_5 : _T_38 & _GEN_88 ? vregInfoDataVec_4 : _GEN_80 ? vregInfoDataVec_3 : _T_30 & _GEN_65 ? vregInfoDataVec_2 : _GEN_57 ? vregInfoDataVec_1 : _T_22 & _GEN_42 ? vregInfoDataVec_0 : 8'h0};	// @[SVHLsu.scala:34:36, :35:{36,44}, :310:31, :314:{90,129}, :316:34, :325:53]
  assign io_dataExchange_req_bits_mask = {_GEN_217 | (_T_78 ? (&vregInfoOffsetVec_14) | _GEN_202 | _GEN_194 : _GEN_202 | _GEN_194), _GEN_216 | (_T_78 ? _GEN_209 | _GEN_201 | _GEN_193 : _GEN_201 | _GEN_193), _GEN_215 | (_T_78 ? _GEN_208 | _GEN_200 | _GEN_192 : _GEN_200 | _GEN_192), _GEN_214 | (_T_78 ? _GEN_207 | _GEN_199 | _GEN_191 : _GEN_199 | _GEN_191), _GEN_213 | (_T_78 ? _GEN_206 | _GEN_198 | _GEN_190 : _GEN_198 | _GEN_190), _GEN_212 | (_T_78 ? _GEN_205 | _GEN_197 | _GEN_189 : _GEN_197 | _GEN_189), _GEN_211 | (_T_78 ? _GEN_204 | _GEN_196 | _GEN_188 : _GEN_196 | _GEN_188), _GEN_210 | (_T_78 ? _GEN_203 | _GEN_195 | _GEN_187 : _GEN_195 | _GEN_187)};	// @[SVHLsu.scala:34:36, :314:{90,129}, :316:34, :317:34, :326:53]
  assign io_lsuReady = _T_9;	// @[SVHLsu.scala:86:33]
endmodule

