placed { cell: "uartrx/r_Rx_Data~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[1]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[0]~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[2]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[0]~FF" site: eft }
placed { cell: "w_rx_dv~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[1]~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[0]~FF" site: eft }
placed { cell: "uartrx/r_SM_Main[0]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Data_R~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[1]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[2]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[3]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[4]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[5]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[6]~FF" site: eft }
placed { cell: "uartrx/r_Rx_Byte[7]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[1]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[2]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[3]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[4]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[5]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[6]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[7]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[8]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[9]~FF" site: eft }
placed { cell: "uartrx/r_Clock_Count[10]~FF" site: eft }
placed { cell: "uartrx/r_Bit_Index[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" site: eft }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" site: eft }
placed { cell: "w_address[0]~FF" site: eft }
placed { cell: "wsctrl/post_wait_state[0]~FF" site: eft }
placed { cell: "wsctrl/length[0]~FF" site: eft }
placed { cell: "w_rgb_data[0]~FF" site: eft }
placed { cell: "w_fifo_rd_en~FF" site: eft }
placed { cell: "w_address[1]~FF" site: eft }
placed { cell: "wsctrl/post_wait_state[1]~FF" site: eft }
placed { cell: "wsctrl/post_wait_state[2]~FF" site: eft }
placed { cell: "wsctrl/state[2]~FF" site: eft }
placed { cell: "wsctrl/state[3]~FF" site: eft }
placed { cell: "wsctrl/length[1]~FF" site: eft }
placed { cell: "wsctrl/length[2]~FF" site: eft }
placed { cell: "wsctrl/length[3]~FF" site: eft }
placed { cell: "wsctrl/length[4]~FF" site: eft }
placed { cell: "wsctrl/length[5]~FF" site: eft }
placed { cell: "wsctrl/length[6]~FF" site: eft }
placed { cell: "wsctrl/length[7]~FF" site: eft }
placed { cell: "w_rgb_data[1]~FF" site: eft }
placed { cell: "w_rgb_data[2]~FF" site: eft }
placed { cell: "w_rgb_data[3]~FF" site: eft }
placed { cell: "w_rgb_data[4]~FF" site: eft }
placed { cell: "w_rgb_data[5]~FF" site: eft }
placed { cell: "w_rgb_data[6]~FF" site: eft }
placed { cell: "w_rgb_data[7]~FF" site: eft }
placed { cell: "w_rgb_data[8]~FF" site: eft }
placed { cell: "w_rgb_data[9]~FF" site: eft }
placed { cell: "w_rgb_data[10]~FF" site: eft }
placed { cell: "w_rgb_data[11]~FF" site: eft }
placed { cell: "w_rgb_data[12]~FF" site: eft }
placed { cell: "w_rgb_data[13]~FF" site: eft }
placed { cell: "w_rgb_data[14]~FF" site: eft }
placed { cell: "w_rgb_data[15]~FF" site: eft }
placed { cell: "w_rgb_data[16]~FF" site: eft }
placed { cell: "w_rgb_data[17]~FF" site: eft }
placed { cell: "w_rgb_data[18]~FF" site: eft }
placed { cell: "w_rgb_data[19]~FF" site: eft }
placed { cell: "w_rgb_data[20]~FF" site: eft }
placed { cell: "w_rgb_data[21]~FF" site: eft }
placed { cell: "w_rgb_data[22]~FF" site: eft }
placed { cell: "w_rgb_data[23]~FF" site: eft }
placed { cell: "wsinterface/reset_count[0]~FF" site: eft }
placed { cell: "wsinterface/state[0]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[0]~FF" site: eft }
placed { cell: "wsinterface/high_count[0]~FF" site: eft }
placed { cell: "wsinterface/low_count[0]~FF" site: eft }
placed { cell: "wsinterface/data_count[0]~FF" site: eft }
placed { cell: "data~FF" site: eft }
placed { cell: "wsinterface/led_counter[0]~FF" site: eft }
placed { cell: "wsinterface/reset_count[1]~FF" site: eft }
placed { cell: "wsinterface/reset_count[2]~FF" site: eft }
placed { cell: "wsinterface/reset_count[3]~FF" site: eft }
placed { cell: "wsinterface/reset_count[4]~FF" site: eft }
placed { cell: "wsinterface/reset_count[5]~FF" site: eft }
placed { cell: "wsinterface/reset_count[6]~FF" site: eft }
placed { cell: "wsinterface/reset_count[7]~FF" site: eft }
placed { cell: "wsinterface/reset_count[8]~FF" site: eft }
placed { cell: "wsinterface/reset_count[9]~FF" site: eft }
placed { cell: "wsinterface/reset_count[10]~FF" site: eft }
placed { cell: "wsinterface/reset_count[11]~FF" site: eft }
placed { cell: "wsinterface/reset_count[12]~FF" site: eft }
placed { cell: "wsinterface/reset_count[13]~FF" site: eft }
placed { cell: "wsinterface/reset_count[14]~FF" site: eft }
placed { cell: "wsinterface/reset_count[15]~FF" site: eft }
placed { cell: "wsinterface/reset_count[16]~FF" site: eft }
placed { cell: "wsinterface/reset_count[17]~FF" site: eft }
placed { cell: "wsinterface/reset_count[18]~FF" site: eft }
placed { cell: "wsinterface/reset_count[19]~FF" site: eft }
placed { cell: "wsinterface/reset_count[20]~FF" site: eft }
placed { cell: "wsinterface/reset_count[21]~FF" site: eft }
placed { cell: "wsinterface/reset_count[22]~FF" site: eft }
placed { cell: "wsinterface/reset_count[23]~FF" site: eft }
placed { cell: "wsinterface/reset_count[24]~FF" site: eft }
placed { cell: "wsinterface/reset_count[25]~FF" site: eft }
placed { cell: "wsinterface/reset_count[26]~FF" site: eft }
placed { cell: "wsinterface/reset_count[27]~FF" site: eft }
placed { cell: "wsinterface/reset_count[28]~FF" site: eft }
placed { cell: "wsinterface/reset_count[29]~FF" site: eft }
placed { cell: "wsinterface/reset_count[30]~FF" site: eft }
placed { cell: "wsinterface/reset_count[31]~FF" site: eft }
placed { cell: "wsinterface/state[1]~FF" site: eft }
placed { cell: "wsinterface/state[2]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[1]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[2]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[3]~FF" site: eft }
placed { cell: "wsinterface/rgb_counter[4]~FF" site: eft }
placed { cell: "wsinterface/high_count[1]~FF" site: eft }
placed { cell: "wsinterface/high_count[2]~FF" site: eft }
placed { cell: "wsinterface/high_count[3]~FF" site: eft }
placed { cell: "wsinterface/high_count[4]~FF" site: eft }
placed { cell: "wsinterface/high_count[5]~FF" site: eft }
placed { cell: "wsinterface/high_count[6]~FF" site: eft }
placed { cell: "wsinterface/high_count[7]~FF" site: eft }
placed { cell: "wsinterface/high_count[8]~FF" site: eft }
placed { cell: "wsinterface/high_count[9]~FF" site: eft }
placed { cell: "wsinterface/high_count[10]~FF" site: eft }
placed { cell: "wsinterface/low_count[1]~FF" site: eft }
placed { cell: "wsinterface/low_count[2]~FF" site: eft }
placed { cell: "wsinterface/low_count[3]~FF" site: eft }
placed { cell: "wsinterface/low_count[4]~FF" site: eft }
placed { cell: "wsinterface/low_count[5]~FF" site: eft }
placed { cell: "wsinterface/low_count[6]~FF" site: eft }
placed { cell: "wsinterface/low_count[7]~FF" site: eft }
placed { cell: "wsinterface/low_count[8]~FF" site: eft }
placed { cell: "wsinterface/low_count[9]~FF" site: eft }
placed { cell: "wsinterface/low_count[10]~FF" site: eft }
placed { cell: "wsinterface/data_count[1]~FF" site: eft }
placed { cell: "wsinterface/led_counter[1]~FF" site: eft }
placed { cell: "wsinterface/led_counter[2]~FF" site: eft }
placed { cell: "wsinterface/led_counter[3]~FF" site: eft }
placed { cell: "wsinterface/led_counter[4]~FF" site: eft }
placed { cell: "wsinterface/led_counter[5]~FF" site: eft }
placed { cell: "wsinterface/led_counter[6]~FF" site: eft }
placed { cell: "wsctrl/state[1]~FF_brt_5" site: eft }
placed { cell: "wsctrl/state[1]~FF_brt_4" site: eft }
placed { cell: "wsctrl/state[0]~FF_brt_3" site: eft }
placed { cell: "wsctrl/state[0]~FF_brt_2" site: eft }
placed { cell: "wsctrl/state[0]~FF_brt_1" site: eft }
placed { cell: "wsctrl/state[0]~FF_brt_0" site: eft }
placed { cell: "clk" site: io }
placed { cell: "i_rx_serial" site: io }
placed { cell: "data" site: io }
placed { cell: "led" site: io }
placed { cell: "VCC" site: eft }
placed { cell: "GND" site: eft }
placed { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: efl }
placed { cell: "LUT__1021" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" site: efl }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" site: efl }
placed { cell: "wsinterface/led_reg__D$h0w1" site: memory }
placed { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" site: memory }
placed { cell: "wsinterface/led_reg__D$h0u12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0t12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0s12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0r12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0q12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0p12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0o12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0n12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0m12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0l12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0k12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0j12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0i12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0h12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0g12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0f12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0e12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0d12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0c12" site: memory }
placed { cell: "wsinterface/led_reg__D$h0b12" site: memory }
placed { cell: "wsinterface/led_reg__D$h012" site: memory }
placed { cell: "wsinterface/led_reg__D$h0v12" site: memory }
placed { cell: "wsinterface/led_reg__D$h02" site: memory }
placed { cell: "LUT__1022" site: efl }
placed { cell: "LUT__1023" site: efl }
placed { cell: "LUT__1024" site: efl }
placed { cell: "LUT__1025" site: eft }
placed { cell: "LUT__1026" site: efl }
placed { cell: "LUT__1027" site: efl }
placed { cell: "LUT__1028" site: eft }
placed { cell: "LUT__1029" site: eft }
placed { cell: "LUT__1031" site: eft }
placed { cell: "LUT__1032" site: efl }
placed { cell: "LUT__1033" site: efl }
placed { cell: "LUT__1034" site: efl }
placed { cell: "LUT__1036" site: eft }
placed { cell: "LUT__1037" site: eft }
placed { cell: "LUT__1039" site: eft }
placed { cell: "LUT__1041" site: eft }
placed { cell: "LUT__1043" site: eft }
placed { cell: "LUT__1044" site: efl }
placed { cell: "LUT__1045" site: eft }
placed { cell: "LUT__1047" site: efl }
placed { cell: "LUT__1048" site: eft }
placed { cell: "LUT__1049" site: eft }
placed { cell: "LUT__1050" site: efl }
placed { cell: "LUT__1051" site: eft }
placed { cell: "LUT__1052" site: efl }
placed { cell: "LUT__1053" site: eft }
placed { cell: "LUT__1054" site: efl }
placed { cell: "LUT__1055" site: eft }
placed { cell: "LUT__1057" site: efl }
placed { cell: "LUT__1060" site: eft }
placed { cell: "LUT__1064" site: efl }
placed { cell: "LUT__1067" site: eft }
placed { cell: "LUT__1069" site: efl }
placed { cell: "LUT__1072" site: eft }
placed { cell: "LUT__1073" site: eft }
placed { cell: "LUT__1074" site: eft }
placed { cell: "LUT__1075" site: efl }
placed { cell: "LUT__1076" site: eft }
placed { cell: "LUT__1077" site: eft }
placed { cell: "LUT__1078" site: eft }
placed { cell: "LUT__1079" site: efl }
placed { cell: "LUT__1080" site: efl }
placed { cell: "LUT__1081" site: efl }
placed { cell: "LUT__1082" site: efl }
placed { cell: "LUT__1083" site: efl }
placed { cell: "LUT__1096" site: eft }
placed { cell: "LUT__1097" site: eft }
placed { cell: "LUT__1123" site: eft }
placed { cell: "LUT__1124" site: eft }
placed { cell: "LUT__1126" site: efl }
placed { cell: "LUT__1127" site: efl }
placed { cell: "LUT__1129" site: eft }
placed { cell: "LUT__1130" site: eft }
placed { cell: "LUT__1133" site: efl }
placed { cell: "LUT__1134" site: eft }
placed { cell: "LUT__1136" site: eft }
placed { cell: "LUT__1138" site: eft }
placed { cell: "LUT__1139" site: efl }
placed { cell: "LUT__1140" site: eft }
placed { cell: "LUT__1141" site: efl }
placed { cell: "LUT__1142" site: eft }
placed { cell: "LUT__1143" site: efl }
placed { cell: "LUT__1144" site: efl }
placed { cell: "LUT__1145" site: eft }
placed { cell: "LUT__1146" site: eft }
placed { cell: "LUT__1147" site: efl }
placed { cell: "LUT__1148" site: eft }
placed { cell: "LUT__1153" site: eft }
placed { cell: "LUT__1155" site: eft }
placed { cell: "LUT__1158" site: eft }
placed { cell: "LUT__1160" site: eft }
placed { cell: "LUT__1162" site: eft }
placed { cell: "LUT__1164" site: efl }
placed { cell: "LUT__1166" site: eft }
placed { cell: "LUT__1168" site: eft }
placed { cell: "LUT__1170" site: efl }
placed { cell: "LUT__1179" site: eft }
placed { cell: "LUT__1180" site: efl }
placed { cell: "LUT__1181" site: efl }
placed { cell: "LUT__1182" site: eft }
placed { cell: "LUT__1183" site: efl }
placed { cell: "LUT__1184" site: efl }
placed { cell: "LUT__1185" site: efl }
placed { cell: "LUT__1186" site: eft }
placed { cell: "LUT__1187" site: eft }
placed { cell: "LUT__1188" site: efl }
placed { cell: "LUT__1189" site: eft }
placed { cell: "LUT__1190" site: efl }
placed { cell: "LUT__1191" site: eft }
placed { cell: "LUT__1192" site: eft }
placed { cell: "LUT__1193" site: eft }
placed { cell: "LUT__1195" site: efl }
placed { cell: "LUT__1196" site: eft }
placed { cell: "LUT__1197" site: eft }
placed { cell: "LUT__1198" site: efl }
placed { cell: "LUT__1199" site: efl }
placed { cell: "LUT__1200" site: eft }
placed { cell: "LUT__1201" site: efl }
placed { cell: "LUT__1202" site: efl }
placed { cell: "LUT__1203" site: eft }
placed { cell: "LUT__1204" site: eft }
placed { cell: "LUT__1205" site: eft }
placed { cell: "LUT__1206" site: eft }
placed { cell: "LUT__1207" site: eft }
placed { cell: "LUT__1208" site: eft }
placed { cell: "LUT__1209" site: eft }
placed { cell: "LUT__1211" site: eft }
placed { cell: "LUT__1212" site: efl }
placed { cell: "LUT__1213" site: efl }
placed { cell: "LUT__1214" site: efl }
placed { cell: "LUT__1216" site: eft }
placed { cell: "LUT__1220" site: efl }
placed { cell: "LUT__1222" site: efl }
placed { cell: "LUT__1223" site: eft }
placed { cell: "LUT__1224" site: efl }
placed { cell: "LUT__1225" site: efl }
placed { cell: "LUT__1229" site: efl }
placed { cell: "LUT__1230" site: efl }
placed { cell: "LUT__1232" site: efl }
placed { cell: "LUT__1234" site: efl }
placed { cell: "LUT__1237" site: eft }
placed { cell: "LUT__1238" site: eft }
placed { cell: "LUT__1239" site: efl }
placed { cell: "LUT__1241" site: efl }
placed { cell: "LUT__1243" site: eft }
placed { cell: "LUT__1244" site: eft }
placed { cell: "LUT__1246" site: efl }
placed { cell: "LUT__1247" site: efl }
placed { cell: "LUT__1249" site: efl }
placed { cell: "LUT__1251" site: efl }
placed { cell: "LUT__1253" site: efl }
placed { cell: "LUT__1255" site: efl }
placed { cell: "LUT__1259" site: efl }
placed { cell: "LUT__1261" site: efl }
placed { cell: "LUT__1263" site: efl }
placed { cell: "LUT__1265" site: eft }
placed { cell: "LUT__1267" site: eft }
placed { cell: "LUT__1268" site: efl }
placed { cell: "LUT__1271" site: efl }
placed { cell: "LUT__1273" site: eft }
placed { cell: "LUT__1275" site: efl }
placed { cell: "LUT__1277" site: efl }
placed { cell: "LUT__1279" site: eft }
placed { cell: "LUT__1281" site: efl }
placed { cell: "LUT__1283" site: efl }
placed { cell: "LUT__1285" site: eft }
placed { cell: "LUT__1287" site: eft }
placed { cell: "LUT__1289" site: eft }
placed { cell: "LUT__1290" site: eft }
placed { cell: "LUT__1291" site: eft }
placed { cell: "LUT__1293" site: efl }
placed { cell: "LUT__1294" site: efl }
placed { cell: "LUT__1296" site: eft }
placed { cell: "LUT__1297" site: eft }
placed { cell: "LUT__1298" site: eft }
placed { cell: "LUT__1300" site: eft }
placed { cell: "LUT__1302" site: eft }
placed { cell: "LUT__1303" site: eft }
placed { cell: "LUT__1305" site: efl }
placed { cell: "LUT__1307" site: efl }
placed { cell: "LUT__1309" site: eft }
placed { cell: "LUT__1310" site: eft }
placed { cell: "LUT__1311" site: eft }
placed { cell: "LUT__1312" site: eft }
placed { cell: "LUT__1313" site: efl }
placed { cell: "LUT__1314" site: efl }
placed { cell: "LUT__1315" site: efl }
placed { cell: "LUT__1316" site: efl }
placed { cell: "LUT__1317" site: efl }
placed { cell: "LUT__1318" site: efl }
placed { cell: "LUT__1319" site: efl }
placed { cell: "LUT__1320" site: efl }
placed { cell: "LUT__1321" site: eft }
placed { cell: "LUT__1322" site: eft }
placed { cell: "LUT__1323" site: efl }
placed { cell: "LUT__1324" site: efl }
placed { cell: "LUT__1325" site: efl }
placed { cell: "LUT__1326" site: efl }
placed { cell: "LUT__1327" site: efl }
placed { cell: "LUT__1328" site: efl }
placed { cell: "LUT__1329" site: efl }
placed { cell: "LUT__1330" site: efl }
placed { cell: "LUT__1331" site: efl }
placed { cell: "LUT__1332" site: efl }
placed { cell: "LUT__1333" site: efl }
placed { cell: "LUT__1335" site: efl }
placed { cell: "LUT__1336" site: eft }
placed { cell: "LUT__1337" site: eft }
placed { cell: "LUT__1339" site: efl }
placed { cell: "LUT__1341" site: efl }
placed { cell: "LUT__1343" site: eft }
placed { cell: "LUT__1344" site: efl }
placed { cell: "LUT__1346" site: efl }
placed { cell: "LUT__1348" site: efl }
placed { cell: "LUT__1350" site: eft }
placed { cell: "LUT__1354" site: efl }
placed { cell: "LUT__1355" site: eft }
placed { cell: "LUT__1357" site: eft }
placed { cell: "LUT__1358" site: eft }
placed { cell: "LUT__1360" site: efl }
placed { cell: "LUT__1361" site: eft }
placed { cell: "LUT__1363" site: eft }
placed { cell: "LUT__1364" site: efl }
placed { cell: "LUT__1365" site: eft }
placed { cell: "LUT__1366" site: eft }
placed { cell: "LUT__1368" site: eft }
placed { cell: "LUT__1370" site: eft }
placed { cell: "LUT__1371" site: eft }
placed { cell: "LUT__1372" site: efl }
placed { cell: "LUT__1373" site: eft }
placed { cell: "LUT__1375" site: efl }
placed { cell: "LUT__1376" site: efl }
placed { cell: "LUT__1378" site: eft }
placed { cell: "LUT__1380" site: eft }
placed { cell: "LUT__1381" site: eft }
placed { cell: "LUT__1384" site: eft }
placed { cell: "LUT__1385" site: eft }
placed { cell: "LUT__1387" site: eft }
placed { cell: "LUT__1389" site: efl }
placed { cell: "LUT__1391" site: efl }
placed { cell: "LUT__1393" site: eft }
placed { cell: "wsctrl/state[0]~FF_brt_0_rtinv" site: eft }
placed { cell: "LUT__1020" site: efl }
placed { cell: "CLKBUF__0" site: gbuf_block }
placed { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" site: efl }
route { driver { cell: "uartrx/r_Rx_Data_R~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Data~FF" port: "I[1]" } delay_max: 785 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_Rx_Data~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "data~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "CE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "led" port: "outpad" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WCLKE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "VCC" port: "O" } sink { cell: "CLKBUF__0" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rx_dv~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_address[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_fifo_rd_en~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_address[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/length[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "w_rgb_data[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/data_count[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "data~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/data_count[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_5" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_4" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_3" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_2" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_1" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_0" port: "RE" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[4]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[5]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[6]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[7]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[10]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[11]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "GND" port: "O" } sink { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "I[1]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__1029" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__1037" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Data~FF" port: "O_seq" } sink { cell: "LUT__1045" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rx_dv~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_address[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_fifo_rd_en~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_address[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/length[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "w_rgb_data[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/state[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/data_count[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "data~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[0]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[11]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[12]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[13]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[14]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[15]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[16]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[17]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[18]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[19]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[20]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[21]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[22]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[23]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[24]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[25]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[26]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[27]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[28]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[29]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[30]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/reset_count[31]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/state[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/state[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/high_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[7]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[8]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[9]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/low_count[10]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/data_count[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[1]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[2]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[3]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[4]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[5]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_counter[6]~FF" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[1]~FF_brt_5" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[1]~FF_brt_4" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[0]~FF_brt_3" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[0]~FF_brt_2" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[0]~FF_brt_1" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsctrl/state[0]~FF_brt_0" port: "clk" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h012" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h012" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h02" port: "RCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "CLKBUF__0" port: "clkout" } sink { cell: "wsinterface/led_reg__D$h02" port: "WCLK" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1025" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1025" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "RE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "uartrx/r_SM_Main[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "LUT__1033" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "LUT__1034" port: "I[2]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "LUT__1039" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "LUT__1041" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "LUT__1044" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "LUT__1047" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1024" port: "O" } sink { cell: "LUT__1051" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1029" port: "O" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[1]~FF" port: "RE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "w_rx_dv~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__1037" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__1039" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__1041" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__1047" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[2]~FF" port: "O_seq" } sink { cell: "LUT__1052" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "w_rx_dv~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1025" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1029" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1031" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1034" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1036" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1039" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[1]~FF" port: "O_seq" } sink { cell: "LUT__1041" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1033" port: "O" } sink { cell: "uartrx/r_Rx_Byte[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[0]~FF" port: "O_seq" } sink { cell: "LUT__1141" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__1026" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[0]~FF" port: "O_seq" } sink { cell: "LUT__1057" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[2]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1034" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[2]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[0]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "CE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "CE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "CE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1037" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1039" port: "O" } sink { cell: "w_rx_dv~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1078" port: "I[2]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1141" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1142" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1143" port: "I[0]" } delay_max: 1368 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1144" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1145" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1146" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1147" port: "I[0]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "w_rx_dv~FF" port: "O_seq" } sink { cell: "LUT__1148" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1032" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1043" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1048" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1049" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1052" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1053" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[1]~FF" port: "O_seq" } sink { cell: "LUT__1054" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1032" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1043" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1048" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1049" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1052" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1053" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[0]~FF" port: "O_seq" } sink { cell: "LUT__1054" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1041" port: "O" } sink { cell: "uartrx/r_Bit_Index[1]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1041" port: "O" } sink { cell: "uartrx/r_Bit_Index[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1041" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1045" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1044" port: "O" } sink { cell: "uartrx/r_SM_Main[0]~FF" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1025" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1029" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1031" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1034" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1036" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1039" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1041" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1044" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_SM_Main[0]~FF" port: "O_seq" } sink { cell: "LUT__1045" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "i_rx_serial" port: "inpad" } sink { cell: "uartrx/r_Rx_Data_R~FF" port: "I[1]" } delay_max: 3200 delay_min: 0  }
route { driver { cell: "LUT__1048" port: "O" } sink { cell: "uartrx/r_Rx_Byte[1]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[1]~FF" port: "O_seq" } sink { cell: "LUT__1142" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1049" port: "O" } sink { cell: "uartrx/r_Rx_Byte[2]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[2]~FF" port: "O_seq" } sink { cell: "LUT__1143" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1050" port: "O" } sink { cell: "uartrx/r_Rx_Byte[3]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[3]~FF" port: "O_seq" } sink { cell: "LUT__1144" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1052" port: "O" } sink { cell: "uartrx/r_Rx_Byte[4]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[4]~FF" port: "O_seq" } sink { cell: "LUT__1145" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1053" port: "O" } sink { cell: "uartrx/r_Rx_Byte[5]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[5]~FF" port: "O_seq" } sink { cell: "LUT__1146" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1054" port: "O" } sink { cell: "uartrx/r_Rx_Byte[6]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[6]~FF" port: "O_seq" } sink { cell: "LUT__1147" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1055" port: "O" } sink { cell: "uartrx/r_Rx_Byte[7]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "uartrx/r_Rx_Byte[7]~FF" port: "O_seq" } sink { cell: "LUT__1148" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[1]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__1021" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__1027" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[1]~FF" port: "O_seq" } sink { cell: "LUT__1057" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__1021" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__1027" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[2]~FF" port: "O_seq" } sink { cell: "LUT__1060" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1057" port: "O" } sink { cell: "uartrx/r_Clock_Count[2]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1057" port: "O" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1057" port: "O" } sink { cell: "LUT__1060" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__1021" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__1026" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[3]~FF" port: "O_seq" } sink { cell: "LUT__1060" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__1028" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[4]~FF" port: "O_seq" } sink { cell: "LUT__1020" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1060" port: "O" } sink { cell: "uartrx/r_Clock_Count[4]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1060" port: "O" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1060" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1060" port: "O" } sink { cell: "LUT__1064" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[5]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__1028" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[5]~FF" port: "O_seq" } sink { cell: "LUT__1020" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1020" port: "O" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1020" port: "O" } sink { cell: "LUT__1022" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1020" port: "O" } sink { cell: "LUT__1064" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[6]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__1022" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__1028" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[6]~FF" port: "O_seq" } sink { cell: "LUT__1064" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__1024" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__1026" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[7]~FF" port: "O_seq" } sink { cell: "LUT__1067" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1064" port: "O" } sink { cell: "uartrx/r_Clock_Count[7]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1064" port: "O" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1064" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1064" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[8]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__1024" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__1026" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[8]~FF" port: "O_seq" } sink { cell: "LUT__1067" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1067" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1067" port: "O" } sink { cell: "LUT__1069" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__1023" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[9]~FF" port: "O_seq" } sink { cell: "LUT__1069" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1036" port: "O" } sink { cell: "uartrx/r_Clock_Count[9]~FF" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1036" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1036" port: "O" } sink { cell: "LUT__1037" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1069" port: "O" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "uartrx/r_Clock_Count[10]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Clock_Count[10]~FF" port: "O_seq" } sink { cell: "LUT__1023" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__1032" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__1044" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__1047" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "uartrx/r_Bit_Index[2]~FF" port: "O_seq" } sink { cell: "LUT__1051" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1043" port: "O" } sink { cell: "uartrx/r_Bit_Index[2]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1043" port: "O" } sink { cell: "LUT__1044" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1043" port: "O" } sink { cell: "LUT__1050" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1043" port: "O" } sink { cell: "LUT__1055" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "RE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "RE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 878 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 865 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 845 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.rd_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "O_seq" } sink { cell: "LUT__1073" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "CE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "CE" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "CE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1078" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WE" } delay_max: 801 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "RE" } delay_max: 807 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "RE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "RE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "RE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "RE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "RE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "RE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "RE" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "RE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "RE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "RE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "RE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "RE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "RE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "RE" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/genblk2.wr_rst[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "RE" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[3]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "O_seq" } sink { cell: "LUT__1075" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "O_seq" } sink { cell: "LUT__1075" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[1]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[11]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[0]~FF" port: "O_seq" } sink { cell: "LUT__1074" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[11]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[0]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "CE" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1083" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "LUT__1074" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "I[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[3]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "O_seq" } sink { cell: "LUT__1073" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[4]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[4]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "O_seq" } sink { cell: "LUT__1076" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[5]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[5]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "O_seq" } sink { cell: "LUT__1076" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[6]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[6]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "O_seq" } sink { cell: "LUT__1072" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[7]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WADDR[7]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "O_seq" } sink { cell: "LUT__1072" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/waddr[8]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/waddr_cntr[9]~FF" port: "O_seq" } sink { cell: "LUT__1074" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[1]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[2]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[2]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[3]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[3]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[4]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[0]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[4]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[5]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "I[1]" } delay_max: 845 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[5]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[6]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[0]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[6]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[7]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RADDR[7]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/raddr[8]~FF" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/raddr_cntr[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "LUT__1075" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "LUT__1075" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "LUT__1073" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "LUT__1073" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "LUT__1076" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "LUT__1076" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "LUT__1072" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "LUT__1072" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "LUT__1074" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[0]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "I[1]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_r[9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "I[1]" } delay_max: 1074 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.raddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][5]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][4]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[4]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][3]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[3]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][2]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][6]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[6]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][0]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[0]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][1]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[1]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][7]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[7]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][8]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[8]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/pipe_reg[0][9]~FF" port: "O_seq" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.waddr_cntr_gry_sync[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "w_address[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "w_address[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[8]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[8]" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[8]" } delay_max: 1293 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[8]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[8]" } delay_max: 1257 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[8]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[8]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[8]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[8]" } delay_max: 1737 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[8]" } delay_max: 1465 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[8]" } delay_max: 1526 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[8]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[8]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[8]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[8]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[8]" } delay_max: 1044 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[8]" } delay_max: 1082 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[8]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[8]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[8]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[8]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[8]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[8]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "w_address[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[8]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "w_address[0]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "w_address[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WADDR[9]" } delay_max: 1494 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WADDR[9]" } delay_max: 1496 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WADDR[9]" } delay_max: 1569 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WADDR[9]" } delay_max: 1073 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WADDR[9]" } delay_max: 1317 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WADDR[9]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WADDR[9]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WADDR[9]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WADDR[9]" } delay_max: 2021 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WADDR[9]" } delay_max: 1539 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WADDR[9]" } delay_max: 1811 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WADDR[9]" } delay_max: 1283 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WADDR[9]" } delay_max: 1328 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WADDR[9]" } delay_max: 1224 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WADDR[9]" } delay_max: 1013 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WADDR[9]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WADDR[9]" } delay_max: 1359 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WADDR[9]" } delay_max: 1254 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WADDR[9]" } delay_max: 1043 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WADDR[9]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WADDR[9]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WADDR[9]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WADDR[9]" } delay_max: 1042 delay_min: 0  }
route { driver { cell: "w_address[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WADDR[9]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1124" port: "O" } sink { cell: "w_address[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1124" port: "O" } sink { cell: "w_address[1]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/length[0]~FF" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "w_fifo_rd_en~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/state[3]~FF" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/length[1]~FF" port: "I[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/length[2]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/length[3]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/length[5]~FF" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/length[7]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_5" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_1" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_0" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1123" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1129" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1136" port: "I[3]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1138" port: "I[3]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1140" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1153" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1164" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1168" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1179" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1155" port: "O" } sink { cell: "LUT__1180" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "wsctrl/state[3]~FF" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_5" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_1" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_0" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1123" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1129" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1136" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1138" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1140" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1153" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1179" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1133" port: "O" } sink { cell: "LUT__1180" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/state[2]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/state[3]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF_brt_3" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WE" } delay_max: 2027 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WE" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WE" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WE" } delay_max: 1529 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WE" } delay_max: 1989 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WE" } delay_max: 1740 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WE" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WE" } delay_max: 1286 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WE" } delay_max: 1507 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WE" } delay_max: 1296 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WE" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WE" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WE" } delay_max: 1755 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WE" } delay_max: 875 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WE" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WE" } delay_max: 1545 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WE" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1124" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1130" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1134" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1136" port: "I[1]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1138" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1139" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1179" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "wsctrl/state[3]~FF" port: "O_seq" } sink { cell: "LUT__1180" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[0]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[0]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[2]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[3]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[1]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[2]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[3]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[4]~FF" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[5]~FF" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[6]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/length[7]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[1]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[2]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[3]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[4]~FF" port: "I[1]" } delay_max: 844 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[5]~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[6]~FF" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "w_rgb_data[7]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[1]~FF_brt_5" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[1]~FF_brt_4" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF_brt_1" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF_brt_0" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1123" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1129" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1136" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1138" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1139" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1179" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1130" port: "O" } sink { cell: "wsctrl/post_wait_state[0]~FF" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1130" port: "O" } sink { cell: "wsctrl/post_wait_state[1]~FF" port: "CE" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1130" port: "O" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/post_wait_state[0]~FF" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF_brt_1" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[10]" } sink { cell: "wsctrl/length[0]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[10]" } sink { cell: "w_rgb_data[0]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "wsctrl/length[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__1126" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__1158" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__1160" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsctrl/length[0]~FF" port: "O_seq" } sink { cell: "LUT__1162" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[1]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[2]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[3]~FF" port: "CE" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[5]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1136" port: "O" } sink { cell: "wsctrl/length[7]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[0]~FF" port: "CE" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[1]~FF" port: "CE" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[2]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[3]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[4]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[5]~FF" port: "CE" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[6]~FF" port: "CE" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1138" port: "O" } sink { cell: "w_rgb_data[7]~FF" port: "CE" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "w_rgb_data[0]~FF" port: "O" } sink { cell: "w_rgb_data[8]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[0]~FF" port: "O" } sink { cell: "w_rgb_data[16]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "WDATA[0]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1140" port: "O" } sink { cell: "w_fifo_rd_en~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "w_fifo_rd_en~FF" port: "O_seq" } sink { cell: "LUT__1083" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsctrl/post_wait_state[1]~FF" port: "O_seq" } sink { cell: "wsctrl/state[1]~FF_brt_4" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1139" port: "O" } sink { cell: "wsctrl/post_wait_state[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1139" port: "O" } sink { cell: "LUT__1140" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/post_wait_state[2]~FF" port: "O_seq" } sink { cell: "wsctrl/state[2]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1153" port: "O" } sink { cell: "wsctrl/state[2]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1153" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_4" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[2]~FF" port: "CE" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[3]~FF" port: "CE" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_5" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_4" port: "CE" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_3" port: "CE" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_2" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_1" port: "CE" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1134" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_0" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[11]" } sink { cell: "wsctrl/length[1]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[11]" } sink { cell: "w_rgb_data[1]~FF" port: "I[0]" } delay_max: 881 delay_min: 0  }
route { driver { cell: "LUT__1158" port: "O" } sink { cell: "wsctrl/length[1]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__1126" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__1158" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__1160" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/length[1]~FF" port: "O_seq" } sink { cell: "LUT__1162" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[12]" } sink { cell: "wsctrl/length[2]~FF" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[12]" } sink { cell: "w_rgb_data[2]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "LUT__1160" port: "O" } sink { cell: "wsctrl/length[2]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/length[2]~FF" port: "O_seq" } sink { cell: "LUT__1126" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/length[2]~FF" port: "O_seq" } sink { cell: "LUT__1160" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/length[2]~FF" port: "O_seq" } sink { cell: "LUT__1162" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[13]" } sink { cell: "wsctrl/length[3]~FF" port: "I[1]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[13]" } sink { cell: "w_rgb_data[3]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1162" port: "O" } sink { cell: "wsctrl/length[3]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/length[3]~FF" port: "O_seq" } sink { cell: "LUT__1126" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[3]~FF" port: "O_seq" } sink { cell: "LUT__1162" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1164" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[4]~FF" port: "O_seq" } sink { cell: "wsctrl/length[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/length[4]~FF" port: "O_seq" } sink { cell: "LUT__1127" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsctrl/length[4]~FF" port: "O_seq" } sink { cell: "LUT__1166" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1126" port: "O" } sink { cell: "wsctrl/length[4]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1126" port: "O" } sink { cell: "LUT__1127" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1126" port: "O" } sink { cell: "LUT__1166" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[16]" } sink { cell: "wsctrl/length[5]~FF" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[16]" } sink { cell: "w_rgb_data[5]~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "LUT__1166" port: "O" } sink { cell: "wsctrl/length[5]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/length[5]~FF" port: "O_seq" } sink { cell: "LUT__1127" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/length[5]~FF" port: "O_seq" } sink { cell: "LUT__1166" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1168" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsctrl/length[6]~FF" port: "O_seq" } sink { cell: "wsctrl/length[6]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsctrl/length[6]~FF" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF_brt_2" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/length[6]~FF" port: "O_seq" } sink { cell: "LUT__1170" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1127" port: "O" } sink { cell: "wsctrl/length[6]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1127" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_2" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1127" port: "O" } sink { cell: "LUT__1170" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[18]" } sink { cell: "wsctrl/length[7]~FF" port: "I[1]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[18]" } sink { cell: "w_rgb_data[7]~FF" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1170" port: "O" } sink { cell: "wsctrl/length[7]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsctrl/length[7]~FF" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF_brt_2" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsctrl/length[7]~FF" port: "O_seq" } sink { cell: "LUT__1170" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "w_rgb_data[1]~FF" port: "O" } sink { cell: "w_rgb_data[9]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_rgb_data[1]~FF" port: "O" } sink { cell: "w_rgb_data[17]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "WDATA[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rgb_data[2]~FF" port: "O" } sink { cell: "w_rgb_data[10]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_rgb_data[2]~FF" port: "O" } sink { cell: "w_rgb_data[18]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "WDATA[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "w_rgb_data[3]~FF" port: "O" } sink { cell: "w_rgb_data[11]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[3]~FF" port: "O" } sink { cell: "w_rgb_data[19]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "w_rgb_data[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "WDATA[0]" } delay_max: 1005 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[15]" } sink { cell: "w_rgb_data[4]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[15]" } sink { cell: "LUT__1164" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "w_rgb_data[4]~FF" port: "O" } sink { cell: "w_rgb_data[12]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rgb_data[4]~FF" port: "O" } sink { cell: "w_rgb_data[20]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "w_rgb_data[4]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "WDATA[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "w_rgb_data[5]~FF" port: "O" } sink { cell: "w_rgb_data[13]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rgb_data[5]~FF" port: "O" } sink { cell: "w_rgb_data[21]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "w_rgb_data[5]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "WDATA[0]" } delay_max: 1341 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[17]" } sink { cell: "w_rgb_data[6]~FF" port: "I[0]" } delay_max: 869 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "RDATA[17]" } sink { cell: "LUT__1168" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "w_rgb_data[6]~FF" port: "O" } sink { cell: "w_rgb_data[14]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "w_rgb_data[6]~FF" port: "O" } sink { cell: "w_rgb_data[22]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "w_rgb_data[6]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "WDATA[0]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "w_rgb_data[7]~FF" port: "O" } sink { cell: "w_rgb_data[15]~FF" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "w_rgb_data[7]~FF" port: "O" } sink { cell: "w_rgb_data[23]~FF" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "w_rgb_data[7]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[8]~FF" port: "CE" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[9]~FF" port: "CE" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[10]~FF" port: "CE" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[11]~FF" port: "CE" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[12]~FF" port: "CE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[13]~FF" port: "CE" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[14]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1179" port: "O" } sink { cell: "w_rgb_data[15]~FF" port: "CE" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "w_rgb_data[8]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "WDATA[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "w_rgb_data[9]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "WDATA[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "w_rgb_data[10]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "WDATA[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "w_rgb_data[11]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "WDATA[0]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "w_rgb_data[12]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "WDATA[0]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "w_rgb_data[13]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "WDATA[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "w_rgb_data[14]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "WDATA[0]" } delay_max: 1579 delay_min: 0  }
route { driver { cell: "w_rgb_data[15]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "WDATA[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[16]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[17]~FF" port: "CE" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[18]~FF" port: "CE" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[19]~FF" port: "CE" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[20]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[21]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[22]~FF" port: "CE" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1180" port: "O" } sink { cell: "w_rgb_data[23]~FF" port: "CE" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "w_rgb_data[16]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "WDATA[0]" } delay_max: 1319 delay_min: 0  }
route { driver { cell: "w_rgb_data[17]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "WDATA[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "w_rgb_data[18]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "WDATA[0]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "w_rgb_data[19]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "WDATA[0]" } delay_max: 1330 delay_min: 0  }
route { driver { cell: "w_rgb_data[20]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "WDATA[0]" } delay_max: 1327 delay_min: 0  }
route { driver { cell: "w_rgb_data[21]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "WDATA[0]" } delay_max: 1055 delay_min: 0  }
route { driver { cell: "w_rgb_data[22]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "WDATA[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "w_rgb_data[23]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "WDATA[0]" } delay_max: 1528 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[1]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "LUT__1181" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[0]~FF" port: "O_seq" } sink { cell: "LUT__1230" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[0]~FF" port: "I[1]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[1]~FF" port: "I[2]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "I[3]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[3]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "I[2]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "I[2]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1193" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1200" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1195" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1195" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1209" port: "O" } sink { cell: "wsinterface/state[0]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/state[0]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[0]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "data~FF" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/state[1]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/state[2]~FF" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[7]~FF" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1097" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1192" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1211" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1214" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1222" port: "I[1]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1297" port: "I[0]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1307" port: "I[1]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1331" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1360" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1366" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1375" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/state[0]~FF" port: "O_seq" } sink { cell: "LUT__1385" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1213" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1214" port: "O" } sink { cell: "wsinterface/rgb_counter[0]~FF" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1205" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1213" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1214" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1296" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1298" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1309" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1310" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1313" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1314" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1319" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1320" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1321" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1324" port: "I[2]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1325" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1329" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "LUT__1196" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "LUT__1333" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[0]~FF" port: "O_seq" } sink { cell: "LUT__1336" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "wsinterface/high_count[0]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "data~FF" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "LUT__1289" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "LUT__1331" port: "I[1]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1216" port: "O" } sink { cell: "LUT__1344" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "wsinterface/low_count[0]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[2]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1213" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1220" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1296" port: "I[3]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1300" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1303" port: "I[1]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1305" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1355" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1358" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1361" port: "I[2]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1212" port: "O" } sink { cell: "LUT__1376" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[0]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "LUT__1201" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[0]~FF" port: "O_seq" } sink { cell: "LUT__1354" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[0]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[1]~FF" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[8]" } delay_max: 1575 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[8]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[8]" } delay_max: 1075 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[8]" } delay_max: 1572 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[8]" } delay_max: 1779 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[8]" } delay_max: 1015 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[8]" } delay_max: 1256 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[8]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[8]" } delay_max: 1568 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[8]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[8]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[8]" } delay_max: 1365 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[8]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[8]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[8]" } delay_max: 1049 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[8]" } delay_max: 1282 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[8]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[8]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[8]" } delay_max: 1222 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[8]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[8]" } delay_max: 1331 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[8]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[8]" } delay_max: 1538 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[0]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/data_count[1]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RADDR[9]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RADDR[9]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RADDR[9]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RADDR[9]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RADDR[9]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RADDR[9]" } delay_max: 1339 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RADDR[9]" } delay_max: 856 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RADDR[9]" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RADDR[9]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RADDR[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RADDR[9]" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RADDR[9]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RADDR[9]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RADDR[9]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RADDR[9]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h012" port: "RADDR[9]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RADDR[9]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/data_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_reg__D$h02" port: "RADDR[9]" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "LUT__1220" port: "O" } sink { cell: "wsinterface/data_count[0]~FF" port: "CE" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1220" port: "O" } sink { cell: "wsinterface/data_count[1]~FF" port: "CE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "I[1]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__1333" port: "I[3]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__1337" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__1339" port: "I[2]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__1341" port: "I[2]" } delay_max: 875 delay_min: 0  }
route { driver { cell: "data~FF" port: "O" } sink { cell: "LUT__1368" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "data~FF" port: "O_seq" } sink { cell: "data" port: "outpad" } delay_max: 10610 delay_min: 0  }
route { driver { cell: "LUT__1222" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1222" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1223" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1384" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[0]~FF" port: "O_seq" } sink { cell: "LUT__1387" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1225" port: "O" } sink { cell: "wsinterface/led_counter[0]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1225" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1225" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1225" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1225" port: "O" } sink { cell: "LUT__1391" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1181" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1230" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[2]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1181" port: "I[2]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1230" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1229" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[3]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[3]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[3]~FF" port: "O_seq" } sink { cell: "LUT__1181" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[3]~FF" port: "O_seq" } sink { cell: "LUT__1229" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1230" port: "O" } sink { cell: "wsinterface/reset_count[3]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1232" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1182" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1232" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1234" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1181" port: "O" } sink { cell: "wsinterface/reset_count[4]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1181" port: "O" } sink { cell: "LUT__1185" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1181" port: "O" } sink { cell: "LUT__1234" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1181" port: "O" } sink { cell: "LUT__1241" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[5]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[5]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[5]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1182" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1238" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "wsinterface/reset_count[5]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1234" port: "O" } sink { cell: "LUT__1239" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[6]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1182" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1238" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[6]~FF" port: "I[3]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "I[3]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[3]" } delay_max: 1123 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1192" port: "O" } sink { cell: "LUT__1193" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1237" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[7]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[7]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1182" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1239" port: "O" } sink { cell: "wsinterface/reset_count[7]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[8]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1183" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1243" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1247" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "wsinterface/reset_count[8]~FF" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "LUT__1243" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "LUT__1247" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "LUT__1251" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1241" port: "O" } sink { cell: "LUT__1253" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1243" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "wsinterface/reset_count[9]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1244" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1183" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1243" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1244" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1247" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[0]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[0]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1246" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[0]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "LUT__1247" port: "O" } sink { cell: "wsinterface/reset_count[10]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1247" port: "O" } sink { cell: "LUT__1249" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[10]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[10]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[10]~FF" port: "O_seq" } sink { cell: "LUT__1183" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[10]~FF" port: "O_seq" } sink { cell: "LUT__1249" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1249" port: "O" } sink { cell: "wsinterface/reset_count[11]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[11]~FF" port: "O_seq" } sink { cell: "LUT__1183" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[11]~FF" port: "O_seq" } sink { cell: "LUT__1249" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1251" port: "O" } sink { cell: "wsinterface/reset_count[12]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[12]~FF" port: "O_seq" } sink { cell: "LUT__1184" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[12]~FF" port: "O_seq" } sink { cell: "LUT__1251" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[12]~FF" port: "O_seq" } sink { cell: "LUT__1253" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "LUT__1184" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "LUT__1237" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[13]~FF" port: "O_seq" } sink { cell: "LUT__1255" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "wsinterface/reset_count[13]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1253" port: "O" } sink { cell: "LUT__1255" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[14]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[14]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[14]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[14]~FF" port: "O_seq" } sink { cell: "LUT__1184" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "wsinterface/reset_count[14]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1255" port: "O" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[15]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[15]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[15]~FF" port: "O_seq" } sink { cell: "LUT__1184" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "wsinterface/reset_count[16]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "LUT__1191" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "LUT__1259" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "LUT__1263" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "LUT__1268" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "LUT__1271" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "LUT__1275" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1185" port: "O" } sink { cell: "LUT__1283" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[16]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "LUT__1186" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "LUT__1259" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[16]~FF" port: "O_seq" } sink { cell: "LUT__1261" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1259" port: "O" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[17]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[17]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[17]~FF" port: "O_seq" } sink { cell: "LUT__1186" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[17]~FF" port: "O_seq" } sink { cell: "LUT__1261" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1261" port: "O" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[18]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[18]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[18]~FF" port: "O_seq" } sink { cell: "LUT__1186" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1263" port: "O" } sink { cell: "wsinterface/reset_count[19]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1263" port: "O" } sink { cell: "LUT__1265" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[19]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "LUT__1188" port: "I[0]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "LUT__1265" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[19]~FF" port: "O_seq" } sink { cell: "LUT__1267" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1265" port: "O" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[20]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[20]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[20]~FF" port: "O_seq" } sink { cell: "LUT__1188" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[20]~FF" port: "O_seq" } sink { cell: "LUT__1267" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[21]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[0]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "LUT__1187" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[21]~FF" port: "O_seq" } sink { cell: "LUT__1271" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1268" port: "O" } sink { cell: "wsinterface/reset_count[21]~FF" port: "I[1]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1268" port: "O" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[22]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[22]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[22]~FF" port: "O_seq" } sink { cell: "LUT__1187" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[22]~FF" port: "O_seq" } sink { cell: "LUT__1271" port: "I[1]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[23]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[23]~FF" port: "I[0]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[23]~FF" port: "O_seq" } sink { cell: "LUT__1187" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[23]~FF" port: "O_seq" } sink { cell: "LUT__1273" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1271" port: "O" } sink { cell: "wsinterface/reset_count[23]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1271" port: "O" } sink { cell: "LUT__1273" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1273" port: "O" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[24]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[24]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[24]~FF" port: "O_seq" } sink { cell: "LUT__1187" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1275" port: "O" } sink { cell: "wsinterface/reset_count[25]~FF" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1275" port: "O" } sink { cell: "LUT__1277" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1275" port: "O" } sink { cell: "LUT__1279" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1275" port: "O" } sink { cell: "LUT__1281" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1275" port: "O" } sink { cell: "LUT__1287" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[25]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "LUT__1189" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "LUT__1277" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "LUT__1279" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[25]~FF" port: "O_seq" } sink { cell: "LUT__1281" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1277" port: "O" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[26]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[26]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[26]~FF" port: "O_seq" } sink { cell: "LUT__1189" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[26]~FF" port: "O_seq" } sink { cell: "LUT__1279" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[26]~FF" port: "O_seq" } sink { cell: "LUT__1281" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1279" port: "O" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[27]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[27]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[27]~FF" port: "O_seq" } sink { cell: "LUT__1189" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[27]~FF" port: "O_seq" } sink { cell: "LUT__1281" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1281" port: "O" } sink { cell: "wsinterface/reset_count[28]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[28]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[28]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[28]~FF" port: "O_seq" } sink { cell: "LUT__1189" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1283" port: "O" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1283" port: "O" } sink { cell: "LUT__1285" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[29]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[29]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[29]~FF" port: "O_seq" } sink { cell: "LUT__1190" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[29]~FF" port: "O_seq" } sink { cell: "LUT__1285" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1285" port: "O" } sink { cell: "wsinterface/reset_count[30]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[30]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[30]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[30]~FF" port: "O_seq" } sink { cell: "LUT__1190" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1287" port: "O" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[31]~FF" port: "O_seq" } sink { cell: "wsinterface/reset_count[31]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/reset_count[31]~FF" port: "O_seq" } sink { cell: "LUT__1191" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1289" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1291" port: "O" } sink { cell: "wsinterface/state[1]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1096" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1192" port: "I[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1193" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1195" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1200" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1209" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1211" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1214" port: "I[3]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1216" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1222" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1291" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1294" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1297" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1307" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1360" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1365" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1370" port: "I[2]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1372" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/state[1]~FF" port: "O_seq" } sink { cell: "LUT__1375" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1294" port: "O" } sink { cell: "wsinterface/state[2]~FF" port: "I[0]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "wsinterface/state[2]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1096" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1192" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1195" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1200" port: "I[0]" } delay_max: 1334 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1209" port: "I[2]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1212" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1214" port: "I[0]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1216" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1222" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1229" port: "I[2]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1232" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1237" port: "I[2]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1244" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1246" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1291" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1297" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1307" port: "I[0]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1360" port: "I[2]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[3]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1365" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1370" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1372" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1375" port: "I[2]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "wsinterface/state[2]~FF" port: "O_seq" } sink { cell: "LUT__1380" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1205" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1296" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1311" port: "I[2]" } delay_max: 1114 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1312" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1315" port: "I[0]" } delay_max: 1597 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1317" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1318" port: "I[2]" } delay_max: 1355 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1322" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1326" port: "I[2]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1327" port: "I[2]" } delay_max: 1321 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1328" port: "I[2]" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1296" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1298" port: "O" } sink { cell: "wsinterface/rgb_counter[1]~FF" port: "I[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1298" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "I[3]" } delay_max: 831 delay_min: 0  }
route { driver { cell: "LUT__1298" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1206" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1300" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1302" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1312" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1315" port: "I[3]" } delay_max: 1280 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1319" port: "I[3]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1322" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1326" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1329" port: "I[2]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1300" port: "O" } sink { cell: "wsinterface/rgb_counter[2]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[0]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0w1" port: "RCLKE" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0u12" port: "RCLKE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0t12" port: "RCLKE" } delay_max: 1128 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0s12" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0r12" port: "RCLKE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0q12" port: "RCLKE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0p12" port: "RCLKE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0o12" port: "RCLKE" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0n12" port: "RCLKE" } delay_max: 1580 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0m12" port: "RCLKE" } delay_max: 1097 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0l12" port: "RCLKE" } delay_max: 1369 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0k12" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0j12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0i12" port: "RCLKE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0h12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0g12" port: "RCLKE" } delay_max: 1094 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0f12" port: "RCLKE" } delay_max: 1335 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0e12" port: "RCLKE" } delay_max: 856 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0d12" port: "RCLKE" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0c12" port: "RCLKE" } delay_max: 1060 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0b12" port: "RCLKE" } delay_max: 853 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h012" port: "RCLKE" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h0v12" port: "RCLKE" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "wsinterface/led_reg__D$h02" port: "RCLKE" } delay_max: 819 delay_min: 0  }
route { driver { cell: "LUT__1097" port: "O" } sink { cell: "LUT__1298" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "LUT__1291" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "LUT__1296" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1290" port: "O" } sink { cell: "LUT__1300" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1303" port: "O" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1206" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1312" port: "I[2]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1315" port: "I[1]" } delay_max: 1285 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1323" port: "I[3]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1330" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1305" port: "O" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "wsinterface/rgb_counter[4]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1207" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1316" port: "I[3]" } delay_max: 1077 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1323" port: "I[0]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "wsinterface/rgb_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1330" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[0]" } delay_max: 1021 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[1]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "LUT__1337" port: "I[0]" } delay_max: 867 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "LUT__1339" port: "I[0]" } delay_max: 1076 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "LUT__1341" port: "I[0]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1307" port: "O" } sink { cell: "LUT__1368" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1196" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1333" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1336" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1196" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1333" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1336" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1332" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1332" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1332" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1332" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1333" port: "O" } sink { cell: "wsinterface/high_count[2]~FF" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1335" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1335" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1335" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1335" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1337" port: "O" } sink { cell: "wsinterface/high_count[3]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[3]~FF" port: "O_seq" } sink { cell: "LUT__1196" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[3]~FF" port: "O_seq" } sink { cell: "LUT__1337" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1339" port: "O" } sink { cell: "wsinterface/high_count[4]~FF" port: "I[1]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1197" port: "I[0]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1339" port: "I[3]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1341" port: "O" } sink { cell: "wsinterface/high_count[5]~FF" port: "I[1]" } delay_max: 1324 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1198" port: "I[0]" } delay_max: 1130 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1341" port: "I[3]" } delay_max: 1117 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1343" port: "I[0]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1346" port: "I[0]" } delay_max: 1325 delay_min: 0  }
route { driver { cell: "LUT__1343" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1344" port: "O" } sink { cell: "wsinterface/high_count[6]~FF" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1344" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1344" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[0]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1344" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1198" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1343" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1346" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1346" port: "O" } sink { cell: "wsinterface/high_count[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1198" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1346" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[8]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1199" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1350" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1348" port: "O" } sink { cell: "wsinterface/high_count[8]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1348" port: "O" } sink { cell: "LUT__1350" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1350" port: "O" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[9]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1199" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1344" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[10]~FF" port: "O_seq" } sink { cell: "wsinterface/high_count[10]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[10]~FF" port: "O_seq" } sink { cell: "LUT__1200" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/high_count[10]~FF" port: "O_seq" } sink { cell: "LUT__1289" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1199" port: "O" } sink { cell: "wsinterface/high_count[10]~FF" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1199" port: "O" } sink { cell: "LUT__1200" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1199" port: "O" } sink { cell: "LUT__1289" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1201" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1354" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[1]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[1]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1355" port: "O" } sink { cell: "wsinterface/low_count[2]~FF" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1201" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1355" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[2]~FF" port: "O_seq" } sink { cell: "LUT__1357" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1358" port: "O" } sink { cell: "wsinterface/low_count[3]~FF" port: "I[1]" } delay_max: 577 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[3]~FF" port: "O_seq" } sink { cell: "LUT__1201" port: "I[3]" } delay_max: 1219 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[3]~FF" port: "O_seq" } sink { cell: "LUT__1358" port: "I[2]" } delay_max: 791 delay_min: 0  }
route { driver { cell: "LUT__1361" port: "O" } sink { cell: "wsinterface/low_count[4]~FF" port: "I[1]" } delay_max: 807 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1203" port: "I[0]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1361" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[4]~FF" port: "O_seq" } sink { cell: "LUT__1364" port: "I[0]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1096" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "I[0]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1096" port: "O" } sink { cell: "LUT__1097" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1096" port: "O" } sink { cell: "LUT__1373" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1096" port: "O" } sink { cell: "LUT__1381" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1096" port: "O" } sink { cell: "LUT__1385" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[5]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1203" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1363" port: "I[2]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[5]~FF" port: "O_seq" } sink { cell: "LUT__1365" port: "I[3]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1366" port: "O" } sink { cell: "wsinterface/low_count[5]~FF" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1364" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1364" port: "O" } sink { cell: "LUT__1365" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1368" port: "O" } sink { cell: "wsinterface/low_count[6]~FF" port: "I[3]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1203" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1368" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[6]~FF" port: "O_seq" } sink { cell: "LUT__1370" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1372" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1370" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "I[1]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1373" port: "O" } sink { cell: "wsinterface/low_count[7]~FF" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1202" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1372" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1373" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1376" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[7]~FF" port: "O_seq" } sink { cell: "LUT__1378" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1375" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1375" port: "O" } sink { cell: "LUT__1381" port: "I[2]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1202" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1376" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[8]~FF" port: "O_seq" } sink { cell: "LUT__1378" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1376" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1297" port: "O" } sink { cell: "wsinterface/low_count[8]~FF" port: "I[3]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1297" port: "O" } sink { cell: "LUT__1298" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1360" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1360" port: "O" } sink { cell: "LUT__1361" port: "I[0]" } delay_max: 1093 delay_min: 0  }
route { driver { cell: "LUT__1378" port: "O" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1378" port: "O" } sink { cell: "LUT__1380" port: "I[2]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "wsinterface/low_count[9]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1202" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1368" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1370" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1375" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[9]~FF" port: "O_seq" } sink { cell: "LUT__1380" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1380" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1212" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1229" port: "I[1]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1232" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1237" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1244" port: "I[1]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1246" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1384" port: "I[1]" } delay_max: 798 delay_min: 0  }
route { driver { cell: "LUT__1211" port: "O" } sink { cell: "LUT__1387" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1381" port: "O" } sink { cell: "wsinterface/low_count[10]~FF" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[10]~FF" port: "O_seq" } sink { cell: "LUT__1202" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[10]~FF" port: "O_seq" } sink { cell: "LUT__1380" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/low_count[10]~FF" port: "O_seq" } sink { cell: "LUT__1381" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1384" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[2]" } delay_max: 1090 delay_min: 0  }
route { driver { cell: "LUT__1385" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[1]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[1]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1223" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[1]~FF" port: "O_seq" } sink { cell: "LUT__1387" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1387" port: "O" } sink { cell: "wsinterface/led_counter[2]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1387" port: "O" } sink { cell: "LUT__1389" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[2]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[2]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1223" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[2]~FF" port: "O_seq" } sink { cell: "LUT__1389" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1389" port: "O" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1389" port: "O" } sink { cell: "LUT__1391" port: "I[2]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1389" port: "O" } sink { cell: "LUT__1393" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[3]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[3]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1223" port: "I[3]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1391" port: "I[0]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[3]~FF" port: "O_seq" } sink { cell: "LUT__1393" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[4]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[4]~FF" port: "I[1]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1224" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[4]~FF" port: "O_seq" } sink { cell: "LUT__1393" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1391" port: "O" } sink { cell: "wsinterface/led_counter[4]~FF" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[6]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[6]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[2]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[6]~FF" port: "O_seq" } sink { cell: "LUT__1224" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1393" port: "O" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1393" port: "O" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[5]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[5]~FF" port: "I[3]" } delay_max: 0 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[5]~FF" port: "O_seq" } sink { cell: "wsinterface/led_counter[6]~FF" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_counter[5]~FF" port: "O_seq" } sink { cell: "LUT__1224" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1082" port: "O" } sink { cell: "wsctrl/state[1]~FF_brt_5" port: "I[2]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1082" port: "O" } sink { cell: "wsctrl/state[0]~FF_brt_0" port: "I[0]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1082" port: "O" } sink { cell: "LUT__1083" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1082" port: "O" } sink { cell: "LUT__1140" port: "I[0]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF_brt_5" port: "O_seq" } sink { cell: "LUT__1155" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "wsctrl/state[1]~FF_brt_4" port: "O_seq" } sink { cell: "LUT__1155" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF_brt_3" port: "O_seq" } sink { cell: "LUT__1133" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF_brt_3" port: "O_seq" } sink { cell: "LUT__1155" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF_brt_2" port: "O" } sink { cell: "LUT__1130" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF_brt_2" port: "O_seq" } sink { cell: "LUT__1133" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF_brt_1" port: "O_seq" } sink { cell: "LUT__1133" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF_brt_0" port: "O_seq" } sink { cell: "wsctrl/state[0]~FF_brt_0_rtinv" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "clk" port: "inpad" } sink { cell: "CLKBUF__0" port: "IO_in" } delay_max: 0 delay_min: 0  }
route { driver { cell: "AUX_ADD_CI__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "LUT__1021" port: "O" } sink { cell: "LUT__1022" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "O" } sink { cell: "LUT__1079" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i1" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__1079" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cout" } sink { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i9" port: "O" } sink { cell: "LUT__1080" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i8" port: "O" } sink { cell: "LUT__1079" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i7" port: "O" } sink { cell: "LUT__1080" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i6" port: "O" } sink { cell: "LUT__1080" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i5" port: "O" } sink { cell: "LUT__1081" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i4" port: "O" } sink { cell: "LUT__1081" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "cout" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "cin" } delay_max: 0 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i3" port: "O" } sink { cell: "LUT__1081" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i2" port: "O" } sink { cell: "LUT__1080" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0w1" port: "RDATA[10]" } sink { cell: "LUT__1313" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "LUT__1141" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1142" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[1]" } delay_max: 1080 delay_min: 0  }
route { driver { cell: "LUT__1143" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1144" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[3]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1145" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[4]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1146" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[5]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1147" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[6]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1148" port: "O" } sink { cell: "ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ram/ram" port: "WDATA[7]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0u12" port: "RDATA[10]" } sink { cell: "LUT__1314" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0t12" port: "RDATA[10]" } sink { cell: "LUT__1314" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0s12" port: "RDATA[10]" } sink { cell: "LUT__1309" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0r12" port: "RDATA[10]" } sink { cell: "LUT__1309" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0q12" port: "RDATA[10]" } sink { cell: "LUT__1310" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0p12" port: "RDATA[10]" } sink { cell: "LUT__1310" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0o12" port: "RDATA[10]" } sink { cell: "LUT__1317" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0n12" port: "RDATA[10]" } sink { cell: "LUT__1318" port: "I[1]" } delay_max: 819 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0m12" port: "RDATA[10]" } sink { cell: "LUT__1317" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0l12" port: "RDATA[10]" } sink { cell: "LUT__1318" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0k12" port: "RDATA[10]" } sink { cell: "LUT__1320" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0j12" port: "RDATA[10]" } sink { cell: "LUT__1320" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0i12" port: "RDATA[10]" } sink { cell: "LUT__1321" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0h12" port: "RDATA[10]" } sink { cell: "LUT__1321" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0g12" port: "RDATA[10]" } sink { cell: "LUT__1324" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0f12" port: "RDATA[10]" } sink { cell: "LUT__1324" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0e12" port: "RDATA[10]" } sink { cell: "LUT__1325" port: "I[1]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0d12" port: "RDATA[10]" } sink { cell: "LUT__1325" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0c12" port: "RDATA[10]" } sink { cell: "LUT__1327" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0b12" port: "RDATA[10]" } sink { cell: "LUT__1328" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h012" port: "RDATA[10]" } sink { cell: "LUT__1327" port: "I[0]" } delay_max: 611 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h0v12" port: "RDATA[10]" } sink { cell: "LUT__1313" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "wsinterface/led_reg__D$h02" port: "RDATA[10]" } sink { cell: "LUT__1328" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1022" port: "O" } sink { cell: "LUT__1024" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1023" port: "O" } sink { cell: "LUT__1024" port: "I[3]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1023" port: "O" } sink { cell: "LUT__1027" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1026" port: "O" } sink { cell: "LUT__1027" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1027" port: "O" } sink { cell: "LUT__1028" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1028" port: "O" } sink { cell: "LUT__1029" port: "I[0]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1028" port: "O" } sink { cell: "LUT__1034" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1028" port: "O" } sink { cell: "LUT__1037" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1028" port: "O" } sink { cell: "LUT__1045" port: "I[0]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1031" port: "O" } sink { cell: "LUT__1032" port: "I[3]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1031" port: "O" } sink { cell: "LUT__1047" port: "I[3]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1031" port: "O" } sink { cell: "LUT__1051" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1032" port: "O" } sink { cell: "LUT__1033" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1047" port: "O" } sink { cell: "LUT__1048" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1047" port: "O" } sink { cell: "LUT__1049" port: "I[2]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1047" port: "O" } sink { cell: "LUT__1050" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1051" port: "O" } sink { cell: "LUT__1052" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1051" port: "O" } sink { cell: "LUT__1053" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1051" port: "O" } sink { cell: "LUT__1054" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1051" port: "O" } sink { cell: "LUT__1055" port: "I[1]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1072" port: "O" } sink { cell: "LUT__1078" port: "I[1]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1073" port: "O" } sink { cell: "LUT__1077" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1074" port: "O" } sink { cell: "LUT__1077" port: "I[1]" } delay_max: 1086 delay_min: 0  }
route { driver { cell: "LUT__1075" port: "O" } sink { cell: "LUT__1077" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1076" port: "O" } sink { cell: "LUT__1077" port: "I[3]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1077" port: "O" } sink { cell: "LUT__1078" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "AUX_ADD_CO__ws_wr_fifo/u_efx_fifo_top/xefx_fifo_ctl/sub_37/add_2/i10" port: "O" } sink { cell: "LUT__1079" port: "I[3]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1079" port: "O" } sink { cell: "LUT__1082" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1080" port: "O" } sink { cell: "LUT__1082" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1081" port: "O" } sink { cell: "LUT__1082" port: "I[2]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1123" port: "O" } sink { cell: "LUT__1124" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1123" port: "O" } sink { cell: "LUT__1130" port: "I[1]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1123" port: "O" } sink { cell: "LUT__1134" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1129" port: "O" } sink { cell: "LUT__1130" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "wsctrl/state[0]~FF_brt_0_rtinv" port: "O" } sink { cell: "LUT__1133" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1182" port: "O" } sink { cell: "LUT__1185" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1182" port: "O" } sink { cell: "LUT__1241" port: "I[1]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1183" port: "O" } sink { cell: "LUT__1185" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1183" port: "O" } sink { cell: "LUT__1251" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1183" port: "O" } sink { cell: "LUT__1253" port: "I[2]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1184" port: "O" } sink { cell: "LUT__1185" port: "I[3]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1186" port: "O" } sink { cell: "LUT__1188" port: "I[2]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1186" port: "O" } sink { cell: "LUT__1263" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1186" port: "O" } sink { cell: "LUT__1267" port: "I[2]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1187" port: "O" } sink { cell: "LUT__1188" port: "I[3]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1187" port: "O" } sink { cell: "LUT__1283" port: "I[2]" } delay_max: 1008 delay_min: 0  }
route { driver { cell: "LUT__1188" port: "O" } sink { cell: "LUT__1191" port: "I[2]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1188" port: "O" } sink { cell: "LUT__1275" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1189" port: "O" } sink { cell: "LUT__1190" port: "I[2]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1189" port: "O" } sink { cell: "LUT__1283" port: "I[3]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1190" port: "O" } sink { cell: "LUT__1191" port: "I[3]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1190" port: "O" } sink { cell: "LUT__1287" port: "I[1]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1191" port: "O" } sink { cell: "LUT__1193" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1191" port: "O" } sink { cell: "LUT__1195" port: "I[1]" } delay_max: 803 delay_min: 0  }
route { driver { cell: "LUT__1191" port: "O" } sink { cell: "LUT__1291" port: "I[0]" } delay_max: 1018 delay_min: 0  }
route { driver { cell: "LUT__1191" port: "O" } sink { cell: "LUT__1294" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1196" port: "O" } sink { cell: "LUT__1197" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1196" port: "O" } sink { cell: "LUT__1339" port: "I[1]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1197" port: "O" } sink { cell: "LUT__1199" port: "I[2]" } delay_max: 801 delay_min: 0  }
route { driver { cell: "LUT__1197" port: "O" } sink { cell: "LUT__1341" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1197" port: "O" } sink { cell: "LUT__1343" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1197" port: "O" } sink { cell: "LUT__1346" port: "I[2]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1197" port: "O" } sink { cell: "LUT__1348" port: "I[0]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1198" port: "O" } sink { cell: "LUT__1199" port: "I[3]" } delay_max: 811 delay_min: 0  }
route { driver { cell: "LUT__1198" port: "O" } sink { cell: "LUT__1348" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1201" port: "O" } sink { cell: "LUT__1204" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1201" port: "O" } sink { cell: "LUT__1361" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1201" port: "O" } sink { cell: "LUT__1364" port: "I[1]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1201" port: "O" } sink { cell: "LUT__1371" port: "I[0]" } delay_max: 1127 delay_min: 0  }
route { driver { cell: "LUT__1202" port: "O" } sink { cell: "LUT__1204" port: "I[1]" } delay_max: 1010 delay_min: 0  }
route { driver { cell: "LUT__1203" port: "O" } sink { cell: "LUT__1204" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1203" port: "O" } sink { cell: "LUT__1371" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1204" port: "O" } sink { cell: "LUT__1208" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1204" port: "O" } sink { cell: "LUT__1213" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1204" port: "O" } sink { cell: "LUT__1225" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1204" port: "O" } sink { cell: "LUT__1290" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1204" port: "O" } sink { cell: "LUT__1293" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1204" port: "O" } sink { cell: "LUT__1305" port: "I[0]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1205" port: "O" } sink { cell: "LUT__1207" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1205" port: "O" } sink { cell: "LUT__1300" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1205" port: "O" } sink { cell: "LUT__1302" port: "I[1]" } delay_max: 832 delay_min: 0  }
route { driver { cell: "LUT__1205" port: "O" } sink { cell: "LUT__1305" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "LUT__1207" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "LUT__1305" port: "I[2]" } delay_max: 1089 delay_min: 0  }
route { driver { cell: "LUT__1206" port: "O" } sink { cell: "LUT__1311" port: "I[3]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1207" port: "O" } sink { cell: "LUT__1208" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1207" port: "O" } sink { cell: "LUT__1213" port: "I[0]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1207" port: "O" } sink { cell: "LUT__1225" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1207" port: "O" } sink { cell: "LUT__1290" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1207" port: "O" } sink { cell: "LUT__1293" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1208" port: "O" } sink { cell: "LUT__1209" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1208" port: "O" } sink { cell: "LUT__1220" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1208" port: "O" } sink { cell: "LUT__1393" port: "I[2]" } delay_max: 799 delay_min: 0  }
route { driver { cell: "LUT__1223" port: "O" } sink { cell: "LUT__1224" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1224" port: "O" } sink { cell: "LUT__1225" port: "I[0]" } delay_max: 581 delay_min: 0  }
route { driver { cell: "LUT__1224" port: "O" } sink { cell: "LUT__1293" port: "I[0]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1238" port: "O" } sink { cell: "LUT__1239" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1267" port: "O" } sink { cell: "LUT__1268" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1267" port: "O" } sink { cell: "LUT__1271" port: "I[3]" } delay_max: 765 delay_min: 0  }
route { driver { cell: "LUT__1267" port: "O" } sink { cell: "LUT__1283" port: "I[1]" } delay_max: 814 delay_min: 0  }
route { driver { cell: "LUT__1293" port: "O" } sink { cell: "LUT__1294" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1302" port: "O" } sink { cell: "LUT__1303" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1309" port: "O" } sink { cell: "LUT__1311" port: "I[1]" } delay_max: 1063 delay_min: 0  }
route { driver { cell: "LUT__1310" port: "O" } sink { cell: "LUT__1311" port: "I[0]" } delay_max: 822 delay_min: 0  }
route { driver { cell: "LUT__1311" port: "O" } sink { cell: "LUT__1316" port: "I[0]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1312" port: "O" } sink { cell: "LUT__1313" port: "I[2]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1313" port: "O" } sink { cell: "LUT__1316" port: "I[1]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1314" port: "O" } sink { cell: "LUT__1315" port: "I[2]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1315" port: "O" } sink { cell: "LUT__1316" port: "I[2]" } delay_max: 887 delay_min: 0  }
route { driver { cell: "LUT__1316" port: "O" } sink { cell: "LUT__1332" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1316" port: "O" } sink { cell: "LUT__1335" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1317" port: "O" } sink { cell: "LUT__1319" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1318" port: "O" } sink { cell: "LUT__1319" port: "I[0]" } delay_max: 615 delay_min: 0  }
route { driver { cell: "LUT__1319" port: "O" } sink { cell: "LUT__1323" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1320" port: "O" } sink { cell: "LUT__1322" port: "I[1]" } delay_max: 404 delay_min: 0  }
route { driver { cell: "LUT__1321" port: "O" } sink { cell: "LUT__1322" port: "I[0]" } delay_max: 645 delay_min: 0  }
route { driver { cell: "LUT__1322" port: "O" } sink { cell: "LUT__1323" port: "I[2]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1323" port: "O" } sink { cell: "LUT__1332" port: "I[0]" } delay_max: 370 delay_min: 0  }
route { driver { cell: "LUT__1323" port: "O" } sink { cell: "LUT__1335" port: "I[2]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1324" port: "O" } sink { cell: "LUT__1326" port: "I[1]" } delay_max: 878 delay_min: 0  }
route { driver { cell: "LUT__1325" port: "O" } sink { cell: "LUT__1326" port: "I[0]" } delay_max: 833 delay_min: 0  }
route { driver { cell: "LUT__1326" port: "O" } sink { cell: "LUT__1330" port: "I[2]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1327" port: "O" } sink { cell: "LUT__1329" port: "I[1]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1328" port: "O" } sink { cell: "LUT__1329" port: "I[0]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1329" port: "O" } sink { cell: "LUT__1330" port: "I[3]" } delay_max: 373 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "LUT__1332" port: "I[1]" } delay_max: 764 delay_min: 0  }
route { driver { cell: "LUT__1330" port: "O" } sink { cell: "LUT__1335" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "LUT__1332" port: "I[3]" } delay_max: 1337 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "LUT__1335" port: "I[3]" } delay_max: 865 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "LUT__1355" port: "I[0]" } delay_max: 1081 delay_min: 0  }
route { driver { cell: "LUT__1331" port: "O" } sink { cell: "LUT__1358" port: "I[0]" } delay_max: 841 delay_min: 0  }
route { driver { cell: "LUT__1336" port: "O" } sink { cell: "LUT__1337" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1354" port: "O" } sink { cell: "LUT__1355" port: "I[1]" } delay_max: 766 delay_min: 0  }
route { driver { cell: "LUT__1354" port: "O" } sink { cell: "LUT__1357" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1357" port: "O" } sink { cell: "LUT__1358" port: "I[1]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1363" port: "O" } sink { cell: "LUT__1366" port: "I[1]" } delay_max: 336 delay_min: 0  }
route { driver { cell: "LUT__1365" port: "O" } sink { cell: "LUT__1366" port: "I[0]" } delay_max: 337 delay_min: 0  }
route { driver { cell: "LUT__1371" port: "O" } sink { cell: "LUT__1372" port: "I[1]" } delay_max: 777 delay_min: 0  }
route { driver { cell: "LUT__1371" port: "O" } sink { cell: "LUT__1376" port: "I[1]" } delay_max: 774 delay_min: 0  }
route { driver { cell: "LUT__1371" port: "O" } sink { cell: "LUT__1378" port: "I[2]" } delay_max: 1089 delay_min: 0  }
