0.6
2018.2
Jun 14 2018
20:41:02
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.sim/sim_1/impl/timing/xsim/Booth_RA_Mul_tb_time_impl.v,1541991599,verilog,,D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sim_1/new/Booth_RA_Mul_tb.v,,RA_Mul;glbl,,,,,,,,
D:/Jake_Gu/UT Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul/Booth_RA_Mul/Booth_RA_Mul.srcs/sim_1/new/Booth_RA_Mul_tb.v,1541971053,verilog,,,,Booth_RA_Mul_tb,,,,,,,,
