// Seed: 2514034217
module module_0 (
    id_1,
    module_0,
    .id_6(id_3),
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(posedge "") id_6)
  else $unsigned(28);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd0,
    parameter id_7 = 32'd88
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  always @* begin : LABEL_0
    id_6[-1] <= id_7 || id_5;
  end
  assign id_6[id_7] = -1;
  wire [id_2 : -1] id_8;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_3,
      id_4
  );
endmodule
