=====
SETUP
2.969
7.922
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_1_s0
7.922
=====
SETUP
2.969
7.922
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_5_s0
7.922
=====
SETUP
2.969
7.922
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_2_s0
7.922
=====
SETUP
2.969
7.922
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_3_s0
7.922
=====
SETUP
3.153
7.738
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_0_s0
7.738
=====
SETUP
3.153
7.738
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_6_s0
7.738
=====
SETUP
3.157
7.734
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_7_s0
7.734
=====
SETUP
3.185
7.706
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/n13_s0
6.825
7.374
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_4_s0
7.706
=====
SETUP
3.445
7.446
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s180
5.636
6.153
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s151
6.153
6.256
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s136
6.256
6.359
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s129
6.359
6.462
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s125
6.462
6.565
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_189_G[0]_s0
6.984
7.446
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_3_s0
7.446
=====
SETUP
3.480
7.411
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
3.200
3.571
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s172
4.951
5.468
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s147
5.468
5.571
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s134
5.571
5.674
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s128
5.674
5.777
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s125
5.777
5.880
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_126_G[0]_s0
6.841
7.411
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_2_s0
7.411
=====
SETUP
3.496
7.395
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/n176_s0
5.596
6.145
uart/tx_fifo/fifo_sc_hs_inst/n177_s0
6.145
6.180
uart/tx_fifo/fifo_sc_hs_inst/rempty_val_s1
6.825
7.395
uart/tx_fifo/fifo_sc_hs_inst/Empty_s0
7.395
=====
SETUP
3.540
7.351
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_4_s3
3.128
3.683
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s146
5.668
5.919
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s134
5.919
6.022
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s128
6.022
6.125
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s125
6.125
6.228
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_441_G[0]_s0
6.889
7.351
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_7_s0
7.351
=====
SETUP
3.575
7.316
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s132
5.377
5.628
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s127
5.628
5.731
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_472_G[5]_s124
5.731
5.834
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_441_G[0]_s0
6.767
7.316
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_7_s0
7.316
=====
SETUP
3.625
7.265
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/n174_s0
4.596
5.145
uart/rx_fifo/fifo_sc_hs_inst/n175_s0
5.145
5.180
uart/rx_fifo/fifo_sc_hs_inst/n176_s0
5.180
5.215
uart/rx_fifo/fifo_sc_hs_inst/n177_s0
5.215
5.251
uart/rx_fifo/fifo_sc_hs_inst/n13_s0
5.972
6.542
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_2_s0
7.265
=====
SETUP
3.625
7.265
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/n174_s0
4.596
5.145
uart/rx_fifo/fifo_sc_hs_inst/n175_s0
5.145
5.180
uart/rx_fifo/fifo_sc_hs_inst/n176_s0
5.180
5.215
uart/rx_fifo/fifo_sc_hs_inst/n177_s0
5.215
5.251
uart/rx_fifo/fifo_sc_hs_inst/n13_s0
5.972
6.542
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_6_s0
7.265
=====
SETUP
3.707
7.183
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
3.200
3.571
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s180
4.951
5.468
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s151
5.468
5.571
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s136
5.571
5.674
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s129
5.674
5.777
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_31_G[5]_s125
5.777
5.880
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_0_G[0]_s0
6.812
7.183
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_0_s0
7.183
=====
SETUP
3.779
7.112
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
2.953
3.470
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s180
5.059
5.576
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s151
5.576
5.679
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s136
5.679
5.782
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s129
5.782
5.885
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_157_G[5]_s125
5.885
5.988
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_126_G[0]_s0
6.650
7.112
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_2_s0
7.112
=====
SETUP
3.803
7.088
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
3.200
3.571
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s178
4.969
5.524
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s150
5.524
5.627
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s136
5.627
5.730
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s129
5.730
5.833
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_220_G[5]_s125
5.833
5.936
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_189_G[0]_s0
6.626
7.088
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_3_s0
7.088
=====
SETUP
3.806
7.085
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/n174_s0
4.596
5.145
uart/rx_fifo/fifo_sc_hs_inst/n175_s0
5.145
5.180
uart/rx_fifo/fifo_sc_hs_inst/n176_s0
5.180
5.215
uart/rx_fifo/fifo_sc_hs_inst/n177_s0
5.215
5.251
uart/rx_fifo/fifo_sc_hs_inst/n13_s0
5.972
6.542
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_7_s0
7.085
=====
SETUP
3.806
7.085
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/n174_s0
4.596
5.145
uart/rx_fifo/fifo_sc_hs_inst/n175_s0
5.145
5.180
uart/rx_fifo/fifo_sc_hs_inst/n176_s0
5.180
5.215
uart/rx_fifo/fifo_sc_hs_inst/n177_s0
5.215
5.251
uart/rx_fifo/fifo_sc_hs_inst/n13_s0
5.972
6.542
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_1_s0
7.085
=====
SETUP
3.818
7.073
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_5_s3
3.200
3.571
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s173
4.867
5.422
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s147
5.422
5.525
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s134
5.525
5.628
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s128
5.628
5.731
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s125
5.731
5.834
uart/rx_fifo/fifo_sc_hs_inst/mem_RAMOUT_378_G[0]_s0
6.524
7.073
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_6_s0
7.073
=====
SETUP
3.831
7.060
10.891
clk_ibuf
0.000
0.683
uart/tx_start_s0
0.926
1.158
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.140
2.695
uart/tx_fifo/fifo_sc_hs_inst/rbin_next_4_s3
3.128
3.683
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s150
5.154
5.405
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s136
5.405
5.508
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s129
5.508
5.611
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_409_G[5]_s125
5.611
5.714
uart/tx_fifo/fifo_sc_hs_inst/mem_RAMOUT_378_G[0]_s0
6.598
7.060
uart/tx_fifo/fifo_sc_hs_inst/Q_r2_6_s0
7.060
=====
SETUP
3.841
7.050
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/n174_s0
4.596
5.145
uart/rx_fifo/fifo_sc_hs_inst/n175_s0
5.145
5.180
uart/rx_fifo/fifo_sc_hs_inst/n176_s0
5.180
5.215
uart/rx_fifo/fifo_sc_hs_inst/n177_s0
5.215
5.251
uart/rx_fifo/fifo_sc_hs_inst/n13_s0
5.972
6.542
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_0_s0
7.050
=====
SETUP
3.841
7.050
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/n174_s0
4.596
5.145
uart/rx_fifo/fifo_sc_hs_inst/n175_s0
5.145
5.180
uart/rx_fifo/fifo_sc_hs_inst/n176_s0
5.180
5.215
uart/rx_fifo/fifo_sc_hs_inst/n177_s0
5.215
5.251
uart/rx_fifo/fifo_sc_hs_inst/n13_s0
5.972
6.542
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_3_s0
7.050
=====
SETUP
3.841
7.050
10.891
clk_ibuf
0.000
0.683
uart/rx_fifo/fifo_sc_hs_inst/Empty_s0
0.926
1.158
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_2_s4
2.401
2.772
uart/rx_fifo/fifo_sc_hs_inst/rbin_next_3_s3
3.034
3.551
uart/rx_fifo/fifo_sc_hs_inst/n174_s0
4.596
5.145
uart/rx_fifo/fifo_sc_hs_inst/n175_s0
5.145
5.180
uart/rx_fifo/fifo_sc_hs_inst/n176_s0
5.180
5.215
uart/rx_fifo/fifo_sc_hs_inst/n177_s0
5.215
5.251
uart/rx_fifo/fifo_sc_hs_inst/n13_s0
5.972
6.542
uart/rx_fifo/fifo_sc_hs_inst/Q_r2_4_s0
7.050
=====
HOLD
0.329
1.200
0.871
clk_ibuf
0.000
0.675
uart/rx_start_s0
0.860
1.062
uart/serin_module/available_s0
1.200
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart/serin_module/shift_bit_3_s0
0.860
1.062
uart/serin_module/n179_s9
1.064
1.296
uart/serin_module/shift_bit_3_s0
1.296
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart/serin_module/baud_counter_0_s1
0.860
1.062
uart/serin_module/n158_s10
1.065
1.297
uart/serin_module/baud_counter_0_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart/serin_module/baud_counter_8_s1
0.860
1.062
uart/serin_module/n150_s10
1.065
1.297
uart/serin_module/baud_counter_8_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart/serin_module/shift_bit_2_s0
0.860
1.062
uart/serin_module/n180_s10
1.065
1.297
uart/serin_module/shift_bit_2_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart/serout_module/shift_bit_0_s3
0.860
1.062
uart/serout_module/n133_s11
1.065
1.297
uart/serout_module/shift_bit_0_s3
1.297
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
uart/serin_module/baud_counter_4_s1
0.860
1.062
uart/serin_module/n154_s10
1.067
1.299
uart/serin_module/baud_counter_4_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
uart/rx_fifo/fifo_sc_hs_inst/wbin_1_s0
0.860
1.062
uart/rx_fifo/fifo_sc_hs_inst/wbin_next_1_s
1.067
1.299
uart/rx_fifo/fifo_sc_hs_inst/wbin_1_s0
1.299
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
uart/rx_fifo/fifo_sc_hs_inst/wbin_5_s0
0.860
1.062
uart/rx_fifo/fifo_sc_hs_inst/wbin_next_5_s
1.068
1.300
uart/rx_fifo/fifo_sc_hs_inst/wbin_5_s0
1.300
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
uart/tx_fifo/fifo_sc_hs_inst/wbin_1_s0
0.860
1.062
uart/tx_fifo/fifo_sc_hs_inst/wbin_next_1_s
1.068
1.300
uart/tx_fifo/fifo_sc_hs_inst/wbin_1_s0
1.300
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
uart/tx_fifo/fifo_sc_hs_inst/wbin_5_s0
0.860
1.062
uart/tx_fifo/fifo_sc_hs_inst/wbin_next_5_s
1.068
1.300
uart/tx_fifo/fifo_sc_hs_inst/wbin_5_s0
1.300
=====
HOLD
0.433
1.304
0.871
clk_ibuf
0.000
0.675
uart/serin_module/shift_state_0_s1
0.860
1.062
uart/serin_module/n161_s17
1.072
1.304
uart/serin_module/shift_state_0_s1
1.304
=====
HOLD
0.485
1.355
0.871
clk_ibuf
0.000
0.675
uart/serout_module/baud_counter_3_s1
0.860
1.062
uart/serout_module/n118_s10
1.065
1.355
uart/serout_module/baud_counter_3_s1
1.355
=====
HOLD
0.485
1.355
0.871
clk_ibuf
0.000
0.675
uart/serout_module/baud_counter_6_s1
0.860
1.062
uart/serout_module/n115_s10
1.065
1.355
uart/serout_module/baud_counter_6_s1
1.355
=====
HOLD
0.486
1.357
0.871
clk_ibuf
0.000
0.675
uart/serout_module/shift_bit_1_s0
0.860
1.062
uart/serout_module/n132_s9
1.067
1.357
uart/serout_module/shift_bit_1_s0
1.357
=====
HOLD
0.487
1.358
0.871
clk_ibuf
0.000
0.675
uart/serin_module/shift_bit_1_s0
0.860
1.062
uart/serin_module/n181_s9
1.068
1.358
uart/serin_module/shift_bit_1_s0
1.358
=====
HOLD
0.487
1.358
0.871
clk_ibuf
0.000
0.675
uart/serout_module/shift_bit_3_s0
0.860
1.062
uart/serout_module/n130_s9
1.068
1.358
uart/serout_module/shift_bit_3_s0
1.358
=====
HOLD
0.492
1.363
0.871
clk_ibuf
0.000
0.675
uart/serout_module/shift_state_2_s1
0.860
1.062
uart/serout_module/n122_s23
1.073
1.363
uart/serout_module/shift_state_2_s1
1.363
=====
HOLD
0.537
1.408
0.871
clk_ibuf
0.000
0.675
uart/serin_module/baud_counter_9_s1
0.860
1.062
uart/serin_module/n149_s10
1.064
1.408
uart/serin_module/baud_counter_9_s1
1.408
=====
HOLD
0.537
1.408
0.871
clk_ibuf
0.000
0.675
uart/rx_fifo/fifo_sc_hs_inst/Wnum_4_s1
0.860
1.062
uart/rx_fifo/fifo_sc_hs_inst/n150_1_s
1.064
1.408
uart/rx_fifo/fifo_sc_hs_inst/Wnum_4_s1
1.408
=====
HOLD
0.537
1.408
0.871
clk_ibuf
0.000
0.675
uart/serout_module/baud_counter_9_s1
0.860
1.062
uart/serout_module/n112_s10
1.064
1.408
uart/serout_module/baud_counter_9_s1
1.408
=====
HOLD
0.537
1.408
0.871
clk_ibuf
0.000
0.675
uart/tx_fifo/fifo_sc_hs_inst/Wnum_4_s1
0.860
1.062
uart/tx_fifo/fifo_sc_hs_inst/n150_1_s
1.064
1.408
uart/tx_fifo/fifo_sc_hs_inst/Wnum_4_s1
1.408
=====
HOLD
0.539
1.409
0.871
clk_ibuf
0.000
0.675
uart/serout_module/baud_counter_1_s1
0.860
1.062
uart/serout_module/n120_s10
1.065
1.409
uart/serout_module/baud_counter_1_s1
1.409
=====
HOLD
0.539
1.409
0.871
clk_ibuf
0.000
0.675
uart/serout_module/shift_bit_2_s0
0.860
1.062
uart/serout_module/n131_s11
1.065
1.409
uart/serout_module/shift_bit_2_s0
1.409
=====
HOLD
0.539
1.410
0.871
clk_ibuf
0.000
0.675
uart/serin_module/shift_buffer_7_s0
0.860
1.061
uart/serin_module/shifted_data_7_s0
1.410
