$date
	Fri Apr 19 20:24:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module test_counter $end
$var wire 1 ! led $end
$var reg 1 " clk $end
$scope module counter_inst $end
$var wire 1 " clk $end
$var reg 1 ! led $end
$var integer 32 # count [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
x!
$end
#10
0!
b1 #
1"
#20
0"
#30
b10 #
1"
#40
0"
#50
b11 #
1"
#60
0"
#70
1!
b100 #
1"
#80
0"
#90
b101 #
1"
#100
0"
#110
b0 #
1"
#120
0"
#130
0!
b1 #
1"
#140
0"
#150
b10 #
1"
#160
0"
#170
b11 #
1"
#180
0"
#190
1!
b100 #
1"
#200
0"
#210
b101 #
1"
#220
0"
#230
b0 #
1"
#240
0"
#250
0!
b1 #
1"
#260
0"
#270
b10 #
1"
#280
0"
#290
b11 #
1"
#300
0"
#310
1!
b100 #
1"
#320
0"
#330
b101 #
1"
#340
0"
#350
b0 #
1"
#360
0"
#370
0!
b1 #
1"
#380
0"
#390
b10 #
1"
#400
0"
