<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › clkt_dpll.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clkt_dpll.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP2/3/4 DPLL clock functions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2008 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2004-2010 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Contacts:</span>
<span class="cm"> * Richard Woodruff &lt;r-woodruff2@ti.com&gt;</span>
<span class="cm"> * Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-24xx.h&quot;</span>
<span class="cp">#include &quot;cm-regbits-34xx.h&quot;</span>

<span class="cm">/* DPLL rate rounding: minimum DPLL multiplier, divider values */</span>
<span class="cp">#define DPLL_MIN_MULTIPLIER		2</span>
<span class="cp">#define DPLL_MIN_DIVIDER		1</span>

<span class="cm">/* Possible error results from _dpll_test_mult */</span>
<span class="cp">#define DPLL_MULT_UNDERFLOW		-1</span>

<span class="cm">/*</span>
<span class="cm"> * Scale factor to mitigate roundoff errors in DPLL rate rounding.</span>
<span class="cm"> * The higher the scale factor, the greater the risk of arithmetic overflow,</span>
<span class="cm"> * but the closer the rounded rate to the target rate.  DPLL_SCALE_FACTOR</span>
<span class="cm"> * must be a power of DPLL_SCALE_BASE.</span>
<span class="cm"> */</span>
<span class="cp">#define DPLL_SCALE_FACTOR		64</span>
<span class="cp">#define DPLL_SCALE_BASE			2</span>
<span class="cp">#define DPLL_ROUNDING_VAL		((DPLL_SCALE_BASE / 2) * \</span>
<span class="cp">					 (DPLL_SCALE_FACTOR / DPLL_SCALE_BASE))</span>

<span class="cm">/* DPLL valid Fint frequency band limits - from 34xx TRM Section 4.7.6.2 */</span>
<span class="cp">#define OMAP3430_DPLL_FINT_BAND1_MIN	750000</span>
<span class="cp">#define OMAP3430_DPLL_FINT_BAND1_MAX	2100000</span>
<span class="cp">#define OMAP3430_DPLL_FINT_BAND2_MIN	7500000</span>
<span class="cp">#define OMAP3430_DPLL_FINT_BAND2_MAX	21000000</span>

<span class="cm">/*</span>
<span class="cm"> * DPLL valid Fint frequency range for OMAP36xx and OMAP4xxx.</span>
<span class="cm"> * From device data manual section 4.3 &quot;DPLL and DLL Specifications&quot;.</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP3PLUS_DPLL_FINT_JTYPE_MIN	500000</span>
<span class="cp">#define OMAP3PLUS_DPLL_FINT_JTYPE_MAX	2500000</span>
<span class="cp">#define OMAP3PLUS_DPLL_FINT_MIN		32000</span>
<span class="cp">#define OMAP3PLUS_DPLL_FINT_MAX		52000000</span>

<span class="cm">/* _dpll_test_fint() return codes */</span>
<span class="cp">#define DPLL_FINT_UNDERFLOW		-1</span>
<span class="cp">#define DPLL_FINT_INVALID		-2</span>

<span class="cm">/* Private functions */</span>

<span class="cm">/*</span>
<span class="cm"> * _dpll_test_fint - test whether an Fint value is valid for the DPLL</span>
<span class="cm"> * @clk: DPLL struct clk to test</span>
<span class="cm"> * @n: divider value (N) to test</span>
<span class="cm"> *</span>
<span class="cm"> * Tests whether a particular divider @n will result in a valid DPLL</span>
<span class="cm"> * internal clock frequency Fint. See the 34xx TRM 4.7.6.2 &quot;DPLL Jitter</span>
<span class="cm"> * Correction&quot;.  Returns 0 if OK, -1 if the enclosing loop can terminate</span>
<span class="cm"> * (assuming that it is counting N upwards), or -2 if the enclosing loop</span>
<span class="cm"> * should skip to the next iteration (again assuming N is increasing).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">_dpll_test_fint</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="n">u8</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dpll_data</span> <span class="o">*</span><span class="n">dd</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">fint</span><span class="p">,</span> <span class="n">fint_min</span><span class="p">,</span> <span class="n">fint_max</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dd</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">;</span>

	<span class="cm">/* DPLL divider must result in a valid jitter correction val */</span>
	<span class="n">fint</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">n</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap24xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="cm">/* Should not be called for OMAP2, so warn if it is called */</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;No fint limits available for OMAP2!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">DPLL_FINT_INVALID</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3430</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">fint_min</span> <span class="o">=</span> <span class="n">OMAP3430_DPLL_FINT_BAND1_MIN</span><span class="p">;</span>
		<span class="n">fint_max</span> <span class="o">=</span> <span class="n">OMAP3430_DPLL_FINT_BAND2_MAX</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DPLL_J_TYPE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fint_min</span> <span class="o">=</span> <span class="n">OMAP3PLUS_DPLL_FINT_JTYPE_MIN</span><span class="p">;</span>
		<span class="n">fint_max</span> <span class="o">=</span> <span class="n">OMAP3PLUS_DPLL_FINT_JTYPE_MAX</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">fint_min</span> <span class="o">=</span> <span class="n">OMAP3PLUS_DPLL_FINT_MIN</span><span class="p">;</span>
		<span class="n">fint_max</span> <span class="o">=</span> <span class="n">OMAP3PLUS_DPLL_FINT_MAX</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fint</span> <span class="o">&lt;</span> <span class="n">fint_min</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;rejecting n=%d due to Fint failure, &quot;</span>
			 <span class="s">&quot;lowering max_divider</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
		<span class="n">dd</span><span class="o">-&gt;</span><span class="n">max_divider</span> <span class="o">=</span> <span class="n">n</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">DPLL_FINT_UNDERFLOW</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">fint</span> <span class="o">&gt;</span> <span class="n">fint_max</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;rejecting n=%d due to Fint failure, &quot;</span>
			 <span class="s">&quot;boosting min_divider</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
		<span class="n">dd</span><span class="o">-&gt;</span><span class="n">min_divider</span> <span class="o">=</span> <span class="n">n</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">DPLL_FINT_INVALID</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap3430</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">fint</span> <span class="o">&gt;</span> <span class="n">OMAP3430_DPLL_FINT_BAND1_MAX</span> <span class="o">&amp;&amp;</span>
		   <span class="n">fint</span> <span class="o">&lt;</span> <span class="n">OMAP3430_DPLL_FINT_BAND2_MIN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;rejecting n=%d due to Fint failure</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">DPLL_FINT_INVALID</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">_dpll_compute_new_rate</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">m</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">num</span><span class="p">;</span>

	<span class="n">num</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">parent_rate</span> <span class="o">*</span> <span class="n">m</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">num</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">num</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * _dpll_test_mult - test a DPLL multiplier value</span>
<span class="cm"> * @m: pointer to the DPLL m (multiplier) value under test</span>
<span class="cm"> * @n: current DPLL n (divider) value under test</span>
<span class="cm"> * @new_rate: pointer to storage for the resulting rounded rate</span>
<span class="cm"> * @target_rate: the desired DPLL rate</span>
<span class="cm"> * @parent_rate: the DPLL&#39;s parent clock rate</span>
<span class="cm"> *</span>
<span class="cm"> * This code tests a DPLL multiplier value, ensuring that the</span>
<span class="cm"> * resulting rate will not be higher than the target_rate, and that</span>
<span class="cm"> * the multiplier value itself is valid for the DPLL.  Initially, the</span>
<span class="cm"> * integer pointed to by the m argument should be prescaled by</span>
<span class="cm"> * multiplying by DPLL_SCALE_FACTOR.  The code will replace this with</span>
<span class="cm"> * a non-scaled m upon return.  This non-scaled m will result in a</span>
<span class="cm"> * new_rate as close as possible to target_rate (but not greater than</span>
<span class="cm"> * target_rate) given the current (parent_rate, n, prescaled m)</span>
<span class="cm"> * triple. Returns DPLL_MULT_UNDERFLOW in the event that the</span>
<span class="cm"> * non-scaled m attempted to underflow, which can allow the calling</span>
<span class="cm"> * function to bail out early; or 0 upon success.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">_dpll_test_mult</span><span class="p">(</span><span class="kt">int</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">new_rate</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">target_rate</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">parent_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">carry</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Unscale m and round if necessary */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">m</span> <span class="o">%</span> <span class="n">DPLL_SCALE_FACTOR</span> <span class="o">&gt;=</span> <span class="n">DPLL_ROUNDING_VAL</span><span class="p">)</span>
		<span class="n">carry</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="o">*</span><span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">m</span> <span class="o">/</span> <span class="n">DPLL_SCALE_FACTOR</span><span class="p">)</span> <span class="o">+</span> <span class="n">carry</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The new rate must be &lt;= the target rate to avoid programming</span>
<span class="cm">	 * a rate that is impossible for the hardware to handle</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">new_rate</span> <span class="o">=</span> <span class="n">_dpll_compute_new_rate</span><span class="p">(</span><span class="n">parent_rate</span><span class="p">,</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">new_rate</span> <span class="o">&gt;</span> <span class="n">target_rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">(</span><span class="o">*</span><span class="n">m</span><span class="p">)</span><span class="o">--</span><span class="p">;</span>
		<span class="o">*</span><span class="n">new_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Guard against m underflow */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">m</span> <span class="o">&lt;</span> <span class="n">DPLL_MIN_MULTIPLIER</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">m</span> <span class="o">=</span> <span class="n">DPLL_MIN_MULTIPLIER</span><span class="p">;</span>
		<span class="o">*</span><span class="n">new_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">DPLL_MULT_UNDERFLOW</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">new_rate</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="o">*</span><span class="n">new_rate</span> <span class="o">=</span> <span class="n">_dpll_compute_new_rate</span><span class="p">(</span><span class="n">parent_rate</span><span class="p">,</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Public functions */</span>

<span class="kt">void</span> <span class="nf">omap2_init_dpll_parent</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dpll_data</span> <span class="o">*</span><span class="n">dd</span><span class="p">;</span>

	<span class="n">dd</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dd</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">control_reg</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">&gt;&gt;=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">);</span>

	<span class="cm">/* Reparent the struct clk in case the dpll is in bypass */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap24xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">OMAP2XXX_EN_DPLL_LPBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP2XXX_EN_DPLL_FRBYPASS</span><span class="p">)</span>
			<span class="n">clk_reparent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_bypass</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">OMAP3XXX_EN_DPLL_LPBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP3XXX_EN_DPLL_FRBYPASS</span><span class="p">)</span>
			<span class="n">clk_reparent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_bypass</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">OMAP4XXX_EN_DPLL_LPBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP4XXX_EN_DPLL_FRBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP4XXX_EN_DPLL_MNBYPASS</span><span class="p">)</span>
			<span class="n">clk_reparent</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_bypass</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * omap2_get_dpll_rate - returns the current DPLL CLKOUT rate</span>
<span class="cm"> * @clk: struct clk * of a DPLL</span>
<span class="cm"> *</span>
<span class="cm"> * DPLLs can be locked or bypassed - basically, enabled or disabled.</span>
<span class="cm"> * When locked, the DPLL output depends on the M and N values.  When</span>
<span class="cm"> * bypassed, on OMAP2xxx, the output rate is either the 32KiHz clock</span>
<span class="cm"> * or sys_clk.  Bypass rates on OMAP3 depend on the DPLL: DPLLs 1 and</span>
<span class="cm"> * 2 are bypassed with dpll1_fclk and dpll2_fclk respectively</span>
<span class="cm"> * (generated by DPLL3), while DPLL 3, 4, and 5 bypass rates are sys_clk.</span>
<span class="cm"> * Returns the current DPLL CLKOUT rate (*not* CLKOUTX2) if the DPLL is</span>
<span class="cm"> * locked, or the appropriate bypass rate if the DPLL is bypassed, or 0</span>
<span class="cm"> * if the clock @clk is not a DPLL.</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="nf">omap2_get_dpll_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="kt">long</span> <span class="n">dpll_clk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dpll_mult</span><span class="p">,</span> <span class="n">dpll_div</span><span class="p">,</span> <span class="n">v</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dpll_data</span> <span class="o">*</span><span class="n">dd</span><span class="p">;</span>

	<span class="n">dd</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dd</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Return bypass rate if DPLL is bypassed */</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">control_reg</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">&gt;&gt;=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">enable_mask</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap24xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">OMAP2XXX_EN_DPLL_LPBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP2XXX_EN_DPLL_FRBYPASS</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_bypass</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap34xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">OMAP3XXX_EN_DPLL_LPBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP3XXX_EN_DPLL_FRBYPASS</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_bypass</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_omap44xx</span><span class="p">())</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">v</span> <span class="o">==</span> <span class="n">OMAP4XXX_EN_DPLL_LPBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP4XXX_EN_DPLL_FRBYPASS</span> <span class="o">||</span>
		    <span class="n">v</span> <span class="o">==</span> <span class="n">OMAP4XXX_EN_DPLL_MNBYPASS</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_bypass</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">mult_div1_reg</span><span class="p">);</span>
	<span class="n">dpll_mult</span> <span class="o">=</span> <span class="n">v</span> <span class="o">&amp;</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">mult_mask</span><span class="p">;</span>
	<span class="n">dpll_mult</span> <span class="o">&gt;&gt;=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">mult_mask</span><span class="p">);</span>
	<span class="n">dpll_div</span> <span class="o">=</span> <span class="n">v</span> <span class="o">&amp;</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">div1_mask</span><span class="p">;</span>
	<span class="n">dpll_div</span> <span class="o">&gt;&gt;=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">div1_mask</span><span class="p">);</span>

	<span class="n">dpll_clk</span> <span class="o">=</span> <span class="p">(</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_ref</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="n">dpll_mult</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">dpll_clk</span><span class="p">,</span> <span class="n">dpll_div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dpll_clk</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* DPLL rate rounding code */</span>

<span class="cm">/**</span>
<span class="cm"> * omap2_dpll_round_rate - round a target rate for an OMAP DPLL</span>
<span class="cm"> * @clk: struct clk * for a DPLL</span>
<span class="cm"> * @target_rate: desired DPLL clock rate</span>
<span class="cm"> *</span>
<span class="cm"> * Given a DPLL and a desired target rate, round the target rate to a</span>
<span class="cm"> * possible, programmable rate for this DPLL.  Attempts to select the</span>
<span class="cm"> * minimum possible n.  Stores the computed (m, n) in the DPLL&#39;s</span>
<span class="cm"> * dpll_data structure so set_rate() will not need to call this</span>
<span class="cm"> * (expensive) function again.  Returns ~0 if the target rate cannot</span>
<span class="cm"> * be rounded, or the rounded rate upon success.</span>
<span class="cm"> */</span>
<span class="kt">long</span> <span class="nf">omap2_dpll_round_rate</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">target_rate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">scaled_max_m</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">scaled_rt_rp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">new_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dpll_data</span> <span class="o">*</span><span class="n">dd</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clk</span> <span class="o">||</span> <span class="o">!</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>

	<span class="n">dd</span> <span class="o">=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">dpll_data</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;clock: %s: starting DPLL round_rate, target rate %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">target_rate</span><span class="p">);</span>

	<span class="n">scaled_rt_rp</span> <span class="o">=</span> <span class="n">target_rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_ref</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="n">DPLL_SCALE_FACTOR</span><span class="p">);</span>
	<span class="n">scaled_max_m</span> <span class="o">=</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">max_multiplier</span> <span class="o">*</span> <span class="n">DPLL_SCALE_FACTOR</span><span class="p">;</span>

	<span class="n">dd</span><span class="o">-&gt;</span><span class="n">last_rounded_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">n</span> <span class="o">=</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">min_divider</span><span class="p">;</span> <span class="n">n</span> <span class="o">&lt;=</span> <span class="n">dd</span><span class="o">-&gt;</span><span class="n">max_divider</span><span class="p">;</span> <span class="n">n</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Is the (input clk, divider) pair valid for the DPLL? */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">_dpll_test_fint</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">n</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="n">DPLL_FINT_UNDERFLOW</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="n">DPLL_FINT_INVALID</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/* Compute the scaled DPLL multiplier, based on the divider */</span>
		<span class="n">m</span> <span class="o">=</span> <span class="n">scaled_rt_rp</span> <span class="o">*</span> <span class="n">n</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Since we&#39;re counting n up, a m overflow means we</span>
<span class="cm">		 * can bail out completely (since as n increases in</span>
<span class="cm">		 * the next iteration, there&#39;s no way that m can</span>
<span class="cm">		 * increase beyond the current m)</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">m</span> <span class="o">&gt;</span> <span class="n">scaled_max_m</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">r</span> <span class="o">=</span> <span class="n">_dpll_test_mult</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">new_rate</span><span class="p">,</span> <span class="n">target_rate</span><span class="p">,</span>
				    <span class="n">dd</span><span class="o">-&gt;</span><span class="n">clk_ref</span><span class="o">-&gt;</span><span class="n">rate</span><span class="p">);</span>

		<span class="cm">/* m can&#39;t be set low enough for this n - try with a larger n */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="n">DPLL_MULT_UNDERFLOW</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;clock: %s: m = %d: n = %d: new_rate = %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">n</span><span class="p">,</span> <span class="n">new_rate</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">target_rate</span> <span class="o">==</span> <span class="n">new_rate</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dd</span><span class="o">-&gt;</span><span class="n">last_rounded_m</span> <span class="o">=</span> <span class="n">m</span><span class="p">;</span>
			<span class="n">dd</span><span class="o">-&gt;</span><span class="n">last_rounded_n</span> <span class="o">=</span> <span class="n">n</span><span class="p">;</span>
			<span class="n">dd</span><span class="o">-&gt;</span><span class="n">last_rounded_rate</span> <span class="o">=</span> <span class="n">target_rate</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">target_rate</span> <span class="o">!=</span> <span class="n">new_rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;clock: %s: cannot round to rate %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
			 <span class="n">target_rate</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">~</span><span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">target_rate</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
