$date
	Thu Oct  8 17:54:30 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SISO $end
$var wire 1 ! clk $end
$var wire 1 " out $end
$var wire 1 # reset $end
$var wire 1 $ sin $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$scope module l1 $end
$var wire 1 ! clock $end
$var wire 1 $ data $end
$var wire 1 % out $end
$var wire 1 ( out_bar $end
$var wire 1 # reset $end
$var wire 1 ) w0 $end
$var wire 1 * w1 $end
$var wire 1 + w2 $end
$upscope $end
$scope module l2 $end
$var wire 1 ! clock $end
$var wire 1 % data $end
$var wire 1 & out $end
$var wire 1 , out_bar $end
$var wire 1 # reset $end
$var wire 1 - w0 $end
$var wire 1 . w1 $end
$var wire 1 / w2 $end
$upscope $end
$scope module l3 $end
$var wire 1 ! clock $end
$var wire 1 & data $end
$var wire 1 ' out $end
$var wire 1 0 out_bar $end
$var wire 1 # reset $end
$var wire 1 1 w0 $end
$var wire 1 2 w1 $end
$var wire 1 3 w2 $end
$upscope $end
$scope module l4 $end
$var wire 1 ! clock $end
$var wire 1 ' data $end
$var wire 1 " out $end
$var wire 1 4 out_bar $end
$var wire 1 # reset $end
$var wire 1 5 w0 $end
$var wire 1 6 w1 $end
$var wire 1 7 w2 $end
$upscope $end
$upscope $end
$scope module test_bench $end
$var wire 1 8 out $end
$var reg 1 9 clk $end
$var reg 1 : dat $end
$var reg 1 ; reset $end
$scope module inst $end
$var wire 1 < clock $end
$var wire 1 = data $end
$var wire 1 8 out $end
$var wire 1 > out_bar $end
$var wire 1 ? reset $end
$var wire 1 @ w0 $end
$var wire 1 A w1 $end
$var wire 1 B w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1B
1A
x@
1?
0>
x=
0<
1;
x:
09
08
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
z$
z#
x"
z!
$end
#2
x>
xA
xB
19
1<
#4
0>
1B
0@
1A
09
0<
0;
0?
1:
1=
#6
18
0A
19
1<
#8
08
1@
1A
09
0<
0:
0=
#10
1>
0B
19
1<
#12
0>
1B
0@
09
0<
1:
1=
#14
18
0A
19
1<
#16
08
1@
1A
09
0<
0:
0=
#18
1>
0B
19
1<
#20
0>
1B
0@
09
0<
1:
1=
#22
18
0A
19
1<
#24
08
1@
1A
09
0<
0:
0=
#26
1>
0B
19
1<
#28
0>
1B
0@
09
0<
1:
1=
#30
18
0A
19
1<
#32
08
1@
1A
09
0<
0:
0=
#34
1>
0B
19
1<
#36
0>
1B
09
0<
#38
1>
0B
19
1<
#40
0>
1B
09
0<
#42
1>
0B
19
1<
#44
0>
1B
09
0<
#46
1>
0B
19
1<
#48
0>
1B
09
0<
#50
1>
0B
19
1<
#52
0>
1B
09
0<
