

================================================================
== Synthesis Summary Report of 'nnlayer'
================================================================
+ General Information: 
    * Date:           Thu Mar 10 13:30:35 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        Neuron_1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+-----------+-----+
    |                Modules               | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |         |           |           |     |
    |                & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |   DSP   |     FF    |    LUT    | URAM|
    +--------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+-----------+-----+
    |+ nnlayer                             |     -|  0.17|        -|          -|         -|        -|      -|        no|  133 (47%)|  2 (~0%)|  809 (~0%)|  1155 (2%)|    -|
    | + nnlayer_Pipeline_1                 |     -|  2.24|      258|  2.580e+03|         -|      258|      -|        no|          -|        -|   21 (~0%)|   63 (~0%)|    -|
    |  o Loop 1                            |     -|  8.75|      256|  2.560e+03|         2|        1|    256|       yes|          -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_2                 |     -|  2.24|    65538|  6.554e+05|         -|    65538|      -|        no|          -|        -|   37 (~0%)|   75 (~0%)|    -|
    |  o Loop 1                            |     -|  8.75|    65536|  6.554e+05|         2|        1|  65536|       yes|          -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_3                 |     -|  2.24|      258|  2.580e+03|         -|      258|      -|        no|          -|        -|   21 (~0%)|   63 (~0%)|    -|
    |  o Loop 1                            |     -|  8.75|      256|  2.560e+03|         2|        1|    256|       yes|          -|        -|          -|          -|    -|
    | + nnlayer_Pipeline_VITIS_LOOP_40_1   |     -|  2.24|        -|          -|         -|        -|      -|        no|          -|        -|   35 (~0%)|   74 (~0%)|    -|
    |  o VITIS_LOOP_40_1                   |     -|  8.75|        -|          -|         2|        1|      -|       yes|          -|        -|          -|          -|    -|
    | o VITIS_LOOP_44_2                    |     -|  8.75|        -|          -|     65544|        -|      -|        no|          -|        -|          -|          -|    -|
    |  + nnlayer_Pipeline_VITIS_LOOP_46_3  |     -|  3.42|    65540|  6.554e+05|         -|    65540|      -|        no|          -|  1 (~0%)|  106 (~0%)|  147 (~0%)|    -|
    |   o VITIS_LOOP_46_3                  |     -|  8.75|    65538|  6.554e+05|         5|        1|  65535|       yes|          -|        -|          -|          -|    -|
    +--------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 18            | 512    | 0        | BRAM=67           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                               |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+
| s_axi_control | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART |
| s_axi_control | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                 |
| s_axi_control | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN             |
| s_axi_control | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST             |
| s_axi_control | numOfInNeurons  | 0x10   | 32    | W      | Data signal of numOfInNeurons    |                                                          |
| s_axi_control | numOfOutNeurons | 0x18   | 32    | W      | Data signal of numOfOutNeurons   |                                                          |
| s_axi_control | activation      | 0x20   | 32    | W      | Data signal of activation        |                                                          |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+----------------+
| Argument        | Direction | Datatype       |
+-----------------+-----------+----------------+
| input_          | in        | short*         |
| output          | inout     | short*         |
| weights_        | in        | short*         |
| bias_           | in        | short*         |
| numOfInNeurons  | in        | unsigned short |
| numOfOutNeurons | in        | unsigned short |
| activation      | in        | unsigned char  |
+-----------------+-----------+----------------+

* SW-to-HW Mapping
+-----------------+---------------+-----------+-------------------------------------------+
| Argument        | HW Interface  | HW Type   | HW Info                                   |
+-----------------+---------------+-----------+-------------------------------------------+
| input_          | s_axi_control | interface |                                           |
| output          | s_axi_control | interface |                                           |
| weights_        | s_axi_control | interface |                                           |
| bias_           | s_axi_control | interface |                                           |
| numOfInNeurons  | s_axi_control | register  | name=numOfInNeurons offset=0x10 range=32  |
| numOfOutNeurons | s_axi_control | register  | name=numOfOutNeurons offset=0x18 range=32 |
| activation      | s_axi_control | register  | name=activation offset=0x20 range=32      |
+-----------------+---------------+-----------+-------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                  | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+---------------------------------------+-----+--------+-------------+-----+--------+---------+
| + nnlayer                             | 2   |        |             |     |        |         |
|   mac_muladd_16s_16s_16ns_16_4_1_U18  | 1   |        | mul_ln44    | mul | dsp    | 3       |
|   mac_muladd_16s_16s_16ns_16_4_1_U18  | 1   |        | add_ln44    | add | dsp    | 3       |
|   add_ln44_1_fu_208_p2                | -   |        | add_ln44_1  | add | fabric | 0       |
|   add_ln51_fu_228_p2                  | -   |        | add_ln51    | add | fabric | 0       |
|  + nnlayer_Pipeline_1                 | 0   |        |             |     |        |         |
|    empty_20_fu_85_p2                  | -   |        | empty_20    | add | fabric | 0       |
|  + nnlayer_Pipeline_2                 | 0   |        |             |     |        |         |
|    empty_19_fu_85_p2                  | -   |        | empty_19    | add | fabric | 0       |
|  + nnlayer_Pipeline_3                 | 0   |        |             |     |        |         |
|    empty_18_fu_85_p2                  | -   |        | empty_18    | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_40_1   | 0   |        |             |     |        |         |
|    add_ln40_fu_93_p2                  | -   |        | add_ln40    | add | fabric | 0       |
|  + nnlayer_Pipeline_VITIS_LOOP_46_3   | 1   |        |             |     |        |         |
|    inNeurons_2_fu_126_p2              | -   |        | inNeurons_2 | add | fabric | 0       |
|    add_ln49_fu_132_p2                 | -   |        | add_ln49    | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U10 | 1   |        | mul_ln49    | mul | dsp    | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U10 | 1   |        | add_ln49_1  | add | dsp    | 3       |
+---------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------+------+------+--------+----------+---------+------+---------+
| Name        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------+------+------+--------+----------+---------+------+---------+
| + nnlayer   | 133  | 0    |        |          |         |      |         |
|   input_r_U | 1    | -    |        | input_r  | ram_1p  | auto | 1       |
|   weights_U | 64   | -    |        | weights  | ram_1p  | auto | 1       |
|   bias_U    | 1    | -    |        | bias     | ram_1p  | auto | 1       |
+-------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+----------------------------------------------------------+
| Type      | Options                             | Location                                                 |
+-----------+-------------------------------------+----------------------------------------------------------+
| inline    |                                     | Neuron_1/neural_layer.cpp:9 in relu                      |
| pipeline  |                                     | Neuron_1/neural_layer.cpp:12 in relu                     |
| interface | mode=s_axilite port=input_          | Neuron_1/neural_layer.cpp:27 in nnlayer, input_          |
| interface | mode=s_axilite port=output          | Neuron_1/neural_layer.cpp:28 in nnlayer, output          |
| interface | mode=s_axilite port=weights_        | Neuron_1/neural_layer.cpp:29 in nnlayer, weights_        |
| interface | mode=s_axilite port=bias_           | Neuron_1/neural_layer.cpp:30 in nnlayer, bias_           |
| interface | mode=s_axilite port=numOfInNeurons  | Neuron_1/neural_layer.cpp:31 in nnlayer, numOfInNeurons  |
| interface | mode=s_axilite port=numOfOutNeurons | Neuron_1/neural_layer.cpp:32 in nnlayer, numOfOutNeurons |
| interface | mode=s_axilite port=activation      | Neuron_1/neural_layer.cpp:33 in nnlayer, activation      |
| interface | mode=s_axilite port=return          | Neuron_1/neural_layer.cpp:34 in nnlayer, return          |
| pipeline  |                                     | Neuron_1/neural_layer.cpp:48 in nnlayer                  |
+-----------+-------------------------------------+----------------------------------------------------------+


