//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Tue Apr  1 03:34:02 2014 (1396341242)
// Cuda compilation tools, release 6.0, V6.0.1
//

.version 4.0
.target sm_35
.address_size 64

// cu_build_histogram$__cuda_local_var_65130_35_non_const_sm_counter has been demoted
// cu_scan_histogram$__cuda_local_var_65174_53_non_const_temp_scan has been demoted
// cu_scan_bucket_index$__cuda_local_var_65214_53_non_const_temp_scan has been demoted
.shared .align 4 .b8 _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage[4632];
.shared .align 4 .b8 _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage[4632];
.shared .align 8 .b8 _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage[4632];
.shared .align 8 .b8 _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage[4632];
.shared .align 4 .b8 _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp[9260];
.shared .align 4 .b8 _ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp[9260];
.shared .align 8 .b8 _ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp[9264];
.shared .align 8 .b8 _ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp[9264];
.shared .align 4 .b8 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj$__cuda_local_var_65247_42_non_const_occurences[1024];
.shared .align 1 .b8 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj$__cuda_local_var_65267_11_non_const_temp[1];
.shared .align 4 .b8 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj$__cuda_local_var_65247_42_non_const_occurences[1024];
.shared .align 1 .b8 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj$__cuda_local_var_65267_11_non_const_temp[1];

.weak .func  (.param .b32 func_retval0) cudaMalloc(
	.param .b64 cudaMalloc_param_0,
	.param .b64 cudaMalloc_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.weak .func  (.param .b32 func_retval0) cudaFuncGetAttributes(
	.param .b64 cudaFuncGetAttributes_param_0,
	.param .b64 cudaFuncGetAttributes_param_1
)
{
	.reg .s32 	%r<2>;


	mov.u32 	%r1, 30;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

.visible .entry cu_float_to_uint(
	.param .u64 cu_float_to_uint_param_0,
	.param .u64 cu_float_to_uint_param_1,
	.param .u32 cu_float_to_uint_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<10>;
	.reg .s64 	%rd<8>;


	ld.param.u64 	%rd1, [cu_float_to_uint_param_0];
	ld.param.u64 	%rd2, [cu_float_to_uint_param_1];
	ld.param.u32 	%r2, [cu_float_to_uint_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB2_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r6, [%rd6];
	shr.s32 	%r7, %r6, 31;
	or.b32  	%r8, %r7, -2147483648;
	xor.b32  	%r9, %r8, %r6;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r9;

BB2_2:
	ret;
}

.visible .entry cu_uint_to_float(
	.param .u64 cu_uint_to_float_param_0,
	.param .u64 cu_uint_to_float_param_1,
	.param .u32 cu_uint_to_float_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<11>;
	.reg .s64 	%rd<8>;


	ld.param.u64 	%rd1, [cu_uint_to_float_param_0];
	ld.param.u64 	%rd2, [cu_uint_to_float_param_1];
	ld.param.u32 	%r2, [cu_uint_to_float_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB3_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u32 	%r6, [%rd6];
	shr.u32 	%r7, %r6, 31;
	add.s32 	%r8, %r7, 2147483647;
	or.b32  	%r9, %r8, -2147483648;
	xor.b32  	%r10, %r9, %r6;
	add.s64 	%rd7, %rd3, %rd5;
	st.global.u32 	[%rd7], %r10;

BB3_2:
	ret;
}

.visible .entry cu_double_to_uint(
	.param .u64 cu_double_to_uint_param_0,
	.param .u64 cu_double_to_uint_param_1,
	.param .u32 cu_double_to_uint_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<6>;
	.reg .s64 	%rd<12>;


	ld.param.u64 	%rd1, [cu_double_to_uint_param_0];
	ld.param.u64 	%rd2, [cu_double_to_uint_param_1];
	ld.param.u32 	%r2, [cu_double_to_uint_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB4_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.u32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u64 	%rd7, [%rd6];
	shr.s64 	%rd8, %rd7, 63;
	or.b64  	%rd9, %rd8, -9223372036854775808;
	xor.b64  	%rd10, %rd9, %rd7;
	add.s64 	%rd11, %rd3, %rd5;
	st.global.u64 	[%rd11], %rd10;

BB4_2:
	ret;
}

.visible .entry cu_uint_to_double(
	.param .u64 cu_uint_to_double_param_0,
	.param .u64 cu_uint_to_double_param_1,
	.param .u32 cu_uint_to_double_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<6>;
	.reg .s64 	%rd<13>;


	ld.param.u64 	%rd1, [cu_uint_to_double_param_0];
	ld.param.u64 	%rd2, [cu_uint_to_double_param_1];
	ld.param.u32 	%r2, [cu_uint_to_double_param_2];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB5_2;

	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mul.wide.u32 	%rd5, %r1, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.u64 	%rd7, [%rd6];
	shr.u64 	%rd8, %rd7, 63;
	add.s64 	%rd9, %rd8, 9223372036854775807;
	or.b64  	%rd10, %rd9, -9223372036854775808;
	xor.b64  	%rd11, %rd10, %rd7;
	add.s64 	%rd12, %rd3, %rd5;
	st.global.u64 	[%rd12], %rd11;

BB5_2:
	ret;
}

.visible .entry cu_build_histogram(
	.param .u64 cu_build_histogram_param_0,
	.param .u64 cu_build_histogram_param_1,
	.param .u32 cu_build_histogram_param_2,
	.param .u32 cu_build_histogram_param_3,
	.param .u32 cu_build_histogram_param_4
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<14>;
	.reg .s64 	%rd<16>;
	// demoted variable
	.shared .align 4 .b8 cu_build_histogram$__cuda_local_var_65130_35_non_const_sm_counter[1024];

	ld.param.u64 	%rd3, [cu_build_histogram_param_0];
	ld.param.u64 	%rd4, [cu_build_histogram_param_1];
	ld.param.u32 	%r4, [cu_build_histogram_param_2];
	ld.param.u32 	%r5, [cu_build_histogram_param_3];
	ld.param.u32 	%r6, [cu_build_histogram_param_4];
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r7, %r1, %r2;
	mul.wide.u32 	%rd5, %r2, 4;
	mov.u64 	%rd6, cu_build_histogram$__cuda_local_var_65130_35_non_const_sm_counter;
	add.s64 	%rd1, %rd6, %rd5;
	mov.u32 	%r8, 0;
	st.shared.u32 	[%rd1], %r8;
	bar.sync 	0;
	setp.ge.u32	%p1, %r3, %r6;
	@%p1 bra 	BB6_2;

	cvta.to.global.u64 	%rd7, %rd3;
	mad.lo.s32 	%r9, %r3, %r4, %r5;
	cvt.u64.u32	%rd8, %r9;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u8 	%rd10, [%rd9];
	shl.b64 	%rd11, %rd10, 2;
	add.s64 	%rd13, %rd6, %rd11;
	atom.shared.add.u32 	%r10, [%rd13], 1;

BB6_2:
	cvta.to.global.u64 	%rd2, %rd4;
	bar.sync 	0;
	mov.u32 	%r11, %nctaid.x;
	mad.lo.s32 	%r12, %r11, %r2, %r1;
	mul.wide.u32 	%rd14, %r12, 4;
	add.s64 	%rd15, %rd2, %rd14;
	ld.shared.u32 	%r13, [%rd1];
	st.global.u32 	[%rd15], %r13;
	ret;
}

.visible .entry cu_scan_histogram(
	.param .u64 cu_scan_histogram_param_0,
	.param .u64 cu_scan_histogram_param_1,
	.param .u32 cu_scan_histogram_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<86>;
	.reg .s64 	%rd<15>;
	// demoted variable
	.shared .align 4 .b8 cu_scan_histogram$__cuda_local_var_65174_53_non_const_temp_scan[1160];

	ld.param.u64 	%rd5, [cu_scan_histogram_param_0];
	ld.param.u64 	%rd6, [cu_scan_histogram_param_1];
	ld.param.u32 	%r13, [cu_scan_histogram_param_2];
	mov.u32 	%r1, %tid.x;
	setp.ne.s32	%p2, %r13, 0;
	@%p2 bra 	BB7_2;

	mov.u32 	%r85, 0;
	bra.uni 	BB7_11;

BB7_2:
	cvta.to.global.u64 	%rd1, %rd5;
	mov.u32 	%r16, %ctaid.x;
	mul.lo.s32 	%r2, %r16, %r13;
	shr.u32 	%r17, %r1, 3;
	add.s32 	%r18, %r17, %r1;
	mul.wide.u32 	%rd7, %r18, 4;
	mov.u64 	%rd8, cu_scan_histogram$__cuda_local_var_65174_53_non_const_temp_scan;
	add.s64 	%rd9, %rd8, 4;
	add.s64 	%rd2, %rd9, %rd7;
	mul.lo.s32 	%r19, %r1, 9;
	mul.wide.s32 	%rd10, %r19, 4;
	add.s64 	%rd3, %rd9, %rd10;
	mov.u32 	%r85, 0;
	mov.u32 	%r83, %r85;

BB7_3:
	add.s32 	%r5, %r1, %r83;
	add.s32 	%r20, %r2, %r5;
	setp.lt.u32	%p3, %r5, %r13;
	mul.wide.u32 	%rd11, %r20, 4;
	add.s64 	%rd4, %rd1, %rd11;
	@%p3 bra 	BB7_5;

	mov.u32 	%r84, 0;
	bra.uni 	BB7_6;

BB7_5:
	ld.global.u32 	%r84, [%rd4];

BB7_6:
	st.shared.u32 	[%rd2], %r84;
	bar.sync 	0;
	setp.gt.s32	%p4, %r1, 31;
	@%p4 bra 	BB7_8;

	ld.shared.u32 	%r51, [%rd3];
	ld.shared.u32 	%r52, [%rd3+4];
	add.s32 	%r53, %r52, %r51;
	ld.shared.u32 	%r54, [%rd3+8];
	add.s32 	%r55, %r53, %r54;
	ld.shared.u32 	%r56, [%rd3+12];
	add.s32 	%r57, %r55, %r56;
	ld.shared.u32 	%r58, [%rd3+16];
	add.s32 	%r59, %r57, %r58;
	ld.shared.u32 	%r60, [%rd3+20];
	add.s32 	%r61, %r59, %r60;
	ld.shared.u32 	%r62, [%rd3+24];
	add.s32 	%r63, %r61, %r62;
	ld.shared.u32 	%r64, [%rd3+28];
	add.s32 	%r26, %r63, %r64;
	mov.u32 	%r24, 1;
	mov.u32 	%r45, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r26, %r24, %r45;  @p add.u32 r0, r0, %r26;  mov.u32 %r22, r0;}
	// inline asm
	mov.u32 	%r29, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r22, %r29, %r45;  @p add.u32 r0, r0, %r22;  mov.u32 %r27, r0;}
	// inline asm
	mov.u32 	%r34, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r27, %r34, %r45;  @p add.u32 r0, r0, %r27;  mov.u32 %r32, r0;}
	// inline asm
	mov.u32 	%r39, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r32, %r39, %r45;  @p add.u32 r0, r0, %r32;  mov.u32 %r37, r0;}
	// inline asm
	mov.u32 	%r44, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r37, %r44, %r45;  @p add.u32 r0, r0, %r37;  mov.u32 %r42, r0;}
	// inline asm
	mov.u32 	%r50, 31;
	// inline asm
	shfl.idx.b32 %r47, %r42, %r50, %r50;
	// inline asm
	st.shared.u32 	[cu_scan_histogram$__cuda_local_var_65174_53_non_const_temp_scan+1156], %r47;
	sub.s32 	%r65, %r42, %r26;
	ld.shared.u32 	%r66, [%rd3];
	add.s32 	%r67, %r66, %r65;
	ld.shared.u32 	%r68, [%rd3+4];
	add.s32 	%r69, %r67, %r68;
	ld.shared.u32 	%r70, [%rd3+8];
	add.s32 	%r71, %r69, %r70;
	ld.shared.u32 	%r72, [%rd3+12];
	add.s32 	%r73, %r71, %r72;
	ld.shared.u32 	%r74, [%rd3+16];
	add.s32 	%r75, %r73, %r74;
	ld.shared.u32 	%r76, [%rd3+20];
	add.s32 	%r77, %r75, %r76;
	ld.shared.u32 	%r78, [%rd3+24];
	add.s32 	%r79, %r77, %r78;
	st.shared.u32 	[%rd3], %r65;
	st.shared.u32 	[%rd3+4], %r67;
	st.shared.u32 	[%rd3+8], %r69;
	st.shared.u32 	[%rd3+12], %r71;
	st.shared.u32 	[%rd3+16], %r73;
	st.shared.u32 	[%rd3+20], %r75;
	st.shared.u32 	[%rd3+24], %r77;
	st.shared.u32 	[%rd3+28], %r79;

BB7_8:
	bar.sync 	0;
	ld.shared.u32 	%r8, [%rd2];
	ld.shared.u32 	%r9, [cu_scan_histogram$__cuda_local_var_65174_53_non_const_temp_scan+1156];
	bar.sync 	0;
	@!%p3 bra 	BB7_10;
	bra.uni 	BB7_9;

BB7_9:
	add.s32 	%r80, %r8, %r85;
	st.global.u32 	[%rd4], %r80;

BB7_10:
	add.s32 	%r85, %r9, %r85;
	add.s32 	%r83, %r83, 256;
	setp.lt.u32	%p5, %r83, %r13;
	@%p5 bra 	BB7_3;

BB7_11:
	setp.ne.s32	%p6, %r1, 0;
	@%p6 bra 	BB7_13;

	cvta.to.global.u64 	%rd12, %rd6;
	mov.u32 	%r82, %ctaid.x;
	mul.wide.u32 	%rd13, %r82, 4;
	add.s64 	%rd14, %rd12, %rd13;
	st.global.u32 	[%rd14], %r85;

BB7_13:
	ret;
}

.visible .entry cu_scan_bucket_index(
	.param .u64 cu_scan_bucket_index_param_0
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<65>;
	.reg .s64 	%rd<12>;
	// demoted variable
	.shared .align 4 .b8 cu_scan_bucket_index$__cuda_local_var_65214_53_non_const_temp_scan[1160];

	ld.param.u64 	%rd3, [cu_scan_bucket_index_param_0];
	cvta.to.global.u64 	%rd4, %rd3;
	mov.u32 	%r1, %tid.x;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd1, %rd4, %rd5;
	shr.u32 	%r3, %r1, 3;
	add.s32 	%r4, %r3, %r1;
	mul.wide.u32 	%rd6, %r4, 4;
	mov.u64 	%rd7, cu_scan_bucket_index$__cuda_local_var_65214_53_non_const_temp_scan;
	add.s64 	%rd8, %rd7, %rd6;
	add.s64 	%rd2, %rd8, 4;
	ld.global.u32 	%r5, [%rd1];
	st.shared.u32 	[%rd8+4], %r5;
	bar.sync 	0;
	setp.gt.s32	%p1, %r1, 31;
	@%p1 bra 	BB8_2;

	mul.lo.s32 	%r35, %r1, 9;
	mul.wide.s32 	%rd9, %r35, 4;
	add.s64 	%rd11, %rd7, %rd9;
	ld.shared.u32 	%r36, [%rd11+8];
	ld.shared.u32 	%r37, [%rd11+4];
	add.s32 	%r38, %r36, %r37;
	ld.shared.u32 	%r39, [%rd11+12];
	add.s32 	%r40, %r38, %r39;
	ld.shared.u32 	%r41, [%rd11+16];
	add.s32 	%r42, %r40, %r41;
	ld.shared.u32 	%r43, [%rd11+20];
	add.s32 	%r44, %r42, %r43;
	ld.shared.u32 	%r45, [%rd11+24];
	add.s32 	%r46, %r44, %r45;
	ld.shared.u32 	%r47, [%rd11+28];
	add.s32 	%r48, %r46, %r47;
	ld.shared.u32 	%r49, [%rd11+32];
	add.s32 	%r10, %r48, %r49;
	mov.u32 	%r8, 1;
	mov.u32 	%r29, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r10, %r8, %r29;  @p add.u32 r0, r0, %r10;  mov.u32 %r6, r0;}
	// inline asm
	mov.u32 	%r13, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r6, %r13, %r29;  @p add.u32 r0, r0, %r6;  mov.u32 %r11, r0;}
	// inline asm
	mov.u32 	%r18, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r11, %r18, %r29;  @p add.u32 r0, r0, %r11;  mov.u32 %r16, r0;}
	// inline asm
	mov.u32 	%r23, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r16, %r23, %r29;  @p add.u32 r0, r0, %r16;  mov.u32 %r21, r0;}
	// inline asm
	mov.u32 	%r28, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r21, %r28, %r29;  @p add.u32 r0, r0, %r21;  mov.u32 %r26, r0;}
	// inline asm
	mov.u32 	%r34, 31;
	// inline asm
	shfl.idx.b32 %r31, %r26, %r34, %r34;
	// inline asm
	st.shared.u32 	[cu_scan_bucket_index$__cuda_local_var_65214_53_non_const_temp_scan+1156], %r31;
	sub.s32 	%r50, %r26, %r10;
	ld.shared.u32 	%r51, [%rd11+4];
	add.s32 	%r52, %r51, %r50;
	ld.shared.u32 	%r53, [%rd11+8];
	add.s32 	%r54, %r52, %r53;
	ld.shared.u32 	%r55, [%rd11+12];
	add.s32 	%r56, %r54, %r55;
	ld.shared.u32 	%r57, [%rd11+16];
	add.s32 	%r58, %r56, %r57;
	ld.shared.u32 	%r59, [%rd11+20];
	add.s32 	%r60, %r58, %r59;
	ld.shared.u32 	%r61, [%rd11+24];
	add.s32 	%r62, %r60, %r61;
	ld.shared.u32 	%r63, [%rd11+28];
	add.s32 	%r64, %r62, %r63;
	st.shared.u32 	[%rd11+4], %r50;
	st.shared.u32 	[%rd11+8], %r52;
	st.shared.u32 	[%rd11+12], %r54;
	st.shared.u32 	[%rd11+16], %r56;
	st.shared.u32 	[%rd11+20], %r58;
	st.shared.u32 	[%rd11+24], %r60;
	st.shared.u32 	[%rd11+28], %r62;
	st.shared.u32 	[%rd11+32], %r64;

BB8_2:
	bar.sync 	0;
	ld.shared.u32 	%r2, [%rd2];
	bar.sync 	0;
	st.global.u32 	[%rd1], %r2;
	ret;
}

.visible .entry cu_compute_indices_uint32(
	.param .u64 cu_compute_indices_uint32_param_0,
	.param .u64 cu_compute_indices_uint32_param_1,
	.param .u64 cu_compute_indices_uint32_param_2,
	.param .u64 cu_compute_indices_uint32_param_3,
	.param .u32 cu_compute_indices_uint32_param_4,
	.param .u32 cu_compute_indices_uint32_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<72>;
	.reg .s64 	%rd<42>;


	ld.param.u64 	%rd4, [cu_compute_indices_uint32_param_0];
	ld.param.u64 	%rd5, [cu_compute_indices_uint32_param_1];
	ld.param.u64 	%rd6, [cu_compute_indices_uint32_param_2];
	ld.param.u64 	%rd7, [cu_compute_indices_uint32_param_3];
	ld.param.u32 	%r20, [cu_compute_indices_uint32_param_4];
	ld.param.u32 	%r21, [cu_compute_indices_uint32_param_5];
	cvta.to.global.u64 	%rd1, %rd6;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r22, %r2, 2;
	cvta.to.global.u64 	%rd8, %rd7;
	mul.wide.s32 	%rd9, %r22, 4;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.v4.u32 	{%r23, %r24, %r25, %r26}, [%rd10];
	cvta.to.global.u64 	%rd2, %rd5;
	cvta.to.global.u64 	%rd3, %rd4;
	mov.u32 	%r7, %nctaid.x;
	bar.sync 	0;
	mul.wide.s32 	%rd11, %r2, 16;
	mov.u64 	%rd12, _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj$__cuda_local_var_65247_42_non_const_occurences;
	add.s64 	%rd13, %rd12, %rd11;
	st.shared.v4.u32 	[%rd13], {%r23, %r24, %r25, %r26};
	bar.sync 	0;
	setp.ne.s32	%p1, %r2, 0;
	@%p1 bra 	BB9_8;

	shl.b32 	%r8, %r21, 3;
	shl.b32 	%r69, %r1, 8;
	mov.u32 	%r71, 0;

BB9_2:
	mov.u32 	%r10, %r69;
	add.s32 	%r69, %r10, 4;
	setp.ge.u32	%p2, %r69, %r20;
	@%p2 bra 	BB9_4;

	mul.wide.u32 	%rd14, %r10, 4;
	add.s64 	%rd15, %rd3, %rd14;
	ld.global.u32 	%r29, [%rd15+4];
	ld.global.u32 	%r30, [%rd15+8];
	ld.global.u32 	%r31, [%rd15+12];
	ld.global.u32 	%r32, [%rd15];
	shr.u32 	%r33, %r32, %r8;
	and.b32  	%r34, %r33, 255;
	mad.lo.s32 	%r35, %r34, %r7, %r1;
	mul.wide.u32 	%rd16, %r35, 4;
	add.s64 	%rd17, %rd1, %rd16;
	mul.wide.u32 	%rd18, %r34, 4;
	add.s64 	%rd20, %rd12, %rd18;
	ld.shared.u32 	%r36, [%rd20];
	ld.global.u32 	%r37, [%rd17];
	add.s32 	%r38, %r36, 1;
	st.shared.u32 	[%rd20], %r38;
	shr.u32 	%r39, %r29, %r8;
	and.b32  	%r40, %r39, 255;
	mad.lo.s32 	%r41, %r40, %r7, %r1;
	mul.wide.u32 	%rd21, %r41, 4;
	add.s64 	%rd22, %rd1, %rd21;
	mul.wide.u32 	%rd23, %r40, 4;
	add.s64 	%rd24, %rd12, %rd23;
	ld.shared.u32 	%r42, [%rd24];
	ld.global.u32 	%r43, [%rd22];
	add.s32 	%r44, %r42, 1;
	st.shared.u32 	[%rd24], %r44;
	shr.u32 	%r45, %r30, %r8;
	and.b32  	%r46, %r45, 255;
	mad.lo.s32 	%r47, %r46, %r7, %r1;
	mul.wide.u32 	%rd25, %r47, 4;
	add.s64 	%rd26, %rd1, %rd25;
	mul.wide.u32 	%rd27, %r46, 4;
	add.s64 	%rd28, %rd12, %rd27;
	ld.shared.u32 	%r48, [%rd28];
	ld.global.u32 	%r49, [%rd26];
	add.s32 	%r50, %r48, 1;
	st.shared.u32 	[%rd28], %r50;
	shr.u32 	%r51, %r31, %r8;
	and.b32  	%r52, %r51, 255;
	mad.lo.s32 	%r53, %r52, %r7, %r1;
	mul.wide.u32 	%rd29, %r53, 4;
	add.s64 	%rd30, %rd1, %rd29;
	mul.wide.u32 	%rd31, %r52, 4;
	add.s64 	%rd32, %rd12, %rd31;
	ld.shared.u32 	%r54, [%rd32];
	ld.global.u32 	%r55, [%rd30];
	add.s32 	%r56, %r54, 1;
	st.shared.u32 	[%rd32], %r56;
	add.s64 	%rd33, %rd2, %rd14;
	add.s32 	%r57, %r36, %r37;
	add.s32 	%r58, %r42, %r43;
	add.s32 	%r59, %r48, %r49;
	add.s32 	%r60, %r54, %r55;
	st.global.v4.u32 	[%rd33], {%r57, %r58, %r59, %r60};
	add.s32 	%r71, %r71, 4;
	setp.lt.u32	%p3, %r71, 256;
	@%p3 bra 	BB9_2;

BB9_4:
	setp.gt.u32	%p4, %r71, 255;
	@%p4 bra 	BB9_8;

	mad.lo.s32 	%r70, %r1, 256, %r71;

BB9_6:
	setp.ge.u32	%p5, %r70, %r20;
	@%p5 bra 	BB9_8;

	mul.wide.u32 	%rd34, %r70, 4;
	add.s64 	%rd35, %rd3, %rd34;
	ld.global.u32 	%r61, [%rd35];
	shr.u32 	%r62, %r61, %r8;
	and.b32  	%r63, %r62, 255;
	mad.lo.s32 	%r64, %r63, %r7, %r1;
	mul.wide.u32 	%rd36, %r64, 4;
	add.s64 	%rd37, %rd1, %rd36;
	mul.wide.u32 	%rd38, %r63, 4;
	add.s64 	%rd40, %rd12, %rd38;
	ld.shared.u32 	%r65, [%rd40];
	ld.global.u32 	%r66, [%rd37];
	add.s32 	%r67, %r65, %r66;
	add.s32 	%r68, %r65, 1;
	st.shared.u32 	[%rd40], %r68;
	add.s64 	%rd41, %rd2, %rd34;
	st.global.u32 	[%rd41], %r67;
	add.s32 	%r70, %r70, 1;
	add.s32 	%r71, %r71, 1;
	setp.lt.u32	%p6, %r71, 256;
	@%p6 bra 	BB9_6;

BB9_8:
	ret;
}

.visible .func _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj(
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_0,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_1,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_2,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_3,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_4,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<72>;
	.reg .s64 	%rd<38>;


	ld.param.u64 	%rd1, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_0];
	ld.param.u64 	%rd2, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_1];
	ld.param.u64 	%rd3, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_2];
	ld.param.u64 	%rd4, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_3];
	ld.param.u32 	%r20, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_4];
	ld.param.u32 	%r21, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj_param_5];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r22, %r2, 2;
	mul.wide.s32 	%rd5, %r22, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.v4.u32 	{%r23, %r24, %r25, %r26}, [%rd6];
	mov.u32 	%r7, %nctaid.x;
	bar.sync 	0;
	mul.wide.s32 	%rd7, %r2, 16;
	mov.u64 	%rd8, _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIjE6kernelEPjS2_S2_S2_jj$__cuda_local_var_65247_42_non_const_occurences;
	add.s64 	%rd9, %rd8, %rd7;
	st.shared.v4.u32 	[%rd9], {%r23, %r24, %r25, %r26};
	bar.sync 	0;
	setp.ne.s32	%p1, %r2, 0;
	@%p1 bra 	BB10_8;

	shl.b32 	%r8, %r21, 3;
	shl.b32 	%r69, %r1, 8;
	mov.u32 	%r71, 0;

BB10_2:
	mov.u32 	%r10, %r69;
	add.s32 	%r69, %r10, 4;
	setp.ge.u32	%p2, %r69, %r20;
	@%p2 bra 	BB10_4;

	mul.wide.u32 	%rd10, %r10, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.u32 	%r29, [%rd11+4];
	ld.u32 	%r30, [%rd11+8];
	ld.u32 	%r31, [%rd11+12];
	ld.u32 	%r32, [%rd11];
	shr.u32 	%r33, %r32, %r8;
	and.b32  	%r34, %r33, 255;
	mad.lo.s32 	%r35, %r34, %r7, %r1;
	mul.wide.u32 	%rd12, %r35, 4;
	add.s64 	%rd13, %rd3, %rd12;
	mul.wide.u32 	%rd14, %r34, 4;
	add.s64 	%rd16, %rd8, %rd14;
	ld.shared.u32 	%r36, [%rd16];
	ld.u32 	%r37, [%rd13];
	add.s32 	%r38, %r36, 1;
	st.shared.u32 	[%rd16], %r38;
	shr.u32 	%r39, %r29, %r8;
	and.b32  	%r40, %r39, 255;
	mad.lo.s32 	%r41, %r40, %r7, %r1;
	mul.wide.u32 	%rd17, %r41, 4;
	add.s64 	%rd18, %rd3, %rd17;
	mul.wide.u32 	%rd19, %r40, 4;
	add.s64 	%rd20, %rd8, %rd19;
	ld.shared.u32 	%r42, [%rd20];
	ld.u32 	%r43, [%rd18];
	add.s32 	%r44, %r42, 1;
	st.shared.u32 	[%rd20], %r44;
	shr.u32 	%r45, %r30, %r8;
	and.b32  	%r46, %r45, 255;
	mad.lo.s32 	%r47, %r46, %r7, %r1;
	mul.wide.u32 	%rd21, %r47, 4;
	add.s64 	%rd22, %rd3, %rd21;
	mul.wide.u32 	%rd23, %r46, 4;
	add.s64 	%rd24, %rd8, %rd23;
	ld.shared.u32 	%r48, [%rd24];
	ld.u32 	%r49, [%rd22];
	add.s32 	%r50, %r48, 1;
	st.shared.u32 	[%rd24], %r50;
	shr.u32 	%r51, %r31, %r8;
	and.b32  	%r52, %r51, 255;
	mad.lo.s32 	%r53, %r52, %r7, %r1;
	mul.wide.u32 	%rd25, %r53, 4;
	add.s64 	%rd26, %rd3, %rd25;
	mul.wide.u32 	%rd27, %r52, 4;
	add.s64 	%rd28, %rd8, %rd27;
	ld.shared.u32 	%r54, [%rd28];
	ld.u32 	%r55, [%rd26];
	add.s32 	%r56, %r54, 1;
	st.shared.u32 	[%rd28], %r56;
	add.s64 	%rd29, %rd2, %rd10;
	add.s32 	%r57, %r36, %r37;
	add.s32 	%r58, %r42, %r43;
	add.s32 	%r59, %r48, %r49;
	add.s32 	%r60, %r54, %r55;
	st.v4.u32 	[%rd29], {%r57, %r58, %r59, %r60};
	add.s32 	%r71, %r71, 4;
	setp.lt.u32	%p3, %r71, 256;
	@%p3 bra 	BB10_2;

BB10_4:
	setp.gt.u32	%p4, %r71, 255;
	@%p4 bra 	BB10_8;

	mad.lo.s32 	%r70, %r1, 256, %r71;

BB10_6:
	setp.ge.u32	%p5, %r70, %r20;
	@%p5 bra 	BB10_8;

	mul.wide.u32 	%rd30, %r70, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.u32 	%r61, [%rd31];
	shr.u32 	%r62, %r61, %r8;
	and.b32  	%r63, %r62, 255;
	mad.lo.s32 	%r64, %r63, %r7, %r1;
	mul.wide.u32 	%rd32, %r64, 4;
	add.s64 	%rd33, %rd3, %rd32;
	mul.wide.u32 	%rd34, %r63, 4;
	add.s64 	%rd36, %rd8, %rd34;
	ld.shared.u32 	%r65, [%rd36];
	ld.u32 	%r66, [%rd33];
	add.s32 	%r67, %r65, %r66;
	add.s32 	%r68, %r65, 1;
	st.shared.u32 	[%rd36], %r68;
	add.s64 	%rd37, %rd2, %rd30;
	st.u32 	[%rd37], %r67;
	add.s32 	%r70, %r70, 1;
	add.s32 	%r71, %r71, 1;
	setp.lt.u32	%p6, %r71, 256;
	@%p6 bra 	BB10_6;

BB10_8:
	ret;
}

.visible .entry cu_compute_indices_uint64(
	.param .u64 cu_compute_indices_uint64_param_0,
	.param .u64 cu_compute_indices_uint64_param_1,
	.param .u64 cu_compute_indices_uint64_param_2,
	.param .u64 cu_compute_indices_uint64_param_3,
	.param .u32 cu_compute_indices_uint64_param_4,
	.param .u32 cu_compute_indices_uint64_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<69>;
	.reg .s64 	%rd<60>;


	ld.param.u64 	%rd5, [cu_compute_indices_uint64_param_0];
	ld.param.u64 	%rd6, [cu_compute_indices_uint64_param_1];
	ld.param.u64 	%rd7, [cu_compute_indices_uint64_param_2];
	ld.param.u64 	%rd8, [cu_compute_indices_uint64_param_3];
	ld.param.u32 	%r19, [cu_compute_indices_uint64_param_4];
	ld.param.u32 	%r20, [cu_compute_indices_uint64_param_5];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r21, %r2, 2;
	cvta.to.global.u64 	%rd9, %rd8;
	mul.wide.s32 	%rd10, %r21, 4;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.v4.u32 	{%r22, %r23, %r24, %r25}, [%rd11];
	cvta.to.global.u64 	%rd3, %rd7;
	mov.u32 	%r7, %nctaid.x;
	bar.sync 	0;
	mul.wide.s32 	%rd12, %r2, 16;
	mov.u64 	%rd13, _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj$__cuda_local_var_65247_42_non_const_occurences;
	add.s64 	%rd14, %rd13, %rd12;
	st.shared.v4.u32 	[%rd14], {%r22, %r23, %r24, %r25};
	bar.sync 	0;
	setp.ne.s32	%p1, %r2, 0;
	@%p1 bra 	BB11_8;

	shl.b32 	%r27, %r20, 3;
	cvt.u64.u32	%rd4, %r27;
	shl.b32 	%r66, %r1, 8;
	mov.u32 	%r68, 0;

BB11_2:
	mov.u32 	%r9, %r66;
	add.s32 	%r66, %r9, 4;
	setp.ge.u32	%p2, %r66, %r19;
	@%p2 bra 	BB11_4;

	mul.wide.u32 	%rd15, %r9, 8;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.u64 	%rd17, [%rd16+8];
	ld.global.u64 	%rd18, [%rd16+16];
	ld.global.u64 	%rd19, [%rd16+24];
	ld.global.u64 	%rd20, [%rd16];
	cvt.u32.u64	%r29, %rd4;
	shr.u64 	%rd21, %rd20, %r29;
	cvt.u32.u64	%r30, %rd21;
	and.b32  	%r31, %r30, 255;
	mad.lo.s32 	%r32, %r31, %r7, %r1;
	mul.wide.u32 	%rd22, %r32, 4;
	add.s64 	%rd23, %rd3, %rd22;
	and.b64  	%rd24, %rd21, 255;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd27, %rd13, %rd25;
	ld.shared.u32 	%r33, [%rd27];
	ld.global.u32 	%r34, [%rd23];
	add.s32 	%r35, %r33, 1;
	st.shared.u32 	[%rd27], %r35;
	shr.u64 	%rd28, %rd17, %r29;
	cvt.u32.u64	%r36, %rd28;
	and.b32  	%r37, %r36, 255;
	mad.lo.s32 	%r38, %r37, %r7, %r1;
	mul.wide.u32 	%rd29, %r38, 4;
	add.s64 	%rd30, %rd3, %rd29;
	and.b64  	%rd31, %rd28, 255;
	shl.b64 	%rd32, %rd31, 2;
	add.s64 	%rd33, %rd13, %rd32;
	ld.shared.u32 	%r39, [%rd33];
	ld.global.u32 	%r40, [%rd30];
	add.s32 	%r41, %r39, 1;
	st.shared.u32 	[%rd33], %r41;
	shr.u64 	%rd34, %rd18, %r29;
	cvt.u32.u64	%r42, %rd34;
	and.b32  	%r43, %r42, 255;
	mad.lo.s32 	%r44, %r43, %r7, %r1;
	mul.wide.u32 	%rd35, %r44, 4;
	add.s64 	%rd36, %rd3, %rd35;
	and.b64  	%rd37, %rd34, 255;
	shl.b64 	%rd38, %rd37, 2;
	add.s64 	%rd39, %rd13, %rd38;
	ld.shared.u32 	%r45, [%rd39];
	ld.global.u32 	%r46, [%rd36];
	add.s32 	%r47, %r45, 1;
	st.shared.u32 	[%rd39], %r47;
	shr.u64 	%rd40, %rd19, %r29;
	cvt.u32.u64	%r48, %rd40;
	and.b32  	%r49, %r48, 255;
	mad.lo.s32 	%r50, %r49, %r7, %r1;
	mul.wide.u32 	%rd41, %r50, 4;
	add.s64 	%rd42, %rd3, %rd41;
	and.b64  	%rd43, %rd40, 255;
	shl.b64 	%rd44, %rd43, 2;
	add.s64 	%rd45, %rd13, %rd44;
	ld.shared.u32 	%r51, [%rd45];
	ld.global.u32 	%r52, [%rd42];
	add.s32 	%r53, %r51, 1;
	st.shared.u32 	[%rd45], %r53;
	mul.wide.u32 	%rd46, %r9, 4;
	add.s64 	%rd47, %rd1, %rd46;
	add.s32 	%r54, %r33, %r34;
	add.s32 	%r55, %r39, %r40;
	add.s32 	%r56, %r45, %r46;
	add.s32 	%r57, %r51, %r52;
	st.global.v4.u32 	[%rd47], {%r54, %r55, %r56, %r57};
	add.s32 	%r68, %r68, 4;
	setp.lt.u32	%p3, %r68, 256;
	@%p3 bra 	BB11_2;

BB11_4:
	setp.gt.u32	%p4, %r68, 255;
	@%p4 bra 	BB11_8;

	mad.lo.s32 	%r67, %r1, 256, %r68;

BB11_6:
	setp.ge.u32	%p5, %r67, %r19;
	@%p5 bra 	BB11_8;

	mul.wide.u32 	%rd48, %r67, 8;
	add.s64 	%rd49, %rd2, %rd48;
	ld.global.u64 	%rd50, [%rd49];
	cvt.u32.u64	%r58, %rd4;
	shr.u64 	%rd51, %rd50, %r58;
	cvt.u32.u64	%r59, %rd51;
	and.b32  	%r60, %r59, 255;
	mad.lo.s32 	%r61, %r60, %r7, %r1;
	mul.wide.u32 	%rd52, %r61, 4;
	add.s64 	%rd53, %rd3, %rd52;
	and.b64  	%rd54, %rd51, 255;
	shl.b64 	%rd55, %rd54, 2;
	add.s64 	%rd57, %rd13, %rd55;
	ld.shared.u32 	%r62, [%rd57];
	ld.global.u32 	%r63, [%rd53];
	add.s32 	%r64, %r62, %r63;
	add.s32 	%r65, %r62, 1;
	st.shared.u32 	[%rd57], %r65;
	mul.wide.u32 	%rd58, %r67, 4;
	add.s64 	%rd59, %rd1, %rd58;
	st.global.u32 	[%rd59], %r64;
	add.s32 	%r67, %r67, 1;
	add.s32 	%r68, %r68, 1;
	setp.lt.u32	%p6, %r68, 256;
	@%p6 bra 	BB11_6;

BB11_8:
	ret;
}

.visible .func _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj(
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_0,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_1,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_2,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_3,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_4,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .s32 	%r<69>;
	.reg .s64 	%rd<56>;


	ld.param.u64 	%rd2, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_0];
	ld.param.u64 	%rd3, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_1];
	ld.param.u64 	%rd4, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_2];
	ld.param.u64 	%rd5, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_3];
	ld.param.u32 	%r19, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_4];
	ld.param.u32 	%r20, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj_param_5];
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r21, %r2, 2;
	mul.wide.s32 	%rd6, %r21, 4;
	add.s64 	%rd7, %rd5, %rd6;
	ld.v4.u32 	{%r22, %r23, %r24, %r25}, [%rd7];
	mov.u32 	%r7, %nctaid.x;
	bar.sync 	0;
	mul.wide.s32 	%rd8, %r2, 16;
	mov.u64 	%rd9, _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c516computer_indicesIyE6kernelEPyPjS3_S3_jj$__cuda_local_var_65247_42_non_const_occurences;
	add.s64 	%rd10, %rd9, %rd8;
	st.shared.v4.u32 	[%rd10], {%r22, %r23, %r24, %r25};
	bar.sync 	0;
	setp.ne.s32	%p1, %r2, 0;
	@%p1 bra 	BB12_8;

	shl.b32 	%r27, %r20, 3;
	cvt.u64.u32	%rd1, %r27;
	shl.b32 	%r66, %r1, 8;
	mov.u32 	%r68, 0;

BB12_2:
	mov.u32 	%r9, %r66;
	add.s32 	%r66, %r9, 4;
	setp.ge.u32	%p2, %r66, %r19;
	@%p2 bra 	BB12_4;

	mul.wide.u32 	%rd11, %r9, 8;
	add.s64 	%rd12, %rd2, %rd11;
	ld.u64 	%rd13, [%rd12+8];
	ld.u64 	%rd14, [%rd12+16];
	ld.u64 	%rd15, [%rd12+24];
	ld.u64 	%rd16, [%rd12];
	cvt.u32.u64	%r29, %rd1;
	shr.u64 	%rd17, %rd16, %r29;
	cvt.u32.u64	%r30, %rd17;
	and.b32  	%r31, %r30, 255;
	mad.lo.s32 	%r32, %r31, %r7, %r1;
	mul.wide.u32 	%rd18, %r32, 4;
	add.s64 	%rd19, %rd4, %rd18;
	and.b64  	%rd20, %rd17, 255;
	shl.b64 	%rd21, %rd20, 2;
	add.s64 	%rd23, %rd9, %rd21;
	ld.shared.u32 	%r33, [%rd23];
	ld.u32 	%r34, [%rd19];
	add.s32 	%r35, %r33, 1;
	st.shared.u32 	[%rd23], %r35;
	shr.u64 	%rd24, %rd13, %r29;
	cvt.u32.u64	%r36, %rd24;
	and.b32  	%r37, %r36, 255;
	mad.lo.s32 	%r38, %r37, %r7, %r1;
	mul.wide.u32 	%rd25, %r38, 4;
	add.s64 	%rd26, %rd4, %rd25;
	and.b64  	%rd27, %rd24, 255;
	shl.b64 	%rd28, %rd27, 2;
	add.s64 	%rd29, %rd9, %rd28;
	ld.shared.u32 	%r39, [%rd29];
	ld.u32 	%r40, [%rd26];
	add.s32 	%r41, %r39, 1;
	st.shared.u32 	[%rd29], %r41;
	shr.u64 	%rd30, %rd14, %r29;
	cvt.u32.u64	%r42, %rd30;
	and.b32  	%r43, %r42, 255;
	mad.lo.s32 	%r44, %r43, %r7, %r1;
	mul.wide.u32 	%rd31, %r44, 4;
	add.s64 	%rd32, %rd4, %rd31;
	and.b64  	%rd33, %rd30, 255;
	shl.b64 	%rd34, %rd33, 2;
	add.s64 	%rd35, %rd9, %rd34;
	ld.shared.u32 	%r45, [%rd35];
	ld.u32 	%r46, [%rd32];
	add.s32 	%r47, %r45, 1;
	st.shared.u32 	[%rd35], %r47;
	shr.u64 	%rd36, %rd15, %r29;
	cvt.u32.u64	%r48, %rd36;
	and.b32  	%r49, %r48, 255;
	mad.lo.s32 	%r50, %r49, %r7, %r1;
	mul.wide.u32 	%rd37, %r50, 4;
	add.s64 	%rd38, %rd4, %rd37;
	and.b64  	%rd39, %rd36, 255;
	shl.b64 	%rd40, %rd39, 2;
	add.s64 	%rd41, %rd9, %rd40;
	ld.shared.u32 	%r51, [%rd41];
	ld.u32 	%r52, [%rd38];
	add.s32 	%r53, %r51, 1;
	st.shared.u32 	[%rd41], %r53;
	mul.wide.u32 	%rd42, %r9, 4;
	add.s64 	%rd43, %rd3, %rd42;
	add.s32 	%r54, %r33, %r34;
	add.s32 	%r55, %r39, %r40;
	add.s32 	%r56, %r45, %r46;
	add.s32 	%r57, %r51, %r52;
	st.v4.u32 	[%rd43], {%r54, %r55, %r56, %r57};
	add.s32 	%r68, %r68, 4;
	setp.lt.u32	%p3, %r68, 256;
	@%p3 bra 	BB12_2;

BB12_4:
	setp.gt.u32	%p4, %r68, 255;
	@%p4 bra 	BB12_8;

	mad.lo.s32 	%r67, %r1, 256, %r68;

BB12_6:
	setp.ge.u32	%p5, %r67, %r19;
	@%p5 bra 	BB12_8;

	mul.wide.u32 	%rd44, %r67, 8;
	add.s64 	%rd45, %rd2, %rd44;
	ld.u64 	%rd46, [%rd45];
	cvt.u32.u64	%r58, %rd1;
	shr.u64 	%rd47, %rd46, %r58;
	cvt.u32.u64	%r59, %rd47;
	and.b32  	%r60, %r59, 255;
	mad.lo.s32 	%r61, %r60, %r7, %r1;
	mul.wide.u32 	%rd48, %r61, 4;
	add.s64 	%rd49, %rd4, %rd48;
	and.b64  	%rd50, %rd47, 255;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd53, %rd9, %rd51;
	ld.shared.u32 	%r62, [%rd53];
	ld.u32 	%r63, [%rd49];
	add.s32 	%r64, %r62, %r63;
	add.s32 	%r65, %r62, 1;
	st.shared.u32 	[%rd53], %r65;
	mul.wide.u32 	%rd54, %r67, 4;
	add.s64 	%rd55, %rd3, %rd54;
	st.u32 	[%rd55], %r64;
	add.s32 	%r67, %r67, 1;
	add.s32 	%r68, %r68, 1;
	setp.lt.u32	%p6, %r68, 256;
	@%p6 bra 	BB12_6;

BB12_8:
	ret;
}

.visible .entry cu_scatter(
	.param .u64 cu_scatter_param_0,
	.param .u64 cu_scatter_param_1,
	.param .u64 cu_scatter_param_2,
	.param .u32 cu_scatter_param_3,
	.param .u32 cu_scatter_param_4
)
{
	.reg .pred 	%p<7>;
	.reg .s16 	%rs<3>;
	.reg .s32 	%r<9>;
	.reg .s64 	%rd<26>;


	ld.param.u64 	%rd5, [cu_scatter_param_0];
	ld.param.u64 	%rd6, [cu_scatter_param_1];
	ld.param.u64 	%rd4, [cu_scatter_param_2];
	ld.param.u32 	%r4, [cu_scatter_param_3];
	ld.param.u32 	%r3, [cu_scatter_param_4];
	cvta.to.global.u64 	%rd1, %rd6;
	cvta.to.global.u64 	%rd2, %rd5;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	setp.ge.u32	%p1, %r1, %r4;
	@%p1 bra 	BB13_10;

	cvta.to.global.u64 	%rd7, %rd4;
	cvt.u64.u32	%rd3, %r1;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.u32 	%r2, [%rd9];
	setp.gt.s32	%p2, %r3, 3;
	@%p2 bra 	BB13_5;

	setp.eq.s32	%p5, %r3, 1;
	@%p5 bra 	BB13_9;

	setp.eq.s32	%p6, %r3, 2;
	@%p6 bra 	BB13_4;
	bra.uni 	BB13_10;

BB13_4:
	shl.b64 	%rd19, %rd3, 1;
	add.s64 	%rd20, %rd2, %rd19;
	mul.wide.u32 	%rd21, %r2, 2;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.u16 	%rs1, [%rd20];
	st.global.u16 	[%rd22], %rs1;
	bra.uni 	BB13_10;

BB13_5:
	setp.eq.s32	%p3, %r3, 4;
	@%p3 bra 	BB13_8;

	setp.ne.s32	%p4, %r3, 8;
	@%p4 bra 	BB13_10;

	shl.b64 	%rd10, %rd3, 3;
	add.s64 	%rd11, %rd2, %rd10;
	mul.wide.u32 	%rd12, %r2, 8;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.u64 	%rd14, [%rd11];
	st.global.u64 	[%rd13], %rd14;
	bra.uni 	BB13_10;

BB13_8:
	shl.b64 	%rd15, %rd3, 2;
	add.s64 	%rd16, %rd2, %rd15;
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.u32 	%r8, [%rd16];
	st.global.u32 	[%rd18], %r8;
	bra.uni 	BB13_10;

BB13_9:
	add.s64 	%rd23, %rd2, %rd3;
	cvt.u64.u32	%rd24, %r2;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.u8 	%rs2, [%rd23];
	st.global.u8 	[%rd25], %rs2;

BB13_10:
	ret;
}

.visible .func _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj(
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_0,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_1,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_2,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_3
)
{
	.reg .s16 	%rs<2>;
	.reg .s64 	%rd<7>;


	ld.param.u64 	%rd1, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_0];
	ld.param.u64 	%rd2, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_1];
	ld.param.u32 	%rd3, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_3];
	add.s64 	%rd4, %rd2, %rd3;
	ld.u8 	%rs1, [%rd4];
	ld.param.u32 	%rd5, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIhE2asEPvS2_jj_param_2];
	add.s64 	%rd6, %rd1, %rd5;
	st.u8 	[%rd6], %rs1;
	ret;
}

.visible .func _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj(
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_0,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_1,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_2,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_3
)
{
	.reg .s16 	%rs<2>;
	.reg .s64 	%rd<9>;


	ld.param.u64 	%rd1, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_0];
	ld.param.u64 	%rd2, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_1];
	ld.param.u32 	%rd3, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_3];
	shl.b64 	%rd4, %rd3, 1;
	add.s64 	%rd5, %rd2, %rd4;
	ld.u16 	%rs1, [%rd5];
	ld.param.u32 	%rd6, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyItE2asEPvS2_jj_param_2];
	shl.b64 	%rd7, %rd6, 1;
	add.s64 	%rd8, %rd1, %rd7;
	st.u16 	[%rd8], %rs1;
	ret;
}

.visible .func _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj(
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_0,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_1,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_2,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_3
)
{
	.reg .s32 	%r<2>;
	.reg .s64 	%rd<9>;


	ld.param.u64 	%rd1, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_0];
	ld.param.u64 	%rd2, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_1];
	ld.param.u32 	%rd3, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_3];
	shl.b64 	%rd4, %rd3, 2;
	add.s64 	%rd5, %rd2, %rd4;
	ld.u32 	%r1, [%rd5];
	ld.param.u32 	%rd6, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIjE2asEPvS2_jj_param_2];
	shl.b64 	%rd7, %rd6, 2;
	add.s64 	%rd8, %rd1, %rd7;
	st.u32 	[%rd8], %r1;
	ret;
}

.visible .func _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj(
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_0,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_1,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_2,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_3
)
{
	.reg .s64 	%rd<10>;


	ld.param.u64 	%rd1, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_0];
	ld.param.u64 	%rd2, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_1];
	ld.param.u32 	%rd3, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_3];
	shl.b64 	%rd4, %rd3, 3;
	add.s64 	%rd5, %rd2, %rd4;
	ld.u64 	%rd6, [%rd5];
	ld.param.u32 	%rd7, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c54copyIyE2asEPvS2_jj_param_2];
	shl.b64 	%rd8, %rd7, 3;
	add.s64 	%rd9, %rd1, %rd8;
	st.u64 	[%rd9], %rd6;
	ret;
}

.visible .entry cu_blockwise_sort_uint32(
	.param .u64 cu_blockwise_sort_uint32_param_0,
	.param .u64 cu_blockwise_sort_uint32_param_1,
	.param .u64 cu_blockwise_sort_uint32_param_2
)
{
	.reg .pred 	%p<11>;
	.reg .s32 	%r<108>;
	.reg .s64 	%rd<36>;


	ld.param.u64 	%rd10, [cu_blockwise_sort_uint32_param_0];
	ld.param.u64 	%rd11, [cu_blockwise_sort_uint32_param_1];
	ld.param.u64 	%rd12, [cu_blockwise_sort_uint32_param_2];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r28, %ctaid.x;
	cvta.to.global.u64 	%rd13, %rd11;
	mul.wide.u32 	%rd14, %r28, 4;
	add.s64 	%rd15, %rd13, %rd14;
	ld.global.u32 	%r1, [%rd15];
	cvta.to.global.u64 	%rd16, %rd12;
	add.s64 	%rd17, %rd16, %rd14;
	mov.u32 	%r2, %tid.x;
	ld.global.u32 	%r3, [%rd17];
	setp.eq.s32	%p3, %r3, 2;
	@%p3 bra 	BB18_11;

	setp.lt.u32	%p4, %r2, %r3;
	add.s32 	%r29, %r2, %r1;
	mul.wide.u32 	%rd18, %r29, 4;
	add.s64 	%rd2, %rd1, %rd18;
	@%p4 bra 	BB18_3;

	mov.u32 	%r106, -1;
	bra.uni 	BB18_4;

BB18_3:
	ld.global.u32 	%r106, [%rd2];

BB18_4:
	bar.sync 	0;
	shr.s32 	%r32, %r2, 31;
	shr.u32 	%r33, %r32, 27;
	add.s32 	%r34, %r2, %r33;
	shr.s32 	%r35, %r34, 5;
	cvt.s64.s32	%rd3, %r2;
	mul.wide.s32 	%rd19, %r2, 4;
	mov.u64 	%rd20, _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage;
	add.s64 	%rd4, %rd20, %rd19;
	mul.wide.s32 	%rd21, %r2, 36;
	add.s64 	%rd5, %rd20, %rd21;
	mul.wide.s32 	%rd22, %r35, 4;
	add.s64 	%rd23, %rd20, %rd22;
	add.s64 	%rd6, %rd23, 4;
	add.s32 	%r6, %r2, -32;
	add.s32 	%r7, %r2, -64;
	add.s32 	%r8, %r2, -96;
	mov.u32 	%r31, 0;
	shl.b64 	%rd26, %rd3, 2;
	// inline asm
	mov.u32 %r47, %laneid;
	// inline asm
	mov.u32 	%r107, %r31;

BB18_5:
	mov.u32 	%r10, %r107;
	st.shared.u32 	[%rd4+24], %r31;
	st.shared.u32 	[%rd4+536], %r31;
	st.shared.u32 	[%rd4+1048], %r31;
	st.shared.u32 	[%rd4+1560], %r31;
	st.shared.u32 	[%rd4+2072], %r31;
	st.shared.u32 	[%rd4+2584], %r31;
	st.shared.u32 	[%rd4+3096], %r31;
	st.shared.u32 	[%rd4+3608], %r31;
	st.shared.u32 	[%rd4+4120], %r31;
	mov.u32 	%r41, 32;
	sub.s32 	%r42, %r41, %r10;
	mov.u32 	%r43, 4;
	min.s32 	%r39, %r42, %r43;
	// inline asm
	bfe.u32 %r36, %r106, %r10, %r39;
	// inline asm
	shr.u32 	%r44, %r36, 3;
	and.b32  	%r45, %r36, 7;
	mul.wide.u32 	%rd24, %r44, 2;
	mul.wide.u32 	%rd25, %r45, 512;
	add.s64 	%rd28, %rd20, %rd25;
	add.s64 	%rd29, %rd28, %rd26;
	add.s64 	%rd30, %rd29, %rd24;
	add.s64 	%rd7, %rd30, 24;
	ld.shared.u16 	%r11, [%rd30+24];
	add.s32 	%r46, %r11, 1;
	st.shared.u16 	[%rd30+24], %r46;
	bar.sync 	0;
	ld.shared.u32 	%r12, [%rd5+28];
	ld.shared.u32 	%r13, [%rd5+24];
	add.s32 	%r73, %r12, %r13;
	ld.shared.u32 	%r14, [%rd5+32];
	add.s32 	%r74, %r73, %r14;
	ld.shared.u32 	%r15, [%rd5+36];
	add.s32 	%r75, %r74, %r15;
	ld.shared.u32 	%r16, [%rd5+40];
	add.s32 	%r76, %r75, %r16;
	ld.shared.u32 	%r17, [%rd5+44];
	add.s32 	%r77, %r76, %r17;
	ld.shared.u32 	%r18, [%rd5+48];
	add.s32 	%r78, %r77, %r18;
	ld.shared.u32 	%r19, [%rd5+52];
	add.s32 	%r79, %r78, %r19;
	ld.shared.u32 	%r80, [%rd5+56];
	add.s32 	%r52, %r79, %r80;
	mov.u32 	%r50, 1;
	mov.u32 	%r71, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r52, %r50, %r71;  @p add.u32 r0, r0, %r52;  mov.u32 %r48, r0;}
	// inline asm
	mov.u32 	%r55, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r48, %r55, %r71;  @p add.u32 r0, r0, %r48;  mov.u32 %r53, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r53, %r43, %r71;  @p add.u32 r0, r0, %r53;  mov.u32 %r58, r0;}
	// inline asm
	mov.u32 	%r65, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r58, %r65, %r71;  @p add.u32 r0, r0, %r58;  mov.u32 %r63, r0;}
	// inline asm
	mov.u32 	%r70, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r63, %r70, %r71;  @p add.u32 r0, r0, %r63;  mov.u32 %r68, r0;}
	// inline asm
	setp.ne.s32	%p5, %r47, 31;
	@%p5 bra 	BB18_7;

	st.shared.u32 	[%rd6], %r68;

BB18_7:
	sub.s32 	%r22, %r68, %r52;
	setp.lt.u32	%p1, %r8, 32;
	bar.sync 	0;
	ld.shared.u32 	%r81, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+4];
	setp.lt.u32	%p6, %r6, 32;
	selp.b32	%r82, %r81, 0, %p6;
	add.s32 	%r83, %r82, %r22;
	ld.shared.u32 	%r84, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+8];
	add.s32 	%r85, %r84, %r81;
	setp.lt.u32	%p7, %r7, 32;
	selp.b32	%r86, %r85, 0, %p7;
	add.s32 	%r87, %r86, %r83;
	ld.shared.u32 	%r88, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+12];
	add.s32 	%r89, %r88, %r85;
	selp.b32	%r90, %r89, 0, %p1;
	add.s32 	%r91, %r90, %r87;
	ld.shared.u32 	%r92, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+16];
	add.s32 	%r93, %r92, %r89;
	shl.b32 	%r94, %r93, 16;
	add.s32 	%r95, %r94, %r91;
	add.s32 	%r96, %r13, %r95;
	add.s32 	%r97, %r96, %r12;
	add.s32 	%r98, %r97, %r14;
	add.s32 	%r99, %r98, %r15;
	add.s32 	%r100, %r99, %r16;
	add.s32 	%r101, %r100, %r17;
	add.s32 	%r102, %r101, %r18;
	add.s32 	%r103, %r102, %r19;
	st.shared.u32 	[%rd5+24], %r95;
	st.shared.u32 	[%rd5+28], %r96;
	st.shared.u32 	[%rd5+32], %r97;
	st.shared.u32 	[%rd5+36], %r98;
	st.shared.u32 	[%rd5+40], %r99;
	st.shared.u32 	[%rd5+44], %r100;
	st.shared.u32 	[%rd5+48], %r101;
	st.shared.u32 	[%rd5+52], %r102;
	st.shared.u32 	[%rd5+56], %r103;
	bar.sync 	0;
	ld.shared.u16 	%r104, [%rd7];
	add.s32 	%r23, %r104, %r11;
	bar.sync 	0;
	mul.wide.u32 	%rd31, %r23, 4;
	add.s64 	%rd33, %rd20, %rd31;
	st.shared.u32 	[%rd33], %r106;
	bar.sync 	0;
	ld.shared.u32 	%r106, [%rd4];
	add.s32 	%r25, %r10, 4;
	setp.gt.s32	%p8, %r25, 31;
	@%p8 bra 	BB18_9;

	bar.sync 	0;
	mov.u32 	%r107, %r25;
	bra.uni 	BB18_5;

BB18_9:
	bar.sync 	0;
	@!%p4 bra 	BB18_14;
	bra.uni 	BB18_10;

BB18_10:
	st.global.u32 	[%rd2], %r106;
	bra.uni 	BB18_14;

BB18_11:
	setp.ne.s32	%p9, %r2, 0;
	@%p9 bra 	BB18_14;

	mul.wide.u32 	%rd34, %r1, 4;
	add.s64 	%rd8, %rd1, %rd34;
	add.s32 	%r105, %r1, 1;
	mul.wide.u32 	%rd35, %r105, 4;
	add.s64 	%rd9, %rd1, %rd35;
	ld.global.u32 	%r26, [%rd9];
	ld.global.u32 	%r27, [%rd8];
	setp.le.u32	%p10, %r27, %r26;
	@%p10 bra 	BB18_14;

	st.global.u32 	[%rd8], %r26;
	st.global.u32 	[%rd9], %r27;

BB18_14:
	ret;
}

.visible .func _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j(
	.param .b64 _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_0,
	.param .b64 _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_1,
	.param .b64 _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_2,
	.param .b32 _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_3
)
{
	.reg .pred 	%p<11>;
	.reg .s32 	%r<108>;
	.reg .s64 	%rd<33>;


	ld.param.u64 	%rd9, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_0];
	ld.param.u64 	%rd10, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_1];
	ld.param.u64 	%rd11, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_2];
	ld.param.u32 	%r106, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j_param_3];
	mov.u32 	%r29, %ctaid.x;
	mul.wide.u32 	%rd12, %r29, 4;
	add.s64 	%rd13, %rd10, %rd12;
	ld.u32 	%r1, [%rd13];
	add.s64 	%rd14, %rd11, %rd12;
	mov.u32 	%r2, %tid.x;
	ld.u32 	%r3, [%rd14];
	setp.eq.s32	%p3, %r3, 2;
	@%p3 bra 	BB19_10;

	add.s32 	%r30, %r2, %r1;
	mul.wide.u32 	%rd15, %r30, 4;
	add.s64 	%rd1, %rd9, %rd15;
	setp.ge.u32	%p4, %r2, %r3;
	@%p4 bra 	BB19_3;

	ld.u32 	%r106, [%rd1];

BB19_3:
	bar.sync 	0;
	shr.s32 	%r32, %r2, 31;
	shr.u32 	%r33, %r32, 27;
	add.s32 	%r34, %r2, %r33;
	shr.s32 	%r35, %r34, 5;
	cvt.s64.s32	%rd2, %r2;
	mul.wide.s32 	%rd16, %r2, 4;
	mov.u64 	%rd17, _ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage;
	add.s64 	%rd3, %rd17, %rd16;
	mul.wide.s32 	%rd18, %r2, 36;
	add.s64 	%rd4, %rd17, %rd18;
	mul.wide.s32 	%rd19, %r35, 4;
	add.s64 	%rd20, %rd17, %rd19;
	add.s64 	%rd5, %rd20, 4;
	add.s32 	%r6, %r2, -32;
	add.s32 	%r7, %r2, -64;
	add.s32 	%r8, %r2, -96;
	mov.u32 	%r31, 0;
	shl.b64 	%rd23, %rd2, 2;
	// inline asm
	mov.u32 %r47, %laneid;
	// inline asm
	mov.u32 	%r107, %r31;

BB19_4:
	mov.u32 	%r10, %r107;
	st.shared.u32 	[%rd3+24], %r31;
	st.shared.u32 	[%rd3+536], %r31;
	st.shared.u32 	[%rd3+1048], %r31;
	st.shared.u32 	[%rd3+1560], %r31;
	st.shared.u32 	[%rd3+2072], %r31;
	st.shared.u32 	[%rd3+2584], %r31;
	st.shared.u32 	[%rd3+3096], %r31;
	st.shared.u32 	[%rd3+3608], %r31;
	st.shared.u32 	[%rd3+4120], %r31;
	mov.u32 	%r41, 32;
	sub.s32 	%r42, %r41, %r10;
	mov.u32 	%r43, 4;
	min.s32 	%r39, %r42, %r43;
	// inline asm
	bfe.u32 %r36, %r106, %r10, %r39;
	// inline asm
	shr.u32 	%r44, %r36, 3;
	and.b32  	%r45, %r36, 7;
	mul.wide.u32 	%rd21, %r44, 2;
	mul.wide.u32 	%rd22, %r45, 512;
	add.s64 	%rd25, %rd17, %rd22;
	add.s64 	%rd26, %rd25, %rd23;
	add.s64 	%rd27, %rd26, %rd21;
	add.s64 	%rd6, %rd27, 24;
	ld.shared.u16 	%r11, [%rd27+24];
	add.s32 	%r46, %r11, 1;
	st.shared.u16 	[%rd27+24], %r46;
	bar.sync 	0;
	ld.shared.u32 	%r12, [%rd4+28];
	ld.shared.u32 	%r13, [%rd4+24];
	add.s32 	%r73, %r12, %r13;
	ld.shared.u32 	%r14, [%rd4+32];
	add.s32 	%r74, %r73, %r14;
	ld.shared.u32 	%r15, [%rd4+36];
	add.s32 	%r75, %r74, %r15;
	ld.shared.u32 	%r16, [%rd4+40];
	add.s32 	%r76, %r75, %r16;
	ld.shared.u32 	%r17, [%rd4+44];
	add.s32 	%r77, %r76, %r17;
	ld.shared.u32 	%r18, [%rd4+48];
	add.s32 	%r78, %r77, %r18;
	ld.shared.u32 	%r19, [%rd4+52];
	add.s32 	%r79, %r78, %r19;
	ld.shared.u32 	%r80, [%rd4+56];
	add.s32 	%r52, %r79, %r80;
	mov.u32 	%r50, 1;
	mov.u32 	%r71, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r52, %r50, %r71;  @p add.u32 r0, r0, %r52;  mov.u32 %r48, r0;}
	// inline asm
	mov.u32 	%r55, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r48, %r55, %r71;  @p add.u32 r0, r0, %r48;  mov.u32 %r53, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r53, %r43, %r71;  @p add.u32 r0, r0, %r53;  mov.u32 %r58, r0;}
	// inline asm
	mov.u32 	%r65, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r58, %r65, %r71;  @p add.u32 r0, r0, %r58;  mov.u32 %r63, r0;}
	// inline asm
	mov.u32 	%r70, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r63, %r70, %r71;  @p add.u32 r0, r0, %r63;  mov.u32 %r68, r0;}
	// inline asm
	setp.ne.s32	%p5, %r47, 31;
	@%p5 bra 	BB19_6;

	st.shared.u32 	[%rd5], %r68;

BB19_6:
	sub.s32 	%r22, %r68, %r52;
	setp.lt.u32	%p1, %r8, 32;
	bar.sync 	0;
	ld.shared.u32 	%r81, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+4];
	setp.lt.u32	%p6, %r6, 32;
	selp.b32	%r82, %r81, 0, %p6;
	add.s32 	%r83, %r82, %r22;
	ld.shared.u32 	%r84, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+8];
	add.s32 	%r85, %r84, %r81;
	setp.lt.u32	%p7, %r7, 32;
	selp.b32	%r86, %r85, 0, %p7;
	add.s32 	%r87, %r86, %r83;
	ld.shared.u32 	%r88, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+12];
	add.s32 	%r89, %r88, %r85;
	selp.b32	%r90, %r89, 0, %p1;
	add.s32 	%r91, %r90, %r87;
	ld.shared.u32 	%r92, [_ZN17cu_blockwise_sortIjE4sortEPjS1_S1_j$__cuda_local_var_65427_70_non_const_temp_storage+16];
	add.s32 	%r93, %r92, %r89;
	shl.b32 	%r94, %r93, 16;
	add.s32 	%r95, %r94, %r91;
	add.s32 	%r96, %r13, %r95;
	add.s32 	%r97, %r96, %r12;
	add.s32 	%r98, %r97, %r14;
	add.s32 	%r99, %r98, %r15;
	add.s32 	%r100, %r99, %r16;
	add.s32 	%r101, %r100, %r17;
	add.s32 	%r102, %r101, %r18;
	add.s32 	%r103, %r102, %r19;
	st.shared.u32 	[%rd4+24], %r95;
	st.shared.u32 	[%rd4+28], %r96;
	st.shared.u32 	[%rd4+32], %r97;
	st.shared.u32 	[%rd4+36], %r98;
	st.shared.u32 	[%rd4+40], %r99;
	st.shared.u32 	[%rd4+44], %r100;
	st.shared.u32 	[%rd4+48], %r101;
	st.shared.u32 	[%rd4+52], %r102;
	st.shared.u32 	[%rd4+56], %r103;
	bar.sync 	0;
	ld.shared.u16 	%r104, [%rd6];
	add.s32 	%r23, %r104, %r11;
	bar.sync 	0;
	mul.wide.u32 	%rd28, %r23, 4;
	add.s64 	%rd30, %rd17, %rd28;
	st.shared.u32 	[%rd30], %r106;
	bar.sync 	0;
	ld.shared.u32 	%r106, [%rd3];
	add.s32 	%r25, %r10, 4;
	setp.gt.s32	%p8, %r25, 31;
	@%p8 bra 	BB19_8;

	bar.sync 	0;
	mov.u32 	%r107, %r25;
	bra.uni 	BB19_4;

BB19_8:
	setp.lt.u32	%p2, %r2, %r3;
	bar.sync 	0;
	@!%p2 bra 	BB19_13;
	bra.uni 	BB19_9;

BB19_9:
	st.u32 	[%rd1], %r106;
	bra.uni 	BB19_13;

BB19_10:
	setp.ne.s32	%p9, %r2, 0;
	@%p9 bra 	BB19_13;

	mul.wide.u32 	%rd31, %r1, 4;
	add.s64 	%rd7, %rd9, %rd31;
	add.s32 	%r105, %r1, 1;
	mul.wide.u32 	%rd32, %r105, 4;
	add.s64 	%rd8, %rd9, %rd32;
	ld.u32 	%r26, [%rd8];
	ld.u32 	%r27, [%rd7];
	setp.le.u32	%p10, %r27, %r26;
	@%p10 bra 	BB19_13;

	st.u32 	[%rd7], %r26;
	st.u32 	[%rd8], %r27;

BB19_13:
	ret;
}

.visible .entry cu_blockwise_sort_uint64(
	.param .u64 cu_blockwise_sort_uint64_param_0,
	.param .u64 cu_blockwise_sort_uint64_param_1,
	.param .u64 cu_blockwise_sort_uint64_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .s32 	%r<95>;
	.reg .s64 	%rd<55>;


	ld.param.u64 	%rd16, [cu_blockwise_sort_uint64_param_0];
	ld.param.u64 	%rd17, [cu_blockwise_sort_uint64_param_1];
	ld.param.u64 	%rd18, [cu_blockwise_sort_uint64_param_2];
	cvta.to.global.u64 	%rd1, %rd16;
	mov.u32 	%r22, %ctaid.x;
	cvta.to.global.u64 	%rd19, %rd17;
	mul.wide.u32 	%rd20, %r22, 4;
	add.s64 	%rd21, %rd19, %rd20;
	ld.global.u32 	%r1, [%rd21];
	cvta.to.global.u64 	%rd22, %rd18;
	add.s64 	%rd23, %rd22, %rd20;
	mov.u32 	%r2, %tid.x;
	ld.global.u32 	%r3, [%rd23];
	setp.eq.s32	%p3, %r3, 2;
	@%p3 bra 	BB20_11;

	setp.lt.u32	%p4, %r2, %r3;
	add.s32 	%r23, %r2, %r1;
	mul.wide.u32 	%rd24, %r23, 8;
	add.s64 	%rd2, %rd1, %rd24;
	@%p4 bra 	BB20_3;

	mov.u64 	%rd54, -1;
	bra.uni 	BB20_4;

BB20_3:
	ld.global.u64 	%rd54, [%rd2];

BB20_4:
	bar.sync 	0;
	shr.s32 	%r25, %r2, 31;
	shr.u32 	%r26, %r25, 27;
	add.s32 	%r27, %r2, %r26;
	shr.s32 	%r28, %r27, 5;
	cvt.s64.s32	%rd5, %r2;
	mul.wide.s32 	%rd26, %r2, 4;
	mov.u64 	%rd27, _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage;
	add.s64 	%rd6, %rd27, %rd26;
	mul.wide.s32 	%rd28, %r2, 36;
	add.s64 	%rd7, %rd27, %rd28;
	mul.wide.s32 	%rd29, %r28, 4;
	add.s64 	%rd30, %rd27, %rd29;
	add.s64 	%rd8, %rd30, 4;
	add.s32 	%r4, %r2, -32;
	add.s32 	%r5, %r2, -64;
	add.s32 	%r6, %r2, -96;
	mov.u32 	%r24, 0;
	shl.b64 	%rd41, %rd5, 2;
	// inline asm
	mov.u32 %r33, %laneid;
	// inline asm
	mov.u32 	%r94, %r24;

BB20_5:
	mov.u32 	%r7, %r94;
	mov.u32 	%r29, 64;
	sub.s32 	%r30, %r29, %r7;
	setp.lt.s32	%p5, %r30, 4;
	st.shared.u32 	[%rd6+24], %r24;
	st.shared.u32 	[%rd6+536], %r24;
	st.shared.u32 	[%rd6+1048], %r24;
	st.shared.u32 	[%rd6+1560], %r24;
	st.shared.u32 	[%rd6+2072], %r24;
	st.shared.u32 	[%rd6+2584], %r24;
	st.shared.u32 	[%rd6+3096], %r24;
	st.shared.u32 	[%rd6+3608], %r24;
	st.shared.u32 	[%rd6+4120], %r24;
	mov.u64 	%rd31, 1;
	shl.b64 	%rd32, %rd31, %r30;
	add.s64 	%rd33, %rd32, 4294967295;
	selp.b64	%rd34, %rd33, 4294967311, %p5;
	shr.u64 	%rd35, %rd54, %r7;
	and.b64  	%rd36, %rd35, %rd34;
	and.b64  	%rd37, %rd36, 7;
	shr.u64 	%rd38, %rd36, 2;
	and.b64  	%rd39, %rd38, 1073741822;
	shl.b64 	%rd40, %rd37, 9;
	add.s64 	%rd43, %rd27, %rd40;
	add.s64 	%rd44, %rd43, %rd41;
	add.s64 	%rd45, %rd44, %rd39;
	add.s64 	%rd10, %rd45, 24;
	ld.shared.u16 	%r8, [%rd45+24];
	add.s32 	%r32, %r8, 1;
	st.shared.u16 	[%rd45+24], %r32;
	bar.sync 	0;
	ld.shared.u32 	%r9, [%rd7+28];
	ld.shared.u32 	%r10, [%rd7+24];
	add.s32 	%r59, %r9, %r10;
	ld.shared.u32 	%r11, [%rd7+32];
	add.s32 	%r60, %r59, %r11;
	ld.shared.u32 	%r12, [%rd7+36];
	add.s32 	%r61, %r60, %r12;
	ld.shared.u32 	%r13, [%rd7+40];
	add.s32 	%r62, %r61, %r13;
	ld.shared.u32 	%r14, [%rd7+44];
	add.s32 	%r63, %r62, %r14;
	ld.shared.u32 	%r15, [%rd7+48];
	add.s32 	%r64, %r63, %r15;
	ld.shared.u32 	%r16, [%rd7+52];
	add.s32 	%r65, %r64, %r16;
	ld.shared.u32 	%r66, [%rd7+56];
	add.s32 	%r38, %r65, %r66;
	mov.u32 	%r36, 1;
	mov.u32 	%r57, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r38, %r36, %r57;  @p add.u32 r0, r0, %r38;  mov.u32 %r34, r0;}
	// inline asm
	mov.u32 	%r41, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r34, %r41, %r57;  @p add.u32 r0, r0, %r34;  mov.u32 %r39, r0;}
	// inline asm
	mov.u32 	%r46, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r39, %r46, %r57;  @p add.u32 r0, r0, %r39;  mov.u32 %r44, r0;}
	// inline asm
	mov.u32 	%r51, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r44, %r51, %r57;  @p add.u32 r0, r0, %r44;  mov.u32 %r49, r0;}
	// inline asm
	mov.u32 	%r56, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r49, %r56, %r57;  @p add.u32 r0, r0, %r49;  mov.u32 %r54, r0;}
	// inline asm
	setp.ne.s32	%p6, %r33, 31;
	@%p6 bra 	BB20_7;

	st.shared.u32 	[%rd8], %r54;

BB20_7:
	sub.s32 	%r19, %r54, %r38;
	setp.lt.u32	%p1, %r6, 32;
	bar.sync 	0;
	ld.shared.u32 	%r67, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage+4];
	setp.lt.u32	%p7, %r4, 32;
	selp.b32	%r68, %r67, 0, %p7;
	add.s32 	%r69, %r68, %r19;
	ld.shared.v2.u32 	{%r70, %r71}, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage+8];
	add.s32 	%r73, %r70, %r67;
	setp.lt.u32	%p8, %r5, 32;
	selp.b32	%r74, %r73, 0, %p8;
	add.s32 	%r75, %r74, %r69;
	add.s32 	%r77, %r71, %r73;
	selp.b32	%r78, %r77, 0, %p1;
	add.s32 	%r79, %r78, %r75;
	ld.shared.u32 	%r80, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage+16];
	add.s32 	%r81, %r80, %r77;
	shl.b32 	%r82, %r81, 16;
	add.s32 	%r83, %r82, %r79;
	add.s32 	%r84, %r10, %r83;
	add.s32 	%r85, %r84, %r9;
	add.s32 	%r86, %r85, %r11;
	add.s32 	%r87, %r86, %r12;
	add.s32 	%r88, %r87, %r13;
	add.s32 	%r89, %r88, %r14;
	add.s32 	%r90, %r89, %r15;
	add.s32 	%r91, %r90, %r16;
	st.shared.u32 	[%rd7+24], %r83;
	st.shared.u32 	[%rd7+28], %r84;
	st.shared.u32 	[%rd7+32], %r85;
	st.shared.u32 	[%rd7+36], %r86;
	st.shared.u32 	[%rd7+40], %r87;
	st.shared.u32 	[%rd7+44], %r88;
	st.shared.u32 	[%rd7+48], %r89;
	st.shared.u32 	[%rd7+52], %r90;
	st.shared.u32 	[%rd7+56], %r91;
	bar.sync 	0;
	ld.shared.u16 	%r92, [%rd10];
	add.s32 	%r20, %r92, %r8;
	bar.sync 	0;
	mul.wide.u32 	%rd46, %r20, 8;
	add.s64 	%rd48, %rd27, %rd46;
	st.shared.u64 	[%rd48], %rd54;
	bar.sync 	0;
	mul.wide.s32 	%rd49, %r2, 8;
	add.s64 	%rd51, %rd27, %rd49;
	ld.shared.u64 	%rd54, [%rd51];
	add.s32 	%r21, %r7, 4;
	setp.gt.s32	%p9, %r21, 63;
	@%p9 bra 	BB20_9;

	bar.sync 	0;
	mov.u32 	%r94, %r21;
	bra.uni 	BB20_5;

BB20_9:
	bar.sync 	0;
	@!%p4 bra 	BB20_14;
	bra.uni 	BB20_10;

BB20_10:
	st.global.u64 	[%rd2], %rd54;
	bra.uni 	BB20_14;

BB20_11:
	setp.ne.s32	%p10, %r2, 0;
	@%p10 bra 	BB20_14;

	mul.wide.u32 	%rd52, %r1, 8;
	add.s64 	%rd12, %rd1, %rd52;
	add.s32 	%r93, %r1, 1;
	mul.wide.u32 	%rd53, %r93, 8;
	add.s64 	%rd13, %rd1, %rd53;
	ld.global.u64 	%rd14, [%rd13];
	ld.global.u64 	%rd15, [%rd12];
	setp.le.u64	%p11, %rd15, %rd14;
	@%p11 bra 	BB20_14;

	st.global.u64 	[%rd12], %rd14;
	st.global.u64 	[%rd13], %rd15;

BB20_14:
	ret;
}

.visible .func _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y(
	.param .b64 _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_0,
	.param .b64 _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_1,
	.param .b64 _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_2,
	.param .b64 _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_3
)
{
	.reg .pred 	%p<12>;
	.reg .s32 	%r<95>;
	.reg .s64 	%rd<52>;


	ld.param.u64 	%rd15, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_0];
	ld.param.u64 	%rd17, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_1];
	ld.param.u64 	%rd18, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_2];
	ld.param.u64 	%rd51, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y_param_3];
	mov.u32 	%r22, %ctaid.x;
	mul.wide.u32 	%rd19, %r22, 4;
	add.s64 	%rd20, %rd17, %rd19;
	ld.u32 	%r1, [%rd20];
	add.s64 	%rd21, %rd18, %rd19;
	mov.u32 	%r2, %tid.x;
	ld.u32 	%r3, [%rd21];
	setp.eq.s32	%p3, %r3, 2;
	@%p3 bra 	BB21_10;

	add.s32 	%r23, %r2, %r1;
	mul.wide.u32 	%rd22, %r23, 8;
	add.s64 	%rd1, %rd15, %rd22;
	setp.ge.u32	%p4, %r2, %r3;
	@%p4 bra 	BB21_3;

	ld.u64 	%rd51, [%rd1];

BB21_3:
	bar.sync 	0;
	shr.s32 	%r25, %r2, 31;
	shr.u32 	%r26, %r25, 27;
	add.s32 	%r27, %r2, %r26;
	shr.s32 	%r28, %r27, 5;
	cvt.s64.s32	%rd4, %r2;
	mul.wide.s32 	%rd23, %r2, 4;
	mov.u64 	%rd24, _ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage;
	add.s64 	%rd5, %rd24, %rd23;
	mul.wide.s32 	%rd25, %r2, 36;
	add.s64 	%rd6, %rd24, %rd25;
	mul.wide.s32 	%rd26, %r28, 4;
	add.s64 	%rd27, %rd24, %rd26;
	add.s64 	%rd7, %rd27, 4;
	add.s32 	%r4, %r2, -32;
	add.s32 	%r5, %r2, -64;
	add.s32 	%r6, %r2, -96;
	mov.u32 	%r24, 0;
	shl.b64 	%rd38, %rd4, 2;
	// inline asm
	mov.u32 %r33, %laneid;
	// inline asm
	mov.u32 	%r94, %r24;

BB21_4:
	mov.u32 	%r7, %r94;
	mov.u32 	%r29, 64;
	sub.s32 	%r30, %r29, %r7;
	setp.lt.s32	%p5, %r30, 4;
	st.shared.u32 	[%rd5+24], %r24;
	st.shared.u32 	[%rd5+536], %r24;
	st.shared.u32 	[%rd5+1048], %r24;
	st.shared.u32 	[%rd5+1560], %r24;
	st.shared.u32 	[%rd5+2072], %r24;
	st.shared.u32 	[%rd5+2584], %r24;
	st.shared.u32 	[%rd5+3096], %r24;
	st.shared.u32 	[%rd5+3608], %r24;
	st.shared.u32 	[%rd5+4120], %r24;
	mov.u64 	%rd28, 1;
	shl.b64 	%rd29, %rd28, %r30;
	add.s64 	%rd30, %rd29, 4294967295;
	selp.b64	%rd31, %rd30, 4294967311, %p5;
	shr.u64 	%rd32, %rd51, %r7;
	and.b64  	%rd33, %rd32, %rd31;
	and.b64  	%rd34, %rd33, 7;
	shr.u64 	%rd35, %rd33, 2;
	and.b64  	%rd36, %rd35, 1073741822;
	shl.b64 	%rd37, %rd34, 9;
	add.s64 	%rd40, %rd24, %rd37;
	add.s64 	%rd41, %rd40, %rd38;
	add.s64 	%rd42, %rd41, %rd36;
	add.s64 	%rd9, %rd42, 24;
	ld.shared.u16 	%r8, [%rd42+24];
	add.s32 	%r32, %r8, 1;
	st.shared.u16 	[%rd42+24], %r32;
	bar.sync 	0;
	ld.shared.u32 	%r9, [%rd6+28];
	ld.shared.u32 	%r10, [%rd6+24];
	add.s32 	%r59, %r9, %r10;
	ld.shared.u32 	%r11, [%rd6+32];
	add.s32 	%r60, %r59, %r11;
	ld.shared.u32 	%r12, [%rd6+36];
	add.s32 	%r61, %r60, %r12;
	ld.shared.u32 	%r13, [%rd6+40];
	add.s32 	%r62, %r61, %r13;
	ld.shared.u32 	%r14, [%rd6+44];
	add.s32 	%r63, %r62, %r14;
	ld.shared.u32 	%r15, [%rd6+48];
	add.s32 	%r64, %r63, %r15;
	ld.shared.u32 	%r16, [%rd6+52];
	add.s32 	%r65, %r64, %r16;
	ld.shared.u32 	%r66, [%rd6+56];
	add.s32 	%r38, %r65, %r66;
	mov.u32 	%r36, 1;
	mov.u32 	%r57, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r38, %r36, %r57;  @p add.u32 r0, r0, %r38;  mov.u32 %r34, r0;}
	// inline asm
	mov.u32 	%r41, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r34, %r41, %r57;  @p add.u32 r0, r0, %r34;  mov.u32 %r39, r0;}
	// inline asm
	mov.u32 	%r46, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r39, %r46, %r57;  @p add.u32 r0, r0, %r39;  mov.u32 %r44, r0;}
	// inline asm
	mov.u32 	%r51, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r44, %r51, %r57;  @p add.u32 r0, r0, %r44;  mov.u32 %r49, r0;}
	// inline asm
	mov.u32 	%r56, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r49, %r56, %r57;  @p add.u32 r0, r0, %r49;  mov.u32 %r54, r0;}
	// inline asm
	setp.ne.s32	%p6, %r33, 31;
	@%p6 bra 	BB21_6;

	st.shared.u32 	[%rd7], %r54;

BB21_6:
	sub.s32 	%r19, %r54, %r38;
	setp.lt.u32	%p1, %r6, 32;
	bar.sync 	0;
	ld.shared.u32 	%r67, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage+4];
	setp.lt.u32	%p7, %r4, 32;
	selp.b32	%r68, %r67, 0, %p7;
	add.s32 	%r69, %r68, %r19;
	ld.shared.v2.u32 	{%r70, %r71}, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage+8];
	add.s32 	%r73, %r70, %r67;
	setp.lt.u32	%p8, %r5, 32;
	selp.b32	%r74, %r73, 0, %p8;
	add.s32 	%r75, %r74, %r69;
	add.s32 	%r77, %r71, %r73;
	selp.b32	%r78, %r77, 0, %p1;
	add.s32 	%r79, %r78, %r75;
	ld.shared.u32 	%r80, [_ZN17cu_blockwise_sortIyE4sortEPyPjS2_y$__cuda_local_var_65427_70_non_const_temp_storage+16];
	add.s32 	%r81, %r80, %r77;
	shl.b32 	%r82, %r81, 16;
	add.s32 	%r83, %r82, %r79;
	add.s32 	%r84, %r10, %r83;
	add.s32 	%r85, %r84, %r9;
	add.s32 	%r86, %r85, %r11;
	add.s32 	%r87, %r86, %r12;
	add.s32 	%r88, %r87, %r13;
	add.s32 	%r89, %r88, %r14;
	add.s32 	%r90, %r89, %r15;
	add.s32 	%r91, %r90, %r16;
	st.shared.u32 	[%rd6+24], %r83;
	st.shared.u32 	[%rd6+28], %r84;
	st.shared.u32 	[%rd6+32], %r85;
	st.shared.u32 	[%rd6+36], %r86;
	st.shared.u32 	[%rd6+40], %r87;
	st.shared.u32 	[%rd6+44], %r88;
	st.shared.u32 	[%rd6+48], %r89;
	st.shared.u32 	[%rd6+52], %r90;
	st.shared.u32 	[%rd6+56], %r91;
	bar.sync 	0;
	ld.shared.u16 	%r92, [%rd9];
	add.s32 	%r20, %r92, %r8;
	bar.sync 	0;
	mul.wide.u32 	%rd43, %r20, 8;
	add.s64 	%rd45, %rd24, %rd43;
	st.shared.u64 	[%rd45], %rd51;
	bar.sync 	0;
	mul.wide.s32 	%rd46, %r2, 8;
	add.s64 	%rd48, %rd24, %rd46;
	ld.shared.u64 	%rd51, [%rd48];
	add.s32 	%r21, %r7, 4;
	setp.gt.s32	%p9, %r21, 63;
	@%p9 bra 	BB21_8;

	bar.sync 	0;
	mov.u32 	%r94, %r21;
	bra.uni 	BB21_4;

BB21_8:
	setp.lt.u32	%p2, %r2, %r3;
	bar.sync 	0;
	@!%p2 bra 	BB21_13;
	bra.uni 	BB21_9;

BB21_9:
	st.u64 	[%rd1], %rd51;
	bra.uni 	BB21_13;

BB21_10:
	setp.ne.s32	%p10, %r2, 0;
	@%p10 bra 	BB21_13;

	mul.wide.u32 	%rd49, %r1, 8;
	add.s64 	%rd11, %rd15, %rd49;
	add.s32 	%r93, %r1, 1;
	mul.wide.u32 	%rd50, %r93, 8;
	add.s64 	%rd12, %rd15, %rd50;
	ld.u64 	%rd13, [%rd12];
	ld.u64 	%rd14, [%rd11];
	setp.le.u64	%p11, %rd14, %rd13;
	@%p11 bra 	BB21_13;

	st.u64 	[%rd11], %rd13;
	st.u64 	[%rd12], %rd14;

BB21_13:
	ret;
}

.visible .entry cu_blockwise_argsort_uint32(
	.param .u64 cu_blockwise_argsort_uint32_param_0,
	.param .u64 cu_blockwise_argsort_uint32_param_1,
	.param .u64 cu_blockwise_argsort_uint32_param_2,
	.param .u64 cu_blockwise_argsort_uint32_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<111>;
	.reg .s64 	%rd<35>;


	ld.param.u64 	%rd9, [cu_blockwise_argsort_uint32_param_0];
	ld.param.u64 	%rd10, [cu_blockwise_argsort_uint32_param_1];
	ld.param.u64 	%rd11, [cu_blockwise_argsort_uint32_param_2];
	ld.param.u64 	%rd12, [cu_blockwise_argsort_uint32_param_3];
	cvta.to.global.u64 	%rd13, %rd10;
	mov.u32 	%r29, %ctaid.x;
	cvta.to.global.u64 	%rd14, %rd11;
	mul.wide.u32 	%rd15, %r29, 4;
	add.s64 	%rd16, %rd14, %rd15;
	cvta.to.global.u64 	%rd17, %rd12;
	add.s64 	%rd18, %rd17, %rd15;
	mov.u32 	%r1, %tid.x;
	ld.global.u32 	%r2, [%rd18];
	setp.lt.u32	%p3, %r1, %r2;
	ld.global.u32 	%r30, [%rd16];
	add.s32 	%r31, %r1, %r30;
	cvta.to.global.u64 	%rd19, %rd9;
	mul.wide.u32 	%rd20, %r31, 4;
	add.s64 	%rd1, %rd19, %rd20;
	add.s64 	%rd2, %rd13, %rd20;
	@%p3 bra 	BB22_2;

	mov.u32 	%r109, -1;
	mov.u32 	%r108, %r109;
	bra.uni 	BB22_3;

BB22_2:
	ld.global.u32 	%r109, [%rd1];
	ld.global.u32 	%r108, [%rd2];

BB22_3:
	bar.sync 	0;
	shr.s32 	%r35, %r1, 31;
	shr.u32 	%r36, %r35, 27;
	add.s32 	%r37, %r1, %r36;
	shr.s32 	%r38, %r37, 5;
	cvt.s64.s32	%rd3, %r1;
	mul.wide.s32 	%rd21, %r1, 4;
	mov.u64 	%rd22, _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage;
	add.s64 	%rd4, %rd22, %rd21;
	mul.wide.s32 	%rd23, %r1, 36;
	add.s64 	%rd5, %rd22, %rd23;
	mul.wide.s32 	%rd24, %r38, 4;
	add.s64 	%rd25, %rd22, %rd24;
	add.s64 	%rd6, %rd25, 4;
	add.s32 	%r7, %r1, -32;
	add.s32 	%r8, %r1, -64;
	add.s32 	%r9, %r1, -96;
	mov.u32 	%r34, 0;
	shl.b64 	%rd28, %rd3, 2;
	// inline asm
	mov.u32 %r50, %laneid;
	// inline asm
	mov.u32 	%r110, %r34;

BB22_4:
	mov.u32 	%r12, %r110;
	st.shared.u32 	[%rd4+24], %r34;
	st.shared.u32 	[%rd4+536], %r34;
	st.shared.u32 	[%rd4+1048], %r34;
	st.shared.u32 	[%rd4+1560], %r34;
	st.shared.u32 	[%rd4+2072], %r34;
	st.shared.u32 	[%rd4+2584], %r34;
	st.shared.u32 	[%rd4+3096], %r34;
	st.shared.u32 	[%rd4+3608], %r34;
	st.shared.u32 	[%rd4+4120], %r34;
	mov.u32 	%r44, 32;
	sub.s32 	%r45, %r44, %r12;
	mov.u32 	%r46, 4;
	min.s32 	%r42, %r45, %r46;
	// inline asm
	bfe.u32 %r39, %r109, %r12, %r42;
	// inline asm
	shr.u32 	%r47, %r39, 3;
	and.b32  	%r48, %r39, 7;
	mul.wide.u32 	%rd26, %r47, 2;
	mul.wide.u32 	%rd27, %r48, 512;
	add.s64 	%rd30, %rd22, %rd27;
	add.s64 	%rd31, %rd30, %rd28;
	add.s64 	%rd32, %rd31, %rd26;
	add.s64 	%rd7, %rd32, 24;
	ld.shared.u16 	%r13, [%rd32+24];
	add.s32 	%r49, %r13, 1;
	st.shared.u16 	[%rd32+24], %r49;
	bar.sync 	0;
	ld.shared.u32 	%r14, [%rd5+28];
	ld.shared.u32 	%r15, [%rd5+24];
	add.s32 	%r76, %r14, %r15;
	ld.shared.u32 	%r16, [%rd5+32];
	add.s32 	%r77, %r76, %r16;
	ld.shared.u32 	%r17, [%rd5+36];
	add.s32 	%r78, %r77, %r17;
	ld.shared.u32 	%r18, [%rd5+40];
	add.s32 	%r79, %r78, %r18;
	ld.shared.u32 	%r19, [%rd5+44];
	add.s32 	%r80, %r79, %r19;
	ld.shared.u32 	%r20, [%rd5+48];
	add.s32 	%r81, %r80, %r20;
	ld.shared.u32 	%r21, [%rd5+52];
	add.s32 	%r82, %r81, %r21;
	ld.shared.u32 	%r83, [%rd5+56];
	add.s32 	%r55, %r82, %r83;
	mov.u32 	%r53, 1;
	mov.u32 	%r74, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r55, %r53, %r74;  @p add.u32 r0, r0, %r55;  mov.u32 %r51, r0;}
	// inline asm
	mov.u32 	%r58, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r51, %r58, %r74;  @p add.u32 r0, r0, %r51;  mov.u32 %r56, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r56, %r46, %r74;  @p add.u32 r0, r0, %r56;  mov.u32 %r61, r0;}
	// inline asm
	mov.u32 	%r68, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r61, %r68, %r74;  @p add.u32 r0, r0, %r61;  mov.u32 %r66, r0;}
	// inline asm
	mov.u32 	%r73, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r66, %r73, %r74;  @p add.u32 r0, r0, %r66;  mov.u32 %r71, r0;}
	// inline asm
	setp.ne.s32	%p4, %r50, 31;
	@%p4 bra 	BB22_6;

	st.shared.u32 	[%rd6], %r71;

BB22_6:
	sub.s32 	%r24, %r71, %r55;
	setp.lt.u32	%p1, %r9, 32;
	bar.sync 	0;
	ld.shared.u32 	%r84, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+4];
	setp.lt.u32	%p5, %r7, 32;
	selp.b32	%r85, %r84, 0, %p5;
	add.s32 	%r86, %r85, %r24;
	ld.shared.u32 	%r87, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+8];
	add.s32 	%r88, %r87, %r84;
	setp.lt.u32	%p6, %r8, 32;
	selp.b32	%r89, %r88, 0, %p6;
	add.s32 	%r90, %r89, %r86;
	ld.shared.u32 	%r91, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+12];
	add.s32 	%r92, %r91, %r88;
	selp.b32	%r93, %r92, 0, %p1;
	add.s32 	%r94, %r93, %r90;
	ld.shared.u32 	%r95, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+16];
	add.s32 	%r96, %r95, %r92;
	shl.b32 	%r97, %r96, 16;
	add.s32 	%r98, %r97, %r94;
	add.s32 	%r99, %r15, %r98;
	add.s32 	%r100, %r99, %r14;
	add.s32 	%r101, %r100, %r16;
	add.s32 	%r102, %r101, %r17;
	add.s32 	%r103, %r102, %r18;
	add.s32 	%r104, %r103, %r19;
	add.s32 	%r105, %r104, %r20;
	add.s32 	%r106, %r105, %r21;
	st.shared.u32 	[%rd5+24], %r98;
	st.shared.u32 	[%rd5+28], %r99;
	st.shared.u32 	[%rd5+32], %r100;
	st.shared.u32 	[%rd5+36], %r101;
	st.shared.u32 	[%rd5+40], %r102;
	st.shared.u32 	[%rd5+44], %r103;
	st.shared.u32 	[%rd5+48], %r104;
	st.shared.u32 	[%rd5+52], %r105;
	st.shared.u32 	[%rd5+56], %r106;
	bar.sync 	0;
	ld.shared.u16 	%r107, [%rd7];
	add.s32 	%r25, %r107, %r13;
	bar.sync 	0;
	mul.wide.u32 	%rd33, %r25, 4;
	add.s64 	%rd8, %rd22, %rd33;
	st.shared.u32 	[%rd8], %r109;
	bar.sync 	0;
	ld.shared.u32 	%r109, [%rd4];
	bar.sync 	0;
	st.shared.u32 	[%rd8], %r108;
	bar.sync 	0;
	ld.shared.u32 	%r108, [%rd4];
	add.s32 	%r28, %r12, 4;
	setp.gt.s32	%p7, %r28, 31;
	@%p7 bra 	BB22_8;

	bar.sync 	0;
	mov.u32 	%r110, %r28;
	bra.uni 	BB22_4;

BB22_8:
	bar.sync 	0;
	@!%p3 bra 	BB22_10;
	bra.uni 	BB22_9;

BB22_9:
	st.global.u32 	[%rd1], %r109;
	st.global.u32 	[%rd2], %r108;

BB22_10:
	ret;
}

.visible .func _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j(
	.param .b64 _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_0,
	.param .b64 _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_1,
	.param .b64 _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_2,
	.param .b64 _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_3,
	.param .b32 _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_4
)
{
	.reg .pred 	%p<8>;
	.reg .s32 	%r<111>;
	.reg .s64 	%rd<31>;


	ld.param.u64 	%rd9, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_0];
	ld.param.u64 	%rd10, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_1];
	ld.param.u64 	%rd11, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_2];
	ld.param.u64 	%rd12, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_3];
	ld.param.u32 	%r109, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j_param_4];
	mov.u32 	%r30, %ctaid.x;
	mul.wide.u32 	%rd13, %r30, 4;
	add.s64 	%rd14, %rd11, %rd13;
	add.s64 	%rd15, %rd12, %rd13;
	mov.u32 	%r1, %tid.x;
	ld.u32 	%r2, [%rd15];
	setp.lt.u32	%p3, %r1, %r2;
	ld.u32 	%r31, [%rd14];
	add.s32 	%r32, %r1, %r31;
	mul.wide.u32 	%rd16, %r32, 4;
	add.s64 	%rd1, %rd9, %rd16;
	add.s64 	%rd2, %rd10, %rd16;
	@%p3 bra 	BB23_2;

	mov.u32 	%r108, -1;
	bra.uni 	BB23_3;

BB23_2:
	ld.u32 	%r109, [%rd1];
	ld.u32 	%r108, [%rd2];

BB23_3:
	bar.sync 	0;
	shr.s32 	%r35, %r1, 31;
	shr.u32 	%r36, %r35, 27;
	add.s32 	%r37, %r1, %r36;
	shr.s32 	%r38, %r37, 5;
	cvt.s64.s32	%rd3, %r1;
	mul.wide.s32 	%rd17, %r1, 4;
	mov.u64 	%rd18, _ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage;
	add.s64 	%rd4, %rd18, %rd17;
	mul.wide.s32 	%rd19, %r1, 36;
	add.s64 	%rd5, %rd18, %rd19;
	mul.wide.s32 	%rd20, %r38, 4;
	add.s64 	%rd21, %rd18, %rd20;
	add.s64 	%rd6, %rd21, 4;
	add.s32 	%r7, %r1, -32;
	add.s32 	%r8, %r1, -64;
	add.s32 	%r9, %r1, -96;
	mov.u32 	%r34, 0;
	shl.b64 	%rd24, %rd3, 2;
	// inline asm
	mov.u32 %r50, %laneid;
	// inline asm
	mov.u32 	%r110, %r34;

BB23_4:
	mov.u32 	%r12, %r110;
	st.shared.u32 	[%rd4+24], %r34;
	st.shared.u32 	[%rd4+536], %r34;
	st.shared.u32 	[%rd4+1048], %r34;
	st.shared.u32 	[%rd4+1560], %r34;
	st.shared.u32 	[%rd4+2072], %r34;
	st.shared.u32 	[%rd4+2584], %r34;
	st.shared.u32 	[%rd4+3096], %r34;
	st.shared.u32 	[%rd4+3608], %r34;
	st.shared.u32 	[%rd4+4120], %r34;
	mov.u32 	%r44, 32;
	sub.s32 	%r45, %r44, %r12;
	mov.u32 	%r46, 4;
	min.s32 	%r42, %r45, %r46;
	// inline asm
	bfe.u32 %r39, %r109, %r12, %r42;
	// inline asm
	shr.u32 	%r47, %r39, 3;
	and.b32  	%r48, %r39, 7;
	mul.wide.u32 	%rd22, %r47, 2;
	mul.wide.u32 	%rd23, %r48, 512;
	add.s64 	%rd26, %rd18, %rd23;
	add.s64 	%rd27, %rd26, %rd24;
	add.s64 	%rd28, %rd27, %rd22;
	add.s64 	%rd7, %rd28, 24;
	ld.shared.u16 	%r13, [%rd28+24];
	add.s32 	%r49, %r13, 1;
	st.shared.u16 	[%rd28+24], %r49;
	bar.sync 	0;
	ld.shared.u32 	%r14, [%rd5+28];
	ld.shared.u32 	%r15, [%rd5+24];
	add.s32 	%r76, %r14, %r15;
	ld.shared.u32 	%r16, [%rd5+32];
	add.s32 	%r77, %r76, %r16;
	ld.shared.u32 	%r17, [%rd5+36];
	add.s32 	%r78, %r77, %r17;
	ld.shared.u32 	%r18, [%rd5+40];
	add.s32 	%r79, %r78, %r18;
	ld.shared.u32 	%r19, [%rd5+44];
	add.s32 	%r80, %r79, %r19;
	ld.shared.u32 	%r20, [%rd5+48];
	add.s32 	%r81, %r80, %r20;
	ld.shared.u32 	%r21, [%rd5+52];
	add.s32 	%r82, %r81, %r21;
	ld.shared.u32 	%r83, [%rd5+56];
	add.s32 	%r55, %r82, %r83;
	mov.u32 	%r53, 1;
	mov.u32 	%r74, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r55, %r53, %r74;  @p add.u32 r0, r0, %r55;  mov.u32 %r51, r0;}
	// inline asm
	mov.u32 	%r58, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r51, %r58, %r74;  @p add.u32 r0, r0, %r51;  mov.u32 %r56, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r56, %r46, %r74;  @p add.u32 r0, r0, %r56;  mov.u32 %r61, r0;}
	// inline asm
	mov.u32 	%r68, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r61, %r68, %r74;  @p add.u32 r0, r0, %r61;  mov.u32 %r66, r0;}
	// inline asm
	mov.u32 	%r73, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r66, %r73, %r74;  @p add.u32 r0, r0, %r66;  mov.u32 %r71, r0;}
	// inline asm
	setp.ne.s32	%p4, %r50, 31;
	@%p4 bra 	BB23_6;

	st.shared.u32 	[%rd6], %r71;

BB23_6:
	sub.s32 	%r24, %r71, %r55;
	setp.lt.u32	%p1, %r9, 32;
	bar.sync 	0;
	ld.shared.u32 	%r84, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+4];
	setp.lt.u32	%p5, %r7, 32;
	selp.b32	%r85, %r84, 0, %p5;
	add.s32 	%r86, %r85, %r24;
	ld.shared.u32 	%r87, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+8];
	add.s32 	%r88, %r87, %r84;
	setp.lt.u32	%p6, %r8, 32;
	selp.b32	%r89, %r88, 0, %p6;
	add.s32 	%r90, %r89, %r86;
	ld.shared.u32 	%r91, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+12];
	add.s32 	%r92, %r91, %r88;
	selp.b32	%r93, %r92, 0, %p1;
	add.s32 	%r94, %r93, %r90;
	ld.shared.u32 	%r95, [_ZN17cu_blockwise_sortIjE7argsortEPjS1_S1_S1_j$__cuda_local_var_65471_70_non_const_temp_storage+16];
	add.s32 	%r96, %r95, %r92;
	shl.b32 	%r97, %r96, 16;
	add.s32 	%r98, %r97, %r94;
	add.s32 	%r99, %r15, %r98;
	add.s32 	%r100, %r99, %r14;
	add.s32 	%r101, %r100, %r16;
	add.s32 	%r102, %r101, %r17;
	add.s32 	%r103, %r102, %r18;
	add.s32 	%r104, %r103, %r19;
	add.s32 	%r105, %r104, %r20;
	add.s32 	%r106, %r105, %r21;
	st.shared.u32 	[%rd5+24], %r98;
	st.shared.u32 	[%rd5+28], %r99;
	st.shared.u32 	[%rd5+32], %r100;
	st.shared.u32 	[%rd5+36], %r101;
	st.shared.u32 	[%rd5+40], %r102;
	st.shared.u32 	[%rd5+44], %r103;
	st.shared.u32 	[%rd5+48], %r104;
	st.shared.u32 	[%rd5+52], %r105;
	st.shared.u32 	[%rd5+56], %r106;
	bar.sync 	0;
	ld.shared.u16 	%r107, [%rd7];
	add.s32 	%r25, %r107, %r13;
	bar.sync 	0;
	mul.wide.u32 	%rd29, %r25, 4;
	add.s64 	%rd8, %rd18, %rd29;
	st.shared.u32 	[%rd8], %r109;
	bar.sync 	0;
	ld.shared.u32 	%r109, [%rd4];
	bar.sync 	0;
	st.shared.u32 	[%rd8], %r108;
	bar.sync 	0;
	ld.shared.u32 	%r108, [%rd4];
	add.s32 	%r28, %r12, 4;
	setp.gt.s32	%p7, %r28, 31;
	@%p7 bra 	BB23_8;

	bar.sync 	0;
	mov.u32 	%r110, %r28;
	bra.uni 	BB23_4;

BB23_8:
	bar.sync 	0;
	@!%p3 bra 	BB23_10;
	bra.uni 	BB23_9;

BB23_9:
	st.u32 	[%rd1], %r109;
	st.u32 	[%rd2], %r108;

BB23_10:
	ret;
}

.visible .entry cu_blockwise_argsort_uint64(
	.param .u64 cu_blockwise_argsort_uint64_param_0,
	.param .u64 cu_blockwise_argsort_uint64_param_1,
	.param .u64 cu_blockwise_argsort_uint64_param_2,
	.param .u64 cu_blockwise_argsort_uint64_param_3
)
{
	.reg .pred 	%p<9>;
	.reg .s32 	%r<100>;
	.reg .s64 	%rd<56>;


	ld.param.u64 	%rd12, [cu_blockwise_argsort_uint64_param_0];
	ld.param.u64 	%rd13, [cu_blockwise_argsort_uint64_param_1];
	ld.param.u64 	%rd14, [cu_blockwise_argsort_uint64_param_2];
	ld.param.u64 	%rd15, [cu_blockwise_argsort_uint64_param_3];
	cvta.to.global.u64 	%rd16, %rd13;
	cvta.to.global.u64 	%rd17, %rd12;
	mov.u32 	%r25, %ctaid.x;
	cvta.to.global.u64 	%rd18, %rd14;
	mul.wide.u32 	%rd19, %r25, 4;
	add.s64 	%rd20, %rd18, %rd19;
	cvta.to.global.u64 	%rd21, %rd15;
	add.s64 	%rd22, %rd21, %rd19;
	mov.u32 	%r1, %tid.x;
	ld.global.u32 	%r2, [%rd22];
	setp.lt.u32	%p3, %r1, %r2;
	ld.global.u32 	%r26, [%rd20];
	add.s32 	%r27, %r1, %r26;
	mul.wide.u32 	%rd23, %r27, 8;
	add.s64 	%rd1, %rd17, %rd23;
	mul.wide.u32 	%rd24, %r27, 4;
	add.s64 	%rd2, %rd16, %rd24;
	@%p3 bra 	BB24_2;

	mov.u64 	%rd55, -1;
	mov.u32 	%r98, -1;
	bra.uni 	BB24_3;

BB24_2:
	ld.global.u64 	%rd55, [%rd1];
	ld.global.u32 	%r98, [%rd2];

BB24_3:
	bar.sync 	0;
	shr.s32 	%r30, %r1, 31;
	shr.u32 	%r31, %r30, 27;
	add.s32 	%r32, %r1, %r31;
	shr.s32 	%r33, %r32, 5;
	cvt.s64.s32	%rd5, %r1;
	mul.wide.s32 	%rd26, %r1, 4;
	mov.u64 	%rd27, _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage;
	add.s64 	%rd6, %rd27, %rd26;
	mul.wide.s32 	%rd28, %r1, 36;
	add.s64 	%rd7, %rd27, %rd28;
	mul.wide.s32 	%rd29, %r33, 4;
	add.s64 	%rd30, %rd27, %rd29;
	add.s64 	%rd8, %rd30, 4;
	add.s32 	%r5, %r1, -32;
	add.s32 	%r6, %r1, -64;
	add.s32 	%r7, %r1, -96;
	mov.u32 	%r29, 0;
	shl.b64 	%rd41, %rd5, 2;
	// inline asm
	mov.u32 %r38, %laneid;
	// inline asm
	mov.u32 	%r99, %r29;

BB24_4:
	mov.u32 	%r9, %r99;
	mov.u32 	%r34, 64;
	sub.s32 	%r35, %r34, %r9;
	setp.lt.s32	%p4, %r35, 4;
	st.shared.u32 	[%rd6+24], %r29;
	st.shared.u32 	[%rd6+536], %r29;
	st.shared.u32 	[%rd6+1048], %r29;
	st.shared.u32 	[%rd6+1560], %r29;
	st.shared.u32 	[%rd6+2072], %r29;
	st.shared.u32 	[%rd6+2584], %r29;
	st.shared.u32 	[%rd6+3096], %r29;
	st.shared.u32 	[%rd6+3608], %r29;
	st.shared.u32 	[%rd6+4120], %r29;
	mov.u64 	%rd31, 1;
	shl.b64 	%rd32, %rd31, %r35;
	add.s64 	%rd33, %rd32, 4294967295;
	selp.b64	%rd34, %rd33, 4294967311, %p4;
	shr.u64 	%rd35, %rd55, %r9;
	and.b64  	%rd36, %rd35, %rd34;
	and.b64  	%rd37, %rd36, 7;
	shr.u64 	%rd38, %rd36, 2;
	and.b64  	%rd39, %rd38, 1073741822;
	shl.b64 	%rd40, %rd37, 9;
	add.s64 	%rd43, %rd27, %rd40;
	add.s64 	%rd44, %rd43, %rd41;
	add.s64 	%rd45, %rd44, %rd39;
	add.s64 	%rd10, %rd45, 24;
	ld.shared.u16 	%r10, [%rd45+24];
	add.s32 	%r37, %r10, 1;
	st.shared.u16 	[%rd45+24], %r37;
	bar.sync 	0;
	ld.shared.u32 	%r11, [%rd7+28];
	ld.shared.u32 	%r12, [%rd7+24];
	add.s32 	%r64, %r11, %r12;
	ld.shared.u32 	%r13, [%rd7+32];
	add.s32 	%r65, %r64, %r13;
	ld.shared.u32 	%r14, [%rd7+36];
	add.s32 	%r66, %r65, %r14;
	ld.shared.u32 	%r15, [%rd7+40];
	add.s32 	%r67, %r66, %r15;
	ld.shared.u32 	%r16, [%rd7+44];
	add.s32 	%r68, %r67, %r16;
	ld.shared.u32 	%r17, [%rd7+48];
	add.s32 	%r69, %r68, %r17;
	ld.shared.u32 	%r18, [%rd7+52];
	add.s32 	%r70, %r69, %r18;
	ld.shared.u32 	%r71, [%rd7+56];
	add.s32 	%r43, %r70, %r71;
	mov.u32 	%r41, 1;
	mov.u32 	%r62, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r43, %r41, %r62;  @p add.u32 r0, r0, %r43;  mov.u32 %r39, r0;}
	// inline asm
	mov.u32 	%r46, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r39, %r46, %r62;  @p add.u32 r0, r0, %r39;  mov.u32 %r44, r0;}
	// inline asm
	mov.u32 	%r51, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r44, %r51, %r62;  @p add.u32 r0, r0, %r44;  mov.u32 %r49, r0;}
	// inline asm
	mov.u32 	%r56, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r49, %r56, %r62;  @p add.u32 r0, r0, %r49;  mov.u32 %r54, r0;}
	// inline asm
	mov.u32 	%r61, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r54, %r61, %r62;  @p add.u32 r0, r0, %r54;  mov.u32 %r59, r0;}
	// inline asm
	setp.ne.s32	%p5, %r38, 31;
	@%p5 bra 	BB24_6;

	st.shared.u32 	[%rd8], %r59;

BB24_6:
	sub.s32 	%r21, %r59, %r43;
	setp.lt.u32	%p1, %r7, 32;
	bar.sync 	0;
	ld.shared.u32 	%r72, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage+4];
	setp.lt.u32	%p6, %r5, 32;
	selp.b32	%r73, %r72, 0, %p6;
	add.s32 	%r74, %r73, %r21;
	ld.shared.v2.u32 	{%r75, %r76}, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage+8];
	add.s32 	%r78, %r75, %r72;
	setp.lt.u32	%p7, %r6, 32;
	selp.b32	%r79, %r78, 0, %p7;
	add.s32 	%r80, %r79, %r74;
	add.s32 	%r82, %r76, %r78;
	selp.b32	%r83, %r82, 0, %p1;
	add.s32 	%r84, %r83, %r80;
	ld.shared.u32 	%r85, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage+16];
	add.s32 	%r86, %r85, %r82;
	shl.b32 	%r87, %r86, 16;
	add.s32 	%r88, %r87, %r84;
	add.s32 	%r89, %r12, %r88;
	add.s32 	%r90, %r89, %r11;
	add.s32 	%r91, %r90, %r13;
	add.s32 	%r92, %r91, %r14;
	add.s32 	%r93, %r92, %r15;
	add.s32 	%r94, %r93, %r16;
	add.s32 	%r95, %r94, %r17;
	add.s32 	%r96, %r95, %r18;
	st.shared.u32 	[%rd7+24], %r88;
	st.shared.u32 	[%rd7+28], %r89;
	st.shared.u32 	[%rd7+32], %r90;
	st.shared.u32 	[%rd7+36], %r91;
	st.shared.u32 	[%rd7+40], %r92;
	st.shared.u32 	[%rd7+44], %r93;
	st.shared.u32 	[%rd7+48], %r94;
	st.shared.u32 	[%rd7+52], %r95;
	st.shared.u32 	[%rd7+56], %r96;
	bar.sync 	0;
	ld.shared.u16 	%r97, [%rd10];
	add.s32 	%r22, %r97, %r10;
	bar.sync 	0;
	mul.wide.u32 	%rd46, %r22, 8;
	add.s64 	%rd48, %rd27, %rd46;
	st.shared.u64 	[%rd48], %rd55;
	bar.sync 	0;
	mul.wide.s32 	%rd49, %r1, 8;
	add.s64 	%rd51, %rd27, %rd49;
	ld.shared.u64 	%rd55, [%rd51];
	bar.sync 	0;
	mul.wide.u32 	%rd52, %r22, 4;
	add.s64 	%rd54, %rd27, %rd52;
	st.shared.u32 	[%rd54], %r98;
	bar.sync 	0;
	ld.shared.u32 	%r98, [%rd6];
	add.s32 	%r24, %r9, 4;
	setp.gt.s32	%p8, %r24, 63;
	@%p8 bra 	BB24_8;

	bar.sync 	0;
	mov.u32 	%r99, %r24;
	bra.uni 	BB24_4;

BB24_8:
	bar.sync 	0;
	@!%p3 bra 	BB24_10;
	bra.uni 	BB24_9;

BB24_9:
	st.global.u64 	[%rd1], %rd55;
	st.global.u32 	[%rd2], %r98;

BB24_10:
	ret;
}

.visible .func _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y(
	.param .b64 _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_0,
	.param .b64 _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_1,
	.param .b64 _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_2,
	.param .b64 _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_3,
	.param .b64 _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_4
)
{
	.reg .pred 	%p<9>;
	.reg .s32 	%r<100>;
	.reg .s64 	%rd<52>;


	ld.param.u64 	%rd13, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_0];
	ld.param.u64 	%rd14, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_1];
	ld.param.u64 	%rd15, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_2];
	ld.param.u64 	%rd16, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_3];
	ld.param.u64 	%rd51, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y_param_4];
	mov.u32 	%r25, %ctaid.x;
	mul.wide.u32 	%rd17, %r25, 4;
	add.s64 	%rd18, %rd15, %rd17;
	add.s64 	%rd19, %rd16, %rd17;
	mov.u32 	%r1, %tid.x;
	ld.u32 	%r2, [%rd19];
	setp.lt.u32	%p3, %r1, %r2;
	ld.u32 	%r26, [%rd18];
	add.s32 	%r27, %r1, %r26;
	mul.wide.u32 	%rd20, %r27, 8;
	add.s64 	%rd1, %rd13, %rd20;
	mul.wide.u32 	%rd21, %r27, 4;
	add.s64 	%rd2, %rd14, %rd21;
	@%p3 bra 	BB25_2;

	mov.u32 	%r98, -1;
	bra.uni 	BB25_3;

BB25_2:
	ld.u64 	%rd51, [%rd1];
	ld.u32 	%r98, [%rd2];

BB25_3:
	bar.sync 	0;
	shr.s32 	%r30, %r1, 31;
	shr.u32 	%r31, %r30, 27;
	add.s32 	%r32, %r1, %r31;
	shr.s32 	%r33, %r32, 5;
	cvt.s64.s32	%rd5, %r1;
	mul.wide.s32 	%rd22, %r1, 4;
	mov.u64 	%rd23, _ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage;
	add.s64 	%rd6, %rd23, %rd22;
	mul.wide.s32 	%rd24, %r1, 36;
	add.s64 	%rd7, %rd23, %rd24;
	mul.wide.s32 	%rd25, %r33, 4;
	add.s64 	%rd26, %rd23, %rd25;
	add.s64 	%rd8, %rd26, 4;
	add.s32 	%r5, %r1, -32;
	add.s32 	%r6, %r1, -64;
	add.s32 	%r7, %r1, -96;
	mov.u32 	%r29, 0;
	shl.b64 	%rd37, %rd5, 2;
	// inline asm
	mov.u32 %r38, %laneid;
	// inline asm
	mov.u32 	%r99, %r29;

BB25_4:
	mov.u32 	%r9, %r99;
	mov.u32 	%r34, 64;
	sub.s32 	%r35, %r34, %r9;
	setp.lt.s32	%p4, %r35, 4;
	st.shared.u32 	[%rd6+24], %r29;
	st.shared.u32 	[%rd6+536], %r29;
	st.shared.u32 	[%rd6+1048], %r29;
	st.shared.u32 	[%rd6+1560], %r29;
	st.shared.u32 	[%rd6+2072], %r29;
	st.shared.u32 	[%rd6+2584], %r29;
	st.shared.u32 	[%rd6+3096], %r29;
	st.shared.u32 	[%rd6+3608], %r29;
	st.shared.u32 	[%rd6+4120], %r29;
	mov.u64 	%rd27, 1;
	shl.b64 	%rd28, %rd27, %r35;
	add.s64 	%rd29, %rd28, 4294967295;
	selp.b64	%rd30, %rd29, 4294967311, %p4;
	shr.u64 	%rd31, %rd51, %r9;
	and.b64  	%rd32, %rd31, %rd30;
	and.b64  	%rd33, %rd32, 7;
	shr.u64 	%rd34, %rd32, 2;
	and.b64  	%rd35, %rd34, 1073741822;
	shl.b64 	%rd36, %rd33, 9;
	add.s64 	%rd39, %rd23, %rd36;
	add.s64 	%rd40, %rd39, %rd37;
	add.s64 	%rd41, %rd40, %rd35;
	add.s64 	%rd10, %rd41, 24;
	ld.shared.u16 	%r10, [%rd41+24];
	add.s32 	%r37, %r10, 1;
	st.shared.u16 	[%rd41+24], %r37;
	bar.sync 	0;
	ld.shared.u32 	%r11, [%rd7+28];
	ld.shared.u32 	%r12, [%rd7+24];
	add.s32 	%r64, %r11, %r12;
	ld.shared.u32 	%r13, [%rd7+32];
	add.s32 	%r65, %r64, %r13;
	ld.shared.u32 	%r14, [%rd7+36];
	add.s32 	%r66, %r65, %r14;
	ld.shared.u32 	%r15, [%rd7+40];
	add.s32 	%r67, %r66, %r15;
	ld.shared.u32 	%r16, [%rd7+44];
	add.s32 	%r68, %r67, %r16;
	ld.shared.u32 	%r17, [%rd7+48];
	add.s32 	%r69, %r68, %r17;
	ld.shared.u32 	%r18, [%rd7+52];
	add.s32 	%r70, %r69, %r18;
	ld.shared.u32 	%r71, [%rd7+56];
	add.s32 	%r43, %r70, %r71;
	mov.u32 	%r41, 1;
	mov.u32 	%r62, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r43, %r41, %r62;  @p add.u32 r0, r0, %r43;  mov.u32 %r39, r0;}
	// inline asm
	mov.u32 	%r46, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r39, %r46, %r62;  @p add.u32 r0, r0, %r39;  mov.u32 %r44, r0;}
	// inline asm
	mov.u32 	%r51, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r44, %r51, %r62;  @p add.u32 r0, r0, %r44;  mov.u32 %r49, r0;}
	// inline asm
	mov.u32 	%r56, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r49, %r56, %r62;  @p add.u32 r0, r0, %r49;  mov.u32 %r54, r0;}
	// inline asm
	mov.u32 	%r61, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r54, %r61, %r62;  @p add.u32 r0, r0, %r54;  mov.u32 %r59, r0;}
	// inline asm
	setp.ne.s32	%p5, %r38, 31;
	@%p5 bra 	BB25_6;

	st.shared.u32 	[%rd8], %r59;

BB25_6:
	sub.s32 	%r21, %r59, %r43;
	setp.lt.u32	%p1, %r7, 32;
	bar.sync 	0;
	ld.shared.u32 	%r72, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage+4];
	setp.lt.u32	%p6, %r5, 32;
	selp.b32	%r73, %r72, 0, %p6;
	add.s32 	%r74, %r73, %r21;
	ld.shared.v2.u32 	{%r75, %r76}, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage+8];
	add.s32 	%r78, %r75, %r72;
	setp.lt.u32	%p7, %r6, 32;
	selp.b32	%r79, %r78, 0, %p7;
	add.s32 	%r80, %r79, %r74;
	add.s32 	%r82, %r76, %r78;
	selp.b32	%r83, %r82, 0, %p1;
	add.s32 	%r84, %r83, %r80;
	ld.shared.u32 	%r85, [_ZN17cu_blockwise_sortIyE7argsortEPyPjS2_S2_y$__cuda_local_var_65471_70_non_const_temp_storage+16];
	add.s32 	%r86, %r85, %r82;
	shl.b32 	%r87, %r86, 16;
	add.s32 	%r88, %r87, %r84;
	add.s32 	%r89, %r12, %r88;
	add.s32 	%r90, %r89, %r11;
	add.s32 	%r91, %r90, %r13;
	add.s32 	%r92, %r91, %r14;
	add.s32 	%r93, %r92, %r15;
	add.s32 	%r94, %r93, %r16;
	add.s32 	%r95, %r94, %r17;
	add.s32 	%r96, %r95, %r18;
	st.shared.u32 	[%rd7+24], %r88;
	st.shared.u32 	[%rd7+28], %r89;
	st.shared.u32 	[%rd7+32], %r90;
	st.shared.u32 	[%rd7+36], %r91;
	st.shared.u32 	[%rd7+40], %r92;
	st.shared.u32 	[%rd7+44], %r93;
	st.shared.u32 	[%rd7+48], %r94;
	st.shared.u32 	[%rd7+52], %r95;
	st.shared.u32 	[%rd7+56], %r96;
	bar.sync 	0;
	ld.shared.u16 	%r97, [%rd10];
	add.s32 	%r22, %r97, %r10;
	bar.sync 	0;
	mul.wide.u32 	%rd42, %r22, 8;
	add.s64 	%rd44, %rd23, %rd42;
	st.shared.u64 	[%rd44], %rd51;
	bar.sync 	0;
	mul.wide.s32 	%rd45, %r1, 8;
	add.s64 	%rd47, %rd23, %rd45;
	ld.shared.u64 	%rd51, [%rd47];
	bar.sync 	0;
	mul.wide.u32 	%rd48, %r22, 4;
	add.s64 	%rd50, %rd23, %rd48;
	st.shared.u32 	[%rd50], %r98;
	bar.sync 	0;
	ld.shared.u32 	%r98, [%rd6];
	add.s32 	%r24, %r9, 4;
	setp.gt.s32	%p8, %r24, 63;
	@%p8 bra 	BB25_8;

	bar.sync 	0;
	mov.u32 	%r99, %r24;
	bra.uni 	BB25_4;

BB25_8:
	bar.sync 	0;
	@!%p3 bra 	BB25_10;
	bra.uni 	BB25_9;

BB25_9:
	st.u64 	[%rd1], %rd51;
	st.u32 	[%rd2], %r98;

BB25_10:
	ret;
}

.visible .entry cu_singleblock_sort_uint32(
	.param .u64 cu_singleblock_sort_uint32_param_0,
	.param .u32 cu_singleblock_sort_uint32_param_1
)
{
	.local .align 4 .b8 	__local_depot26[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .s32 	%r<200>;
	.reg .s64 	%rd<63>;


	mov.u64 	%SPL, __local_depot26;
	ld.param.u64 	%rd19, [cu_singleblock_sort_uint32_param_0];
	ld.param.u32 	%r59, [cu_singleblock_sort_uint32_param_1];
	add.u64 	%rd20, %SPL, 0;
	mov.u32 	%r198, -1;
	st.local.u32 	[%rd20], %r198;
	st.local.u32 	[%rd20+4], %r198;
	st.local.u32 	[%rd20+8], %r198;
	st.local.u32 	[%rd20+12], %r198;
	cvta.to.global.u64 	%rd2, %rd19;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	setp.lt.u32	%p3, %r2, %r59;
	@%p3 bra 	BB26_2;

	mov.u32 	%r191, %r198;
	mov.u32 	%r190, %r198;
	mov.u32 	%r189, %r198;
	bra.uni 	BB26_5;

BB26_2:
	shl.b32 	%r66, %r1, 2;
	mul.wide.u32 	%rd22, %r66, 4;
	add.s64 	%rd61, %rd2, %rd22;
	add.s32 	%r187, %r66, 1;
	mov.u32 	%r188, 1;
	mov.u64 	%rd60, 0;

BB26_3:
	add.s64 	%rd23, %rd20, %rd60;
	ld.global.u32 	%r67, [%rd61];
	st.local.u32 	[%rd23], %r67;
	setp.lt.u32	%p4, %r187, %r59;
	setp.lt.u32	%p5, %r188, 4;
	and.pred  	%p6, %p5, %p4;
	add.s64 	%rd61, %rd61, 4;
	add.s64 	%rd60, %rd60, 4;
	add.s32 	%r188, %r188, 1;
	add.s32 	%r187, %r187, 1;
	@%p6 bra 	BB26_3;

	ld.local.u32 	%r198, [%rd20];
	ld.local.u32 	%r191, [%rd20+4];
	ld.local.u32 	%r190, [%rd20+8];
	ld.local.u32 	%r189, [%rd20+12];

BB26_5:
	mov.u32 	%r197, %r198;
	bar.sync 	0;
	shr.s32 	%r69, %r1, 31;
	shr.u32 	%r70, %r69, 27;
	add.s32 	%r71, %r1, %r70;
	shr.s32 	%r72, %r71, 5;
	mul.wide.s32 	%rd24, %r2, 4;
	mov.u64 	%rd25, _ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp;
	add.s64 	%rd8, %rd25, %rd24;
	cvt.s64.s32	%rd9, %r1;
	mul.wide.s32 	%rd26, %r1, 4;
	add.s64 	%rd10, %rd25, %rd26;
	mul.wide.s32 	%rd27, %r1, 36;
	add.s64 	%rd11, %rd25, %rd27;
	mul.wide.s32 	%rd28, %r72, 4;
	add.s64 	%rd29, %rd25, %rd28;
	add.s64 	%rd12, %rd29, 8;
	add.s32 	%r16, %r1, -32;
	add.s32 	%r17, %r1, -64;
	add.s32 	%r18, %r1, -96;
	add.s32 	%r19, %r1, -128;
	add.s32 	%r20, %r1, -160;
	add.s32 	%r21, %r1, -192;
	add.s32 	%r22, %r1, -224;
	mov.u32 	%r68, 0;
	shl.b64 	%rd34, %rd9, 2;
	// inline asm
	mov.u32 %r105, %laneid;
	// inline asm
	mov.u32 	%r192, %r68;

BB26_6:
	mov.u32 	%r27, %r192;
	st.shared.u32 	[%rd10+44], %r68;
	st.shared.u32 	[%rd10+1068], %r68;
	st.shared.u32 	[%rd10+2092], %r68;
	st.shared.u32 	[%rd10+3116], %r68;
	st.shared.u32 	[%rd10+4140], %r68;
	st.shared.u32 	[%rd10+5164], %r68;
	st.shared.u32 	[%rd10+6188], %r68;
	st.shared.u32 	[%rd10+7212], %r68;
	st.shared.u32 	[%rd10+8236], %r68;
	mov.u32 	%r90, 32;
	sub.s32 	%r91, %r90, %r27;
	mov.u32 	%r92, 4;
	min.s32 	%r88, %r91, %r92;
	// inline asm
	bfe.u32 %r73, %r197, %r27, %r88;
	// inline asm
	shr.u32 	%r93, %r73, 3;
	and.b32  	%r94, %r73, 7;
	mul.wide.u32 	%rd30, %r94, 1024;
	add.s64 	%rd32, %rd25, 44;
	add.s64 	%rd33, %rd32, %rd30;
	add.s64 	%rd35, %rd33, %rd34;
	mul.wide.u32 	%rd36, %r93, 2;
	add.s64 	%rd13, %rd35, %rd36;
	ld.shared.u16 	%r28, [%rd13];
	add.s32 	%r95, %r28, 1;
	st.shared.u16 	[%rd13], %r95;
	// inline asm
	bfe.u32 %r77, %r191, %r27, %r88;
	// inline asm
	shr.u32 	%r96, %r77, 3;
	and.b32  	%r97, %r77, 7;
	mul.wide.u32 	%rd37, %r97, 1024;
	add.s64 	%rd38, %rd32, %rd37;
	add.s64 	%rd39, %rd38, %rd34;
	mul.wide.u32 	%rd40, %r96, 2;
	add.s64 	%rd14, %rd39, %rd40;
	ld.shared.u16 	%r29, [%rd14];
	add.s32 	%r98, %r29, 1;
	st.shared.u16 	[%rd14], %r98;
	// inline asm
	bfe.u32 %r81, %r190, %r27, %r88;
	// inline asm
	shr.u32 	%r99, %r81, 3;
	and.b32  	%r100, %r81, 7;
	mul.wide.u32 	%rd41, %r100, 1024;
	add.s64 	%rd42, %rd32, %rd41;
	add.s64 	%rd43, %rd42, %rd34;
	mul.wide.u32 	%rd44, %r99, 2;
	add.s64 	%rd15, %rd43, %rd44;
	ld.shared.u16 	%r30, [%rd15];
	add.s32 	%r101, %r30, 1;
	st.shared.u16 	[%rd15], %r101;
	// inline asm
	bfe.u32 %r85, %r189, %r27, %r88;
	// inline asm
	shr.u32 	%r102, %r85, 3;
	and.b32  	%r103, %r85, 7;
	mul.wide.u32 	%rd45, %r103, 1024;
	add.s64 	%rd46, %rd32, %rd45;
	add.s64 	%rd47, %rd46, %rd34;
	mul.wide.u32 	%rd48, %r102, 2;
	add.s64 	%rd16, %rd47, %rd48;
	ld.shared.u16 	%r31, [%rd16];
	add.s32 	%r104, %r31, 1;
	st.shared.u16 	[%rd16], %r104;
	bar.sync 	0;
	ld.shared.u32 	%r32, [%rd11+48];
	ld.shared.u32 	%r33, [%rd11+44];
	add.s32 	%r131, %r32, %r33;
	ld.shared.u32 	%r34, [%rd11+52];
	add.s32 	%r132, %r131, %r34;
	ld.shared.u32 	%r35, [%rd11+56];
	add.s32 	%r133, %r132, %r35;
	ld.shared.u32 	%r36, [%rd11+60];
	add.s32 	%r134, %r133, %r36;
	ld.shared.u32 	%r37, [%rd11+64];
	add.s32 	%r135, %r134, %r37;
	ld.shared.u32 	%r38, [%rd11+68];
	add.s32 	%r136, %r135, %r38;
	ld.shared.u32 	%r39, [%rd11+72];
	add.s32 	%r137, %r136, %r39;
	ld.shared.u32 	%r138, [%rd11+76];
	add.s32 	%r110, %r137, %r138;
	mov.u32 	%r108, 1;
	mov.u32 	%r129, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r110, %r108, %r129;  @p add.u32 r0, r0, %r110;  mov.u32 %r106, r0;}
	// inline asm
	mov.u32 	%r113, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r106, %r113, %r129;  @p add.u32 r0, r0, %r106;  mov.u32 %r111, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r111, %r92, %r129;  @p add.u32 r0, r0, %r111;  mov.u32 %r116, r0;}
	// inline asm
	mov.u32 	%r123, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r116, %r123, %r129;  @p add.u32 r0, r0, %r116;  mov.u32 %r121, r0;}
	// inline asm
	mov.u32 	%r128, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r121, %r128, %r129;  @p add.u32 r0, r0, %r121;  mov.u32 %r126, r0;}
	// inline asm
	setp.ne.s32	%p7, %r105, 31;
	@%p7 bra 	BB26_8;

	st.shared.u32 	[%rd12], %r126;

BB26_8:
	sub.s32 	%r42, %r126, %r110;
	setp.lt.u32	%p1, %r22, 32;
	bar.sync 	0;
	ld.shared.u32 	%r139, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+8];
	setp.lt.u32	%p8, %r16, 32;
	selp.b32	%r140, %r139, 0, %p8;
	add.s32 	%r141, %r140, %r42;
	ld.shared.u32 	%r142, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+12];
	add.s32 	%r143, %r142, %r139;
	setp.lt.u32	%p9, %r17, 32;
	selp.b32	%r144, %r143, 0, %p9;
	add.s32 	%r145, %r144, %r141;
	ld.shared.u32 	%r146, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+16];
	add.s32 	%r147, %r146, %r143;
	setp.lt.u32	%p10, %r18, 32;
	selp.b32	%r148, %r147, 0, %p10;
	add.s32 	%r149, %r148, %r145;
	ld.shared.u32 	%r150, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+20];
	add.s32 	%r151, %r150, %r147;
	setp.lt.u32	%p11, %r19, 32;
	selp.b32	%r152, %r151, 0, %p11;
	add.s32 	%r153, %r152, %r149;
	ld.shared.u32 	%r154, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+24];
	add.s32 	%r155, %r154, %r151;
	setp.lt.u32	%p12, %r20, 32;
	selp.b32	%r156, %r155, 0, %p12;
	add.s32 	%r157, %r156, %r153;
	ld.shared.u32 	%r158, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+28];
	add.s32 	%r159, %r158, %r155;
	setp.lt.u32	%p13, %r21, 32;
	selp.b32	%r160, %r159, 0, %p13;
	add.s32 	%r161, %r160, %r157;
	ld.shared.u32 	%r162, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+32];
	add.s32 	%r163, %r162, %r159;
	selp.b32	%r164, %r163, 0, %p1;
	add.s32 	%r165, %r164, %r161;
	ld.shared.u32 	%r166, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+36];
	add.s32 	%r167, %r166, %r163;
	shl.b32 	%r168, %r167, 16;
	add.s32 	%r169, %r168, %r165;
	add.s32 	%r170, %r33, %r169;
	add.s32 	%r171, %r170, %r32;
	add.s32 	%r172, %r171, %r34;
	add.s32 	%r173, %r172, %r35;
	add.s32 	%r174, %r173, %r36;
	add.s32 	%r175, %r174, %r37;
	add.s32 	%r176, %r175, %r38;
	add.s32 	%r177, %r176, %r39;
	st.shared.u32 	[%rd11+44], %r169;
	st.shared.u32 	[%rd11+48], %r170;
	st.shared.u32 	[%rd11+52], %r171;
	st.shared.u32 	[%rd11+56], %r172;
	st.shared.u32 	[%rd11+60], %r173;
	st.shared.u32 	[%rd11+64], %r174;
	st.shared.u32 	[%rd11+68], %r175;
	st.shared.u32 	[%rd11+72], %r176;
	st.shared.u32 	[%rd11+76], %r177;
	bar.sync 	0;
	ld.shared.u16 	%r178, [%rd13];
	add.s32 	%r43, %r178, %r28;
	ld.shared.u16 	%r179, [%rd14];
	add.s32 	%r44, %r179, %r29;
	ld.shared.u16 	%r180, [%rd15];
	add.s32 	%r45, %r180, %r30;
	ld.shared.u16 	%r181, [%rd16];
	add.s32 	%r46, %r181, %r31;
	bar.sync 	0;
	mul.wide.s32 	%rd49, %r43, 4;
	add.s64 	%rd51, %rd25, %rd49;
	st.shared.u32 	[%rd51], %r197;
	mul.wide.s32 	%rd52, %r44, 4;
	add.s64 	%rd53, %rd25, %rd52;
	st.shared.u32 	[%rd53], %r191;
	mul.wide.s32 	%rd54, %r45, 4;
	add.s64 	%rd55, %rd25, %rd54;
	st.shared.u32 	[%rd55], %r190;
	mul.wide.s32 	%rd56, %r46, 4;
	add.s64 	%rd57, %rd25, %rd56;
	st.shared.u32 	[%rd57], %r189;
	bar.sync 	0;
	ld.shared.u32 	%r196, [%rd8];
	ld.shared.u32 	%r191, [%rd8+4];
	ld.shared.u32 	%r190, [%rd8+8];
	ld.shared.u32 	%r189, [%rd8+12];
	add.s32 	%r51, %r27, 4;
	setp.gt.s32	%p14, %r51, 31;
	@%p14 bra 	BB26_10;

	bar.sync 	0;
	mov.u32 	%r192, %r51;
	mov.u32 	%r197, %r196;
	bra.uni 	BB26_6;

BB26_10:
	st.local.u32 	[%rd20+12], %r189;
	st.local.u32 	[%rd20+8], %r190;
	st.local.u32 	[%rd20+4], %r191;
	st.local.u32 	[%rd20], %r196;
	bar.sync 	0;
	@!%p3 bra 	BB26_13;
	bra.uni 	BB26_11;

BB26_11:
	mov.u32 	%r199, 1;
	mov.u32 	%r185, %tid.x;
	shl.b32 	%r193, %r185, 2;

BB26_12:
	mov.u32 	%r54, %r196;
	mov.u64 	%rd17, %rd20;
	mul.wide.u32 	%rd58, %r193, 4;
	add.s64 	%rd59, %rd2, %rd58;
	st.global.u32 	[%rd59], %r54;
	add.s32 	%r193, %r193, 1;
	setp.lt.u32	%p15, %r193, %r59;
	setp.lt.u32	%p16, %r199, 4;
	and.pred  	%p17, %p16, %p15;
	@%p17 bra 	BB26_14;

BB26_13:
	ret;

BB26_14:
	add.s64 	%rd20, %rd17, 4;
	ld.local.u32 	%r196, [%rd17+4];
	add.s32 	%r199, %r199, 1;
	bra.uni 	BB26_12;
}

.visible .func _ZN19cu_singleblock_sortIjE4sortEPjjj(
	.param .b64 _ZN19cu_singleblock_sortIjE4sortEPjjj_param_0,
	.param .b32 _ZN19cu_singleblock_sortIjE4sortEPjjj_param_1,
	.param .b32 _ZN19cu_singleblock_sortIjE4sortEPjjj_param_2
)
{
	.local .align 4 .b8 	__local_depot27[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .s32 	%r<203>;
	.reg .s64 	%rd<62>;


	mov.u64 	%SPL, __local_depot27;
	ld.param.u64 	%rd18, [_ZN19cu_singleblock_sortIjE4sortEPjjj_param_0];
	ld.param.u32 	%r59, [_ZN19cu_singleblock_sortIjE4sortEPjjj_param_1];
	ld.param.u32 	%r201, [_ZN19cu_singleblock_sortIjE4sortEPjjj_param_2];
	add.u64 	%rd19, %SPL, 0;
	st.local.u32 	[%rd19], %r201;
	st.local.u32 	[%rd19+4], %r201;
	st.local.u32 	[%rd19+8], %r201;
	st.local.u32 	[%rd19+12], %r201;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r184, %r1, 2;
	setp.ge.u32	%p3, %r184, %r59;
	mov.u32 	%r198, %r201;
	mov.u32 	%r199, %r201;
	mov.u32 	%r200, %r201;
	@%p3 bra 	BB27_4;

	shl.b32 	%r62, %r1, 2;
	mul.wide.u32 	%rd21, %r62, 4;
	add.s64 	%rd60, %rd18, %rd21;
	add.s32 	%r181, %r62, 1;
	mov.u32 	%r182, 1;
	mov.u64 	%rd59, 0;

BB27_2:
	add.s64 	%rd22, %rd19, %rd59;
	ld.u32 	%r63, [%rd60];
	st.local.u32 	[%rd22], %r63;
	setp.lt.u32	%p4, %r181, %r59;
	setp.lt.u32	%p5, %r182, 4;
	and.pred  	%p6, %p5, %p4;
	add.s64 	%rd60, %rd60, 4;
	add.s64 	%rd59, %rd59, 4;
	add.s32 	%r182, %r182, 1;
	add.s32 	%r181, %r181, 1;
	@%p6 bra 	BB27_2;

	ld.local.u32 	%r198, [%rd19];
	ld.local.u32 	%r199, [%rd19+4];
	ld.local.u32 	%r200, [%rd19+8];
	ld.local.u32 	%r201, [%rd19+12];

BB27_4:
	mov.u32 	%r194, %r198;
	mov.u32 	%r195, %r199;
	mov.u32 	%r196, %r200;
	mov.u32 	%r197, %r201;
	bar.sync 	0;
	shr.s32 	%r65, %r1, 31;
	shr.u32 	%r66, %r65, 27;
	add.s32 	%r67, %r1, %r66;
	shr.s32 	%r68, %r67, 5;
	mul.wide.s32 	%rd23, %r184, 4;
	mov.u64 	%rd24, _ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp;
	add.s64 	%rd7, %rd24, %rd23;
	cvt.s64.s32	%rd8, %r1;
	mul.wide.s32 	%rd25, %r1, 4;
	add.s64 	%rd9, %rd24, %rd25;
	mul.wide.s32 	%rd26, %r1, 36;
	add.s64 	%rd10, %rd24, %rd26;
	mul.wide.s32 	%rd27, %r68, 4;
	add.s64 	%rd28, %rd24, %rd27;
	add.s64 	%rd11, %rd28, 8;
	add.s32 	%r16, %r1, -32;
	add.s32 	%r17, %r1, -64;
	add.s32 	%r18, %r1, -96;
	add.s32 	%r19, %r1, -128;
	add.s32 	%r20, %r1, -160;
	add.s32 	%r21, %r1, -192;
	add.s32 	%r22, %r1, -224;
	mov.u32 	%r64, 0;
	shl.b64 	%rd33, %rd8, 2;
	// inline asm
	mov.u32 %r101, %laneid;
	// inline asm
	mov.u32 	%r183, %r64;

BB27_5:
	mov.u32 	%r27, %r183;
	st.shared.u32 	[%rd9+44], %r64;
	st.shared.u32 	[%rd9+1068], %r64;
	st.shared.u32 	[%rd9+2092], %r64;
	st.shared.u32 	[%rd9+3116], %r64;
	st.shared.u32 	[%rd9+4140], %r64;
	st.shared.u32 	[%rd9+5164], %r64;
	st.shared.u32 	[%rd9+6188], %r64;
	st.shared.u32 	[%rd9+7212], %r64;
	st.shared.u32 	[%rd9+8236], %r64;
	mov.u32 	%r86, 32;
	sub.s32 	%r87, %r86, %r27;
	mov.u32 	%r88, 4;
	min.s32 	%r84, %r87, %r88;
	// inline asm
	bfe.u32 %r69, %r194, %r27, %r84;
	// inline asm
	shr.u32 	%r89, %r69, 3;
	and.b32  	%r90, %r69, 7;
	mul.wide.u32 	%rd29, %r90, 1024;
	add.s64 	%rd31, %rd24, 44;
	add.s64 	%rd32, %rd31, %rd29;
	add.s64 	%rd34, %rd32, %rd33;
	mul.wide.u32 	%rd35, %r89, 2;
	add.s64 	%rd12, %rd34, %rd35;
	ld.shared.u16 	%r28, [%rd12];
	add.s32 	%r91, %r28, 1;
	st.shared.u16 	[%rd12], %r91;
	// inline asm
	bfe.u32 %r73, %r195, %r27, %r84;
	// inline asm
	shr.u32 	%r92, %r73, 3;
	and.b32  	%r93, %r73, 7;
	mul.wide.u32 	%rd36, %r93, 1024;
	add.s64 	%rd37, %rd31, %rd36;
	add.s64 	%rd38, %rd37, %rd33;
	mul.wide.u32 	%rd39, %r92, 2;
	add.s64 	%rd13, %rd38, %rd39;
	ld.shared.u16 	%r29, [%rd13];
	add.s32 	%r94, %r29, 1;
	st.shared.u16 	[%rd13], %r94;
	// inline asm
	bfe.u32 %r77, %r196, %r27, %r84;
	// inline asm
	shr.u32 	%r95, %r77, 3;
	and.b32  	%r96, %r77, 7;
	mul.wide.u32 	%rd40, %r96, 1024;
	add.s64 	%rd41, %rd31, %rd40;
	add.s64 	%rd42, %rd41, %rd33;
	mul.wide.u32 	%rd43, %r95, 2;
	add.s64 	%rd14, %rd42, %rd43;
	ld.shared.u16 	%r30, [%rd14];
	add.s32 	%r97, %r30, 1;
	st.shared.u16 	[%rd14], %r97;
	// inline asm
	bfe.u32 %r81, %r197, %r27, %r84;
	// inline asm
	shr.u32 	%r98, %r81, 3;
	and.b32  	%r99, %r81, 7;
	mul.wide.u32 	%rd44, %r99, 1024;
	add.s64 	%rd45, %rd31, %rd44;
	add.s64 	%rd46, %rd45, %rd33;
	mul.wide.u32 	%rd47, %r98, 2;
	add.s64 	%rd15, %rd46, %rd47;
	ld.shared.u16 	%r31, [%rd15];
	add.s32 	%r100, %r31, 1;
	st.shared.u16 	[%rd15], %r100;
	bar.sync 	0;
	ld.shared.u32 	%r32, [%rd10+48];
	ld.shared.u32 	%r33, [%rd10+44];
	add.s32 	%r127, %r32, %r33;
	ld.shared.u32 	%r34, [%rd10+52];
	add.s32 	%r128, %r127, %r34;
	ld.shared.u32 	%r35, [%rd10+56];
	add.s32 	%r129, %r128, %r35;
	ld.shared.u32 	%r36, [%rd10+60];
	add.s32 	%r130, %r129, %r36;
	ld.shared.u32 	%r37, [%rd10+64];
	add.s32 	%r131, %r130, %r37;
	ld.shared.u32 	%r38, [%rd10+68];
	add.s32 	%r132, %r131, %r38;
	ld.shared.u32 	%r39, [%rd10+72];
	add.s32 	%r133, %r132, %r39;
	ld.shared.u32 	%r134, [%rd10+76];
	add.s32 	%r106, %r133, %r134;
	mov.u32 	%r104, 1;
	mov.u32 	%r125, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r106, %r104, %r125;  @p add.u32 r0, r0, %r106;  mov.u32 %r102, r0;}
	// inline asm
	mov.u32 	%r109, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r102, %r109, %r125;  @p add.u32 r0, r0, %r102;  mov.u32 %r107, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r107, %r88, %r125;  @p add.u32 r0, r0, %r107;  mov.u32 %r112, r0;}
	// inline asm
	mov.u32 	%r119, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r112, %r119, %r125;  @p add.u32 r0, r0, %r112;  mov.u32 %r117, r0;}
	// inline asm
	mov.u32 	%r124, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r117, %r124, %r125;  @p add.u32 r0, r0, %r117;  mov.u32 %r122, r0;}
	// inline asm
	setp.ne.s32	%p7, %r101, 31;
	@%p7 bra 	BB27_7;

	st.shared.u32 	[%rd11], %r122;

BB27_7:
	sub.s32 	%r42, %r122, %r106;
	setp.lt.u32	%p1, %r22, 32;
	bar.sync 	0;
	ld.shared.u32 	%r135, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+8];
	setp.lt.u32	%p8, %r16, 32;
	selp.b32	%r136, %r135, 0, %p8;
	add.s32 	%r137, %r136, %r42;
	ld.shared.u32 	%r138, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+12];
	add.s32 	%r139, %r138, %r135;
	setp.lt.u32	%p9, %r17, 32;
	selp.b32	%r140, %r139, 0, %p9;
	add.s32 	%r141, %r140, %r137;
	ld.shared.u32 	%r142, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+16];
	add.s32 	%r143, %r142, %r139;
	setp.lt.u32	%p10, %r18, 32;
	selp.b32	%r144, %r143, 0, %p10;
	add.s32 	%r145, %r144, %r141;
	ld.shared.u32 	%r146, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+20];
	add.s32 	%r147, %r146, %r143;
	setp.lt.u32	%p11, %r19, 32;
	selp.b32	%r148, %r147, 0, %p11;
	add.s32 	%r149, %r148, %r145;
	ld.shared.u32 	%r150, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+24];
	add.s32 	%r151, %r150, %r147;
	setp.lt.u32	%p12, %r20, 32;
	selp.b32	%r152, %r151, 0, %p12;
	add.s32 	%r153, %r152, %r149;
	ld.shared.u32 	%r154, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+28];
	add.s32 	%r155, %r154, %r151;
	setp.lt.u32	%p13, %r21, 32;
	selp.b32	%r156, %r155, 0, %p13;
	add.s32 	%r157, %r156, %r153;
	ld.shared.u32 	%r158, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+32];
	add.s32 	%r159, %r158, %r155;
	selp.b32	%r160, %r159, 0, %p1;
	add.s32 	%r161, %r160, %r157;
	ld.shared.u32 	%r162, [_ZN19cu_singleblock_sortIjE4sortEPjjj$__cuda_local_var_65558_11_non_const_temp+36];
	add.s32 	%r163, %r162, %r159;
	shl.b32 	%r164, %r163, 16;
	add.s32 	%r165, %r164, %r161;
	add.s32 	%r166, %r33, %r165;
	add.s32 	%r167, %r166, %r32;
	add.s32 	%r168, %r167, %r34;
	add.s32 	%r169, %r168, %r35;
	add.s32 	%r170, %r169, %r36;
	add.s32 	%r171, %r170, %r37;
	add.s32 	%r172, %r171, %r38;
	add.s32 	%r173, %r172, %r39;
	st.shared.u32 	[%rd10+44], %r165;
	st.shared.u32 	[%rd10+48], %r166;
	st.shared.u32 	[%rd10+52], %r167;
	st.shared.u32 	[%rd10+56], %r168;
	st.shared.u32 	[%rd10+60], %r169;
	st.shared.u32 	[%rd10+64], %r170;
	st.shared.u32 	[%rd10+68], %r171;
	st.shared.u32 	[%rd10+72], %r172;
	st.shared.u32 	[%rd10+76], %r173;
	bar.sync 	0;
	ld.shared.u16 	%r174, [%rd12];
	add.s32 	%r43, %r174, %r28;
	ld.shared.u16 	%r175, [%rd13];
	add.s32 	%r44, %r175, %r29;
	ld.shared.u16 	%r176, [%rd14];
	add.s32 	%r45, %r176, %r30;
	ld.shared.u16 	%r177, [%rd15];
	add.s32 	%r46, %r177, %r31;
	bar.sync 	0;
	mul.wide.s32 	%rd48, %r43, 4;
	add.s64 	%rd50, %rd24, %rd48;
	st.shared.u32 	[%rd50], %r194;
	mul.wide.s32 	%rd51, %r44, 4;
	add.s64 	%rd52, %rd24, %rd51;
	st.shared.u32 	[%rd52], %r195;
	mul.wide.s32 	%rd53, %r45, 4;
	add.s64 	%rd54, %rd24, %rd53;
	st.shared.u32 	[%rd54], %r196;
	mul.wide.s32 	%rd55, %r46, 4;
	add.s64 	%rd56, %rd24, %rd55;
	st.shared.u32 	[%rd56], %r197;
	bar.sync 	0;
	ld.shared.u32 	%r193, [%rd7];
	ld.shared.u32 	%r195, [%rd7+4];
	ld.shared.u32 	%r196, [%rd7+8];
	ld.shared.u32 	%r197, [%rd7+12];
	add.s32 	%r51, %r27, 4;
	setp.gt.s32	%p14, %r51, 31;
	@%p14 bra 	BB27_9;

	bar.sync 	0;
	mov.u32 	%r183, %r51;
	mov.u32 	%r194, %r193;
	bra.uni 	BB27_5;

BB27_9:
	setp.lt.u32	%p2, %r184, %r59;
	st.local.u32 	[%rd19+12], %r197;
	st.local.u32 	[%rd19+8], %r196;
	st.local.u32 	[%rd19+4], %r195;
	st.local.u32 	[%rd19], %r193;
	bar.sync 	0;
	@!%p2 bra 	BB27_12;
	bra.uni 	BB27_10;

BB27_10:
	mov.u32 	%r202, 1;

BB27_11:
	mov.u32 	%r54, %r193;
	mov.u64 	%rd16, %rd19;
	mul.wide.u32 	%rd57, %r184, 4;
	add.s64 	%rd58, %rd18, %rd57;
	st.u32 	[%rd58], %r54;
	add.s32 	%r184, %r184, 1;
	setp.lt.u32	%p15, %r184, %r59;
	setp.lt.u32	%p16, %r202, 4;
	and.pred  	%p17, %p16, %p15;
	@%p17 bra 	BB27_13;

BB27_12:
	ret;

BB27_13:
	add.s64 	%rd19, %rd16, 4;
	ld.local.u32 	%r193, [%rd16+4];
	add.s32 	%r202, %r202, 1;
	bra.uni 	BB27_11;
}

.visible .entry cu_singleblock_sort_uint64(
	.param .u64 cu_singleblock_sort_uint64_param_0,
	.param .u32 cu_singleblock_sort_uint64_param_1
)
{
	.local .align 8 .b8 	__local_depot28[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<19>;
	.reg .s32 	%r<151>;
	.reg .s64 	%rd<119>;


	mov.u64 	%SPL, __local_depot28;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd38, [cu_singleblock_sort_uint64_param_0];
	ld.param.u32 	%r41, [cu_singleblock_sort_uint64_param_1];
	cvta.to.global.u64 	%rd1, %rd38;
	add.u64 	%rd39, %SPL, 0;
	mov.u64 	%rd118, -1;
	st.local.u64 	[%rd39], %rd118;
	st.local.u64 	[%rd39+8], %rd118;
	st.local.u64 	[%rd39+16], %rd118;
	st.local.u64 	[%rd39+24], %rd118;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	setp.lt.u32	%p3, %r2, %r41;
	mov.u64 	%rd108, %rd39;
	@%p3 bra 	BB28_2;

	mov.u64 	%rd112, %rd118;
	mov.u64 	%rd111, %rd118;
	mov.u64 	%rd110, %rd118;
	bra.uni 	BB28_5;

BB28_2:
	shl.b32 	%r43, %r1, 2;
	mul.wide.u32 	%rd45, %r43, 8;
	add.s64 	%rd109, %rd1, %rd45;
	add.s32 	%r146, %r43, 1;
	mov.u32 	%r147, 1;

BB28_3:
	ld.global.u64 	%rd46, [%rd109];
	st.local.u64 	[%rd108], %rd46;
	setp.lt.u32	%p4, %r146, %r41;
	setp.lt.u32	%p5, %r147, 4;
	and.pred  	%p6, %p5, %p4;
	add.s64 	%rd109, %rd109, 8;
	add.s64 	%rd108, %rd108, 8;
	add.s32 	%r147, %r147, 1;
	add.s32 	%r146, %r146, 1;
	@%p6 bra 	BB28_3;

	ld.local.u64 	%rd118, [%rd39];
	ld.local.u64 	%rd112, [%rd39+8];
	ld.local.u64 	%rd111, [%rd39+16];
	ld.local.u64 	%rd110, [%rd39+24];

BB28_5:
	mov.u64 	%rd117, %rd118;
	bar.sync 	0;
	shr.s32 	%r45, %r1, 31;
	shr.u32 	%r46, %r45, 27;
	add.s32 	%r47, %r1, %r46;
	shr.s32 	%r48, %r47, 5;
	cvt.s64.s32	%rd17, %r1;
	mul.wide.s32 	%rd47, %r1, 4;
	mul.wide.s32 	%rd48, %r2, 8;
	mov.u64 	%rd49, _ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp;
	add.s64 	%rd18, %rd49, %rd48;
	add.s64 	%rd19, %rd49, %rd47;
	mul.wide.s32 	%rd50, %r1, 36;
	add.s64 	%rd20, %rd49, %rd50;
	mul.wide.s32 	%rd51, %r48, 4;
	add.s64 	%rd52, %rd49, %rd51;
	add.s64 	%rd21, %rd52, 8;
	add.s32 	%r8, %r1, -32;
	add.s32 	%r9, %r1, -64;
	add.s32 	%r10, %r1, -96;
	add.s32 	%r11, %r1, -128;
	add.s32 	%r12, %r1, -160;
	add.s32 	%r13, %r1, -192;
	add.s32 	%r14, %r1, -224;
	mov.u32 	%r44, 0;
	shl.b64 	%rd64, %rd17, 2;
	// inline asm
	mov.u32 %r56, %laneid;
	// inline asm
	mov.u32 	%r148, %r44;

BB28_6:
	mov.u32 	%r15, %r148;
	mov.u32 	%r49, 64;
	sub.s32 	%r50, %r49, %r15;
	setp.lt.s32	%p7, %r50, 4;
	st.shared.u32 	[%rd19+44], %r44;
	st.shared.u32 	[%rd19+1068], %r44;
	st.shared.u32 	[%rd19+2092], %r44;
	st.shared.u32 	[%rd19+3116], %r44;
	st.shared.u32 	[%rd19+4140], %r44;
	st.shared.u32 	[%rd19+5164], %r44;
	st.shared.u32 	[%rd19+6188], %r44;
	st.shared.u32 	[%rd19+7212], %r44;
	st.shared.u32 	[%rd19+8236], %r44;
	mov.u64 	%rd53, 1;
	shl.b64 	%rd54, %rd53, %r50;
	add.s64 	%rd55, %rd54, 4294967295;
	selp.b64	%rd56, %rd55, 4294967311, %p7;
	shr.u64 	%rd57, %rd117, %r15;
	and.b64  	%rd58, %rd57, %rd56;
	and.b64  	%rd59, %rd58, 7;
	shl.b64 	%rd60, %rd59, 10;
	add.s64 	%rd62, %rd49, 44;
	add.s64 	%rd63, %rd62, %rd60;
	add.s64 	%rd65, %rd63, %rd64;
	shr.u64 	%rd66, %rd58, 2;
	and.b64  	%rd67, %rd66, 1073741822;
	add.s64 	%rd26, %rd65, %rd67;
	ld.shared.u16 	%r16, [%rd26];
	add.s32 	%r52, %r16, 1;
	st.shared.u16 	[%rd26], %r52;
	shr.u64 	%rd68, %rd112, %r15;
	and.b64  	%rd69, %rd68, %rd56;
	and.b64  	%rd70, %rd69, 7;
	shl.b64 	%rd71, %rd70, 10;
	add.s64 	%rd72, %rd62, %rd71;
	add.s64 	%rd73, %rd72, %rd64;
	shr.u64 	%rd74, %rd69, 2;
	and.b64  	%rd75, %rd74, 1073741822;
	add.s64 	%rd27, %rd73, %rd75;
	ld.shared.u16 	%r17, [%rd27];
	add.s32 	%r53, %r17, 1;
	st.shared.u16 	[%rd27], %r53;
	shr.u64 	%rd76, %rd111, %r15;
	and.b64  	%rd77, %rd76, %rd56;
	and.b64  	%rd78, %rd77, 7;
	shl.b64 	%rd79, %rd78, 10;
	add.s64 	%rd80, %rd62, %rd79;
	add.s64 	%rd81, %rd80, %rd64;
	shr.u64 	%rd82, %rd77, 2;
	and.b64  	%rd83, %rd82, 1073741822;
	add.s64 	%rd28, %rd81, %rd83;
	ld.shared.u16 	%r18, [%rd28];
	add.s32 	%r54, %r18, 1;
	st.shared.u16 	[%rd28], %r54;
	shr.u64 	%rd84, %rd110, %r15;
	and.b64  	%rd85, %rd84, %rd56;
	and.b64  	%rd86, %rd85, 7;
	shl.b64 	%rd87, %rd86, 10;
	add.s64 	%rd88, %rd62, %rd87;
	add.s64 	%rd89, %rd88, %rd64;
	shr.u64 	%rd90, %rd85, 2;
	and.b64  	%rd91, %rd90, 1073741822;
	add.s64 	%rd29, %rd89, %rd91;
	ld.shared.u16 	%r19, [%rd29];
	add.s32 	%r55, %r19, 1;
	st.shared.u16 	[%rd29], %r55;
	bar.sync 	0;
	ld.shared.u32 	%r20, [%rd20+48];
	ld.shared.u32 	%r21, [%rd20+44];
	add.s32 	%r82, %r20, %r21;
	ld.shared.u32 	%r22, [%rd20+52];
	add.s32 	%r83, %r82, %r22;
	ld.shared.u32 	%r23, [%rd20+56];
	add.s32 	%r84, %r83, %r23;
	ld.shared.u32 	%r24, [%rd20+60];
	add.s32 	%r85, %r84, %r24;
	ld.shared.u32 	%r25, [%rd20+64];
	add.s32 	%r86, %r85, %r25;
	ld.shared.u32 	%r26, [%rd20+68];
	add.s32 	%r87, %r86, %r26;
	ld.shared.u32 	%r27, [%rd20+72];
	add.s32 	%r88, %r87, %r27;
	ld.shared.u32 	%r89, [%rd20+76];
	add.s32 	%r61, %r88, %r89;
	mov.u32 	%r59, 1;
	mov.u32 	%r80, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r61, %r59, %r80;  @p add.u32 r0, r0, %r61;  mov.u32 %r57, r0;}
	// inline asm
	mov.u32 	%r64, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r57, %r64, %r80;  @p add.u32 r0, r0, %r57;  mov.u32 %r62, r0;}
	// inline asm
	mov.u32 	%r69, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r62, %r69, %r80;  @p add.u32 r0, r0, %r62;  mov.u32 %r67, r0;}
	// inline asm
	mov.u32 	%r74, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r67, %r74, %r80;  @p add.u32 r0, r0, %r67;  mov.u32 %r72, r0;}
	// inline asm
	mov.u32 	%r79, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r72, %r79, %r80;  @p add.u32 r0, r0, %r72;  mov.u32 %r77, r0;}
	// inline asm
	setp.ne.s32	%p8, %r56, 31;
	@%p8 bra 	BB28_8;

	st.shared.u32 	[%rd21], %r77;

BB28_8:
	sub.s32 	%r30, %r77, %r61;
	setp.lt.u32	%p1, %r14, 32;
	bar.sync 	0;
	setp.lt.u32	%p9, %r8, 32;
	ld.shared.v2.u32 	{%r90, %r91}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+8];
	selp.b32	%r93, %r90, 0, %p9;
	add.s32 	%r94, %r93, %r30;
	add.s32 	%r96, %r91, %r90;
	setp.lt.u32	%p10, %r9, 32;
	selp.b32	%r97, %r96, 0, %p10;
	add.s32 	%r98, %r97, %r94;
	ld.shared.v2.u32 	{%r99, %r100}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+16];
	add.s32 	%r102, %r99, %r96;
	setp.lt.u32	%p11, %r10, 32;
	selp.b32	%r103, %r102, 0, %p11;
	add.s32 	%r104, %r103, %r98;
	add.s32 	%r106, %r100, %r102;
	setp.lt.u32	%p12, %r11, 32;
	selp.b32	%r107, %r106, 0, %p12;
	add.s32 	%r108, %r107, %r104;
	ld.shared.v2.u32 	{%r109, %r110}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+24];
	add.s32 	%r112, %r109, %r106;
	setp.lt.u32	%p13, %r12, 32;
	selp.b32	%r113, %r112, 0, %p13;
	add.s32 	%r114, %r113, %r108;
	add.s32 	%r116, %r110, %r112;
	setp.lt.u32	%p14, %r13, 32;
	selp.b32	%r117, %r116, 0, %p14;
	add.s32 	%r118, %r117, %r114;
	ld.shared.v2.u32 	{%r119, %r120}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+32];
	add.s32 	%r122, %r119, %r116;
	selp.b32	%r123, %r122, 0, %p1;
	add.s32 	%r124, %r123, %r118;
	add.s32 	%r126, %r120, %r122;
	shl.b32 	%r127, %r126, 16;
	add.s32 	%r128, %r127, %r124;
	add.s32 	%r129, %r21, %r128;
	add.s32 	%r130, %r129, %r20;
	add.s32 	%r131, %r130, %r22;
	add.s32 	%r132, %r131, %r23;
	add.s32 	%r133, %r132, %r24;
	add.s32 	%r134, %r133, %r25;
	add.s32 	%r135, %r134, %r26;
	add.s32 	%r136, %r135, %r27;
	st.shared.u32 	[%rd20+44], %r128;
	st.shared.u32 	[%rd20+48], %r129;
	st.shared.u32 	[%rd20+52], %r130;
	st.shared.u32 	[%rd20+56], %r131;
	st.shared.u32 	[%rd20+60], %r132;
	st.shared.u32 	[%rd20+64], %r133;
	st.shared.u32 	[%rd20+68], %r134;
	st.shared.u32 	[%rd20+72], %r135;
	st.shared.u32 	[%rd20+76], %r136;
	bar.sync 	0;
	ld.shared.u16 	%r137, [%rd26];
	add.s32 	%r31, %r137, %r16;
	ld.shared.u16 	%r138, [%rd27];
	add.s32 	%r32, %r138, %r17;
	ld.shared.u16 	%r139, [%rd28];
	add.s32 	%r33, %r139, %r18;
	ld.shared.u16 	%r140, [%rd29];
	add.s32 	%r34, %r140, %r19;
	bar.sync 	0;
	mul.wide.s32 	%rd92, %r31, 8;
	add.s64 	%rd94, %rd49, %rd92;
	st.shared.u64 	[%rd94], %rd117;
	mul.wide.s32 	%rd95, %r32, 8;
	add.s64 	%rd96, %rd49, %rd95;
	st.shared.u64 	[%rd96], %rd112;
	mul.wide.s32 	%rd97, %r33, 8;
	add.s64 	%rd98, %rd49, %rd97;
	st.shared.u64 	[%rd98], %rd111;
	mul.wide.s32 	%rd99, %r34, 8;
	add.s64 	%rd100, %rd49, %rd99;
	st.shared.u64 	[%rd100], %rd110;
	bar.sync 	0;
	ld.shared.u64 	%rd116, [%rd18];
	ld.shared.u64 	%rd112, [%rd18+8];
	ld.shared.u64 	%rd111, [%rd18+16];
	ld.shared.u64 	%rd110, [%rd18+24];
	add.s32 	%r35, %r15, 4;
	setp.gt.s32	%p15, %r35, 63;
	@%p15 bra 	BB28_10;

	bar.sync 	0;
	mov.u32 	%r148, %r35;
	mov.u64 	%rd117, %rd116;
	bra.uni 	BB28_6;

BB28_10:
	add.u64 	%rd104, %SP, 0;
	cvta.to.local.u64 	%rd103, %rd104;
	st.local.u64 	[%rd103+24], %rd110;
	st.local.u64 	[%rd103+16], %rd111;
	st.local.u64 	[%rd103+8], %rd112;
	st.local.u64 	[%rd103], %rd116;
	bar.sync 	0;
	@!%p3 bra 	BB28_13;
	bra.uni 	BB28_11;

BB28_11:
	mov.u32 	%r150, 1;
	mov.u32 	%r144, %tid.x;
	shl.b32 	%r149, %r144, 2;
	add.u64 	%rd107, %SP, 0;
	cvta.to.local.u64 	%rd106, %rd107;
	mov.u64 	%rd113, %rd106;

BB28_12:
	mov.u64 	%rd35, %rd116;
	mov.u64 	%rd34, %rd113;
	mul.wide.u32 	%rd101, %r149, 8;
	add.s64 	%rd102, %rd1, %rd101;
	st.global.u64 	[%rd102], %rd35;
	add.s32 	%r149, %r149, 1;
	setp.lt.u32	%p16, %r149, %r41;
	setp.lt.u32	%p17, %r150, 4;
	and.pred  	%p18, %p17, %p16;
	@%p18 bra 	BB28_14;

BB28_13:
	ret;

BB28_14:
	add.s64 	%rd113, %rd34, 8;
	ld.local.u64 	%rd116, [%rd34+8];
	add.s32 	%r150, %r150, 1;
	bra.uni 	BB28_12;
}

.visible .func _ZN19cu_singleblock_sortIyE4sortEPyjy(
	.param .b64 _ZN19cu_singleblock_sortIyE4sortEPyjy_param_0,
	.param .b32 _ZN19cu_singleblock_sortIyE4sortEPyjy_param_1,
	.param .b64 _ZN19cu_singleblock_sortIyE4sortEPyjy_param_2
)
{
	.local .align 8 .b8 	__local_depot29[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<19>;
	.reg .s32 	%r<149>;
	.reg .s64 	%rd<123>;


	mov.u64 	%SPL, __local_depot29;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd37, [_ZN19cu_singleblock_sortIyE4sortEPyjy_param_0];
	ld.param.u32 	%r41, [_ZN19cu_singleblock_sortIyE4sortEPyjy_param_1];
	ld.param.u64 	%rd122, [_ZN19cu_singleblock_sortIyE4sortEPyjy_param_2];
	add.u64 	%rd39, %SPL, 0;
	st.local.u64 	[%rd39], %rd122;
	st.local.u64 	[%rd39+8], %rd122;
	st.local.u64 	[%rd39+16], %rd122;
	st.local.u64 	[%rd39+24], %rd122;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r147, %r1, 2;
	setp.ge.u32	%p3, %r147, %r41;
	mov.u64 	%rd103, %rd39;
	mov.u64 	%rd119, %rd122;
	mov.u64 	%rd120, %rd122;
	mov.u64 	%rd121, %rd122;
	@%p3 bra 	BB29_4;

	shl.b32 	%r43, %r1, 2;
	mul.wide.u32 	%rd40, %r43, 8;
	add.s64 	%rd104, %rd37, %rd40;
	add.s32 	%r144, %r43, 1;
	mov.u32 	%r145, 1;

BB29_2:
	ld.u64 	%rd41, [%rd104];
	st.local.u64 	[%rd103], %rd41;
	setp.lt.u32	%p4, %r144, %r41;
	setp.lt.u32	%p5, %r145, 4;
	and.pred  	%p6, %p5, %p4;
	add.s64 	%rd104, %rd104, 8;
	add.s64 	%rd103, %rd103, 8;
	add.s32 	%r145, %r145, 1;
	add.s32 	%r144, %r144, 1;
	@%p6 bra 	BB29_2;

	ld.local.u64 	%rd119, [%rd39];
	ld.local.u64 	%rd120, [%rd39+8];
	ld.local.u64 	%rd121, [%rd39+16];
	ld.local.u64 	%rd122, [%rd39+24];

BB29_4:
	mov.u64 	%rd115, %rd119;
	mov.u64 	%rd116, %rd120;
	mov.u64 	%rd117, %rd121;
	mov.u64 	%rd118, %rd122;
	bar.sync 	0;
	shr.s32 	%r45, %r1, 31;
	shr.u32 	%r46, %r45, 27;
	add.s32 	%r47, %r1, %r46;
	shr.s32 	%r48, %r47, 5;
	cvt.s64.s32	%rd16, %r1;
	mul.wide.s32 	%rd42, %r1, 4;
	mul.wide.s32 	%rd43, %r147, 8;
	mov.u64 	%rd44, _ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp;
	add.s64 	%rd17, %rd44, %rd43;
	add.s64 	%rd18, %rd44, %rd42;
	mul.wide.s32 	%rd45, %r1, 36;
	add.s64 	%rd19, %rd44, %rd45;
	mul.wide.s32 	%rd46, %r48, 4;
	add.s64 	%rd47, %rd44, %rd46;
	add.s64 	%rd20, %rd47, 8;
	add.s32 	%r8, %r1, -32;
	add.s32 	%r9, %r1, -64;
	add.s32 	%r10, %r1, -96;
	add.s32 	%r11, %r1, -128;
	add.s32 	%r12, %r1, -160;
	add.s32 	%r13, %r1, -192;
	add.s32 	%r14, %r1, -224;
	mov.u32 	%r44, 0;
	shl.b64 	%rd59, %rd16, 2;
	// inline asm
	mov.u32 %r56, %laneid;
	// inline asm
	mov.u32 	%r146, %r44;

BB29_5:
	mov.u32 	%r15, %r146;
	mov.u32 	%r49, 64;
	sub.s32 	%r50, %r49, %r15;
	setp.lt.s32	%p7, %r50, 4;
	st.shared.u32 	[%rd18+44], %r44;
	st.shared.u32 	[%rd18+1068], %r44;
	st.shared.u32 	[%rd18+2092], %r44;
	st.shared.u32 	[%rd18+3116], %r44;
	st.shared.u32 	[%rd18+4140], %r44;
	st.shared.u32 	[%rd18+5164], %r44;
	st.shared.u32 	[%rd18+6188], %r44;
	st.shared.u32 	[%rd18+7212], %r44;
	st.shared.u32 	[%rd18+8236], %r44;
	mov.u64 	%rd48, 1;
	shl.b64 	%rd49, %rd48, %r50;
	add.s64 	%rd50, %rd49, 4294967295;
	selp.b64	%rd51, %rd50, 4294967311, %p7;
	shr.u64 	%rd52, %rd115, %r15;
	and.b64  	%rd53, %rd52, %rd51;
	and.b64  	%rd54, %rd53, 7;
	shl.b64 	%rd55, %rd54, 10;
	add.s64 	%rd57, %rd44, 44;
	add.s64 	%rd58, %rd57, %rd55;
	add.s64 	%rd60, %rd58, %rd59;
	shr.u64 	%rd61, %rd53, 2;
	and.b64  	%rd62, %rd61, 1073741822;
	add.s64 	%rd25, %rd60, %rd62;
	ld.shared.u16 	%r16, [%rd25];
	add.s32 	%r52, %r16, 1;
	st.shared.u16 	[%rd25], %r52;
	shr.u64 	%rd63, %rd116, %r15;
	and.b64  	%rd64, %rd63, %rd51;
	and.b64  	%rd65, %rd64, 7;
	shl.b64 	%rd66, %rd65, 10;
	add.s64 	%rd67, %rd57, %rd66;
	add.s64 	%rd68, %rd67, %rd59;
	shr.u64 	%rd69, %rd64, 2;
	and.b64  	%rd70, %rd69, 1073741822;
	add.s64 	%rd26, %rd68, %rd70;
	ld.shared.u16 	%r17, [%rd26];
	add.s32 	%r53, %r17, 1;
	st.shared.u16 	[%rd26], %r53;
	shr.u64 	%rd71, %rd117, %r15;
	and.b64  	%rd72, %rd71, %rd51;
	and.b64  	%rd73, %rd72, 7;
	shl.b64 	%rd74, %rd73, 10;
	add.s64 	%rd75, %rd57, %rd74;
	add.s64 	%rd76, %rd75, %rd59;
	shr.u64 	%rd77, %rd72, 2;
	and.b64  	%rd78, %rd77, 1073741822;
	add.s64 	%rd27, %rd76, %rd78;
	ld.shared.u16 	%r18, [%rd27];
	add.s32 	%r54, %r18, 1;
	st.shared.u16 	[%rd27], %r54;
	shr.u64 	%rd79, %rd118, %r15;
	and.b64  	%rd80, %rd79, %rd51;
	and.b64  	%rd81, %rd80, 7;
	shl.b64 	%rd82, %rd81, 10;
	add.s64 	%rd83, %rd57, %rd82;
	add.s64 	%rd84, %rd83, %rd59;
	shr.u64 	%rd85, %rd80, 2;
	and.b64  	%rd86, %rd85, 1073741822;
	add.s64 	%rd28, %rd84, %rd86;
	ld.shared.u16 	%r19, [%rd28];
	add.s32 	%r55, %r19, 1;
	st.shared.u16 	[%rd28], %r55;
	bar.sync 	0;
	ld.shared.u32 	%r20, [%rd19+48];
	ld.shared.u32 	%r21, [%rd19+44];
	add.s32 	%r82, %r20, %r21;
	ld.shared.u32 	%r22, [%rd19+52];
	add.s32 	%r83, %r82, %r22;
	ld.shared.u32 	%r23, [%rd19+56];
	add.s32 	%r84, %r83, %r23;
	ld.shared.u32 	%r24, [%rd19+60];
	add.s32 	%r85, %r84, %r24;
	ld.shared.u32 	%r25, [%rd19+64];
	add.s32 	%r86, %r85, %r25;
	ld.shared.u32 	%r26, [%rd19+68];
	add.s32 	%r87, %r86, %r26;
	ld.shared.u32 	%r27, [%rd19+72];
	add.s32 	%r88, %r87, %r27;
	ld.shared.u32 	%r89, [%rd19+76];
	add.s32 	%r61, %r88, %r89;
	mov.u32 	%r59, 1;
	mov.u32 	%r80, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r61, %r59, %r80;  @p add.u32 r0, r0, %r61;  mov.u32 %r57, r0;}
	// inline asm
	mov.u32 	%r64, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r57, %r64, %r80;  @p add.u32 r0, r0, %r57;  mov.u32 %r62, r0;}
	// inline asm
	mov.u32 	%r69, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r62, %r69, %r80;  @p add.u32 r0, r0, %r62;  mov.u32 %r67, r0;}
	// inline asm
	mov.u32 	%r74, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r67, %r74, %r80;  @p add.u32 r0, r0, %r67;  mov.u32 %r72, r0;}
	// inline asm
	mov.u32 	%r79, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r72, %r79, %r80;  @p add.u32 r0, r0, %r72;  mov.u32 %r77, r0;}
	// inline asm
	setp.ne.s32	%p8, %r56, 31;
	@%p8 bra 	BB29_7;

	st.shared.u32 	[%rd20], %r77;

BB29_7:
	sub.s32 	%r30, %r77, %r61;
	setp.lt.u32	%p1, %r14, 32;
	bar.sync 	0;
	setp.lt.u32	%p9, %r8, 32;
	ld.shared.v2.u32 	{%r90, %r91}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+8];
	selp.b32	%r93, %r90, 0, %p9;
	add.s32 	%r94, %r93, %r30;
	add.s32 	%r96, %r91, %r90;
	setp.lt.u32	%p10, %r9, 32;
	selp.b32	%r97, %r96, 0, %p10;
	add.s32 	%r98, %r97, %r94;
	ld.shared.v2.u32 	{%r99, %r100}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+16];
	add.s32 	%r102, %r99, %r96;
	setp.lt.u32	%p11, %r10, 32;
	selp.b32	%r103, %r102, 0, %p11;
	add.s32 	%r104, %r103, %r98;
	add.s32 	%r106, %r100, %r102;
	setp.lt.u32	%p12, %r11, 32;
	selp.b32	%r107, %r106, 0, %p12;
	add.s32 	%r108, %r107, %r104;
	ld.shared.v2.u32 	{%r109, %r110}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+24];
	add.s32 	%r112, %r109, %r106;
	setp.lt.u32	%p13, %r12, 32;
	selp.b32	%r113, %r112, 0, %p13;
	add.s32 	%r114, %r113, %r108;
	add.s32 	%r116, %r110, %r112;
	setp.lt.u32	%p14, %r13, 32;
	selp.b32	%r117, %r116, 0, %p14;
	add.s32 	%r118, %r117, %r114;
	ld.shared.v2.u32 	{%r119, %r120}, [_ZN19cu_singleblock_sortIyE4sortEPyjy$__cuda_local_var_65558_11_non_const_temp+32];
	add.s32 	%r122, %r119, %r116;
	selp.b32	%r123, %r122, 0, %p1;
	add.s32 	%r124, %r123, %r118;
	add.s32 	%r126, %r120, %r122;
	shl.b32 	%r127, %r126, 16;
	add.s32 	%r128, %r127, %r124;
	add.s32 	%r129, %r21, %r128;
	add.s32 	%r130, %r129, %r20;
	add.s32 	%r131, %r130, %r22;
	add.s32 	%r132, %r131, %r23;
	add.s32 	%r133, %r132, %r24;
	add.s32 	%r134, %r133, %r25;
	add.s32 	%r135, %r134, %r26;
	add.s32 	%r136, %r135, %r27;
	st.shared.u32 	[%rd19+44], %r128;
	st.shared.u32 	[%rd19+48], %r129;
	st.shared.u32 	[%rd19+52], %r130;
	st.shared.u32 	[%rd19+56], %r131;
	st.shared.u32 	[%rd19+60], %r132;
	st.shared.u32 	[%rd19+64], %r133;
	st.shared.u32 	[%rd19+68], %r134;
	st.shared.u32 	[%rd19+72], %r135;
	st.shared.u32 	[%rd19+76], %r136;
	bar.sync 	0;
	ld.shared.u16 	%r137, [%rd25];
	add.s32 	%r31, %r137, %r16;
	ld.shared.u16 	%r138, [%rd26];
	add.s32 	%r32, %r138, %r17;
	ld.shared.u16 	%r139, [%rd27];
	add.s32 	%r33, %r139, %r18;
	ld.shared.u16 	%r140, [%rd28];
	add.s32 	%r34, %r140, %r19;
	bar.sync 	0;
	mul.wide.s32 	%rd87, %r31, 8;
	add.s64 	%rd89, %rd44, %rd87;
	st.shared.u64 	[%rd89], %rd115;
	mul.wide.s32 	%rd90, %r32, 8;
	add.s64 	%rd91, %rd44, %rd90;
	st.shared.u64 	[%rd91], %rd116;
	mul.wide.s32 	%rd92, %r33, 8;
	add.s64 	%rd93, %rd44, %rd92;
	st.shared.u64 	[%rd93], %rd117;
	mul.wide.s32 	%rd94, %r34, 8;
	add.s64 	%rd95, %rd44, %rd94;
	st.shared.u64 	[%rd95], %rd118;
	bar.sync 	0;
	ld.shared.u64 	%rd114, [%rd17];
	ld.shared.u64 	%rd116, [%rd17+8];
	ld.shared.u64 	%rd117, [%rd17+16];
	ld.shared.u64 	%rd118, [%rd17+24];
	add.s32 	%r35, %r15, 4;
	setp.gt.s32	%p15, %r35, 63;
	@%p15 bra 	BB29_9;

	bar.sync 	0;
	mov.u32 	%r146, %r35;
	mov.u64 	%rd115, %rd114;
	bra.uni 	BB29_5;

BB29_9:
	add.u64 	%rd99, %SP, 0;
	cvta.to.local.u64 	%rd98, %rd99;
	setp.lt.u32	%p2, %r147, %r41;
	st.local.u64 	[%rd98+24], %rd118;
	st.local.u64 	[%rd98+16], %rd117;
	st.local.u64 	[%rd98+8], %rd116;
	st.local.u64 	[%rd98], %rd114;
	bar.sync 	0;
	@!%p2 bra 	BB29_12;
	bra.uni 	BB29_10;

BB29_10:
	mov.u32 	%r148, 1;
	add.u64 	%rd102, %SP, 0;
	cvta.to.local.u64 	%rd101, %rd102;
	mov.u64 	%rd105, %rd101;

BB29_11:
	mov.u64 	%rd34, %rd114;
	mov.u64 	%rd33, %rd105;
	mul.wide.u32 	%rd96, %r147, 8;
	add.s64 	%rd97, %rd37, %rd96;
	st.u64 	[%rd97], %rd34;
	add.s32 	%r147, %r147, 1;
	setp.lt.u32	%p16, %r147, %r41;
	setp.lt.u32	%p17, %r148, 4;
	and.pred  	%p18, %p17, %p16;
	@%p18 bra 	BB29_13;

BB29_12:
	ret;

BB29_13:
	add.s64 	%rd105, %rd33, 8;
	ld.local.u64 	%rd114, [%rd33+8];
	add.s32 	%r148, %r148, 1;
	bra.uni 	BB29_11;
}

.visible .entry cu_singleblock_argsort_uint32(
	.param .u64 cu_singleblock_argsort_uint32_param_0,
	.param .u64 cu_singleblock_argsort_uint32_param_1,
	.param .u32 cu_singleblock_argsort_uint32_param_2
)
{
	.local .align 4 .b8 	__local_depot30[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .s32 	%r<219>;
	.reg .s64 	%rd<75>;


	mov.u64 	%SPL, __local_depot30;
	ld.param.u64 	%rd30, [cu_singleblock_argsort_uint32_param_0];
	ld.param.u64 	%rd29, [cu_singleblock_argsort_uint32_param_1];
	ld.param.u32 	%r67, [cu_singleblock_argsort_uint32_param_2];
	add.u64 	%rd31, %SPL, 16;
	add.u64 	%rd32, %SPL, 0;
	mov.u32 	%r217, -1;
	st.local.u32 	[%rd31], %r217;
	st.local.u32 	[%rd31+4], %r217;
	st.local.u32 	[%rd31+8], %r217;
	st.local.u32 	[%rd31+12], %r217;
	st.local.u32 	[%rd32], %r217;
	st.local.u32 	[%rd32+4], %r217;
	st.local.u32 	[%rd32+8], %r217;
	st.local.u32 	[%rd32+12], %r217;
	cvta.to.global.u64 	%rd3, %rd30;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	setp.lt.u32	%p8, %r2, %r67;
	@%p8 bra 	BB30_2;

	mov.u32 	%r207, %r217;
	mov.u32 	%r206, %r217;
	mov.u32 	%r205, %r217;
	bra.uni 	BB30_5;

BB30_2:
	shl.b32 	%r201, %r1, 2;
	mul.wide.u32 	%rd34, %r201, 4;
	add.s64 	%rd70, %rd3, %rd34;
	mov.u64 	%rd69, 0;
	mov.u32 	%r200, 1;
	mov.u64 	%rd74, %rd32;

BB30_3:
	add.s64 	%rd35, %rd31, %rd69;
	ld.global.u32 	%r74, [%rd70];
	st.local.u32 	[%rd35], %r74;
	st.local.u32 	[%rd74], %r201;
	add.s32 	%r201, %r201, 1;
	setp.lt.u32	%p9, %r201, %r67;
	setp.lt.u32	%p10, %r200, 4;
	and.pred  	%p11, %p10, %p9;
	add.s64 	%rd70, %rd70, 4;
	add.s64 	%rd74, %rd74, 4;
	add.s64 	%rd69, %rd69, 4;
	add.s32 	%r200, %r200, 1;
	@%p11 bra 	BB30_3;

	ld.local.u32 	%r217, [%rd31];
	ld.local.u32 	%r207, [%rd31+4];
	ld.local.u32 	%r206, [%rd31+8];
	ld.local.u32 	%r205, [%rd31+12];

BB30_5:
	mov.u32 	%r216, %r217;
	cvta.to.global.u64 	%rd11, %rd29;
	bar.sync 	0;
	shr.s32 	%r76, %r1, 31;
	shr.u32 	%r77, %r76, 27;
	add.s32 	%r78, %r1, %r77;
	shr.s32 	%r79, %r78, 5;
	mul.wide.s32 	%rd36, %r2, 4;
	mov.u64 	%rd37, _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp;
	add.s64 	%rd12, %rd37, %rd36;
	cvt.s64.s32	%rd13, %r1;
	mul.wide.s32 	%rd38, %r1, 4;
	add.s64 	%rd14, %rd37, %rd38;
	mul.wide.s32 	%rd39, %r1, 36;
	add.s64 	%rd15, %rd37, %rd39;
	mul.wide.s32 	%rd40, %r79, 4;
	add.s64 	%rd41, %rd37, %rd40;
	add.s64 	%rd16, %rd41, 8;
	add.s32 	%r16, %r1, -32;
	ld.local.u32 	%r212, [%rd32];
	ld.local.u32 	%r204, [%rd32+4];
	ld.local.u32 	%r203, [%rd32+8];
	ld.local.u32 	%r202, [%rd32+12];
	mov.u32 	%r75, 0;
	shl.b64 	%rd46, %rd13, 2;
	// inline asm
	mov.u32 %r112, %laneid;
	// inline asm
	mov.u32 	%r208, %r75;

BB30_6:
	mov.u32 	%r29, %r208;
	st.shared.u32 	[%rd14+44], %r75;
	st.shared.u32 	[%rd14+1068], %r75;
	st.shared.u32 	[%rd14+2092], %r75;
	st.shared.u32 	[%rd14+3116], %r75;
	st.shared.u32 	[%rd14+4140], %r75;
	st.shared.u32 	[%rd14+5164], %r75;
	st.shared.u32 	[%rd14+6188], %r75;
	st.shared.u32 	[%rd14+7212], %r75;
	st.shared.u32 	[%rd14+8236], %r75;
	mov.u32 	%r97, 32;
	sub.s32 	%r98, %r97, %r29;
	mov.u32 	%r99, 4;
	min.s32 	%r95, %r98, %r99;
	// inline asm
	bfe.u32 %r80, %r216, %r29, %r95;
	// inline asm
	shr.u32 	%r100, %r80, 3;
	and.b32  	%r101, %r80, 7;
	mul.wide.u32 	%rd42, %r101, 1024;
	add.s64 	%rd44, %rd37, 44;
	add.s64 	%rd45, %rd44, %rd42;
	add.s64 	%rd47, %rd45, %rd46;
	mul.wide.u32 	%rd48, %r100, 2;
	add.s64 	%rd17, %rd47, %rd48;
	ld.shared.u16 	%r30, [%rd17];
	add.s32 	%r102, %r30, 1;
	st.shared.u16 	[%rd17], %r102;
	// inline asm
	bfe.u32 %r84, %r207, %r29, %r95;
	// inline asm
	shr.u32 	%r103, %r84, 3;
	and.b32  	%r104, %r84, 7;
	mul.wide.u32 	%rd49, %r104, 1024;
	add.s64 	%rd50, %rd44, %rd49;
	add.s64 	%rd51, %rd50, %rd46;
	mul.wide.u32 	%rd52, %r103, 2;
	add.s64 	%rd18, %rd51, %rd52;
	ld.shared.u16 	%r31, [%rd18];
	add.s32 	%r105, %r31, 1;
	st.shared.u16 	[%rd18], %r105;
	// inline asm
	bfe.u32 %r88, %r206, %r29, %r95;
	// inline asm
	shr.u32 	%r106, %r88, 3;
	and.b32  	%r107, %r88, 7;
	mul.wide.u32 	%rd53, %r107, 1024;
	add.s64 	%rd54, %rd44, %rd53;
	add.s64 	%rd55, %rd54, %rd46;
	mul.wide.u32 	%rd56, %r106, 2;
	add.s64 	%rd19, %rd55, %rd56;
	ld.shared.u16 	%r32, [%rd19];
	add.s32 	%r108, %r32, 1;
	st.shared.u16 	[%rd19], %r108;
	// inline asm
	bfe.u32 %r92, %r205, %r29, %r95;
	// inline asm
	shr.u32 	%r109, %r92, 3;
	and.b32  	%r110, %r92, 7;
	mul.wide.u32 	%rd57, %r110, 1024;
	add.s64 	%rd58, %rd44, %rd57;
	add.s64 	%rd59, %rd58, %rd46;
	mul.wide.u32 	%rd60, %r109, 2;
	add.s64 	%rd20, %rd59, %rd60;
	ld.shared.u16 	%r33, [%rd20];
	add.s32 	%r111, %r33, 1;
	st.shared.u16 	[%rd20], %r111;
	bar.sync 	0;
	ld.shared.u32 	%r34, [%rd15+48];
	ld.shared.u32 	%r35, [%rd15+44];
	add.s32 	%r138, %r34, %r35;
	ld.shared.u32 	%r36, [%rd15+52];
	add.s32 	%r139, %r138, %r36;
	ld.shared.u32 	%r37, [%rd15+56];
	add.s32 	%r140, %r139, %r37;
	ld.shared.u32 	%r38, [%rd15+60];
	add.s32 	%r141, %r140, %r38;
	ld.shared.u32 	%r39, [%rd15+64];
	add.s32 	%r142, %r141, %r39;
	ld.shared.u32 	%r40, [%rd15+68];
	add.s32 	%r143, %r142, %r40;
	ld.shared.u32 	%r41, [%rd15+72];
	add.s32 	%r144, %r143, %r41;
	ld.shared.u32 	%r145, [%rd15+76];
	add.s32 	%r117, %r144, %r145;
	mov.u32 	%r115, 1;
	mov.u32 	%r136, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r117, %r115, %r136;  @p add.u32 r0, r0, %r117;  mov.u32 %r113, r0;}
	// inline asm
	mov.u32 	%r120, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r113, %r120, %r136;  @p add.u32 r0, r0, %r113;  mov.u32 %r118, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r118, %r99, %r136;  @p add.u32 r0, r0, %r118;  mov.u32 %r123, r0;}
	// inline asm
	mov.u32 	%r130, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r123, %r130, %r136;  @p add.u32 r0, r0, %r123;  mov.u32 %r128, r0;}
	// inline asm
	mov.u32 	%r135, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r128, %r135, %r136;  @p add.u32 r0, r0, %r128;  mov.u32 %r133, r0;}
	// inline asm
	setp.ne.s32	%p12, %r112, 31;
	@%p12 bra 	BB30_8;

	st.shared.u32 	[%rd16], %r133;

BB30_8:
	sub.s32 	%r44, %r133, %r117;
	add.s32 	%r146, %r16, -192;
	setp.lt.u32	%p1, %r146, 32;
	add.s32 	%r147, %r16, -160;
	setp.lt.u32	%p2, %r147, 32;
	add.s32 	%r148, %r16, -128;
	setp.lt.u32	%p3, %r148, 32;
	add.s32 	%r149, %r16, -96;
	setp.lt.u32	%p4, %r149, 32;
	add.s32 	%r150, %r16, -64;
	setp.lt.u32	%p5, %r150, 32;
	add.s32 	%r151, %r16, -32;
	setp.lt.u32	%p6, %r151, 32;
	bar.sync 	0;
	ld.shared.u32 	%r152, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+8];
	setp.lt.u32	%p13, %r16, 32;
	selp.b32	%r153, %r152, 0, %p13;
	add.s32 	%r154, %r153, %r44;
	ld.shared.u32 	%r155, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+12];
	add.s32 	%r156, %r155, %r152;
	selp.b32	%r157, %r156, 0, %p6;
	add.s32 	%r158, %r157, %r154;
	ld.shared.u32 	%r159, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+16];
	add.s32 	%r160, %r159, %r156;
	selp.b32	%r161, %r160, 0, %p5;
	add.s32 	%r162, %r161, %r158;
	ld.shared.u32 	%r163, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+20];
	add.s32 	%r164, %r163, %r160;
	selp.b32	%r165, %r164, 0, %p4;
	add.s32 	%r166, %r165, %r162;
	ld.shared.u32 	%r167, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+24];
	add.s32 	%r168, %r167, %r164;
	selp.b32	%r169, %r168, 0, %p3;
	add.s32 	%r170, %r169, %r166;
	ld.shared.u32 	%r171, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+28];
	add.s32 	%r172, %r171, %r168;
	selp.b32	%r173, %r172, 0, %p2;
	add.s32 	%r174, %r173, %r170;
	ld.shared.u32 	%r175, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+32];
	add.s32 	%r176, %r175, %r172;
	selp.b32	%r177, %r176, 0, %p1;
	add.s32 	%r178, %r177, %r174;
	ld.shared.u32 	%r179, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+36];
	add.s32 	%r180, %r179, %r176;
	shl.b32 	%r181, %r180, 16;
	add.s32 	%r182, %r181, %r178;
	add.s32 	%r183, %r35, %r182;
	add.s32 	%r184, %r183, %r34;
	add.s32 	%r185, %r184, %r36;
	add.s32 	%r186, %r185, %r37;
	add.s32 	%r187, %r186, %r38;
	add.s32 	%r188, %r187, %r39;
	add.s32 	%r189, %r188, %r40;
	add.s32 	%r190, %r189, %r41;
	st.shared.u32 	[%rd15+44], %r182;
	st.shared.u32 	[%rd15+48], %r183;
	st.shared.u32 	[%rd15+52], %r184;
	st.shared.u32 	[%rd15+56], %r185;
	st.shared.u32 	[%rd15+60], %r186;
	st.shared.u32 	[%rd15+64], %r187;
	st.shared.u32 	[%rd15+68], %r188;
	st.shared.u32 	[%rd15+72], %r189;
	st.shared.u32 	[%rd15+76], %r190;
	bar.sync 	0;
	ld.shared.u16 	%r191, [%rd17];
	add.s32 	%r45, %r191, %r30;
	ld.shared.u16 	%r192, [%rd18];
	add.s32 	%r46, %r192, %r31;
	ld.shared.u16 	%r193, [%rd19];
	add.s32 	%r47, %r193, %r32;
	ld.shared.u16 	%r194, [%rd20];
	add.s32 	%r48, %r194, %r33;
	bar.sync 	0;
	mul.wide.u32 	%rd61, %r45, 4;
	add.s64 	%rd21, %rd37, %rd61;
	st.shared.u32 	[%rd21], %r216;
	mul.wide.u32 	%rd63, %r46, 4;
	add.s64 	%rd22, %rd37, %rd63;
	st.shared.u32 	[%rd22], %r207;
	mul.wide.u32 	%rd64, %r47, 4;
	add.s64 	%rd23, %rd37, %rd64;
	st.shared.u32 	[%rd23], %r206;
	mul.wide.u32 	%rd65, %r48, 4;
	add.s64 	%rd24, %rd37, %rd65;
	st.shared.u32 	[%rd24], %r205;
	bar.sync 	0;
	ld.shared.u32 	%r215, [%rd12];
	ld.shared.u32 	%r207, [%rd12+4];
	ld.shared.u32 	%r206, [%rd12+8];
	ld.shared.u32 	%r205, [%rd12+12];
	bar.sync 	0;
	st.shared.u32 	[%rd21], %r212;
	st.shared.u32 	[%rd22], %r204;
	st.shared.u32 	[%rd23], %r203;
	st.shared.u32 	[%rd24], %r202;
	bar.sync 	0;
	ld.shared.u32 	%r211, [%rd12];
	ld.shared.u32 	%r204, [%rd12+4];
	ld.shared.u32 	%r203, [%rd12+8];
	ld.shared.u32 	%r202, [%rd12+12];
	add.s32 	%r57, %r29, 4;
	setp.gt.s32	%p14, %r57, 31;
	@%p14 bra 	BB30_10;

	bar.sync 	0;
	mov.u32 	%r208, %r57;
	mov.u32 	%r212, %r211;
	mov.u32 	%r216, %r215;
	bra.uni 	BB30_6;

BB30_10:
	st.local.u32 	[%rd32+12], %r202;
	st.local.u32 	[%rd32+8], %r203;
	st.local.u32 	[%rd32+4], %r204;
	st.local.u32 	[%rd32], %r211;
	st.local.u32 	[%rd31+12], %r205;
	st.local.u32 	[%rd31+8], %r206;
	st.local.u32 	[%rd31+4], %r207;
	st.local.u32 	[%rd31], %r215;
	bar.sync 	0;
	@!%p8 bra 	BB30_13;
	bra.uni 	BB30_11;

BB30_11:
	mov.u32 	%r218, 1;
	mov.u32 	%r198, %tid.x;
	shl.b32 	%r209, %r198, 2;

BB30_12:
	mov.u32 	%r61, %r215;
	mov.u32 	%r60, %r211;
	mov.u64 	%rd26, %rd32;
	mov.u64 	%rd25, %rd31;
	mul.wide.u32 	%rd66, %r209, 4;
	add.s64 	%rd67, %rd3, %rd66;
	st.global.u32 	[%rd67], %r61;
	add.s64 	%rd68, %rd11, %rd66;
	st.global.u32 	[%rd68], %r60;
	add.s32 	%r209, %r209, 1;
	setp.lt.u32	%p15, %r209, %r67;
	setp.lt.u32	%p16, %r218, 4;
	and.pred  	%p17, %p16, %p15;
	@%p17 bra 	BB30_14;

BB30_13:
	ret;

BB30_14:
	add.s64 	%rd31, %rd25, 4;
	ld.local.u32 	%r215, [%rd25+4];
	add.s64 	%rd32, %rd26, 4;
	ld.local.u32 	%r211, [%rd26+4];
	add.s32 	%r218, %r218, 1;
	bra.uni 	BB30_12;
}

.visible .func _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj(
	.param .b64 _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_0,
	.param .b64 _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_1,
	.param .b32 _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_2,
	.param .b32 _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_3
)
{
	.local .align 4 .b8 	__local_depot31[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .s32 	%r<223>;
	.reg .s64 	%rd<73>;


	mov.u64 	%SPL, __local_depot31;
	ld.param.u64 	%rd27, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_0];
	ld.param.u64 	%rd28, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_1];
	ld.param.u32 	%r73, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_2];
	ld.param.u32 	%r221, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj_param_3];
	add.u64 	%rd29, %SPL, 16;
	add.u64 	%rd30, %SPL, 0;
	st.local.u32 	[%rd29], %r221;
	mov.u32 	%r75, -1;
	st.local.u32 	[%rd29+4], %r221;
	st.local.u32 	[%rd29+8], %r221;
	st.local.u32 	[%rd29+12], %r221;
	st.local.u32 	[%rd30], %r75;
	st.local.u32 	[%rd30+4], %r75;
	st.local.u32 	[%rd30+8], %r75;
	st.local.u32 	[%rd30+12], %r75;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r201, %r1, 2;
	setp.ge.u32	%p3, %r201, %r73;
	mov.u32 	%r218, %r221;
	mov.u32 	%r219, %r221;
	mov.u32 	%r220, %r221;
	@%p3 bra 	BB31_4;

	shl.b32 	%r196, %r1, 2;
	mul.wide.u32 	%rd32, %r196, 4;
	add.s64 	%rd68, %rd27, %rd32;
	mov.u64 	%rd67, 0;
	mov.u32 	%r195, 1;
	mov.u64 	%rd72, %rd30;

BB31_2:
	add.s64 	%rd33, %rd29, %rd67;
	ld.u32 	%r77, [%rd68];
	st.local.u32 	[%rd33], %r77;
	st.local.u32 	[%rd72], %r196;
	add.s32 	%r196, %r196, 1;
	setp.lt.u32	%p4, %r196, %r73;
	setp.lt.u32	%p5, %r195, 4;
	and.pred  	%p6, %p5, %p4;
	add.s64 	%rd68, %rd68, 4;
	add.s64 	%rd72, %rd72, 4;
	add.s64 	%rd67, %rd67, 4;
	add.s32 	%r195, %r195, 1;
	@%p6 bra 	BB31_2;

	ld.local.u32 	%r218, [%rd29];
	ld.local.u32 	%r219, [%rd29+4];
	ld.local.u32 	%r220, [%rd29+8];
	ld.local.u32 	%r221, [%rd29+12];

BB31_4:
	mov.u32 	%r214, %r218;
	mov.u32 	%r215, %r219;
	mov.u32 	%r216, %r220;
	mov.u32 	%r217, %r221;
	bar.sync 	0;
	shr.s32 	%r79, %r1, 31;
	shr.u32 	%r80, %r79, 27;
	add.s32 	%r81, %r1, %r80;
	shr.s32 	%r82, %r81, 5;
	mul.wide.s32 	%rd34, %r201, 4;
	mov.u64 	%rd35, _ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp;
	add.s64 	%rd10, %rd35, %rd34;
	cvt.s64.s32	%rd11, %r1;
	mul.wide.s32 	%rd36, %r1, 4;
	add.s64 	%rd12, %rd35, %rd36;
	mul.wide.s32 	%rd37, %r1, 36;
	add.s64 	%rd13, %rd35, %rd37;
	mul.wide.s32 	%rd38, %r82, 4;
	add.s64 	%rd39, %rd35, %rd38;
	add.s64 	%rd14, %rd39, 8;
	add.s32 	%r16, %r1, -32;
	add.s32 	%r17, %r1, -64;
	add.s32 	%r18, %r1, -96;
	add.s32 	%r19, %r1, -128;
	add.s32 	%r20, %r1, -160;
	add.s32 	%r21, %r1, -192;
	add.s32 	%r22, %r1, -224;
	ld.local.u32 	%r204, [%rd30];
	ld.local.u32 	%r199, [%rd30+4];
	ld.local.u32 	%r198, [%rd30+8];
	ld.local.u32 	%r197, [%rd30+12];
	mov.u32 	%r78, 0;
	shl.b64 	%rd44, %rd11, 2;
	// inline asm
	mov.u32 %r115, %laneid;
	// inline asm
	mov.u32 	%r200, %r78;

BB31_5:
	mov.u32 	%r35, %r200;
	st.shared.u32 	[%rd12+44], %r78;
	st.shared.u32 	[%rd12+1068], %r78;
	st.shared.u32 	[%rd12+2092], %r78;
	st.shared.u32 	[%rd12+3116], %r78;
	st.shared.u32 	[%rd12+4140], %r78;
	st.shared.u32 	[%rd12+5164], %r78;
	st.shared.u32 	[%rd12+6188], %r78;
	st.shared.u32 	[%rd12+7212], %r78;
	st.shared.u32 	[%rd12+8236], %r78;
	mov.u32 	%r100, 32;
	sub.s32 	%r101, %r100, %r35;
	mov.u32 	%r102, 4;
	min.s32 	%r98, %r101, %r102;
	// inline asm
	bfe.u32 %r83, %r214, %r35, %r98;
	// inline asm
	shr.u32 	%r103, %r83, 3;
	and.b32  	%r104, %r83, 7;
	mul.wide.u32 	%rd40, %r104, 1024;
	add.s64 	%rd42, %rd35, 44;
	add.s64 	%rd43, %rd42, %rd40;
	add.s64 	%rd45, %rd43, %rd44;
	mul.wide.u32 	%rd46, %r103, 2;
	add.s64 	%rd15, %rd45, %rd46;
	ld.shared.u16 	%r36, [%rd15];
	add.s32 	%r105, %r36, 1;
	st.shared.u16 	[%rd15], %r105;
	// inline asm
	bfe.u32 %r87, %r215, %r35, %r98;
	// inline asm
	shr.u32 	%r106, %r87, 3;
	and.b32  	%r107, %r87, 7;
	mul.wide.u32 	%rd47, %r107, 1024;
	add.s64 	%rd48, %rd42, %rd47;
	add.s64 	%rd49, %rd48, %rd44;
	mul.wide.u32 	%rd50, %r106, 2;
	add.s64 	%rd16, %rd49, %rd50;
	ld.shared.u16 	%r37, [%rd16];
	add.s32 	%r108, %r37, 1;
	st.shared.u16 	[%rd16], %r108;
	// inline asm
	bfe.u32 %r91, %r216, %r35, %r98;
	// inline asm
	shr.u32 	%r109, %r91, 3;
	and.b32  	%r110, %r91, 7;
	mul.wide.u32 	%rd51, %r110, 1024;
	add.s64 	%rd52, %rd42, %rd51;
	add.s64 	%rd53, %rd52, %rd44;
	mul.wide.u32 	%rd54, %r109, 2;
	add.s64 	%rd17, %rd53, %rd54;
	ld.shared.u16 	%r38, [%rd17];
	add.s32 	%r111, %r38, 1;
	st.shared.u16 	[%rd17], %r111;
	// inline asm
	bfe.u32 %r95, %r217, %r35, %r98;
	// inline asm
	shr.u32 	%r112, %r95, 3;
	and.b32  	%r113, %r95, 7;
	mul.wide.u32 	%rd55, %r113, 1024;
	add.s64 	%rd56, %rd42, %rd55;
	add.s64 	%rd57, %rd56, %rd44;
	mul.wide.u32 	%rd58, %r112, 2;
	add.s64 	%rd18, %rd57, %rd58;
	ld.shared.u16 	%r39, [%rd18];
	add.s32 	%r114, %r39, 1;
	st.shared.u16 	[%rd18], %r114;
	bar.sync 	0;
	ld.shared.u32 	%r40, [%rd13+48];
	ld.shared.u32 	%r41, [%rd13+44];
	add.s32 	%r141, %r40, %r41;
	ld.shared.u32 	%r42, [%rd13+52];
	add.s32 	%r142, %r141, %r42;
	ld.shared.u32 	%r43, [%rd13+56];
	add.s32 	%r143, %r142, %r43;
	ld.shared.u32 	%r44, [%rd13+60];
	add.s32 	%r144, %r143, %r44;
	ld.shared.u32 	%r45, [%rd13+64];
	add.s32 	%r145, %r144, %r45;
	ld.shared.u32 	%r46, [%rd13+68];
	add.s32 	%r146, %r145, %r46;
	ld.shared.u32 	%r47, [%rd13+72];
	add.s32 	%r147, %r146, %r47;
	ld.shared.u32 	%r148, [%rd13+76];
	add.s32 	%r120, %r147, %r148;
	mov.u32 	%r118, 1;
	mov.u32 	%r139, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r120, %r118, %r139;  @p add.u32 r0, r0, %r120;  mov.u32 %r116, r0;}
	// inline asm
	mov.u32 	%r123, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r116, %r123, %r139;  @p add.u32 r0, r0, %r116;  mov.u32 %r121, r0;}
	// inline asm
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r121, %r102, %r139;  @p add.u32 r0, r0, %r121;  mov.u32 %r126, r0;}
	// inline asm
	mov.u32 	%r133, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r126, %r133, %r139;  @p add.u32 r0, r0, %r126;  mov.u32 %r131, r0;}
	// inline asm
	mov.u32 	%r138, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r131, %r138, %r139;  @p add.u32 r0, r0, %r131;  mov.u32 %r136, r0;}
	// inline asm
	setp.ne.s32	%p7, %r115, 31;
	@%p7 bra 	BB31_7;

	st.shared.u32 	[%rd14], %r136;

BB31_7:
	sub.s32 	%r50, %r136, %r120;
	setp.lt.u32	%p1, %r22, 32;
	bar.sync 	0;
	ld.shared.u32 	%r149, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+8];
	setp.lt.u32	%p8, %r16, 32;
	selp.b32	%r150, %r149, 0, %p8;
	add.s32 	%r151, %r150, %r50;
	ld.shared.u32 	%r152, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+12];
	add.s32 	%r153, %r152, %r149;
	setp.lt.u32	%p9, %r17, 32;
	selp.b32	%r154, %r153, 0, %p9;
	add.s32 	%r155, %r154, %r151;
	ld.shared.u32 	%r156, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+16];
	add.s32 	%r157, %r156, %r153;
	setp.lt.u32	%p10, %r18, 32;
	selp.b32	%r158, %r157, 0, %p10;
	add.s32 	%r159, %r158, %r155;
	ld.shared.u32 	%r160, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+20];
	add.s32 	%r161, %r160, %r157;
	setp.lt.u32	%p11, %r19, 32;
	selp.b32	%r162, %r161, 0, %p11;
	add.s32 	%r163, %r162, %r159;
	ld.shared.u32 	%r164, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+24];
	add.s32 	%r165, %r164, %r161;
	setp.lt.u32	%p12, %r20, 32;
	selp.b32	%r166, %r165, 0, %p12;
	add.s32 	%r167, %r166, %r163;
	ld.shared.u32 	%r168, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+28];
	add.s32 	%r169, %r168, %r165;
	setp.lt.u32	%p13, %r21, 32;
	selp.b32	%r170, %r169, 0, %p13;
	add.s32 	%r171, %r170, %r167;
	ld.shared.u32 	%r172, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+32];
	add.s32 	%r173, %r172, %r169;
	selp.b32	%r174, %r173, 0, %p1;
	add.s32 	%r175, %r174, %r171;
	ld.shared.u32 	%r176, [_ZN19cu_singleblock_sortIjE7argsortEPjS1_jj$__cuda_local_var_65516_11_non_const_temp+36];
	add.s32 	%r177, %r176, %r173;
	shl.b32 	%r178, %r177, 16;
	add.s32 	%r179, %r178, %r175;
	add.s32 	%r180, %r41, %r179;
	add.s32 	%r181, %r180, %r40;
	add.s32 	%r182, %r181, %r42;
	add.s32 	%r183, %r182, %r43;
	add.s32 	%r184, %r183, %r44;
	add.s32 	%r185, %r184, %r45;
	add.s32 	%r186, %r185, %r46;
	add.s32 	%r187, %r186, %r47;
	st.shared.u32 	[%rd13+44], %r179;
	st.shared.u32 	[%rd13+48], %r180;
	st.shared.u32 	[%rd13+52], %r181;
	st.shared.u32 	[%rd13+56], %r182;
	st.shared.u32 	[%rd13+60], %r183;
	st.shared.u32 	[%rd13+64], %r184;
	st.shared.u32 	[%rd13+68], %r185;
	st.shared.u32 	[%rd13+72], %r186;
	st.shared.u32 	[%rd13+76], %r187;
	bar.sync 	0;
	ld.shared.u16 	%r188, [%rd15];
	add.s32 	%r51, %r188, %r36;
	ld.shared.u16 	%r189, [%rd16];
	add.s32 	%r52, %r189, %r37;
	ld.shared.u16 	%r190, [%rd17];
	add.s32 	%r53, %r190, %r38;
	ld.shared.u16 	%r191, [%rd18];
	add.s32 	%r54, %r191, %r39;
	bar.sync 	0;
	mul.wide.u32 	%rd59, %r51, 4;
	add.s64 	%rd19, %rd35, %rd59;
	st.shared.u32 	[%rd19], %r214;
	mul.wide.u32 	%rd61, %r52, 4;
	add.s64 	%rd20, %rd35, %rd61;
	st.shared.u32 	[%rd20], %r215;
	mul.wide.u32 	%rd62, %r53, 4;
	add.s64 	%rd21, %rd35, %rd62;
	st.shared.u32 	[%rd21], %r216;
	mul.wide.u32 	%rd63, %r54, 4;
	add.s64 	%rd22, %rd35, %rd63;
	st.shared.u32 	[%rd22], %r217;
	bar.sync 	0;
	ld.shared.u32 	%r213, [%rd10];
	ld.shared.u32 	%r215, [%rd10+4];
	ld.shared.u32 	%r216, [%rd10+8];
	ld.shared.u32 	%r217, [%rd10+12];
	bar.sync 	0;
	st.shared.u32 	[%rd19], %r204;
	st.shared.u32 	[%rd20], %r199;
	st.shared.u32 	[%rd21], %r198;
	st.shared.u32 	[%rd22], %r197;
	bar.sync 	0;
	ld.shared.u32 	%r203, [%rd10];
	ld.shared.u32 	%r199, [%rd10+4];
	ld.shared.u32 	%r198, [%rd10+8];
	ld.shared.u32 	%r197, [%rd10+12];
	add.s32 	%r63, %r35, 4;
	setp.gt.s32	%p14, %r63, 31;
	@%p14 bra 	BB31_9;

	bar.sync 	0;
	mov.u32 	%r200, %r63;
	mov.u32 	%r204, %r203;
	mov.u32 	%r214, %r213;
	bra.uni 	BB31_5;

BB31_9:
	setp.lt.u32	%p2, %r201, %r73;
	st.local.u32 	[%rd30+12], %r197;
	st.local.u32 	[%rd30+8], %r198;
	st.local.u32 	[%rd30+4], %r199;
	st.local.u32 	[%rd30], %r203;
	st.local.u32 	[%rd29+12], %r217;
	st.local.u32 	[%rd29+8], %r216;
	st.local.u32 	[%rd29+4], %r215;
	st.local.u32 	[%rd29], %r213;
	bar.sync 	0;
	@!%p2 bra 	BB31_12;
	bra.uni 	BB31_10;

BB31_10:
	mov.u32 	%r222, 1;

BB31_11:
	mov.u32 	%r67, %r213;
	mov.u32 	%r66, %r203;
	mov.u64 	%rd24, %rd30;
	mov.u64 	%rd23, %rd29;
	mul.wide.u32 	%rd64, %r201, 4;
	add.s64 	%rd65, %rd27, %rd64;
	st.u32 	[%rd65], %r67;
	add.s64 	%rd66, %rd28, %rd64;
	st.u32 	[%rd66], %r66;
	add.s32 	%r201, %r201, 1;
	setp.lt.u32	%p15, %r201, %r73;
	setp.lt.u32	%p16, %r222, 4;
	and.pred  	%p17, %p16, %p15;
	@%p17 bra 	BB31_13;

BB31_12:
	ret;

BB31_13:
	add.s64 	%rd29, %rd23, 4;
	ld.local.u32 	%r213, [%rd23+4];
	add.s64 	%rd30, %rd24, 4;
	ld.local.u32 	%r203, [%rd24+4];
	add.s32 	%r222, %r222, 1;
	bra.uni 	BB31_11;
}

.visible .entry cu_singleblock_argsort_uint64(
	.param .u64 cu_singleblock_argsort_uint64_param_0,
	.param .u64 cu_singleblock_argsort_uint64_param_1,
	.param .u32 cu_singleblock_argsort_uint64_param_2
)
{
	.local .align 8 .b8 	__local_depot32[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<19>;
	.reg .s32 	%r<175>;
	.reg .s64 	%rd<147>;


	mov.u64 	%SPL, __local_depot32;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd50, [cu_singleblock_argsort_uint64_param_0];
	ld.param.u64 	%rd49, [cu_singleblock_argsort_uint64_param_1];
	ld.param.u32 	%r49, [cu_singleblock_argsort_uint64_param_2];
	cvta.to.global.u64 	%rd1, %rd50;
	add.u64 	%rd51, %SPL, 16;
	add.u64 	%rd52, %SPL, 0;
	mov.u64 	%rd146, -1;
	st.local.u64 	[%rd51], %rd146;
	mov.u32 	%r50, -1;
	st.local.u64 	[%rd51+8], %rd146;
	st.local.u32 	[%rd52], %r50;
	st.local.u32 	[%rd52+4], %r50;
	st.local.u32 	[%rd52+8], %r50;
	st.local.u32 	[%rd52+12], %r50;
	st.local.u64 	[%rd51+16], %rd146;
	st.local.u64 	[%rd51+24], %rd146;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 2;
	setp.lt.u32	%p8, %r2, %r49;
	mov.u64 	%rd133, %rd51;
	@%p8 bra 	BB32_2;

	mov.u64 	%rd137, %rd146;
	mov.u64 	%rd136, %rd146;
	mov.u64 	%rd135, %rd146;
	bra.uni 	BB32_5;

BB32_2:
	shl.b32 	%r165, %r1, 2;
	mul.wide.u32 	%rd58, %r165, 8;
	add.s64 	%rd134, %rd1, %rd58;
	mov.u32 	%r164, 1;
	mov.u64 	%rd141, %rd52;

BB32_3:
	ld.global.u64 	%rd59, [%rd134];
	st.local.u64 	[%rd133], %rd59;
	st.local.u32 	[%rd141], %r165;
	add.s32 	%r165, %r165, 1;
	setp.lt.u32	%p9, %r165, %r49;
	setp.lt.u32	%p10, %r164, 4;
	and.pred  	%p11, %p10, %p9;
	add.s64 	%rd134, %rd134, 8;
	add.s64 	%rd141, %rd141, 4;
	add.s64 	%rd133, %rd133, 8;
	add.s32 	%r164, %r164, 1;
	@%p11 bra 	BB32_3;

	ld.local.u64 	%rd146, [%rd51];
	ld.local.u64 	%rd137, [%rd51+8];
	ld.local.u64 	%rd136, [%rd51+16];
	ld.local.u64 	%rd135, [%rd51+24];

BB32_5:
	mov.u64 	%rd145, %rd146;
	cvta.to.global.u64 	%rd20, %rd49;
	bar.sync 	0;
	shr.s32 	%r53, %r1, 31;
	shr.u32 	%r54, %r53, 27;
	add.s32 	%r55, %r1, %r54;
	shr.s32 	%r56, %r55, 5;
	cvt.s64.s32	%rd21, %r1;
	mul.wide.s32 	%rd60, %r1, 4;
	mul.wide.s32 	%rd61, %r2, 4;
	mov.u64 	%rd62, _ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp;
	add.s64 	%rd22, %rd62, %rd61;
	add.s64 	%rd23, %rd62, %rd60;
	mul.wide.s32 	%rd63, %r1, 36;
	add.s64 	%rd24, %rd62, %rd63;
	mul.wide.s32 	%rd64, %r56, 4;
	add.s64 	%rd65, %rd62, %rd64;
	add.s64 	%rd25, %rd65, 8;
	add.s32 	%r8, %r1, -32;
	mul.wide.s32 	%rd66, %r2, 8;
	add.s64 	%rd26, %rd62, %rd66;
	ld.local.u32 	%r173, [%rd52];
	ld.local.u32 	%r168, [%rd52+4];
	ld.local.u32 	%r167, [%rd52+8];
	ld.local.u32 	%r166, [%rd52+12];
	mov.u32 	%r52, 0;
	shl.b64 	%rd78, %rd21, 2;
	// inline asm
	mov.u32 %r64, %laneid;
	// inline asm
	mov.u32 	%r169, %r52;

BB32_6:
	mov.u32 	%r17, %r169;
	mov.u32 	%r57, 64;
	sub.s32 	%r58, %r57, %r17;
	setp.lt.s32	%p12, %r58, 4;
	st.shared.u32 	[%rd23+44], %r52;
	st.shared.u32 	[%rd23+1068], %r52;
	st.shared.u32 	[%rd23+2092], %r52;
	st.shared.u32 	[%rd23+3116], %r52;
	st.shared.u32 	[%rd23+4140], %r52;
	st.shared.u32 	[%rd23+5164], %r52;
	st.shared.u32 	[%rd23+6188], %r52;
	st.shared.u32 	[%rd23+7212], %r52;
	st.shared.u32 	[%rd23+8236], %r52;
	mov.u64 	%rd67, 1;
	shl.b64 	%rd68, %rd67, %r58;
	add.s64 	%rd69, %rd68, 4294967295;
	selp.b64	%rd70, %rd69, 4294967311, %p12;
	shr.u64 	%rd71, %rd145, %r17;
	and.b64  	%rd72, %rd71, %rd70;
	and.b64  	%rd73, %rd72, 7;
	shl.b64 	%rd74, %rd73, 10;
	add.s64 	%rd76, %rd62, 44;
	add.s64 	%rd77, %rd76, %rd74;
	add.s64 	%rd79, %rd77, %rd78;
	shr.u64 	%rd80, %rd72, 2;
	and.b64  	%rd81, %rd80, 1073741822;
	add.s64 	%rd31, %rd79, %rd81;
	ld.shared.u16 	%r18, [%rd31];
	add.s32 	%r60, %r18, 1;
	st.shared.u16 	[%rd31], %r60;
	shr.u64 	%rd82, %rd137, %r17;
	and.b64  	%rd83, %rd82, %rd70;
	and.b64  	%rd84, %rd83, 7;
	shl.b64 	%rd85, %rd84, 10;
	add.s64 	%rd86, %rd76, %rd85;
	add.s64 	%rd87, %rd86, %rd78;
	shr.u64 	%rd88, %rd83, 2;
	and.b64  	%rd89, %rd88, 1073741822;
	add.s64 	%rd32, %rd87, %rd89;
	ld.shared.u16 	%r19, [%rd32];
	add.s32 	%r61, %r19, 1;
	st.shared.u16 	[%rd32], %r61;
	shr.u64 	%rd90, %rd136, %r17;
	and.b64  	%rd91, %rd90, %rd70;
	and.b64  	%rd92, %rd91, 7;
	shl.b64 	%rd93, %rd92, 10;
	add.s64 	%rd94, %rd76, %rd93;
	add.s64 	%rd95, %rd94, %rd78;
	shr.u64 	%rd96, %rd91, 2;
	and.b64  	%rd97, %rd96, 1073741822;
	add.s64 	%rd33, %rd95, %rd97;
	ld.shared.u16 	%r20, [%rd33];
	add.s32 	%r62, %r20, 1;
	st.shared.u16 	[%rd33], %r62;
	shr.u64 	%rd98, %rd135, %r17;
	and.b64  	%rd99, %rd98, %rd70;
	and.b64  	%rd100, %rd99, 7;
	shl.b64 	%rd101, %rd100, 10;
	add.s64 	%rd102, %rd76, %rd101;
	add.s64 	%rd103, %rd102, %rd78;
	shr.u64 	%rd104, %rd99, 2;
	and.b64  	%rd105, %rd104, 1073741822;
	add.s64 	%rd34, %rd103, %rd105;
	ld.shared.u16 	%r21, [%rd34];
	add.s32 	%r63, %r21, 1;
	st.shared.u16 	[%rd34], %r63;
	bar.sync 	0;
	ld.shared.u32 	%r22, [%rd24+48];
	ld.shared.u32 	%r23, [%rd24+44];
	add.s32 	%r90, %r22, %r23;
	ld.shared.u32 	%r24, [%rd24+52];
	add.s32 	%r91, %r90, %r24;
	ld.shared.u32 	%r25, [%rd24+56];
	add.s32 	%r92, %r91, %r25;
	ld.shared.u32 	%r26, [%rd24+60];
	add.s32 	%r93, %r92, %r26;
	ld.shared.u32 	%r27, [%rd24+64];
	add.s32 	%r94, %r93, %r27;
	ld.shared.u32 	%r28, [%rd24+68];
	add.s32 	%r95, %r94, %r28;
	ld.shared.u32 	%r29, [%rd24+72];
	add.s32 	%r96, %r95, %r29;
	ld.shared.u32 	%r97, [%rd24+76];
	add.s32 	%r69, %r96, %r97;
	mov.u32 	%r67, 1;
	mov.u32 	%r88, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r69, %r67, %r88;  @p add.u32 r0, r0, %r69;  mov.u32 %r65, r0;}
	// inline asm
	mov.u32 	%r72, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r65, %r72, %r88;  @p add.u32 r0, r0, %r65;  mov.u32 %r70, r0;}
	// inline asm
	mov.u32 	%r77, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r70, %r77, %r88;  @p add.u32 r0, r0, %r70;  mov.u32 %r75, r0;}
	// inline asm
	mov.u32 	%r82, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r75, %r82, %r88;  @p add.u32 r0, r0, %r75;  mov.u32 %r80, r0;}
	// inline asm
	mov.u32 	%r87, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r80, %r87, %r88;  @p add.u32 r0, r0, %r80;  mov.u32 %r85, r0;}
	// inline asm
	setp.ne.s32	%p13, %r64, 31;
	@%p13 bra 	BB32_8;

	st.shared.u32 	[%rd25], %r85;

BB32_8:
	sub.s32 	%r32, %r85, %r69;
	add.s32 	%r98, %r8, -192;
	setp.lt.u32	%p1, %r98, 32;
	add.s32 	%r99, %r8, -160;
	setp.lt.u32	%p2, %r99, 32;
	add.s32 	%r100, %r8, -128;
	setp.lt.u32	%p3, %r100, 32;
	add.s32 	%r101, %r8, -96;
	setp.lt.u32	%p4, %r101, 32;
	add.s32 	%r102, %r8, -64;
	setp.lt.u32	%p5, %r102, 32;
	add.s32 	%r103, %r8, -32;
	setp.lt.u32	%p6, %r103, 32;
	bar.sync 	0;
	setp.lt.u32	%p14, %r8, 32;
	ld.shared.v2.u32 	{%r104, %r105}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+8];
	selp.b32	%r107, %r104, 0, %p14;
	add.s32 	%r108, %r107, %r32;
	add.s32 	%r110, %r105, %r104;
	selp.b32	%r111, %r110, 0, %p6;
	add.s32 	%r112, %r111, %r108;
	ld.shared.v2.u32 	{%r113, %r114}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+16];
	add.s32 	%r116, %r113, %r110;
	selp.b32	%r117, %r116, 0, %p5;
	add.s32 	%r118, %r117, %r112;
	add.s32 	%r120, %r114, %r116;
	selp.b32	%r121, %r120, 0, %p4;
	add.s32 	%r122, %r121, %r118;
	ld.shared.v2.u32 	{%r123, %r124}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+24];
	add.s32 	%r126, %r123, %r120;
	selp.b32	%r127, %r126, 0, %p3;
	add.s32 	%r128, %r127, %r122;
	add.s32 	%r130, %r124, %r126;
	selp.b32	%r131, %r130, 0, %p2;
	add.s32 	%r132, %r131, %r128;
	ld.shared.v2.u32 	{%r133, %r134}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+32];
	add.s32 	%r136, %r133, %r130;
	selp.b32	%r137, %r136, 0, %p1;
	add.s32 	%r138, %r137, %r132;
	add.s32 	%r140, %r134, %r136;
	shl.b32 	%r141, %r140, 16;
	add.s32 	%r142, %r141, %r138;
	add.s32 	%r143, %r23, %r142;
	add.s32 	%r144, %r143, %r22;
	add.s32 	%r145, %r144, %r24;
	add.s32 	%r146, %r145, %r25;
	add.s32 	%r147, %r146, %r26;
	add.s32 	%r148, %r147, %r27;
	add.s32 	%r149, %r148, %r28;
	add.s32 	%r150, %r149, %r29;
	st.shared.u32 	[%rd24+44], %r142;
	st.shared.u32 	[%rd24+48], %r143;
	st.shared.u32 	[%rd24+52], %r144;
	st.shared.u32 	[%rd24+56], %r145;
	st.shared.u32 	[%rd24+60], %r146;
	st.shared.u32 	[%rd24+64], %r147;
	st.shared.u32 	[%rd24+68], %r148;
	st.shared.u32 	[%rd24+72], %r149;
	st.shared.u32 	[%rd24+76], %r150;
	bar.sync 	0;
	ld.shared.u16 	%r151, [%rd31];
	add.s32 	%r33, %r151, %r18;
	ld.shared.u16 	%r152, [%rd32];
	add.s32 	%r34, %r152, %r19;
	ld.shared.u16 	%r153, [%rd33];
	add.s32 	%r35, %r153, %r20;
	ld.shared.u16 	%r154, [%rd34];
	add.s32 	%r36, %r154, %r21;
	bar.sync 	0;
	cvt.u64.u32	%rd35, %r33;
	mul.wide.u32 	%rd106, %r33, 8;
	add.s64 	%rd108, %rd62, %rd106;
	st.shared.u64 	[%rd108], %rd145;
	cvt.u64.u32	%rd36, %r34;
	mul.wide.u32 	%rd109, %r34, 8;
	add.s64 	%rd110, %rd62, %rd109;
	st.shared.u64 	[%rd110], %rd137;
	cvt.u64.u32	%rd37, %r35;
	mul.wide.u32 	%rd111, %r35, 8;
	add.s64 	%rd112, %rd62, %rd111;
	st.shared.u64 	[%rd112], %rd136;
	cvt.u64.u32	%rd38, %r36;
	mul.wide.u32 	%rd113, %r36, 8;
	add.s64 	%rd114, %rd62, %rd113;
	st.shared.u64 	[%rd114], %rd135;
	bar.sync 	0;
	ld.shared.u64 	%rd144, [%rd26];
	ld.shared.u64 	%rd137, [%rd26+8];
	ld.shared.u64 	%rd136, [%rd26+16];
	ld.shared.u64 	%rd135, [%rd26+24];
	bar.sync 	0;
	shl.b64 	%rd115, %rd35, 2;
	add.s64 	%rd117, %rd62, %rd115;
	st.shared.u32 	[%rd117], %r173;
	shl.b64 	%rd118, %rd36, 2;
	add.s64 	%rd119, %rd62, %rd118;
	st.shared.u32 	[%rd119], %r168;
	shl.b64 	%rd120, %rd37, 2;
	add.s64 	%rd121, %rd62, %rd120;
	st.shared.u32 	[%rd121], %r167;
	shl.b64 	%rd122, %rd38, 2;
	add.s64 	%rd123, %rd62, %rd122;
	st.shared.u32 	[%rd123], %r166;
	bar.sync 	0;
	ld.shared.v2.u32 	{%r155, %r156}, [%rd22];
	ld.shared.v2.u32 	{%r157, %r158}, [%rd22+8];
	add.s32 	%r41, %r17, 4;
	setp.gt.s32	%p15, %r41, 63;
	mov.u32 	%r166, %r158;
	mov.u32 	%r167, %r157;
	mov.u32 	%r168, %r156;
	mov.u32 	%r172, %r155;
	@%p15 bra 	BB32_10;

	bar.sync 	0;
	mov.u32 	%r169, %r41;
	mov.u32 	%r173, %r172;
	mov.u64 	%rd145, %rd144;
	bra.uni 	BB32_6;

BB32_10:
	add.u64 	%rd129, %SP, 16;
	cvta.to.local.u64 	%rd128, %rd129;
	st.local.u32 	[%rd52+12], %r158;
	st.local.u32 	[%rd52+8], %r157;
	st.local.u32 	[%rd52+4], %r156;
	st.local.u32 	[%rd52], %r155;
	st.local.u64 	[%rd128+24], %rd135;
	st.local.u64 	[%rd128+16], %rd136;
	st.local.u64 	[%rd128+8], %rd137;
	st.local.u64 	[%rd128], %rd144;
	bar.sync 	0;
	@!%p8 bra 	BB32_13;
	bra.uni 	BB32_11;

BB32_11:
	mov.u32 	%r174, 1;
	mov.u32 	%r162, %tid.x;
	shl.b32 	%r170, %r162, 2;
	add.u64 	%rd132, %SP, 16;
	cvta.to.local.u64 	%rd131, %rd132;
	mov.u64 	%rd138, %rd131;

BB32_12:
	mov.u64 	%rd45, %rd144;
	mov.u32 	%r44, %r172;
	mov.u64 	%rd44, %rd52;
	mov.u64 	%rd43, %rd138;
	mul.wide.u32 	%rd124, %r170, 8;
	add.s64 	%rd125, %rd1, %rd124;
	st.global.u64 	[%rd125], %rd45;
	mul.wide.u32 	%rd126, %r170, 4;
	add.s64 	%rd127, %rd20, %rd126;
	st.global.u32 	[%rd127], %r44;
	add.s32 	%r170, %r170, 1;
	setp.lt.u32	%p16, %r170, %r49;
	setp.lt.u32	%p17, %r174, 4;
	and.pred  	%p18, %p17, %p16;
	@%p18 bra 	BB32_14;

BB32_13:
	ret;

BB32_14:
	add.s64 	%rd138, %rd43, 8;
	ld.local.u64 	%rd144, [%rd43+8];
	add.s64 	%rd52, %rd44, 4;
	ld.local.u32 	%r172, [%rd44+4];
	add.s32 	%r174, %r174, 1;
	bra.uni 	BB32_12;
}

.visible .func _ZN19cu_singleblock_sortIyE7argsortEPyPjjy(
	.param .b64 _ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_0,
	.param .b64 _ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_1,
	.param .b32 _ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_2,
	.param .b64 _ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_3
)
{
	.local .align 8 .b8 	__local_depot33[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<19>;
	.reg .s32 	%r<173>;
	.reg .s64 	%rd<150>;


	mov.u64 	%SPL, __local_depot33;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd47, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_0];
	ld.param.u64 	%rd48, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_1];
	ld.param.u32 	%r55, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_2];
	ld.param.u64 	%rd149, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy_param_3];
	add.u64 	%rd50, %SPL, 16;
	add.u64 	%rd51, %SPL, 0;
	st.local.u64 	[%rd50], %rd149;
	mov.u32 	%r56, -1;
	st.local.u64 	[%rd50+8], %rd149;
	st.local.u32 	[%rd51], %r56;
	st.local.u32 	[%rd51+4], %r56;
	st.local.u32 	[%rd51+8], %r56;
	st.local.u32 	[%rd51+12], %r56;
	st.local.u64 	[%rd50+16], %rd149;
	st.local.u64 	[%rd50+24], %rd149;
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r168, %r1, 2;
	setp.ge.u32	%p3, %r168, %r55;
	mov.u64 	%rd127, %rd50;
	mov.u64 	%rd146, %rd149;
	mov.u64 	%rd147, %rd149;
	mov.u64 	%rd148, %rd149;
	@%p3 bra 	BB33_4;

	shl.b32 	%r163, %r1, 2;
	mul.wide.u32 	%rd52, %r163, 8;
	add.s64 	%rd128, %rd47, %rd52;
	mov.u32 	%r162, 1;
	mov.u64 	%rd132, %rd51;

BB33_2:
	ld.u64 	%rd53, [%rd128];
	st.local.u64 	[%rd127], %rd53;
	st.local.u32 	[%rd132], %r163;
	add.s32 	%r163, %r163, 1;
	setp.lt.u32	%p4, %r163, %r55;
	setp.lt.u32	%p5, %r162, 4;
	and.pred  	%p6, %p5, %p4;
	add.s64 	%rd128, %rd128, 8;
	add.s64 	%rd132, %rd132, 4;
	add.s64 	%rd127, %rd127, 8;
	add.s32 	%r162, %r162, 1;
	@%p6 bra 	BB33_2;

	ld.local.u64 	%rd146, [%rd50];
	ld.local.u64 	%rd147, [%rd50+8];
	ld.local.u64 	%rd148, [%rd50+16];
	ld.local.u64 	%rd149, [%rd50+24];

BB33_4:
	mov.u64 	%rd142, %rd146;
	mov.u64 	%rd143, %rd147;
	mov.u64 	%rd144, %rd148;
	mov.u64 	%rd145, %rd149;
	bar.sync 	0;
	shr.s32 	%r59, %r1, 31;
	shr.u32 	%r60, %r59, 27;
	add.s32 	%r61, %r1, %r60;
	shr.s32 	%r62, %r61, 5;
	cvt.s64.s32	%rd19, %r1;
	mul.wide.s32 	%rd54, %r1, 4;
	mul.wide.s32 	%rd55, %r168, 4;
	mov.u64 	%rd56, _ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp;
	add.s64 	%rd20, %rd56, %rd55;
	add.s64 	%rd21, %rd56, %rd54;
	mul.wide.s32 	%rd57, %r1, 36;
	add.s64 	%rd22, %rd56, %rd57;
	mul.wide.s32 	%rd58, %r62, 4;
	add.s64 	%rd59, %rd56, %rd58;
	add.s64 	%rd23, %rd59, 8;
	add.s32 	%r8, %r1, -32;
	add.s32 	%r9, %r1, -64;
	add.s32 	%r10, %r1, -96;
	add.s32 	%r11, %r1, -128;
	add.s32 	%r12, %r1, -160;
	add.s32 	%r13, %r1, -192;
	add.s32 	%r14, %r1, -224;
	mul.wide.s32 	%rd60, %r168, 8;
	add.s64 	%rd24, %rd56, %rd60;
	ld.local.u32 	%r171, [%rd51];
	ld.local.u32 	%r166, [%rd51+4];
	ld.local.u32 	%r165, [%rd51+8];
	ld.local.u32 	%r164, [%rd51+12];
	mov.u32 	%r58, 0;
	shl.b64 	%rd72, %rd19, 2;
	// inline asm
	mov.u32 %r70, %laneid;
	// inline asm
	mov.u32 	%r167, %r58;

BB33_5:
	mov.u32 	%r23, %r167;
	mov.u32 	%r63, 64;
	sub.s32 	%r64, %r63, %r23;
	setp.lt.s32	%p7, %r64, 4;
	st.shared.u32 	[%rd21+44], %r58;
	st.shared.u32 	[%rd21+1068], %r58;
	st.shared.u32 	[%rd21+2092], %r58;
	st.shared.u32 	[%rd21+3116], %r58;
	st.shared.u32 	[%rd21+4140], %r58;
	st.shared.u32 	[%rd21+5164], %r58;
	st.shared.u32 	[%rd21+6188], %r58;
	st.shared.u32 	[%rd21+7212], %r58;
	st.shared.u32 	[%rd21+8236], %r58;
	mov.u64 	%rd61, 1;
	shl.b64 	%rd62, %rd61, %r64;
	add.s64 	%rd63, %rd62, 4294967295;
	selp.b64	%rd64, %rd63, 4294967311, %p7;
	shr.u64 	%rd65, %rd142, %r23;
	and.b64  	%rd66, %rd65, %rd64;
	and.b64  	%rd67, %rd66, 7;
	shl.b64 	%rd68, %rd67, 10;
	add.s64 	%rd70, %rd56, 44;
	add.s64 	%rd71, %rd70, %rd68;
	add.s64 	%rd73, %rd71, %rd72;
	shr.u64 	%rd74, %rd66, 2;
	and.b64  	%rd75, %rd74, 1073741822;
	add.s64 	%rd29, %rd73, %rd75;
	ld.shared.u16 	%r24, [%rd29];
	add.s32 	%r66, %r24, 1;
	st.shared.u16 	[%rd29], %r66;
	shr.u64 	%rd76, %rd143, %r23;
	and.b64  	%rd77, %rd76, %rd64;
	and.b64  	%rd78, %rd77, 7;
	shl.b64 	%rd79, %rd78, 10;
	add.s64 	%rd80, %rd70, %rd79;
	add.s64 	%rd81, %rd80, %rd72;
	shr.u64 	%rd82, %rd77, 2;
	and.b64  	%rd83, %rd82, 1073741822;
	add.s64 	%rd30, %rd81, %rd83;
	ld.shared.u16 	%r25, [%rd30];
	add.s32 	%r67, %r25, 1;
	st.shared.u16 	[%rd30], %r67;
	shr.u64 	%rd84, %rd144, %r23;
	and.b64  	%rd85, %rd84, %rd64;
	and.b64  	%rd86, %rd85, 7;
	shl.b64 	%rd87, %rd86, 10;
	add.s64 	%rd88, %rd70, %rd87;
	add.s64 	%rd89, %rd88, %rd72;
	shr.u64 	%rd90, %rd85, 2;
	and.b64  	%rd91, %rd90, 1073741822;
	add.s64 	%rd31, %rd89, %rd91;
	ld.shared.u16 	%r26, [%rd31];
	add.s32 	%r68, %r26, 1;
	st.shared.u16 	[%rd31], %r68;
	shr.u64 	%rd92, %rd145, %r23;
	and.b64  	%rd93, %rd92, %rd64;
	and.b64  	%rd94, %rd93, 7;
	shl.b64 	%rd95, %rd94, 10;
	add.s64 	%rd96, %rd70, %rd95;
	add.s64 	%rd97, %rd96, %rd72;
	shr.u64 	%rd98, %rd93, 2;
	and.b64  	%rd99, %rd98, 1073741822;
	add.s64 	%rd32, %rd97, %rd99;
	ld.shared.u16 	%r27, [%rd32];
	add.s32 	%r69, %r27, 1;
	st.shared.u16 	[%rd32], %r69;
	bar.sync 	0;
	ld.shared.u32 	%r28, [%rd22+48];
	ld.shared.u32 	%r29, [%rd22+44];
	add.s32 	%r96, %r28, %r29;
	ld.shared.u32 	%r30, [%rd22+52];
	add.s32 	%r97, %r96, %r30;
	ld.shared.u32 	%r31, [%rd22+56];
	add.s32 	%r98, %r97, %r31;
	ld.shared.u32 	%r32, [%rd22+60];
	add.s32 	%r99, %r98, %r32;
	ld.shared.u32 	%r33, [%rd22+64];
	add.s32 	%r100, %r99, %r33;
	ld.shared.u32 	%r34, [%rd22+68];
	add.s32 	%r101, %r100, %r34;
	ld.shared.u32 	%r35, [%rd22+72];
	add.s32 	%r102, %r101, %r35;
	ld.shared.u32 	%r103, [%rd22+76];
	add.s32 	%r75, %r102, %r103;
	mov.u32 	%r73, 1;
	mov.u32 	%r94, 0;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r75, %r73, %r94;  @p add.u32 r0, r0, %r75;  mov.u32 %r71, r0;}
	// inline asm
	mov.u32 	%r78, 2;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r71, %r78, %r94;  @p add.u32 r0, r0, %r71;  mov.u32 %r76, r0;}
	// inline asm
	mov.u32 	%r83, 4;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r76, %r83, %r94;  @p add.u32 r0, r0, %r76;  mov.u32 %r81, r0;}
	// inline asm
	mov.u32 	%r88, 8;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r81, %r88, %r94;  @p add.u32 r0, r0, %r81;  mov.u32 %r86, r0;}
	// inline asm
	mov.u32 	%r93, 16;
	// inline asm
	{  .reg .u32 r0;  .reg .pred p;  shfl.up.b32 r0|p, %r86, %r93, %r94;  @p add.u32 r0, r0, %r86;  mov.u32 %r91, r0;}
	// inline asm
	setp.ne.s32	%p8, %r70, 31;
	@%p8 bra 	BB33_7;

	st.shared.u32 	[%rd23], %r91;

BB33_7:
	sub.s32 	%r38, %r91, %r75;
	setp.lt.u32	%p1, %r14, 32;
	bar.sync 	0;
	setp.lt.u32	%p9, %r8, 32;
	ld.shared.v2.u32 	{%r104, %r105}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+8];
	selp.b32	%r107, %r104, 0, %p9;
	add.s32 	%r108, %r107, %r38;
	add.s32 	%r110, %r105, %r104;
	setp.lt.u32	%p10, %r9, 32;
	selp.b32	%r111, %r110, 0, %p10;
	add.s32 	%r112, %r111, %r108;
	ld.shared.v2.u32 	{%r113, %r114}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+16];
	add.s32 	%r116, %r113, %r110;
	setp.lt.u32	%p11, %r10, 32;
	selp.b32	%r117, %r116, 0, %p11;
	add.s32 	%r118, %r117, %r112;
	add.s32 	%r120, %r114, %r116;
	setp.lt.u32	%p12, %r11, 32;
	selp.b32	%r121, %r120, 0, %p12;
	add.s32 	%r122, %r121, %r118;
	ld.shared.v2.u32 	{%r123, %r124}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+24];
	add.s32 	%r126, %r123, %r120;
	setp.lt.u32	%p13, %r12, 32;
	selp.b32	%r127, %r126, 0, %p13;
	add.s32 	%r128, %r127, %r122;
	add.s32 	%r130, %r124, %r126;
	setp.lt.u32	%p14, %r13, 32;
	selp.b32	%r131, %r130, 0, %p14;
	add.s32 	%r132, %r131, %r128;
	ld.shared.v2.u32 	{%r133, %r134}, [_ZN19cu_singleblock_sortIyE7argsortEPyPjjy$__cuda_local_var_65516_11_non_const_temp+32];
	add.s32 	%r136, %r133, %r130;
	selp.b32	%r137, %r136, 0, %p1;
	add.s32 	%r138, %r137, %r132;
	add.s32 	%r140, %r134, %r136;
	shl.b32 	%r141, %r140, 16;
	add.s32 	%r142, %r141, %r138;
	add.s32 	%r143, %r29, %r142;
	add.s32 	%r144, %r143, %r28;
	add.s32 	%r145, %r144, %r30;
	add.s32 	%r146, %r145, %r31;
	add.s32 	%r147, %r146, %r32;
	add.s32 	%r148, %r147, %r33;
	add.s32 	%r149, %r148, %r34;
	add.s32 	%r150, %r149, %r35;
	st.shared.u32 	[%rd22+44], %r142;
	st.shared.u32 	[%rd22+48], %r143;
	st.shared.u32 	[%rd22+52], %r144;
	st.shared.u32 	[%rd22+56], %r145;
	st.shared.u32 	[%rd22+60], %r146;
	st.shared.u32 	[%rd22+64], %r147;
	st.shared.u32 	[%rd22+68], %r148;
	st.shared.u32 	[%rd22+72], %r149;
	st.shared.u32 	[%rd22+76], %r150;
	bar.sync 	0;
	ld.shared.u16 	%r151, [%rd29];
	add.s32 	%r39, %r151, %r24;
	ld.shared.u16 	%r152, [%rd30];
	add.s32 	%r40, %r152, %r25;
	ld.shared.u16 	%r153, [%rd31];
	add.s32 	%r41, %r153, %r26;
	ld.shared.u16 	%r154, [%rd32];
	add.s32 	%r42, %r154, %r27;
	bar.sync 	0;
	cvt.u64.u32	%rd33, %r39;
	mul.wide.u32 	%rd100, %r39, 8;
	add.s64 	%rd102, %rd56, %rd100;
	st.shared.u64 	[%rd102], %rd142;
	cvt.u64.u32	%rd34, %r40;
	mul.wide.u32 	%rd103, %r40, 8;
	add.s64 	%rd104, %rd56, %rd103;
	st.shared.u64 	[%rd104], %rd143;
	cvt.u64.u32	%rd35, %r41;
	mul.wide.u32 	%rd105, %r41, 8;
	add.s64 	%rd106, %rd56, %rd105;
	st.shared.u64 	[%rd106], %rd144;
	cvt.u64.u32	%rd36, %r42;
	mul.wide.u32 	%rd107, %r42, 8;
	add.s64 	%rd108, %rd56, %rd107;
	st.shared.u64 	[%rd108], %rd145;
	bar.sync 	0;
	ld.shared.u64 	%rd141, [%rd24];
	ld.shared.u64 	%rd143, [%rd24+8];
	ld.shared.u64 	%rd144, [%rd24+16];
	ld.shared.u64 	%rd145, [%rd24+24];
	bar.sync 	0;
	shl.b64 	%rd109, %rd33, 2;
	add.s64 	%rd111, %rd56, %rd109;
	st.shared.u32 	[%rd111], %r171;
	shl.b64 	%rd112, %rd34, 2;
	add.s64 	%rd113, %rd56, %rd112;
	st.shared.u32 	[%rd113], %r166;
	shl.b64 	%rd114, %rd35, 2;
	add.s64 	%rd115, %rd56, %rd114;
	st.shared.u32 	[%rd115], %r165;
	shl.b64 	%rd116, %rd36, 2;
	add.s64 	%rd117, %rd56, %rd116;
	st.shared.u32 	[%rd117], %r164;
	bar.sync 	0;
	ld.shared.v2.u32 	{%r155, %r156}, [%rd20];
	ld.shared.v2.u32 	{%r157, %r158}, [%rd20+8];
	add.s32 	%r47, %r23, 4;
	setp.gt.s32	%p15, %r47, 63;
	mov.u32 	%r164, %r158;
	mov.u32 	%r165, %r157;
	mov.u32 	%r166, %r156;
	mov.u32 	%r170, %r155;
	@%p15 bra 	BB33_9;

	bar.sync 	0;
	mov.u32 	%r167, %r47;
	mov.u32 	%r171, %r170;
	mov.u64 	%rd142, %rd141;
	bra.uni 	BB33_5;

BB33_9:
	add.u64 	%rd123, %SP, 16;
	cvta.to.local.u64 	%rd122, %rd123;
	setp.lt.u32	%p2, %r168, %r55;
	st.local.u32 	[%rd51+12], %r158;
	st.local.u32 	[%rd51+8], %r157;
	st.local.u32 	[%rd51+4], %r156;
	st.local.u32 	[%rd51], %r155;
	st.local.u64 	[%rd122+24], %rd145;
	st.local.u64 	[%rd122+16], %rd144;
	st.local.u64 	[%rd122+8], %rd143;
	st.local.u64 	[%rd122], %rd141;
	bar.sync 	0;
	@!%p2 bra 	BB33_12;
	bra.uni 	BB33_10;

BB33_10:
	mov.u32 	%r172, 1;
	add.u64 	%rd126, %SP, 16;
	cvta.to.local.u64 	%rd125, %rd126;
	mov.u64 	%rd129, %rd125;

BB33_11:
	mov.u64 	%rd43, %rd141;
	mov.u32 	%r50, %r170;
	mov.u64 	%rd42, %rd51;
	mov.u64 	%rd41, %rd129;
	mul.wide.u32 	%rd118, %r168, 8;
	add.s64 	%rd119, %rd47, %rd118;
	st.u64 	[%rd119], %rd43;
	mul.wide.u32 	%rd120, %r168, 4;
	add.s64 	%rd121, %rd48, %rd120;
	st.u32 	[%rd121], %r50;
	add.s32 	%r168, %r168, 1;
	setp.lt.u32	%p16, %r168, %r55;
	setp.lt.u32	%p17, %r172, 4;
	and.pred  	%p18, %p17, %p16;
	@%p18 bra 	BB33_13;

BB33_12:
	ret;

BB33_13:
	add.s64 	%rd129, %rd41, 8;
	ld.local.u64 	%rd141, [%rd41+8];
	add.s64 	%rd51, %rd42, 4;
	ld.local.u32 	%r170, [%rd42+4];
	add.s32 	%r172, %r172, 1;
	bra.uni 	BB33_11;
}

.visible .entry cu_sign_fix_uint32(
	.param .u64 cu_sign_fix_uint32_param_0,
	.param .u32 cu_sign_fix_uint32_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<8>;
	.reg .s64 	%rd<5>;


	ld.param.u64 	%rd1, [cu_sign_fix_uint32_param_0];
	ld.param.u32 	%r2, [cu_sign_fix_uint32_param_1];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB34_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u32 	%r6, [%rd4];
	xor.b32  	%r7, %r6, -2147483648;
	st.global.u32 	[%rd4], %r7;

BB34_2:
	ret;
}

.visible .func _ZN7signfixIjE7inplaceERj(
	.param .b64 _ZN7signfixIjE7inplaceERj_param_0
)
{
	.reg .s32 	%r<3>;
	.reg .s64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN7signfixIjE7inplaceERj_param_0];
	ld.u32 	%r1, [%rd1];
	xor.b32  	%r2, %r1, -2147483648;
	st.u32 	[%rd1], %r2;
	ret;
}

.visible .entry cu_sign_fix_uint64(
	.param .u64 cu_sign_fix_uint64_param_0,
	.param .u32 cu_sign_fix_uint64_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<6>;
	.reg .s64 	%rd<7>;


	ld.param.u64 	%rd1, [cu_sign_fix_uint64_param_0];
	ld.param.u32 	%r2, [cu_sign_fix_uint64_param_1];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB36_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.u32 	%rd3, %r1, 8;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u64 	%rd5, [%rd4];
	xor.b64  	%rd6, %rd5, -9223372036854775808;
	st.global.u64 	[%rd4], %rd6;

BB36_2:
	ret;
}

.visible .func _ZN7signfixIyE7inplaceERy(
	.param .b64 _ZN7signfixIyE7inplaceERy_param_0
)
{
	.reg .s64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN7signfixIyE7inplaceERy_param_0];
	ld.u64 	%rd2, [%rd1];
	xor.b64  	%rd3, %rd2, -9223372036854775808;
	st.u64 	[%rd1], %rd3;
	ret;
}

.visible .entry cu_invert_uint32(
	.param .u64 cu_invert_uint32_param_0,
	.param .u32 cu_invert_uint32_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<8>;
	.reg .s64 	%rd<5>;


	ld.param.u64 	%rd1, [cu_invert_uint32_param_0];
	ld.param.u32 	%r2, [cu_invert_uint32_param_1];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB38_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u32 	%r6, [%rd4];
	neg.s32 	%r7, %r6;
	st.global.u32 	[%rd4], %r7;

BB38_2:
	ret;
}

.visible .func _ZN8inverterIjE7inplaceERj(
	.param .b64 _ZN8inverterIjE7inplaceERj_param_0
)
{
	.reg .s32 	%r<3>;
	.reg .s64 	%rd<2>;


	ld.param.u64 	%rd1, [_ZN8inverterIjE7inplaceERj_param_0];
	ld.u32 	%r1, [%rd1];
	neg.s32 	%r2, %r1;
	st.u32 	[%rd1], %r2;
	ret;
}

.visible .entry cu_invert_uint64(
	.param .u64 cu_invert_uint64_param_0,
	.param .u32 cu_invert_uint64_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<6>;
	.reg .s64 	%rd<7>;


	ld.param.u64 	%rd1, [cu_invert_uint64_param_0];
	ld.param.u32 	%r2, [cu_invert_uint64_param_1];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB40_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.u32 	%rd3, %r1, 8;
	add.s64 	%rd4, %rd2, %rd3;
	ld.global.u64 	%rd5, [%rd4];
	neg.s64 	%rd6, %rd5;
	st.global.u64 	[%rd4], %rd6;

BB40_2:
	ret;
}

.visible .func _ZN8inverterIyE7inplaceERy(
	.param .b64 _ZN8inverterIyE7inplaceERy_param_0
)
{
	.reg .s64 	%rd<4>;


	ld.param.u64 	%rd1, [_ZN8inverterIyE7inplaceERy_param_0];
	ld.u64 	%rd2, [%rd1];
	neg.s64 	%rd3, %rd2;
	st.u64 	[%rd1], %rd3;
	ret;
}

.visible .entry cu_arange_uint32(
	.param .u64 cu_arange_uint32_param_0,
	.param .u32 cu_arange_uint32_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .s32 	%r<6>;
	.reg .s64 	%rd<5>;


	ld.param.u64 	%rd1, [cu_arange_uint32_param_0];
	ld.param.u32 	%r2, [cu_arange_uint32_param_1];
	mov.u32 	%r3, %ntid.x;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32	%p1, %r1, %r2;
	@%p1 bra 	BB42_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.wide.u32 	%rd3, %r1, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.u32 	[%rd4], %r1;

BB42_2:
	ret;
}

.visible .func _ZN3cub9BlockScanIjLi256ELNS_18BlockScanAlgorithmE0ELi1ELi1ELi350EEC2ERNS2_11TempStorageE(
	.param .b64 _ZN3cub9BlockScanIjLi256ELNS_18BlockScanAlgorithmE0ELi1ELi1ELi350EEC2ERNS2_11TempStorageE_param_0,
	.param .b64 _ZN3cub9BlockScanIjLi256ELNS_18BlockScanAlgorithmE0ELi1ELi1ELi350EEC2ERNS2_11TempStorageE_param_1
)
{
	.reg .s32 	%r<2>;
	.reg .s64 	%rd<3>;


	ld.param.u64 	%rd1, [_ZN3cub9BlockScanIjLi256ELNS_18BlockScanAlgorithmE0ELi1ELi1ELi350EEC2ERNS2_11TempStorageE_param_0];
	ld.param.u64 	%rd2, [_ZN3cub9BlockScanIjLi256ELNS_18BlockScanAlgorithmE0ELi1ELi1ELi350EEC2ERNS2_11TempStorageE_param_1];
	st.u64 	[%rd1], %rd2;
	mov.u32 	%r1, %tid.x;
	st.u32 	[%rd1+8], %r1;
	ret;
}

.visible .func _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj(
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_0,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_1,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_2,
	.param .b64 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_3,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_4,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_5,
	.param .b32 _ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_6
)
{
	.local .align 4 .b8 	__local_depot44[1024];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .s16 	%rs<5>;
	.reg .s32 	%r<63>;
	.reg .s64 	%rd<54>;


	mov.u64 	%SPL, __local_depot44;
	ld.param.u64 	%rd4, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_0];
	ld.param.u64 	%rd5, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_1];
	ld.param.u64 	%rd6, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_2];
	ld.param.u64 	%rd7, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_3];
	ld.param.u32 	%r12, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_4];
	ld.param.u32 	%r13, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_5];
	ld.param.u32 	%r14, [_ZN67_GLOBAL__N__43_tmpxft_00000351_00000000_6_libradix_cpp1_ii_0b4f71c526cu_compute_indices_genericEPhPjS1_S1_jjj_param_6];
	add.u64 	%rd8, %SPL, 0;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r15, 0;
	mov.u64 	%rd53, %rd8;
	mov.u32 	%r61, %r15;

BB44_1:
	mov.u32 	%r2, %r61;
	mov.u64 	%rd2, %rd53;
	st.local.u32 	[%rd2], %r15;
	st.local.u32 	[%rd2+4], %r15;
	st.local.u32 	[%rd2+8], %r15;
	st.local.u32 	[%rd2+12], %r15;
	st.local.u32 	[%rd2+16], %r15;
	st.local.u32 	[%rd2+20], %r15;
	st.local.u32 	[%rd2+24], %r15;
	st.local.u32 	[%rd2+28], %r15;
	st.local.u32 	[%rd2+32], %r15;
	st.local.u32 	[%rd2+36], %r15;
	st.local.u32 	[%rd2+40], %r15;
	st.local.u32 	[%rd2+44], %r15;
	st.local.u32 	[%rd2+48], %r15;
	st.local.u32 	[%rd2+52], %r15;
	st.local.u32 	[%rd2+56], %r15;
	st.local.u32 	[%rd2+60], %r15;
	st.local.u32 	[%rd2+64], %r15;
	st.local.u32 	[%rd2+68], %r15;
	st.local.u32 	[%rd2+72], %r15;
	st.local.u32 	[%rd2+76], %r15;
	st.local.u32 	[%rd2+80], %r15;
	st.local.u32 	[%rd2+84], %r15;
	st.local.u32 	[%rd2+88], %r15;
	st.local.u32 	[%rd2+92], %r15;
	st.local.u32 	[%rd2+96], %r15;
	st.local.u32 	[%rd2+100], %r15;
	st.local.u32 	[%rd2+104], %r15;
	st.local.u32 	[%rd2+108], %r15;
	st.local.u32 	[%rd2+112], %r15;
	st.local.u32 	[%rd2+116], %r15;
	st.local.u32 	[%rd2+120], %r15;
	st.local.u32 	[%rd2+124], %r15;
	add.s64 	%rd3, %rd2, 128;
	add.s32 	%r3, %r2, 32;
	setp.ne.s32	%p1, %r3, 256;
	mov.u64 	%rd53, %rd3;
	mov.u32 	%r61, %r3;
	@%p1 bra 	BB44_1;

	mov.u32 	%r4, %nctaid.x;
	shl.b32 	%r5, %r1, 8;
	mov.u32 	%r62, 0;

BB44_3:
	add.s32 	%r7, %r62, %r5;
	setp.ge.u32	%p2, %r7, %r12;
	@%p2 bra 	BB44_8;

	mad.lo.s32 	%r18, %r7, %r13, %r14;
	cvt.u64.u32	%rd9, %r18;
	add.s64 	%rd10, %rd4, %rd9;
	ld.u8 	%rs1, [%rd10];
	cvt.u64.u16	%rd11, %rs1;
	and.b64  	%rd12, %rd11, 255;
	shl.b64 	%rd13, %rd12, 2;
	add.s64 	%rd14, %rd7, %rd13;
	cvt.u32.u16	%r19, %rs1;
	and.b32  	%r20, %r19, 255;
	mad.lo.s32 	%r21, %r20, %r4, %r1;
	mul.wide.u32 	%rd15, %r21, 4;
	add.s64 	%rd16, %rd6, %rd15;
	add.s64 	%rd17, %rd8, %rd13;
	ld.u32 	%r22, [%rd16];
	ld.u32 	%r23, [%rd14];
	add.s32 	%r24, %r22, %r23;
	ld.local.u32 	%r25, [%rd17];
	add.s32 	%r26, %r24, %r25;
	add.s32 	%r27, %r25, 1;
	st.local.u32 	[%rd17], %r27;
	mul.wide.u32 	%rd18, %r7, 4;
	add.s64 	%rd19, %rd5, %rd18;
	st.u32 	[%rd19], %r26;
	add.s32 	%r8, %r7, 1;
	setp.ge.u32	%p3, %r8, %r12;
	@%p3 bra 	BB44_8;

	mad.lo.s32 	%r29, %r8, %r13, %r14;
	cvt.u64.u32	%rd20, %r29;
	add.s64 	%rd21, %rd4, %rd20;
	ld.u8 	%rs2, [%rd21];
	cvt.u64.u16	%rd22, %rs2;
	and.b64  	%rd23, %rd22, 255;
	shl.b64 	%rd24, %rd23, 2;
	add.s64 	%rd25, %rd7, %rd24;
	cvt.u32.u16	%r30, %rs2;
	and.b32  	%r31, %r30, 255;
	mad.lo.s32 	%r32, %r31, %r4, %r1;
	mul.wide.u32 	%rd26, %r32, 4;
	add.s64 	%rd27, %rd6, %rd26;
	add.s64 	%rd28, %rd8, %rd24;
	ld.u32 	%r33, [%rd27];
	ld.u32 	%r34, [%rd25];
	add.s32 	%r35, %r33, %r34;
	ld.local.u32 	%r36, [%rd28];
	add.s32 	%r37, %r35, %r36;
	add.s32 	%r38, %r36, 1;
	st.local.u32 	[%rd28], %r38;
	mul.wide.u32 	%rd29, %r8, 4;
	add.s64 	%rd30, %rd5, %rd29;
	st.u32 	[%rd30], %r37;
	add.s32 	%r9, %r7, 2;
	setp.ge.u32	%p4, %r9, %r12;
	@%p4 bra 	BB44_8;

	mad.lo.s32 	%r40, %r9, %r13, %r14;
	cvt.u64.u32	%rd31, %r40;
	add.s64 	%rd32, %rd4, %rd31;
	ld.u8 	%rs3, [%rd32];
	cvt.u64.u16	%rd33, %rs3;
	and.b64  	%rd34, %rd33, 255;
	shl.b64 	%rd35, %rd34, 2;
	add.s64 	%rd36, %rd7, %rd35;
	cvt.u32.u16	%r41, %rs3;
	and.b32  	%r42, %r41, 255;
	mad.lo.s32 	%r43, %r42, %r4, %r1;
	mul.wide.u32 	%rd37, %r43, 4;
	add.s64 	%rd38, %rd6, %rd37;
	add.s64 	%rd39, %rd8, %rd35;
	ld.u32 	%r44, [%rd38];
	ld.u32 	%r45, [%rd36];
	add.s32 	%r46, %r44, %r45;
	ld.local.u32 	%r47, [%rd39];
	add.s32 	%r48, %r46, %r47;
	add.s32 	%r49, %r47, 1;
	st.local.u32 	[%rd39], %r49;
	mul.wide.u32 	%rd40, %r9, 4;
	add.s64 	%rd41, %rd5, %rd40;
	st.u32 	[%rd41], %r48;
	add.s32 	%r10, %r7, 3;
	setp.ge.u32	%p5, %r10, %r12;
	@%p5 bra 	BB44_8;

	mad.lo.s32 	%r51, %r10, %r13, %r14;
	cvt.u64.u32	%rd42, %r51;
	add.s64 	%rd43, %rd4, %rd42;
	ld.u8 	%rs4, [%rd43];
	cvt.u64.u16	%rd44, %rs4;
	and.b64  	%rd45, %rd44, 255;
	shl.b64 	%rd46, %rd45, 2;
	add.s64 	%rd47, %rd7, %rd46;
	cvt.u32.u16	%r52, %rs4;
	and.b32  	%r53, %r52, 255;
	mad.lo.s32 	%r54, %r53, %r4, %r1;
	mul.wide.u32 	%rd48, %r54, 4;
	add.s64 	%rd49, %rd6, %rd48;
	add.s64 	%rd50, %rd8, %rd46;
	ld.u32 	%r55, [%rd49];
	ld.u32 	%r56, [%rd47];
	add.s32 	%r57, %r55, %r56;
	ld.local.u32 	%r58, [%rd50];
	add.s32 	%r59, %r57, %r58;
	add.s32 	%r60, %r58, 1;
	st.local.u32 	[%rd50], %r60;
	mul.wide.u32 	%rd51, %r10, 4;
	add.s64 	%rd52, %rd5, %rd51;
	st.u32 	[%rd52], %r59;
	add.s32 	%r62, %r62, 4;
	setp.lt.u32	%p6, %r62, 256;
	@%p6 bra 	BB44_3;

BB44_8:
	ret;
}


