

================================================================
== Vivado HLS Report for 'multiply_a23'
================================================================
* Date:           Thu Oct  6 17:35:54 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        mp3a
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1270201|  3270201|  1270201|  3270201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+
        |- Loop 1         |  1270200|  3270200| 12702 ~ 32702 |          -|          -|   100|    no    |
        | + Loop 1.1      |    12700|    32700|   127 ~ 327   |          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      125|      325|     5 ~ 13    |          -|          -|    25|    no    |
        +-----------------+---------+---------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 7 3 
5 --> 6 
6 --> 7 
7 --> 8 10 
8 --> 9 
9 --> 10 
10 --> 11 13 
11 --> 12 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 16 
16 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @multiply_a23_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 27 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 28 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind" [mp3a/multiply_partA2-3.c:3]   --->   Operation 29 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i14 [ 0, %0 ], [ %add_ln4, %hls_label_0_end ]" [mp3a/multiply_partA2-3.c:4]   --->   Operation 32 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln4_1 = zext i14 %phi_mul1 to i64" [mp3a/multiply_partA2-3.c:4]   --->   Operation 33 'zext' 'zext_ln4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln4 = add i14 %phi_mul1, 100" [mp3a/multiply_partA2-3.c:4]   --->   Operation 34 'add' 'add_ln4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i7 %i_0 to i32" [mp3a/multiply_partA2-3.c:4]   --->   Operation 35 'zext' 'zext_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.48ns)   --->   "%icmp_ln4 = icmp eq i7 %i_0, -28" [mp3a/multiply_partA2-3.c:4]   --->   Operation 36 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 38 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4, label %9, label %hls_label_0_begin" [mp3a/multiply_partA2-3.c:4]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [mp3a/multiply_partA2-3.c:4]   --->   Operation 40 'specregionbegin' 'tmp' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln4_1" [mp3a/multiply_partA2-3.c:10]   --->   Operation 41 'getelementptr' 'A_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln4_1" [mp3a/multiply_partA2-3.c:6]   --->   Operation 42 'getelementptr' 'C_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mp3a/multiply_partA2-3.c:6]   --->   Operation 43 'specinterface' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp slt i32 %zext_ln4, %mC_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 44 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [mp3a/multiply_partA2-3.c:8]   --->   Operation 45 'br' <Predicate = (!icmp_ln4)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [mp3a/multiply_partA2-3.c:23]   --->   Operation 46 'ret' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %hls_label_0_begin ], [ %j, %hls_label_1_end ]"   --->   Operation 47 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %hls_label_0_begin ], [ %add_ln8, %hls_label_1_end ]" [mp3a/multiply_partA2-3.c:8]   --->   Operation 48 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i14 %phi_mul to i64" [mp3a/multiply_partA2-3.c:8]   --->   Operation 49 'zext' 'zext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.81ns)   --->   "%add_ln8 = add i14 %phi_mul, 100" [mp3a/multiply_partA2-3.c:8]   --->   Operation 50 'add' 'add_ln8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i7 %j_0 to i32" [mp3a/multiply_partA2-3.c:8]   --->   Operation 51 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.48ns)   --->   "%icmp_ln8 = icmp eq i7 %j_0, -28" [mp3a/multiply_partA2-3.c:8]   --->   Operation 52 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 53 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [mp3a/multiply_partA2-3.c:8]   --->   Operation 54 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %hls_label_0_end, label %hls_label_1_begin" [mp3a/multiply_partA2-3.c:8]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind" [mp3a/multiply_partA2-3.c:8]   --->   Operation 56 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mp3a/multiply_partA2-3.c:10]   --->   Operation 57 'specinterface' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %j_0 to i14" [mp3a/multiply_partA2-3.c:11]   --->   Operation 58 'zext' 'zext_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln8_1" [mp3a/multiply_partA2-3.c:11]   --->   Operation 59 'getelementptr' 'B_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.81ns)   --->   "%add_ln18_4 = add i14 %phi_mul1, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 60 'add' 'add_ln18_4' <Predicate = (!icmp_ln8)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i14 %add_ln18_4 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 61 'zext' 'zext_ln18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [10000 x i32]* %C, i64 0, i64 %zext_ln18" [mp3a/multiply_partA2-3.c:18]   --->   Operation 62 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %B_addr, [8 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mp3a/multiply_partA2-3.c:11]   --->   Operation 63 'specinterface' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.47ns)   --->   "%icmp_ln17_1 = icmp slt i32 %zext_ln8, %nC_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 64 'icmp' 'icmp_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln17 = and i1 %icmp_ln17, %icmp_ln17_1" [mp3a/multiply_partA2-3.c:17]   --->   Operation 65 'and' 'and_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.76ns)   --->   "br label %3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 66 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [mp3a/multiply_partA2-3.c:22]   --->   Operation 67 'specregionend' 'empty_5' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [mp3a/multiply_partA2-3.c:4]   --->   Operation 68 'br' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%k_0_0 = phi i7 [ 0, %hls_label_1_begin ], [ %add_ln13, %._crit_edge.3 ]" [mp3a/multiply_partA2-3.c:13]   --->   Operation 69 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%k_0_0_cast = zext i7 %k_0_0 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 70 'zext' 'k_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.48ns)   --->   "%icmp_ln13 = icmp eq i7 %k_0_0, -28" [mp3a/multiply_partA2-3.c:13]   --->   Operation 72 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %hls_label_1_end, label %4" [mp3a/multiply_partA2-3.c:13]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln17_2 = icmp slt i32 %k_0_0_cast, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 74 'icmp' 'icmp_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln17_1 = and i1 %and_ln17, %icmp_ln17_2" [mp3a/multiply_partA2-3.c:17]   --->   Operation 75 'and' 'and_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %and_ln17_1, label %5, label %._crit_edge.0" [mp3a/multiply_partA2-3.c:17]   --->   Operation 76 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i7 %k_0_0 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 77 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i7 %k_0_0 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 78 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.81ns)   --->   "%add_ln18_5 = add i14 %phi_mul1, %zext_ln18_2" [mp3a/multiply_partA2-3.c:18]   --->   Operation 79 'add' 'add_ln18_5' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i14 %add_ln18_5 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 80 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_3" [mp3a/multiply_partA2-3.c:18]   --->   Operation 81 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_6)   --->   "%mul_ln18_4 = mul i14 %zext_ln18_1, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 82 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_6 = add i14 %mul_ln18_4, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 83 'add' 'add_ln18_6' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i14 %add_ln18_6 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 84 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 85 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 86 'load' 'A_load' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 87 'load' 'B_load' <Predicate = (!icmp_ln13 & and_ln17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1) nounwind" [mp3a/multiply_partA2-3.c:21]   --->   Operation 88 'specregionend' 'empty_4' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "br label %2" [mp3a/multiply_partA2-3.c:8]   --->   Operation 89 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 90 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 90 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 91 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 91 'load' 'B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 92 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 92 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 93 [1/1] (8.51ns)   --->   "%mul_ln18 = mul nsw i32 %B_load, %A_load" [mp3a/multiply_partA2-3.c:18]   --->   Operation 93 'mul' 'mul_ln18' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 94 'load' 'C_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 7 <SV = 6> <Delay = 9.63>
ST_7 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln18 = add nsw i32 %mul_ln18, %C_load" [mp3a/multiply_partA2-3.c:18]   --->   Operation 95 'add' 'add_ln18' <Predicate = (and_ln17_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (3.25ns)   --->   "store i32 %add_ln18, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 96 'store' <Predicate = (and_ln17_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [mp3a/multiply_partA2-3.c:19]   --->   Operation 97 'br' <Predicate = (and_ln17_1)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln13 = or i7 %k_0_0, 1" [mp3a/multiply_partA2-3.c:13]   --->   Operation 98 'or' 'or_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %or_ln13 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 99 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (2.47ns)   --->   "%icmp_ln17_3 = icmp slt i32 %zext_ln13, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 100 'icmp' 'icmp_ln17_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln17_2 = and i1 %and_ln17, %icmp_ln17_3" [mp3a/multiply_partA2-3.c:17]   --->   Operation 101 'and' 'and_ln17_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %and_ln17_2, label %6, label %._crit_edge.1" [mp3a/multiply_partA2-3.c:17]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i7 %or_ln13 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 103 'zext' 'zext_ln18_5' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i7 %or_ln13 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 104 'zext' 'zext_ln18_6' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.81ns)   --->   "%add_ln18_7 = add i14 %phi_mul1, %zext_ln18_6" [mp3a/multiply_partA2-3.c:18]   --->   Operation 105 'add' 'add_ln18_7' <Predicate = (and_ln17_2)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i14 %add_ln18_7 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 106 'zext' 'zext_ln18_7' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_7" [mp3a/multiply_partA2-3.c:18]   --->   Operation 107 'getelementptr' 'A_addr_2' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_8)   --->   "%mul_ln18_5 = mul i14 %zext_ln18_5, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 108 'mul' 'mul_ln18_5' <Predicate = (and_ln17_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_8 = add i14 %mul_ln18_5, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 109 'add' 'add_ln18_8' <Predicate = (and_ln17_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i14 %add_ln18_8 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 110 'zext' 'zext_ln18_8' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_8" [mp3a/multiply_partA2-3.c:18]   --->   Operation 111 'getelementptr' 'B_addr_2' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_7 : Operation 112 [2/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 112 'load' 'A_load_1' <Predicate = (and_ln17_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_7 : Operation 113 [2/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 113 'load' 'B_load_1' <Predicate = (and_ln17_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 114 [1/2] (3.25ns)   --->   "%A_load_1 = load i32* %A_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 114 'load' 'A_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 115 [1/2] (3.25ns)   --->   "%B_load_1 = load i32* %B_addr_2, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 115 'load' 'B_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_8 : Operation 116 [2/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 116 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 117 [1/1] (8.51ns)   --->   "%mul_ln18_1 = mul nsw i32 %B_load_1, %A_load_1" [mp3a/multiply_partA2-3.c:18]   --->   Operation 117 'mul' 'mul_ln18_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/2] (3.25ns)   --->   "%C_load_1 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 118 'load' 'C_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 9.63>
ST_10 : Operation 119 [1/1] (2.55ns)   --->   "%add_ln18_1 = add nsw i32 %mul_ln18_1, %C_load_1" [mp3a/multiply_partA2-3.c:18]   --->   Operation 119 'add' 'add_ln18_1' <Predicate = (and_ln17_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (3.25ns)   --->   "store i32 %add_ln18_1, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 120 'store' <Predicate = (and_ln17_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [mp3a/multiply_partA2-3.c:19]   --->   Operation 121 'br' <Predicate = (and_ln17_2)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln13_1 = or i7 %k_0_0, 2" [mp3a/multiply_partA2-3.c:13]   --->   Operation 122 'or' 'or_ln13_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i7 %or_ln13_1 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 123 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln17_4 = icmp slt i32 %zext_ln13_1, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 124 'icmp' 'icmp_ln17_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.97ns)   --->   "%and_ln17_3 = and i1 %and_ln17, %icmp_ln17_4" [mp3a/multiply_partA2-3.c:17]   --->   Operation 125 'and' 'and_ln17_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %and_ln17_3, label %7, label %._crit_edge.2" [mp3a/multiply_partA2-3.c:17]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i7 %or_ln13_1 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 127 'zext' 'zext_ln18_9' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i7 %or_ln13_1 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 128 'zext' 'zext_ln18_10' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.81ns)   --->   "%add_ln18_9 = add i14 %phi_mul1, %zext_ln18_10" [mp3a/multiply_partA2-3.c:18]   --->   Operation 129 'add' 'add_ln18_9' <Predicate = (and_ln17_3)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i14 %add_ln18_9 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 130 'zext' 'zext_ln18_11' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 131 'getelementptr' 'A_addr_3' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_10)   --->   "%mul_ln18_6 = mul i14 %zext_ln18_9, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 132 'mul' 'mul_ln18_6' <Predicate = (and_ln17_3)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 133 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_10 = add i14 %mul_ln18_6, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 133 'add' 'add_ln18_10' <Predicate = (and_ln17_3)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i14 %add_ln18_10 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 134 'zext' 'zext_ln18_12' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_12" [mp3a/multiply_partA2-3.c:18]   --->   Operation 135 'getelementptr' 'B_addr_3' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_10 : Operation 136 [2/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 136 'load' 'A_load_2' <Predicate = (and_ln17_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 137 [2/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 137 'load' 'B_load_2' <Predicate = (and_ln17_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 138 [1/2] (3.25ns)   --->   "%A_load_2 = load i32* %A_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 138 'load' 'A_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 139 [1/2] (3.25ns)   --->   "%B_load_2 = load i32* %B_addr_3, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 139 'load' 'B_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_11 : Operation 140 [2/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 140 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 141 [1/1] (8.51ns)   --->   "%mul_ln18_2 = mul nsw i32 %B_load_2, %A_load_2" [mp3a/multiply_partA2-3.c:18]   --->   Operation 141 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/2] (3.25ns)   --->   "%C_load_2 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 142 'load' 'C_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 13 <SV = 12> <Delay = 9.63>
ST_13 : Operation 143 [1/1] (2.55ns)   --->   "%add_ln18_2 = add nsw i32 %mul_ln18_2, %C_load_2" [mp3a/multiply_partA2-3.c:18]   --->   Operation 143 'add' 'add_ln18_2' <Predicate = (and_ln17_3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (3.25ns)   --->   "store i32 %add_ln18_2, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 144 'store' <Predicate = (and_ln17_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [mp3a/multiply_partA2-3.c:19]   --->   Operation 145 'br' <Predicate = (and_ln17_3)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln13_2 = or i7 %k_0_0, 3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 146 'or' 'or_ln13_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i7 %or_ln13_2 to i32" [mp3a/multiply_partA2-3.c:13]   --->   Operation 147 'zext' 'zext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (2.47ns)   --->   "%icmp_ln17_5 = icmp slt i32 %zext_ln13_2, %nA_read" [mp3a/multiply_partA2-3.c:17]   --->   Operation 148 'icmp' 'icmp_ln17_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.97ns)   --->   "%and_ln17_4 = and i1 %and_ln17, %icmp_ln17_5" [mp3a/multiply_partA2-3.c:17]   --->   Operation 149 'and' 'and_ln17_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %and_ln17_4, label %8, label %._crit_edge.3" [mp3a/multiply_partA2-3.c:17]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i7 %or_ln13_2 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 151 'zext' 'zext_ln18_13' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i7 %or_ln13_2 to i14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 152 'zext' 'zext_ln18_14' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (1.81ns)   --->   "%add_ln18_11 = add i14 %phi_mul1, %zext_ln18_14" [mp3a/multiply_partA2-3.c:18]   --->   Operation 153 'add' 'add_ln18_11' <Predicate = (and_ln17_4)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i14 %add_ln18_11 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 154 'zext' 'zext_ln18_15' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr [10000 x i32]* %A, i64 0, i64 %zext_ln18_15" [mp3a/multiply_partA2-3.c:18]   --->   Operation 155 'getelementptr' 'A_addr_4' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (3.36ns) (grouped into DSP with root node add_ln18_12)   --->   "%mul_ln18_7 = mul i14 %zext_ln18_13, 100" [mp3a/multiply_partA2-3.c:18]   --->   Operation 156 'mul' 'mul_ln18_7' <Predicate = (and_ln17_4)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 157 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln18_12 = add i14 %mul_ln18_7, %zext_ln11" [mp3a/multiply_partA2-3.c:18]   --->   Operation 157 'add' 'add_ln18_12' <Predicate = (and_ln17_4)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i14 %add_ln18_12 to i64" [mp3a/multiply_partA2-3.c:18]   --->   Operation 158 'zext' 'zext_ln18_16' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr [10000 x i32]* %B, i64 0, i64 %zext_ln18_16" [mp3a/multiply_partA2-3.c:18]   --->   Operation 159 'getelementptr' 'B_addr_4' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_13 : Operation 160 [2/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 160 'load' 'A_load_3' <Predicate = (and_ln17_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_13 : Operation 161 [2/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 161 'load' 'B_load_3' <Predicate = (and_ln17_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 162 [1/2] (3.25ns)   --->   "%A_load_3 = load i32* %A_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 162 'load' 'A_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 163 [1/2] (3.25ns)   --->   "%B_load_3 = load i32* %B_addr_4, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 163 'load' 'B_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_14 : Operation 164 [2/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 164 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 15 <SV = 14> <Delay = 8.51>
ST_15 : Operation 165 [1/1] (8.51ns)   --->   "%mul_ln18_3 = mul nsw i32 %B_load_3, %A_load_3" [mp3a/multiply_partA2-3.c:18]   --->   Operation 165 'mul' 'mul_ln18_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 166 [1/2] (3.25ns)   --->   "%C_load_3 = load i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 166 'load' 'C_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 16 <SV = 15> <Delay = 5.80>
ST_16 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln18_3 = add nsw i32 %mul_ln18_3, %C_load_3" [mp3a/multiply_partA2-3.c:18]   --->   Operation 167 'add' 'add_ln18_3' <Predicate = (and_ln17_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (3.25ns)   --->   "store i32 %add_ln18_3, i32* %C_addr_1, align 4" [mp3a/multiply_partA2-3.c:18]   --->   Operation 168 'store' <Predicate = (and_ln17_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [mp3a/multiply_partA2-3.c:19]   --->   Operation 169 'br' <Predicate = (and_ln17_4)> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (1.87ns)   --->   "%add_ln13 = add i7 %k_0_0, 4" [mp3a/multiply_partA2-3.c:13]   --->   Operation 170 'add' 'add_ln13' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "br label %3" [mp3a/multiply_partA2-3.c:13]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mp3a/multiply_partA2-3.c:4) [25]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mp3a/multiply_partA2-3.c:4) [25]  (0 ns)
	'icmp' operation ('icmp_ln17', mp3a/multiply_partA2-3.c:17) [39]  (2.47 ns)

 <State 3>: 3.45ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mp3a/multiply_partA2-3.c:8) [42]  (0 ns)
	'icmp' operation ('icmp_ln17_1', mp3a/multiply_partA2-3.c:17) [60]  (2.47 ns)
	'and' operation ('and_ln17', mp3a/multiply_partA2-3.c:17) [61]  (0.978 ns)

 <State 4>: 9.63ns
The critical path consists of the following:
	'phi' operation ('k_0_0', mp3a/multiply_partA2-3.c:13) with incoming values : ('add_ln13', mp3a/multiply_partA2-3.c:13) [64]  (0 ns)
	'mul' operation of DSP[80] ('mul_ln18_4', mp3a/multiply_partA2-3.c:18) [79]  (3.36 ns)
	'add' operation of DSP[80] ('add_ln18_6', mp3a/multiply_partA2-3.c:18) [80]  (3.02 ns)
	'getelementptr' operation ('B_addr_1', mp3a/multiply_partA2-3.c:18) [82]  (0 ns)
	'load' operation ('B_load', mp3a/multiply_partA2-3.c:18) on array 'B' [84]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load', mp3a/multiply_partA2-3.c:18) on array 'A' [83]  (3.25 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', mp3a/multiply_partA2-3.c:18) [85]  (8.51 ns)

 <State 7>: 9.63ns
The critical path consists of the following:
	'or' operation ('or_ln13', mp3a/multiply_partA2-3.c:13) [91]  (0 ns)
	'mul' operation of DSP[103] ('mul_ln18_5', mp3a/multiply_partA2-3.c:18) [102]  (3.36 ns)
	'add' operation of DSP[103] ('add_ln18_8', mp3a/multiply_partA2-3.c:18) [103]  (3.02 ns)
	'getelementptr' operation ('B_addr_2', mp3a/multiply_partA2-3.c:18) [105]  (0 ns)
	'load' operation ('B_load_1', mp3a/multiply_partA2-3.c:18) on array 'B' [107]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load_1', mp3a/multiply_partA2-3.c:18) on array 'A' [106]  (3.25 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_1', mp3a/multiply_partA2-3.c:18) [108]  (8.51 ns)

 <State 10>: 9.63ns
The critical path consists of the following:
	'or' operation ('or_ln13_1', mp3a/multiply_partA2-3.c:13) [114]  (0 ns)
	'mul' operation of DSP[126] ('mul_ln18_6', mp3a/multiply_partA2-3.c:18) [125]  (3.36 ns)
	'add' operation of DSP[126] ('add_ln18_10', mp3a/multiply_partA2-3.c:18) [126]  (3.02 ns)
	'getelementptr' operation ('B_addr_3', mp3a/multiply_partA2-3.c:18) [128]  (0 ns)
	'load' operation ('B_load_2', mp3a/multiply_partA2-3.c:18) on array 'B' [130]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load_2', mp3a/multiply_partA2-3.c:18) on array 'A' [129]  (3.25 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_2', mp3a/multiply_partA2-3.c:18) [131]  (8.51 ns)

 <State 13>: 9.63ns
The critical path consists of the following:
	'or' operation ('or_ln13_2', mp3a/multiply_partA2-3.c:13) [137]  (0 ns)
	'mul' operation of DSP[149] ('mul_ln18_7', mp3a/multiply_partA2-3.c:18) [148]  (3.36 ns)
	'add' operation of DSP[149] ('add_ln18_12', mp3a/multiply_partA2-3.c:18) [149]  (3.02 ns)
	'getelementptr' operation ('B_addr_4', mp3a/multiply_partA2-3.c:18) [151]  (0 ns)
	'load' operation ('B_load_3', mp3a/multiply_partA2-3.c:18) on array 'B' [153]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load_3', mp3a/multiply_partA2-3.c:18) on array 'A' [152]  (3.25 ns)

 <State 15>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln18_3', mp3a/multiply_partA2-3.c:18) [154]  (8.51 ns)

 <State 16>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln18_3', mp3a/multiply_partA2-3.c:18) [156]  (2.55 ns)
	'store' operation ('store_ln18', mp3a/multiply_partA2-3.c:18) of variable 'add_ln18_3', mp3a/multiply_partA2-3.c:18 on array 'C' [157]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
