{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1466712943584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1466712943592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 23 16:15:43 2016 " "Processing started: Thu Jun 23 16:15:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1466712943592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712943592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_dCollideSpheres -c fpga_dCollideSpheres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712943593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1466712944302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "approx_fp_sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file approx_fp_sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 approx_fp_sqrt " "Found entity 1: approx_fp_sqrt" {  } { { "approx_fp_sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/approx_fp_sqrt.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myjtag.v 1 1 " "Found 1 design units, including 1 entities, in source file myjtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 myjtag " "Found entity 1: myjtag" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/myjtag.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/sqrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/multiply.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/divider.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "distancecalc.v 1 1 " "Found 1 design units, including 1 entities, in source file distancecalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcPointsDistance3 " "Found entity 1: dCalcPointsDistance3" {  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/DistanceCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/DE2_115.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK dCollideSpheres.v(4) " "Verilog HDL Declaration information at dCollideSpheres.v(4): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/dCollideSpheres.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466712953494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK0 clk0 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK0\" differs only in case from object \"clk0\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466712953494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK1 clk1 dCollideSpheres.v(43) " "Verilog HDL Declaration information at dCollideSpheres.v(43): object \"CLK1\" differs only in case from object \"clk1\" in the same scope" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/dCollideSpheres.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1466712953494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcollidespheres.v 1 1 " "Found 1 design units, including 1 entities, in source file dcollidespheres.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCollideSpheres " "Found entity 1: dCollideSpheres" {  } { { "dCollideSpheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/dCollideSpheres.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalcvectorlength3.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalcvectorlength3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dCalcVectorLength3 " "Found entity 1: dCalcVectorLength3" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/dCalcVectorLength3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.v 1 1 " "Found 1 design units, including 1 entities, in source file add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug " "Found entity 1: jtag_debug" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx " "Found entity 1: jtag_rxtx" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_rxtx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_rxtx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_rxtx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_rxtx_rdy " "Found entity 1: jtag_rxtx_rdy" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_rxtx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider2 " "Found entity 1: divider2" {  } { { "Verilog1.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/Verilog1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tx " "Found entity 1: jtag_tx" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_tx_rdy.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_tx_rdy.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_tx_rdy " "Found entity 1: jtag_tx_rdy" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx_rdy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953519 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_sp_sr_sw.v(41) " "Verilog HDL warning at ram_sp_sr_sw.v(41): extended using \"x\" or \"z\"" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1466712953521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_sp_sr_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_sp_sr_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_sp_sr_sw " "Found entity 1: ram_sp_sr_sw" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712953522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_z_wire1 sqrt.v(162) " "Verilog HDL Implicit Net warning at sqrt.v(162): created implicit net for \"output_z_wire1\"" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/sqrt.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_debug.v(20) " "Verilog HDL Implicit Net warning at jtag_debug.v(20): created implicit net for \"e1dr\"" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_debug.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx.v(22) " "Verilog HDL Implicit Net warning at jtag_rxtx.v(22): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_rxtx.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_rxtx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_rxtx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_rxtx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_rxtx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_tx.v(21) " "Verilog HDL Implicit Net warning at jtag_tx.v(21): created implicit net for \"e1dr\"" {  } { { "jtag_tx.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1dr jtag_tx_rdy.v(23) " "Verilog HDL Implicit Net warning at jtag_tx_rdy.v(23): created implicit net for \"e1dr\"" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx_rdy.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953522 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_dcollidespheres.v 1 1 " "Using design file fpga_dcollidespheres.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_dCollideSpheres " "Found entity 1: fpga_dCollideSpheres" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712953574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1466712953574 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fpga_dcollidespheres.v(98) " "Verilog HDL Instantiation warning at fpga_dcollidespheres.v(98): instance has no name" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1466712953574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_dCollideSpheres " "Elaborating entity \"fpga_dCollideSpheres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1466712953575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key0 fpga_dcollidespheres.v(55) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(55): object \"key0\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466712953576 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug fpga_dcollidespheres.v(60) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(60): object \"debug\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466712953576 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset fpga_dcollidespheres.v(61) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(61): object \"reset\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466712953576 "|fpga_dCollideSpheres"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag fpga_dcollidespheres.v(62) " "Verilog HDL or VHDL warning at fpga_dcollidespheres.v(62): object \"flag\" assigned a value but never read" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466712953576 "|fpga_dCollideSpheres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_tx_rdy jtag_tx_rdy:jtag0 " "Elaborating entity \"jtag_tx_rdy\" for hierarchy \"jtag_tx_rdy:jtag0\"" {  } { { "fpga_dcollidespheres.v" "jtag0" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_tx_rdy.v(62) " "Verilog HDL assignment warning at jtag_tx_rdy.v(62): truncated value with size 32 to match size of target (9)" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx_rdy.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466712953594 "|fpga_dCollideSpheres|jtag_tx_rdy:jtag0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_tx_rdy.v(72) " "Verilog HDL Case Statement information at jtag_tx_rdy.v(72): all case item expressions in this case statement are onehot" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx_rdy.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1466712953595 "|fpga_dCollideSpheres|jtag_tx_rdy:jtag0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "count jtag_tx_rdy.v(3) " "Output port \"count\" at jtag_tx_rdy.v(3) has no driver" {  } { { "jtag_tx_rdy.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx_rdy.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1466712953595 "|fpga_dCollideSpheres|jtag_tx_rdy:jtag0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myjtag jtag_tx_rdy:jtag0\|myjtag:myjtag_inst " "Elaborating entity \"myjtag\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\"" {  } { { "jtag_tx_rdy.v" "myjtag_inst" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_tx_rdy.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "sld_virtual_jtag_component" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/myjtag.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/myjtag.v" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712953658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712953658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712953658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712953658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712953658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712953658 ""}  } { { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/myjtag.v" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466712953658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953680 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "myjtag.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/myjtag.v" 126 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712953708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712954151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_tx_rdy:jtag0\|myjtag:myjtag_inst\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712954223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug jtag_debug:jtag1 " "Elaborating entity \"jtag_debug\" for hierarchy \"jtag_debug:jtag1\"" {  } { { "fpga_dcollidespheres.v" "jtag1" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712954248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux_input jtag_debug.v(5) " "Verilog HDL or VHDL warning at jtag_debug.v(5): object \"aux_input\" assigned a value but never read" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_debug.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466712954249 "|fpga_dCollideSpheres|jtag_debug:jtag1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 jtag_debug.v(54) " "Verilog HDL assignment warning at jtag_debug.v(54): truncated value with size 32 to match size of target (9)" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_debug.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1466712954250 "|fpga_dCollideSpheres|jtag_debug:jtag1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "jtag_debug.v(64) " "Verilog HDL Case Statement information at jtag_debug.v(64): all case item expressions in this case statement are onehot" {  } { { "jtag_debug.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/jtag_debug.v" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1466712954250 "|fpga_dCollideSpheres|jtag_debug:jtag1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sp_sr_sw ram_sp_sr_sw:comb_4 " "Elaborating entity \"ram_sp_sr_sw\" for hierarchy \"ram_sp_sr_sw:comb_4\"" {  } { { "fpga_dcollidespheres.v" "comb_4" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712954282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_r ram_sp_sr_sw.v(35) " "Verilog HDL or VHDL warning at ram_sp_sr_sw.v(35): object \"oe_r\" assigned a value but never read" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1466712954283 "|fpga_dCollideSpheres|ram_sp_sr_sw:comb_4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c224 " "Found entity 1: altsyncram_c224" {  } { { "db/altsyncram_c224.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/altsyncram_c224.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712958771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712958771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712959310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712959310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712959428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712959428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rji " "Found entity 1: cntr_rji" {  } { { "db/cntr_rji.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/cntr_rji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712959584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712959584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712959644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712959644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712959729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712959729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712959877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712959877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712959934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712959934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712960012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712960012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712960070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712960070 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712960997 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1466712961186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.23.16:16:05 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl " "2016.06.23.16:16:05 Progress: Loading sldf5630396/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712965064 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712967175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712967383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712968750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712968788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712968835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712968902 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712968910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712968910 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1466712969600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf5630396/alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/ip/sldf5630396/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712969742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712969742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712969818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712969818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712969820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712969820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712969843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712969843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712969896 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712969896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712969896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/ip/sldf5630396/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712969929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712969929 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[0\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[0\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[1\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[1\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[2\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[2\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[3\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[3\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[4\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[4\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[5\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[5\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[6\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[6\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[7\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[7\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[8\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[8\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[9\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[9\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[10\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[10\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[11\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[11\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[12\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[12\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[13\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[13\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[14\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[14\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[15\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[15\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[16\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[16\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[17\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[17\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[18\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[18\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[19\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[19\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[20\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[20\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[21\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[21\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[22\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[22\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[23\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[23\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[24\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[24\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[25\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[25\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[26\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[26\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[27\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[27\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[28\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[28\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[29\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[29\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[30\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[30\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ram_sp_sr_sw:comb_4\|dataout\[31\] " "Converted tri-state buffer \"ram_sp_sr_sw:comb_4\|dataout\[31\]\" feeding internal logic into a wire" {  } { { "ram_sp_sr_sw.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/ram_sp_sr_sw.v" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1466712972027 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1466712972027 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_sp_sr_sw:comb_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_sp_sr_sw:comb_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK1 " "Parameter OUTDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1466712972297 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1466712972297 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1466712972297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_sp_sr_sw:comb_4\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram_sp_sr_sw:comb_4\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712972359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_sp_sr_sw:comb_4\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram_sp_sr_sw:comb_4\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1466712972359 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1466712972359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcc1 " "Found entity 1: altsyncram_mcc1" {  } { { "db/altsyncram_mcc1.tdf" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/db/altsyncram_mcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1466712972412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712972412 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712973604 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1466712974171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1466712974172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712974377 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dCollideSpheres.map.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dCollideSpheres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712975150 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 1751 0 0 1718 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 1751 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1718 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1466712976747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1466712977144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1466712977144 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466712978557 "|fpga_dCollideSpheres|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466712978557 "|fpga_dCollideSpheres|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466712978557 "|fpga_dCollideSpheres|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466712978557 "|fpga_dCollideSpheres|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466712978557 "|fpga_dCollideSpheres|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW " "No output dependent on input pin \"SW\"" {  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/oh boy, here we go again/fpga_jtag_data_ready_test/fpga_dcollidespheres.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1466712978557 "|fpga_dCollideSpheres|SW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1466712978557 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13281 " "Implemented 13281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1466712978559 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1466712978559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12377 " "Implemented 12377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1466712978559 ""} { "Info" "ICUT_CUT_TM_RAMS" "891 " "Implemented 891 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1466712978559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1466712978559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1466712978636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 23 16:16:18 2016 " "Processing ended: Thu Jun 23 16:16:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1466712978636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1466712978636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1466712978636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1466712978636 ""}
