(edif ROM_COMBO_mode3_14deg
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 3 16 20 46 26)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ROM_COMBO_mode3_14deg.ngc ROM_COMBO_mode3_14deg.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB8BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RSTBRST
              (direction INPUT)
            )
            (port ENBRDEN
              (direction INPUT)
            )
            (port REGCEA
              (direction INPUT)
            )
            (port ENAWREN
              (direction INPUT)
            )
            (port CLKAWRCLK
              (direction INPUT)
            )
            (port CLKBRDCLK
              (direction INPUT)
            )
            (port REGCEBREGCE
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port (array (rename WEAWEL "WEAWEL<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEBWEU "WEBWEU<1:0>") 2)
              (direction INPUT))
            (port (array (rename ADDRAWRADDR "ADDRAWRADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBRDADDR "ADDRBRDADDR<12:0>") 13)
              (direction INPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library ROM_COMBO_mode3_14deg_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ROM_COMBO_mode3_14deg
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<13:0>") 14)
              (direction INPUT))
            (port (array (rename douta "douta<15:0>") 16)
              (direction OUTPUT))
            (designator "6slx9tqg144-2")
            (property TYPE (string "ROM_COMBO_mode3_14deg") (owner "Xilinx"))
            (property BUS_INFO (string "14:INPUT:addra<13:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:douta<15:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "ROM_COMBO_mode3_14deg,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "ROM_COMBO_mode3_14deg,blk_mem_gen_v7_3,{c_addra_width=14,c_addrb_width=14,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=/home/delkov/Documents/MOJO/_cg/,c_enable_32bit_address=0,c_family=spartan6,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=ROM_COMBO_mode3_14deg.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=10600,c_read_depth_b=10600,c_read_width_a=16,c_read_width_b=16,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=10600,c_write_depth_b=10600,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=16,c_write_width_b=16,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ROM_COMBO_mode3_14deg_ROM_COMBO_mode3_14deg") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux19")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF8F888F888F88") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux181")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux181") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux171")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux181") (owner "Xilinx"))
              (property INIT (string "01000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31") (owner "Xilinx"))
              (property INIT (string "02") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_4__PWR_16_o_equal_21_o_4_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[4]_PWR_16_o_equal_21_o<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31") (owner "Xilinx"))
              (property INIT (string "01000000") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "BC51B191E5C08F411B052205CCEE17A2B50C6C122F886932D0A1CE4AAB90A4F4") (owner "Xilinx"))
              (property INIT_01 (string "805DCAB72F8FBC471306FBCA77DDFA59CCDB69D5CA53BB4F52B7AD19312E9494") (owner "Xilinx"))
              (property INIT_02 (string "DF405B1107408DEB13B3E15828572F9CEC66C1A49E1FABD4A0A7D7D7FF5FD222") (owner "Xilinx"))
              (property INIT_03 (string "ED131313AF8F6288BF1CC1CE3D80DE16EF1E02A2F94C643AC1C1E945B4C4F1C1") (owner "Xilinx"))
              (property INIT_04 (string "DC3E53A6F01D7D427AD9B9339069CB4BFA85F5A08282AAFFD777D008DFA36ADB") (owner "Xilinx"))
              (property INIT_05 (string "4788AA1D94CE3C85CA52EE1A57F6AD19313ED0D1EC14F191B4D488070E445255") (owner "Xilinx"))
              (property INIT_06 (string "02FB4ECC78775568CC6FAAB468249385EEBBD266900996827B1BA9575707B39B") (owner "Xilinx"))
              (property INIT_07 (string "163575A531B052A0353EC4C716B9ED0F1EEC4E7037DF24330FA3781E39BC5C08") (owner "Xilinx"))
              (property INIT_08 (string "4479CD2BEAFD2825F5F57FAA0A22807DD2A76BC9438644ECED0F83755C051A4D") (owner "Xilinx"))
              (property INIT_09 (string "03F5616F919653E9E94B0EB91B65228A34731EB728DE3BE91C5C02AB7AD8EE66") (owner "Xilinx"))
              (property INIT_0A (string "7D28A0A57FFF5F75F02897E27E9C12C311B9BC5AF7200D414E444B7021F064E5") (owner "Xilinx"))
              (property INIT_0B (string "47BCBC1E1AEC4E70768F73664FA37DCB6FB94D0D57FF2BCDBA66513CD87A5EA9") (owner "Xilinx"))
              (property INIT_0C (string "1F30F53886C22B99428704E9A85AA63118D40A541B3170A070E443F0217BC4C6") (owner "Xilinx"))
              (property INIT_0D (string "A1FD55521C387920284E15EC60A3339464CB506C896F5DADA0B3C911A4F46FFB") (owner "Xilinx"))
              (property INIT_0E (string "5F55D5DD7557012C6C35F6DA55D925F2669066EE0839A82E4D6DF1A39C154A08") (owner "Xilinx"))
              (property INIT_0F (string "C9402F554A08A007504BBCF4B79B409835F666C106EBC94CF87AD97505B38D01") (owner "Xilinx"))
              (property INIT_10 (string "5A4EB0FEA8820A0DFC02741BB9E0A3CF058C60A5338413BAFD0CBD6B9C001CEE") (owner "Xilinx"))
              (property INIT_11 (string "CB574B1BA4AFFDD75F55FD56251ECDA5F2C655C961E16590433EA819A826CF02") (owner "Xilinx"))
              (property INIT_12 (string "7D7192160E1865EAFDD75F02AA1FE34ECCB5F693405935F464D1466FA8596834") (owner "Xilinx"))
              (property INIT_13 (string "277879FA6EA81E5870FEA4D71E16FF9AB7878D9C8293074D25F064C19A73FD4C") (owner "Xilinx"))
              (property INIT_14 (string "6DB1B77E4DAB4EBD5E1933EBF4820A5D5D7583D306B89E2465D5B1D74D0C6933") (owner "Xilinx"))
              (property INIT_15 (string "34492CF1E36B41DD13A55A5936FAB5FF5F5D5F75D29246EBDD413481E5825119") (owner "Xilinx"))
              (property INIT_16 (string "B0D7244E38E4F2AB10D853E20B4C66BFA0BF5A080A2897A613AF88513080E482") (owner "Xilinx"))
              (property INIT_17 (string "2D8DB1C3611A69B1B7FE040944F61F144B85522AA201577A83E313BEA81469D4") (owner "Xilinx"))
              (property INIT_18 (string "F9D13888E482311B2CB187D2C55D059774311A40577DF555D77FC2F2467AFD45") (owner "Xilinx"))
              (property INIT_19 (string "C40A70D579C8B187E11B16C4C283935C1102A0E70E14077DF5E2820BD6B6C24F") (owner "Xilinx"))
              (property INIT_1A (string "550F558E9B6089900395647F2EED95F9B7186042CE2D2060426DE4B3F30B8663") (owner "Xilinx"))
              (property INIT_1B (string "02D1062D557DF575024B39D272901B0490A8CEE614B6556403C741F190D83DF5") (owner "Xilinx"))
              (property INIT_1C (string "5CB203977B2550E44B7000A2A008963A915D86576C0312B43B9902B901D14B18") (owner "Xilinx"))
              (property INIT_1D (string "8524B6139125560DD348E8F0D2CE1C81D7DA8037C9CE50224C08E5581DC1B938") (owner "Xilinx"))
              (property INIT_1E (string "C5967FF19DDB00C6894E44D00C624C2AE4821A7B63D75FFFD5DA346CD28D3427") (owner "Xilinx"))
              (property INIT_1F (string "0AAF082A2BF25318BE132E19571F7C6C4635248A6FF8C3FC39B8DE082AAA02AD") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "EF963C9627F5DDE07AC1B391ADA74220027C3E71BEB18CB52A00B69999C823CC") (owner "Xilinx"))
              (property INIT_01 (string "914E4CDB14498C16DA562548A880807E2F9CD993BB4F0FEA07C0A56363E5B8CF") (owner "Xilinx"))
              (property INIT_02 (string "02B570D0C191310C1496A3755777807C3496BAE12CD3324CC669B31999399B1B") (owner "Xilinx"))
              (property INIT_03 (string "3450D850DF829F5D6A37AB07B146310CB5A15577097A52CB2C5B06D3CD078374") (owner "Xilinx"))
              (property INIT_04 (string "B8671625023D7F60AFF0D8F07BC5B2CD999C66CC64CE663319391113C66D3BC7") (owner "Xilinx"))
              (property INIT_05 (string "E8D5D56A3F8D98C6EE1B4BFA0280A56363E5BCCBAF9269C362F5DFF52BC1C691") (owner "Xilinx"))
              (property INIT_06 (string "55895AD24B391113C348DDC27194A34889C88B4A944F09DF0149CC46CE43250D") (owner "Xilinx"))
              (property INIT_07 (string "F904CC3943687D5F578B694B8658C114F1E341D800A80FE9CE931BAC78740375") (owner "Xilinx"))
              (property INIT_08 (string "053E5B6673334CE6CC664C993393BBB934C6D12CD9458DAD255201D57420709C") (owner "Xilinx"))
              (property INIT_09 (string "7EAA37E0F8D9C5B06D1AEB0F0FE877776ADE906433E650C85E295776005F270F") (owner "Xilinx"))
              (property INIT_0A (string "31CE6CC666666CE44B91B324EFB0CB869C149D08F7F57D603E94B264ECC9278D") (owner "Xilinx"))
              (property INIT_0B (string "9659D104F1E341D801F809F8DBC64E6D3E70172000882BD29D2D1412C31CCD9B") (owner "Xilinx"))
              (property INIT_0C (string "2690BBE821E6C43C8800DCB86416459435202081F850CC6C432D295F57DA3C1E") (owner "Xilinx"))
              (property INIT_0D (string "9B3B1B198EF972FF5D2D119437DC1E128703D0B6CEF0AAF664CBF58E8C3249C9") (owner "Xilinx"))
              (property INIT_0E (string "99111BB31B1B9AC14BDF7D231118577F2D96F0F8888F339AF20A852D2CD99311") (owner "Xilinx"))
              (property INIT_0F (string "38CCE311846EEE499BEFA37E9FE904D177DD0F06B25680969BB4FE2AD58FB4CD") (owner "Xilinx"))
              (property INIT_10 (string "D03EF9CCCE44CE664E4E9BA50FCA29734449422F69C7B4BD28DE738E375FDC34") (owner "Xilinx"))
              (property INIT_11 (string "215DCA70493666C6C46EE64CEBAEB72A8AF844C5628B5943A697D5D2CEEDAF5F") (owner "Xilinx"))
              (property INIT_12 (string "4EEBE21E81796999CE44CE3B1B0ECFB43E8A283E51CD022A78C3A5AD7DDA66CF") (owner "Xilinx"))
              (property INIT_13 (string "AA82EB3B4B5FCA61196372C28168A185696EE323DFE946C1228A5853E38BD5C3") (owner "Xilinx"))
              (property INIT_14 (string "EB2F88AAF3C514A2803C3CD99244CE33119B6CCB67C2B689639BC957604BC70F") (owner "Xilinx"))
              (property INIT_15 (string "541AC3CF6A81FB3B0F0A8A741A6333BB913B1BBBBE4925297DE8531B2DD57052") (owner "Xilinx"))
              (property INIT_16 (string "3D807416FB6BD8ABEBB34DEA817878CC93119B33119B39CF3687F5F8739B8D57") (owner "Xilinx"))
              (property INIT_17 (string "36CE9C02150C92DA7F55EF3A4B5C9F60536661BB313A4EE1BB2C343D5DFC1A4F") (owner "Xilinx"))
              (property INIT_18 (string "082D0E4678802507BE7AFDD7AE664ADFDF61492666C6C46E4CCE799E7257A0BD") (owner "Xilinx"))
              (property INIT_19 (string "61333DA8279B9C07C058849E3F543C6E5A5D7F87473264EE64CCCEE4EF38F078") (owner "Xilinx"))
              (property INIT_1A (string "E4B4C46BAF6A016B105F72C46960D39E9D2CAF803666821A77D2D57F0DFF385F") (owner "Xilinx"))
              (property INIT_1B (string "822F34E3311B93B313E5857A77BC5A7D4BB94B610CCDA8966CDAA02F8CB18C46") (owner "Xilinx"))
              (property INIT_1C (string "984888F19EAF521C986CC4CCEE44D1ACA7F550E641F63C51070D31BEA298F962") (owner "Xilinx"))
              (property INIT_1D (string "0A2799050D16672F70CED27D5AB6793244E939244F3C8FF70F91E280EEC5A70C") (owner "Xilinx"))
              (property INIT_1E (string "BEFCAA21EC4F2858ED1E349990DFCB11AF7770B2C71B191B311B0E9EAD501A61") (owner "Xilinx"))
              (property INIT_1F (string "333E91B132E4B8FA02149B05F76CC414947367F749BE7E81FA73C6644EC6C641") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "D097403DF220A817501D0D0D3CE931B1139A4DB41014A5C222228B78786C4ED0") (owner "Xilinx"))
              (property INIT_01 (string "49872D3E105B4F30C1B86CD3BB193BCCEB06B078D03F803FD77D528BF607E250") (owner "Xilinx"))
              (property INIT_02 (string "8808857215272FBCD9AC4F1999394447B2CF3679CF1C3C5A52D1E94B4BCB4963") (owner "Xilinx"))
              (property INIT_03 (string "4D9CE1146CB3BB3B3B0CEF36F241D0DE807F7F75540A7F03F07485AB5205FE2A") (owner "Xilinx"))
              (property INIT_04 (string "2C3C71B446DB19A44441B4C33673CB2C3C385AD2F07A5A4B69E363630D2E947B") (owner "Xilinx"))
              (property INIT_05 (string "FB193B99AE43A43C942FC02FD77D528BF607E25485C25429F720A80255483C0D") (owner "Xilinx"))
              (property INIT_06 (string "664FB16E1258D8D8B7CA0A02D4B8ED1F5B4F5C730C97282A015E0F2585AC39C6") (owner "Xilinx"))
              (property INIT_07 (string "163ADAB4095FA02080FD4A9F01509F8BD03F60255DFDDAA35A9E9EB8E19044E6") (owner "Xilinx"))
              (property INIT_08 (string "3659C71E1A5A43E1694B43870F258D8F2CBC1043C7364B16E333BACCC519946F") (owner "Xilinx"))
              (property INIT_09 (string "202008BD58AF68529D2FC07F8037D5FD5FA23F874BAD36D3B064CE4E441B96C9") (owner "Xilinx"))
              (property INIT_0A (string "D0E16B43C3C3CB69CD8D25B41451E71E7904F193E6C646D3104D16F0D8F68558") (owner "Xilinx"))
              (property INIT_0B (string "54058F8BD03F60255DFDDEA25E8F8FACB2C111E6664EC53B86498CD9E78E1E5A") (owner "Xilinx"))
              (property INIT_0C (string "1A328D9B39AD054282220B52B626BED9844CC466433EDAF05C0FF42080AD5E8B") (owner "Xilinx"))
              (property INIT_0D (string "1CBE943E32C114C4EC63872157DF68B552AB5201C964C4CF878155A02C0E0692") (owner "Xilinx"))
              (property INIT_0E (string "E14169EB61CB4386D1913BB278528A8AADC85FAA2000D871C4CECC91479694BE") (owner "Xilinx"))
              (property INIT_0F (string "4387A4BE0DAF252E36D3C4C52EE7962557DF78A542FF57748D24911BB3C410F1") (owner "Xilinx"))
              (property INIT_10 (string "B64514F0F050787A70DA43C691846FB269429FDAA9D81FEA0001D86184CEC590") (owner "Xilinx"))
              (property INIT_11 (string "90CED39453E5A52D0DAF252F0692C4913BE69635428B7EA152BF57709C34C13B") (owner "Xilinx"))
              (property INIT_12 (string "1C30CC7AE64384B4F050783E349A53C790C46EF36D42DFDFA8DC0FFA0005C961") (owner "Xilinx"))
              (property INIT_13 (string "20287C1E719B93C507E0A07909EA65AA03D2D1C46EE79435028A7FA156AB5760") (owner "Xilinx"))
              (property INIT_14 (string "BF80757D295BC59BB306D1E5AC143C2F25259630411BAD1326BE2B7D429DEA55") (owner "Xilinx"))
              (property INIT_15 (string "568DEA9560297C1E31CEC69104B0F05058FAD070D3459C4FB904EBCB78008D78") (owner "Xilinx"))
              (property INIT_16 (string "6800897CAFC0257C294B84DBB24691E1AD052D2F25258734511EEE4336BE2F7D") (owner "Xilinx"))
              (property INIT_17 (string "32FA3F7D5789FA85757D781E719AD39145B4B05078FA9430D2618C5BB910E38F") (owner "Xilinx"))
              (property INIT_18 (string "B911E78F2800887DABD020002D8F84EEE64FB0696941636B6161C72411CEEE46") (owner "Xilinx"))
              (property INIT_19 (string "42DA7B1333EB6A2DC28DFE81757D685A619BB31641A4B4143C3E143496714C1B") (owner "Xilinx"))
              (property INIT_1A (string "E903E1E0FD6AA3D6BEE66EB61FE9F079AC18F80A8B699B156C55677B7531C2F5") (owner "Xilinx"))
              (property INIT_1B (string "8288F41F0D8F8D072FC2F7FA57484B1B9ADA3FEA74B6E66FA50A2AA25E05A1CB") (owner "Xilinx"))
              (property INIT_1C (string "5B6E666B42A7FA21F03E1C3E343E8F0BD7FF7D2DAE66FB727F8A5ADB919CD4A8") (owner "Xilinx"))
              (property INIT_1D (string "E66BA722DD21E13C418D0ADD588B52F09CB8D2769D2B7FF55094F1B9E9E2FFAB") (owner "Xilinx"))
              (property INIT_1E (string "D6A3FF540D0E1BCE9F2BFEA5A6B126B42F7DF22D42F2D2F252FAF4A9FFF7C2DB") (owner "Xilinx"))
              (property INIT_1F (string "2D232F250DEB5A8FFD6834BB33BE3629D60F16C459C0FDD5D8A56B49CBC96368") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "4C7933AE6E4E4E64EBB1CC93EDAE963C9E3DAD4ABFEA05FD7D7DF7DA25CB634C") (owner "Xilinx"))
              (property INIT_01 (string "297A07EA150BF03DA362587EBEB49CD2FBE736EB1CEEB3111B119BB24C61136E") (owner "Xilinx"))
              (property INIT_02 (string "9331BBB4CC93C412C3CD8C34B43EAFAFE07A1F09789748D720DC237C837C835E") (owner "Xilinx"))
              (property INIT_03 (string "F83D236270BC14BCB69A51E596FB9CE5333B19319BB96E67B36EC9BA66EB993B") (owner "Xilinx"))
              (property INIT_04 (string "ED3AC36D8F3CBC0FAFAB40FC3D29F68F609F225D827788768B7C297C0FD01501") (owner "Xilinx"))
              (property INIT_05 (string "ABE1C9C3EFA632EF18EEF3111B119BB24C61136E493966EF3B1B1B31BBA4CD93") (owner "Xilinx"))
              (property INIT_06 (string "C3E05014AF5287D28A3DD77588352639922CC61A7C2A57FF540AA578A7721C2F") (owner "Xilinx"))
              (property INIT_07 (string "8C7BC67BB8CEE66ECCECDB93EE61934EC991A66EEC64E44F39A6F106B2D9C9C3") (owner "Xilinx"))
              (property INIT_08 (string "D68F48768D729DC235C8370877825F0AD4ABFABFC0F497236878503C3670FBE9") (owner "Xilinx"))
              (property INIT_09 (string "C64ECC44C319AE611B4459BBE64EECCCEEEC7334EFBED34D8CB694BE140FA94A") (owner "Xilinx"))
              (property INIT_0A (string "8D621DCA35CA3DE29782F50BFEAF42F68F23D87AB6BC3630FBE18E1B4E9BBCC6") (owner "Xilinx"))
              (property INIT_0B (string "EF31934EC991A66EEC64E44E39B6E116F1CD8D9696B415052B42D687CA7C8378") (owner "Xilinx"))
              (property INIT_0C (string "73831B4BC1FAAFFFD5F5D772297C01787634BEB4987BC63BECCBB33B99B99AC6") (owner "Xilinx"))
              (property INIT_0D (string "681548BFCAF69F2D2FAE11C44E4E4ED1B31AC3138E5A587AADF622DE60CD2758") (owner "Xilinx"))
              (property INIT_0E (string "762374AB5CA1DC278BE943C914C119913644B1B19313166B8DA52D63721DE237") (owner "Xilinx"))
              (property INIT_0F (string "235887622D502DFA9FA15A78387B45911B1B1B94E61B9312CE1A49EBE9F23789") (owner "Xilinx"))
              (property INIT_10 (string "BD2762DD2277207F08F589729EAD069C51844CC46711A4E4C646432E98F07837") (owner "Xilinx"))
              (property INIT_11 (string "C9A52B62762DD227780578AFDAB50F69692F10C45B1A4EC5B30EC6439A4F0CBE") (owner "Xilinx"))
              (property INIT_12 (string "4F1E58EAF87627C87722756A1DE0DC27CAF852C904D119913344E1B19313067B") (owner "Xilinx"))
              (property INIT_13 (string "BB39C671E70F85C8DDC0827638043D2A8BF50B78787B45914E4E1B90E64F9306") (owner "Xilinx"))
              (property INIT_14 (string "93C6CE44EF3AE3850789D83789DC8BD5A27F89581D25A1A51CD1324471132CC6") (owner "Xilinx"))
              (property INIT_15 (string "30467913AE6D9324F24BC1D8DC87788DD2AFF20F5A1D096A58E16F1A4E44644B") (owner "Xilinx"))
              (property INIT_16 (string "1B11311AC6D39B11BA6FB690529C8D62DD88DF80F72ADD095874B4B059846311") (owner "Xilinx"))
              (property INIT_17 (string "0C91264464133C46EE6CC671E70E858DC8D62DD8A7FAA35A0F685C2F0DA43A4B") (owner "Xilinx"))
              (property INIT_18 (string "58F06B1E4E44644E9396CE6CEB3EE3C143C8D8B7489DC295E23FC85C0D61E1E1") (owner "Xilinx"))
              (property INIT_19 (string "1D7025A50D906641A4466D13BB399364B25AF0DE9D837C89F6ABF60B5E2D497A") (owner "Xilinx"))
              (property INIT_1A (string "AE3106F91906C5BB26349621FDC2A7D05C79CC4CC4D1E3CB49CCD285B36BDD08") (owner "Xilinx"))
              (property INIT_1B (string "6C4E6D9964B16C934C7391B411B1C78F875A88BDDEA3C1C1946C6EE4C733CC7B") (owner "Xilinx"))
              (property INIT_1C (string "FA3C1C1844C3BE4C6318C7BAC710EE9191391BB66349720F5D2A2D50D2DBC4CC") (owner "Xilinx"))
              (property INIT_1D (string "349720F5F7229D8965BC4C93B4E6C9964F16C930E6391B113B0C38F835E88AD5") (owner "Xilinx"))
              (property INIT_1E (string "6791B113B4C38FC35F88A95FA3D0C184493BB4E6719E6BBC611CED199391BB67") (owner "Xilinx"))
              (property INIT_1F (string "19E4BBC6118EC199391BA67258760B5F7628DC961AC4993B1E6CD924F12CD30E") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "1E270FABC3C9C34BEFAF1E58CB9CDB0C7B06E911044441BB913B13B46E5B86F0") (owner "Xilinx"))
              (property INIT_01 (string "47BB1444FBB0447B12C69B667326D3C4104386327941078D85AF0D8F4168DA14") (owner "Xilinx"))
              (property INIT_02 (string "A785AFA43C70C98CB24B1ED1AED114411BEE51B846D1B96E4E93B0EC6F1390EE") (owner "Xilinx"))
              (property INIT_03 (string "13AC4F1B4C73267186F1451EDB670E145A58707078DA94B587C1687296BF870D") (owner "Xilinx"))
              (property INIT_04 (string "9E59CF1C6B06F914411044BB846F13B46E5B93E4EC391BC6E53B906EE1110445") (owner "Xilinx"))
              (property INIT_05 (string "326792C5144386367941478D85AF0D8F4168DA141F274BEAD2D8D25AFAEB4B0D") (owner "Xilinx"))
              (property INIT_06 (string "F904411044EB913EC4EC6E4EC6F3B4F87A0785BE47BB1111BBB1146E43938E63") (owner "Xilinx"))
              (property INIT_07 (string "6DB6586BE92D87852D25A16B72D494870B415A58DA7A5051E9659C98C31E5B06") (owner "Xilinx"))
              (property INIT_08 (string "B84EF1384EC3B1AC6E5B93E46C13B14EEF1114447BB06E1B0CE3366592C1BEF9") (owner "Xilinx"))
              (property INIT_09 (string "DA505A72D41E270BE1727C14078D8D2D05053C38D9CD9E796D1AC510EFB1445B") (owner "Xilinx"))
              (property INIT_0A (string "C6F1B92E4ED1B90EC43BB144451106ED1BC64B366F324F1EEBAE18632D3EBA58") (owner "Xilinx"))
              (property INIT_0B (string "729494870B415A58DA7A5050E9658C98C30E1B47B845114411AEC53B84ED3B16") (owner "Xilinx"))
              (property INIT_0C (string "2D07A51AEF1114446EE46E4B19B2666192C5BAE53CE30D3EF879C3C16961E07A") (owner "Xilinx"))
              (property INIT_0D (string "318CC6FBB36459BE41BCF0C3C341495A72D01A5243441B66639B1B907A5A87F0") (owner "Xilinx"))
              (property INIT_0E (string "E4E5B39864EF933C6DB8C5B85BED272589617AD072FA73C53C6334C793A4EC79") (owner "Xilinx"))
              (property INIT_0F (string "C7B1BC6C6199B6EEF3304CBB04B8E18787050D0B63D05A5343041A6732CE5B92") (owner "Xilinx"))
              (property INIT_10 (string "731E4E93B1E4E61931EEC7392CE994F94FBC36349D252BC163EB679479663186") (owner "Xilinx"))
              (property INIT_11 (string "6D366793C6C1B93C64C9B3BEE6711CEF10E9A49692501C1F27814B4706144B26") (owner "Xilinx"))
              (property INIT_12 (string "96514E33661B1EC6B1B1E64C71BBC66939EC91ED1EB87270D8343F8527AF3690") (owner "Xilinx"))
              (property INIT_13 (string "E3C38D3EF1C619A4E4F9B96C708DB3EEE73118EE11EDB4D2C341585A36950F16") (owner "Xilinx"))
              (property INIT_14 (string "B40FA7058CBEF9E631C6C3B16C6D3999C6C4399EEC916E91C7349CD2FE16A527") (owner "Xilinx"))
              (property INIT_15 (string "EA52F436A7869C3AE18659B4E5B93E4E49999E4449394E513CDB0614587870F6") (owner "Xilinx"))
              (property INIT_16 (string "496961E2F05EB6149CFBEDB66192C6F1396C6C9993C46C9BBCC53AC19630D9C3") (owner "Xilinx"))
              (property INIT_17 (string "9261CD87AF43E072F2D2D86BA4924CB1A4ED3B1E6CC99B144C591A4439CF1651") (owner "Xilinx"))
              (property INIT_18 (string "699E53450D2D25A7E14AF250D9EFACF324D396E4F93924CCD3912CCFB9847B84") (owner "Xilinx"))
              (property INIT_19 (string "ECC1BBC493618D862F07A563E3C3C92FB4C33CE7B1EC6F1B38CCCF11184C5B14") (owner "Xilinx"))
              (property INIT_1A (string "EB873410D2CBE0D27623D400A23D55580B521E3C3EBA47B0AC7875DD87906CCE") (owner "Xilinx"))
              (property INIT_1B (string "EBE16B0F94FAE925341A507B7A5ABDAA757288A0217D621523616BE16B0F96BA") (owner "Xilinx"))
              (property INIT_1C (string "528374076342FB43E5AC3EFBE926945878FA58763768055FF7800085F025E3C3") (owner "Xilinx"))
              (property INIT_1D (string "23D500AA28D55D0A1F0B697AFB43E5AC1EFBC70614F052F2F0FE8FF2023DDF57") (owner "Xilinx"))
              (property INIT_1E (string "1E507A7A5EBDAA357788A0207D721523607AF14B4F84BAFBC72C14D25AF0D237") (owner "Xilinx"))
              (property INIT_1F (string "AD1EFAE927941870FA58762778015FF7DC0081F4A5E3D2FAF16B4F94BAE96534") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "924E114453A4F38CD9CC92692C386B47BE1053EBEFAFAE14143EBC152FA152FC") (owner "Xilinx"))
              (property INIT_01 (string "5141EFAFBEBEFAC143AD1ED2C3C71CF263249A4B16FBEC1B4C99C691AED1B6CD") (owner "Xilinx"))
              (property INIT_02 (string "64996638CF3CF1E5BC5BE514BAEBEFAEBEFA4143AF9416FA506BE107AE143EFA") (owner "Xilinx"))
              (property INIT_03 (string "EBED04BE52E1E5B69A632632492C1AEFBE431CE99E4BBAE4318CDB3C47BBC4B9") (owner "Xilinx"))
              (property INIT_04 (string "6DBC7B47AE1043EFAEBEFA41452EBC107AE143AF053EB452FBC1412FAEBEBAFB") (owner "Xilinx"))
              (property INIT_05 (string "96D349A63271CF1A43AEF94E19CC93C4FB84E398C61B045116E1B6C99CD98639") (owner "Xilinx"))
              (property INIT_06 (string "EFBEBAFBEBEF85043EBC14BE940FA152AF502FEA5014BEBEBEBEBAD053E94F86") (owner "Xilinx"))
              (property INIT_07 (string "34D3E43AED16CB366194EFBA4E33A6491AEFBB46934C99CD9A69A4F1ED0EB043") (owner "Xilinx"))
              (property INIT_08 (string "514BEF841EB850EBC14FAD143EF8504BEBAFAEBEBAF141AF16B0F1E38E32D9CF") (owner "Xilinx"))
              (property INIT_09 (string "4C336CB16EF13C67324E13AEE91E4B34C99CF30C38692E12E9043EFBEBAFBEB0") (owner "Xilinx"))
              (property INIT_0A (string "C14FAD14BE9052EBC1050FBEBEFAE9410FBC1AD3C3869C73673679E5BC51041B") (owner "Xilinx"))
              (property INIT_0B (string "1B26F31C4FBAEE13C619CC99CF3CE1A4B84BA516FBEBAFBEFAEBC1053EBC50FB") (owner "Xilinx"))
              (property INIT_0C (string "7FA8550FEAFAFEBEBEB414BA52F1E1E78E36D9C32492E12EB9479A6730C5BBEE") (owner "Xilinx"))
              (property INIT_0D (string "C1E5A73634F04B6704984386792ED3B6491CC1BC59273CF0F16B416B805FF805") (owner "Xilinx"))
              (property INIT_0E (string "F05BE169A78CB69053CB043443063B6E9BA66B9CC3BE4B2630D3C5AC16BA506B") (owner "Xilinx"))
              (property INIT_0F (string "06BE107AD1E1C72734B45A63459C53C6396E93E6591CC1BC59673CF1E12F143E") (owner "Xilinx"))
              (property INIT_10 (string "E1EF053EB45AF0E9E38DA69412DB453453473A6F9BE63B8CD3AE5B6734D2C1ED") (owner "Xilinx"))
              (property INIT_11 (string "2492D3E907AE143AD0F1C36725B41A73418C12C73C6B92E6194CD1AC18672CB0") (owner "Xilinx"))
              (property INIT_12 (string "18632DB4F0EB452FB41EF0F8E3C9A78416DA412412433E6B9EE73BCC93EE1A63") (owner "Xilinx"))
              (property INIT_13 (string "6D1069A638E3A5BE14BA503E85F0962724B41E72418C12C32C7B96E3184C91ED") (owner "Xilinx"))
              (property INIT_14 (string "711CCB14E18C9861A53E905AE943AD2D349CDA5BE9273ED8EB2EDBCC1904C11E") (owner "Xilinx"))
              (property INIT_15 (string "1944910E691479A638E3E5AE14FAD14BE5A5A69C9252E1670618E92E93CC3946") (owner "Xilinx"))
              (property INIT_16 (string "92CD3846314CDB04F1CD9C71E52E941AF843E92D259C9E5AF9632E98FB2E9ACD") (owner "Xilinx"))
              (property INIT_17 (string "FB6F9EC91C45914E394439E73CF3E1AF14BED05BC1E5A78C9612F163071CF96F") (owner "Xilinx"))
              (property INIT_18 (string "470CB86B96C93C43304C9B44B0C99C30E16F841EB852E169658D9E1EF8636F9C") (owner "Xilinx"))
              (property INIT_19 (string "E9672F9CFA6F9EC91C41944F384538E32CB2D1E905BE945AD1E1E38D8616B073") (owner "Xilinx"))
              (property INIT_1A (string "8C9B4FBE49845396E7B338EC4644CEE193144F9A673671CAF857A028758DCB4B") (owner "Xilinx"))
              (property INIT_1B (string "26730C93679CDB6C3AEB366B1C431346E6E391B33BB32C441B0CF32CD96618C9") (owner "Xilinx"))
              (property INIT_1C (string "EB339044F18E638CD36598C98CB06FB4C914693A6E739B91314CEE4C6111ACF3") (owner "Xilinx"))
              (property INIT_1D (string "E66CB913119BB1C6441B8E6336718C326D9CF3C7BAE336E19465313E6E6C4E66") (owner "Xilinx"))
              (property INIT_1E (string "BA633E49124613B3B3C4E66EE669114E59B6698C734D9CC98E12EF1CC116C3B3") (owner "Xilinx"))
              (property INIT_1F (string "31CD9CD9E43AE19C413C6F3B36CEC4644DBB193044F9B66336598632C98E796F") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "1D27C9D8DE278B787C2D6A56AD42FE0540BFABFEAFFAAFEABFC015402FFEA854") (owner "Xilinx"))
              (property INIT_01 (string "ABFEAFFABFEAFFABFC054AFD03F81F02D68748769D89D8962D697A940501E85A") (owner "Xilinx"))
              (property INIT_02 (string "874B783F0FC0FE05EAF40540BFABFAAFEAFF0154056ABFAA55015EAFFA154055") (owner "Xilinx"))
              (property INIT_03 (string "FEAD5015AAF40FE03F0B5A1F29F23D8DC8769F2B4AF4150FE1787CB725C9F234") (owner "Xilinx"))
              (property INIT_04 (string "F817AB5005EAFEAFFABFAAFEAFD015407FABFC05503FEAFD0154017AAFEABFAB") (owner "Xilinx"))
              (property INIT_05 (string "17A95E07C2D60D62DC8D89D23C2D6BD05405A94A58368D89CA769F29687C2F43") (owner "Xilinx"))
              (property INIT_06 (string "EAFEAFFABFEAD5015403FEABD4005FFAAA000555AABFEABFEABFEAFFA9540FF8") (owner "Xilinx"))
              (property INIT_07 (string "5C25C9F23589E2D695AB4050BE0F8B68D23727C9F29E0F4A5A95AB50BFA15017") (owner "Xilinx"))
              (property INIT_08 (string "FAB540540BFAAF40154AFFABD405501FEAFFABFEAFF01500FEA55AB52B5A87C2") (owner "Xilinx"))
              (property INIT_09 (string "C35A16A541507E9787C972763729C25C3D295A56AD42FE0542FEABFABFAAFEAF") (owner "Xilinx"))
              (property INIT_0A (string "954057ABFE8550156AFFAAFEABFABFEAF5015AAD42FC0BD29783DA3D8B72762D") (owner "Xilinx"))
              (property INIT_0B (string "FA5E8F29C272368DE3DA1E0F4AD4BF01FAB50056AFEAFFABFABFC0550156AFFA") (owner "Xilinx"))
              (property INIT_0C (string "8055550ABFFAABFEABF40150AFF01FE07E0BD29F09709DA3709DA7C2D0BF0541") (owner "Xilinx"))
              (property INIT_0D (string "89728F4A1FA05E87D83D035A54272BE8763D2BEAF42D60D729DC2375550AAAAA") (owner "Xilinx"))
              (property INIT_0E (string "7D89D621D20F42BFABD6276AFE27C1F21EA5A34A56BF01F0B78B728DCA37225C") (owner "Xilinx"))
              (property INIT_0F (string "DA37625D89768F5A1FE05F83D83D035A14276BF8763D2BEAF42D60D629D83762") (owner "Xilinx"))
              (property INIT_10 (string "29D827623D88D721D60F52BFEAD6276AFE27C0F21EA5E35A56AF01F0B78A768D") (owner "Xilinx"))
              (property INIT_11 (string "A7CA7489DA27621D88768B5A0FE01F83DC2D425A15236AF8362D2BFAB52D7097") (owner "Xilinx"))
              (property INIT_12 (string "B529709728DC27723DC8D720D60B52AFEAD7237ABF23C0F61FA5E35A16AF40F4") (owner "Xilinx"))
              (property INIT_13 (string "6AFABD0B5835887623DA275C88229F5A0FE01F82DC2D425E05236AFC372D6BFA") (owner "Xilinx"))
              (property INIT_14 (string "D27C3F01EA5E0F68D723588DCA3720DF29F4A55ABD0A5CA5EA5CA569DAFE9D89") (owner "Xilinx"))
              (property INIT_15 (string "DABE8D896AFEAD0B5835C87623D88DC237887483D0AFEA9789D2BF89D01E0D43") (owner "Xilinx"))
              (property INIT_16 (string "D01F0D43D23C2F01FA1F0B7897235C8DDA3760DF28F4A15AAD4A5CA5FA5CA568") (owner "Xilinx"))
              (property INIT_17 (string "FA1DA168DEBF8DC97ABEAD4A5C25C87723DC8DD237C87583D4AFFA9788D6AFC8") (owner "Xilinx"))
              (property INIT_18 (string "C8D6AFC8D41F0942D23C2F41FA1F0B7897625C89DA27689F68F5A15EAD4A1DA1") (owner "Xilinx"))
              (property INIT_19 (string "BD4A5DA1FA1DA168DEBF89C87ABFAD4A5C25D83722DC89D227C83582D4ABFA87") (owner "Xilinx"))
              (property INIT_1A (string "F0B68DC8D685034A583E158D078D2FAB496278970F4A5E808A777DDF7DA0B54A") (owner "Xilinx"))
              (property INIT_1B (string "F0F4AD6B5A978358B723C2D4BD8941D85A7C3C3C3EB4A72763DA7C2F0BD2B5A1") (owner "Xilinx"))
              (property INIT_1C (string "AB4B62727CA783F0FC2F4A5E0F68D89D294074B587A149C169D2FAF0D6368D21") (owner "Xilinx"))
              (property INIT_1D (string "7A509C169C3EBE0D2769D25E1F0BD2B5AD68748F627C3D0BC8D01C95A7878787") (owner "Xilinx"))
              (property INIT_1E (string "3783C0FC9D05C94B6978787AF0F636278B687E0F83F0B5A1F29D8DC2D4170B49") (owner "Xilinx"))
              (property INIT_1F (string "3E0F4A5E2DC8DC3D0160F096B50D852D87EBE1C272DC35A1E0FC2F4AD68709F2") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "E02D5E0A5D78A3DF208F77888F77228DDDC889DDD8888DDDC8889DDDF2222274") (owner "Xilinx"))
              (property INIT_01 (string "89DDD8889DDD8889DDD88277748897758A25D70A3D7C283F52A9556AAFFE005F") (owner "Xilinx"))
              (property INIT_02 (string "25D608B77888777288DDD88837762227772289DDD8889DDD22237772229DDD88") (owner "Xilinx"))
              (property INIT_03 (string "2225DDC888D772289D768837DE2835F0A07D4A815FAABFFAA157A81F5A83DF48") (owner "Xilinx"))
              (property INIT_04 (string "DF6223DDD888DDD8889DDD888DDDC888F7762227774888DDDC8889F772223776") (owner "Xilinx"))
              (property INIT_05 (string "6089D7708A75D20A7D78297F42AD542AFFFA015FA03D5A0B5D28B7DE20DF7289") (owner "Xilinx"))
              (property INIT_06 (string "C889DDD8889DF7222377762209DF777222888DDDDDC8889DDDC888DDDC888777") (owner "Xilinx"))
              (property INIT_07 (string "21D74A2D7F0A17FC00FFEAAFFE007F4285F5A097DA29D7688777888D77222775") (owner "Xilinx"))
              (property INIT_08 (string "72223776288DDDC888977722237772289DDD8889DDD2227776288DD7228DF748") (owner "Xilinx"))
              (property INIT_09 (string "95FA015FEAAFD402FD4A87D682DF4821DF208D76209DDC223776222777222377") (owner "Xilinx"))
              (property INIT_0A (string "5DC888DDDCA227776222777622277762227778889F76288F758A2DF7820F5E02") (owner "Xilinx"))
              (property INIT_0B (string "FA017F0295F0A1D7CA2DD628977688DD72227774889DDD888DDDE22277762227") (owner "Xilinx"))
              (property INIT_0C (string "77777728888DDDDC88837772222DDDC223DDF20875D20A7D7A0A57E805FFAABF") (owner "Xilinx"))
              (property INIT_0D (string "295FD0AA155FA007F5CA21D5AA87DC88F5E80155002FD5A82B5FD681DDD77777") (owner "Xilinx"))
              (property INIT_0E (string "80A1FD7E02A557EAABD5F0A277D2ABF5C22DD6A057EA015FE02B5FD280B5F5A8") (owner "Xilinx"))
              (property INIT_0F (string "D5E0A0FD7C0A85FF400AF556A09F7480BFD289DDA0BD5400557A80FD7E0A97D7") (owner "Xilinx"))
              (property INIT_10 (string "2B5FD28295F5A82B57F002BFFF80A5F72287FFA0977883F502AF540AB57F0A87") (owner "Xilinx"))
              (property INIT_11 (string "F02A5FD680A5F5E8285FD4AA055FE003F5DA20D5EA83DD88B5F80155402FD5E8") (owner "Xilinx"))
              (property INIT_12 (string "157E80BD7F0A87D7C0A0FD7F02A157FAAAD5F4A237D6AAF5C22DD6A017FA005F") (owner "Xilinx"))
              (property INIT_13 (string "3FFAA855F80AD7F4A02DF5FC280A95FF500AB557A08F7580AFD688DDE0AD5400") (owner "Xilinx"))
              (property INIT_14 (string "70A955AA155EA03F5782A5F5E0287F5F80AB555AA855FC229D74AABD7889F5A0") (owner "Xilinx"))
              (property INIT_15 (string "2DDCA0F56AABFD00AD5FC2A1F578283F5F82A17FD0001557A0A777282FF4209F") (owner "Xilinx"))
              (property INIT_16 (string "7AA075CA25FC00FF500AF57A02D7F4A0A57D6A0AD5FE000FFD40A977D821FFE8") (owner "Xilinx"))
              (property INIT_17 (string "8D75AABD7C88F5E02FFEA815FC0A97F5A0297D7A0A97F52A81555002F5F6223D") (owner "Xilinx"))
              (property INIT_18 (string "E0A377682BF5209F70A955EA055FA02F57C2A1F5F0283F5FC0AA555EA815FD22") (owner "Xilinx"))
              (property INIT_19 (string "FD40A877D820FFE829DDA0B57AAAFD40A95FD2A0F57C282F5FC2A07FD4000557") (owner "Xilinx"))
              (property INIT_1A (string "77CA2D7D2A8556A2DDE0BF5A25D2AFFEA17D20B7D822DDF5A07D7F5FD5AA001F") (owner "Xilinx"))
              (property INIT_1B (string "827DDA23DDE20975C283FD0017D6235FAA5DCA3FC01FF0A5F4825DF229DF6289") (owner "Xilinx"))
              (property INIT_1C (string "01FE0A5F0825DE22DDF228D778A2D7C2A9552A3DDA0BF4A35C2AFFAA57C20F7C") (owner "Xilinx"))
              (property INIT_1D (string "A0FF4A35C2BFEAA57821F78837DCA23DDA20D758287FC0017D2235EAA5D8A7F8") (owner "Xilinx"))
              (property INIT_1E (string "97FC0057C2275EAB5C8A7F805FA0B5F0835DA22DDE229D768A3D782AD542A3DC") (owner "Xilinx"))
              (property INIT_1F (string "E22DD728A7D782BD542A7DCA1FF0A7582FFEAB57825F68837D8A27DDA20D7482") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "002FF55FA02A03F57F5A82A0A57D7D5A0A0A0B5F5F5F5A0A0A0A1F5F7D7D7D28") (owner "Xilinx"))
              (property INIT_01 (string "7C2828283D7D7D7C28282A5F5FD7C0A02A0FD5FF42A802BF5556AAAAAFFFFFA0") (owner "Xilinx"))
              (property INIT_02 (string "F02A02B5FD7D0A0A82D7D7D7E0A0A0A5F5F5D682828297D75F5E0A0A0A3D7D7D") (owner "Xilinx"))
              (property INIT_03 (string "8285F5F5F5A8282A1FD7F5680A803F55FF800AABF55540000BFFFD40AA817F57") (owner "Xilinx"))
              (property INIT_04 (string "F57D7C0A0A0A5F5F5F4A0A0A0F5F5F5F2828282D7D75F5A0A0A0A1D7D7D7C282") (owner "Xilinx"))
              (property INIT_05 (string "5FD680A02A5FD5FF02A803FF5552AAAAFFFFFEA0003FF55EA02A17F57F0A82A1") (owner "Xilinx"))
              (property INIT_06 (string "3D7D7D78282820F5F5F5F4A082820A0F5F7D78282828283D7D7D7D2828282F5F") (owner "Xilinx"))
              (property INIT_07 (string "D5FD4A802AF557FEAA00155554AAAA157FF50A802F57D5E82A0AD7D7F5A0A0A0") (owner "Xilinx"))
              (property INIT_08 (string "D2828283DF5F5F4A0A08287D7D7D7820A0A0F5F5F5F82828297F5F5782A0A81F") (owner "Xilinx"))
              (property INIT_09 (string "8005FFFFEAAAABFD554AA803FD5FE02A0AD5F57C2A0A0BD7D7D6828282D7D7D7") (owner "Xilinx"))
              (property INIT_0A (string "8297D7D7D68A0A0A1F5F5F5E0A0A0A1F5F5F528280A1FD7F5F80A80AD5FF54AA") (owner "Xilinx"))
              (property INIT_0B (string "50AAAA557FF00A803F57D4A82A0BD7D7F0A0A0A17D7D7D28282835F5F5F4A0A0") (owner "Xilinx"))
              (property INIT_0C (string "28282875F5F5F5F4A0A8282D7D7F5F4282A0AD5FD5F80A802FF557EAAA005555") (owner "Xilinx"))
              (property INIT_0D (string "DE220888377777708828A17FFFF80A0A7DDF7622220DDD775C82208A0A082828") (owner "Xilinx"))
              (property INIT_0E (string "77DC22088A2775DDDCA22882D7FD540A80A7DF77208823777DDC2208A23DD775") (owner "Xilinx"))
              (property INIT_0F (string "F77DD7208A220DDD77772220883DF57FEAA80B5F7DCA2222775DDD22088235DF") (owner "Xilinx"))
              (property INIT_10 (string "09D775DF62882209DF7775C888A22DD7D7F8000A95F7DE22208D77776888220D") (owner "Xilinx"))
              (property INIT_11 (string "2888775DF77882208A775DDD72222221DD7DF52AAAA95F5F688A237777588822") (owner "Xilinx"))
              (property INIT_12 (string "620888375DD7708A2288775DDF76208888F77DD7C2A8005FD5F28A2235DD7722") (owner "Xilinx"))
              (property INIT_13 (string "F77220888F775DD628888221DF77488822223775DD78A02AAFFD5F0A288F7777") (owner "Xilinx"))
              (property INIT_14 (string "8775DD888883775DDF2088229DF75DD72288888775DDDE28A02B5557F82822DD") (owner "Xilinx"))
              (property INIT_15 (string "A82977DDE22220DDDF774882288F75DD770882220DDDDDDF228A0A57FFFE80A2") (owner "Xilinx"))
              (property INIT_16 (string "FAAA80B7D77488888DD777588A208977DDF748822289DDD775C88A28A57F5542") (owner "Xilinx"))
              (property INIT_17 (string "F57F0002A97D77C8A22375DDDE2208827DDF75D8220882775DDDD88A228B5F57") (owner "Xilinx"))
              (property INIT_18 (string "37DF5F42AAAAD5F7D220889DDDD722088A35DD77D8A2088237DDDDD620888A7D") (owner "Xilinx"))
              (property INIT_19 (string "209DDF7DF02A0017FD7D2288A77775C88A220DD77DDE2088221DD7775C88888A") (owner "Xilinx"))
              (property INIT_1A (string "28A28F75DDF2208A7D5FEAA02DF77222235DF7CA28A0D7DE88F75DD777888882") (owner "Xilinx"))
              (property INIT_1B (string "DF0828A1D7DF7CA28A21DDDDC8A283F555A828B7776228877DF78A2821F7D75E") (owner "Xilinx"))
              (property INIT_1C (string "2377DD228A2DF7D70A2820F7DF7DA2088B775DE280ABFF568A227777208A2DF7") (owner "Xilinx"))
              (property INIT_1D (string "5FAAA03DF76222275DF68A28B5D7DF4828A2DF7DF7088889DF7D6A000FD7DA22") (owner "Xilinx"))
              (property INIT_1E (string "35DDDD88A287F554A828F7772228977DF68A2825F7D74A28A29F75DDA2208B7D") (owner "Xilinx"))
              (property INIT_1F (string "2825F7DF78A2089F775DA280BFFF528A277776208A7DF7DE0828A5D7DF78A28A") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FFD0000AAA8003FFD55FFD55FA802AA00AA00BF55FF55FF55FF54AA02A802A80") (owner "Xilinx"))
              (property INIT_01 (string "A802A802BD57FD57FD57FF00AA802AA000AFD555FFFD5540AAAAAAAAAFFFFFFF") (owner "Xilinx"))
              (property INIT_02 (string "5FFF554AA802AA002AD57FD55FF55FF00AA02A802A803FD5FF55FF55FF42A802") (owner "Xilinx"))
              (property INIT_03 (string "FD50AA00AA002A801FFD557FF5556AAA00000AABFFFFFFFFFEAAA800002BFF55") (owner "Xilinx"))
              (property INIT_04 (string "FFD57FF55FF50AA00AA00AA00FF55FF57FD57FD02A80AA00AA00AB57FD57FD57") (owner "Xilinx"))
              (property INIT_05 (string "FFD57FF555AA8000AAA80155FFFFFFFFAAAAAAAAAA95555FFFD542AA800AA801") (owner "Xilinx"))
              (property INIT_06 (string "57FD57F802A80AA00AA00BF57FD5FF55FF57FD57FD57FD42A802A802A802AF55") (owner "Xilinx"))
              (property INIT_07 (string "FF554AAA800002ABFFFFFFFFFEAAAA00000AFFD555FFD542AA002A800AF55FF5") (owner "Xilinx"))
              (property INIT_08 (string "07FD57FD5FF55FE00AA02A802A802FD5FF55FF55FF502A802A800AA857FF555F") (owner "Xilinx"))
              (property INIT_09 (string "7FFFFFFFEAAAAAAAAAB55557FFF5402AA000AA817FF55FFD57FC02A802A802A8") (owner "Xilinx"))
              (property INIT_0A (string "2A802A802BD5FF55FF55FF54AA00AA00AA00AFD57FF557FF552AA8002AAA0155") (owner "Xilinx"))
              (property INIT_0B (string "AFFFFF55555AAA8000AA8157FF557FD55AA00AA002A802FD57FD5FF55FF40AA0") (owner "Xilinx"))
              (property INIT_0C (string "2A802A80AA00AA01FF557FD57FD55FE802AA000AAA055FFFD55557EAAAAAAAAA") (owner "Xilinx"))
              (property INIT_0D (string "28A082821F5F5F5FD7FD5EAAAAAAA00AD5F57D7D7D70A0828A0828A00AA02A80") (owner "Xilinx"))
              (property INIT_0E (string "D75F7D75F7D2820A0A0280A857FFFFFFD55A80A0A028A1F5F7D75F7D75E28A08") (owner "Xilinx"))
              (property INIT_0F (string "20A28A0828A087D75F5F5F5FD7E80AAAAAAAA15FD5F57D7D2820A0828A083DF7") (owner "Xilinx"))
              (property INIT_10 (string "8B5D7DF7D75F7D74A282820A0A0285FD57FFFFFFC00A80A0A02DF5F5F7D75F78") (owner "Xilinx"))
              (property INIT_11 (string "F7D70A2820A28A0828F5D7D75F5F5F5E82A80AAAAAABF55FD5F57C282820A082") (owner "Xilinx"))
              (property INIT_12 (string "2820A097DF5D7DF7D75F2820A282820A0A57D5FD57FFFFAA800A80A0B57DF5F5") (owner "Xilinx"))
              (property INIT_13 (string "5F5A082828A0828B5D7FDF5D7DF5D7D75F5F4A0A82A80AAAAFFFF55FD5F02828") (owner "Xilinx"))
              (property INIT_14 (string "A82A0A5F5F5D7D75F7820A28A0828A087DF5F5F7D5F5F42A002AAAAAAD57F57D") (owner "Xilinx"))
              (property INIT_15 (string "FD57F57D4A0A082828A097DF5D7DF7D75F2820A082828280F57F55FFFFFEAA02") (owner "Xilinx"))
              (property INIT_16 (string "FAAAAA02A82B5F5F5F5D7D70A2820A28A0829F5D7DF5F5F7D5E0A02A002AAABF") (owner "Xilinx"))
              (property INIT_17 (string "002AFFFFFD57F5680A0A082829F5D7DF5D7DF7D20A2820A0828287D5F57F55FF") (owner "Xilinx"))
              (property INIT_18 (string "F57F55EAAAAAAA02AD7F5F5F5F5D2820A2820A28A5D7DF5D7DF5F5F680A0A02A") (owner "Xilinx"))
              (property INIT_19 (string "80A0A02A057FFFFFFD57A0280A0A083D7DF5D7DF5D7CA2820A2820A083D7D7D5") (owner "Xilinx"))
              (property INIT_1A (string "0820875D7D75F57F02AAAAAA85FD7D7D7C20820820825DF5A0D7DF5D7DA0A0A2") (owner "Xilinx"))
              (property INIT_1B (string "08208A29F75D75D75D7CA0A0A0A803FFFFFD57E0A0A0A28F5D75D75DF68A2082") (owner "Xilinx"))
              (property INIT_1C (string "5E0A28A0820D75DF7DF75D2082082082835F57F57FFEAAA80A82D7D7D75D7082") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFC0A828282D75D75D75C208A28A20825D75D7DF5F5E0A802AAAAFD57F5F") (owner "Xilinx"))
              (property INIT_1E (string "3DF5F5F5FD52AAAAA802F5F5F5F7CA08208208A7DF75D75D75C2082820A02B57") (owner "Xilinx"))
              (property INIT_1F (string "A20D75D75D75D7C20A02A02ABFFFFD5FD28282820875D75D75DF78A208208208") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "5555555FFFFFFC00000AAAAA00002AAAA0000BFFF5555FFFF5555FFFD5557FFC") (owner "Xilinx"))
              (property INIT_01 (string "02AAA80017FFFD5557FFFF55557FFFF555502AAAAAA800000000000005555555") (owner "Xilinx"))
              (property INIT_02 (string "AAAA000002AAAA00007FFFD5555FFFF5555FFFD5557FEA8000AAAA0000AAA800") (owner "Xilinx"))
              (property INIT_03 (string "5555FFFF55557FFFE000002AAAAA800000000AABFFFFFFFFFFFFFD55555400AA") (owner "Xilinx"))
              (property INIT_04 (string "55557FFFF5555FFFF5555FFFF0000AAA80002AAA8000AAAA0000ABFD5557FFFD") (owner "Xilinx"))
              (property INIT_05 (string "002AAAA000002AAAAAA8015555555555555555555540000AAAAAA800000AAAAB") (owner "Xilinx"))
              (property INIT_06 (string "0002AAAD5557FFF5555FFFF5557FFF5555FFFD5557FFFD5557FFFD5557FFFA00") (owner "Xilinx"))
              (property INIT_07 (string "FFFFE000000002AAAAAAAAAAABFFFF555555557FFFFFD54000AAAA80000AAAA0") (owner "Xilinx"))
              (property INIT_08 (string "FD5557FFF5555FEAA0002AAA80002AAA0000AAAA00057FFFD5555FFFFD55555F") (owner "Xilinx"))
              (property INIT_09 (string "000000001555555555555557FFFFEA800000AAAA80000AAAA80157FFFD5557FF") (owner "Xilinx"))
              (property INIT_0A (string "002AAA80002AAA0000AAAA0155FFFF5555FFFFD5555FFFFF550002AAAAAA0000") (owner "Xilinx"))
              (property INIT_0B (string "FFFFFF555550002AAAAA800000AAAA80055FFFF55557FFFD5557FFF5555EAAA0") (owner "Xilinx"))
              (property INIT_0C (string "D5557FFF5555FFFF55557FFFD5555FEAA800000AAAAAA000000002BFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0D (string "57F57FD5EA00AA002AA800000000000AFF557FD57FD5FF57F55FD5FFF5557FFF") (owner "Xilinx"))
              (property INIT_0E (string "57F57FD5FD57FD5FF557FF5502AAAAAA80002AA00AA80BF55FD5FF57F55FD5FD") (owner "Xilinx"))
              (property INIT_0F (string "A00A80A802A02FD5FF55FF557FFD55555555540AAA002A802A80AA02A00A95FD") (owner "Xilinx"))
              (property INIT_10 (string "F40A80A802A02A80A802A80AA002AF5557FFFFFFD5557FF55FF80AA00A80AA02") (owner "Xilinx"))
              (property INIT_11 (string "5FD5FF57F55FD5FD57A02A80AA00AA002AA800000001555FFF557FD57FD5FF57") (owner "Xilinx"))
              (property INIT_12 (string "2A80AA17F55FD5FD57F57FD5FD57FD5FF502AA0002AAAAAA80002AA01FFD5FF5") (owner "Xilinx"))
              (property INIT_13 (string "00AF57FD57F57FD5FD57D5FD57F57FD5FF55FF557FFD55555000000AAA002A80") (owner "Xilinx"))
              (property INIT_14 (string "AA800AA00AA02A80A857F57F55FD5FF57F55FF57FF55FE80002AAAAAA8000AA8") (owner "Xilinx"))
              (property INIT_15 (string "FD555FFD40AA02A802A02A80A802A02A00FD5FF57FD57FD55FFF555555540002") (owner "Xilinx"))
              (property INIT_16 (string "05555557FFD55FF55FF57FD0A802A02A00A80AA02A00AA02AA15FFD5557FFFFF") (owner "Xilinx"))
              (property INIT_17 (string "002AAAAAA8000ABD55FF57FD57F57FD5FD57F57A00A80AA02A802A800AAA0000") (owner "Xilinx"))
              (property INIT_18 (string "5FFF554000000002AA800AA00AA07FD5FD57F57F55FD5FF57F55FF56AA00AA80") (owner "Xilinx"))
              (property INIT_19 (string "FF55FFD5557FFFFFFD550AA800AA02A802A02A80A803F57F55FD5FF57FD57FD5") (owner "Xilinx"))
              (property INIT_1A (string "A80A85FD57F55FFF5555555550AA802A802A02A02A02F5FF55A80AA02A55FF57") (owner "Xilinx"))
              (property INIT_1B (string "F57F5FD4A80A80A80A80AA00AA0003FFFFFD555FF55FF57A02A02A02A02A0A80") (owner "Xilinx"))
              (property INIT_1C (string "00AA02A02A07F57F57F5FD5FD5FD5FD57E00AAA0000000000AA857FD57F57F57") (owner "Xilinx"))
              (property INIT_1D (string "55555555FFD57FD02A02A02A02A0A80A80A85FD5FD5FF55FF5557FFFFA8000AA") (owner "Xilinx"))
              (property INIT_1E (string "C0AA00AA0002AAAAA8005FF55FF57F57F57F57F02A0A80A80A80A802A00AAB55") (owner "Xilinx"))
              (property INIT_1F (string "A0AD5FD5FD5FD57F55FFF5554000000AA802A802A07F57F57F5FD5FD5FD5FD5F") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0000000AAAAAAAAAAAA0000000002AAAAAAAA15555555FFFFFFFF55555557FFC") (owner "Xilinx"))
              (property INIT_01 (string "AAAAA800155557FFFFFFFF555555555FFFFFFFFFFFFD55555555555550000000") (owner "Xilinx"))
              (property INIT_02 (string "FFFF5555555555FFFFAAAA800000000AAAAAAA800000002AAAAAAA00000002AA") (owner "Xilinx"))
              (property INIT_03 (string "0000AAAAAAAA80000000002AAAAAAAAAAAAAA00155555555555557FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_04 (string "55557FFFFFFFF55555555FFFFFFFF55555557FFFFFFF55555555FEAAAAA80000") (owner "Xilinx"))
              (property INIT_05 (string "5555555FFFFFFFFFFFFD540000000000000000000000000AAAAAAAAAAAA00001") (owner "Xilinx"))
              (property INIT_06 (string "55555557FFFFFFF55555555FFFFFFF55555557FFFFFFFD55555557FFFFFFFF55") (owner "Xilinx"))
              (property INIT_07 (string "FFFFEAAAAAAAA80000000000000000AAAAAAAAAAAAAA80155555557FFFFFFFF5") (owner "Xilinx"))
              (property INIT_08 (string "AAAAA80000000ABFFFFFD55555557FFFFFFF555555557FFFFFFFF5555555555F") (owner "Xilinx"))
              (property INIT_09 (string "555555555555555555555557FFFFEAAAAAAA000000000AAAAAAAA800000002AA") (owner "Xilinx"))
              (property INIT_0A (string "AAAAAA80000000AAAAAAAA00000000AAAAAAAA8000000000AAFFFFFFFFFF5555") (owner "Xilinx"))
              (property INIT_0B (string "000000AAAAAFFFFFFFFFD5555555557FFFFFFFF555555557FFFFFFF55554000A") (owner "Xilinx"))
              (property INIT_0C (string "55557FFFFFFF555555557FFFFFFFF5400000000AAAAAAAAAAAAAA80000000000") (owner "Xilinx"))
              (property INIT_0D (string "AAA0002AAA0000AAAAA800000000000AFFFFD5557FFF5557FFF555FFFFFFD555") (owner "Xilinx"))
              (property INIT_0E (string "FD557FFF5557FFF55557FFFFFD5555557FFFFFF55557FEA0002AAA000AAA8002") (owner "Xilinx"))
              (property INIT_0F (string "5FFFD557FFF5502AAA0000AAAAA800000000000AAAAA80002AAA0002AAA015FF") (owner "Xilinx"))
              (property INIT_10 (string "AAA000AAA8002AAA0002AAA00002AFFFFD5555557FFFFFF55557FFF5557FFF55") (owner "Xilinx"))
              (property INIT_11 (string "557FFF555FFFD557FFF5557FFF5555FFFFFD55555554000AAAAA80002AAA0002") (owner "Xilinx"))
              (property INIT_12 (string "7FFF5542AAA000AAA8002AAA0002AAA00002AAAAA80000002AAAAAA01557FFF5") (owner "Xilinx"))
              (property INIT_13 (string "5555FFFD555FFFD557FFD557FFF5557FFF5555FFFFFD55555555555FFFFFD555") (owner "Xilinx"))
              (property INIT_14 (string "AAAAA0000AAA8000AAA8002AAA000AAA8000AAA80000ABFFFFD5555557FFFFFD") (owner "Xilinx"))
              (property INIT_15 (string "02AAAAA81555FFFD555FFFD557FFF555FFFD555FFFD5557FFFFF555555540002") (owner "Xilinx"))
              (property INIT_16 (string "55555557FFFFF5555FFFD550AAA8002AAA000AAA8000AAA80000AAAAAA800000") (owner "Xilinx"))
              (property INIT_17 (string "AA80000002AAAAA80000AAA8000AAA8002AAA005FFFD555FFFD5557FFFFF5555") (owner "Xilinx"))
              (property INIT_18 (string "AAAA001555555557FFFFF5555FFFD555FFFD557FFF555FFFD555FFFC0000AAAA") (owner "Xilinx"))
              (property INIT_19 (string "5555FFFFFFD5555557FFAAA80000AAA8000AAA8002AAA000AAA8000AAA80002A") (owner "Xilinx"))
              (property INIT_1A (string "FD557AA8000AAAAA0000000000AAAA80002AA8002AA855FFFF555FFFD555FFFD") (owner "Xilinx"))
              (property INIT_1B (string "AA800AAA000AAA000AAA0000AAAAA9555557FFFFF5555FFF555FFF555FFF557F") (owner "Xilinx"))
              (property INIT_1C (string "0000AAA000AFF555FFF557FFD557FFD555FFFFF5555555555FFFA80002AA8002") (owner "Xilinx"))
              (property INIT_1D (string "55555555FFFFD5557FFD557FFD55FFF555FFA000AAA0000AAAAA8000002AAAAA") (owner "Xilinx"))
              (property INIT_1E (string "FF5555FFFFFD555557FFAAA0000AAA000AAA000AAA002AA8002AA8000AAAAB55") (owner "Xilinx"))
              (property INIT_1F (string "F552AA8002AA8000AAAAA0000000000AAAA80002AAD557FFD55FFF555FFF555F") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "AAAAAAA0000000000000000000002AAAAAAAABFFFFFFF5555555555555557FFC") (owner "Xilinx"))
              (property INIT_01 (string "555557FFEAAAAAAAAAAAAA0000000000000000000002AAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_02 (string "5555FFFFFFFFFFFFFFFFFFD5555555555555557FFFFFFFFFFFFFFF5555555555") (owner "Xilinx"))
              (property INIT_03 (string "0000AAAAAAAAAAAAAAAAAA800000000000000001555555555555555555555555") (owner "Xilinx"))
              (property INIT_04 (string "00002AAAAAAAAAAAAAAAA0000000000000002AAAAAAAAAAAAAAA000000000000") (owner "Xilinx"))
              (property INIT_05 (string "55555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFF55555555555555554") (owner "Xilinx"))
              (property INIT_06 (string "555555555555555FFFFFFFFFFFFFFF5555555555555557FFFFFFFFFFFFFFFF55") (owner "Xilinx"))
              (property INIT_07 (string "000015555555555555555555555555555555555555557FFFFFFFFFFFFFFFFFF5") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000AAAAAAAAAAAAAAA80000000000000002AAAAAAAAAAAAAAAAAA0") (owner "Xilinx"))
              (property INIT_09 (string "FFFFFFFFFFFFFFFFFFFFFFFD555540000000000000000AAAAAAAAAAAAAAAA800") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFD555555555555555FFFFFFFFFFFFFFFFD555555555555555555555FFFF") (owner "Xilinx"))
              (property INIT_0B (string "000000000000000000002AAAAAAAAAAAAAAAAAA0000000000000000AAAABFFFF") (owner "Xilinx"))
              (property INIT_0C (string "FFFFD5555555555555557FFFFFFFFFEAAAAAAAA0000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "000AAAAAAA0000000002AAAAAAAAAAA0555555557FFFFFFD555555FFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0E (string "AAAA80000002AAAAAAA80000000000000000000AAAAAAAA0000000AAAAAA8000") (owner "Xilinx"))
              (property INIT_0F (string "FFFFD555555FFFFFFF5555555557FFFFFFFFFFF5555555557FFFFFFD555540AA") (owner "Xilinx"))
              (property INIT_10 (string "000000AAAAAA80000002AAAAAAA80555555555555555555FFFFFFFF5555555FF") (owner "Xilinx"))
              (property INIT_11 (string "000000AAAAAA8000000AAAAAAA0000000002AAAAAAAAAAA0000000002AAAAAA8") (owner "Xilinx"))
              (property INIT_12 (string "7FFFFFFD555555FFFFFFD5555557FFFFFFFD5555555555555555555FEAAAAAA0") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFD5555557FFFFFD555555FFFFFFF5555555557FFFFFFFFFFF555555555") (owner "Xilinx"))
              (property INIT_14 (string "555555555FFFFFFF5555557FFFFFF5555555FFFFFFFF55555555555555555557") (owner "Xilinx"))
              (property INIT_15 (string "00000002AAAAAAA80000002AAAAAA0000002AAAAAA8000000000AAAAAAABFFFD") (owner "Xilinx"))
              (property INIT_16 (string "FFFFFFFD555555555FFFFFFA0000002AAAAAA0000000AAAAAAAA000000000000") (owner "Xilinx"))
              (property INIT_17 (string "5555555555555557FFFFFFFD5555557FFFFFF5555557FFFFFFD555555555FFFF") (owner "Xilinx"))
              (property INIT_18 (string "0000AAAAAAAAAAA8000000000AAAAAAA0000002AAAAAA0000000AAABFFFF5555") (owner "Xilinx"))
              (property INIT_19 (string "FFFF55555555555555550002AAAAAAA80000002AAAAAA0000002AAAAAA800000") (owner "Xilinx"))
              (property INIT_1A (string "57FFFFFD55555555FFFFFFFFFF555555557FFFFFD55500AAFFFFF5555555FFFF") (owner "Xilinx"))
              (property INIT_1B (string "00000AAAAAA000000AAAAAAA00000155555555555FFFFFFF555555FFFFFF5555") (owner "Xilinx"))
              (property INIT_1C (string "FFFFFFF555500AAAAAA000002AAAAA800000000AAAAAAAAAA000000002AAAAA8") (owner "Xilinx"))
              (property INIT_1D (string "FFFFFFFF555555557FFFFFD55555FFFFFF555555FFFFFFF55555555555555555") (owner "Xilinx"))
              (property INIT_1E (string "AAAAAA00000000000000000AAAAAAA000000AAAAAA000002AAAAA800000001FF") (owner "Xilinx"))
              (property INIT_1F (string "F555557FFFFFD55555555FFFFFFFFFF555555557FFAAA800000AAAAAA000000A") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "00000000000000000000000000002AAAAAAAABFFFFFFFFFFFFFFFFFFFFFFD554") (owner "Xilinx"))
              (property INIT_01 (string "AAAAAAAAAAAAAAAAAAAAAA000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_02 (string "AAAAAAAAAAAAAAAAAAAAAA80000000000000000000000000000000AAAAAAAAAA") (owner "Xilinx"))
              (property INIT_03 (string "5555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_04 (string "55557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD555555555555555555555555555") (owner "Xilinx"))
              (property INIT_05 (string "5555555555555555555555555555555555555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_06 (string "555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55") (owner "Xilinx"))
              (property INIT_07 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFFF55555555555555555555555555555557FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_09 (string "000000000000000000000000000015555555555555555FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "0000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA80000000000000000000000000") (owner "Xilinx"))
              (property INIT_0B (string "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "555555555555555555557FFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_0D (string "AAAAAAAAAA0000000000000000000000555555557FFFFFFFFFFFFF5555555555") (owner "Xilinx"))
              (property INIT_0E (string "000000000002AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000002AAA") (owner "Xilinx"))
              (property INIT_0F (string "00002AAAAAAAAAAAAA0000000000000000000000000000002AAAAAAAAAAAAA00") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFF55555555555557FFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAA000000000") (owner "Xilinx"))
              (property INIT_11 (string "5555555555557FFFFFFFFFFFFF5555555555555555555555555555557FFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "7FFFFFFFFFFFFF55555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5") (owner "Xilinx"))
              (property INIT_13 (string "FFFFFFFD5555555555557FFFFFFFFFFFFF555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_14 (string "555555555FFFFFFFFFFFFFD5555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_15 (string "FFFFFFFFFFFFFFFD5555555555555FFFFFFFFFFFFFD555555555555555555555") (owner "Xilinx"))
              (property INIT_16 (string "00000000000000000AAAAAAFFFFFFFD5555555555555FFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_17 (string "AAAAAAAAAAAAAAAAAAAAAAA80000000000000AAAAAAAAAAAAA80000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000AAAAAAAAAAAAA80000000000000AAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_19 (string "FFFFFFFFFFFFFFFFFFFFAAAAAAAAAAA80000000000000AAAAAAAAAAAAA800000") (owner "Xilinx"))
              (property INIT_1A (string "FFFFFFFD555555555555555555555555557FFFFFFFFFFF55555555555555FFFF") (owner "Xilinx"))
              (property INIT_1B (string "AAAAA000000000000AAAAAAAAAAAABFFFFFFFFFFFFFFFFFF555555555555FFFF") (owner "Xilinx"))
              (property INIT_1C (string "AAAAAAA000000000000AAAAAAAAAAA8000000000000000000000000002AAAAAA") (owner "Xilinx"))
              (property INIT_1D (string "00000000000000002AAAAAAAAAAA000000000000AAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_1E (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF555555555555FFFFFFFFFFFD5555555400") (owner "Xilinx"))
              (property INIT_1F (string "5FFFFFFFFFFFD555555555555555555555555557FFFFFFFFFFF555555555555F") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "55555555555555555555555555557FFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAA8") (owner "Xilinx"))
              (property INIT_01 (string "FFFFFFFFFFFFFFFFFFFFFF555555555555555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_02 (string "55555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "FFFF555555555555555555555555555555555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_04 (string "55557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_05 (string "5555555555555555555555555555555555555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_06 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55") (owner "Xilinx"))
              (property INIT_07 (string "555555555555555555555555555555555555555555555555555555555555555F") (owner "Xilinx"))
              (property INIT_08 (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555555555555555555") (owner "Xilinx"))
              (property INIT_09 (string "555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0A (string "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5555555555555555555555555") (owner "Xilinx"))
              (property INIT_0B (string "555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0C (string "AAAAAAAAAAAAAAAAAAAA80000000001555555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_0D (string "FFFFFFFFFF5555555555555555555555000000002AAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_0E (string "FFFFFFFFFFFD55555555555555555555555555555555555FFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_0F (string "FFFFFFFFFFFFFFFFFF5555555555555555555555555555557FFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_10 (string "FFFFFFFFFFFFFFFFFFFD55555555555555555555555555555555555FFFFFFFFF") (owner "Xilinx"))
              (property INIT_11 (string "FFFFFFFFFFFFFFFFFFFFFFFFFF5555555555555555555555555555557FFFFFFF") (owner "Xilinx"))
              (property INIT_12 (string "7FFFFFFFFFFFFFFFFFFFFFFFFFFD55555555555555555555555555555555555F") (owner "Xilinx"))
              (property INIT_13 (string "55555557FFFFFFFFFFFFFFFFFFFFFFFFFF555555555555555555555555555555") (owner "Xilinx"))
              (property INIT_14 (string "555555555FFFFFFFFFFFFFFFFFFFFFFFFFFF5555555555555555555555555555") (owner "Xilinx"))
              (property INIT_15 (string "5555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFD555555555555555555555") (owner "Xilinx"))
              (property INIT_16 (string "55555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFF55555555555555555555") (owner "Xilinx"))
              (property INIT_17 (string "555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFD5555555555555") (owner "Xilinx"))
              (property INIT_18 (string "5555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFF555555555555") (owner "Xilinx"))
              (property INIT_19 (string "00000000000000000000555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFD55555") (owner "Xilinx"))
              (property INIT_1A (string "AAAAAAA8000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAA0000") (owner "Xilinx"))
              (property INIT_1B (string "FFFFFFFFFFFFFFFFF5555555555554000000000000000000AAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_1C (string "5555555FFFFFFFFFFFFFFFFFFFFFFFD555555555555555555555555557FFFFFF") (owner "Xilinx"))
              (property INIT_1D (string "55555555555555557FFFFFFFFFFFFFFFFFFFFFFF555555555555555555555555") (owner "Xilinx"))
              (property INIT_1E (string "555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFD5555555555") (owner "Xilinx"))
              (property INIT_1F (string "FFFFFFFFFFFFD555555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFF5") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 1) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 1) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "AAAAAAAAAAAAAAAAAAAAAAAAAAAA800000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_01 (string "0000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_04 (string "AAAA800000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_05 (string "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_06 (string "00000000000000000000000000000000000000000000000000000000000000AA") (owner "Xilinx"))
              (property INIT_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_09 (string "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0000000000000000000") (owner "Xilinx"))
              (property INIT_0A (string "000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0D (string "0000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA800000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "00000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA80000000") (owner "Xilinx"))
              (property INIT_12 (string "8000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_14 (string "AAAAAAAAA0000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_16 (string "AAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "000000000000000000000000000000000000000000000000002AAAAAAAAAAAAA") (owner "Xilinx"))
              (property INIT_18 (string "AAAAAAAAAAAAAAAAAAAAAAAAA000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "00000000000000000000000000000000000000000000000000000000002AAAAA") (owner "Xilinx"))
              (property INIT_1A (string "00000002AAAAAAAAAAAAAAAAAAAAAAAAAA800000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000002AAAAAAAAAAAAAAAAAAAAAAAAAA8000000") (owner "Xilinx"))
              (property INIT_1D (string "AAAAAAAAAAAAAAAA800000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "000000000000000000000000000000000000000000000000000002AAAAAAAAAA") (owner "Xilinx"))
              (property INIT_1F (string "0000000000002AAAAAAAAAAAAAAAAAAAAAAAAAA8000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 4) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 4) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "3737373737373737373747474747474747474747474757575757575757575757") (owner "Xilinx"))
              (property INIT_01 (string "2727272727272727272727272727272727272727272727272727272737373737") (owner "Xilinx"))
              (property INIT_02 (string "4848484848484848484848483838383838383838383838383837272727272727") (owner "Xilinx"))
              (property INIT_03 (string "7878787878787878786868686868686868686868585858585858585858585858") (owner "Xilinx"))
              (property INIT_04 (string "9898989898989898989898988888888888888888888888888888888888787878") (owner "Xilinx"))
              (property INIT_05 (string "7878787878787888888888888888888888888888888888889898989898989898") (owner "Xilinx"))
              (property INIT_06 (string "4848484848585858585858585858585868686868686868686868687878787878") (owner "Xilinx"))
              (property INIT_07 (string "2828282828282828282828383838383838383838383838383848484848484848") (owner "Xilinx"))
              (property INIT_08 (string "3838383838383838382828282828282828282828282828282828282828282828") (owner "Xilinx"))
              (property INIT_09 (string "6868685858585858585858585858584848484848484848484848483838383838") (owner "Xilinx"))
              (property INIT_0A (string "8787878787878787878787877777777777777777777777776767676868686868") (owner "Xilinx"))
              (property INIT_0B (string "8787878787878797979797979797979797979797979797979797978787878787") (owner "Xilinx"))
              (property INIT_0C (string "6767676767676767676777777777777777777777777787878787878787878787") (owner "Xilinx"))
              (property INIT_0D (string "3737373737373747474747474747474747474757575757575757575757575767") (owner "Xilinx"))
              (property INIT_0E (string "2727272727272727272727272727272727272727272727272737373737373737") (owner "Xilinx"))
              (property INIT_0F (string "4646464646464646463636363636363636363636363636262626262626262626") (owner "Xilinx"))
              (property INIT_10 (string "7676767676766666666666666666666666565656565656565656565656464646") (owner "Xilinx"))
              (property INIT_11 (string "9696969696969696968686868686868686868686868686868686767676767676") (owner "Xilinx"))
              (property INIT_12 (string "7676767686868686868686868686868686868686869696969696969696969696") (owner "Xilinx"))
              (property INIT_13 (string "4656565656565656565656565666666666666666666666667676767676767676") (owner "Xilinx"))
              (property INIT_14 (string "2525252525252535353535353535353535353535354545454546464646464646") (owner "Xilinx"))
              (property INIT_15 (string "3535353535252525252525252525252525252525252525252525252525252525") (owner "Xilinx"))
              (property INIT_16 (string "5555555555555555555555454545454545454545454545353535353535353535") (owner "Xilinx"))
              (property INIT_17 (string "8585858585858585757575757575757575757575656565656565656565656555") (owner "Xilinx"))
              (property INIT_18 (string "8585859595959595959595959595959595959595959595858585858585858585") (owner "Xilinx"))
              (property INIT_19 (string "6464646464647474747474747474747474748484848484848484848484848585") (owner "Xilinx"))
              (property INIT_1A (string "3434344444444444444444444444445454545454545454545454546464646464") (owner "Xilinx"))
              (property INIT_1B (string "2424242424242424242424242424242424242424243434343434343434343434") (owner "Xilinx"))
              (property INIT_1C (string "4444444444343434343434343434343434343424242424242424242424242424") (owner "Xilinx"))
              (property INIT_1D (string "7474646464646464646464646454545454545454545454545444444444444444") (owner "Xilinx"))
              (property INIT_1E (string "9393939393838383838383838383838383838383838373737374747474747474") (owner "Xilinx"))
              (property INIT_1F (string "8383838383838383838383838383838383939393939393939393939393939393") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 4) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 4) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "4B5B6B7B9BABBACAEAFA0A1A3A4A5A7A8999B9C9D9F909193949697888A8B8D8") (owner "Xilinx"))
              (property INIT_01 (string "AF9F9F8E8E7E7E7E6E6E6E6E6E6D7D7D7D8D8D9D9DACBCBCCCDCECFC0C1B2B3B") (owner "Xilinx"))
              (property INIT_02 (string "F2D2C2B19181715141311101F1D1C0B0A080706050403020100FFFEFDFCFBFBF") (owner "Xilinx"))
              (property INIT_03 (string "B59584745444341404F4D4C4B393836353432313F3E3D3B2A282726242321202") (owner "Xilinx"))
              (property INIT_04 (string "383838383838282827171707F7F7E7D7C6B6A696867666564535251505E5D5C5") (owner "Xilinx"))
              (property INIT_05 (string "7B8B9BBBCBDBEB0B1B2B3A4A5A7A8A9AAABACACADAE9F9F90919192929293938") (owner "Xilinx"))
              (property INIT_06 (string "9ABACADAFA0A1A3A4A6A7B8BABBBEBFB1B2B4B5B6B8B9BBBCCDCFC0C1B3B4B5B") (owner "Xilinx"))
              (property INIT_07 (string "86869696A7B7B7C7D7E7F7071828384858687888A8B9C9D9F90919394959798A") (owner "Xilinx"))
              (property INIT_08 (string "937363534333231304F4E4D4C4B4B4A494948585757575656565656566767676") (owner "Xilinx"))
              (property INIT_09 (string "402010F0E0D0B1A181716141311101F1D1C2B29282725242321202F2E2C3B3A3") (owner "Xilinx"))
              (property INIT_0A (string "CDBDAD9D8D7D5D4E3E2E1E0EEEDECEBE9E8F7F5F4F3F1F0FFFDFCFB090806050") (owner "Xilinx"))
              (property INIT_0B (string "A9B9C9D9EAFAFA0A1A1A2A2A2A3A3B3B3B3B3B3B3B2B2B2C1C1C0CFCFCECDCCD") (owner "Xilinx"))
              (property INIT_0C (string "264657678797B7C7D7F70717374758788898B8C8D8E808182839495969798999") (owner "Xilinx"))
              (property INIT_0D (string "7383A3B4C4D4F40414344454758595B5C5D5F505153545667686A6B6D6E6F616") (owner "Xilinx"))
              (property INIT_0E (string "808070707060606060616171717181819191A2B2B2C2D2E2F202132333435363") (owner "Xilinx"))
              (property INIT_0F (string "BD9D8D7D5D4D3D1D0DFDEECEBEAE9E7E6E5E4E3E2E1F0FFFEFDFCFBFBFAF9F9F") (owner "Xilinx"))
              (property INIT_10 (string "7A5A4A3A1A0AFADACBBB9B8B6B5B4B2B1BFBEBDCBCAC8C7C6C4C3C1C0CFCDDCD") (owner "Xilinx"))
              (property INIT_11 (string "363636262727171707F7F7E7D8C8C8B8A8988878584939291909E9D9C9B99A8A") (owner "Xilinx"))
              (property INIT_12 (string "B3C3D3E303132434445464748494A4B4C4D5E5F5F50515152525253636363636") (owner "Xilinx"))
              (property INIT_13 (string "F000103041617181A1B1D1E1F111214252628292B2C2D2F20212324353738393") (owner "Xilinx"))
              (property INIT_14 (string "ADBDBDCDDDEDFD0E1E2E3E4E5E6E7E8EAFBFCFDFFF0F1F3F4F50708090B0C0D0") (owner "Xilinx"))
              (property INIT_15 (string "4939291A0AFAEADACABABAAA9A9B8B8B7B7B7B6B6B6B6C6C6C7C7C7C8C8C9C9D") (owner "Xilinx"))
              (property INIT_16 (string "E7D7B7A787776747371707F7D8C8B89888785848381808F9E9C9B9A999796959") (owner "Xilinx"))
              (property INIT_17 (string "8373544434241404E4D4C4B59585755545351505F5D6C6B696866656462616F6") (owner "Xilinx"))
              (property INIT_18 (string "E0F0F00010102020213131313131313131222222121202F2F2E2D3C3C3B3A393") (owner "Xilinx"))
              (property INIT_19 (string "8D9DBDCDDDFD0D1D3E4E5E7E8E9EBECEDEEE0E1E2F3F4F5F6F7F8F9FAFBFC0D0") (owner "Xilinx"))
              (property INIT_1A (string "CADAFA0A1A3A4A5B7B8B9BBBCBDBFB0B1B3C4C6C7C8CACBCDCECFC1C2D4D5D6D") (owner "Xilinx"))
              (property INIT_1B (string "7666666667676777777787879898A8B8B8C8D8E8F809192939495969798AAABA") (owner "Xilinx"))
              (property INIT_1C (string "5343331303F4E4C4B4A4947464544434251505F5E5D5C5B5B5A5969686867676") (owner "Xilinx"))
              (property INIT_1D (string "1000F0D1C1B191816151412111F2E2D2B2A282726242321202F3D3C3B3938373") (owner "Xilinx"))
              (property INIT_1E (string "2D2D1D1D0DFDFDEEDECECEBEAE9E8E7E5F4F3F2F1F0FEFDFCFB0908070504030") (owner "Xilinx"))
              (property INIT_1F (string "091A2A3A4A5A6A7A8A9AAABACBDBEBFBFB0B1B1B2B2B2C3C3C3C3C3C3C3C3C2D") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 4) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 4) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "9AA8C6F423518FCD0C4A88D72574C2106FCD2C7AD93796F463C1208FFD5CCA29") (owner "Xilinx"))
              (property INIT_01 (string "54B3119F1EAC5A19D7B5A3B2C0EE2C7AC836B443D18F3DFBC9A78573616F6D7C") (owner "Xilinx"))
              (property INIT_02 (string "33D1701EBD6C0AB96806C57322E1AF6E3CFBCAA887654432313F4E5C7B99C806") (owner "Xilinx"))
              (property INIT_03 (string "02C08E3DEB9938E68533D2701FBD5CFA9928C655F39220CF5EFC9B29C867F594") (owner "Xilinx"))
              (property INIT_04 (string "9DABA9876523E2801E9C1A78C6145280BECCEBE9E7E5D3C1AF8E5C3A08C79553") (owner "Xilinx"))
              (property INIT_05 (string "4C9AD92867A6E4235280AFDEEC0B1918161503E2B08F4DFCAA38C735A3F2407E") (owner "Xilinx"))
              (property INIT_06 (string "B21375D63899FB6CCE2F90F253C486F758C92A8CFD5EBE1F70D03090FF4E9EFD") (owner "Xilinx"))
              (property INIT_07 (string "199B1CBE5002C496785A4C3E3032436587A9DBFD3E60A2E32577C81A6CBD0F60") (owner "Xilinx"))
              (property INIT_08 (string "25F6C8A99A7C6D6F607283A5C6F8398BDD4EB032C37527E8CABCAEBFD11355A7") (owner "Xilinx"))
              (property INIT_09 (string "28CA5BFC8E2FC152F38526C869FA9C3DDE7021C36415C77829DB8C4E0FC08253") (owner "Xilinx"))
              (property INIT_0A (string "031416181A0CEED0A2835527E9AA6C2EDF9143F49648F99B3CDE7F11B254F587") (owner "Xilinx"))
              (property INIT_0B (string "EACCBD8F5012C47517981A8CED2F6183A4A6987A4CFDAF31C335A7F94B8DBFE1") (owner "Xilinx"))
              (property INIT_0C (string "CD2F80F253B41677D83A8BED3E9FE13273C5065899CA0C3D5F80A1C3D4E6E7E9") (owner "Xilinx"))
              (property INIT_0D (string "CCFE3F61A3E52678CA0B6DBF0062B31576D8399BFC6ECF2192F455C62899FB5C") (owner "Xilinx"))
              (property INIT_0E (string "B133C47628E9CBBDAFB0D21456A81A9C1EBF5103C597795B4D3F3133456688AA") (owner "Xilinx"))
              (property INIT_0F (string "22C46516C8792BDC8D4F00C1835426F7C9AA9B7D6E60617384A6C7F93B8CDE4F") (owner "Xilinx"))
              (property INIT_10 (string "44F5A749FA9C3DDF7012B355F68829CB5CFD9F20C253F58627C96AFB9D3ED071") (owner "Xilinx"))
              (property INIT_11 (string "997B4DFFA032C436A8FA4C8EB0E2041617191B0DEFD1A3845628EAAC6D2FD192") (owner "Xilinx"))
              (property INIT_12 (string "07599ACB0D3E5081A3C4D5E7E8EAEBCDBE805213C576189A1B8DEF206284A5A7") (owner "Xilinx"))
              (property INIT_13 (string "3A9CFD6FC02293F556C7299AFC5DCE2081F354B51778D93B8CEE3F90E23374C6") (owner "Xilinx"))
              (property INIT_14 (string "5204C6987A5C4E303234466889ABCDFF3162A4E62779CB0C6EB00163B41677D9") (owner "Xilinx"))
              (property INIT_15 (string "9D7E6F61627485A7C9FA3C8DDF40B234C57729EACCBEA0B2D31557A91B9D1FB1") (owner "Xilinx"))
              (property INIT_16 (string "9021C354F68728CA6BFD9E3FD17223C56617C97A2CDD8E4001C3845527F8CAAB") (owner "Xilinx"))
              (property INIT_17 (string "1C0EF0D2A4865729EBAD6E20D29345F7A84AFB9D3ED07113B456F7892ACC5DFF") (owner "Xilinx"))
              (property INIT_18 (string "5314C677199B1C8EE0216385A7A89A7C4EF0A133C537A9FB4D8FB1E30517191A") (owner "Xilinx"))
              (property INIT_19 (string "55B61879DB3C8DEF3091E33476C7085A8BCD0E3F5182A4C5D7E8E9EBECCEA081") (owner "Xilinx"))
              (property INIT_1A (string "A5E7297ACC0D6FB10264B51778DA3B9DFE60C12394F657C92A9BFD5EC02182F4") (owner "Xilinx"))
              (property INIT_1B (string "2AECCDBFA1B3D41658AA1C9E10B25406C7997B5D4F31333547698AACCEF03263") (owner "Xilinx"))
              (property INIT_1C (string "CA7B2DDE8F4102C4855628F9CBAC9E7F6162647587A8CAFB3D8ED041B335C678") (owner "Xilinx"))
              (property INIT_1D (string "FC9E3FD17314B557F89A2BCD5EF09122C455F79829CB6CFE9F30D27324C66719") (owner "Xilinx"))
              (property INIT_1E (string "A334C638AAFC4E80B2E406181A1C1D0FF1D3A587582AECAE6F21E39446F8A94B") (owner "Xilinx"))
              (property INIT_1F (string "0F305283A5C6D8E9EBECEECFA1825415C7781A9C1D8FE1226486A8A99B7D4FF1") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 18) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 18) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "75E339457732395B787E397179C839887B0E399E7C5039B47D8F39CB7ECA39E1") (owner "Xilinx"))
              (property INIT_01 (string "6B1838956C7838AB6DD638C16F3238D7708D38ED71E63903733C39197491392F") (owner "Xilinx"))
              (property INIT_02 (string "5FF837E5615E37FB62C4381164293827658E383D66F238536855386A69B73880") (owner "Xilinx"))
              (property INIT_03 (string "54C4372F56293746578F375D58F637745A5C378A5BC337A15D2A37B85E9137CE") (owner "Xilinx"))
              (property INIT_04 (string "49BC366F4B1836884C7636A04DD636B84F3636D0509836E851FB3700535F3717") (owner "Xilinx"))
              (property INIT_05 (string "3F2C35A1407435BC41C035D6430E35F0445F360A45B33624470A363D48623656") (owner "Xilinx"))
              (property INIT_06 (string "358134C036A534DD37CE34FA38FD35173A3135333B69354F3CA6356B3DE73586") (owner "Xilinx"))
              (property INIT_07 (string "2D7033CE2E5333ED2F40340C3037342A31363449323E3467334D3485346434A3") (owner "Xilinx"))
              (property INIT_08 (string "281732DB289032F92918331729B033362A5633552B0A33712BCA33902C9733AF") (owner "Xilinx"))
              (property INIT_09 (string "26C631F326B0320F26AD322B26BC324826DE3265271232822758329F27AF32BD") (owner "Xilinx"))
              (property INIT_0A (string "29DF31222945313A28B93154283C316D27CF3188277331A2272731BD26EE31D8") (owner "Xilinx"))
              (property INIT_0B (string "306A30642F74307B2E8830922DA530A92CCC30C02BFF30D82B3D30F02A873109") (owner "Xilinx"))
              (property INIT_0C (string "39232FBC37F62FD036CF2FE435AD2FF83492300D337D3023326F30383169304E") (owner "Xilinx"))
              (property INIT_0D (string "43222F3241D62F41408D2F513F462F613E042F723CC52F843B8A2F963A542FA9") (owner "Xilinx"))
              (property INIT_0E (string "4DDD2EF54C7F2EF54B222EF749C72EFD486F2F0447182F0D45C42F1844722F25") (owner "Xilinx"))
              (property INIT_0F (string "58F62F4157902F32562B2F2554C62F1853622F0D51FF2F04509D2EFD4F3C2EF7") (owner "Xilinx"))
              (property INIT_10 (string "00000000000000000000000000000000000000005D2A2F725BC32F615A5C2F51") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram")
              (viewRef view_1 (cellRef RAMB8BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRAWRADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:INPUT:ADDRBRDADDR<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEAWEL<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:WEBWEU<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 4) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 4) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "14C7DA5D11359A4E3359BE541B01287FD66D15DDB5BDC5EE165F98F15BB42D97") (owner "Xilinx"))
              (property INIT_01 (string "7E149A0F85FA8E23E7CBDE0164D6792BFCBE8F40E273C4E5B64778499B8DEFC1") (owner "Xilinx"))
              (property INIT_02 (string "817B85AFE933BD5711FB156FD8928BB52EE7F069225BE3FC748C144B038AB1B7") (owner "Xilinx"))
              (property INIT_03 (string "F0960C32482FD67DE53C749C949D754E07B059F29B25CE58E17B15BF5913DDA7") (owner "Xilinx"))
              (property INIT_04 (string "817447EA7DDF215395C60768D98A6B9D0EDF11B2D466884B8E71F5381DB1062B") (owner "Xilinx"))
              (property INIT_05 (string "403EEC79B5C19D28634DE721FB645DD6CE360F36CE959CD339BF45CA5FC4296D") (owner "Xilinx"))
              (property INIT_06 (string "E6AF867E86ADD41B61B71D73E85DF165D93C9EE03170AECAD3CAAA631A9EF031") (owner "Xilinx"))
              (property INIT_07 (string "82019F1E7DBBBA891847168573F1EF5D2A6704E12DB9849FDA651F09135CB53E") (owner "Xilinx"))
              (property INIT_08 (string "1259D0C70EC5ED749C347C45BDE6CF78E24C86B0FB2671DD6805D1CEEB2886F4") (owner "Xilinx"))
              (property INIT_09 (string "9930D76EF58B22B85FF59B4107DDB3B9BFD51B61D77D23091F45BB51284E953B") (owner "Xilinx"))
              (property INIT_0A (string "003FCEDC5B69F624E15E6B2793CEBA75EF3A543EF7911A63ABC4DCC4AC733BF2") (owner "Xilinx"))
              (property INIT_0B (string "0DD50D966F88D16B04CE99532EDA75E14D7A876421CF5DCB49B837D69594C342") (owner "Xilinx"))
              (property INIT_0C (string "5DB4FA30668C92987E34EA70D52B4238FE94FA1007BD143BF1788F368E65CDB5") (owner "Xilinx"))
              (property INIT_0D (string "F7E32FAB7782DD5812FD1640B932DBA48C758DA4DC145BB21970E74DB42A91F7") (owner "Xilinx"))
              (property INIT_0E (string "87B1FC2772DE6A06D2CFEC2A87F58302901F7EADBC8B0A49187775F3E15F2D6A") (owner "Xilinx"))
              (property INIT_0F (string "1C62E87E241A1056BC53394F963C235AE1C81FC6EE859D457D46CEE7C07AF34D") (owner "Xilinx"))
              (property INIT_10 (string "554F09A21B74BDD5DDD5BD854CF3AB42D97F069D23B950F6AC5218EEC4BAB0D6") (owner "Xilinx"))
              (property INIT_11 (string "886522C05EDC4BB948D7A695C4431231DFDE5C6AF825E25F6C28A4D0CB76F13B") (owner "Xilinx"))
              (property INIT_12 (string "EB1208AF152CF36980388F66CEA60ED60E876089D25C06C08A5520DB76E24E7B") (owner "Xilinx"))
              (property INIT_13 (string "7E96CD055CA30A71D84FB52C92F85FA5FB31678D93896F35EB61D71D3339FF85") (owner "Xilinx"))
              (property INIT_14 (string "6FAEBD8C0B3A097876E5E3502E5BF8E421AD7884DF5904FE0841AB34DD957E76") (owner "Xilinx"))
              (property INIT_15 (string "10C8EF87AE467F47C0E8C27BF44E88C3FD2873DF6B07D4C0EE2B89F775039200") (owner "Xilinx"))
              (property INIT_16 (string "079E24CB51F7AD541AE0C6BCC2E81D73E97F351B2158CE643A41A73E245BE2C9") (owner "Xilinx"))
              (property INIT_17 (string "6D6B0926F4506D39A5D1CC77F24C56400AA32C75BED6EED6BE864DF5AC43EA71") (owner "Xilinx"))
              (property INIT_18 (string "617AD35D07C18B5621DC68E4407C896624C15FDD4CBA49E8A796C5441342D0EF") (owner "Xilinx"))
              (property INIT_19 (string "688E848A6026DC62D81E342AF086ED13F9A0062DF46B72398058CFA70FD7F088") (owner "Xilinx"))
              (property INIT_1A (string "7A85C05B05FF0943AC25DE967F677F97CF064DA40C62D940B61D83EA40A6FC32") (owner "Xilinx"))
              (property INIT_1B (string "75E06C08D5C2EF2C8AF87604930261A0BF8E0D3C0A7967E6E4422F5CF9D612AE") (owner "Xilinx"))
              (property INIT_1C (string "371D2369CF654C52A84F266CE3DA11D9F088A0488058C1FAD37CF64F89C4FF39") (owner "Xilinx"))
              (property INIT_1D (string "2E86BFD7E0D8BF874F06AD44EB7218AF36CC6208AF652BF1D7CDC3E92F75EB81") (owner "Xilinx"))
              (property INIT_1E (string "50DF4DCC4AE9A897D6451443D2E06E7C0A38F5627E3BA6E2DD88034E68421BA4") (owner "Xilinx"))
              (property INIT_1F (string "082EE56C732A7159C1A800C9F189527BD55E08B28C5712DD69E5417D8A6725C2") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRBRDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEAWEL 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member WEBWEU 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKBRDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENBRDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef REGCEBREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef RSTBRST
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 15))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 14))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 13))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 12))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 11))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 10))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 9))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 8))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 7))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 6))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 5))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 4))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 3))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 2))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 1))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 0))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef CLKAWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 13))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 12))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 4))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_4__PWR_16_o_equal_21_o_4_1))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 3))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_4__PWR_16_o_equal_21_o_4_1))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 2))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I4
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_4__PWR_16_o_equal_21_o_4_1))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_12_ "addra<12>")
              (joined
                (portRef (member addra 1))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_4__PWR_16_o_equal_21_o_4_1))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef (member ADDRAWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename addra_13_ "addra<13>")
              (joined
                (portRef (member addra 0))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef I3
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_4__PWR_16_o_equal_21_o_4_1))
                (portRef I (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux18 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux18")
              (joined
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I5 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux17 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux17")
              (joined
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<4>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_4))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<3>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_3))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena")
              (joined
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out31))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena")
              (joined
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_20_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<20>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_4__PWR_16_o_equal_21_o_4_1))
                (portRef ENAWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_20__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_19__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_18__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<0>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<1>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<2>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<3>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_17__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_16__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_15__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_14__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_13__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<0>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<1>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<2>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<3>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_12__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_11__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_10__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_9__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_8__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<0>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<1>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<2>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<3>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_7__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_6__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_5__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_4__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<2>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef (member DOADO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<5>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef (member DOADO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<6>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef (member DOADO 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef (member DOADO 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<8>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef (member DOADO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_9_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<9>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef (member DOADO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_10_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<10>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux21))
                (portRef (member DOADO 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_11_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<11>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOADO 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_12_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<12>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOADO 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_13_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<13>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOADO 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_14_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<14>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOADO 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_15_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<15>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOADO 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<0>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<1>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<2>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3>")
              (joined
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta")
              (joined
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux19))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM9_ram))
              )
            )
          )
      )
    )
  )

  (design ROM_COMBO_mode3_14deg
    (cellRef ROM_COMBO_mode3_14deg
      (libraryRef ROM_COMBO_mode3_14deg_lib)
    )
    (property PART (string "6slx9tqg144-2") (owner "Xilinx"))
  )
)

