<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Resource Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.5 (Version 12.900.10.16)</text>
<text>Date: Sat May  8 23:19:16 2021
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>256 VF</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>-40:25:100</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>board_deploy</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Libero\Projects\board_deploy\board_deploy\synthesis\board_deploy.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>160</cell>
 <cell>27696</cell>
 <cell>0.58</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>144</cell>
 <cell>27696</cell>
 <cell>0.52</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>414</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>8</cell>
 <cell>138</cell>
 <cell>5.80</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>8</cell>
 <cell>138</cell>
 <cell>5.80</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>65</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>31</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>34</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>11</cell>
 <cell>16</cell>
 <cell>68.75</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>2</cell>
 <cell>6</cell>
 <cell>33.33</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>160</cell>
 <cell>144</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>160</cell>
 <cell>144</cell>
</row>
</table>
<section><name>MSS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Cortex-M3*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>TIMER*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>CAN</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>I2C</cell>
 <cell>0</cell>
 <cell>2</cell>
</row>
<row>
 <cell>UART</cell>
 <cell>1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>USB</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MAC</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the MSS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>24</cell>
 <cell>1</cell>
</row>
<row>
 <cell>29</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>4</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>3</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS15</cell>
 <cell> 1.50v</cell>
 <cell> N/A</cell>
 <cell> 3</cell>
 <cell> 3</cell>
 <cell> 2</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 6</cell>
 <cell>75.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 2</cell>
 <cell>25.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>39</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Gate_Set_0_sample_gate</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Gate_Set_0/sample_gate_inferred_clock_RNI47AD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>37</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYSRESET_0_POWER_ON_RESET_N_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SYSRESET_0_RNIHNV1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>35</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C1_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C1_0/FCCC_C1_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>33</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Gate_Set_0/signal_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Gate_Set_0/signal_inferred_clock_RNI0SS7/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>32</cell>
 <cell>INT_NET</cell>
 <cell>Net   : board_deploy_MSS_0_SPI_1_SS0_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: board_deploy_MSS_0/SPI_1_SS0_M2F_inferred_clock_RNIH6BC/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : board_deploy_MSS_0_SPI_1_CLK_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: board_deploy_MSS_0/SPI_1_CLK_M2F_inferred_clock_RNILB31/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C1_0_GL3</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C1_0/FCCC_C1_0/GL3_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C1_0_GL2</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C1_0/FCCC_C1_0/GL2_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>5</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C1_0_GL1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C1_0/FCCC_C1_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : OSC_C0_0_XTLOSC_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: OSC_C0_0/OSC_C0_0/I_XTLOSC_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_C0_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_C0_0/FCCC_C0_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>29</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fine_counter_0_fine_count[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fine_counter_0/rising_error[3]</cell>
</row>
<row>
 <cell>29</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Recip_Freq_Count_0/counter_local7_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Recip_Freq_Count_0/counter_local7</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[3]</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYSRESET_0_POWER_ON_RESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SYSRESET_0</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[4]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[1]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : board_deploy_MSS_0/SPI_1_SS0_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: board_deploy_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Gate_Set_0/sample_gate5_29_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Gate_Set_0/sample_gate5_29</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Gate_Set_0/sample_gate5_28_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Gate_Set_0/sample_gate5_28</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[2]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>29</cell>
 <cell>INT_NET</cell>
 <cell>Net   : fine_counter_0_fine_count[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: fine_counter_0/rising_error[3]</cell>
</row>
<row>
 <cell>29</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Recip_Freq_Count_0/counter_local7_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Recip_Freq_Count_0/counter_local7</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[3]</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SYSRESET_0_POWER_ON_RESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SYSRESET_0</cell>
</row>
<row>
 <cell>9</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[4]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[1]</cell>
</row>
<row>
 <cell>8</cell>
 <cell>INT_NET</cell>
 <cell>Net   : board_deploy_MSS_0/SPI_1_SS0_M2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: board_deploy_MSS_0/MSS_ADLIB_INST</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Gate_Set_0/sample_gate5_29_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Gate_Set_0/sample_gate5_29</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Gate_Set_0/sample_gate5_28_Z</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Gate_Set_0/sample_gate5_28</cell>
</row>
<row>
 <cell>7</cell>
 <cell>INT_NET</cell>
 <cell>Net   : SPI_Slave_0/Data_index_Z[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: SPI_Slave_0/Data_index[2]</cell>
</row>
</table>
</doc>
