Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 02:48:51 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_16_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.997ns (28.592%)  route 2.490ns (71.408%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 6.533 - 4.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.921ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.836ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=42877, routed)       2.006     2.943    Delay1No13_instance/clk
    SLICE_X134Y294       FDCE                                         r  Delay1No13_instance/Y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y294       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.022 r  Delay1No13_instance/Y_reg[7]/Q
                         net (fo=4, routed)           1.243     4.265    Delay1No12_instance/Y_reg[33]_0[7]
    SLICE_X151Y366       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     4.315 r  Delay1No12_instance/geqOp_carry_i_13__3/O
                         net (fo=1, routed)           0.009     4.324    Sum10_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X151Y366       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.478 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.504    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X151Y367       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.519 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.545    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X151Y368       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.597 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.284     4.881    Delay1No13_instance/CO[0]
    SLICE_X150Y365       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     4.978 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.155     5.133    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X150Y366       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.285 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.072     5.357    Delay1No12_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X150Y366       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     5.506 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__3/O
                         net (fo=33, routed)          0.243     5.749    Delay1No13_instance/shiftVal__5[0]
    SLICE_X153Y367       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     5.799 r  Delay1No13_instance/shiftedFracY_d1[26]_i_2__3/O
                         net (fo=5, routed)           0.231     6.030    Delay1No13_instance/Sum10_1_impl_instance/level2[19]
    SLICE_X154Y365       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.178 r  Delay1No13_instance/shiftedFracY_d1[30]_i_3__3/O
                         net (fo=2, routed)           0.129     6.307    Delay1No12_instance/Y_reg[26]_0[7]
    SLICE_X154Y364       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     6.358 r  Delay1No12_instance/shiftedFracY_d1[30]_i_1__3/O
                         net (fo=1, routed)           0.072     6.430    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X154Y364       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=42877, routed)       1.886     6.533    Sum10_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X154Y364       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.376     6.908    
                         clock uncertainty           -0.035     6.873    
    SLICE_X154Y364       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.898    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.898    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.468    




