
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Oct 10 22:01:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'aa' on host 'rog.localdomain' (Linux_x86_64 version 6.6.87.2-microsoft-standard-WSL2) on Fri Oct 10 22:01:32 CST 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/aa/FPGA_space/Gussian_blur/build'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'run_hls.tcl'
successful!!!  the start time is Fri Oct 10 22:01:32 CST 2025
== 创建/打开HLS项目 ==
INFO: [HLS 200-1510] Running: open_project gaussian_blur_prj 
INFO: [HLS 200-10] Opening project '/home/aa/FPGA_space/Gussian_blur/build/gaussian_blur_prj'.
== 设置顶层函数 ==
INFO: [HLS 200-1510] Running: set_top GaussianBlur_accel 
== 添加设计源文件 ==
INFO: [HLS 200-1510] Running: add_files ../src/gaussian_blur.cpp -cflags -I../vitis_lib/vision/L1/include -D__XF__AXI_SDATA__ 
INFO: [HLS 200-10] Adding design file '../src/gaussian_blur.cpp' to the project
== 打开/重置解决方案 ==
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Opening and resetting solution '/home/aa/FPGA_space/Gussian_blur/build/gaussian_blur_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
== 设置目标FPGA器件 ==
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
== 创建时钟约束 ==
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27.0% 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
== 运行C仿真（CSIM） ==
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
ERROR: [HLS 200-627] Cannot find C test bench. Please specify test bench files using 'add_files -tb'.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.000 MB.
4
    while executing
"source run_hls.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 2.17 seconds. Total CPU system time: 0.41 seconds. Total elapsed time: 2.7 seconds; peak allocated memory: 647.406 MB.
