# Pipelined-ARM-CPU
64-bit, 5-stage pipelined CPU implementing a subset of the ARMv8 (LEGv8) instruction set in SystemVerilog. Includes hazard handling, ALU, and dual-read register file.
