|computer
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN9
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
FPGA_I2C_SCLK <= <GND>
FPGA_I2C_SDAT <> <UNC>
HEX0[0] <= hex_output:PORT_HEX.port2
HEX0[1] <= hex_output:PORT_HEX.port2
HEX0[2] <= hex_output:PORT_HEX.port2
HEX0[3] <= hex_output:PORT_HEX.port2
HEX0[4] <= hex_output:PORT_HEX.port2
HEX0[5] <= hex_output:PORT_HEX.port2
HEX0[6] <= hex_output:PORT_HEX.port2
HEX1[0] <= hex_output:PORT_HEX.port3
HEX1[1] <= hex_output:PORT_HEX.port3
HEX1[2] <= hex_output:PORT_HEX.port3
HEX1[3] <= hex_output:PORT_HEX.port3
HEX1[4] <= hex_output:PORT_HEX.port3
HEX1[5] <= hex_output:PORT_HEX.port3
HEX1[6] <= hex_output:PORT_HEX.port3
HEX2[0] <= hex_output:PORT_HEX.port4
HEX2[1] <= hex_output:PORT_HEX.port4
HEX2[2] <= hex_output:PORT_HEX.port4
HEX2[3] <= hex_output:PORT_HEX.port4
HEX2[4] <= hex_output:PORT_HEX.port4
HEX2[5] <= hex_output:PORT_HEX.port4
HEX2[6] <= hex_output:PORT_HEX.port4
HEX3[0] <= hex_output:PORT_HEX.port5
HEX3[1] <= hex_output:PORT_HEX.port5
HEX3[2] <= hex_output:PORT_HEX.port5
HEX3[3] <= hex_output:PORT_HEX.port5
HEX3[4] <= hex_output:PORT_HEX.port5
HEX3[5] <= hex_output:PORT_HEX.port5
HEX3[6] <= hex_output:PORT_HEX.port5
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
LEDR[0] <= led_output:PORT_LED.port2
LEDR[1] <= led_output:PORT_LED.port2
LEDR[2] <= led_output:PORT_LED.port2
LEDR[3] <= led_output:PORT_LED.port2
LEDR[4] <= led_output:PORT_LED.port2
LEDR[5] <= led_output:PORT_LED.port2
LEDR[6] <= led_output:PORT_LED.port2
LEDR[7] <= led_output:PORT_LED.port2
LEDR[8] <= led_output:PORT_LED.port2
LEDR[9] <= led_output:PORT_LED.port2
PS2_CLK <> ps2Keyboard:PORT_KYB.PS2_CLK
PS2_CLK2 <> ps2Keyboard:PORT_KYB.PS2_CLK2
PS2_DAT <> ps2Keyboard:PORT_KYB.PS2_DAT
PS2_DAT2 <> ps2Keyboard:PORT_KYB.PS2_DAT2
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
VGA_BLANK_N <= VGA_memoryMap:display.VGA_BLANK
VGA_B[0] <= VGA_memoryMap:display.VGA_B
VGA_B[1] <= VGA_memoryMap:display.VGA_B
VGA_B[2] <= VGA_memoryMap:display.VGA_B
VGA_B[3] <= VGA_memoryMap:display.VGA_B
VGA_B[4] <= VGA_memoryMap:display.VGA_B
VGA_B[5] <= VGA_memoryMap:display.VGA_B
VGA_B[6] <= VGA_memoryMap:display.VGA_B
VGA_B[7] <= VGA_memoryMap:display.VGA_B
VGA_CLK <= VGA_memoryMap:display.VGA_CLK
VGA_G[0] <= VGA_memoryMap:display.VGA_G
VGA_G[1] <= VGA_memoryMap:display.VGA_G
VGA_G[2] <= VGA_memoryMap:display.VGA_G
VGA_G[3] <= VGA_memoryMap:display.VGA_G
VGA_G[4] <= VGA_memoryMap:display.VGA_G
VGA_G[5] <= VGA_memoryMap:display.VGA_G
VGA_G[6] <= VGA_memoryMap:display.VGA_G
VGA_G[7] <= VGA_memoryMap:display.VGA_G
VGA_HS <= VGA_memoryMap:display.VGA_HS
VGA_R[0] <= VGA_memoryMap:display.VGA_R
VGA_R[1] <= VGA_memoryMap:display.VGA_R
VGA_R[2] <= VGA_memoryMap:display.VGA_R
VGA_R[3] <= VGA_memoryMap:display.VGA_R
VGA_R[4] <= VGA_memoryMap:display.VGA_R
VGA_R[5] <= VGA_memoryMap:display.VGA_R
VGA_R[6] <= VGA_memoryMap:display.VGA_R
VGA_R[7] <= VGA_memoryMap:display.VGA_R
VGA_SYNC_N <= VGA_memoryMap:display.VGA_SYNC
VGA_VS <= VGA_memoryMap:display.VGA_VS


|computer|ports:primaryPorts
clock => clock.IN16
en => en.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
DE[0] => DE[0].IN1
DE[1] => DE[1].IN1
DE[2] => DE[2].IN1
DE[3] => DE[3].IN1
DE[4] => DE[4].IN1
DE[5] => DE[5].IN1
DE[6] => DE[6].IN1
DE[7] => DE[7].IN1
DE[8] => DE[8].IN1
DE[9] => DE[9].IN1
DE[10] => DE[10].IN1
DE[11] => DE[11].IN1
DE[12] => DE[12].IN1
DE[13] => DE[13].IN1
DE[14] => DE[14].IN1
DE[15] => DE[15].IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
DRW[0] => DRW[0].IN1
DRW[1] => DRW[1].IN1
DRW[2] => DRW[2].IN1
DRW[3] => DRW[3].IN1
DRW[4] => DRW[4].IN1
DRW[5] => DRW[5].IN1
DRW[6] => DRW[6].IN1
DRW[7] => DRW[7].IN1
DRW[8] => DRW[8].IN1
DRW[9] => DRW[9].IN1
DRW[10] => DRW[10].IN1
DRW[11] => DRW[11].IN1
DRW[12] => DRW[12].IN1
DRW[13] => DRW[13].IN1
DRW[14] => DRW[14].IN1
DRW[15] => DRW[15].IN1
port[0] => port[0].IN1
port[1] => port[1].IN1
port[2] => port[2].IN1
port[3] => port[3].IN1
host_dat[0] <> port:port_creation[0].port_i.port5
host_dat[0] <> port:port_creation[1].port_i.port5
host_dat[0] <> port:port_creation[2].port_i.port5
host_dat[0] <> port:port_creation[3].port_i.port5
host_dat[0] <> port:port_creation[4].port_i.port5
host_dat[0] <> port:port_creation[5].port_i.port5
host_dat[0] <> port:port_creation[6].port_i.port5
host_dat[0] <> port:port_creation[7].port_i.port5
host_dat[0] <> port:port_creation[8].port_i.port5
host_dat[0] <> port:port_creation[9].port_i.port5
host_dat[0] <> port:port_creation[10].port_i.port5
host_dat[0] <> port:port_creation[11].port_i.port5
host_dat[0] <> port:port_creation[12].port_i.port5
host_dat[0] <> port:port_creation[13].port_i.port5
host_dat[0] <> port:port_creation[14].port_i.port5
host_dat[0] <> port:port_creation[15].port_i.port5
host_dat[1] <> port:port_creation[0].port_i.port5
host_dat[1] <> port:port_creation[1].port_i.port5
host_dat[1] <> port:port_creation[2].port_i.port5
host_dat[1] <> port:port_creation[3].port_i.port5
host_dat[1] <> port:port_creation[4].port_i.port5
host_dat[1] <> port:port_creation[5].port_i.port5
host_dat[1] <> port:port_creation[6].port_i.port5
host_dat[1] <> port:port_creation[7].port_i.port5
host_dat[1] <> port:port_creation[8].port_i.port5
host_dat[1] <> port:port_creation[9].port_i.port5
host_dat[1] <> port:port_creation[10].port_i.port5
host_dat[1] <> port:port_creation[11].port_i.port5
host_dat[1] <> port:port_creation[12].port_i.port5
host_dat[1] <> port:port_creation[13].port_i.port5
host_dat[1] <> port:port_creation[14].port_i.port5
host_dat[1] <> port:port_creation[15].port_i.port5
host_dat[2] <> port:port_creation[0].port_i.port5
host_dat[2] <> port:port_creation[1].port_i.port5
host_dat[2] <> port:port_creation[2].port_i.port5
host_dat[2] <> port:port_creation[3].port_i.port5
host_dat[2] <> port:port_creation[4].port_i.port5
host_dat[2] <> port:port_creation[5].port_i.port5
host_dat[2] <> port:port_creation[6].port_i.port5
host_dat[2] <> port:port_creation[7].port_i.port5
host_dat[2] <> port:port_creation[8].port_i.port5
host_dat[2] <> port:port_creation[9].port_i.port5
host_dat[2] <> port:port_creation[10].port_i.port5
host_dat[2] <> port:port_creation[11].port_i.port5
host_dat[2] <> port:port_creation[12].port_i.port5
host_dat[2] <> port:port_creation[13].port_i.port5
host_dat[2] <> port:port_creation[14].port_i.port5
host_dat[2] <> port:port_creation[15].port_i.port5
host_dat[3] <> port:port_creation[0].port_i.port5
host_dat[3] <> port:port_creation[1].port_i.port5
host_dat[3] <> port:port_creation[2].port_i.port5
host_dat[3] <> port:port_creation[3].port_i.port5
host_dat[3] <> port:port_creation[4].port_i.port5
host_dat[3] <> port:port_creation[5].port_i.port5
host_dat[3] <> port:port_creation[6].port_i.port5
host_dat[3] <> port:port_creation[7].port_i.port5
host_dat[3] <> port:port_creation[8].port_i.port5
host_dat[3] <> port:port_creation[9].port_i.port5
host_dat[3] <> port:port_creation[10].port_i.port5
host_dat[3] <> port:port_creation[11].port_i.port5
host_dat[3] <> port:port_creation[12].port_i.port5
host_dat[3] <> port:port_creation[13].port_i.port5
host_dat[3] <> port:port_creation[14].port_i.port5
host_dat[3] <> port:port_creation[15].port_i.port5
host_dat[4] <> port:port_creation[0].port_i.port5
host_dat[4] <> port:port_creation[1].port_i.port5
host_dat[4] <> port:port_creation[2].port_i.port5
host_dat[4] <> port:port_creation[3].port_i.port5
host_dat[4] <> port:port_creation[4].port_i.port5
host_dat[4] <> port:port_creation[5].port_i.port5
host_dat[4] <> port:port_creation[6].port_i.port5
host_dat[4] <> port:port_creation[7].port_i.port5
host_dat[4] <> port:port_creation[8].port_i.port5
host_dat[4] <> port:port_creation[9].port_i.port5
host_dat[4] <> port:port_creation[10].port_i.port5
host_dat[4] <> port:port_creation[11].port_i.port5
host_dat[4] <> port:port_creation[12].port_i.port5
host_dat[4] <> port:port_creation[13].port_i.port5
host_dat[4] <> port:port_creation[14].port_i.port5
host_dat[4] <> port:port_creation[15].port_i.port5
host_dat[5] <> port:port_creation[0].port_i.port5
host_dat[5] <> port:port_creation[1].port_i.port5
host_dat[5] <> port:port_creation[2].port_i.port5
host_dat[5] <> port:port_creation[3].port_i.port5
host_dat[5] <> port:port_creation[4].port_i.port5
host_dat[5] <> port:port_creation[5].port_i.port5
host_dat[5] <> port:port_creation[6].port_i.port5
host_dat[5] <> port:port_creation[7].port_i.port5
host_dat[5] <> port:port_creation[8].port_i.port5
host_dat[5] <> port:port_creation[9].port_i.port5
host_dat[5] <> port:port_creation[10].port_i.port5
host_dat[5] <> port:port_creation[11].port_i.port5
host_dat[5] <> port:port_creation[12].port_i.port5
host_dat[5] <> port:port_creation[13].port_i.port5
host_dat[5] <> port:port_creation[14].port_i.port5
host_dat[5] <> port:port_creation[15].port_i.port5
host_dat[6] <> port:port_creation[0].port_i.port5
host_dat[6] <> port:port_creation[1].port_i.port5
host_dat[6] <> port:port_creation[2].port_i.port5
host_dat[6] <> port:port_creation[3].port_i.port5
host_dat[6] <> port:port_creation[4].port_i.port5
host_dat[6] <> port:port_creation[5].port_i.port5
host_dat[6] <> port:port_creation[6].port_i.port5
host_dat[6] <> port:port_creation[7].port_i.port5
host_dat[6] <> port:port_creation[8].port_i.port5
host_dat[6] <> port:port_creation[9].port_i.port5
host_dat[6] <> port:port_creation[10].port_i.port5
host_dat[6] <> port:port_creation[11].port_i.port5
host_dat[6] <> port:port_creation[12].port_i.port5
host_dat[6] <> port:port_creation[13].port_i.port5
host_dat[6] <> port:port_creation[14].port_i.port5
host_dat[6] <> port:port_creation[15].port_i.port5
host_dat[7] <> port:port_creation[0].port_i.port5
host_dat[7] <> port:port_creation[1].port_i.port5
host_dat[7] <> port:port_creation[2].port_i.port5
host_dat[7] <> port:port_creation[3].port_i.port5
host_dat[7] <> port:port_creation[4].port_i.port5
host_dat[7] <> port:port_creation[5].port_i.port5
host_dat[7] <> port:port_creation[6].port_i.port5
host_dat[7] <> port:port_creation[7].port_i.port5
host_dat[7] <> port:port_creation[8].port_i.port5
host_dat[7] <> port:port_creation[9].port_i.port5
host_dat[7] <> port:port_creation[10].port_i.port5
host_dat[7] <> port:port_creation[11].port_i.port5
host_dat[7] <> port:port_creation[12].port_i.port5
host_dat[7] <> port:port_creation[13].port_i.port5
host_dat[7] <> port:port_creation[14].port_i.port5
host_dat[7] <> port:port_creation[15].port_i.port5
host_dat[8] <> port:port_creation[0].port_i.port5
host_dat[8] <> port:port_creation[1].port_i.port5
host_dat[8] <> port:port_creation[2].port_i.port5
host_dat[8] <> port:port_creation[3].port_i.port5
host_dat[8] <> port:port_creation[4].port_i.port5
host_dat[8] <> port:port_creation[5].port_i.port5
host_dat[8] <> port:port_creation[6].port_i.port5
host_dat[8] <> port:port_creation[7].port_i.port5
host_dat[8] <> port:port_creation[8].port_i.port5
host_dat[8] <> port:port_creation[9].port_i.port5
host_dat[8] <> port:port_creation[10].port_i.port5
host_dat[8] <> port:port_creation[11].port_i.port5
host_dat[8] <> port:port_creation[12].port_i.port5
host_dat[8] <> port:port_creation[13].port_i.port5
host_dat[8] <> port:port_creation[14].port_i.port5
host_dat[8] <> port:port_creation[15].port_i.port5
host_dat[9] <> port:port_creation[0].port_i.port5
host_dat[9] <> port:port_creation[1].port_i.port5
host_dat[9] <> port:port_creation[2].port_i.port5
host_dat[9] <> port:port_creation[3].port_i.port5
host_dat[9] <> port:port_creation[4].port_i.port5
host_dat[9] <> port:port_creation[5].port_i.port5
host_dat[9] <> port:port_creation[6].port_i.port5
host_dat[9] <> port:port_creation[7].port_i.port5
host_dat[9] <> port:port_creation[8].port_i.port5
host_dat[9] <> port:port_creation[9].port_i.port5
host_dat[9] <> port:port_creation[10].port_i.port5
host_dat[9] <> port:port_creation[11].port_i.port5
host_dat[9] <> port:port_creation[12].port_i.port5
host_dat[9] <> port:port_creation[13].port_i.port5
host_dat[9] <> port:port_creation[14].port_i.port5
host_dat[9] <> port:port_creation[15].port_i.port5
host_dat[10] <> port:port_creation[0].port_i.port5
host_dat[10] <> port:port_creation[1].port_i.port5
host_dat[10] <> port:port_creation[2].port_i.port5
host_dat[10] <> port:port_creation[3].port_i.port5
host_dat[10] <> port:port_creation[4].port_i.port5
host_dat[10] <> port:port_creation[5].port_i.port5
host_dat[10] <> port:port_creation[6].port_i.port5
host_dat[10] <> port:port_creation[7].port_i.port5
host_dat[10] <> port:port_creation[8].port_i.port5
host_dat[10] <> port:port_creation[9].port_i.port5
host_dat[10] <> port:port_creation[10].port_i.port5
host_dat[10] <> port:port_creation[11].port_i.port5
host_dat[10] <> port:port_creation[12].port_i.port5
host_dat[10] <> port:port_creation[13].port_i.port5
host_dat[10] <> port:port_creation[14].port_i.port5
host_dat[10] <> port:port_creation[15].port_i.port5
host_dat[11] <> port:port_creation[0].port_i.port5
host_dat[11] <> port:port_creation[1].port_i.port5
host_dat[11] <> port:port_creation[2].port_i.port5
host_dat[11] <> port:port_creation[3].port_i.port5
host_dat[11] <> port:port_creation[4].port_i.port5
host_dat[11] <> port:port_creation[5].port_i.port5
host_dat[11] <> port:port_creation[6].port_i.port5
host_dat[11] <> port:port_creation[7].port_i.port5
host_dat[11] <> port:port_creation[8].port_i.port5
host_dat[11] <> port:port_creation[9].port_i.port5
host_dat[11] <> port:port_creation[10].port_i.port5
host_dat[11] <> port:port_creation[11].port_i.port5
host_dat[11] <> port:port_creation[12].port_i.port5
host_dat[11] <> port:port_creation[13].port_i.port5
host_dat[11] <> port:port_creation[14].port_i.port5
host_dat[11] <> port:port_creation[15].port_i.port5
host_dat[12] <> port:port_creation[0].port_i.port5
host_dat[12] <> port:port_creation[1].port_i.port5
host_dat[12] <> port:port_creation[2].port_i.port5
host_dat[12] <> port:port_creation[3].port_i.port5
host_dat[12] <> port:port_creation[4].port_i.port5
host_dat[12] <> port:port_creation[5].port_i.port5
host_dat[12] <> port:port_creation[6].port_i.port5
host_dat[12] <> port:port_creation[7].port_i.port5
host_dat[12] <> port:port_creation[8].port_i.port5
host_dat[12] <> port:port_creation[9].port_i.port5
host_dat[12] <> port:port_creation[10].port_i.port5
host_dat[12] <> port:port_creation[11].port_i.port5
host_dat[12] <> port:port_creation[12].port_i.port5
host_dat[12] <> port:port_creation[13].port_i.port5
host_dat[12] <> port:port_creation[14].port_i.port5
host_dat[12] <> port:port_creation[15].port_i.port5
host_dat[13] <> port:port_creation[0].port_i.port5
host_dat[13] <> port:port_creation[1].port_i.port5
host_dat[13] <> port:port_creation[2].port_i.port5
host_dat[13] <> port:port_creation[3].port_i.port5
host_dat[13] <> port:port_creation[4].port_i.port5
host_dat[13] <> port:port_creation[5].port_i.port5
host_dat[13] <> port:port_creation[6].port_i.port5
host_dat[13] <> port:port_creation[7].port_i.port5
host_dat[13] <> port:port_creation[8].port_i.port5
host_dat[13] <> port:port_creation[9].port_i.port5
host_dat[13] <> port:port_creation[10].port_i.port5
host_dat[13] <> port:port_creation[11].port_i.port5
host_dat[13] <> port:port_creation[12].port_i.port5
host_dat[13] <> port:port_creation[13].port_i.port5
host_dat[13] <> port:port_creation[14].port_i.port5
host_dat[13] <> port:port_creation[15].port_i.port5
host_dat[14] <> port:port_creation[0].port_i.port5
host_dat[14] <> port:port_creation[1].port_i.port5
host_dat[14] <> port:port_creation[2].port_i.port5
host_dat[14] <> port:port_creation[3].port_i.port5
host_dat[14] <> port:port_creation[4].port_i.port5
host_dat[14] <> port:port_creation[5].port_i.port5
host_dat[14] <> port:port_creation[6].port_i.port5
host_dat[14] <> port:port_creation[7].port_i.port5
host_dat[14] <> port:port_creation[8].port_i.port5
host_dat[14] <> port:port_creation[9].port_i.port5
host_dat[14] <> port:port_creation[10].port_i.port5
host_dat[14] <> port:port_creation[11].port_i.port5
host_dat[14] <> port:port_creation[12].port_i.port5
host_dat[14] <> port:port_creation[13].port_i.port5
host_dat[14] <> port:port_creation[14].port_i.port5
host_dat[14] <> port:port_creation[15].port_i.port5
host_dat[15] <> port:port_creation[0].port_i.port5
host_dat[15] <> port:port_creation[1].port_i.port5
host_dat[15] <> port:port_creation[2].port_i.port5
host_dat[15] <> port:port_creation[3].port_i.port5
host_dat[15] <> port:port_creation[4].port_i.port5
host_dat[15] <> port:port_creation[5].port_i.port5
host_dat[15] <> port:port_creation[6].port_i.port5
host_dat[15] <> port:port_creation[7].port_i.port5
host_dat[15] <> port:port_creation[8].port_i.port5
host_dat[15] <> port:port_creation[9].port_i.port5
host_dat[15] <> port:port_creation[10].port_i.port5
host_dat[15] <> port:port_creation[11].port_i.port5
host_dat[15] <> port:port_creation[12].port_i.port5
host_dat[15] <> port:port_creation[13].port_i.port5
host_dat[15] <> port:port_creation[14].port_i.port5
host_dat[15] <> port:port_creation[15].port_i.port5
device_dat[0] <> port:port_creation[0].port_i.port6
device_dat[1] <> port:port_creation[0].port_i.port6
device_dat[2] <> port:port_creation[0].port_i.port6
device_dat[3] <> port:port_creation[0].port_i.port6
device_dat[4] <> port:port_creation[0].port_i.port6
device_dat[5] <> port:port_creation[0].port_i.port6
device_dat[6] <> port:port_creation[0].port_i.port6
device_dat[7] <> port:port_creation[0].port_i.port6
device_dat[8] <> port:port_creation[0].port_i.port6
device_dat[9] <> port:port_creation[0].port_i.port6
device_dat[10] <> port:port_creation[0].port_i.port6
device_dat[11] <> port:port_creation[0].port_i.port6
device_dat[12] <> port:port_creation[0].port_i.port6
device_dat[13] <> port:port_creation[0].port_i.port6
device_dat[14] <> port:port_creation[0].port_i.port6
device_dat[15] <> port:port_creation[0].port_i.port6
device_dat[16] <> port:port_creation[1].port_i.port6
device_dat[17] <> port:port_creation[1].port_i.port6
device_dat[18] <> port:port_creation[1].port_i.port6
device_dat[19] <> port:port_creation[1].port_i.port6
device_dat[20] <> port:port_creation[1].port_i.port6
device_dat[21] <> port:port_creation[1].port_i.port6
device_dat[22] <> port:port_creation[1].port_i.port6
device_dat[23] <> port:port_creation[1].port_i.port6
device_dat[24] <> port:port_creation[1].port_i.port6
device_dat[25] <> port:port_creation[1].port_i.port6
device_dat[26] <> port:port_creation[1].port_i.port6
device_dat[27] <> port:port_creation[1].port_i.port6
device_dat[28] <> port:port_creation[1].port_i.port6
device_dat[29] <> port:port_creation[1].port_i.port6
device_dat[30] <> port:port_creation[1].port_i.port6
device_dat[31] <> port:port_creation[1].port_i.port6
device_dat[32] <> port:port_creation[2].port_i.port6
device_dat[33] <> port:port_creation[2].port_i.port6
device_dat[34] <> port:port_creation[2].port_i.port6
device_dat[35] <> port:port_creation[2].port_i.port6
device_dat[36] <> port:port_creation[2].port_i.port6
device_dat[37] <> port:port_creation[2].port_i.port6
device_dat[38] <> port:port_creation[2].port_i.port6
device_dat[39] <> port:port_creation[2].port_i.port6
device_dat[40] <> port:port_creation[2].port_i.port6
device_dat[41] <> port:port_creation[2].port_i.port6
device_dat[42] <> port:port_creation[2].port_i.port6
device_dat[43] <> port:port_creation[2].port_i.port6
device_dat[44] <> port:port_creation[2].port_i.port6
device_dat[45] <> port:port_creation[2].port_i.port6
device_dat[46] <> port:port_creation[2].port_i.port6
device_dat[47] <> port:port_creation[2].port_i.port6
device_dat[48] <> port:port_creation[3].port_i.port6
device_dat[49] <> port:port_creation[3].port_i.port6
device_dat[50] <> port:port_creation[3].port_i.port6
device_dat[51] <> port:port_creation[3].port_i.port6
device_dat[52] <> port:port_creation[3].port_i.port6
device_dat[53] <> port:port_creation[3].port_i.port6
device_dat[54] <> port:port_creation[3].port_i.port6
device_dat[55] <> port:port_creation[3].port_i.port6
device_dat[56] <> port:port_creation[3].port_i.port6
device_dat[57] <> port:port_creation[3].port_i.port6
device_dat[58] <> port:port_creation[3].port_i.port6
device_dat[59] <> port:port_creation[3].port_i.port6
device_dat[60] <> port:port_creation[3].port_i.port6
device_dat[61] <> port:port_creation[3].port_i.port6
device_dat[62] <> port:port_creation[3].port_i.port6
device_dat[63] <> port:port_creation[3].port_i.port6
device_dat[64] <> port:port_creation[4].port_i.port6
device_dat[65] <> port:port_creation[4].port_i.port6
device_dat[66] <> port:port_creation[4].port_i.port6
device_dat[67] <> port:port_creation[4].port_i.port6
device_dat[68] <> port:port_creation[4].port_i.port6
device_dat[69] <> port:port_creation[4].port_i.port6
device_dat[70] <> port:port_creation[4].port_i.port6
device_dat[71] <> port:port_creation[4].port_i.port6
device_dat[72] <> port:port_creation[4].port_i.port6
device_dat[73] <> port:port_creation[4].port_i.port6
device_dat[74] <> port:port_creation[4].port_i.port6
device_dat[75] <> port:port_creation[4].port_i.port6
device_dat[76] <> port:port_creation[4].port_i.port6
device_dat[77] <> port:port_creation[4].port_i.port6
device_dat[78] <> port:port_creation[4].port_i.port6
device_dat[79] <> port:port_creation[4].port_i.port6
device_dat[80] <> port:port_creation[5].port_i.port6
device_dat[81] <> port:port_creation[5].port_i.port6
device_dat[82] <> port:port_creation[5].port_i.port6
device_dat[83] <> port:port_creation[5].port_i.port6
device_dat[84] <> port:port_creation[5].port_i.port6
device_dat[85] <> port:port_creation[5].port_i.port6
device_dat[86] <> port:port_creation[5].port_i.port6
device_dat[87] <> port:port_creation[5].port_i.port6
device_dat[88] <> port:port_creation[5].port_i.port6
device_dat[89] <> port:port_creation[5].port_i.port6
device_dat[90] <> port:port_creation[5].port_i.port6
device_dat[91] <> port:port_creation[5].port_i.port6
device_dat[92] <> port:port_creation[5].port_i.port6
device_dat[93] <> port:port_creation[5].port_i.port6
device_dat[94] <> port:port_creation[5].port_i.port6
device_dat[95] <> port:port_creation[5].port_i.port6
device_dat[96] <> port:port_creation[6].port_i.port6
device_dat[97] <> port:port_creation[6].port_i.port6
device_dat[98] <> port:port_creation[6].port_i.port6
device_dat[99] <> port:port_creation[6].port_i.port6
device_dat[100] <> port:port_creation[6].port_i.port6
device_dat[101] <> port:port_creation[6].port_i.port6
device_dat[102] <> port:port_creation[6].port_i.port6
device_dat[103] <> port:port_creation[6].port_i.port6
device_dat[104] <> port:port_creation[6].port_i.port6
device_dat[105] <> port:port_creation[6].port_i.port6
device_dat[106] <> port:port_creation[6].port_i.port6
device_dat[107] <> port:port_creation[6].port_i.port6
device_dat[108] <> port:port_creation[6].port_i.port6
device_dat[109] <> port:port_creation[6].port_i.port6
device_dat[110] <> port:port_creation[6].port_i.port6
device_dat[111] <> port:port_creation[6].port_i.port6
device_dat[112] <> port:port_creation[7].port_i.port6
device_dat[113] <> port:port_creation[7].port_i.port6
device_dat[114] <> port:port_creation[7].port_i.port6
device_dat[115] <> port:port_creation[7].port_i.port6
device_dat[116] <> port:port_creation[7].port_i.port6
device_dat[117] <> port:port_creation[7].port_i.port6
device_dat[118] <> port:port_creation[7].port_i.port6
device_dat[119] <> port:port_creation[7].port_i.port6
device_dat[120] <> port:port_creation[7].port_i.port6
device_dat[121] <> port:port_creation[7].port_i.port6
device_dat[122] <> port:port_creation[7].port_i.port6
device_dat[123] <> port:port_creation[7].port_i.port6
device_dat[124] <> port:port_creation[7].port_i.port6
device_dat[125] <> port:port_creation[7].port_i.port6
device_dat[126] <> port:port_creation[7].port_i.port6
device_dat[127] <> port:port_creation[7].port_i.port6
device_dat[128] <> port:port_creation[8].port_i.port6
device_dat[129] <> port:port_creation[8].port_i.port6
device_dat[130] <> port:port_creation[8].port_i.port6
device_dat[131] <> port:port_creation[8].port_i.port6
device_dat[132] <> port:port_creation[8].port_i.port6
device_dat[133] <> port:port_creation[8].port_i.port6
device_dat[134] <> port:port_creation[8].port_i.port6
device_dat[135] <> port:port_creation[8].port_i.port6
device_dat[136] <> port:port_creation[8].port_i.port6
device_dat[137] <> port:port_creation[8].port_i.port6
device_dat[138] <> port:port_creation[8].port_i.port6
device_dat[139] <> port:port_creation[8].port_i.port6
device_dat[140] <> port:port_creation[8].port_i.port6
device_dat[141] <> port:port_creation[8].port_i.port6
device_dat[142] <> port:port_creation[8].port_i.port6
device_dat[143] <> port:port_creation[8].port_i.port6
device_dat[144] <> port:port_creation[9].port_i.port6
device_dat[145] <> port:port_creation[9].port_i.port6
device_dat[146] <> port:port_creation[9].port_i.port6
device_dat[147] <> port:port_creation[9].port_i.port6
device_dat[148] <> port:port_creation[9].port_i.port6
device_dat[149] <> port:port_creation[9].port_i.port6
device_dat[150] <> port:port_creation[9].port_i.port6
device_dat[151] <> port:port_creation[9].port_i.port6
device_dat[152] <> port:port_creation[9].port_i.port6
device_dat[153] <> port:port_creation[9].port_i.port6
device_dat[154] <> port:port_creation[9].port_i.port6
device_dat[155] <> port:port_creation[9].port_i.port6
device_dat[156] <> port:port_creation[9].port_i.port6
device_dat[157] <> port:port_creation[9].port_i.port6
device_dat[158] <> port:port_creation[9].port_i.port6
device_dat[159] <> port:port_creation[9].port_i.port6
device_dat[160] <> port:port_creation[10].port_i.port6
device_dat[161] <> port:port_creation[10].port_i.port6
device_dat[162] <> port:port_creation[10].port_i.port6
device_dat[163] <> port:port_creation[10].port_i.port6
device_dat[164] <> port:port_creation[10].port_i.port6
device_dat[165] <> port:port_creation[10].port_i.port6
device_dat[166] <> port:port_creation[10].port_i.port6
device_dat[167] <> port:port_creation[10].port_i.port6
device_dat[168] <> port:port_creation[10].port_i.port6
device_dat[169] <> port:port_creation[10].port_i.port6
device_dat[170] <> port:port_creation[10].port_i.port6
device_dat[171] <> port:port_creation[10].port_i.port6
device_dat[172] <> port:port_creation[10].port_i.port6
device_dat[173] <> port:port_creation[10].port_i.port6
device_dat[174] <> port:port_creation[10].port_i.port6
device_dat[175] <> port:port_creation[10].port_i.port6
device_dat[176] <> port:port_creation[11].port_i.port6
device_dat[177] <> port:port_creation[11].port_i.port6
device_dat[178] <> port:port_creation[11].port_i.port6
device_dat[179] <> port:port_creation[11].port_i.port6
device_dat[180] <> port:port_creation[11].port_i.port6
device_dat[181] <> port:port_creation[11].port_i.port6
device_dat[182] <> port:port_creation[11].port_i.port6
device_dat[183] <> port:port_creation[11].port_i.port6
device_dat[184] <> port:port_creation[11].port_i.port6
device_dat[185] <> port:port_creation[11].port_i.port6
device_dat[186] <> port:port_creation[11].port_i.port6
device_dat[187] <> port:port_creation[11].port_i.port6
device_dat[188] <> port:port_creation[11].port_i.port6
device_dat[189] <> port:port_creation[11].port_i.port6
device_dat[190] <> port:port_creation[11].port_i.port6
device_dat[191] <> port:port_creation[11].port_i.port6
device_dat[192] <> port:port_creation[12].port_i.port6
device_dat[193] <> port:port_creation[12].port_i.port6
device_dat[194] <> port:port_creation[12].port_i.port6
device_dat[195] <> port:port_creation[12].port_i.port6
device_dat[196] <> port:port_creation[12].port_i.port6
device_dat[197] <> port:port_creation[12].port_i.port6
device_dat[198] <> port:port_creation[12].port_i.port6
device_dat[199] <> port:port_creation[12].port_i.port6
device_dat[200] <> port:port_creation[12].port_i.port6
device_dat[201] <> port:port_creation[12].port_i.port6
device_dat[202] <> port:port_creation[12].port_i.port6
device_dat[203] <> port:port_creation[12].port_i.port6
device_dat[204] <> port:port_creation[12].port_i.port6
device_dat[205] <> port:port_creation[12].port_i.port6
device_dat[206] <> port:port_creation[12].port_i.port6
device_dat[207] <> port:port_creation[12].port_i.port6
device_dat[208] <> port:port_creation[13].port_i.port6
device_dat[209] <> port:port_creation[13].port_i.port6
device_dat[210] <> port:port_creation[13].port_i.port6
device_dat[211] <> port:port_creation[13].port_i.port6
device_dat[212] <> port:port_creation[13].port_i.port6
device_dat[213] <> port:port_creation[13].port_i.port6
device_dat[214] <> port:port_creation[13].port_i.port6
device_dat[215] <> port:port_creation[13].port_i.port6
device_dat[216] <> port:port_creation[13].port_i.port6
device_dat[217] <> port:port_creation[13].port_i.port6
device_dat[218] <> port:port_creation[13].port_i.port6
device_dat[219] <> port:port_creation[13].port_i.port6
device_dat[220] <> port:port_creation[13].port_i.port6
device_dat[221] <> port:port_creation[13].port_i.port6
device_dat[222] <> port:port_creation[13].port_i.port6
device_dat[223] <> port:port_creation[13].port_i.port6
device_dat[224] <> port:port_creation[14].port_i.port6
device_dat[225] <> port:port_creation[14].port_i.port6
device_dat[226] <> port:port_creation[14].port_i.port6
device_dat[227] <> port:port_creation[14].port_i.port6
device_dat[228] <> port:port_creation[14].port_i.port6
device_dat[229] <> port:port_creation[14].port_i.port6
device_dat[230] <> port:port_creation[14].port_i.port6
device_dat[231] <> port:port_creation[14].port_i.port6
device_dat[232] <> port:port_creation[14].port_i.port6
device_dat[233] <> port:port_creation[14].port_i.port6
device_dat[234] <> port:port_creation[14].port_i.port6
device_dat[235] <> port:port_creation[14].port_i.port6
device_dat[236] <> port:port_creation[14].port_i.port6
device_dat[237] <> port:port_creation[14].port_i.port6
device_dat[238] <> port:port_creation[14].port_i.port6
device_dat[239] <> port:port_creation[14].port_i.port6
device_dat[240] <> port:port_creation[15].port_i.port6
device_dat[241] <> port:port_creation[15].port_i.port6
device_dat[242] <> port:port_creation[15].port_i.port6
device_dat[243] <> port:port_creation[15].port_i.port6
device_dat[244] <> port:port_creation[15].port_i.port6
device_dat[245] <> port:port_creation[15].port_i.port6
device_dat[246] <> port:port_creation[15].port_i.port6
device_dat[247] <> port:port_creation[15].port_i.port6
device_dat[248] <> port:port_creation[15].port_i.port6
device_dat[249] <> port:port_creation[15].port_i.port6
device_dat[250] <> port:port_creation[15].port_i.port6
device_dat[251] <> port:port_creation[15].port_i.port6
device_dat[252] <> port:port_creation[15].port_i.port6
device_dat[253] <> port:port_creation[15].port_i.port6
device_dat[254] <> port:port_creation[15].port_i.port6
device_dat[255] <> port:port_creation[15].port_i.port6
service[0] <= port:port_creation[0].port_i.port7
service[1] <= port:port_creation[1].port_i.port7
service[2] <= port:port_creation[2].port_i.port7
service[3] <= port:port_creation[3].port_i.port7
service[4] <= port:port_creation[4].port_i.port7
service[5] <= port:port_creation[5].port_i.port7
service[6] <= port:port_creation[6].port_i.port7
service[7] <= port:port_creation[7].port_i.port7
service[8] <= port:port_creation[8].port_i.port7
service[9] <= port:port_creation[9].port_i.port7
service[10] <= port:port_creation[10].port_i.port7
service[11] <= port:port_creation[11].port_i.port7
service[12] <= port:port_creation[12].port_i.port7
service[13] <= port:port_creation[13].port_i.port7
service[14] <= port:port_creation[14].port_i.port7
service[15] <= port:port_creation[15].port_i.port7


|computer|ports:primaryPorts|decoder:selector
s[0] => Decoder0.IN3
s[1] => Decoder0.IN2
s[2] => Decoder0.IN1
s[3] => Decoder0.IN0
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
lines[0] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[1] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[2] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[3] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[4] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[5] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[6] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[7] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[8] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[9] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[10] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[11] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[12] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[13] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[14] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[15] <= lines.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[0].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[1].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[2].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[3].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[4].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[5].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[6].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[7].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[8].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[9].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[10].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[11].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[12].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[13].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[14].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:primaryPorts|port:port_creation[15].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts
clock => clock.IN16
en => en.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
HE => comb.IN1
DE[0] => DE[0].IN1
DE[1] => DE[1].IN1
DE[2] => DE[2].IN1
DE[3] => DE[3].IN1
DE[4] => DE[4].IN1
DE[5] => DE[5].IN1
DE[6] => DE[6].IN1
DE[7] => DE[7].IN1
DE[8] => DE[8].IN1
DE[9] => DE[9].IN1
DE[10] => DE[10].IN1
DE[11] => DE[11].IN1
DE[12] => DE[12].IN1
DE[13] => DE[13].IN1
DE[14] => DE[14].IN1
DE[15] => DE[15].IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
HRW => comb.IN1
DRW[0] => DRW[0].IN1
DRW[1] => DRW[1].IN1
DRW[2] => DRW[2].IN1
DRW[3] => DRW[3].IN1
DRW[4] => DRW[4].IN1
DRW[5] => DRW[5].IN1
DRW[6] => DRW[6].IN1
DRW[7] => DRW[7].IN1
DRW[8] => DRW[8].IN1
DRW[9] => DRW[9].IN1
DRW[10] => DRW[10].IN1
DRW[11] => DRW[11].IN1
DRW[12] => DRW[12].IN1
DRW[13] => DRW[13].IN1
DRW[14] => DRW[14].IN1
DRW[15] => DRW[15].IN1
port[0] => port[0].IN1
port[1] => port[1].IN1
port[2] => port[2].IN1
port[3] => port[3].IN1
host_dat[0] <> port:port_creation[0].port_i.port5
host_dat[0] <> port:port_creation[1].port_i.port5
host_dat[0] <> port:port_creation[2].port_i.port5
host_dat[0] <> port:port_creation[3].port_i.port5
host_dat[0] <> port:port_creation[4].port_i.port5
host_dat[0] <> port:port_creation[5].port_i.port5
host_dat[0] <> port:port_creation[6].port_i.port5
host_dat[0] <> port:port_creation[7].port_i.port5
host_dat[0] <> port:port_creation[8].port_i.port5
host_dat[0] <> port:port_creation[9].port_i.port5
host_dat[0] <> port:port_creation[10].port_i.port5
host_dat[0] <> port:port_creation[11].port_i.port5
host_dat[0] <> port:port_creation[12].port_i.port5
host_dat[0] <> port:port_creation[13].port_i.port5
host_dat[0] <> port:port_creation[14].port_i.port5
host_dat[0] <> port:port_creation[15].port_i.port5
host_dat[1] <> port:port_creation[0].port_i.port5
host_dat[1] <> port:port_creation[1].port_i.port5
host_dat[1] <> port:port_creation[2].port_i.port5
host_dat[1] <> port:port_creation[3].port_i.port5
host_dat[1] <> port:port_creation[4].port_i.port5
host_dat[1] <> port:port_creation[5].port_i.port5
host_dat[1] <> port:port_creation[6].port_i.port5
host_dat[1] <> port:port_creation[7].port_i.port5
host_dat[1] <> port:port_creation[8].port_i.port5
host_dat[1] <> port:port_creation[9].port_i.port5
host_dat[1] <> port:port_creation[10].port_i.port5
host_dat[1] <> port:port_creation[11].port_i.port5
host_dat[1] <> port:port_creation[12].port_i.port5
host_dat[1] <> port:port_creation[13].port_i.port5
host_dat[1] <> port:port_creation[14].port_i.port5
host_dat[1] <> port:port_creation[15].port_i.port5
host_dat[2] <> port:port_creation[0].port_i.port5
host_dat[2] <> port:port_creation[1].port_i.port5
host_dat[2] <> port:port_creation[2].port_i.port5
host_dat[2] <> port:port_creation[3].port_i.port5
host_dat[2] <> port:port_creation[4].port_i.port5
host_dat[2] <> port:port_creation[5].port_i.port5
host_dat[2] <> port:port_creation[6].port_i.port5
host_dat[2] <> port:port_creation[7].port_i.port5
host_dat[2] <> port:port_creation[8].port_i.port5
host_dat[2] <> port:port_creation[9].port_i.port5
host_dat[2] <> port:port_creation[10].port_i.port5
host_dat[2] <> port:port_creation[11].port_i.port5
host_dat[2] <> port:port_creation[12].port_i.port5
host_dat[2] <> port:port_creation[13].port_i.port5
host_dat[2] <> port:port_creation[14].port_i.port5
host_dat[2] <> port:port_creation[15].port_i.port5
host_dat[3] <> port:port_creation[0].port_i.port5
host_dat[3] <> port:port_creation[1].port_i.port5
host_dat[3] <> port:port_creation[2].port_i.port5
host_dat[3] <> port:port_creation[3].port_i.port5
host_dat[3] <> port:port_creation[4].port_i.port5
host_dat[3] <> port:port_creation[5].port_i.port5
host_dat[3] <> port:port_creation[6].port_i.port5
host_dat[3] <> port:port_creation[7].port_i.port5
host_dat[3] <> port:port_creation[8].port_i.port5
host_dat[3] <> port:port_creation[9].port_i.port5
host_dat[3] <> port:port_creation[10].port_i.port5
host_dat[3] <> port:port_creation[11].port_i.port5
host_dat[3] <> port:port_creation[12].port_i.port5
host_dat[3] <> port:port_creation[13].port_i.port5
host_dat[3] <> port:port_creation[14].port_i.port5
host_dat[3] <> port:port_creation[15].port_i.port5
host_dat[4] <> port:port_creation[0].port_i.port5
host_dat[4] <> port:port_creation[1].port_i.port5
host_dat[4] <> port:port_creation[2].port_i.port5
host_dat[4] <> port:port_creation[3].port_i.port5
host_dat[4] <> port:port_creation[4].port_i.port5
host_dat[4] <> port:port_creation[5].port_i.port5
host_dat[4] <> port:port_creation[6].port_i.port5
host_dat[4] <> port:port_creation[7].port_i.port5
host_dat[4] <> port:port_creation[8].port_i.port5
host_dat[4] <> port:port_creation[9].port_i.port5
host_dat[4] <> port:port_creation[10].port_i.port5
host_dat[4] <> port:port_creation[11].port_i.port5
host_dat[4] <> port:port_creation[12].port_i.port5
host_dat[4] <> port:port_creation[13].port_i.port5
host_dat[4] <> port:port_creation[14].port_i.port5
host_dat[4] <> port:port_creation[15].port_i.port5
host_dat[5] <> port:port_creation[0].port_i.port5
host_dat[5] <> port:port_creation[1].port_i.port5
host_dat[5] <> port:port_creation[2].port_i.port5
host_dat[5] <> port:port_creation[3].port_i.port5
host_dat[5] <> port:port_creation[4].port_i.port5
host_dat[5] <> port:port_creation[5].port_i.port5
host_dat[5] <> port:port_creation[6].port_i.port5
host_dat[5] <> port:port_creation[7].port_i.port5
host_dat[5] <> port:port_creation[8].port_i.port5
host_dat[5] <> port:port_creation[9].port_i.port5
host_dat[5] <> port:port_creation[10].port_i.port5
host_dat[5] <> port:port_creation[11].port_i.port5
host_dat[5] <> port:port_creation[12].port_i.port5
host_dat[5] <> port:port_creation[13].port_i.port5
host_dat[5] <> port:port_creation[14].port_i.port5
host_dat[5] <> port:port_creation[15].port_i.port5
host_dat[6] <> port:port_creation[0].port_i.port5
host_dat[6] <> port:port_creation[1].port_i.port5
host_dat[6] <> port:port_creation[2].port_i.port5
host_dat[6] <> port:port_creation[3].port_i.port5
host_dat[6] <> port:port_creation[4].port_i.port5
host_dat[6] <> port:port_creation[5].port_i.port5
host_dat[6] <> port:port_creation[6].port_i.port5
host_dat[6] <> port:port_creation[7].port_i.port5
host_dat[6] <> port:port_creation[8].port_i.port5
host_dat[6] <> port:port_creation[9].port_i.port5
host_dat[6] <> port:port_creation[10].port_i.port5
host_dat[6] <> port:port_creation[11].port_i.port5
host_dat[6] <> port:port_creation[12].port_i.port5
host_dat[6] <> port:port_creation[13].port_i.port5
host_dat[6] <> port:port_creation[14].port_i.port5
host_dat[6] <> port:port_creation[15].port_i.port5
host_dat[7] <> port:port_creation[0].port_i.port5
host_dat[7] <> port:port_creation[1].port_i.port5
host_dat[7] <> port:port_creation[2].port_i.port5
host_dat[7] <> port:port_creation[3].port_i.port5
host_dat[7] <> port:port_creation[4].port_i.port5
host_dat[7] <> port:port_creation[5].port_i.port5
host_dat[7] <> port:port_creation[6].port_i.port5
host_dat[7] <> port:port_creation[7].port_i.port5
host_dat[7] <> port:port_creation[8].port_i.port5
host_dat[7] <> port:port_creation[9].port_i.port5
host_dat[7] <> port:port_creation[10].port_i.port5
host_dat[7] <> port:port_creation[11].port_i.port5
host_dat[7] <> port:port_creation[12].port_i.port5
host_dat[7] <> port:port_creation[13].port_i.port5
host_dat[7] <> port:port_creation[14].port_i.port5
host_dat[7] <> port:port_creation[15].port_i.port5
host_dat[8] <> port:port_creation[0].port_i.port5
host_dat[8] <> port:port_creation[1].port_i.port5
host_dat[8] <> port:port_creation[2].port_i.port5
host_dat[8] <> port:port_creation[3].port_i.port5
host_dat[8] <> port:port_creation[4].port_i.port5
host_dat[8] <> port:port_creation[5].port_i.port5
host_dat[8] <> port:port_creation[6].port_i.port5
host_dat[8] <> port:port_creation[7].port_i.port5
host_dat[8] <> port:port_creation[8].port_i.port5
host_dat[8] <> port:port_creation[9].port_i.port5
host_dat[8] <> port:port_creation[10].port_i.port5
host_dat[8] <> port:port_creation[11].port_i.port5
host_dat[8] <> port:port_creation[12].port_i.port5
host_dat[8] <> port:port_creation[13].port_i.port5
host_dat[8] <> port:port_creation[14].port_i.port5
host_dat[8] <> port:port_creation[15].port_i.port5
host_dat[9] <> port:port_creation[0].port_i.port5
host_dat[9] <> port:port_creation[1].port_i.port5
host_dat[9] <> port:port_creation[2].port_i.port5
host_dat[9] <> port:port_creation[3].port_i.port5
host_dat[9] <> port:port_creation[4].port_i.port5
host_dat[9] <> port:port_creation[5].port_i.port5
host_dat[9] <> port:port_creation[6].port_i.port5
host_dat[9] <> port:port_creation[7].port_i.port5
host_dat[9] <> port:port_creation[8].port_i.port5
host_dat[9] <> port:port_creation[9].port_i.port5
host_dat[9] <> port:port_creation[10].port_i.port5
host_dat[9] <> port:port_creation[11].port_i.port5
host_dat[9] <> port:port_creation[12].port_i.port5
host_dat[9] <> port:port_creation[13].port_i.port5
host_dat[9] <> port:port_creation[14].port_i.port5
host_dat[9] <> port:port_creation[15].port_i.port5
host_dat[10] <> port:port_creation[0].port_i.port5
host_dat[10] <> port:port_creation[1].port_i.port5
host_dat[10] <> port:port_creation[2].port_i.port5
host_dat[10] <> port:port_creation[3].port_i.port5
host_dat[10] <> port:port_creation[4].port_i.port5
host_dat[10] <> port:port_creation[5].port_i.port5
host_dat[10] <> port:port_creation[6].port_i.port5
host_dat[10] <> port:port_creation[7].port_i.port5
host_dat[10] <> port:port_creation[8].port_i.port5
host_dat[10] <> port:port_creation[9].port_i.port5
host_dat[10] <> port:port_creation[10].port_i.port5
host_dat[10] <> port:port_creation[11].port_i.port5
host_dat[10] <> port:port_creation[12].port_i.port5
host_dat[10] <> port:port_creation[13].port_i.port5
host_dat[10] <> port:port_creation[14].port_i.port5
host_dat[10] <> port:port_creation[15].port_i.port5
host_dat[11] <> port:port_creation[0].port_i.port5
host_dat[11] <> port:port_creation[1].port_i.port5
host_dat[11] <> port:port_creation[2].port_i.port5
host_dat[11] <> port:port_creation[3].port_i.port5
host_dat[11] <> port:port_creation[4].port_i.port5
host_dat[11] <> port:port_creation[5].port_i.port5
host_dat[11] <> port:port_creation[6].port_i.port5
host_dat[11] <> port:port_creation[7].port_i.port5
host_dat[11] <> port:port_creation[8].port_i.port5
host_dat[11] <> port:port_creation[9].port_i.port5
host_dat[11] <> port:port_creation[10].port_i.port5
host_dat[11] <> port:port_creation[11].port_i.port5
host_dat[11] <> port:port_creation[12].port_i.port5
host_dat[11] <> port:port_creation[13].port_i.port5
host_dat[11] <> port:port_creation[14].port_i.port5
host_dat[11] <> port:port_creation[15].port_i.port5
host_dat[12] <> port:port_creation[0].port_i.port5
host_dat[12] <> port:port_creation[1].port_i.port5
host_dat[12] <> port:port_creation[2].port_i.port5
host_dat[12] <> port:port_creation[3].port_i.port5
host_dat[12] <> port:port_creation[4].port_i.port5
host_dat[12] <> port:port_creation[5].port_i.port5
host_dat[12] <> port:port_creation[6].port_i.port5
host_dat[12] <> port:port_creation[7].port_i.port5
host_dat[12] <> port:port_creation[8].port_i.port5
host_dat[12] <> port:port_creation[9].port_i.port5
host_dat[12] <> port:port_creation[10].port_i.port5
host_dat[12] <> port:port_creation[11].port_i.port5
host_dat[12] <> port:port_creation[12].port_i.port5
host_dat[12] <> port:port_creation[13].port_i.port5
host_dat[12] <> port:port_creation[14].port_i.port5
host_dat[12] <> port:port_creation[15].port_i.port5
host_dat[13] <> port:port_creation[0].port_i.port5
host_dat[13] <> port:port_creation[1].port_i.port5
host_dat[13] <> port:port_creation[2].port_i.port5
host_dat[13] <> port:port_creation[3].port_i.port5
host_dat[13] <> port:port_creation[4].port_i.port5
host_dat[13] <> port:port_creation[5].port_i.port5
host_dat[13] <> port:port_creation[6].port_i.port5
host_dat[13] <> port:port_creation[7].port_i.port5
host_dat[13] <> port:port_creation[8].port_i.port5
host_dat[13] <> port:port_creation[9].port_i.port5
host_dat[13] <> port:port_creation[10].port_i.port5
host_dat[13] <> port:port_creation[11].port_i.port5
host_dat[13] <> port:port_creation[12].port_i.port5
host_dat[13] <> port:port_creation[13].port_i.port5
host_dat[13] <> port:port_creation[14].port_i.port5
host_dat[13] <> port:port_creation[15].port_i.port5
host_dat[14] <> port:port_creation[0].port_i.port5
host_dat[14] <> port:port_creation[1].port_i.port5
host_dat[14] <> port:port_creation[2].port_i.port5
host_dat[14] <> port:port_creation[3].port_i.port5
host_dat[14] <> port:port_creation[4].port_i.port5
host_dat[14] <> port:port_creation[5].port_i.port5
host_dat[14] <> port:port_creation[6].port_i.port5
host_dat[14] <> port:port_creation[7].port_i.port5
host_dat[14] <> port:port_creation[8].port_i.port5
host_dat[14] <> port:port_creation[9].port_i.port5
host_dat[14] <> port:port_creation[10].port_i.port5
host_dat[14] <> port:port_creation[11].port_i.port5
host_dat[14] <> port:port_creation[12].port_i.port5
host_dat[14] <> port:port_creation[13].port_i.port5
host_dat[14] <> port:port_creation[14].port_i.port5
host_dat[14] <> port:port_creation[15].port_i.port5
host_dat[15] <> port:port_creation[0].port_i.port5
host_dat[15] <> port:port_creation[1].port_i.port5
host_dat[15] <> port:port_creation[2].port_i.port5
host_dat[15] <> port:port_creation[3].port_i.port5
host_dat[15] <> port:port_creation[4].port_i.port5
host_dat[15] <> port:port_creation[5].port_i.port5
host_dat[15] <> port:port_creation[6].port_i.port5
host_dat[15] <> port:port_creation[7].port_i.port5
host_dat[15] <> port:port_creation[8].port_i.port5
host_dat[15] <> port:port_creation[9].port_i.port5
host_dat[15] <> port:port_creation[10].port_i.port5
host_dat[15] <> port:port_creation[11].port_i.port5
host_dat[15] <> port:port_creation[12].port_i.port5
host_dat[15] <> port:port_creation[13].port_i.port5
host_dat[15] <> port:port_creation[14].port_i.port5
host_dat[15] <> port:port_creation[15].port_i.port5
device_dat[0] <> port:port_creation[0].port_i.port6
device_dat[1] <> port:port_creation[0].port_i.port6
device_dat[2] <> port:port_creation[0].port_i.port6
device_dat[3] <> port:port_creation[0].port_i.port6
device_dat[4] <> port:port_creation[0].port_i.port6
device_dat[5] <> port:port_creation[0].port_i.port6
device_dat[6] <> port:port_creation[0].port_i.port6
device_dat[7] <> port:port_creation[0].port_i.port6
device_dat[8] <> port:port_creation[0].port_i.port6
device_dat[9] <> port:port_creation[0].port_i.port6
device_dat[10] <> port:port_creation[0].port_i.port6
device_dat[11] <> port:port_creation[0].port_i.port6
device_dat[12] <> port:port_creation[0].port_i.port6
device_dat[13] <> port:port_creation[0].port_i.port6
device_dat[14] <> port:port_creation[0].port_i.port6
device_dat[15] <> port:port_creation[0].port_i.port6
device_dat[16] <> port:port_creation[1].port_i.port6
device_dat[17] <> port:port_creation[1].port_i.port6
device_dat[18] <> port:port_creation[1].port_i.port6
device_dat[19] <> port:port_creation[1].port_i.port6
device_dat[20] <> port:port_creation[1].port_i.port6
device_dat[21] <> port:port_creation[1].port_i.port6
device_dat[22] <> port:port_creation[1].port_i.port6
device_dat[23] <> port:port_creation[1].port_i.port6
device_dat[24] <> port:port_creation[1].port_i.port6
device_dat[25] <> port:port_creation[1].port_i.port6
device_dat[26] <> port:port_creation[1].port_i.port6
device_dat[27] <> port:port_creation[1].port_i.port6
device_dat[28] <> port:port_creation[1].port_i.port6
device_dat[29] <> port:port_creation[1].port_i.port6
device_dat[30] <> port:port_creation[1].port_i.port6
device_dat[31] <> port:port_creation[1].port_i.port6
device_dat[32] <> port:port_creation[2].port_i.port6
device_dat[33] <> port:port_creation[2].port_i.port6
device_dat[34] <> port:port_creation[2].port_i.port6
device_dat[35] <> port:port_creation[2].port_i.port6
device_dat[36] <> port:port_creation[2].port_i.port6
device_dat[37] <> port:port_creation[2].port_i.port6
device_dat[38] <> port:port_creation[2].port_i.port6
device_dat[39] <> port:port_creation[2].port_i.port6
device_dat[40] <> port:port_creation[2].port_i.port6
device_dat[41] <> port:port_creation[2].port_i.port6
device_dat[42] <> port:port_creation[2].port_i.port6
device_dat[43] <> port:port_creation[2].port_i.port6
device_dat[44] <> port:port_creation[2].port_i.port6
device_dat[45] <> port:port_creation[2].port_i.port6
device_dat[46] <> port:port_creation[2].port_i.port6
device_dat[47] <> port:port_creation[2].port_i.port6
device_dat[48] <> port:port_creation[3].port_i.port6
device_dat[49] <> port:port_creation[3].port_i.port6
device_dat[50] <> port:port_creation[3].port_i.port6
device_dat[51] <> port:port_creation[3].port_i.port6
device_dat[52] <> port:port_creation[3].port_i.port6
device_dat[53] <> port:port_creation[3].port_i.port6
device_dat[54] <> port:port_creation[3].port_i.port6
device_dat[55] <> port:port_creation[3].port_i.port6
device_dat[56] <> port:port_creation[3].port_i.port6
device_dat[57] <> port:port_creation[3].port_i.port6
device_dat[58] <> port:port_creation[3].port_i.port6
device_dat[59] <> port:port_creation[3].port_i.port6
device_dat[60] <> port:port_creation[3].port_i.port6
device_dat[61] <> port:port_creation[3].port_i.port6
device_dat[62] <> port:port_creation[3].port_i.port6
device_dat[63] <> port:port_creation[3].port_i.port6
device_dat[64] <> port:port_creation[4].port_i.port6
device_dat[65] <> port:port_creation[4].port_i.port6
device_dat[66] <> port:port_creation[4].port_i.port6
device_dat[67] <> port:port_creation[4].port_i.port6
device_dat[68] <> port:port_creation[4].port_i.port6
device_dat[69] <> port:port_creation[4].port_i.port6
device_dat[70] <> port:port_creation[4].port_i.port6
device_dat[71] <> port:port_creation[4].port_i.port6
device_dat[72] <> port:port_creation[4].port_i.port6
device_dat[73] <> port:port_creation[4].port_i.port6
device_dat[74] <> port:port_creation[4].port_i.port6
device_dat[75] <> port:port_creation[4].port_i.port6
device_dat[76] <> port:port_creation[4].port_i.port6
device_dat[77] <> port:port_creation[4].port_i.port6
device_dat[78] <> port:port_creation[4].port_i.port6
device_dat[79] <> port:port_creation[4].port_i.port6
device_dat[80] <> port:port_creation[5].port_i.port6
device_dat[81] <> port:port_creation[5].port_i.port6
device_dat[82] <> port:port_creation[5].port_i.port6
device_dat[83] <> port:port_creation[5].port_i.port6
device_dat[84] <> port:port_creation[5].port_i.port6
device_dat[85] <> port:port_creation[5].port_i.port6
device_dat[86] <> port:port_creation[5].port_i.port6
device_dat[87] <> port:port_creation[5].port_i.port6
device_dat[88] <> port:port_creation[5].port_i.port6
device_dat[89] <> port:port_creation[5].port_i.port6
device_dat[90] <> port:port_creation[5].port_i.port6
device_dat[91] <> port:port_creation[5].port_i.port6
device_dat[92] <> port:port_creation[5].port_i.port6
device_dat[93] <> port:port_creation[5].port_i.port6
device_dat[94] <> port:port_creation[5].port_i.port6
device_dat[95] <> port:port_creation[5].port_i.port6
device_dat[96] <> port:port_creation[6].port_i.port6
device_dat[97] <> port:port_creation[6].port_i.port6
device_dat[98] <> port:port_creation[6].port_i.port6
device_dat[99] <> port:port_creation[6].port_i.port6
device_dat[100] <> port:port_creation[6].port_i.port6
device_dat[101] <> port:port_creation[6].port_i.port6
device_dat[102] <> port:port_creation[6].port_i.port6
device_dat[103] <> port:port_creation[6].port_i.port6
device_dat[104] <> port:port_creation[6].port_i.port6
device_dat[105] <> port:port_creation[6].port_i.port6
device_dat[106] <> port:port_creation[6].port_i.port6
device_dat[107] <> port:port_creation[6].port_i.port6
device_dat[108] <> port:port_creation[6].port_i.port6
device_dat[109] <> port:port_creation[6].port_i.port6
device_dat[110] <> port:port_creation[6].port_i.port6
device_dat[111] <> port:port_creation[6].port_i.port6
device_dat[112] <> port:port_creation[7].port_i.port6
device_dat[113] <> port:port_creation[7].port_i.port6
device_dat[114] <> port:port_creation[7].port_i.port6
device_dat[115] <> port:port_creation[7].port_i.port6
device_dat[116] <> port:port_creation[7].port_i.port6
device_dat[117] <> port:port_creation[7].port_i.port6
device_dat[118] <> port:port_creation[7].port_i.port6
device_dat[119] <> port:port_creation[7].port_i.port6
device_dat[120] <> port:port_creation[7].port_i.port6
device_dat[121] <> port:port_creation[7].port_i.port6
device_dat[122] <> port:port_creation[7].port_i.port6
device_dat[123] <> port:port_creation[7].port_i.port6
device_dat[124] <> port:port_creation[7].port_i.port6
device_dat[125] <> port:port_creation[7].port_i.port6
device_dat[126] <> port:port_creation[7].port_i.port6
device_dat[127] <> port:port_creation[7].port_i.port6
device_dat[128] <> port:port_creation[8].port_i.port6
device_dat[129] <> port:port_creation[8].port_i.port6
device_dat[130] <> port:port_creation[8].port_i.port6
device_dat[131] <> port:port_creation[8].port_i.port6
device_dat[132] <> port:port_creation[8].port_i.port6
device_dat[133] <> port:port_creation[8].port_i.port6
device_dat[134] <> port:port_creation[8].port_i.port6
device_dat[135] <> port:port_creation[8].port_i.port6
device_dat[136] <> port:port_creation[8].port_i.port6
device_dat[137] <> port:port_creation[8].port_i.port6
device_dat[138] <> port:port_creation[8].port_i.port6
device_dat[139] <> port:port_creation[8].port_i.port6
device_dat[140] <> port:port_creation[8].port_i.port6
device_dat[141] <> port:port_creation[8].port_i.port6
device_dat[142] <> port:port_creation[8].port_i.port6
device_dat[143] <> port:port_creation[8].port_i.port6
device_dat[144] <> port:port_creation[9].port_i.port6
device_dat[145] <> port:port_creation[9].port_i.port6
device_dat[146] <> port:port_creation[9].port_i.port6
device_dat[147] <> port:port_creation[9].port_i.port6
device_dat[148] <> port:port_creation[9].port_i.port6
device_dat[149] <> port:port_creation[9].port_i.port6
device_dat[150] <> port:port_creation[9].port_i.port6
device_dat[151] <> port:port_creation[9].port_i.port6
device_dat[152] <> port:port_creation[9].port_i.port6
device_dat[153] <> port:port_creation[9].port_i.port6
device_dat[154] <> port:port_creation[9].port_i.port6
device_dat[155] <> port:port_creation[9].port_i.port6
device_dat[156] <> port:port_creation[9].port_i.port6
device_dat[157] <> port:port_creation[9].port_i.port6
device_dat[158] <> port:port_creation[9].port_i.port6
device_dat[159] <> port:port_creation[9].port_i.port6
device_dat[160] <> port:port_creation[10].port_i.port6
device_dat[161] <> port:port_creation[10].port_i.port6
device_dat[162] <> port:port_creation[10].port_i.port6
device_dat[163] <> port:port_creation[10].port_i.port6
device_dat[164] <> port:port_creation[10].port_i.port6
device_dat[165] <> port:port_creation[10].port_i.port6
device_dat[166] <> port:port_creation[10].port_i.port6
device_dat[167] <> port:port_creation[10].port_i.port6
device_dat[168] <> port:port_creation[10].port_i.port6
device_dat[169] <> port:port_creation[10].port_i.port6
device_dat[170] <> port:port_creation[10].port_i.port6
device_dat[171] <> port:port_creation[10].port_i.port6
device_dat[172] <> port:port_creation[10].port_i.port6
device_dat[173] <> port:port_creation[10].port_i.port6
device_dat[174] <> port:port_creation[10].port_i.port6
device_dat[175] <> port:port_creation[10].port_i.port6
device_dat[176] <> port:port_creation[11].port_i.port6
device_dat[177] <> port:port_creation[11].port_i.port6
device_dat[178] <> port:port_creation[11].port_i.port6
device_dat[179] <> port:port_creation[11].port_i.port6
device_dat[180] <> port:port_creation[11].port_i.port6
device_dat[181] <> port:port_creation[11].port_i.port6
device_dat[182] <> port:port_creation[11].port_i.port6
device_dat[183] <> port:port_creation[11].port_i.port6
device_dat[184] <> port:port_creation[11].port_i.port6
device_dat[185] <> port:port_creation[11].port_i.port6
device_dat[186] <> port:port_creation[11].port_i.port6
device_dat[187] <> port:port_creation[11].port_i.port6
device_dat[188] <> port:port_creation[11].port_i.port6
device_dat[189] <> port:port_creation[11].port_i.port6
device_dat[190] <> port:port_creation[11].port_i.port6
device_dat[191] <> port:port_creation[11].port_i.port6
device_dat[192] <> port:port_creation[12].port_i.port6
device_dat[193] <> port:port_creation[12].port_i.port6
device_dat[194] <> port:port_creation[12].port_i.port6
device_dat[195] <> port:port_creation[12].port_i.port6
device_dat[196] <> port:port_creation[12].port_i.port6
device_dat[197] <> port:port_creation[12].port_i.port6
device_dat[198] <> port:port_creation[12].port_i.port6
device_dat[199] <> port:port_creation[12].port_i.port6
device_dat[200] <> port:port_creation[12].port_i.port6
device_dat[201] <> port:port_creation[12].port_i.port6
device_dat[202] <> port:port_creation[12].port_i.port6
device_dat[203] <> port:port_creation[12].port_i.port6
device_dat[204] <> port:port_creation[12].port_i.port6
device_dat[205] <> port:port_creation[12].port_i.port6
device_dat[206] <> port:port_creation[12].port_i.port6
device_dat[207] <> port:port_creation[12].port_i.port6
device_dat[208] <> port:port_creation[13].port_i.port6
device_dat[209] <> port:port_creation[13].port_i.port6
device_dat[210] <> port:port_creation[13].port_i.port6
device_dat[211] <> port:port_creation[13].port_i.port6
device_dat[212] <> port:port_creation[13].port_i.port6
device_dat[213] <> port:port_creation[13].port_i.port6
device_dat[214] <> port:port_creation[13].port_i.port6
device_dat[215] <> port:port_creation[13].port_i.port6
device_dat[216] <> port:port_creation[13].port_i.port6
device_dat[217] <> port:port_creation[13].port_i.port6
device_dat[218] <> port:port_creation[13].port_i.port6
device_dat[219] <> port:port_creation[13].port_i.port6
device_dat[220] <> port:port_creation[13].port_i.port6
device_dat[221] <> port:port_creation[13].port_i.port6
device_dat[222] <> port:port_creation[13].port_i.port6
device_dat[223] <> port:port_creation[13].port_i.port6
device_dat[224] <> port:port_creation[14].port_i.port6
device_dat[225] <> port:port_creation[14].port_i.port6
device_dat[226] <> port:port_creation[14].port_i.port6
device_dat[227] <> port:port_creation[14].port_i.port6
device_dat[228] <> port:port_creation[14].port_i.port6
device_dat[229] <> port:port_creation[14].port_i.port6
device_dat[230] <> port:port_creation[14].port_i.port6
device_dat[231] <> port:port_creation[14].port_i.port6
device_dat[232] <> port:port_creation[14].port_i.port6
device_dat[233] <> port:port_creation[14].port_i.port6
device_dat[234] <> port:port_creation[14].port_i.port6
device_dat[235] <> port:port_creation[14].port_i.port6
device_dat[236] <> port:port_creation[14].port_i.port6
device_dat[237] <> port:port_creation[14].port_i.port6
device_dat[238] <> port:port_creation[14].port_i.port6
device_dat[239] <> port:port_creation[14].port_i.port6
device_dat[240] <> port:port_creation[15].port_i.port6
device_dat[241] <> port:port_creation[15].port_i.port6
device_dat[242] <> port:port_creation[15].port_i.port6
device_dat[243] <> port:port_creation[15].port_i.port6
device_dat[244] <> port:port_creation[15].port_i.port6
device_dat[245] <> port:port_creation[15].port_i.port6
device_dat[246] <> port:port_creation[15].port_i.port6
device_dat[247] <> port:port_creation[15].port_i.port6
device_dat[248] <> port:port_creation[15].port_i.port6
device_dat[249] <> port:port_creation[15].port_i.port6
device_dat[250] <> port:port_creation[15].port_i.port6
device_dat[251] <> port:port_creation[15].port_i.port6
device_dat[252] <> port:port_creation[15].port_i.port6
device_dat[253] <> port:port_creation[15].port_i.port6
device_dat[254] <> port:port_creation[15].port_i.port6
device_dat[255] <> port:port_creation[15].port_i.port6
service[0] <= port:port_creation[0].port_i.port7
service[1] <= port:port_creation[1].port_i.port7
service[2] <= port:port_creation[2].port_i.port7
service[3] <= port:port_creation[3].port_i.port7
service[4] <= port:port_creation[4].port_i.port7
service[5] <= port:port_creation[5].port_i.port7
service[6] <= port:port_creation[6].port_i.port7
service[7] <= port:port_creation[7].port_i.port7
service[8] <= port:port_creation[8].port_i.port7
service[9] <= port:port_creation[9].port_i.port7
service[10] <= port:port_creation[10].port_i.port7
service[11] <= port:port_creation[11].port_i.port7
service[12] <= port:port_creation[12].port_i.port7
service[13] <= port:port_creation[13].port_i.port7
service[14] <= port:port_creation[14].port_i.port7
service[15] <= port:port_creation[15].port_i.port7


|computer|ports:secondaryPorts|decoder:selector
s[0] => Decoder0.IN3
s[1] => Decoder0.IN2
s[2] => Decoder0.IN1
s[3] => Decoder0.IN0
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
en => lines.OUTPUTSELECT
lines[0] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[1] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[2] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[3] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[4] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[5] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[6] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[7] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[8] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[9] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[10] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[11] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[12] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[13] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[14] <= lines.DB_MAX_OUTPUT_PORT_TYPE
lines[15] <= lines.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[0].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[1].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[2].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[3].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[4].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[5].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[6].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[7].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[8].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[9].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[10].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[11].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[12].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[13].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[14].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ports:secondaryPorts|port:port_creation[15].port_i
clock => service~reg0.CLK
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
clock => value[12].CLK
clock => value[13].CLK
clock => value[14].CLK
clock => value[15].CLK
HE => HR.IN0
HE => HW.IN0
DE => DR.IN0
DE => DW.IN0
HRW => HW.IN1
HRW => HR.IN1
DRW => DW.IN1
DRW => DR.IN1
host_dat[0] <> host_dat[0]
host_dat[1] <> host_dat[1]
host_dat[2] <> host_dat[2]
host_dat[3] <> host_dat[3]
host_dat[4] <> host_dat[4]
host_dat[5] <> host_dat[5]
host_dat[6] <> host_dat[6]
host_dat[7] <> host_dat[7]
host_dat[8] <> host_dat[8]
host_dat[9] <> host_dat[9]
host_dat[10] <> host_dat[10]
host_dat[11] <> host_dat[11]
host_dat[12] <> host_dat[12]
host_dat[13] <> host_dat[13]
host_dat[14] <> host_dat[14]
host_dat[15] <> host_dat[15]
device_dat[0] <> device_dat[0]
device_dat[1] <> device_dat[1]
device_dat[2] <> device_dat[2]
device_dat[3] <> device_dat[3]
device_dat[4] <> device_dat[4]
device_dat[5] <> device_dat[5]
device_dat[6] <> device_dat[6]
device_dat[7] <> device_dat[7]
device_dat[8] <> device_dat[8]
device_dat[9] <> device_dat[9]
device_dat[10] <> device_dat[10]
device_dat[11] <> device_dat[11]
device_dat[12] <> device_dat[12]
device_dat[13] <> device_dat[13]
device_dat[14] <> device_dat[14]
device_dat[15] <> device_dat[15]
service <= service~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|sw_input:PORT_SW
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
CLOCK_50 => counter[20].CLK
CLOCK_50 => counter[21].CLK
CLOCK_50 => counter[22].CLK
CLOCK_50 => counter[23].CLK
CLOCK_50 => counter[24].CLK
CLOCK_50 => counter[25].CLK
CLOCK_50 => counter[26].CLK
CLOCK_50 => counter[27].CLK
CLOCK_50 => counter[28].CLK
CLOCK_50 => counter[29].CLK
CLOCK_50 => counter[30].CLK
CLOCK_50 => counter[31].CLK
service => ~NO_FANOUT~
SW[0] => data[0].DATAIN
SW[1] => data[1].DATAIN
SW[2] => data[2].DATAIN
SW[3] => data[3].DATAIN
SW[4] => data[4].DATAIN
SW[5] => data[5].DATAIN
SW[6] => data[6].DATAIN
SW[7] => data[7].DATAIN
SW[8] => data[8].DATAIN
SW[9] => data[9].DATAIN
data[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= <GND>
data[11] <= <GND>
data[12] <= <GND>
data[13] <= <GND>
data[14] <= <GND>
data[15] <= <GND>
DE <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
DRW <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|computer|keyboard_input:PORT_KEY
CLOCK_50 => lastState[0].CLK
CLOCK_50 => lastState[1].CLK
CLOCK_50 => lastState[2].CLK
CLOCK_50 => lastState[3].CLK
CLOCK_50 => edges[0].CLK
CLOCK_50 => edges[1].CLK
CLOCK_50 => edges[2].CLK
CLOCK_50 => edges[3].CLK
service => ~NO_FANOUT~
KEY[0] => data.DATAB
KEY[0] => edges.IN1
KEY[0] => lastState[0].DATAIN
KEY[0] => data.DATAB
KEY[1] => data.DATAB
KEY[1] => edges.IN1
KEY[1] => lastState[1].DATAIN
KEY[1] => data.DATAB
KEY[2] => data.DATAB
KEY[2] => edges.IN1
KEY[2] => lastState[2].DATAIN
KEY[3] => data.DATAB
KEY[3] => edges.IN1
KEY[3] => lastState[3].DATAIN
KEY[3] => data.DATAB
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DE <= DE~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRW <= DRW~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|hex_output:PORT_HEX
CLOCK_50 => ~NO_FANOUT~
service => ~NO_FANOUT~
HEX0[0] <= bcdToHex:comb_5.port1
HEX0[1] <= bcdToHex:comb_5.port1
HEX0[2] <= bcdToHex:comb_5.port1
HEX0[3] <= bcdToHex:comb_5.port1
HEX0[4] <= bcdToHex:comb_5.port1
HEX0[5] <= bcdToHex:comb_5.port1
HEX0[6] <= bcdToHex:comb_5.port1
HEX1[0] <= bcdToHex:comb_6.port1
HEX1[1] <= bcdToHex:comb_6.port1
HEX1[2] <= bcdToHex:comb_6.port1
HEX1[3] <= bcdToHex:comb_6.port1
HEX1[4] <= bcdToHex:comb_6.port1
HEX1[5] <= bcdToHex:comb_6.port1
HEX1[6] <= bcdToHex:comb_6.port1
HEX2[0] <= bcdToHex:comb_7.port1
HEX2[1] <= bcdToHex:comb_7.port1
HEX2[2] <= bcdToHex:comb_7.port1
HEX2[3] <= bcdToHex:comb_7.port1
HEX2[4] <= bcdToHex:comb_7.port1
HEX2[5] <= bcdToHex:comb_7.port1
HEX2[6] <= bcdToHex:comb_7.port1
HEX3[0] <= bcdToHex:comb_8.port1
HEX3[1] <= bcdToHex:comb_8.port1
HEX3[2] <= bcdToHex:comb_8.port1
HEX3[3] <= bcdToHex:comb_8.port1
HEX3[4] <= bcdToHex:comb_8.port1
HEX3[5] <= bcdToHex:comb_8.port1
HEX3[6] <= bcdToHex:comb_8.port1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
DE <= <VCC>
DRW <= <GND>


|computer|hex_output:PORT_HEX|bcdToHex:comb_5
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|computer|hex_output:PORT_HEX|bcdToHex:comb_6
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|computer|hex_output:PORT_HEX|bcdToHex:comb_7
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|computer|hex_output:PORT_HEX|bcdToHex:comb_8
bcd[0] => Decoder0.IN3
bcd[1] => Decoder0.IN2
bcd[2] => Decoder0.IN1
bcd[3] => Decoder0.IN0
hex[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
hex[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
hex[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
hex[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
hex[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB
PS2_CLK2 <> <UNC>
PS2_DAT2 <> <UNC>
CLOCK_50 => CLOCK_50.IN3
DRW <= readByte.DB_MAX_OUTPUT_PORT_TYPE
DE <= readByte.DB_MAX_OUTPUT_PORT_TYPE
port_service => readByte.IN1
port_data[0] <= fifoBuffer:fifoBuffer_inst.q
port_data[1] <= fifoBuffer:fifoBuffer_inst.q
port_data[2] <= fifoBuffer:fifoBuffer_inst.q
port_data[3] <= fifoBuffer:fifoBuffer_inst.q
port_data[4] <= fifoBuffer:fifoBuffer_inst.q
port_data[5] <= fifoBuffer:fifoBuffer_inst.q
port_data[6] <= fifoBuffer:fifoBuffer_inst.q
port_data[7] <= fifoBuffer:fifoBuffer_inst.q
port_data[8] <= <GND>
port_data[9] <= <GND>
port_data[10] <= <GND>
port_data[11] <= <GND>
port_data[12] <= <GND>
port_data[13] <= <GND>
port_data[14] <= <GND>
port_data[15] <= <GND>
LED[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= data[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= data[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= data[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= data[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= data[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= data[7].DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component
data[0] => dcfifo_fkl1:auto_generated.data[0]
data[1] => dcfifo_fkl1:auto_generated.data[1]
data[2] => dcfifo_fkl1:auto_generated.data[2]
data[3] => dcfifo_fkl1:auto_generated.data[3]
data[4] => dcfifo_fkl1:auto_generated.data[4]
data[5] => dcfifo_fkl1:auto_generated.data[5]
data[6] => dcfifo_fkl1:auto_generated.data[6]
data[7] => dcfifo_fkl1:auto_generated.data[7]
q[0] <= dcfifo_fkl1:auto_generated.q[0]
q[1] <= dcfifo_fkl1:auto_generated.q[1]
q[2] <= dcfifo_fkl1:auto_generated.q[2]
q[3] <= dcfifo_fkl1:auto_generated.q[3]
q[4] <= dcfifo_fkl1:auto_generated.q[4]
q[5] <= dcfifo_fkl1:auto_generated.q[5]
q[6] <= dcfifo_fkl1:auto_generated.q[6]
q[7] <= dcfifo_fkl1:auto_generated.q[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_fkl1:auto_generated.rdclk
rdreq => dcfifo_fkl1:auto_generated.rdreq
wrclk => dcfifo_fkl1:auto_generated.wrclk
wrreq => dcfifo_fkl1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_fkl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_fkl1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_fkl1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_fkl1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_fkl1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_fkl1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_fkl1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_fkl1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_fkl1:auto_generated.rdusedw[7]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated
data[0] => altsyncram_bfa1:fifo_ram.data_a[0]
data[1] => altsyncram_bfa1:fifo_ram.data_a[1]
data[2] => altsyncram_bfa1:fifo_ram.data_a[2]
data[3] => altsyncram_bfa1:fifo_ram.data_a[3]
data[4] => altsyncram_bfa1:fifo_ram.data_a[4]
data[5] => altsyncram_bfa1:fifo_ram.data_a[5]
data[6] => altsyncram_bfa1:fifo_ram.data_a[6]
data[7] => altsyncram_bfa1:fifo_ram.data_a[7]
q[0] <= altsyncram_bfa1:fifo_ram.q_b[0]
q[1] <= altsyncram_bfa1:fifo_ram.q_b[1]
q[2] <= altsyncram_bfa1:fifo_ram.q_b[2]
q[3] <= altsyncram_bfa1:fifo_ram.q_b[3]
q[4] <= altsyncram_bfa1:fifo_ram.q_b[4]
q[5] <= altsyncram_bfa1:fifo_ram.q_b[5]
q[6] <= altsyncram_bfa1:fifo_ram.q_b[6]
q[7] <= altsyncram_bfa1:fifo_ram.q_b[7]
rdclk => a_graycounter_dg6:rdptr_g1p.clock
rdclk => altsyncram_bfa1:fifo_ram.clock1
rdclk => dffpipe_1v8:rs_brp.clock
rdclk => dffpipe_1v8:rs_bwp.clock
rdclk => alt_synch_pipe_j9l:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_9ub:wrptr_g1p.clock
wrclk => altsyncram_bfa1:fifo_ram.clock0
wrclk => alt_synch_pipe_k9l:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|a_graycounter_dg6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|a_graycounter_9ub:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|altsyncram_bfa1:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|dffpipe_1v8:rs_brp
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|dffpipe_1v8:rs_bwp
clock => dffe5a[8].CLK
clock => dffe5a[7].CLK
clock => dffe5a[6].CLK
clock => dffe5a[5].CLK
clock => dffe5a[4].CLK
clock => dffe5a[3].CLK
clock => dffe5a[2].CLK
clock => dffe5a[1].CLK
clock => dffe5a[0].CLK
d[0] => dffe5a[0].IN0
d[1] => dffe5a[1].IN0
d[2] => dffe5a[2].IN0
d[3] => dffe5a[3].IN0
d[4] => dffe5a[4].IN0
d[5] => dffe5a[5].IN0
d[6] => dffe5a[6].IN0
d[7] => dffe5a[7].IN0
d[8] => dffe5a[8].IN0
q[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|alt_synch_pipe_j9l:rs_dgwp
clock => dffpipe_4v8:dffpipe6.clock
d[0] => dffpipe_4v8:dffpipe6.d[0]
d[1] => dffpipe_4v8:dffpipe6.d[1]
d[2] => dffpipe_4v8:dffpipe6.d[2]
d[3] => dffpipe_4v8:dffpipe6.d[3]
d[4] => dffpipe_4v8:dffpipe6.d[4]
d[5] => dffpipe_4v8:dffpipe6.d[5]
d[6] => dffpipe_4v8:dffpipe6.d[6]
d[7] => dffpipe_4v8:dffpipe6.d[7]
d[8] => dffpipe_4v8:dffpipe6.d[8]
q[0] <= dffpipe_4v8:dffpipe6.q[0]
q[1] <= dffpipe_4v8:dffpipe6.q[1]
q[2] <= dffpipe_4v8:dffpipe6.q[2]
q[3] <= dffpipe_4v8:dffpipe6.q[3]
q[4] <= dffpipe_4v8:dffpipe6.q[4]
q[5] <= dffpipe_4v8:dffpipe6.q[5]
q[6] <= dffpipe_4v8:dffpipe6.q[6]
q[7] <= dffpipe_4v8:dffpipe6.q[7]
q[8] <= dffpipe_4v8:dffpipe6.q[8]


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|alt_synch_pipe_j9l:rs_dgwp|dffpipe_4v8:dffpipe6
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
d[0] => dffe7a[0].IN0
d[1] => dffe7a[1].IN0
d[2] => dffe7a[2].IN0
d[3] => dffe7a[3].IN0
d[4] => dffe7a[4].IN0
d[5] => dffe7a[5].IN0
d[6] => dffe7a[6].IN0
d[7] => dffe7a[7].IN0
d[8] => dffe7a[8].IN0
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|alt_synch_pipe_k9l:ws_dgrp
clock => dffpipe_5v8:dffpipe9.clock
d[0] => dffpipe_5v8:dffpipe9.d[0]
d[1] => dffpipe_5v8:dffpipe9.d[1]
d[2] => dffpipe_5v8:dffpipe9.d[2]
d[3] => dffpipe_5v8:dffpipe9.d[3]
d[4] => dffpipe_5v8:dffpipe9.d[4]
d[5] => dffpipe_5v8:dffpipe9.d[5]
d[6] => dffpipe_5v8:dffpipe9.d[6]
d[7] => dffpipe_5v8:dffpipe9.d[7]
d[8] => dffpipe_5v8:dffpipe9.d[8]
q[0] <= dffpipe_5v8:dffpipe9.q[0]
q[1] <= dffpipe_5v8:dffpipe9.q[1]
q[2] <= dffpipe_5v8:dffpipe9.q[2]
q[3] <= dffpipe_5v8:dffpipe9.q[3]
q[4] <= dffpipe_5v8:dffpipe9.q[4]
q[5] <= dffpipe_5v8:dffpipe9.q[5]
q[6] <= dffpipe_5v8:dffpipe9.q[6]
q[7] <= dffpipe_5v8:dffpipe9.q[7]
q[8] <= dffpipe_5v8:dffpipe9.q[8]


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|alt_synch_pipe_k9l:ws_dgrp|dffpipe_5v8:dffpipe9
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
d[0] => dffe10a[0].IN0
d[1] => dffe10a[1].IN0
d[2] => dffe10a[2].IN0
d[3] => dffe10a[3].IN0
d[4] => dffe10a[4].IN0
d[5] => dffe10a[5].IN0
d[6] => dffe10a[6].IN0
d[7] => dffe10a[7].IN0
d[8] => dffe10a[8].IN0
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_tu5:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_tu5:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_su5:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_tu5:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_su5:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_tu5:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|cmpr_su5:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|computer|ps2Keyboard:PORT_KYB|fifoBuffer:fifoBuffer_inst|dcfifo:dcfifo_component|dcfifo_fkl1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w0_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0


|computer|ps2Keyboard:PORT_KYB|edgeDetect:comb_127
x => pastValue[0].DATAIN
clk => pastValue[0].CLK
clk => pastValue[1].CLK
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|computer|led_output:PORT_LED
CLOCK_50 => LEDR[0]~reg0.CLK
CLOCK_50 => LEDR[1]~reg0.CLK
CLOCK_50 => LEDR[2]~reg0.CLK
CLOCK_50 => LEDR[3]~reg0.CLK
CLOCK_50 => LEDR[4]~reg0.CLK
CLOCK_50 => LEDR[5]~reg0.CLK
CLOCK_50 => LEDR[6]~reg0.CLK
CLOCK_50 => LEDR[7]~reg0.CLK
CLOCK_50 => LEDR[8]~reg0.CLK
CLOCK_50 => LEDR[9]~reg0.CLK
service => DE.DATAIN
service => LEDR[0]~reg0.ENA
service => LEDR[1]~reg0.ENA
service => LEDR[2]~reg0.ENA
service => LEDR[3]~reg0.ENA
service => LEDR[4]~reg0.ENA
service => LEDR[5]~reg0.ENA
service => LEDR[6]~reg0.ENA
service => LEDR[7]~reg0.ENA
service => LEDR[8]~reg0.ENA
service => LEDR[9]~reg0.ENA
LEDR[0] <= LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] => LEDR[0]~reg0.DATAIN
data[1] => LEDR[1]~reg0.DATAIN
data[2] => LEDR[2]~reg0.DATAIN
data[3] => LEDR[3]~reg0.DATAIN
data[4] => LEDR[4]~reg0.DATAIN
data[5] => LEDR[5]~reg0.DATAIN
data[6] => LEDR[6]~reg0.DATAIN
data[7] => LEDR[7]~reg0.DATAIN
data[8] => LEDR[8]~reg0.DATAIN
data[9] => LEDR[9]~reg0.DATAIN
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
DE <= service.DB_MAX_OUTPUT_PORT_TYPE
DRW <= <GND>


|computer|sinCosPort:cordic
clk => clk.IN1
service_input => always0.IN1
service_input => de_input.DATAIN
service_sin => ~NO_FANOUT~
service_cos => ~NO_FANOUT~
data_input[0] <> cordicFixedPoint:cordicfp.a
data_input[1] <> cordicFixedPoint:cordicfp.a
data_input[2] <> cordicFixedPoint:cordicfp.a
data_input[3] <> cordicFixedPoint:cordicfp.a
data_input[4] <> cordicFixedPoint:cordicfp.a
data_input[5] <> cordicFixedPoint:cordicfp.a
data_input[6] <> cordicFixedPoint:cordicfp.a
data_input[7] <> cordicFixedPoint:cordicfp.a
data_input[8] <> cordicFixedPoint:cordicfp.a
data_input[9] <> cordicFixedPoint:cordicfp.a
data_input[10] <> cordicFixedPoint:cordicfp.a
data_input[11] <> cordicFixedPoint:cordicfp.a
data_input[12] <> cordicFixedPoint:cordicfp.a
data_input[13] <> cordicFixedPoint:cordicfp.a
data_input[14] <> cordicFixedPoint:cordicfp.a
data_input[15] <> cordicFixedPoint:cordicfp.a
data_sin[0] <> cordicFixedPoint:cordicfp.s
data_sin[1] <> cordicFixedPoint:cordicfp.s
data_sin[2] <> cordicFixedPoint:cordicfp.s
data_sin[3] <> cordicFixedPoint:cordicfp.s
data_sin[4] <> cordicFixedPoint:cordicfp.s
data_sin[5] <> cordicFixedPoint:cordicfp.s
data_sin[6] <> cordicFixedPoint:cordicfp.s
data_sin[7] <> cordicFixedPoint:cordicfp.s
data_sin[8] <> cordicFixedPoint:cordicfp.s
data_sin[9] <> cordicFixedPoint:cordicfp.s
data_sin[10] <> cordicFixedPoint:cordicfp.s
data_sin[11] <> cordicFixedPoint:cordicfp.s
data_sin[12] <> cordicFixedPoint:cordicfp.s
data_sin[13] <> cordicFixedPoint:cordicfp.s
data_sin[14] <> cordicFixedPoint:cordicfp.s
data_sin[15] <> cordicFixedPoint:cordicfp.s
data_cos[0] <> cordicFixedPoint:cordicfp.c
data_cos[1] <> cordicFixedPoint:cordicfp.c
data_cos[2] <> cordicFixedPoint:cordicfp.c
data_cos[3] <> cordicFixedPoint:cordicfp.c
data_cos[4] <> cordicFixedPoint:cordicfp.c
data_cos[5] <> cordicFixedPoint:cordicfp.c
data_cos[6] <> cordicFixedPoint:cordicfp.c
data_cos[7] <> cordicFixedPoint:cordicfp.c
data_cos[8] <> cordicFixedPoint:cordicfp.c
data_cos[9] <> cordicFixedPoint:cordicfp.c
data_cos[10] <> cordicFixedPoint:cordicfp.c
data_cos[11] <> cordicFixedPoint:cordicfp.c
data_cos[12] <> cordicFixedPoint:cordicfp.c
data_cos[13] <> cordicFixedPoint:cordicfp.c
data_cos[14] <> cordicFixedPoint:cordicfp.c
data_cos[15] <> cordicFixedPoint:cordicfp.c
de_sin <= writeToOutput.DB_MAX_OUTPUT_PORT_TYPE
drw_sin <= writeToOutput.DB_MAX_OUTPUT_PORT_TYPE
de_cos <= writeToOutput.DB_MAX_OUTPUT_PORT_TYPE
drw_cos <= writeToOutput.DB_MAX_OUTPUT_PORT_TYPE
de_input <= service_input.DB_MAX_OUTPUT_PORT_TYPE
drw_input <= <GND>


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
areset => areset.IN1
c[0] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[1] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[2] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[3] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[4] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[5] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[6] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[7] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[8] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[9] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[10] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[11] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[12] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[13] <= cordicFixedPoint_CORDIC_0:cordic_0.c
c[14] <= cordicFixedPoint_CORDIC_0:cordic_0.c
clk => clk.IN1
s[0] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[1] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[2] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[3] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[4] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[5] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[6] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[7] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[8] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[9] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[10] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[11] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[12] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[13] <= cordicFixedPoint_CORDIC_0:cordic_0.s
s[14] <= cordicFixedPoint_CORDIC_0:cordic_0.s


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0
a[0] => Add0.IN18
a[0] => Add1.IN17
a[1] => Add0.IN17
a[1] => Add1.IN16
a[2] => Add0.IN16
a[2] => Add1.IN15
a[3] => Add0.IN15
a[3] => Add1.IN14
a[4] => Add0.IN14
a[4] => Add1.IN13
a[5] => Add0.IN13
a[5] => Add1.IN12
a[6] => Add0.IN12
a[6] => Add1.IN11
a[7] => Add0.IN11
a[7] => Add1.IN10
a[8] => Add0.IN10
a[8] => Add1.IN9
a[9] => Add0.IN9
a[9] => Add1.IN8
a[10] => Add0.IN8
a[10] => Add1.IN7
a[11] => Add0.IN7
a[11] => Add1.IN6
a[12] => Add0.IN6
a[12] => Add1.IN5
a[13] => Add0.IN5
a[13] => Add1.IN4
a[14] => Add0.IN4
a[14] => Add1.IN3
a[15] => dspba_delay:redist20_signA_uid7_sincosTest_b_4.xin[0]
a[15] => Add0.IN3
a[15] => Add0.IN2
a[15] => Add0.IN1
a[15] => absAE_uid9_sincosTest_o[14].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[18].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[17].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[16].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[15].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[14].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[13].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[12].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[11].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[10].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[9].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[8].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[7].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[6].OUTPUTSELECT
a[15] => argMPiO2_uid14_sincosTest_a[5].OUTPUTSELECT
a[15] => dspba_delay:redist19_invSignA_uid8_sincosTest_q_4.xin[0]
a[15] => Add1.IN0
a[15] => Add1.IN1
a[15] => Add1.IN2
c[0] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= xPostRR_uid318_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[0] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[8] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[9] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[10] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[11] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[12] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[13] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
s[14] <= xPostRR_uid319_sincosTest_q.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:redist20_signA_uid7_sincosTest_b_4.clk
clk => dspba_delay:redist19_invSignA_uid8_sincosTest_q_4.clk
clk => dspba_delay:redist15_aip1E_uid82_sincosTest_b_1.clk
clk => dspba_delay:redist9_aip1E_uid162_sincosTest_b_1.clk
clk => dspba_delay:redist2_xMSB_uid277_sincosTest_b_1.clk
clk => dspba_delay:redist3_xMSB_uid258_sincosTest_b_1.clk
clk => dspba_delay:redist4_xMSB_uid239_sincosTest_b_1.clk
clk => dspba_delay:redist5_xMSB_uid220_sincosTest_b_1.clk
clk => dspba_delay:redist6_xMSB_uid201_sincosTest_b_1.clk
clk => dspba_delay:redist10_xMSB_uid147_sincosTest_b_1.clk
clk => dspba_delay:redist11_xMSB_uid131_sincosTest_b_1.clk
clk => dspba_delay:redist12_xMSB_uid115_sincosTest_b_1.clk
clk => dspba_delay:redist16_xMSB_uid67_sincosTest_b_1.clk
clk => dspba_delay:redist17_xMSB_uid51_sincosTest_b_1.clk
clk => dspba_delay:redist13_yip1_5_uid113_sincosTest_b_1.clk
clk => dspba_delay:redist14_xip1_5_uid112_sincosTest_b_1.clk
clk => dspba_delay:redist8_xip1_10_uid198_sincosTest_b_1.clk
clk => dspba_delay:redist7_yip1_10_uid199_sincosTest_b_1.clk
clk => dspba_delay:redist0_ySumPreRnd_uid300_sincosTest_b_1.clk
clk => dspba_delay:redist1_xSumPreRnd_uid296_sincosTest_b_1.clk
clk => dspba_delay:redist18_firstQuadrant_uid15_sincosTest_b_4.clk
areset => dspba_delay:redist20_signA_uid7_sincosTest_b_4.aclr
areset => dspba_delay:redist19_invSignA_uid8_sincosTest_q_4.aclr
areset => dspba_delay:redist15_aip1E_uid82_sincosTest_b_1.aclr
areset => dspba_delay:redist9_aip1E_uid162_sincosTest_b_1.aclr
areset => dspba_delay:redist2_xMSB_uid277_sincosTest_b_1.aclr
areset => dspba_delay:redist3_xMSB_uid258_sincosTest_b_1.aclr
areset => dspba_delay:redist4_xMSB_uid239_sincosTest_b_1.aclr
areset => dspba_delay:redist5_xMSB_uid220_sincosTest_b_1.aclr
areset => dspba_delay:redist6_xMSB_uid201_sincosTest_b_1.aclr
areset => dspba_delay:redist10_xMSB_uid147_sincosTest_b_1.aclr
areset => dspba_delay:redist11_xMSB_uid131_sincosTest_b_1.aclr
areset => dspba_delay:redist12_xMSB_uid115_sincosTest_b_1.aclr
areset => dspba_delay:redist16_xMSB_uid67_sincosTest_b_1.aclr
areset => dspba_delay:redist17_xMSB_uid51_sincosTest_b_1.aclr
areset => dspba_delay:redist13_yip1_5_uid113_sincosTest_b_1.aclr
areset => dspba_delay:redist14_xip1_5_uid112_sincosTest_b_1.aclr
areset => dspba_delay:redist8_xip1_10_uid198_sincosTest_b_1.aclr
areset => dspba_delay:redist7_yip1_10_uid199_sincosTest_b_1.aclr
areset => dspba_delay:redist0_ySumPreRnd_uid300_sincosTest_b_1.aclr
areset => dspba_delay:redist1_xSumPreRnd_uid296_sincosTest_b_1.aclr
areset => dspba_delay:redist18_firstQuadrant_uid15_sincosTest_b_4.aclr


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist20_signA_uid7_sincosTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist19_invSignA_uid8_sincosTest_q_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist15_aip1E_uid82_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist9_aip1E_uid162_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid277_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist3_xMSB_uid258_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist4_xMSB_uid239_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid220_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid201_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist10_xMSB_uid147_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist11_xMSB_uid131_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist12_xMSB_uid115_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist16_xMSB_uid67_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist17_xMSB_uid51_sincosTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist13_yip1_5_uid113_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist14_xip1_5_uid112_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist8_xip1_10_uid198_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist7_yip1_10_uid199_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist0_ySumPreRnd_uid300_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist1_xSumPreRnd_uid296_sincosTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE


|computer|sinCosPort:cordic|cordicFixedPoint:cordicfp|cordicFixedPoint_CORDIC_0:cordic_0|dspba_delay:redist18_firstQuadrant_uid15_sincosTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|ALU:comb_534
clk => sign~reg0.CLK
clk => zero~reg0.CLK
clk => cout~reg0.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
we => cout.OUTPUTSELECT
we => zero.OUTPUTSELECT
we => sign.OUTPUTSELECT
we => z[7].ENA
we => z[6].ENA
we => z[5].ENA
we => z[4].ENA
we => z[3].ENA
we => z[2].ENA
we => z[1].ENA
we => z[0].ENA
we => z[8].ENA
we => z[9].ENA
we => z[10].ENA
we => z[11].ENA
we => z[12].ENA
we => z[13].ENA
we => z[14].ENA
we => z[15].ENA
oe => z_out[0].OE
oe => z_out[1].OE
oe => z_out[2].OE
oe => z_out[3].OE
oe => z_out[4].OE
oe => z_out[5].OE
oe => z_out[6].OE
oe => z_out[7].OE
oe => z_out[8].OE
oe => z_out[9].OE
oe => z_out[10].OE
oe => z_out[11].OE
oe => z_out[12].OE
oe => z_out[13].OE
oe => z_out[14].OE
oe => z_out[15].OE
cin => Add1.IN34
cin => Add3.IN32
setState => cout.OUTPUTSELECT
setState => zero.OUTPUTSELECT
setState => sign.OUTPUTSELECT
newState[0] => sign.DATAB
newState[1] => zero.DATAB
newState[2] => cout.DATAB
a[0] => Add0.IN16
a[0] => Add2.IN32
a[0] => Add4.IN34
a[0] => ShiftLeft0.IN16
a[0] => ShiftRight0.IN16
a[0] => z.IN0
a[0] => z.IN0
a[0] => z.IN0
a[0] => WideAnd0.IN0
a[0] => WideOr0.IN0
a[0] => WideXor0.IN0
a[0] => LessThan0.IN16
a[0] => Equal0.IN15
a[0] => LessThan1.IN16
a[0] => z.DATAB
a[1] => Add0.IN15
a[1] => Add2.IN31
a[1] => Add4.IN33
a[1] => ShiftLeft0.IN15
a[1] => ShiftRight0.IN15
a[1] => z.IN0
a[1] => z.IN0
a[1] => z.IN0
a[1] => WideAnd0.IN1
a[1] => WideOr0.IN1
a[1] => WideXor0.IN1
a[1] => LessThan0.IN15
a[1] => Equal0.IN14
a[1] => LessThan1.IN15
a[1] => z.DATAB
a[2] => Add0.IN14
a[2] => Add2.IN30
a[2] => Add4.IN32
a[2] => ShiftLeft0.IN14
a[2] => ShiftRight0.IN14
a[2] => z.IN0
a[2] => z.IN0
a[2] => z.IN0
a[2] => WideAnd0.IN2
a[2] => WideOr0.IN2
a[2] => WideXor0.IN2
a[2] => LessThan0.IN14
a[2] => Equal0.IN13
a[2] => LessThan1.IN14
a[2] => z.DATAB
a[3] => Add0.IN13
a[3] => Add2.IN29
a[3] => Add4.IN31
a[3] => ShiftLeft0.IN13
a[3] => ShiftRight0.IN13
a[3] => z.IN0
a[3] => z.IN0
a[3] => z.IN0
a[3] => WideAnd0.IN3
a[3] => WideOr0.IN3
a[3] => WideXor0.IN3
a[3] => LessThan0.IN13
a[3] => Equal0.IN12
a[3] => LessThan1.IN13
a[3] => z.DATAB
a[4] => Add0.IN12
a[4] => Add2.IN28
a[4] => Add4.IN30
a[4] => ShiftLeft0.IN12
a[4] => ShiftRight0.IN12
a[4] => z.IN0
a[4] => z.IN0
a[4] => z.IN0
a[4] => WideAnd0.IN4
a[4] => WideOr0.IN4
a[4] => WideXor0.IN4
a[4] => LessThan0.IN12
a[4] => Equal0.IN11
a[4] => LessThan1.IN12
a[4] => z.DATAB
a[5] => Add0.IN11
a[5] => Add2.IN27
a[5] => Add4.IN29
a[5] => ShiftLeft0.IN11
a[5] => ShiftRight0.IN11
a[5] => z.IN0
a[5] => z.IN0
a[5] => z.IN0
a[5] => WideAnd0.IN5
a[5] => WideOr0.IN5
a[5] => WideXor0.IN5
a[5] => LessThan0.IN11
a[5] => Equal0.IN10
a[5] => LessThan1.IN11
a[5] => z.DATAB
a[6] => Add0.IN10
a[6] => Add2.IN26
a[6] => Add4.IN28
a[6] => ShiftLeft0.IN10
a[6] => ShiftRight0.IN10
a[6] => z.IN0
a[6] => z.IN0
a[6] => z.IN0
a[6] => WideAnd0.IN6
a[6] => WideOr0.IN6
a[6] => WideXor0.IN6
a[6] => LessThan0.IN10
a[6] => Equal0.IN9
a[6] => LessThan1.IN10
a[6] => z.DATAB
a[7] => Add0.IN9
a[7] => Add2.IN25
a[7] => Add4.IN27
a[7] => ShiftLeft0.IN9
a[7] => ShiftRight0.IN9
a[7] => z.IN0
a[7] => z.IN0
a[7] => z.IN0
a[7] => WideAnd0.IN7
a[7] => WideOr0.IN7
a[7] => WideXor0.IN7
a[7] => LessThan0.IN9
a[7] => Equal0.IN8
a[7] => LessThan1.IN9
a[7] => z.DATAB
a[8] => Add0.IN8
a[8] => Add2.IN24
a[8] => Add4.IN26
a[8] => ShiftLeft0.IN8
a[8] => ShiftRight0.IN8
a[8] => z.IN0
a[8] => z.IN0
a[8] => z.IN0
a[8] => WideAnd0.IN8
a[8] => WideOr0.IN8
a[8] => WideXor0.IN8
a[8] => LessThan0.IN8
a[8] => Equal0.IN7
a[8] => LessThan1.IN8
a[8] => z.DATAB
a[9] => Add0.IN7
a[9] => Add2.IN23
a[9] => Add4.IN25
a[9] => ShiftLeft0.IN7
a[9] => ShiftRight0.IN7
a[9] => z.IN0
a[9] => z.IN0
a[9] => z.IN0
a[9] => WideAnd0.IN9
a[9] => WideOr0.IN9
a[9] => WideXor0.IN9
a[9] => LessThan0.IN7
a[9] => Equal0.IN6
a[9] => LessThan1.IN7
a[9] => z.DATAB
a[10] => Add0.IN6
a[10] => Add2.IN22
a[10] => Add4.IN24
a[10] => ShiftLeft0.IN6
a[10] => ShiftRight0.IN6
a[10] => z.IN0
a[10] => z.IN0
a[10] => z.IN0
a[10] => WideAnd0.IN10
a[10] => WideOr0.IN10
a[10] => WideXor0.IN10
a[10] => LessThan0.IN6
a[10] => Equal0.IN5
a[10] => LessThan1.IN6
a[10] => z.DATAB
a[11] => Add0.IN5
a[11] => Add2.IN21
a[11] => Add4.IN23
a[11] => ShiftLeft0.IN5
a[11] => ShiftRight0.IN5
a[11] => z.IN0
a[11] => z.IN0
a[11] => z.IN0
a[11] => WideAnd0.IN11
a[11] => WideOr0.IN11
a[11] => WideXor0.IN11
a[11] => LessThan0.IN5
a[11] => Equal0.IN4
a[11] => LessThan1.IN5
a[11] => z.DATAB
a[12] => Add0.IN4
a[12] => Add2.IN20
a[12] => Add4.IN22
a[12] => ShiftLeft0.IN4
a[12] => ShiftRight0.IN4
a[12] => z.IN0
a[12] => z.IN0
a[12] => z.IN0
a[12] => WideAnd0.IN12
a[12] => WideOr0.IN12
a[12] => WideXor0.IN12
a[12] => LessThan0.IN4
a[12] => Equal0.IN3
a[12] => LessThan1.IN4
a[12] => z.DATAB
a[13] => Add0.IN3
a[13] => Add2.IN19
a[13] => Add4.IN21
a[13] => ShiftLeft0.IN3
a[13] => ShiftRight0.IN3
a[13] => z.IN0
a[13] => z.IN0
a[13] => z.IN0
a[13] => WideAnd0.IN13
a[13] => WideOr0.IN13
a[13] => WideXor0.IN13
a[13] => LessThan0.IN3
a[13] => Equal0.IN2
a[13] => LessThan1.IN3
a[13] => z.DATAB
a[14] => Add0.IN2
a[14] => Add2.IN18
a[14] => Add4.IN20
a[14] => ShiftLeft0.IN2
a[14] => ShiftRight0.IN2
a[14] => z.IN0
a[14] => z.IN0
a[14] => z.IN0
a[14] => WideAnd0.IN14
a[14] => WideOr0.IN14
a[14] => WideXor0.IN14
a[14] => LessThan0.IN2
a[14] => Equal0.IN1
a[14] => LessThan1.IN2
a[14] => z.DATAB
a[15] => Add0.IN1
a[15] => Add2.IN17
a[15] => Add4.IN19
a[15] => ShiftLeft0.IN1
a[15] => ShiftRight0.IN1
a[15] => z.IN0
a[15] => z.IN0
a[15] => z.IN0
a[15] => WideAnd0.IN15
a[15] => WideOr0.IN15
a[15] => WideXor0.IN15
a[15] => LessThan0.IN1
a[15] => Equal0.IN0
a[15] => LessThan1.IN1
a[15] => z.DATAB
b[0] => Add0.IN32
b[0] => ShiftLeft0.IN32
b[0] => ShiftRight0.IN32
b[0] => z.IN1
b[0] => z.IN1
b[0] => z.IN1
b[0] => LessThan0.IN32
b[0] => Equal0.IN31
b[0] => LessThan1.IN32
b[0] => z.DATAA
b[0] => Add3.IN31
b[0] => Add2.IN16
b[1] => Add0.IN31
b[1] => ShiftLeft0.IN31
b[1] => ShiftRight0.IN31
b[1] => z.IN1
b[1] => z.IN1
b[1] => z.IN1
b[1] => LessThan0.IN31
b[1] => Equal0.IN30
b[1] => LessThan1.IN31
b[1] => z.DATAA
b[1] => Add3.IN30
b[1] => Add2.IN15
b[2] => Add0.IN30
b[2] => ShiftLeft0.IN30
b[2] => ShiftRight0.IN30
b[2] => z.IN1
b[2] => z.IN1
b[2] => z.IN1
b[2] => LessThan0.IN30
b[2] => Equal0.IN29
b[2] => LessThan1.IN30
b[2] => z.DATAA
b[2] => Add3.IN29
b[2] => Add2.IN14
b[3] => Add0.IN29
b[3] => ShiftLeft0.IN29
b[3] => ShiftRight0.IN29
b[3] => z.IN1
b[3] => z.IN1
b[3] => z.IN1
b[3] => LessThan0.IN29
b[3] => Equal0.IN28
b[3] => LessThan1.IN29
b[3] => z.DATAA
b[3] => Add3.IN28
b[3] => Add2.IN13
b[4] => Add0.IN28
b[4] => ShiftLeft0.IN28
b[4] => ShiftRight0.IN28
b[4] => z.IN1
b[4] => z.IN1
b[4] => z.IN1
b[4] => LessThan0.IN28
b[4] => Equal0.IN27
b[4] => LessThan1.IN28
b[4] => z.DATAA
b[4] => Add3.IN27
b[4] => Add2.IN12
b[5] => Add0.IN27
b[5] => ShiftLeft0.IN27
b[5] => ShiftRight0.IN27
b[5] => z.IN1
b[5] => z.IN1
b[5] => z.IN1
b[5] => LessThan0.IN27
b[5] => Equal0.IN26
b[5] => LessThan1.IN27
b[5] => z.DATAA
b[5] => Add3.IN26
b[5] => Add2.IN11
b[6] => Add0.IN26
b[6] => ShiftLeft0.IN26
b[6] => ShiftRight0.IN26
b[6] => z.IN1
b[6] => z.IN1
b[6] => z.IN1
b[6] => LessThan0.IN26
b[6] => Equal0.IN25
b[6] => LessThan1.IN26
b[6] => z.DATAA
b[6] => Add3.IN25
b[6] => Add2.IN10
b[7] => Add0.IN25
b[7] => ShiftLeft0.IN25
b[7] => ShiftRight0.IN25
b[7] => z.IN1
b[7] => z.IN1
b[7] => z.IN1
b[7] => LessThan0.IN25
b[7] => Equal0.IN24
b[7] => LessThan1.IN25
b[7] => z.DATAA
b[7] => Add3.IN24
b[7] => Add2.IN9
b[8] => Add0.IN24
b[8] => ShiftLeft0.IN24
b[8] => ShiftRight0.IN24
b[8] => z.IN1
b[8] => z.IN1
b[8] => z.IN1
b[8] => LessThan0.IN24
b[8] => Equal0.IN23
b[8] => LessThan1.IN24
b[8] => z.DATAA
b[8] => Add3.IN23
b[8] => Add2.IN8
b[9] => Add0.IN23
b[9] => ShiftLeft0.IN23
b[9] => ShiftRight0.IN23
b[9] => z.IN1
b[9] => z.IN1
b[9] => z.IN1
b[9] => LessThan0.IN23
b[9] => Equal0.IN22
b[9] => LessThan1.IN23
b[9] => z.DATAA
b[9] => Add3.IN22
b[9] => Add2.IN7
b[10] => Add0.IN22
b[10] => ShiftLeft0.IN22
b[10] => ShiftRight0.IN22
b[10] => z.IN1
b[10] => z.IN1
b[10] => z.IN1
b[10] => LessThan0.IN22
b[10] => Equal0.IN21
b[10] => LessThan1.IN22
b[10] => z.DATAA
b[10] => Add3.IN21
b[10] => Add2.IN6
b[11] => Add0.IN21
b[11] => ShiftLeft0.IN21
b[11] => ShiftRight0.IN21
b[11] => z.IN1
b[11] => z.IN1
b[11] => z.IN1
b[11] => LessThan0.IN21
b[11] => Equal0.IN20
b[11] => LessThan1.IN21
b[11] => z.DATAA
b[11] => Add3.IN20
b[11] => Add2.IN5
b[12] => Add0.IN20
b[12] => ShiftLeft0.IN20
b[12] => ShiftRight0.IN20
b[12] => z.IN1
b[12] => z.IN1
b[12] => z.IN1
b[12] => LessThan0.IN20
b[12] => Equal0.IN19
b[12] => LessThan1.IN20
b[12] => z.DATAA
b[12] => Add3.IN19
b[12] => Add2.IN4
b[13] => Add0.IN19
b[13] => ShiftLeft0.IN19
b[13] => ShiftRight0.IN19
b[13] => z.IN1
b[13] => z.IN1
b[13] => z.IN1
b[13] => LessThan0.IN19
b[13] => Equal0.IN18
b[13] => LessThan1.IN19
b[13] => z.DATAA
b[13] => Add3.IN18
b[13] => Add2.IN3
b[14] => Add0.IN18
b[14] => ShiftLeft0.IN18
b[14] => ShiftRight0.IN18
b[14] => z.IN1
b[14] => z.IN1
b[14] => z.IN1
b[14] => LessThan0.IN18
b[14] => Equal0.IN17
b[14] => LessThan1.IN18
b[14] => z.DATAA
b[14] => Add3.IN17
b[14] => Add2.IN2
b[15] => Add0.IN17
b[15] => ShiftLeft0.IN17
b[15] => ShiftRight0.IN17
b[15] => z.IN1
b[15] => z.IN1
b[15] => z.IN1
b[15] => LessThan0.IN17
b[15] => Equal0.IN16
b[15] => LessThan1.IN17
b[15] => z.DATAA
b[15] => Add3.IN16
b[15] => Add2.IN1
opcode[0] => Mux0.IN19
opcode[0] => Mux1.IN19
opcode[0] => Mux2.IN19
opcode[0] => Mux3.IN19
opcode[0] => Mux4.IN19
opcode[0] => Mux5.IN19
opcode[0] => Mux6.IN19
opcode[0] => Mux7.IN19
opcode[0] => Mux8.IN19
opcode[0] => Mux9.IN19
opcode[0] => Mux10.IN19
opcode[0] => Mux11.IN19
opcode[0] => Mux12.IN19
opcode[0] => Mux13.IN19
opcode[0] => Mux14.IN19
opcode[0] => Mux15.IN19
opcode[0] => Mux16.IN7
opcode[1] => Mux0.IN18
opcode[1] => Mux1.IN18
opcode[1] => Mux2.IN18
opcode[1] => Mux3.IN18
opcode[1] => Mux4.IN18
opcode[1] => Mux5.IN18
opcode[1] => Mux6.IN18
opcode[1] => Mux7.IN18
opcode[1] => Mux8.IN18
opcode[1] => Mux9.IN18
opcode[1] => Mux10.IN18
opcode[1] => Mux11.IN18
opcode[1] => Mux12.IN18
opcode[1] => Mux13.IN18
opcode[1] => Mux14.IN18
opcode[1] => Mux15.IN18
opcode[1] => Mux16.IN6
opcode[2] => Mux0.IN17
opcode[2] => Mux1.IN17
opcode[2] => Mux2.IN17
opcode[2] => Mux3.IN17
opcode[2] => Mux4.IN17
opcode[2] => Mux5.IN17
opcode[2] => Mux6.IN17
opcode[2] => Mux7.IN17
opcode[2] => Mux8.IN17
opcode[2] => Mux9.IN17
opcode[2] => Mux10.IN17
opcode[2] => Mux11.IN17
opcode[2] => Mux12.IN17
opcode[2] => Mux13.IN17
opcode[2] => Mux14.IN17
opcode[2] => Mux15.IN17
opcode[2] => Mux16.IN5
opcode[3] => Mux0.IN16
opcode[3] => Mux1.IN16
opcode[3] => Mux2.IN16
opcode[3] => Mux3.IN16
opcode[3] => Mux4.IN16
opcode[3] => Mux5.IN16
opcode[3] => Mux6.IN16
opcode[3] => Mux7.IN16
opcode[3] => Mux8.IN16
opcode[3] => Mux9.IN16
opcode[3] => Mux10.IN16
opcode[3] => Mux11.IN16
opcode[3] => Mux12.IN16
opcode[3] => Mux13.IN16
opcode[3] => Mux14.IN16
opcode[3] => Mux15.IN16
opcode[3] => Mux16.IN4
z_out[0] <= z_out[0].DB_MAX_OUTPUT_PORT_TYPE
z_out[1] <= z_out[1].DB_MAX_OUTPUT_PORT_TYPE
z_out[2] <= z_out[2].DB_MAX_OUTPUT_PORT_TYPE
z_out[3] <= z_out[3].DB_MAX_OUTPUT_PORT_TYPE
z_out[4] <= z_out[4].DB_MAX_OUTPUT_PORT_TYPE
z_out[5] <= z_out[5].DB_MAX_OUTPUT_PORT_TYPE
z_out[6] <= z_out[6].DB_MAX_OUTPUT_PORT_TYPE
z_out[7] <= z_out[7].DB_MAX_OUTPUT_PORT_TYPE
z_out[8] <= z_out[8].DB_MAX_OUTPUT_PORT_TYPE
z_out[9] <= z_out[9].DB_MAX_OUTPUT_PORT_TYPE
z_out[10] <= z_out[10].DB_MAX_OUTPUT_PORT_TYPE
z_out[11] <= z_out[11].DB_MAX_OUTPUT_PORT_TYPE
z_out[12] <= z_out[12].DB_MAX_OUTPUT_PORT_TYPE
z_out[13] <= z_out[13].DB_MAX_OUTPUT_PORT_TYPE
z_out[14] <= z_out[14].DB_MAX_OUTPUT_PORT_TYPE
z_out[15] <= z_out[15].DB_MAX_OUTPUT_PORT_TYPE
cout <= cout~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
sign <= sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|computer|regFile:REG
clk => file[0][0].CLK
clk => file[0][1].CLK
clk => file[0][2].CLK
clk => file[0][3].CLK
clk => file[0][4].CLK
clk => file[0][5].CLK
clk => file[0][6].CLK
clk => file[0][7].CLK
clk => file[0][8].CLK
clk => file[0][9].CLK
clk => file[0][10].CLK
clk => file[0][11].CLK
clk => file[0][12].CLK
clk => file[0][13].CLK
clk => file[0][14].CLK
clk => file[0][15].CLK
clk => file[1][0].CLK
clk => file[1][1].CLK
clk => file[1][2].CLK
clk => file[1][3].CLK
clk => file[1][4].CLK
clk => file[1][5].CLK
clk => file[1][6].CLK
clk => file[1][7].CLK
clk => file[1][8].CLK
clk => file[1][9].CLK
clk => file[1][10].CLK
clk => file[1][11].CLK
clk => file[1][12].CLK
clk => file[1][13].CLK
clk => file[1][14].CLK
clk => file[1][15].CLK
clk => file[2][0].CLK
clk => file[2][1].CLK
clk => file[2][2].CLK
clk => file[2][3].CLK
clk => file[2][4].CLK
clk => file[2][5].CLK
clk => file[2][6].CLK
clk => file[2][7].CLK
clk => file[2][8].CLK
clk => file[2][9].CLK
clk => file[2][10].CLK
clk => file[2][11].CLK
clk => file[2][12].CLK
clk => file[2][13].CLK
clk => file[2][14].CLK
clk => file[2][15].CLK
clk => file[3][0].CLK
clk => file[3][1].CLK
clk => file[3][2].CLK
clk => file[3][3].CLK
clk => file[3][4].CLK
clk => file[3][5].CLK
clk => file[3][6].CLK
clk => file[3][7].CLK
clk => file[3][8].CLK
clk => file[3][9].CLK
clk => file[3][10].CLK
clk => file[3][11].CLK
clk => file[3][12].CLK
clk => file[3][13].CLK
clk => file[3][14].CLK
clk => file[3][15].CLK
clk => file[4][0].CLK
clk => file[4][1].CLK
clk => file[4][2].CLK
clk => file[4][3].CLK
clk => file[4][4].CLK
clk => file[4][5].CLK
clk => file[4][6].CLK
clk => file[4][7].CLK
clk => file[4][8].CLK
clk => file[4][9].CLK
clk => file[4][10].CLK
clk => file[4][11].CLK
clk => file[4][12].CLK
clk => file[4][13].CLK
clk => file[4][14].CLK
clk => file[4][15].CLK
clk => file[5][0].CLK
clk => file[5][1].CLK
clk => file[5][2].CLK
clk => file[5][3].CLK
clk => file[5][4].CLK
clk => file[5][5].CLK
clk => file[5][6].CLK
clk => file[5][7].CLK
clk => file[5][8].CLK
clk => file[5][9].CLK
clk => file[5][10].CLK
clk => file[5][11].CLK
clk => file[5][12].CLK
clk => file[5][13].CLK
clk => file[5][14].CLK
clk => file[5][15].CLK
clk => file[6][0].CLK
clk => file[6][1].CLK
clk => file[6][2].CLK
clk => file[6][3].CLK
clk => file[6][4].CLK
clk => file[6][5].CLK
clk => file[6][6].CLK
clk => file[6][7].CLK
clk => file[6][8].CLK
clk => file[6][9].CLK
clk => file[6][10].CLK
clk => file[6][11].CLK
clk => file[6][12].CLK
clk => file[6][13].CLK
clk => file[6][14].CLK
clk => file[6][15].CLK
clk => file[7][0].CLK
clk => file[7][1].CLK
clk => file[7][2].CLK
clk => file[7][3].CLK
clk => file[7][4].CLK
clk => file[7][5].CLK
clk => file[7][6].CLK
clk => file[7][7].CLK
clk => file[7][8].CLK
clk => file[7][9].CLK
clk => file[7][10].CLK
clk => file[7][11].CLK
clk => file[7][12].CLK
clk => file[7][13].CLK
clk => file[7][14].CLK
clk => file[7][15].CLK
clk => file[8][0].CLK
clk => file[8][1].CLK
clk => file[8][2].CLK
clk => file[8][3].CLK
clk => file[8][4].CLK
clk => file[8][5].CLK
clk => file[8][6].CLK
clk => file[8][7].CLK
clk => file[8][8].CLK
clk => file[8][9].CLK
clk => file[8][10].CLK
clk => file[8][11].CLK
clk => file[8][12].CLK
clk => file[8][13].CLK
clk => file[8][14].CLK
clk => file[8][15].CLK
clk => file[9][0].CLK
clk => file[9][1].CLK
clk => file[9][2].CLK
clk => file[9][3].CLK
clk => file[9][4].CLK
clk => file[9][5].CLK
clk => file[9][6].CLK
clk => file[9][7].CLK
clk => file[9][8].CLK
clk => file[9][9].CLK
clk => file[9][10].CLK
clk => file[9][11].CLK
clk => file[9][12].CLK
clk => file[9][13].CLK
clk => file[9][14].CLK
clk => file[9][15].CLK
clk => file[10][0].CLK
clk => file[10][1].CLK
clk => file[10][2].CLK
clk => file[10][3].CLK
clk => file[10][4].CLK
clk => file[10][5].CLK
clk => file[10][6].CLK
clk => file[10][7].CLK
clk => file[10][8].CLK
clk => file[10][9].CLK
clk => file[10][10].CLK
clk => file[10][11].CLK
clk => file[10][12].CLK
clk => file[10][13].CLK
clk => file[10][14].CLK
clk => file[10][15].CLK
clk => file[11][0].CLK
clk => file[11][1].CLK
clk => file[11][2].CLK
clk => file[11][3].CLK
clk => file[11][4].CLK
clk => file[11][5].CLK
clk => file[11][6].CLK
clk => file[11][7].CLK
clk => file[11][8].CLK
clk => file[11][9].CLK
clk => file[11][10].CLK
clk => file[11][11].CLK
clk => file[11][12].CLK
clk => file[11][13].CLK
clk => file[11][14].CLK
clk => file[11][15].CLK
clk => file[12][0].CLK
clk => file[12][1].CLK
clk => file[12][2].CLK
clk => file[12][3].CLK
clk => file[12][4].CLK
clk => file[12][5].CLK
clk => file[12][6].CLK
clk => file[12][7].CLK
clk => file[12][8].CLK
clk => file[12][9].CLK
clk => file[12][10].CLK
clk => file[12][11].CLK
clk => file[12][12].CLK
clk => file[12][13].CLK
clk => file[12][14].CLK
clk => file[12][15].CLK
clk => file[13][0].CLK
clk => file[13][1].CLK
clk => file[13][2].CLK
clk => file[13][3].CLK
clk => file[13][4].CLK
clk => file[13][5].CLK
clk => file[13][6].CLK
clk => file[13][7].CLK
clk => file[13][8].CLK
clk => file[13][9].CLK
clk => file[13][10].CLK
clk => file[13][11].CLK
clk => file[13][12].CLK
clk => file[13][13].CLK
clk => file[13][14].CLK
clk => file[13][15].CLK
clk => file[14][0].CLK
clk => file[14][1].CLK
clk => file[14][2].CLK
clk => file[14][3].CLK
clk => file[14][4].CLK
clk => file[14][5].CLK
clk => file[14][6].CLK
clk => file[14][7].CLK
clk => file[14][8].CLK
clk => file[14][9].CLK
clk => file[14][10].CLK
clk => file[14][11].CLK
clk => file[14][12].CLK
clk => file[14][13].CLK
clk => file[14][14].CLK
clk => file[14][15].CLK
clk => file[15][0].CLK
clk => file[15][1].CLK
clk => file[15][2].CLK
clk => file[15][3].CLK
clk => file[15][4].CLK
clk => file[15][5].CLK
clk => file[15][6].CLK
clk => file[15][7].CLK
clk => file[15][8].CLK
clk => file[15][9].CLK
clk => file[15][10].CLK
clk => file[15][11].CLK
clk => file[15][12].CLK
clk => file[15][13].CLK
clk => file[15][14].CLK
clk => file[15][15].CLK
oeb => src_dat[0].OE
oeb => src_dat[1].OE
oeb => src_dat[2].OE
oeb => src_dat[3].OE
oeb => src_dat[4].OE
oeb => src_dat[5].OE
oeb => src_dat[6].OE
oeb => src_dat[7].OE
oeb => src_dat[8].OE
oeb => src_dat[9].OE
oeb => src_dat[10].OE
oeb => src_dat[11].OE
oeb => src_dat[12].OE
oeb => src_dat[13].OE
oeb => src_dat[14].OE
oeb => src_dat[15].OE
we => file[0][7].ENA
we => file[0][6].ENA
we => file[0][5].ENA
we => file[0][4].ENA
we => file[0][3].ENA
we => file[0][2].ENA
we => file[0][1].ENA
we => file[0][0].ENA
we => file[0][8].ENA
we => file[0][9].ENA
we => file[0][10].ENA
we => file[0][11].ENA
we => file[0][12].ENA
we => file[0][13].ENA
we => file[0][14].ENA
we => file[0][15].ENA
we => file[1][0].ENA
we => file[1][1].ENA
we => file[1][2].ENA
we => file[1][3].ENA
we => file[1][4].ENA
we => file[1][5].ENA
we => file[1][6].ENA
we => file[1][7].ENA
we => file[1][8].ENA
we => file[1][9].ENA
we => file[1][10].ENA
we => file[1][11].ENA
we => file[1][12].ENA
we => file[1][13].ENA
we => file[1][14].ENA
we => file[1][15].ENA
we => file[2][0].ENA
we => file[2][1].ENA
we => file[2][2].ENA
we => file[2][3].ENA
we => file[2][4].ENA
we => file[2][5].ENA
we => file[2][6].ENA
we => file[2][7].ENA
we => file[2][8].ENA
we => file[2][9].ENA
we => file[2][10].ENA
we => file[2][11].ENA
we => file[2][12].ENA
we => file[2][13].ENA
we => file[2][14].ENA
we => file[2][15].ENA
we => file[3][0].ENA
we => file[3][1].ENA
we => file[3][2].ENA
we => file[3][3].ENA
we => file[3][4].ENA
we => file[3][5].ENA
we => file[3][6].ENA
we => file[3][7].ENA
we => file[3][8].ENA
we => file[3][9].ENA
we => file[3][10].ENA
we => file[3][11].ENA
we => file[3][12].ENA
we => file[3][13].ENA
we => file[3][14].ENA
we => file[3][15].ENA
we => file[4][0].ENA
we => file[4][1].ENA
we => file[4][2].ENA
we => file[4][3].ENA
we => file[4][4].ENA
we => file[4][5].ENA
we => file[4][6].ENA
we => file[4][7].ENA
we => file[4][8].ENA
we => file[4][9].ENA
we => file[4][10].ENA
we => file[4][11].ENA
we => file[4][12].ENA
we => file[4][13].ENA
we => file[4][14].ENA
we => file[4][15].ENA
we => file[5][0].ENA
we => file[5][1].ENA
we => file[5][2].ENA
we => file[5][3].ENA
we => file[5][4].ENA
we => file[5][5].ENA
we => file[5][6].ENA
we => file[5][7].ENA
we => file[5][8].ENA
we => file[5][9].ENA
we => file[5][10].ENA
we => file[5][11].ENA
we => file[5][12].ENA
we => file[5][13].ENA
we => file[5][14].ENA
we => file[5][15].ENA
we => file[6][0].ENA
we => file[6][1].ENA
we => file[6][2].ENA
we => file[6][3].ENA
we => file[6][4].ENA
we => file[6][5].ENA
we => file[6][6].ENA
we => file[6][7].ENA
we => file[6][8].ENA
we => file[6][9].ENA
we => file[6][10].ENA
we => file[6][11].ENA
we => file[6][12].ENA
we => file[6][13].ENA
we => file[6][14].ENA
we => file[6][15].ENA
we => file[7][0].ENA
we => file[7][1].ENA
we => file[7][2].ENA
we => file[7][3].ENA
we => file[7][4].ENA
we => file[7][5].ENA
we => file[7][6].ENA
we => file[7][7].ENA
we => file[7][8].ENA
we => file[7][9].ENA
we => file[7][10].ENA
we => file[7][11].ENA
we => file[7][12].ENA
we => file[7][13].ENA
we => file[7][14].ENA
we => file[7][15].ENA
we => file[8][0].ENA
we => file[8][1].ENA
we => file[8][2].ENA
we => file[8][3].ENA
we => file[8][4].ENA
we => file[8][5].ENA
we => file[8][6].ENA
we => file[8][7].ENA
we => file[8][8].ENA
we => file[8][9].ENA
we => file[8][10].ENA
we => file[8][11].ENA
we => file[8][12].ENA
we => file[8][13].ENA
we => file[8][14].ENA
we => file[8][15].ENA
we => file[9][0].ENA
we => file[9][1].ENA
we => file[9][2].ENA
we => file[9][3].ENA
we => file[9][4].ENA
we => file[9][5].ENA
we => file[9][6].ENA
we => file[9][7].ENA
we => file[9][8].ENA
we => file[9][9].ENA
we => file[9][10].ENA
we => file[9][11].ENA
we => file[9][12].ENA
we => file[9][13].ENA
we => file[9][14].ENA
we => file[9][15].ENA
we => file[10][0].ENA
we => file[10][1].ENA
we => file[10][2].ENA
we => file[10][3].ENA
we => file[10][4].ENA
we => file[10][5].ENA
we => file[10][6].ENA
we => file[10][7].ENA
we => file[10][8].ENA
we => file[10][9].ENA
we => file[10][10].ENA
we => file[10][11].ENA
we => file[10][12].ENA
we => file[10][13].ENA
we => file[10][14].ENA
we => file[10][15].ENA
we => file[11][0].ENA
we => file[11][1].ENA
we => file[11][2].ENA
we => file[11][3].ENA
we => file[11][4].ENA
we => file[11][5].ENA
we => file[11][6].ENA
we => file[11][7].ENA
we => file[11][8].ENA
we => file[11][9].ENA
we => file[11][10].ENA
we => file[11][11].ENA
we => file[11][12].ENA
we => file[11][13].ENA
we => file[11][14].ENA
we => file[11][15].ENA
we => file[12][0].ENA
we => file[12][1].ENA
we => file[12][2].ENA
we => file[12][3].ENA
we => file[12][4].ENA
we => file[12][5].ENA
we => file[12][6].ENA
we => file[12][7].ENA
we => file[12][8].ENA
we => file[12][9].ENA
we => file[12][10].ENA
we => file[12][11].ENA
we => file[12][12].ENA
we => file[12][13].ENA
we => file[12][14].ENA
we => file[12][15].ENA
we => file[13][0].ENA
we => file[13][1].ENA
we => file[13][2].ENA
we => file[13][3].ENA
we => file[13][4].ENA
we => file[13][5].ENA
we => file[13][6].ENA
we => file[13][7].ENA
we => file[13][8].ENA
we => file[13][9].ENA
we => file[13][10].ENA
we => file[13][11].ENA
we => file[13][12].ENA
we => file[13][13].ENA
we => file[13][14].ENA
we => file[13][15].ENA
we => file[14][0].ENA
we => file[14][1].ENA
we => file[14][2].ENA
we => file[14][3].ENA
we => file[14][4].ENA
we => file[14][5].ENA
we => file[14][6].ENA
we => file[14][7].ENA
we => file[14][8].ENA
we => file[14][9].ENA
we => file[14][10].ENA
we => file[14][11].ENA
we => file[14][12].ENA
we => file[14][13].ENA
we => file[14][14].ENA
we => file[14][15].ENA
we => file[15][0].ENA
we => file[15][1].ENA
we => file[15][2].ENA
we => file[15][3].ENA
we => file[15][4].ENA
we => file[15][5].ENA
we => file[15][6].ENA
we => file[15][7].ENA
we => file[15][8].ENA
we => file[15][9].ENA
we => file[15][10].ENA
we => file[15][11].ENA
we => file[15][12].ENA
we => file[15][13].ENA
we => file[15][14].ENA
we => file[15][15].ENA
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => dst_dat.OUTPUTSELECT
inc => idEn.IN0
inc => decrement.IN0
dec => idEn.IN1
dec => decrement.IN1
dst[0] => Mux0.IN3
dst[0] => Mux1.IN3
dst[0] => Mux2.IN3
dst[0] => Mux3.IN3
dst[0] => Mux4.IN3
dst[0] => Mux5.IN3
dst[0] => Mux6.IN3
dst[0] => Mux7.IN3
dst[0] => Mux8.IN3
dst[0] => Mux9.IN3
dst[0] => Mux10.IN3
dst[0] => Mux11.IN3
dst[0] => Mux12.IN3
dst[0] => Mux13.IN3
dst[0] => Mux14.IN3
dst[0] => Mux15.IN3
dst[0] => Decoder0.IN3
dst[1] => Mux0.IN2
dst[1] => Mux1.IN2
dst[1] => Mux2.IN2
dst[1] => Mux3.IN2
dst[1] => Mux4.IN2
dst[1] => Mux5.IN2
dst[1] => Mux6.IN2
dst[1] => Mux7.IN2
dst[1] => Mux8.IN2
dst[1] => Mux9.IN2
dst[1] => Mux10.IN2
dst[1] => Mux11.IN2
dst[1] => Mux12.IN2
dst[1] => Mux13.IN2
dst[1] => Mux14.IN2
dst[1] => Mux15.IN2
dst[1] => Decoder0.IN2
dst[2] => Mux0.IN1
dst[2] => Mux1.IN1
dst[2] => Mux2.IN1
dst[2] => Mux3.IN1
dst[2] => Mux4.IN1
dst[2] => Mux5.IN1
dst[2] => Mux6.IN1
dst[2] => Mux7.IN1
dst[2] => Mux8.IN1
dst[2] => Mux9.IN1
dst[2] => Mux10.IN1
dst[2] => Mux11.IN1
dst[2] => Mux12.IN1
dst[2] => Mux13.IN1
dst[2] => Mux14.IN1
dst[2] => Mux15.IN1
dst[2] => Decoder0.IN1
dst[3] => Mux0.IN0
dst[3] => Mux1.IN0
dst[3] => Mux2.IN0
dst[3] => Mux3.IN0
dst[3] => Mux4.IN0
dst[3] => Mux5.IN0
dst[3] => Mux6.IN0
dst[3] => Mux7.IN0
dst[3] => Mux8.IN0
dst[3] => Mux9.IN0
dst[3] => Mux10.IN0
dst[3] => Mux11.IN0
dst[3] => Mux12.IN0
dst[3] => Mux13.IN0
dst[3] => Mux14.IN0
dst[3] => Mux15.IN0
dst[3] => Decoder0.IN0
src[0] => Mux16.IN3
src[0] => Mux17.IN3
src[0] => Mux18.IN3
src[0] => Mux19.IN3
src[0] => Mux20.IN3
src[0] => Mux21.IN3
src[0] => Mux22.IN3
src[0] => Mux23.IN3
src[0] => Mux24.IN3
src[0] => Mux25.IN3
src[0] => Mux26.IN3
src[0] => Mux27.IN3
src[0] => Mux28.IN3
src[0] => Mux29.IN3
src[0] => Mux30.IN3
src[0] => Mux31.IN3
src[1] => Mux16.IN2
src[1] => Mux17.IN2
src[1] => Mux18.IN2
src[1] => Mux19.IN2
src[1] => Mux20.IN2
src[1] => Mux21.IN2
src[1] => Mux22.IN2
src[1] => Mux23.IN2
src[1] => Mux24.IN2
src[1] => Mux25.IN2
src[1] => Mux26.IN2
src[1] => Mux27.IN2
src[1] => Mux28.IN2
src[1] => Mux29.IN2
src[1] => Mux30.IN2
src[1] => Mux31.IN2
src[2] => Mux16.IN1
src[2] => Mux17.IN1
src[2] => Mux18.IN1
src[2] => Mux19.IN1
src[2] => Mux20.IN1
src[2] => Mux21.IN1
src[2] => Mux22.IN1
src[2] => Mux23.IN1
src[2] => Mux24.IN1
src[2] => Mux25.IN1
src[2] => Mux26.IN1
src[2] => Mux27.IN1
src[2] => Mux28.IN1
src[2] => Mux29.IN1
src[2] => Mux30.IN1
src[2] => Mux31.IN1
src[3] => Mux16.IN0
src[3] => Mux17.IN0
src[3] => Mux18.IN0
src[3] => Mux19.IN0
src[3] => Mux20.IN0
src[3] => Mux21.IN0
src[3] => Mux22.IN0
src[3] => Mux23.IN0
src[3] => Mux24.IN0
src[3] => Mux25.IN0
src[3] => Mux26.IN0
src[3] => Mux27.IN0
src[3] => Mux28.IN0
src[3] => Mux29.IN0
src[3] => Mux30.IN0
src[3] => Mux31.IN0
dst_result[0] => file.DATAA
dst_result[1] => file.DATAA
dst_result[2] => file.DATAA
dst_result[3] => file.DATAA
dst_result[4] => file.DATAA
dst_result[5] => file.DATAA
dst_result[6] => file.DATAA
dst_result[7] => file.DATAA
dst_result[8] => file.DATAA
dst_result[9] => file.DATAA
dst_result[10] => file.DATAA
dst_result[11] => file.DATAA
dst_result[12] => file.DATAA
dst_result[13] => file.DATAA
dst_result[14] => file.DATAA
dst_result[15] => file.DATAA
dst_dat[0] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[1] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[2] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[3] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[4] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[5] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[6] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[7] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[8] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[9] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[10] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[11] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[12] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[13] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[14] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
dst_dat[15] <= dst_dat.DB_MAX_OUTPUT_PORT_TYPE
src_dat[0] <= src_dat[0].DB_MAX_OUTPUT_PORT_TYPE
src_dat[1] <= src_dat[1].DB_MAX_OUTPUT_PORT_TYPE
src_dat[2] <= src_dat[2].DB_MAX_OUTPUT_PORT_TYPE
src_dat[3] <= src_dat[3].DB_MAX_OUTPUT_PORT_TYPE
src_dat[4] <= src_dat[4].DB_MAX_OUTPUT_PORT_TYPE
src_dat[5] <= src_dat[5].DB_MAX_OUTPUT_PORT_TYPE
src_dat[6] <= src_dat[6].DB_MAX_OUTPUT_PORT_TYPE
src_dat[7] <= src_dat[7].DB_MAX_OUTPUT_PORT_TYPE
src_dat[8] <= src_dat[8].DB_MAX_OUTPUT_PORT_TYPE
src_dat[9] <= src_dat[9].DB_MAX_OUTPUT_PORT_TYPE
src_dat[10] <= src_dat[10].DB_MAX_OUTPUT_PORT_TYPE
src_dat[11] <= src_dat[11].DB_MAX_OUTPUT_PORT_TYPE
src_dat[12] <= src_dat[12].DB_MAX_OUTPUT_PORT_TYPE
src_dat[13] <= src_dat[13].DB_MAX_OUTPUT_PORT_TYPE
src_dat[14] <= src_dat[14].DB_MAX_OUTPUT_PORT_TYPE
src_dat[15] <= src_dat[15].DB_MAX_OUTPUT_PORT_TYPE


|computer|programMemory:PM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
inclock => inclock.IN1
inclocken => inclocken.IN1
outclock => outclock.IN1
outclocken => outclocken.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|computer|programMemory:PM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fmf1:auto_generated.address_a[0]
address_a[1] => altsyncram_fmf1:auto_generated.address_a[1]
address_a[2] => altsyncram_fmf1:auto_generated.address_a[2]
address_a[3] => altsyncram_fmf1:auto_generated.address_a[3]
address_a[4] => altsyncram_fmf1:auto_generated.address_a[4]
address_a[5] => altsyncram_fmf1:auto_generated.address_a[5]
address_a[6] => altsyncram_fmf1:auto_generated.address_a[6]
address_a[7] => altsyncram_fmf1:auto_generated.address_a[7]
address_a[8] => altsyncram_fmf1:auto_generated.address_a[8]
address_a[9] => altsyncram_fmf1:auto_generated.address_a[9]
address_a[10] => altsyncram_fmf1:auto_generated.address_a[10]
address_a[11] => altsyncram_fmf1:auto_generated.address_a[11]
address_a[12] => altsyncram_fmf1:auto_generated.address_a[12]
address_a[13] => altsyncram_fmf1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fmf1:auto_generated.clock0
clock1 => altsyncram_fmf1:auto_generated.clock1
clocken0 => altsyncram_fmf1:auto_generated.clocken0
clocken1 => altsyncram_fmf1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fmf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fmf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fmf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fmf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fmf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fmf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fmf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fmf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fmf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fmf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fmf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fmf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fmf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fmf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fmf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fmf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_fmf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_fmf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_fmf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_fmf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_fmf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_fmf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_fmf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_fmf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_fmf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_fmf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_fmf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_fmf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_fmf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_fmf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_fmf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_fmf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|computer|programMemory:PM|altsyncram:altsyncram_component|altsyncram_fmf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => out_address_reg_a[0].CLK
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
clocken0 => address_reg_a[0].ENA
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => out_address_reg_a[0].ENA
q_a[0] <= mux_2hb:mux2.result[0]
q_a[1] <= mux_2hb:mux2.result[1]
q_a[2] <= mux_2hb:mux2.result[2]
q_a[3] <= mux_2hb:mux2.result[3]
q_a[4] <= mux_2hb:mux2.result[4]
q_a[5] <= mux_2hb:mux2.result[5]
q_a[6] <= mux_2hb:mux2.result[6]
q_a[7] <= mux_2hb:mux2.result[7]
q_a[8] <= mux_2hb:mux2.result[8]
q_a[9] <= mux_2hb:mux2.result[9]
q_a[10] <= mux_2hb:mux2.result[10]
q_a[11] <= mux_2hb:mux2.result[11]
q_a[12] <= mux_2hb:mux2.result[12]
q_a[13] <= mux_2hb:mux2.result[13]
q_a[14] <= mux_2hb:mux2.result[14]
q_a[15] <= mux_2hb:mux2.result[15]
q_a[16] <= mux_2hb:mux2.result[16]
q_a[17] <= mux_2hb:mux2.result[17]
q_a[18] <= mux_2hb:mux2.result[18]
q_a[19] <= mux_2hb:mux2.result[19]
q_a[20] <= mux_2hb:mux2.result[20]
q_a[21] <= mux_2hb:mux2.result[21]
q_a[22] <= mux_2hb:mux2.result[22]
q_a[23] <= mux_2hb:mux2.result[23]
q_a[24] <= mux_2hb:mux2.result[24]
q_a[25] <= mux_2hb:mux2.result[25]
q_a[26] <= mux_2hb:mux2.result[26]
q_a[27] <= mux_2hb:mux2.result[27]
q_a[28] <= mux_2hb:mux2.result[28]
q_a[29] <= mux_2hb:mux2.result[29]
q_a[30] <= mux_2hb:mux2.result[30]
q_a[31] <= mux_2hb:mux2.result[31]


|computer|programMemory:PM|altsyncram:altsyncram_component|altsyncram_fmf1:auto_generated|mux_2hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l1_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l1_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l1_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l1_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l1_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l1_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l1_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l1_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l1_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l1_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l1_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l1_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l1_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l1_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l1_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l1_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|computer|internalMemory:DM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
address[19] => address[19].IN1
address[20] => address[20].IN1
address[21] => address[21].IN1
address[22] => address[22].IN1
address[23] => address[23].IN1
address[24] => address[24].IN1
address[25] => address[25].IN1
address[26] => address[26].IN1
address[27] => address[27].IN1
address[28] => address[28].IN1
address[29] => address[29].IN1
address[30] => address[30].IN1
address[31] => address[31].IN1
data[0] <> dataMemory:DM.port1
data[0] <> data[0]
data[1] <> dataMemory:DM.port1
data[1] <> data[1]
data[2] <> dataMemory:DM.port1
data[2] <> data[2]
data[3] <> dataMemory:DM.port1
data[3] <> data[3]
data[4] <> dataMemory:DM.port1
data[4] <> data[4]
data[5] <> dataMemory:DM.port1
data[5] <> data[5]
data[6] <> dataMemory:DM.port1
data[6] <> data[6]
data[7] <> dataMemory:DM.port1
data[7] <> data[7]
data[8] <> dataMemory:DM.port1
data[8] <> data[8]
data[9] <> dataMemory:DM.port1
data[9] <> data[9]
data[10] <> dataMemory:DM.port1
data[10] <> data[10]
data[11] <> dataMemory:DM.port1
data[11] <> data[11]
data[12] <> dataMemory:DM.port1
data[12] <> data[12]
data[13] <> dataMemory:DM.port1
data[13] <> data[13]
data[14] <> dataMemory:DM.port1
data[14] <> data[14]
data[15] <> dataMemory:DM.port1
data[15] <> data[15]
aluState[0] <= dataMemory:DM.port5
aluState[1] <= dataMemory:DM.port5
aluState[2] <= dataMemory:DM.port5
clk => clk.IN1
addressDataEn => ~NO_FANOUT~
writeEn => comb.IN0
writeEn => readDone_internal.IN0
outputEn => data.IN0
readDone <= readDone.DB_MAX_OUTPUT_PORT_TYPE


|computer|internalMemory:DM|dataMemory:DM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
inclock => inclock.IN1
inclocken => inclocken.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component
wren_a => altsyncram_dur1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dur1:auto_generated.data_a[0]
data_a[1] => altsyncram_dur1:auto_generated.data_a[1]
data_a[2] => altsyncram_dur1:auto_generated.data_a[2]
data_a[3] => altsyncram_dur1:auto_generated.data_a[3]
data_a[4] => altsyncram_dur1:auto_generated.data_a[4]
data_a[5] => altsyncram_dur1:auto_generated.data_a[5]
data_a[6] => altsyncram_dur1:auto_generated.data_a[6]
data_a[7] => altsyncram_dur1:auto_generated.data_a[7]
data_a[8] => altsyncram_dur1:auto_generated.data_a[8]
data_a[9] => altsyncram_dur1:auto_generated.data_a[9]
data_a[10] => altsyncram_dur1:auto_generated.data_a[10]
data_a[11] => altsyncram_dur1:auto_generated.data_a[11]
data_a[12] => altsyncram_dur1:auto_generated.data_a[12]
data_a[13] => altsyncram_dur1:auto_generated.data_a[13]
data_a[14] => altsyncram_dur1:auto_generated.data_a[14]
data_a[15] => altsyncram_dur1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dur1:auto_generated.address_a[0]
address_a[1] => altsyncram_dur1:auto_generated.address_a[1]
address_a[2] => altsyncram_dur1:auto_generated.address_a[2]
address_a[3] => altsyncram_dur1:auto_generated.address_a[3]
address_a[4] => altsyncram_dur1:auto_generated.address_a[4]
address_a[5] => altsyncram_dur1:auto_generated.address_a[5]
address_a[6] => altsyncram_dur1:auto_generated.address_a[6]
address_a[7] => altsyncram_dur1:auto_generated.address_a[7]
address_a[8] => altsyncram_dur1:auto_generated.address_a[8]
address_a[9] => altsyncram_dur1:auto_generated.address_a[9]
address_a[10] => altsyncram_dur1:auto_generated.address_a[10]
address_a[11] => altsyncram_dur1:auto_generated.address_a[11]
address_a[12] => altsyncram_dur1:auto_generated.address_a[12]
address_a[13] => altsyncram_dur1:auto_generated.address_a[13]
address_a[14] => altsyncram_dur1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dur1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_dur1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dur1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dur1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dur1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dur1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dur1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dur1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dur1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dur1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dur1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dur1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dur1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dur1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dur1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dur1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dur1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dur1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated
address_a[0] => altsyncram_5ai2:altsyncram1.address_a[0]
address_a[1] => altsyncram_5ai2:altsyncram1.address_a[1]
address_a[2] => altsyncram_5ai2:altsyncram1.address_a[2]
address_a[3] => altsyncram_5ai2:altsyncram1.address_a[3]
address_a[4] => altsyncram_5ai2:altsyncram1.address_a[4]
address_a[5] => altsyncram_5ai2:altsyncram1.address_a[5]
address_a[6] => altsyncram_5ai2:altsyncram1.address_a[6]
address_a[7] => altsyncram_5ai2:altsyncram1.address_a[7]
address_a[8] => altsyncram_5ai2:altsyncram1.address_a[8]
address_a[9] => altsyncram_5ai2:altsyncram1.address_a[9]
address_a[10] => altsyncram_5ai2:altsyncram1.address_a[10]
address_a[11] => altsyncram_5ai2:altsyncram1.address_a[11]
address_a[12] => altsyncram_5ai2:altsyncram1.address_a[12]
address_a[13] => altsyncram_5ai2:altsyncram1.address_a[13]
address_a[14] => altsyncram_5ai2:altsyncram1.address_a[14]
clock0 => altsyncram_5ai2:altsyncram1.clock0
clocken0 => altsyncram_5ai2:altsyncram1.clocken0
data_a[0] => altsyncram_5ai2:altsyncram1.data_a[0]
data_a[1] => altsyncram_5ai2:altsyncram1.data_a[1]
data_a[2] => altsyncram_5ai2:altsyncram1.data_a[2]
data_a[3] => altsyncram_5ai2:altsyncram1.data_a[3]
data_a[4] => altsyncram_5ai2:altsyncram1.data_a[4]
data_a[5] => altsyncram_5ai2:altsyncram1.data_a[5]
data_a[6] => altsyncram_5ai2:altsyncram1.data_a[6]
data_a[7] => altsyncram_5ai2:altsyncram1.data_a[7]
data_a[8] => altsyncram_5ai2:altsyncram1.data_a[8]
data_a[9] => altsyncram_5ai2:altsyncram1.data_a[9]
data_a[10] => altsyncram_5ai2:altsyncram1.data_a[10]
data_a[11] => altsyncram_5ai2:altsyncram1.data_a[11]
data_a[12] => altsyncram_5ai2:altsyncram1.data_a[12]
data_a[13] => altsyncram_5ai2:altsyncram1.data_a[13]
data_a[14] => altsyncram_5ai2:altsyncram1.data_a[14]
data_a[15] => altsyncram_5ai2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_5ai2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_5ai2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_5ai2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_5ai2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_5ai2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_5ai2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_5ai2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_5ai2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_5ai2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_5ai2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_5ai2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_5ai2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_5ai2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_5ai2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_5ai2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_5ai2:altsyncram1.q_a[15]
wren_a => altsyncram_5ai2:altsyncram1.wren_a


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|altsyncram_5ai2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode4.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode4.data[1]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_8la:decode5.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_8la:decode5.data[1]
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
clocken0 => ram_block3a36.ENA0
clocken0 => ram_block3a37.ENA0
clocken0 => ram_block3a38.ENA0
clocken0 => ram_block3a39.ENA0
clocken0 => ram_block3a40.ENA0
clocken0 => ram_block3a41.ENA0
clocken0 => ram_block3a42.ENA0
clocken0 => ram_block3a43.ENA0
clocken0 => ram_block3a44.ENA0
clocken0 => ram_block3a45.ENA0
clocken0 => ram_block3a46.ENA0
clocken0 => ram_block3a47.ENA0
clocken0 => ram_block3a48.ENA0
clocken0 => ram_block3a49.ENA0
clocken0 => ram_block3a50.ENA0
clocken0 => ram_block3a51.ENA0
clocken0 => ram_block3a52.ENA0
clocken0 => ram_block3a53.ENA0
clocken0 => ram_block3a54.ENA0
clocken0 => ram_block3a55.ENA0
clocken0 => ram_block3a56.ENA0
clocken0 => ram_block3a57.ENA0
clocken0 => ram_block3a58.ENA0
clocken0 => ram_block3a59.ENA0
clocken0 => ram_block3a60.ENA0
clocken0 => ram_block3a61.ENA0
clocken0 => ram_block3a62.ENA0
clocken0 => ram_block3a63.ENA0
clocken0 => address_reg_a[1].ENA
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[0] => ram_block3a48.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[1] => ram_block3a49.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[2] => ram_block3a50.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[3] => ram_block3a51.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[4] => ram_block3a52.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[5] => ram_block3a53.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[6] => ram_block3a54.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[7] => ram_block3a55.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a24.PORTADATAIN
data_a[8] => ram_block3a40.PORTADATAIN
data_a[8] => ram_block3a56.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a25.PORTADATAIN
data_a[9] => ram_block3a41.PORTADATAIN
data_a[9] => ram_block3a57.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a26.PORTADATAIN
data_a[10] => ram_block3a42.PORTADATAIN
data_a[10] => ram_block3a58.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a27.PORTADATAIN
data_a[11] => ram_block3a43.PORTADATAIN
data_a[11] => ram_block3a59.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a28.PORTADATAIN
data_a[12] => ram_block3a44.PORTADATAIN
data_a[12] => ram_block3a60.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a29.PORTADATAIN
data_a[13] => ram_block3a45.PORTADATAIN
data_a[13] => ram_block3a61.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a30.PORTADATAIN
data_a[14] => ram_block3a46.PORTADATAIN
data_a[14] => ram_block3a62.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a31.PORTADATAIN
data_a[15] => ram_block3a47.PORTADATAIN
data_a[15] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[0] => ram_block3a48.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[1] => ram_block3a49.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[2] => ram_block3a50.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[3] => ram_block3a51.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[4] => ram_block3a52.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[5] => ram_block3a53.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[6] => ram_block3a54.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[7] => ram_block3a55.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[8] => ram_block3a40.PORTBDATAIN
data_b[8] => ram_block3a56.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[9] => ram_block3a41.PORTBDATAIN
data_b[9] => ram_block3a57.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[10] => ram_block3a42.PORTBDATAIN
data_b[10] => ram_block3a58.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[11] => ram_block3a43.PORTBDATAIN
data_b[11] => ram_block3a59.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[12] => ram_block3a44.PORTBDATAIN
data_b[12] => ram_block3a60.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[13] => ram_block3a45.PORTBDATAIN
data_b[13] => ram_block3a61.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[14] => ram_block3a46.PORTBDATAIN
data_b[14] => ram_block3a62.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
data_b[15] => ram_block3a47.PORTBDATAIN
data_b[15] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_7hb:mux6.result[0]
q_a[1] <= mux_7hb:mux6.result[1]
q_a[2] <= mux_7hb:mux6.result[2]
q_a[3] <= mux_7hb:mux6.result[3]
q_a[4] <= mux_7hb:mux6.result[4]
q_a[5] <= mux_7hb:mux6.result[5]
q_a[6] <= mux_7hb:mux6.result[6]
q_a[7] <= mux_7hb:mux6.result[7]
q_a[8] <= mux_7hb:mux6.result[8]
q_a[9] <= mux_7hb:mux6.result[9]
q_a[10] <= mux_7hb:mux6.result[10]
q_a[11] <= mux_7hb:mux6.result[11]
q_a[12] <= mux_7hb:mux6.result[12]
q_a[13] <= mux_7hb:mux6.result[13]
q_a[14] <= mux_7hb:mux6.result[14]
q_a[15] <= mux_7hb:mux6.result[15]
q_b[0] <= mux_7hb:mux7.result[0]
q_b[1] <= mux_7hb:mux7.result[1]
q_b[2] <= mux_7hb:mux7.result[2]
q_b[3] <= mux_7hb:mux7.result[3]
q_b[4] <= mux_7hb:mux7.result[4]
q_b[5] <= mux_7hb:mux7.result[5]
q_b[6] <= mux_7hb:mux7.result[6]
q_b[7] <= mux_7hb:mux7.result[7]
q_b[8] <= mux_7hb:mux7.result[8]
q_b[9] <= mux_7hb:mux7.result[9]
q_b[10] <= mux_7hb:mux7.result[10]
q_b[11] <= mux_7hb:mux7.result[11]
q_b[12] <= mux_7hb:mux7.result[12]
q_b[13] <= mux_7hb:mux7.result[13]
q_b[14] <= mux_7hb:mux7.result[14]
q_b[15] <= mux_7hb:mux7.result[15]
wren_a => decode_8la:decode4.enable
wren_b => decode_8la:decode5.enable


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|altsyncram_5ai2:altsyncram1|decode_8la:decode4
data[0] => w_anode1627w[1].IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1648w[1].IN0
data[0] => w_anode1656w[1].IN1
data[1] => w_anode1627w[2].IN0
data[1] => w_anode1640w[2].IN0
data[1] => w_anode1648w[2].IN1
data[1] => w_anode1656w[2].IN1
enable => w_anode1627w[1].IN0
enable => w_anode1640w[1].IN0
enable => w_anode1648w[1].IN0
enable => w_anode1656w[1].IN0
eq[0] <= w_anode1627w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1640w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1648w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1656w[2].DB_MAX_OUTPUT_PORT_TYPE


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|altsyncram_5ai2:altsyncram1|decode_8la:decode5
data[0] => w_anode1627w[1].IN0
data[0] => w_anode1640w[1].IN1
data[0] => w_anode1648w[1].IN0
data[0] => w_anode1656w[1].IN1
data[1] => w_anode1627w[2].IN0
data[1] => w_anode1640w[2].IN0
data[1] => w_anode1648w[2].IN1
data[1] => w_anode1656w[2].IN1
enable => w_anode1627w[1].IN0
enable => w_anode1640w[1].IN0
enable => w_anode1648w[1].IN0
enable => w_anode1656w[1].IN0
eq[0] <= w_anode1627w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1640w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1648w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1656w[2].DB_MAX_OUTPUT_PORT_TYPE


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|altsyncram_5ai2:altsyncram1|mux_7hb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|altsyncram_5ai2:altsyncram1|mux_7hb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
address[14] <= ram_rom_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|computer|internalMemory:DM|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_dur1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display
CLOCK_50 => CLOCK_50.IN3
data[0] <> MemoryMapped:textPage.data_a
data[0] <> pixelMap:comb_124.data
data[0] <> data[0]
data[1] <> MemoryMapped:textPage.data_a
data[1] <> pixelMap:comb_124.data
data[1] <> data[1]
data[2] <> MemoryMapped:textPage.data_a
data[2] <> pixelMap:comb_124.data
data[2] <> data[2]
data[3] <> MemoryMapped:textPage.data_a
data[3] <> pixelMap:comb_124.data
data[3] <> data[3]
data[4] <> MemoryMapped:textPage.data_a
data[4] <> pixelMap:comb_124.data
data[4] <> data[4]
data[5] <> MemoryMapped:textPage.data_a
data[5] <> pixelMap:comb_124.data
data[5] <> data[5]
data[6] <> MemoryMapped:textPage.data_a
data[6] <> pixelMap:comb_124.data
data[6] <> data[6]
data[7] <> MemoryMapped:textPage.data_a
data[7] <> pixelMap:comb_124.data
data[7] <> data[7]
data[8] <> MemoryMapped:textPage.data_a
data[8] <> pixelMap:comb_124.data
data[8] <> data[8]
data[9] <> MemoryMapped:textPage.data_a
data[9] <> pixelMap:comb_124.data
data[9] <> data[9]
data[10] <> MemoryMapped:textPage.data_a
data[10] <> pixelMap:comb_124.data
data[10] <> data[10]
data[11] <> MemoryMapped:textPage.data_a
data[11] <> pixelMap:comb_124.data
data[11] <> data[11]
data[12] <> MemoryMapped:textPage.data_a
data[12] <> pixelMap:comb_124.data
data[12] <> data[12]
data[13] <> MemoryMapped:textPage.data_a
data[13] <> pixelMap:comb_124.data
data[13] <> data[13]
data[14] <> MemoryMapped:textPage.data_a
data[14] <> pixelMap:comb_124.data
data[14] <> data[14]
data[15] <> MemoryMapped:textPage.data_a
data[15] <> pixelMap:comb_124.data
data[15] <> data[15]
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
address[9] => address[9].IN2
address[10] => address[10].IN2
address[11] => address[11].IN2
address[12] => address[12].IN2
address[13] => address[13].IN2
address[14] => address[14].IN2
address[15] => address[15].IN2
address[16] => address[16].IN2
address[17] => address[17].IN2
address[18] => address[18].IN2
address[19] => address[19].IN2
address[20] => address[20].IN2
address[21] => address[21].IN2
address[22] => address[22].IN2
address[23] => address[23].IN2
address[24] => address[24].IN2
address[25] => address[25].IN2
address[26] => address[26].IN2
address[27] => address[27].IN2
address[28] => address[28].IN2
address[29] => address[29].IN2
address[30] => address[30].IN2
address[31] => address[31].IN2
addressDataEn => addressDataEn.IN1
writeEn => writeEn.IN1
outputEn => outputEn.IN1
VGA_R[0] <= VGA:display.VGA_R
VGA_R[1] <= VGA:display.VGA_R
VGA_R[2] <= VGA:display.VGA_R
VGA_R[3] <= VGA:display.VGA_R
VGA_R[4] <= VGA:display.VGA_R
VGA_R[5] <= VGA:display.VGA_R
VGA_R[6] <= VGA:display.VGA_R
VGA_R[7] <= VGA:display.VGA_R
VGA_G[0] <= VGA:display.VGA_G
VGA_G[1] <= VGA:display.VGA_G
VGA_G[2] <= VGA:display.VGA_G
VGA_G[3] <= VGA:display.VGA_G
VGA_G[4] <= VGA:display.VGA_G
VGA_G[5] <= VGA:display.VGA_G
VGA_G[6] <= VGA:display.VGA_G
VGA_G[7] <= VGA:display.VGA_G
VGA_B[0] <= VGA:display.VGA_B
VGA_B[1] <= VGA:display.VGA_B
VGA_B[2] <= VGA:display.VGA_B
VGA_B[3] <= VGA:display.VGA_B
VGA_B[4] <= VGA:display.VGA_B
VGA_B[5] <= VGA:display.VGA_B
VGA_B[6] <= VGA:display.VGA_B
VGA_B[7] <= VGA:display.VGA_B
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA:display.VGA_BLANK
VGA_HS <= VGA:display.VGA_HS
VGA_VS <= VGA:display.VGA_VS
VGA_SYNC <= VGA:display.VGA_SYNC
readDone <= readDone.DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|MemoryMapped:textPage
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b


|computer|VGA_memoryMap:display|MemoryMapped:textPage|altsyncram:altsyncram_component
wren_a => altsyncram_01l2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_01l2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_01l2:auto_generated.data_a[0]
data_a[1] => altsyncram_01l2:auto_generated.data_a[1]
data_a[2] => altsyncram_01l2:auto_generated.data_a[2]
data_a[3] => altsyncram_01l2:auto_generated.data_a[3]
data_a[4] => altsyncram_01l2:auto_generated.data_a[4]
data_a[5] => altsyncram_01l2:auto_generated.data_a[5]
data_a[6] => altsyncram_01l2:auto_generated.data_a[6]
data_a[7] => altsyncram_01l2:auto_generated.data_a[7]
data_a[8] => altsyncram_01l2:auto_generated.data_a[8]
data_a[9] => altsyncram_01l2:auto_generated.data_a[9]
data_a[10] => altsyncram_01l2:auto_generated.data_a[10]
data_a[11] => altsyncram_01l2:auto_generated.data_a[11]
data_a[12] => altsyncram_01l2:auto_generated.data_a[12]
data_a[13] => altsyncram_01l2:auto_generated.data_a[13]
data_a[14] => altsyncram_01l2:auto_generated.data_a[14]
data_a[15] => altsyncram_01l2:auto_generated.data_a[15]
data_b[0] => altsyncram_01l2:auto_generated.data_b[0]
data_b[1] => altsyncram_01l2:auto_generated.data_b[1]
data_b[2] => altsyncram_01l2:auto_generated.data_b[2]
data_b[3] => altsyncram_01l2:auto_generated.data_b[3]
data_b[4] => altsyncram_01l2:auto_generated.data_b[4]
data_b[5] => altsyncram_01l2:auto_generated.data_b[5]
data_b[6] => altsyncram_01l2:auto_generated.data_b[6]
data_b[7] => altsyncram_01l2:auto_generated.data_b[7]
data_b[8] => altsyncram_01l2:auto_generated.data_b[8]
data_b[9] => altsyncram_01l2:auto_generated.data_b[9]
data_b[10] => altsyncram_01l2:auto_generated.data_b[10]
data_b[11] => altsyncram_01l2:auto_generated.data_b[11]
data_b[12] => altsyncram_01l2:auto_generated.data_b[12]
data_b[13] => altsyncram_01l2:auto_generated.data_b[13]
data_b[14] => altsyncram_01l2:auto_generated.data_b[14]
data_b[15] => altsyncram_01l2:auto_generated.data_b[15]
address_a[0] => altsyncram_01l2:auto_generated.address_a[0]
address_a[1] => altsyncram_01l2:auto_generated.address_a[1]
address_a[2] => altsyncram_01l2:auto_generated.address_a[2]
address_a[3] => altsyncram_01l2:auto_generated.address_a[3]
address_a[4] => altsyncram_01l2:auto_generated.address_a[4]
address_a[5] => altsyncram_01l2:auto_generated.address_a[5]
address_a[6] => altsyncram_01l2:auto_generated.address_a[6]
address_a[7] => altsyncram_01l2:auto_generated.address_a[7]
address_a[8] => altsyncram_01l2:auto_generated.address_a[8]
address_a[9] => altsyncram_01l2:auto_generated.address_a[9]
address_a[10] => altsyncram_01l2:auto_generated.address_a[10]
address_a[11] => altsyncram_01l2:auto_generated.address_a[11]
address_a[12] => altsyncram_01l2:auto_generated.address_a[12]
address_b[0] => altsyncram_01l2:auto_generated.address_b[0]
address_b[1] => altsyncram_01l2:auto_generated.address_b[1]
address_b[2] => altsyncram_01l2:auto_generated.address_b[2]
address_b[3] => altsyncram_01l2:auto_generated.address_b[3]
address_b[4] => altsyncram_01l2:auto_generated.address_b[4]
address_b[5] => altsyncram_01l2:auto_generated.address_b[5]
address_b[6] => altsyncram_01l2:auto_generated.address_b[6]
address_b[7] => altsyncram_01l2:auto_generated.address_b[7]
address_b[8] => altsyncram_01l2:auto_generated.address_b[8]
address_b[9] => altsyncram_01l2:auto_generated.address_b[9]
address_b[10] => altsyncram_01l2:auto_generated.address_b[10]
address_b[11] => altsyncram_01l2:auto_generated.address_b[11]
address_b[12] => altsyncram_01l2:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_01l2:auto_generated.clock0
clock1 => altsyncram_01l2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_01l2:auto_generated.q_a[0]
q_a[1] <= altsyncram_01l2:auto_generated.q_a[1]
q_a[2] <= altsyncram_01l2:auto_generated.q_a[2]
q_a[3] <= altsyncram_01l2:auto_generated.q_a[3]
q_a[4] <= altsyncram_01l2:auto_generated.q_a[4]
q_a[5] <= altsyncram_01l2:auto_generated.q_a[5]
q_a[6] <= altsyncram_01l2:auto_generated.q_a[6]
q_a[7] <= altsyncram_01l2:auto_generated.q_a[7]
q_a[8] <= altsyncram_01l2:auto_generated.q_a[8]
q_a[9] <= altsyncram_01l2:auto_generated.q_a[9]
q_a[10] <= altsyncram_01l2:auto_generated.q_a[10]
q_a[11] <= altsyncram_01l2:auto_generated.q_a[11]
q_a[12] <= altsyncram_01l2:auto_generated.q_a[12]
q_a[13] <= altsyncram_01l2:auto_generated.q_a[13]
q_a[14] <= altsyncram_01l2:auto_generated.q_a[14]
q_a[15] <= altsyncram_01l2:auto_generated.q_a[15]
q_b[0] <= altsyncram_01l2:auto_generated.q_b[0]
q_b[1] <= altsyncram_01l2:auto_generated.q_b[1]
q_b[2] <= altsyncram_01l2:auto_generated.q_b[2]
q_b[3] <= altsyncram_01l2:auto_generated.q_b[3]
q_b[4] <= altsyncram_01l2:auto_generated.q_b[4]
q_b[5] <= altsyncram_01l2:auto_generated.q_b[5]
q_b[6] <= altsyncram_01l2:auto_generated.q_b[6]
q_b[7] <= altsyncram_01l2:auto_generated.q_b[7]
q_b[8] <= altsyncram_01l2:auto_generated.q_b[8]
q_b[9] <= altsyncram_01l2:auto_generated.q_b[9]
q_b[10] <= altsyncram_01l2:auto_generated.q_b[10]
q_b[11] <= altsyncram_01l2:auto_generated.q_b[11]
q_b[12] <= altsyncram_01l2:auto_generated.q_b[12]
q_b[13] <= altsyncram_01l2:auto_generated.q_b[13]
q_b[14] <= altsyncram_01l2:auto_generated.q_b[14]
q_b[15] <= altsyncram_01l2:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|computer|VGA_memoryMap:display|MemoryMapped:textPage|altsyncram:altsyncram_component|altsyncram_01l2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE


|computer|VGA_memoryMap:display|addrConversion:linearMapping
X[0] => addr[0].DATAIN
X[1] => addr[1].DATAIN
X[2] => addr[2].DATAIN
X[3] => addr[3].DATAIN
X[4] => Add1.IN18
X[5] => Add1.IN17
X[6] => Add1.IN16
Y[0] => Add0.IN14
Y[0] => Add1.IN20
Y[1] => Add0.IN13
Y[1] => Add1.IN19
Y[2] => Add0.IN11
Y[2] => Add0.IN12
Y[3] => Add0.IN9
Y[3] => Add0.IN10
Y[4] => Add0.IN7
Y[4] => Add0.IN8
Y[5] => Add0.IN5
Y[5] => Add0.IN6
Y[6] => Add0.IN3
Y[6] => Add0.IN4
addr[0] <= X[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= X[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= X[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= X[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|VGA:display
C_R[0] => C_R[0].IN1
C_R[1] => C_R[1].IN1
C_R[2] => C_R[2].IN1
C_R[3] => C_R[3].IN1
C_R[4] => C_R[4].IN1
C_R[5] => C_R[5].IN1
C_R[6] => C_R[6].IN1
C_R[7] => C_R[7].IN1
C_G[0] => C_G[0].IN1
C_G[1] => C_G[1].IN1
C_G[2] => C_G[2].IN1
C_G[3] => C_G[3].IN1
C_G[4] => C_G[4].IN1
C_G[5] => C_G[5].IN1
C_G[6] => C_G[6].IN1
C_G[7] => C_G[7].IN1
C_B[0] => C_B[0].IN1
C_B[1] => C_B[1].IN1
C_B[2] => C_B[2].IN1
C_B[3] => C_B[3].IN1
C_B[4] => C_B[4].IN1
C_B[5] => C_B[5].IN1
C_B[6] => C_B[6].IN1
C_B[7] => C_B[7].IN1
CLOCK_50 => CLOCK_50.IN1
VGA_R[0] <= muxN:rsw.port3
VGA_R[1] <= muxN:rsw.port3
VGA_R[2] <= muxN:rsw.port3
VGA_R[3] <= muxN:rsw.port3
VGA_R[4] <= muxN:rsw.port3
VGA_R[5] <= muxN:rsw.port3
VGA_R[6] <= muxN:rsw.port3
VGA_R[7] <= muxN:rsw.port3
VGA_G[0] <= muxN:gsw.port3
VGA_G[1] <= muxN:gsw.port3
VGA_G[2] <= muxN:gsw.port3
VGA_G[3] <= muxN:gsw.port3
VGA_G[4] <= muxN:gsw.port3
VGA_G[5] <= muxN:gsw.port3
VGA_G[6] <= muxN:gsw.port3
VGA_G[7] <= muxN:gsw.port3
VGA_B[0] <= muxN:bsw.port3
VGA_B[1] <= muxN:bsw.port3
VGA_B[2] <= muxN:bsw.port3
VGA_B[3] <= muxN:bsw.port3
VGA_B[4] <= muxN:bsw.port3
VGA_B[5] <= muxN:bsw.port3
VGA_B[6] <= muxN:bsw.port3
VGA_B[7] <= muxN:bsw.port3
VGA_CLK <= CLOCK_25.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= <VCC>
VGA_HS <= pipeProgress:hsDelay.q
VGA_VS <= pipeProgress:vsDelay.q
VGA_SYNC <= <VCC>
X[0] <= X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DISP <= DISP.DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|VGA:display|counter:freqDivider
CLK => z[0]~reg0.CLK
CLK_N => z[0]~reg0.ENA
RES => z[0]~reg0.ACLR
z[0] <= z[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cout <= <GND>


|computer|VGA_memoryMap:display|VGA:display|muxN:rsw
a[0] => z.IN0
a[1] => z.IN0
a[2] => z.IN0
a[3] => z.IN0
a[4] => z.IN0
a[5] => z.IN0
a[6] => z.IN0
a[7] => z.IN0
a[8] => z.IN0
a[9] => z.IN0
b[0] => z.IN0
b[1] => z.IN0
b[2] => z.IN0
b[3] => z.IN0
b[4] => z.IN0
b[5] => z.IN0
b[6] => z.IN0
b[7] => z.IN0
b[8] => z.IN0
b[9] => z.IN0
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|VGA:display|muxN:gsw
a[0] => z.IN0
a[1] => z.IN0
a[2] => z.IN0
a[3] => z.IN0
a[4] => z.IN0
a[5] => z.IN0
a[6] => z.IN0
a[7] => z.IN0
a[8] => z.IN0
a[9] => z.IN0
b[0] => z.IN0
b[1] => z.IN0
b[2] => z.IN0
b[3] => z.IN0
b[4] => z.IN0
b[5] => z.IN0
b[6] => z.IN0
b[7] => z.IN0
b[8] => z.IN0
b[9] => z.IN0
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|VGA:display|muxN:bsw
a[0] => z.IN0
a[1] => z.IN0
a[2] => z.IN0
a[3] => z.IN0
a[4] => z.IN0
a[5] => z.IN0
a[6] => z.IN0
a[7] => z.IN0
a[8] => z.IN0
a[9] => z.IN0
b[0] => z.IN0
b[1] => z.IN0
b[2] => z.IN0
b[3] => z.IN0
b[4] => z.IN0
b[5] => z.IN0
b[6] => z.IN0
b[7] => z.IN0
b[8] => z.IN0
b[9] => z.IN0
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
s => z.IN1
z[0] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[1] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[2] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[3] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[4] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[5] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[6] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[7] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[8] <= z.DB_MAX_OUTPUT_PORT_TYPE
z[9] <= z.DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|VGA:display|pipeProgress:vsDelay
d[0] => pipe[0][0].DATAIN
clk => pipe[2][0].CLK
clk => pipe[1][0].CLK
clk => pipe[0][0].CLK
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
q[0] <= pipe[2][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|VGA:display|pipeProgress:hsDelay
d[0] => pipe[0][0].DATAIN
clk => pipe[2][0].CLK
clk => pipe[1][0].CLK
clk => pipe[0][0].CLK
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
q[0] <= pipe[2][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|VGA:display|pipeProgress:dispDelay
d[0] => pipe[0][0].DATAIN
clk => pipe[2][0].CLK
clk => pipe[1][0].CLK
clk => pipe[0][0].CLK
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
q[0] <= pipe[2][0].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pipeProgress:xDelay
d[0] => pipe[0][0].DATAIN
d[1] => pipe[0][1].DATAIN
d[2] => pipe[0][2].DATAIN
d[3] => pipe[0][3].DATAIN
d[4] => pipe[0][4].DATAIN
d[5] => pipe[0][5].DATAIN
d[6] => pipe[0][6].DATAIN
d[7] => pipe[0][7].DATAIN
d[8] => pipe[0][8].DATAIN
d[9] => pipe[0][9].DATAIN
clk => pipe[1][0].CLK
clk => pipe[1][1].CLK
clk => pipe[1][2].CLK
clk => pipe[1][3].CLK
clk => pipe[1][4].CLK
clk => pipe[1][5].CLK
clk => pipe[1][6].CLK
clk => pipe[1][7].CLK
clk => pipe[1][8].CLK
clk => pipe[1][9].CLK
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
q[0] <= pipe[1][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipe[1][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipe[1][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipe[1][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipe[1][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= pipe[1][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= pipe[1][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= pipe[1][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= pipe[1][8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= pipe[1][9].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pipeProgress:yDelay
d[0] => pipe[0][0].DATAIN
d[1] => pipe[0][1].DATAIN
d[2] => pipe[0][2].DATAIN
d[3] => pipe[0][3].DATAIN
d[4] => pipe[0][4].DATAIN
d[5] => pipe[0][5].DATAIN
d[6] => pipe[0][6].DATAIN
d[7] => pipe[0][7].DATAIN
d[8] => pipe[0][8].DATAIN
d[9] => pipe[0][9].DATAIN
clk => pipe[1][0].CLK
clk => pipe[1][1].CLK
clk => pipe[1][2].CLK
clk => pipe[1][3].CLK
clk => pipe[1][4].CLK
clk => pipe[1][5].CLK
clk => pipe[1][6].CLK
clk => pipe[1][7].CLK
clk => pipe[1][8].CLK
clk => pipe[1][9].CLK
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
clk => pipe[0][8].CLK
clk => pipe[0][9].CLK
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
reset => pipe.OUTPUTSELECT
q[0] <= pipe[1][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipe[1][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipe[1][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipe[1][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipe[1][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= pipe[1][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= pipe[1][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= pipe[1][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= pipe[1][8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= pipe[1][9].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pipeProgress:crDelay
d[0] => pipe[0][0].DATAIN
d[1] => pipe[0][1].DATAIN
d[2] => pipe[0][2].DATAIN
d[3] => pipe[0][3].DATAIN
d[4] => pipe[0][4].DATAIN
d[5] => pipe[0][5].DATAIN
d[6] => pipe[0][6].DATAIN
d[7] => pipe[0][7].DATAIN
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
reset => ~NO_FANOUT~
q[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pipeProgress:cgDelay
d[0] => pipe[0][0].DATAIN
d[1] => pipe[0][1].DATAIN
d[2] => pipe[0][2].DATAIN
d[3] => pipe[0][3].DATAIN
d[4] => pipe[0][4].DATAIN
d[5] => pipe[0][5].DATAIN
d[6] => pipe[0][6].DATAIN
d[7] => pipe[0][7].DATAIN
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
reset => ~NO_FANOUT~
q[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pipeProgress:cbDelay
d[0] => pipe[0][0].DATAIN
d[1] => pipe[0][1].DATAIN
d[2] => pipe[0][2].DATAIN
d[3] => pipe[0][3].DATAIN
d[4] => pipe[0][4].DATAIN
d[5] => pipe[0][5].DATAIN
d[6] => pipe[0][6].DATAIN
d[7] => pipe[0][7].DATAIN
clk => pipe[0][0].CLK
clk => pipe[0][1].CLK
clk => pipe[0][2].CLK
clk => pipe[0][3].CLK
clk => pipe[0][4].CLK
clk => pipe[0][5].CLK
clk => pipe[0][6].CLK
clk => pipe[0][7].CLK
reset => ~NO_FANOUT~
q[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pixelDecode:comb_123
C_R[0] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_R[1] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_R[2] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_R[3] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_R[4] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_R[5] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_R[6] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_R[7] <= C_R.DB_MAX_OUTPUT_PORT_TYPE
C_G[0] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_G[1] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_G[2] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_G[3] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_G[4] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_G[5] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_G[6] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_G[7] <= C_G.DB_MAX_OUTPUT_PORT_TYPE
C_B[0] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
C_B[1] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
C_B[2] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
C_B[3] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
C_B[4] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
C_B[5] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
C_B[6] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
C_B[7] <= C_B.DB_MAX_OUTPUT_PORT_TYPE
X[0] => Mux0.IN2
X[0] => Mux1.IN2
X[0] => Mux2.IN2
X[0] => Mux3.IN2
X[0] => Mux4.IN2
X[0] => Mux5.IN2
X[0] => Mux6.IN2
X[0] => Mux7.IN2
X[1] => Mux0.IN1
X[1] => Mux1.IN1
X[1] => Mux2.IN1
X[1] => Mux3.IN1
X[1] => Mux4.IN1
X[1] => Mux5.IN1
X[1] => Mux6.IN1
X[1] => Mux7.IN1
X[2] => Mux0.IN0
X[2] => Mux1.IN0
X[2] => Mux2.IN0
X[2] => Mux3.IN0
X[2] => Mux4.IN0
X[2] => Mux5.IN0
X[2] => Mux6.IN0
X[2] => Mux7.IN0
X[3] => ~NO_FANOUT~
X[4] => ~NO_FANOUT~
X[5] => ~NO_FANOUT~
X[6] => ~NO_FANOUT~
X[7] => ~NO_FANOUT~
X[8] => ~NO_FANOUT~
X[9] => ~NO_FANOUT~
Y[0] => Mux8.IN10
Y[1] => Mux8.IN9
Y[2] => Mux8.IN8
Y[3] => ~NO_FANOUT~
Y[4] => ~NO_FANOUT~
Y[5] => ~NO_FANOUT~
Y[6] => ~NO_FANOUT~
Y[7] => ~NO_FANOUT~
Y[8] => ~NO_FANOUT~
Y[9] => ~NO_FANOUT~
colour_select[0] => colour_select[0].IN1
colour_select[1] => colour_select[1].IN1
colour_select[2] => colour_select[2].IN1
colour_select[3] => colour_select[3].IN1
colour_select[4] => colour_select[4].IN1
colour_select[5] => colour_select[5].IN1
colour_select[6] => colour_select[6].IN1
colour_select[7] => colour_select[7].IN1
char_select[0] => char_select[0].IN1
char_select[1] => char_select[1].IN1
char_select[2] => char_select[2].IN1
char_select[3] => char_select[3].IN1
char_select[4] => char_select[4].IN1
char_select[5] => char_select[5].IN1
char_select[6] => char_select[6].IN1
char_select[7] => char_select[7].IN1


|computer|VGA_memoryMap:display|pixelDecode:comb_123|textDecode:asciiTable
charCode[0] => Decoder0.IN7
charCode[1] => Decoder0.IN6
charCode[2] => Decoder0.IN5
charCode[3] => Decoder0.IN4
charCode[4] => Decoder0.IN3
charCode[5] => Decoder0.IN2
charCode[6] => Decoder0.IN1
charCode[7] => Decoder0.IN0
pixelsExternal[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[1] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[3] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[5] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[7] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[8] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[9] <= WideOr48.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[10] <= WideOr47.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[11] <= WideOr46.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[12] <= WideOr45.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[13] <= WideOr44.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[14] <= WideOr43.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[15] <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[16] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[17] <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[18] <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[19] <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[20] <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[21] <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[22] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[23] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[24] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[25] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[26] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[27] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[28] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[29] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[30] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[31] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[32] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[33] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[34] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[35] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[36] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[37] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[38] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[39] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[40] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[41] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[42] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[43] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[44] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[45] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[46] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[47] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[48] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[49] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[50] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[51] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[52] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[53] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[54] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[55] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[56] <= pixels.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[57] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[58] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[59] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[60] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[61] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[62] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
pixelsExternal[63] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pixelDecode:comb_123|colourDecode:vgaColour
char[0] => Decoder0.IN3
char[0] => FG_BLUE[7].DATAIN
char[0] => FG_BLUE[5].DATAIN
char[0] => FG_BLUE[3].DATAIN
char[0] => FG_BLUE[1].DATAIN
char[1] => Decoder0.IN2
char[2] => Decoder0.IN1
char[2] => FG_RED[7].DATAIN
char[2] => FG_RED[5].DATAIN
char[2] => FG_RED[3].DATAIN
char[2] => FG_RED[1].DATAIN
char[3] => Decoder0.IN0
char[3] => FG_RED[6].DATAIN
char[3] => FG_RED[4].DATAIN
char[3] => FG_RED[2].DATAIN
char[3] => FG_RED[0].DATAIN
char[4] => Decoder1.IN3
char[4] => BG_BLUE[7].DATAIN
char[4] => BG_BLUE[5].DATAIN
char[4] => BG_BLUE[3].DATAIN
char[4] => BG_BLUE[1].DATAIN
char[5] => Decoder1.IN2
char[6] => Decoder1.IN1
char[6] => BG_RED[7].DATAIN
char[6] => BG_RED[5].DATAIN
char[6] => BG_RED[3].DATAIN
char[6] => BG_RED[1].DATAIN
char[7] => Decoder1.IN0
char[7] => BG_RED[6].DATAIN
char[7] => BG_RED[4].DATAIN
char[7] => BG_RED[2].DATAIN
char[7] => BG_RED[0].DATAIN
FG_RED[0] <= char[3].DB_MAX_OUTPUT_PORT_TYPE
FG_RED[1] <= char[2].DB_MAX_OUTPUT_PORT_TYPE
FG_RED[2] <= char[3].DB_MAX_OUTPUT_PORT_TYPE
FG_RED[3] <= char[2].DB_MAX_OUTPUT_PORT_TYPE
FG_RED[4] <= char[3].DB_MAX_OUTPUT_PORT_TYPE
FG_RED[5] <= char[2].DB_MAX_OUTPUT_PORT_TYPE
FG_RED[6] <= char[3].DB_MAX_OUTPUT_PORT_TYPE
FG_RED[7] <= char[2].DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[4] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
FG_GREEN[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[1] <= char[0].DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[3] <= char[0].DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[5] <= char[0].DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[6] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
FG_BLUE[7] <= char[0].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[0] <= char[7].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[1] <= char[6].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[2] <= char[7].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[3] <= char[6].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[4] <= char[7].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[5] <= char[6].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[6] <= char[7].DB_MAX_OUTPUT_PORT_TYPE
BG_RED[7] <= char[6].DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[5] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[6] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
BG_GREEN[7] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[0] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[1] <= char[4].DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[3] <= char[4].DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[4] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[5] <= char[4].DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[6] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
BG_BLUE[7] <= char[4].DB_MAX_OUTPUT_PORT_TYPE


|computer|VGA_memoryMap:display|pixelMap:comb_124
clk_a => red.we_a.CLK
clk_a => red.waddr_a[15].CLK
clk_a => red.waddr_a[14].CLK
clk_a => red.waddr_a[13].CLK
clk_a => red.waddr_a[12].CLK
clk_a => red.waddr_a[11].CLK
clk_a => red.waddr_a[10].CLK
clk_a => red.waddr_a[9].CLK
clk_a => red.waddr_a[8].CLK
clk_a => red.waddr_a[7].CLK
clk_a => red.waddr_a[6].CLK
clk_a => red.waddr_a[5].CLK
clk_a => red.waddr_a[4].CLK
clk_a => red.waddr_a[3].CLK
clk_a => red.waddr_a[2].CLK
clk_a => red.waddr_a[1].CLK
clk_a => red.waddr_a[0].CLK
clk_a => red.data_a[3].CLK
clk_a => red.data_a[2].CLK
clk_a => red.data_a[1].CLK
clk_a => red.data_a[0].CLK
clk_a => green.we_a.CLK
clk_a => green.waddr_a[15].CLK
clk_a => green.waddr_a[14].CLK
clk_a => green.waddr_a[13].CLK
clk_a => green.waddr_a[12].CLK
clk_a => green.waddr_a[11].CLK
clk_a => green.waddr_a[10].CLK
clk_a => green.waddr_a[9].CLK
clk_a => green.waddr_a[8].CLK
clk_a => green.waddr_a[7].CLK
clk_a => green.waddr_a[6].CLK
clk_a => green.waddr_a[5].CLK
clk_a => green.waddr_a[4].CLK
clk_a => green.waddr_a[3].CLK
clk_a => green.waddr_a[2].CLK
clk_a => green.waddr_a[1].CLK
clk_a => green.waddr_a[0].CLK
clk_a => green.data_a[3].CLK
clk_a => green.data_a[2].CLK
clk_a => green.data_a[1].CLK
clk_a => green.data_a[0].CLK
clk_a => blue.we_a.CLK
clk_a => blue.waddr_a[15].CLK
clk_a => blue.waddr_a[14].CLK
clk_a => blue.waddr_a[13].CLK
clk_a => blue.waddr_a[12].CLK
clk_a => blue.waddr_a[11].CLK
clk_a => blue.waddr_a[10].CLK
clk_a => blue.waddr_a[9].CLK
clk_a => blue.waddr_a[8].CLK
clk_a => blue.waddr_a[7].CLK
clk_a => blue.waddr_a[6].CLK
clk_a => blue.waddr_a[5].CLK
clk_a => blue.waddr_a[4].CLK
clk_a => blue.waddr_a[3].CLK
clk_a => blue.waddr_a[2].CLK
clk_a => blue.waddr_a[1].CLK
clk_a => blue.waddr_a[0].CLK
clk_a => blue.data_a[3].CLK
clk_a => blue.data_a[2].CLK
clk_a => blue.data_a[1].CLK
clk_a => blue.data_a[0].CLK
clk_a => busSide[0].CLK
clk_a => busSide[1].CLK
clk_a => busSide[2].CLK
clk_a => busSide[3].CLK
clk_a => busSide[4].CLK
clk_a => busSide[5].CLK
clk_a => busSide[6].CLK
clk_a => busSide[7].CLK
clk_a => busSide[8].CLK
clk_a => busSide[9].CLK
clk_a => busSide[10].CLK
clk_a => busSide[11].CLK
clk_a => busSide[12].CLK
clk_a => busSide[13].CLK
clk_a => busSide[14].CLK
clk_a => busSide[15].CLK
clk_a => red.CLK0
clk_a => green.CLK0
clk_a => blue.CLK0
clk_b => B[0]~reg0.CLK
clk_b => B[1]~reg0.CLK
clk_b => B[2]~reg0.CLK
clk_b => B[3]~reg0.CLK
clk_b => G[0]~reg0.CLK
clk_b => G[1]~reg0.CLK
clk_b => G[2]~reg0.CLK
clk_b => G[3]~reg0.CLK
clk_b => R[0]~reg0.CLK
clk_b => R[1]~reg0.CLK
clk_b => R[2]~reg0.CLK
clk_b => R[3]~reg0.CLK
clk_b => pixelAddress[0].CLK
clk_b => pixelAddress[1].CLK
clk_b => pixelAddress[2].CLK
clk_b => pixelAddress[3].CLK
clk_b => pixelAddress[4].CLK
clk_b => pixelAddress[5].CLK
clk_b => pixelAddress[6].CLK
clk_b => pixelAddress[7].CLK
clk_b => pixelAddress[8].CLK
clk_b => pixelAddress[9].CLK
clk_b => pixelAddress[10].CLK
clk_b => pixelAddress[11].CLK
clk_b => pixelAddress[12].CLK
clk_b => pixelAddress[13].CLK
clk_b => pixelAddress[14].CLK
clk_b => pixelAddress[15].CLK
X[0] => LessThan0.IN20
X[0] => pixelAddress[0].DATAIN
X[1] => LessThan0.IN19
X[1] => pixelAddress[1].DATAIN
X[2] => LessThan0.IN18
X[2] => pixelAddress[2].DATAIN
X[3] => LessThan0.IN17
X[3] => pixelAddress[3].DATAIN
X[4] => LessThan0.IN16
X[4] => pixelAddress[4].DATAIN
X[5] => LessThan0.IN15
X[5] => pixelAddress[5].DATAIN
X[6] => LessThan0.IN14
X[6] => pixelAddress[6].DATAIN
X[7] => LessThan0.IN13
X[7] => pixelAddress[7].DATAIN
X[8] => Add0.IN10
X[8] => LessThan0.IN12
X[9] => Add0.IN9
X[9] => LessThan0.IN11
Y[0] => Add0.IN20
Y[0] => LessThan1.IN20
Y[1] => Add0.IN19
Y[1] => LessThan1.IN19
Y[2] => Add0.IN18
Y[2] => LessThan1.IN18
Y[3] => Add0.IN17
Y[3] => LessThan1.IN17
Y[4] => Add0.IN16
Y[4] => LessThan1.IN16
Y[5] => Add0.IN15
Y[5] => LessThan1.IN15
Y[6] => Add0.IN14
Y[6] => LessThan1.IN14
Y[7] => Add0.IN13
Y[7] => LessThan1.IN13
Y[8] => Add0.IN12
Y[8] => LessThan1.IN12
Y[9] => Add0.IN11
Y[9] => LessThan1.IN11
R[0] <= R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[0] <> triState:read.bus
data[1] <> triState:read.bus
data[2] <> triState:read.bus
data[3] <> triState:read.bus
data[4] <> triState:read.bus
data[5] <> triState:read.bus
data[6] <> triState:read.bus
data[7] <> triState:read.bus
data[8] <> triState:read.bus
data[9] <> triState:read.bus
data[10] <> triState:read.bus
data[11] <> triState:read.bus
data[12] <> triState:read.bus
data[13] <> triState:read.bus
data[14] <> triState:read.bus
data[15] <> triState:read.bus
address[0] => red.waddr_a[0].DATAIN
address[0] => green.waddr_a[0].DATAIN
address[0] => blue.waddr_a[0].DATAIN
address[0] => LessThan2.IN64
address[0] => LessThan3.IN64
address[0] => red.WADDR
address[0] => red.PORTBRADDR
address[0] => green.WADDR
address[0] => green.PORTBRADDR
address[0] => blue.WADDR
address[0] => blue.PORTBRADDR
address[1] => red.waddr_a[1].DATAIN
address[1] => green.waddr_a[1].DATAIN
address[1] => blue.waddr_a[1].DATAIN
address[1] => LessThan2.IN63
address[1] => LessThan3.IN63
address[1] => red.WADDR1
address[1] => red.PORTBRADDR1
address[1] => green.WADDR1
address[1] => green.PORTBRADDR1
address[1] => blue.WADDR1
address[1] => blue.PORTBRADDR1
address[2] => red.waddr_a[2].DATAIN
address[2] => green.waddr_a[2].DATAIN
address[2] => blue.waddr_a[2].DATAIN
address[2] => LessThan2.IN62
address[2] => LessThan3.IN62
address[2] => red.WADDR2
address[2] => red.PORTBRADDR2
address[2] => green.WADDR2
address[2] => green.PORTBRADDR2
address[2] => blue.WADDR2
address[2] => blue.PORTBRADDR2
address[3] => red.waddr_a[3].DATAIN
address[3] => green.waddr_a[3].DATAIN
address[3] => blue.waddr_a[3].DATAIN
address[3] => LessThan2.IN61
address[3] => LessThan3.IN61
address[3] => red.WADDR3
address[3] => red.PORTBRADDR3
address[3] => green.WADDR3
address[3] => green.PORTBRADDR3
address[3] => blue.WADDR3
address[3] => blue.PORTBRADDR3
address[4] => red.waddr_a[4].DATAIN
address[4] => green.waddr_a[4].DATAIN
address[4] => blue.waddr_a[4].DATAIN
address[4] => LessThan2.IN60
address[4] => LessThan3.IN60
address[4] => red.WADDR4
address[4] => red.PORTBRADDR4
address[4] => green.WADDR4
address[4] => green.PORTBRADDR4
address[4] => blue.WADDR4
address[4] => blue.PORTBRADDR4
address[5] => red.waddr_a[5].DATAIN
address[5] => green.waddr_a[5].DATAIN
address[5] => blue.waddr_a[5].DATAIN
address[5] => LessThan2.IN59
address[5] => LessThan3.IN59
address[5] => red.WADDR5
address[5] => red.PORTBRADDR5
address[5] => green.WADDR5
address[5] => green.PORTBRADDR5
address[5] => blue.WADDR5
address[5] => blue.PORTBRADDR5
address[6] => red.waddr_a[6].DATAIN
address[6] => green.waddr_a[6].DATAIN
address[6] => blue.waddr_a[6].DATAIN
address[6] => LessThan2.IN58
address[6] => LessThan3.IN58
address[6] => red.WADDR6
address[6] => red.PORTBRADDR6
address[6] => green.WADDR6
address[6] => green.PORTBRADDR6
address[6] => blue.WADDR6
address[6] => blue.PORTBRADDR6
address[7] => red.waddr_a[7].DATAIN
address[7] => green.waddr_a[7].DATAIN
address[7] => blue.waddr_a[7].DATAIN
address[7] => LessThan2.IN57
address[7] => LessThan3.IN57
address[7] => red.WADDR7
address[7] => red.PORTBRADDR7
address[7] => green.WADDR7
address[7] => green.PORTBRADDR7
address[7] => blue.WADDR7
address[7] => blue.PORTBRADDR7
address[8] => red.waddr_a[8].DATAIN
address[8] => green.waddr_a[8].DATAIN
address[8] => blue.waddr_a[8].DATAIN
address[8] => LessThan2.IN56
address[8] => LessThan3.IN56
address[8] => red.WADDR8
address[8] => red.PORTBRADDR8
address[8] => green.WADDR8
address[8] => green.PORTBRADDR8
address[8] => blue.WADDR8
address[8] => blue.PORTBRADDR8
address[9] => red.waddr_a[9].DATAIN
address[9] => green.waddr_a[9].DATAIN
address[9] => blue.waddr_a[9].DATAIN
address[9] => LessThan2.IN55
address[9] => LessThan3.IN55
address[9] => red.WADDR9
address[9] => red.PORTBRADDR9
address[9] => green.WADDR9
address[9] => green.PORTBRADDR9
address[9] => blue.WADDR9
address[9] => blue.PORTBRADDR9
address[10] => red.waddr_a[10].DATAIN
address[10] => green.waddr_a[10].DATAIN
address[10] => blue.waddr_a[10].DATAIN
address[10] => LessThan2.IN54
address[10] => LessThan3.IN54
address[10] => red.WADDR10
address[10] => red.PORTBRADDR10
address[10] => green.WADDR10
address[10] => green.PORTBRADDR10
address[10] => blue.WADDR10
address[10] => blue.PORTBRADDR10
address[11] => red.waddr_a[11].DATAIN
address[11] => green.waddr_a[11].DATAIN
address[11] => blue.waddr_a[11].DATAIN
address[11] => LessThan2.IN53
address[11] => LessThan3.IN53
address[11] => red.WADDR11
address[11] => red.PORTBRADDR11
address[11] => green.WADDR11
address[11] => green.PORTBRADDR11
address[11] => blue.WADDR11
address[11] => blue.PORTBRADDR11
address[12] => red.waddr_a[12].DATAIN
address[12] => green.waddr_a[12].DATAIN
address[12] => blue.waddr_a[12].DATAIN
address[12] => LessThan2.IN52
address[12] => LessThan3.IN52
address[12] => red.WADDR12
address[12] => red.PORTBRADDR12
address[12] => green.WADDR12
address[12] => green.PORTBRADDR12
address[12] => blue.WADDR12
address[12] => blue.PORTBRADDR12
address[13] => red.waddr_a[13].DATAIN
address[13] => green.waddr_a[13].DATAIN
address[13] => blue.waddr_a[13].DATAIN
address[13] => LessThan2.IN51
address[13] => LessThan3.IN51
address[13] => red.WADDR13
address[13] => red.PORTBRADDR13
address[13] => green.WADDR13
address[13] => green.PORTBRADDR13
address[13] => blue.WADDR13
address[13] => blue.PORTBRADDR13
address[14] => red.waddr_a[14].DATAIN
address[14] => green.waddr_a[14].DATAIN
address[14] => blue.waddr_a[14].DATAIN
address[14] => LessThan2.IN50
address[14] => LessThan3.IN50
address[14] => red.WADDR14
address[14] => red.PORTBRADDR14
address[14] => green.WADDR14
address[14] => green.PORTBRADDR14
address[14] => blue.WADDR14
address[14] => blue.PORTBRADDR14
address[15] => red.waddr_a[15].DATAIN
address[15] => green.waddr_a[15].DATAIN
address[15] => blue.waddr_a[15].DATAIN
address[15] => LessThan2.IN49
address[15] => LessThan3.IN49
address[15] => red.WADDR15
address[15] => red.PORTBRADDR15
address[15] => green.WADDR15
address[15] => green.PORTBRADDR15
address[15] => blue.WADDR15
address[15] => blue.PORTBRADDR15
address[16] => LessThan2.IN48
address[16] => Add1.IN32
address[17] => LessThan2.IN47
address[17] => Add1.IN31
address[18] => LessThan2.IN46
address[18] => Add1.IN30
address[19] => LessThan2.IN45
address[19] => Add1.IN29
address[20] => LessThan2.IN44
address[20] => Add1.IN28
address[21] => LessThan2.IN43
address[21] => Add1.IN27
address[22] => LessThan2.IN42
address[22] => Add1.IN26
address[23] => LessThan2.IN41
address[23] => Add1.IN25
address[24] => LessThan2.IN40
address[24] => Add1.IN24
address[25] => LessThan2.IN39
address[25] => Add1.IN23
address[26] => LessThan2.IN38
address[26] => Add1.IN22
address[27] => LessThan2.IN37
address[27] => Add1.IN21
address[28] => LessThan2.IN36
address[28] => Add1.IN20
address[29] => LessThan2.IN35
address[29] => Add1.IN19
address[30] => LessThan2.IN34
address[30] => Add1.IN18
address[31] => LessThan2.IN33
address[31] => Add1.IN17
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
addressDataEn => busSide.OUTPUTSELECT
writeEn => green.DATAB
outputEn => comb.IN1


|computer|VGA_memoryMap:display|pixelMap:comb_124|triState:read
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|keyCodeDecoder_memoryMap:toAscii
CLOCK_50 => readDone_internal.CLK
CLOCK_50 => keycode[0].CLK
CLOCK_50 => keycode[1].CLK
CLOCK_50 => keycode[2].CLK
CLOCK_50 => keycode[3].CLK
CLOCK_50 => keycode[4].CLK
CLOCK_50 => keycode[5].CLK
CLOCK_50 => keycode[6].CLK
CLOCK_50 => keycode[7].CLK
CLOCK_50 => keycode[8].CLK
CLOCK_50 => keycode[9].CLK
CLOCK_50 => keycode[10].CLK
CLOCK_50 => keycode[11].CLK
CLOCK_50 => keycode[12].CLK
CLOCK_50 => keycode[13].CLK
CLOCK_50 => keycode[14].CLK
CLOCK_50 => keycode[15].CLK
BUS[0] <> triState:comb_105.bus
BUS[0] <> triState:comb_107.bus
BUS[1] <> triState:comb_105.bus
BUS[1] <> triState:comb_107.bus
BUS[2] <> triState:comb_105.bus
BUS[2] <> triState:comb_107.bus
BUS[3] <> triState:comb_105.bus
BUS[3] <> triState:comb_107.bus
BUS[4] <> triState:comb_105.bus
BUS[4] <> triState:comb_107.bus
BUS[5] <> triState:comb_105.bus
BUS[5] <> triState:comb_107.bus
BUS[6] <> triState:comb_105.bus
BUS[6] <> triState:comb_107.bus
BUS[7] <> triState:comb_105.bus
BUS[7] <> triState:comb_107.bus
BUS[8] <> triState:comb_105.bus
BUS[8] <> triState:comb_107.bus
BUS[9] <> triState:comb_105.bus
BUS[9] <> triState:comb_107.bus
BUS[10] <> triState:comb_105.bus
BUS[10] <> triState:comb_107.bus
BUS[11] <> triState:comb_105.bus
BUS[11] <> triState:comb_107.bus
BUS[12] <> triState:comb_105.bus
BUS[12] <> triState:comb_107.bus
BUS[13] <> triState:comb_105.bus
BUS[13] <> triState:comb_107.bus
BUS[14] <> triState:comb_105.bus
BUS[14] <> triState:comb_107.bus
BUS[15] <> triState:comb_105.bus
BUS[15] <> triState:comb_107.bus
address[0] => Equal0.IN31
address[0] => Equal1.IN5
address[1] => Equal0.IN30
address[1] => Equal1.IN31
address[2] => Equal0.IN29
address[2] => Equal1.IN30
address[3] => Equal0.IN28
address[3] => Equal1.IN29
address[4] => Equal0.IN27
address[4] => Equal1.IN28
address[5] => Equal0.IN26
address[5] => Equal1.IN27
address[6] => Equal0.IN4
address[6] => Equal1.IN4
address[7] => Equal0.IN3
address[7] => Equal1.IN3
address[8] => Equal0.IN25
address[8] => Equal1.IN26
address[9] => Equal0.IN2
address[9] => Equal1.IN2
address[10] => Equal0.IN24
address[10] => Equal1.IN25
address[11] => Equal0.IN23
address[11] => Equal1.IN24
address[12] => Equal0.IN1
address[12] => Equal1.IN1
address[13] => Equal0.IN22
address[13] => Equal1.IN23
address[14] => Equal0.IN21
address[14] => Equal1.IN22
address[15] => Equal0.IN0
address[15] => Equal1.IN0
address[16] => Equal0.IN20
address[16] => Equal1.IN21
address[17] => Equal0.IN19
address[17] => Equal1.IN20
address[18] => Equal0.IN18
address[18] => Equal1.IN19
address[19] => Equal0.IN17
address[19] => Equal1.IN18
address[20] => Equal0.IN16
address[20] => Equal1.IN17
address[21] => Equal0.IN15
address[21] => Equal1.IN16
address[22] => Equal0.IN14
address[22] => Equal1.IN15
address[23] => Equal0.IN13
address[23] => Equal1.IN14
address[24] => Equal0.IN12
address[24] => Equal1.IN13
address[25] => Equal0.IN11
address[25] => Equal1.IN12
address[26] => Equal0.IN10
address[26] => Equal1.IN11
address[27] => Equal0.IN9
address[27] => Equal1.IN10
address[28] => Equal0.IN8
address[28] => Equal1.IN9
address[29] => Equal0.IN7
address[29] => Equal1.IN8
address[30] => Equal0.IN6
address[30] => Equal1.IN7
address[31] => Equal0.IN5
address[31] => Equal1.IN6
writeEn => always0.IN1
writeEn => readDone_internal.IN1
outputEn => comb.IN1
outputEn => comb.IN1
readDone <= readDone.DB_MAX_OUTPUT_PORT_TYPE


|computer|keyCodeDecoder_memoryMap:toAscii|triState:comb_105
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|keyCodeDecoder_memoryMap:toAscii|triState:comb_107
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|keyCodeDecoder_memoryMap:toAscii|keyCodeDecoder:comb_109
data[0] => Decoder0.IN7
data[1] => Decoder0.IN6
data[2] => Decoder0.IN5
data[3] => Decoder0.IN4
data[4] => Decoder0.IN3
data[5] => Decoder0.IN2
data[6] => Decoder0.IN1
data[7] => Decoder0.IN0
ascii[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ascii[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
ascii[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ascii[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
ascii[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ascii[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ascii[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ascii[7] <= <GND>


|computer|multiply_memoryMap:mcp1
CLOCK_50 => readDone_internal.CLK
CLOCK_50 => input2[0].CLK
CLOCK_50 => input2[1].CLK
CLOCK_50 => input2[2].CLK
CLOCK_50 => input2[3].CLK
CLOCK_50 => input2[4].CLK
CLOCK_50 => input2[5].CLK
CLOCK_50 => input2[6].CLK
CLOCK_50 => input2[7].CLK
CLOCK_50 => input2[8].CLK
CLOCK_50 => input2[9].CLK
CLOCK_50 => input2[10].CLK
CLOCK_50 => input2[11].CLK
CLOCK_50 => input2[12].CLK
CLOCK_50 => input2[13].CLK
CLOCK_50 => input2[14].CLK
CLOCK_50 => input2[15].CLK
CLOCK_50 => input1[0].CLK
CLOCK_50 => input1[1].CLK
CLOCK_50 => input1[2].CLK
CLOCK_50 => input1[3].CLK
CLOCK_50 => input1[4].CLK
CLOCK_50 => input1[5].CLK
CLOCK_50 => input1[6].CLK
CLOCK_50 => input1[7].CLK
CLOCK_50 => input1[8].CLK
CLOCK_50 => input1[9].CLK
CLOCK_50 => input1[10].CLK
CLOCK_50 => input1[11].CLK
CLOCK_50 => input1[12].CLK
CLOCK_50 => input1[13].CLK
CLOCK_50 => input1[14].CLK
CLOCK_50 => input1[15].CLK
CLOCK_50 => result[0].CLK
CLOCK_50 => result[1].CLK
CLOCK_50 => result[2].CLK
CLOCK_50 => result[3].CLK
CLOCK_50 => result[4].CLK
CLOCK_50 => result[5].CLK
CLOCK_50 => result[6].CLK
CLOCK_50 => result[7].CLK
CLOCK_50 => result[8].CLK
CLOCK_50 => result[9].CLK
CLOCK_50 => result[10].CLK
CLOCK_50 => result[11].CLK
CLOCK_50 => result[12].CLK
CLOCK_50 => result[13].CLK
CLOCK_50 => result[14].CLK
CLOCK_50 => result[15].CLK
BUS[0] <> triState:comb_197.bus
BUS[0] <> triState:comb_199.bus
BUS[0] <> triState:comb_201.bus
BUS[1] <> triState:comb_197.bus
BUS[1] <> triState:comb_199.bus
BUS[1] <> triState:comb_201.bus
BUS[2] <> triState:comb_197.bus
BUS[2] <> triState:comb_199.bus
BUS[2] <> triState:comb_201.bus
BUS[3] <> triState:comb_197.bus
BUS[3] <> triState:comb_199.bus
BUS[3] <> triState:comb_201.bus
BUS[4] <> triState:comb_197.bus
BUS[4] <> triState:comb_199.bus
BUS[4] <> triState:comb_201.bus
BUS[5] <> triState:comb_197.bus
BUS[5] <> triState:comb_199.bus
BUS[5] <> triState:comb_201.bus
BUS[6] <> triState:comb_197.bus
BUS[6] <> triState:comb_199.bus
BUS[6] <> triState:comb_201.bus
BUS[7] <> triState:comb_197.bus
BUS[7] <> triState:comb_199.bus
BUS[7] <> triState:comb_201.bus
BUS[8] <> triState:comb_197.bus
BUS[8] <> triState:comb_199.bus
BUS[8] <> triState:comb_201.bus
BUS[9] <> triState:comb_197.bus
BUS[9] <> triState:comb_199.bus
BUS[9] <> triState:comb_201.bus
BUS[10] <> triState:comb_197.bus
BUS[10] <> triState:comb_199.bus
BUS[10] <> triState:comb_201.bus
BUS[11] <> triState:comb_197.bus
BUS[11] <> triState:comb_199.bus
BUS[11] <> triState:comb_201.bus
BUS[12] <> triState:comb_197.bus
BUS[12] <> triState:comb_199.bus
BUS[12] <> triState:comb_201.bus
BUS[13] <> triState:comb_197.bus
BUS[13] <> triState:comb_199.bus
BUS[13] <> triState:comb_201.bus
BUS[14] <> triState:comb_197.bus
BUS[14] <> triState:comb_199.bus
BUS[14] <> triState:comb_201.bus
BUS[15] <> triState:comb_197.bus
BUS[15] <> triState:comb_199.bus
BUS[15] <> triState:comb_201.bus
address[0] => Equal0.IN31
address[0] => Equal1.IN6
address[0] => Equal2.IN31
address[1] => Equal0.IN5
address[1] => Equal1.IN5
address[1] => Equal2.IN30
address[2] => Equal0.IN30
address[2] => Equal1.IN31
address[2] => Equal2.IN5
address[3] => Equal0.IN29
address[3] => Equal1.IN30
address[3] => Equal2.IN29
address[4] => Equal0.IN28
address[4] => Equal1.IN29
address[4] => Equal2.IN28
address[5] => Equal0.IN27
address[5] => Equal1.IN28
address[5] => Equal2.IN27
address[6] => Equal0.IN4
address[6] => Equal1.IN4
address[6] => Equal2.IN4
address[7] => Equal0.IN3
address[7] => Equal1.IN3
address[7] => Equal2.IN3
address[8] => Equal0.IN26
address[8] => Equal1.IN27
address[8] => Equal2.IN26
address[9] => Equal0.IN2
address[9] => Equal1.IN2
address[9] => Equal2.IN2
address[10] => Equal0.IN25
address[10] => Equal1.IN26
address[10] => Equal2.IN25
address[11] => Equal0.IN24
address[11] => Equal1.IN25
address[11] => Equal2.IN24
address[12] => Equal0.IN1
address[12] => Equal1.IN1
address[12] => Equal2.IN1
address[13] => Equal0.IN23
address[13] => Equal1.IN24
address[13] => Equal2.IN23
address[14] => Equal0.IN22
address[14] => Equal1.IN23
address[14] => Equal2.IN22
address[15] => Equal0.IN0
address[15] => Equal1.IN0
address[15] => Equal2.IN0
address[16] => Equal0.IN21
address[16] => Equal1.IN22
address[16] => Equal2.IN21
address[17] => Equal0.IN20
address[17] => Equal1.IN21
address[17] => Equal2.IN20
address[18] => Equal0.IN19
address[18] => Equal1.IN20
address[18] => Equal2.IN19
address[19] => Equal0.IN18
address[19] => Equal1.IN19
address[19] => Equal2.IN18
address[20] => Equal0.IN17
address[20] => Equal1.IN18
address[20] => Equal2.IN17
address[21] => Equal0.IN16
address[21] => Equal1.IN17
address[21] => Equal2.IN16
address[22] => Equal0.IN15
address[22] => Equal1.IN16
address[22] => Equal2.IN15
address[23] => Equal0.IN14
address[23] => Equal1.IN15
address[23] => Equal2.IN14
address[24] => Equal0.IN13
address[24] => Equal1.IN14
address[24] => Equal2.IN13
address[25] => Equal0.IN12
address[25] => Equal1.IN13
address[25] => Equal2.IN12
address[26] => Equal0.IN11
address[26] => Equal1.IN12
address[26] => Equal2.IN11
address[27] => Equal0.IN10
address[27] => Equal1.IN11
address[27] => Equal2.IN10
address[28] => Equal0.IN9
address[28] => Equal1.IN10
address[28] => Equal2.IN9
address[29] => Equal0.IN8
address[29] => Equal1.IN9
address[29] => Equal2.IN8
address[30] => Equal0.IN7
address[30] => Equal1.IN8
address[30] => Equal2.IN7
address[31] => Equal0.IN6
address[31] => Equal1.IN7
address[31] => Equal2.IN6
writeEn => always0.IN1
writeEn => always0.IN1
writeEn => readDone_internal.IN1
outputEn => comb.IN1
outputEn => comb.IN1
readDone <= readDone.DB_MAX_OUTPUT_PORT_TYPE


|computer|multiply_memoryMap:mcp1|triState:comb_197
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|multiply_memoryMap:mcp1|triState:comb_199
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|multiply_memoryMap:mcp1|triState:comb_201
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3
CLOCK_50 => readDone_internal.CLK
CLOCK_50 => z2[0].CLK
CLOCK_50 => z2[1].CLK
CLOCK_50 => z2[2].CLK
CLOCK_50 => z2[3].CLK
CLOCK_50 => z2[4].CLK
CLOCK_50 => z2[5].CLK
CLOCK_50 => z2[6].CLK
CLOCK_50 => z2[7].CLK
CLOCK_50 => z2[8].CLK
CLOCK_50 => z2[9].CLK
CLOCK_50 => z2[10].CLK
CLOCK_50 => z2[11].CLK
CLOCK_50 => z2[12].CLK
CLOCK_50 => z2[13].CLK
CLOCK_50 => z2[14].CLK
CLOCK_50 => z2[15].CLK
CLOCK_50 => y2[0].CLK
CLOCK_50 => y2[1].CLK
CLOCK_50 => y2[2].CLK
CLOCK_50 => y2[3].CLK
CLOCK_50 => y2[4].CLK
CLOCK_50 => y2[5].CLK
CLOCK_50 => y2[6].CLK
CLOCK_50 => y2[7].CLK
CLOCK_50 => y2[8].CLK
CLOCK_50 => y2[9].CLK
CLOCK_50 => y2[10].CLK
CLOCK_50 => y2[11].CLK
CLOCK_50 => y2[12].CLK
CLOCK_50 => y2[13].CLK
CLOCK_50 => y2[14].CLK
CLOCK_50 => y2[15].CLK
CLOCK_50 => x2[0].CLK
CLOCK_50 => x2[1].CLK
CLOCK_50 => x2[2].CLK
CLOCK_50 => x2[3].CLK
CLOCK_50 => x2[4].CLK
CLOCK_50 => x2[5].CLK
CLOCK_50 => x2[6].CLK
CLOCK_50 => x2[7].CLK
CLOCK_50 => x2[8].CLK
CLOCK_50 => x2[9].CLK
CLOCK_50 => x2[10].CLK
CLOCK_50 => x2[11].CLK
CLOCK_50 => x2[12].CLK
CLOCK_50 => x2[13].CLK
CLOCK_50 => x2[14].CLK
CLOCK_50 => x2[15].CLK
CLOCK_50 => z1[0].CLK
CLOCK_50 => z1[1].CLK
CLOCK_50 => z1[2].CLK
CLOCK_50 => z1[3].CLK
CLOCK_50 => z1[4].CLK
CLOCK_50 => z1[5].CLK
CLOCK_50 => z1[6].CLK
CLOCK_50 => z1[7].CLK
CLOCK_50 => z1[8].CLK
CLOCK_50 => z1[9].CLK
CLOCK_50 => z1[10].CLK
CLOCK_50 => z1[11].CLK
CLOCK_50 => z1[12].CLK
CLOCK_50 => z1[13].CLK
CLOCK_50 => z1[14].CLK
CLOCK_50 => z1[15].CLK
CLOCK_50 => y1[0].CLK
CLOCK_50 => y1[1].CLK
CLOCK_50 => y1[2].CLK
CLOCK_50 => y1[3].CLK
CLOCK_50 => y1[4].CLK
CLOCK_50 => y1[5].CLK
CLOCK_50 => y1[6].CLK
CLOCK_50 => y1[7].CLK
CLOCK_50 => y1[8].CLK
CLOCK_50 => y1[9].CLK
CLOCK_50 => y1[10].CLK
CLOCK_50 => y1[11].CLK
CLOCK_50 => y1[12].CLK
CLOCK_50 => y1[13].CLK
CLOCK_50 => y1[14].CLK
CLOCK_50 => y1[15].CLK
CLOCK_50 => x1[0].CLK
CLOCK_50 => x1[1].CLK
CLOCK_50 => x1[2].CLK
CLOCK_50 => x1[3].CLK
CLOCK_50 => x1[4].CLK
CLOCK_50 => x1[5].CLK
CLOCK_50 => x1[6].CLK
CLOCK_50 => x1[7].CLK
CLOCK_50 => x1[8].CLK
CLOCK_50 => x1[9].CLK
CLOCK_50 => x1[10].CLK
CLOCK_50 => x1[11].CLK
CLOCK_50 => x1[12].CLK
CLOCK_50 => x1[13].CLK
CLOCK_50 => x1[14].CLK
CLOCK_50 => x1[15].CLK
CLOCK_50 => result_dot[0].CLK
CLOCK_50 => result_dot[1].CLK
CLOCK_50 => result_dot[2].CLK
CLOCK_50 => result_dot[3].CLK
CLOCK_50 => result_dot[4].CLK
CLOCK_50 => result_dot[5].CLK
CLOCK_50 => result_dot[6].CLK
CLOCK_50 => result_dot[7].CLK
CLOCK_50 => result_dot[8].CLK
CLOCK_50 => result_dot[9].CLK
CLOCK_50 => result_dot[10].CLK
CLOCK_50 => result_dot[11].CLK
CLOCK_50 => result_dot[12].CLK
CLOCK_50 => result_dot[13].CLK
CLOCK_50 => result_dot[14].CLK
CLOCK_50 => result_dot[15].CLK
CLOCK_50 => result_crossZ[0].CLK
CLOCK_50 => result_crossZ[1].CLK
CLOCK_50 => result_crossZ[2].CLK
CLOCK_50 => result_crossZ[3].CLK
CLOCK_50 => result_crossZ[4].CLK
CLOCK_50 => result_crossZ[5].CLK
CLOCK_50 => result_crossZ[6].CLK
CLOCK_50 => result_crossZ[7].CLK
CLOCK_50 => result_crossZ[8].CLK
CLOCK_50 => result_crossZ[9].CLK
CLOCK_50 => result_crossZ[10].CLK
CLOCK_50 => result_crossZ[11].CLK
CLOCK_50 => result_crossZ[12].CLK
CLOCK_50 => result_crossZ[13].CLK
CLOCK_50 => result_crossZ[14].CLK
CLOCK_50 => result_crossZ[15].CLK
CLOCK_50 => result_crossY[0].CLK
CLOCK_50 => result_crossY[1].CLK
CLOCK_50 => result_crossY[2].CLK
CLOCK_50 => result_crossY[3].CLK
CLOCK_50 => result_crossY[4].CLK
CLOCK_50 => result_crossY[5].CLK
CLOCK_50 => result_crossY[6].CLK
CLOCK_50 => result_crossY[7].CLK
CLOCK_50 => result_crossY[8].CLK
CLOCK_50 => result_crossY[9].CLK
CLOCK_50 => result_crossY[10].CLK
CLOCK_50 => result_crossY[11].CLK
CLOCK_50 => result_crossY[12].CLK
CLOCK_50 => result_crossY[13].CLK
CLOCK_50 => result_crossY[14].CLK
CLOCK_50 => result_crossY[15].CLK
CLOCK_50 => result_crossX[0].CLK
CLOCK_50 => result_crossX[1].CLK
CLOCK_50 => result_crossX[2].CLK
CLOCK_50 => result_crossX[3].CLK
CLOCK_50 => result_crossX[4].CLK
CLOCK_50 => result_crossX[5].CLK
CLOCK_50 => result_crossX[6].CLK
CLOCK_50 => result_crossX[7].CLK
CLOCK_50 => result_crossX[8].CLK
CLOCK_50 => result_crossX[9].CLK
CLOCK_50 => result_crossX[10].CLK
CLOCK_50 => result_crossX[11].CLK
CLOCK_50 => result_crossX[12].CLK
CLOCK_50 => result_crossX[13].CLK
CLOCK_50 => result_crossX[14].CLK
CLOCK_50 => result_crossX[15].CLK
BUS[0] <> triState:comb_613.bus
BUS[0] <> triState:comb_615.bus
BUS[0] <> triState:comb_617.bus
BUS[0] <> triState:comb_619.bus
BUS[0] <> triState:comb_621.bus
BUS[0] <> triState:comb_623.bus
BUS[0] <> triState:comb_625.bus
BUS[0] <> triState:comb_627.bus
BUS[0] <> triState:comb_629.bus
BUS[0] <> triState:comb_631.bus
BUS[1] <> triState:comb_613.bus
BUS[1] <> triState:comb_615.bus
BUS[1] <> triState:comb_617.bus
BUS[1] <> triState:comb_619.bus
BUS[1] <> triState:comb_621.bus
BUS[1] <> triState:comb_623.bus
BUS[1] <> triState:comb_625.bus
BUS[1] <> triState:comb_627.bus
BUS[1] <> triState:comb_629.bus
BUS[1] <> triState:comb_631.bus
BUS[2] <> triState:comb_613.bus
BUS[2] <> triState:comb_615.bus
BUS[2] <> triState:comb_617.bus
BUS[2] <> triState:comb_619.bus
BUS[2] <> triState:comb_621.bus
BUS[2] <> triState:comb_623.bus
BUS[2] <> triState:comb_625.bus
BUS[2] <> triState:comb_627.bus
BUS[2] <> triState:comb_629.bus
BUS[2] <> triState:comb_631.bus
BUS[3] <> triState:comb_613.bus
BUS[3] <> triState:comb_615.bus
BUS[3] <> triState:comb_617.bus
BUS[3] <> triState:comb_619.bus
BUS[3] <> triState:comb_621.bus
BUS[3] <> triState:comb_623.bus
BUS[3] <> triState:comb_625.bus
BUS[3] <> triState:comb_627.bus
BUS[3] <> triState:comb_629.bus
BUS[3] <> triState:comb_631.bus
BUS[4] <> triState:comb_613.bus
BUS[4] <> triState:comb_615.bus
BUS[4] <> triState:comb_617.bus
BUS[4] <> triState:comb_619.bus
BUS[4] <> triState:comb_621.bus
BUS[4] <> triState:comb_623.bus
BUS[4] <> triState:comb_625.bus
BUS[4] <> triState:comb_627.bus
BUS[4] <> triState:comb_629.bus
BUS[4] <> triState:comb_631.bus
BUS[5] <> triState:comb_613.bus
BUS[5] <> triState:comb_615.bus
BUS[5] <> triState:comb_617.bus
BUS[5] <> triState:comb_619.bus
BUS[5] <> triState:comb_621.bus
BUS[5] <> triState:comb_623.bus
BUS[5] <> triState:comb_625.bus
BUS[5] <> triState:comb_627.bus
BUS[5] <> triState:comb_629.bus
BUS[5] <> triState:comb_631.bus
BUS[6] <> triState:comb_613.bus
BUS[6] <> triState:comb_615.bus
BUS[6] <> triState:comb_617.bus
BUS[6] <> triState:comb_619.bus
BUS[6] <> triState:comb_621.bus
BUS[6] <> triState:comb_623.bus
BUS[6] <> triState:comb_625.bus
BUS[6] <> triState:comb_627.bus
BUS[6] <> triState:comb_629.bus
BUS[6] <> triState:comb_631.bus
BUS[7] <> triState:comb_613.bus
BUS[7] <> triState:comb_615.bus
BUS[7] <> triState:comb_617.bus
BUS[7] <> triState:comb_619.bus
BUS[7] <> triState:comb_621.bus
BUS[7] <> triState:comb_623.bus
BUS[7] <> triState:comb_625.bus
BUS[7] <> triState:comb_627.bus
BUS[7] <> triState:comb_629.bus
BUS[7] <> triState:comb_631.bus
BUS[8] <> triState:comb_613.bus
BUS[8] <> triState:comb_615.bus
BUS[8] <> triState:comb_617.bus
BUS[8] <> triState:comb_619.bus
BUS[8] <> triState:comb_621.bus
BUS[8] <> triState:comb_623.bus
BUS[8] <> triState:comb_625.bus
BUS[8] <> triState:comb_627.bus
BUS[8] <> triState:comb_629.bus
BUS[8] <> triState:comb_631.bus
BUS[9] <> triState:comb_613.bus
BUS[9] <> triState:comb_615.bus
BUS[9] <> triState:comb_617.bus
BUS[9] <> triState:comb_619.bus
BUS[9] <> triState:comb_621.bus
BUS[9] <> triState:comb_623.bus
BUS[9] <> triState:comb_625.bus
BUS[9] <> triState:comb_627.bus
BUS[9] <> triState:comb_629.bus
BUS[9] <> triState:comb_631.bus
BUS[10] <> triState:comb_613.bus
BUS[10] <> triState:comb_615.bus
BUS[10] <> triState:comb_617.bus
BUS[10] <> triState:comb_619.bus
BUS[10] <> triState:comb_621.bus
BUS[10] <> triState:comb_623.bus
BUS[10] <> triState:comb_625.bus
BUS[10] <> triState:comb_627.bus
BUS[10] <> triState:comb_629.bus
BUS[10] <> triState:comb_631.bus
BUS[11] <> triState:comb_613.bus
BUS[11] <> triState:comb_615.bus
BUS[11] <> triState:comb_617.bus
BUS[11] <> triState:comb_619.bus
BUS[11] <> triState:comb_621.bus
BUS[11] <> triState:comb_623.bus
BUS[11] <> triState:comb_625.bus
BUS[11] <> triState:comb_627.bus
BUS[11] <> triState:comb_629.bus
BUS[11] <> triState:comb_631.bus
BUS[12] <> triState:comb_613.bus
BUS[12] <> triState:comb_615.bus
BUS[12] <> triState:comb_617.bus
BUS[12] <> triState:comb_619.bus
BUS[12] <> triState:comb_621.bus
BUS[12] <> triState:comb_623.bus
BUS[12] <> triState:comb_625.bus
BUS[12] <> triState:comb_627.bus
BUS[12] <> triState:comb_629.bus
BUS[12] <> triState:comb_631.bus
BUS[13] <> triState:comb_613.bus
BUS[13] <> triState:comb_615.bus
BUS[13] <> triState:comb_617.bus
BUS[13] <> triState:comb_619.bus
BUS[13] <> triState:comb_621.bus
BUS[13] <> triState:comb_623.bus
BUS[13] <> triState:comb_625.bus
BUS[13] <> triState:comb_627.bus
BUS[13] <> triState:comb_629.bus
BUS[13] <> triState:comb_631.bus
BUS[14] <> triState:comb_613.bus
BUS[14] <> triState:comb_615.bus
BUS[14] <> triState:comb_617.bus
BUS[14] <> triState:comb_619.bus
BUS[14] <> triState:comb_621.bus
BUS[14] <> triState:comb_623.bus
BUS[14] <> triState:comb_625.bus
BUS[14] <> triState:comb_627.bus
BUS[14] <> triState:comb_629.bus
BUS[14] <> triState:comb_631.bus
BUS[15] <> triState:comb_613.bus
BUS[15] <> triState:comb_615.bus
BUS[15] <> triState:comb_617.bus
BUS[15] <> triState:comb_619.bus
BUS[15] <> triState:comb_621.bus
BUS[15] <> triState:comb_623.bus
BUS[15] <> triState:comb_625.bus
BUS[15] <> triState:comb_627.bus
BUS[15] <> triState:comb_629.bus
BUS[15] <> triState:comb_631.bus
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[0] => Equal0.IN6
address[0] => Equal1.IN31
address[0] => Equal2.IN7
address[0] => Equal3.IN31
address[0] => Equal4.IN7
address[0] => Equal5.IN31
address[0] => Equal6.IN8
address[0] => Equal7.IN31
address[0] => Equal8.IN6
address[0] => Equal9.IN31
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[1] => Equal0.IN31
address[1] => Equal1.IN6
address[1] => Equal2.IN6
address[1] => Equal3.IN30
address[1] => Equal4.IN31
address[1] => Equal5.IN7
address[1] => Equal6.IN7
address[1] => Equal7.IN30
address[1] => Equal8.IN31
address[1] => Equal9.IN6
address[2] => LessThan0.IN62
address[2] => LessThan1.IN62
address[2] => Equal0.IN30
address[2] => Equal1.IN30
address[2] => Equal2.IN31
address[2] => Equal3.IN6
address[2] => Equal4.IN6
address[2] => Equal5.IN6
address[2] => Equal6.IN6
address[2] => Equal7.IN29
address[2] => Equal8.IN30
address[2] => Equal9.IN30
address[3] => LessThan0.IN61
address[3] => LessThan1.IN61
address[3] => Equal0.IN5
address[3] => Equal1.IN5
address[3] => Equal2.IN5
address[3] => Equal3.IN5
address[3] => Equal4.IN5
address[3] => Equal5.IN5
address[3] => Equal6.IN5
address[3] => Equal7.IN28
address[3] => Equal8.IN29
address[3] => Equal9.IN29
address[4] => LessThan0.IN60
address[4] => LessThan1.IN60
address[4] => Equal0.IN29
address[4] => Equal1.IN29
address[4] => Equal2.IN30
address[4] => Equal3.IN29
address[4] => Equal4.IN30
address[4] => Equal5.IN30
address[4] => Equal6.IN31
address[4] => Equal7.IN5
address[4] => Equal8.IN5
address[4] => Equal9.IN5
address[5] => LessThan0.IN59
address[5] => LessThan1.IN59
address[5] => Equal0.IN28
address[5] => Equal1.IN28
address[5] => Equal2.IN29
address[5] => Equal3.IN28
address[5] => Equal4.IN29
address[5] => Equal5.IN29
address[5] => Equal6.IN30
address[5] => Equal7.IN27
address[5] => Equal8.IN28
address[5] => Equal9.IN28
address[6] => LessThan0.IN58
address[6] => LessThan1.IN58
address[6] => Equal0.IN4
address[6] => Equal1.IN4
address[6] => Equal2.IN4
address[6] => Equal3.IN4
address[6] => Equal4.IN4
address[6] => Equal5.IN4
address[6] => Equal6.IN4
address[6] => Equal7.IN4
address[6] => Equal8.IN4
address[6] => Equal9.IN4
address[7] => LessThan0.IN57
address[7] => LessThan1.IN57
address[7] => Equal0.IN3
address[7] => Equal1.IN3
address[7] => Equal2.IN3
address[7] => Equal3.IN3
address[7] => Equal4.IN3
address[7] => Equal5.IN3
address[7] => Equal6.IN3
address[7] => Equal7.IN3
address[7] => Equal8.IN3
address[7] => Equal9.IN3
address[8] => LessThan0.IN56
address[8] => LessThan1.IN56
address[8] => Equal0.IN27
address[8] => Equal1.IN27
address[8] => Equal2.IN28
address[8] => Equal3.IN27
address[8] => Equal4.IN28
address[8] => Equal5.IN28
address[8] => Equal6.IN29
address[8] => Equal7.IN26
address[8] => Equal8.IN27
address[8] => Equal9.IN27
address[9] => LessThan0.IN55
address[9] => LessThan1.IN55
address[9] => Equal0.IN2
address[9] => Equal1.IN2
address[9] => Equal2.IN2
address[9] => Equal3.IN2
address[9] => Equal4.IN2
address[9] => Equal5.IN2
address[9] => Equal6.IN2
address[9] => Equal7.IN2
address[9] => Equal8.IN2
address[9] => Equal9.IN2
address[10] => LessThan0.IN54
address[10] => LessThan1.IN54
address[10] => Equal0.IN26
address[10] => Equal1.IN26
address[10] => Equal2.IN27
address[10] => Equal3.IN26
address[10] => Equal4.IN27
address[10] => Equal5.IN27
address[10] => Equal6.IN28
address[10] => Equal7.IN25
address[10] => Equal8.IN26
address[10] => Equal9.IN26
address[11] => LessThan0.IN53
address[11] => LessThan1.IN53
address[11] => Equal0.IN25
address[11] => Equal1.IN25
address[11] => Equal2.IN26
address[11] => Equal3.IN25
address[11] => Equal4.IN26
address[11] => Equal5.IN26
address[11] => Equal6.IN27
address[11] => Equal7.IN24
address[11] => Equal8.IN25
address[11] => Equal9.IN25
address[12] => LessThan0.IN52
address[12] => LessThan1.IN52
address[12] => Equal0.IN1
address[12] => Equal1.IN1
address[12] => Equal2.IN1
address[12] => Equal3.IN1
address[12] => Equal4.IN1
address[12] => Equal5.IN1
address[12] => Equal6.IN1
address[12] => Equal7.IN1
address[12] => Equal8.IN1
address[12] => Equal9.IN1
address[13] => LessThan0.IN51
address[13] => LessThan1.IN51
address[13] => Equal0.IN24
address[13] => Equal1.IN24
address[13] => Equal2.IN25
address[13] => Equal3.IN24
address[13] => Equal4.IN25
address[13] => Equal5.IN25
address[13] => Equal6.IN26
address[13] => Equal7.IN23
address[13] => Equal8.IN24
address[13] => Equal9.IN24
address[14] => LessThan0.IN50
address[14] => LessThan1.IN50
address[14] => Equal0.IN23
address[14] => Equal1.IN23
address[14] => Equal2.IN24
address[14] => Equal3.IN23
address[14] => Equal4.IN24
address[14] => Equal5.IN24
address[14] => Equal6.IN25
address[14] => Equal7.IN22
address[14] => Equal8.IN23
address[14] => Equal9.IN23
address[15] => LessThan0.IN49
address[15] => LessThan1.IN49
address[15] => Equal0.IN0
address[15] => Equal1.IN0
address[15] => Equal2.IN0
address[15] => Equal3.IN0
address[15] => Equal4.IN0
address[15] => Equal5.IN0
address[15] => Equal6.IN0
address[15] => Equal7.IN0
address[15] => Equal8.IN0
address[15] => Equal9.IN0
address[16] => LessThan0.IN48
address[16] => LessThan1.IN48
address[16] => Equal0.IN22
address[16] => Equal1.IN22
address[16] => Equal2.IN23
address[16] => Equal3.IN22
address[16] => Equal4.IN23
address[16] => Equal5.IN23
address[16] => Equal6.IN24
address[16] => Equal7.IN21
address[16] => Equal8.IN22
address[16] => Equal9.IN22
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[17] => Equal0.IN21
address[17] => Equal1.IN21
address[17] => Equal2.IN22
address[17] => Equal3.IN21
address[17] => Equal4.IN22
address[17] => Equal5.IN22
address[17] => Equal6.IN23
address[17] => Equal7.IN20
address[17] => Equal8.IN21
address[17] => Equal9.IN21
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[18] => Equal0.IN20
address[18] => Equal1.IN20
address[18] => Equal2.IN21
address[18] => Equal3.IN20
address[18] => Equal4.IN21
address[18] => Equal5.IN21
address[18] => Equal6.IN22
address[18] => Equal7.IN19
address[18] => Equal8.IN20
address[18] => Equal9.IN20
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[19] => Equal0.IN19
address[19] => Equal1.IN19
address[19] => Equal2.IN20
address[19] => Equal3.IN19
address[19] => Equal4.IN20
address[19] => Equal5.IN20
address[19] => Equal6.IN21
address[19] => Equal7.IN18
address[19] => Equal8.IN19
address[19] => Equal9.IN19
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[20] => Equal0.IN18
address[20] => Equal1.IN18
address[20] => Equal2.IN19
address[20] => Equal3.IN18
address[20] => Equal4.IN19
address[20] => Equal5.IN19
address[20] => Equal6.IN20
address[20] => Equal7.IN17
address[20] => Equal8.IN18
address[20] => Equal9.IN18
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[21] => Equal0.IN17
address[21] => Equal1.IN17
address[21] => Equal2.IN18
address[21] => Equal3.IN17
address[21] => Equal4.IN18
address[21] => Equal5.IN18
address[21] => Equal6.IN19
address[21] => Equal7.IN16
address[21] => Equal8.IN17
address[21] => Equal9.IN17
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[22] => Equal0.IN16
address[22] => Equal1.IN16
address[22] => Equal2.IN17
address[22] => Equal3.IN16
address[22] => Equal4.IN17
address[22] => Equal5.IN17
address[22] => Equal6.IN18
address[22] => Equal7.IN15
address[22] => Equal8.IN16
address[22] => Equal9.IN16
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[23] => Equal0.IN15
address[23] => Equal1.IN15
address[23] => Equal2.IN16
address[23] => Equal3.IN15
address[23] => Equal4.IN16
address[23] => Equal5.IN16
address[23] => Equal6.IN17
address[23] => Equal7.IN14
address[23] => Equal8.IN15
address[23] => Equal9.IN15
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[24] => Equal0.IN14
address[24] => Equal1.IN14
address[24] => Equal2.IN15
address[24] => Equal3.IN14
address[24] => Equal4.IN15
address[24] => Equal5.IN15
address[24] => Equal6.IN16
address[24] => Equal7.IN13
address[24] => Equal8.IN14
address[24] => Equal9.IN14
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[25] => Equal0.IN13
address[25] => Equal1.IN13
address[25] => Equal2.IN14
address[25] => Equal3.IN13
address[25] => Equal4.IN14
address[25] => Equal5.IN14
address[25] => Equal6.IN15
address[25] => Equal7.IN12
address[25] => Equal8.IN13
address[25] => Equal9.IN13
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[26] => Equal0.IN12
address[26] => Equal1.IN12
address[26] => Equal2.IN13
address[26] => Equal3.IN12
address[26] => Equal4.IN13
address[26] => Equal5.IN13
address[26] => Equal6.IN14
address[26] => Equal7.IN11
address[26] => Equal8.IN12
address[26] => Equal9.IN12
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[27] => Equal0.IN11
address[27] => Equal1.IN11
address[27] => Equal2.IN12
address[27] => Equal3.IN11
address[27] => Equal4.IN12
address[27] => Equal5.IN12
address[27] => Equal6.IN13
address[27] => Equal7.IN10
address[27] => Equal8.IN11
address[27] => Equal9.IN11
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[28] => Equal0.IN10
address[28] => Equal1.IN10
address[28] => Equal2.IN11
address[28] => Equal3.IN10
address[28] => Equal4.IN11
address[28] => Equal5.IN11
address[28] => Equal6.IN12
address[28] => Equal7.IN9
address[28] => Equal8.IN10
address[28] => Equal9.IN10
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[29] => Equal0.IN9
address[29] => Equal1.IN9
address[29] => Equal2.IN10
address[29] => Equal3.IN9
address[29] => Equal4.IN10
address[29] => Equal5.IN10
address[29] => Equal6.IN11
address[29] => Equal7.IN8
address[29] => Equal8.IN9
address[29] => Equal9.IN9
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[30] => Equal0.IN8
address[30] => Equal1.IN8
address[30] => Equal2.IN9
address[30] => Equal3.IN8
address[30] => Equal4.IN9
address[30] => Equal5.IN9
address[30] => Equal6.IN10
address[30] => Equal7.IN7
address[30] => Equal8.IN8
address[30] => Equal9.IN8
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
address[31] => Equal0.IN7
address[31] => Equal1.IN7
address[31] => Equal2.IN8
address[31] => Equal3.IN7
address[31] => Equal4.IN8
address[31] => Equal5.IN8
address[31] => Equal6.IN9
address[31] => Equal7.IN6
address[31] => Equal8.IN7
address[31] => Equal9.IN7
writeEn => always0.IN1
writeEn => always0.IN1
writeEn => always0.IN1
writeEn => always0.IN1
writeEn => always0.IN1
writeEn => always0.IN1
writeEn => readDone_internal.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
outputEn => comb.IN1
readDone <= readDone.DB_MAX_OUTPUT_PORT_TYPE


|computer|vector_memoryMap:mcp3|triState:comb_613
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_615
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_617
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_619
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_621
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_623
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_625
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_627
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_629
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|vector_memoryMap:mcp3|triState:comb_631
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|lfsr_memoryMap:mcp4
CLOCK_50 => readDone_internal.CLK
CLOCK_50 => d[0].CLK
CLOCK_50 => d[1].CLK
CLOCK_50 => d[2].CLK
CLOCK_50 => d[3].CLK
CLOCK_50 => d[4].CLK
CLOCK_50 => d[5].CLK
CLOCK_50 => d[6].CLK
CLOCK_50 => d[7].CLK
CLOCK_50 => d[8].CLK
CLOCK_50 => d[9].CLK
CLOCK_50 => d[10].CLK
CLOCK_50 => d[11].CLK
CLOCK_50 => d[12].CLK
CLOCK_50 => d[13].CLK
CLOCK_50 => d[14].CLK
CLOCK_50 => d[15].CLK
CLOCK_50 => d[16].CLK
CLOCK_50 => d[17].CLK
CLOCK_50 => d[18].CLK
CLOCK_50 => d[19].CLK
CLOCK_50 => d[20].CLK
CLOCK_50 => d[21].CLK
CLOCK_50 => d[22].CLK
CLOCK_50 => d[23].CLK
CLOCK_50 => d[24].CLK
CLOCK_50 => d[25].CLK
CLOCK_50 => d[26].CLK
CLOCK_50 => d[27].CLK
CLOCK_50 => d[28].CLK
CLOCK_50 => d[29].CLK
CLOCK_50 => d[30].CLK
CLOCK_50 => d[31].CLK
BUS[0] <> triState:comb_151.bus
BUS[1] <> triState:comb_151.bus
BUS[2] <> triState:comb_151.bus
BUS[3] <> triState:comb_151.bus
BUS[4] <> triState:comb_151.bus
BUS[5] <> triState:comb_151.bus
BUS[6] <> triState:comb_151.bus
BUS[7] <> triState:comb_151.bus
BUS[8] <> triState:comb_151.bus
BUS[9] <> triState:comb_151.bus
BUS[10] <> triState:comb_151.bus
BUS[11] <> triState:comb_151.bus
BUS[12] <> triState:comb_151.bus
BUS[13] <> triState:comb_151.bus
BUS[14] <> triState:comb_151.bus
BUS[15] <> triState:comb_151.bus
address[0] => Equal0.IN7
address[1] => Equal0.IN6
address[2] => Equal0.IN31
address[3] => Equal0.IN30
address[4] => Equal0.IN5
address[5] => Equal0.IN29
address[6] => Equal0.IN4
address[7] => Equal0.IN3
address[8] => Equal0.IN28
address[9] => Equal0.IN2
address[10] => Equal0.IN27
address[11] => Equal0.IN26
address[12] => Equal0.IN1
address[13] => Equal0.IN25
address[14] => Equal0.IN24
address[15] => Equal0.IN0
address[16] => Equal0.IN23
address[17] => Equal0.IN22
address[18] => Equal0.IN21
address[19] => Equal0.IN20
address[20] => Equal0.IN19
address[21] => Equal0.IN18
address[22] => Equal0.IN17
address[23] => Equal0.IN16
address[24] => Equal0.IN15
address[25] => Equal0.IN14
address[26] => Equal0.IN13
address[27] => Equal0.IN12
address[28] => Equal0.IN11
address[29] => Equal0.IN10
address[30] => Equal0.IN9
address[31] => Equal0.IN8
writeEn => always0.IN1
writeEn => readDone_internal.IN1
outputEn => comb.IN1
readDone <= readDone.DB_MAX_OUTPUT_PORT_TYPE


|computer|lfsr_memoryMap:mcp4|triState:comb_151
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|edgeDetect:step
x => pastValue[0].DATAIN
clk => pastValue[0].CLK
clk => pastValue[1].CLK
z <= z.DB_MAX_OUTPUT_PORT_TYPE


|computer|ControlUnit:CU
instruction[0] => ALU_opcode.DATAA
instruction[0] => instrCode[0].DATAIN
instruction[0] => Equal0.IN57
instruction[0] => Equal1.IN30
instruction[0] => Equal2.IN57
instruction[0] => Equal3.IN29
instruction[0] => Equal4.IN57
instruction[0] => Equal5.IN29
instruction[0] => Equal6.IN57
instruction[0] => Equal7.IN57
instruction[0] => Equal8.IN29
instruction[0] => Equal9.IN57
instruction[0] => Equal10.IN28
instruction[0] => Equal11.IN57
instruction[0] => Equal12.IN28
instruction[0] => Equal13.IN57
instruction[0] => Equal14.IN27
instruction[0] => Equal15.IN57
instruction[0] => Equal16.IN57
instruction[0] => Equal17.IN57
instruction[0] => Equal18.IN28
instruction[0] => Equal19.IN57
instruction[0] => Equal20.IN57
instruction[0] => Equal21.IN57
instruction[0] => Equal22.IN57
instruction[0] => Equal23.IN57
instruction[0] => Equal24.IN28
instruction[0] => Equal25.IN29
instruction[0] => Equal26.IN28
instruction[0] => Equal27.IN27
instruction[0] => Equal28.IN28
instruction[0] => Equal29.IN27
instruction[0] => Equal30.IN27
instruction[1] => ALU_opcode.DATAA
instruction[1] => instrCode[1].DATAIN
instruction[1] => Equal0.IN28
instruction[1] => Equal1.IN29
instruction[1] => Equal2.IN29
instruction[1] => Equal3.IN57
instruction[1] => Equal4.IN56
instruction[1] => Equal5.IN28
instruction[1] => Equal6.IN28
instruction[1] => Equal7.IN56
instruction[1] => Equal8.IN28
instruction[1] => Equal9.IN28
instruction[1] => Equal10.IN57
instruction[1] => Equal11.IN56
instruction[1] => Equal12.IN27
instruction[1] => Equal13.IN27
instruction[1] => Equal14.IN57
instruction[1] => Equal15.IN56
instruction[1] => Equal16.IN28
instruction[1] => Equal17.IN56
instruction[1] => Equal18.IN27
instruction[1] => Equal19.IN27
instruction[1] => Equal20.IN56
instruction[1] => Equal21.IN27
instruction[1] => Equal22.IN56
instruction[1] => Equal23.IN26
instruction[1] => Equal24.IN57
instruction[1] => Equal25.IN28
instruction[1] => Equal26.IN57
instruction[1] => Equal27.IN57
instruction[1] => Equal28.IN27
instruction[1] => Equal29.IN57
instruction[1] => Equal30.IN26
instruction[2] => ALU_opcode.DATAA
instruction[2] => instrCode[2].DATAIN
instruction[2] => Equal0.IN27
instruction[2] => Equal1.IN28
instruction[2] => Equal2.IN28
instruction[2] => Equal3.IN28
instruction[2] => Equal4.IN28
instruction[2] => Equal5.IN57
instruction[2] => Equal6.IN56
instruction[2] => Equal7.IN55
instruction[2] => Equal8.IN27
instruction[2] => Equal9.IN27
instruction[2] => Equal10.IN27
instruction[2] => Equal11.IN27
instruction[2] => Equal12.IN57
instruction[2] => Equal13.IN56
instruction[2] => Equal14.IN56
instruction[2] => Equal15.IN55
instruction[2] => Equal16.IN27
instruction[2] => Equal17.IN27
instruction[2] => Equal18.IN57
instruction[2] => Equal19.IN56
instruction[2] => Equal20.IN55
instruction[2] => Equal21.IN26
instruction[2] => Equal22.IN26
instruction[2] => Equal23.IN56
instruction[2] => Equal24.IN56
instruction[2] => Equal25.IN27
instruction[2] => Equal26.IN27
instruction[2] => Equal27.IN56
instruction[2] => Equal28.IN26
instruction[2] => Equal29.IN26
instruction[2] => Equal30.IN57
instruction[3] => ALU_opcode.DATAA
instruction[3] => instrCode[3].DATAIN
instruction[3] => Equal0.IN26
instruction[3] => Equal1.IN27
instruction[3] => Equal2.IN27
instruction[3] => Equal3.IN27
instruction[3] => Equal4.IN27
instruction[3] => Equal5.IN27
instruction[3] => Equal6.IN27
instruction[3] => Equal7.IN27
instruction[3] => Equal8.IN57
instruction[3] => Equal9.IN56
instruction[3] => Equal10.IN56
instruction[3] => Equal11.IN55
instruction[3] => Equal12.IN56
instruction[3] => Equal13.IN55
instruction[3] => Equal14.IN55
instruction[3] => Equal15.IN54
instruction[3] => Equal16.IN26
instruction[3] => Equal17.IN26
instruction[3] => Equal18.IN26
instruction[3] => Equal19.IN26
instruction[3] => Equal20.IN26
instruction[3] => Equal21.IN56
instruction[3] => Equal22.IN55
instruction[3] => Equal23.IN55
instruction[3] => Equal24.IN27
instruction[3] => Equal25.IN26
instruction[3] => Equal26.IN26
instruction[3] => Equal27.IN26
instruction[3] => Equal28.IN57
instruction[3] => Equal29.IN56
instruction[3] => Equal30.IN56
instruction[4] => CU_ie.DATAB
instruction[4] => instrCode[4].DATAIN
instruction[4] => Equal0.IN56
instruction[4] => RF_oe.DATAB
instruction[4] => Equal1.IN26
instruction[4] => Equal2.IN26
instruction[4] => Equal3.IN26
instruction[4] => Equal4.IN26
instruction[4] => Equal5.IN26
instruction[4] => Equal6.IN26
instruction[4] => Equal7.IN26
instruction[4] => Equal8.IN26
instruction[4] => Equal9.IN26
instruction[4] => Equal10.IN26
instruction[4] => Equal11.IN26
instruction[4] => Equal12.IN26
instruction[4] => Equal13.IN26
instruction[4] => Equal14.IN26
instruction[4] => Equal15.IN26
instruction[4] => Equal16.IN56
instruction[4] => Equal17.IN55
instruction[4] => Equal18.IN56
instruction[4] => Equal19.IN55
instruction[4] => Equal20.IN54
instruction[4] => Equal21.IN55
instruction[4] => Equal22.IN54
instruction[4] => Equal23.IN54
instruction[4] => Equal24.IN26
instruction[4] => Equal25.IN57
instruction[4] => Equal26.IN56
instruction[4] => Equal27.IN55
instruction[4] => Equal28.IN56
instruction[4] => Equal29.IN55
instruction[4] => Equal30.IN55
instruction[5] => instrCode[5].DATAIN
instruction[5] => Equal0.IN55
instruction[5] => Equal1.IN57
instruction[5] => Equal2.IN56
instruction[5] => Equal3.IN56
instruction[5] => Equal4.IN55
instruction[5] => Equal5.IN56
instruction[5] => Equal6.IN55
instruction[5] => Equal7.IN54
instruction[5] => Equal8.IN56
instruction[5] => Equal9.IN55
instruction[5] => Equal10.IN55
instruction[5] => Equal11.IN54
instruction[5] => Equal12.IN55
instruction[5] => Equal13.IN54
instruction[5] => Equal14.IN54
instruction[5] => Equal15.IN53
instruction[5] => Equal16.IN55
instruction[5] => Equal17.IN54
instruction[5] => Equal18.IN55
instruction[5] => Equal19.IN54
instruction[5] => Equal20.IN53
instruction[5] => Equal21.IN54
instruction[5] => Equal22.IN53
instruction[5] => Equal23.IN53
instruction[5] => ALU_we.OUTPUTSELECT
instruction[5] => CU_ie.OUTPUTSELECT
instruction[5] => CU_ie_address.OUTPUTSELECT
instruction[5] => DM_ade.OUTPUTSELECT
instruction[5] => DM_we.OUTPUTSELECT
instruction[5] => PM_ae.OUTPUTSELECT
instruction[5] => PORT_he.OUTPUTSELECT
instruction[5] => PORT_hrw.OUTPUTSELECT
instruction[5] => RF_dec.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_inc.OUTPUTSELECT
instruction[5] => RF_oe.OUTPUTSELECT
instruction[5] => RF_we.OUTPUTSELECT
instruction[5] => nextState.OUTPUTSELECT
instruction[5] => nextState.OUTPUTSELECT
instruction[5] => nextState.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => imm.OUTPUTSELECT
instruction[5] => ALU_loadState.OUTPUTSELECT
instruction[5] => DM_ade.OUTPUTSELECT
instruction[5] => DM_oe.OUTPUTSELECT
instruction[5] => PM_ae.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_dst.OUTPUTSELECT
instruction[5] => RF_we.OUTPUTSELECT
instruction[5] => nextState.OUTPUTSELECT
instruction[5] => nextState.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => nextIPointer.OUTPUTSELECT
instruction[5] => ALU_oe.DATAB
instruction[5] => Equal24.IN55
instruction[5] => Equal25.IN56
instruction[5] => Equal26.IN55
instruction[5] => Equal27.IN54
instruction[5] => Equal28.IN55
instruction[5] => Equal29.IN54
instruction[5] => Equal30.IN54
instruction[6] => Decoder0.IN2
instruction[6] => RF_dst.DATAA
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAA
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAB
instruction[6] => RF_dst.DATAA
instruction[6] => interruptVectorTable.waddr_a[0].DATAIN
instruction[6] => interruptVectorTable.WADDR
instruction[7] => Decoder0.IN1
instruction[7] => RF_dst.DATAA
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAA
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAB
instruction[7] => RF_dst.DATAA
instruction[7] => interruptVectorTable.waddr_a[1].DATAIN
instruction[7] => interruptVectorTable.WADDR1
instruction[8] => Decoder0.IN0
instruction[8] => RF_dst.DATAA
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAA
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAB
instruction[8] => RF_dst.DATAA
instruction[8] => interruptVectorTable.waddr_a[2].DATAIN
instruction[8] => interruptVectorTable.WADDR2
instruction[9] => LessThan0.IN2
instruction[9] => RF_dst.DATAA
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAA
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAB
instruction[9] => RF_dst.DATAA
instruction[9] => interruptVectorTable.waddr_a[3].DATAIN
instruction[9] => interruptVectorTable.WADDR3
instruction[10] => Mux0.IN2
instruction[10] => Mux1.IN2
instruction[10] => Mux2.IN2
instruction[10] => Mux3.IN2
instruction[10] => Mux4.IN2
instruction[10] => Mux5.IN2
instruction[10] => Mux6.IN2
instruction[10] => Mux7.IN2
instruction[10] => Mux8.IN2
instruction[10] => Mux9.IN2
instruction[10] => Mux10.IN2
instruction[10] => Mux11.IN2
instruction[10] => Mux12.IN2
instruction[10] => Mux13.IN2
instruction[10] => Mux14.IN2
instruction[10] => Mux15.IN2
instruction[10] => RF_dst.DATAB
instruction[10] => RF_dst.DATAB
instruction[10] => RF_src[0].DATAIN
instruction[11] => Mux0.IN1
instruction[11] => Mux1.IN1
instruction[11] => Mux2.IN1
instruction[11] => Mux3.IN1
instruction[11] => Mux4.IN1
instruction[11] => Mux5.IN1
instruction[11] => Mux6.IN1
instruction[11] => Mux7.IN1
instruction[11] => Mux8.IN1
instruction[11] => Mux9.IN1
instruction[11] => Mux10.IN1
instruction[11] => Mux11.IN1
instruction[11] => Mux12.IN1
instruction[11] => Mux13.IN1
instruction[11] => Mux14.IN1
instruction[11] => Mux15.IN1
instruction[11] => RF_dst.DATAB
instruction[11] => RF_dst.DATAB
instruction[11] => RF_src[1].DATAIN
instruction[12] => Mux0.IN0
instruction[12] => Mux1.IN0
instruction[12] => Mux2.IN0
instruction[12] => Mux3.IN0
instruction[12] => Mux4.IN0
instruction[12] => Mux5.IN0
instruction[12] => Mux6.IN0
instruction[12] => Mux7.IN0
instruction[12] => Mux8.IN0
instruction[12] => Mux9.IN0
instruction[12] => Mux10.IN0
instruction[12] => Mux11.IN0
instruction[12] => Mux12.IN0
instruction[12] => Mux13.IN0
instruction[12] => Mux14.IN0
instruction[12] => Mux15.IN0
instruction[12] => RF_dst.DATAB
instruction[12] => RF_dst.DATAB
instruction[12] => RF_src[2].DATAIN
instruction[13] => RF_dst.DATAB
instruction[13] => RF_dst.DATAB
instruction[13] => RF_src[3].DATAIN
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => imm.DATAA
instruction[16] => imm.DATAB
instruction[16] => nextIPointer.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => nextIPointer.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAB
instruction[16] => imm.DATAA
instruction[16] => imm.DATAB
instruction[16] => interruptVectorTable.data_a[0].DATAIN
instruction[16] => PORT_select[0].DATAIN
instruction[16] => interruptVectorTable.DATAIN
instruction[17] => imm.DATAA
instruction[17] => imm.DATAB
instruction[17] => nextIPointer.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => nextIPointer.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAB
instruction[17] => imm.DATAA
instruction[17] => imm.DATAB
instruction[17] => interruptVectorTable.data_a[1].DATAIN
instruction[17] => PORT_select[1].DATAIN
instruction[17] => interruptVectorTable.DATAIN1
instruction[18] => imm.DATAA
instruction[18] => imm.DATAB
instruction[18] => nextIPointer.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => nextIPointer.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAB
instruction[18] => imm.DATAA
instruction[18] => imm.DATAB
instruction[18] => interruptVectorTable.data_a[2].DATAIN
instruction[18] => PORT_select[2].DATAIN
instruction[18] => interruptVectorTable.DATAIN2
instruction[19] => imm.DATAA
instruction[19] => imm.DATAB
instruction[19] => nextIPointer.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => nextIPointer.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAB
instruction[19] => imm.DATAA
instruction[19] => imm.DATAB
instruction[19] => interruptVectorTable.data_a[3].DATAIN
instruction[19] => PORT_select[3].DATAIN
instruction[19] => interruptVectorTable.DATAIN3
instruction[20] => imm.DATAA
instruction[20] => imm.DATAB
instruction[20] => nextIPointer.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => nextIPointer.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAB
instruction[20] => imm.DATAA
instruction[20] => imm.DATAB
instruction[20] => interruptVectorTable.data_a[4].DATAIN
instruction[20] => PORT_select[4].DATAIN
instruction[20] => interruptVectorTable.DATAIN4
instruction[21] => imm.DATAA
instruction[21] => imm.DATAB
instruction[21] => nextIPointer.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => nextIPointer.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAB
instruction[21] => imm.DATAA
instruction[21] => imm.DATAB
instruction[21] => interruptVectorTable.data_a[5].DATAIN
instruction[21] => interruptVectorTable.DATAIN5
instruction[22] => imm.DATAA
instruction[22] => imm.DATAB
instruction[22] => nextIPointer.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => nextIPointer.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAB
instruction[22] => imm.DATAA
instruction[22] => imm.DATAB
instruction[22] => interruptVectorTable.data_a[6].DATAIN
instruction[22] => interruptVectorTable.DATAIN6
instruction[23] => imm.DATAA
instruction[23] => imm.DATAB
instruction[23] => nextIPointer.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => nextIPointer.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAB
instruction[23] => imm.DATAA
instruction[23] => imm.DATAB
instruction[23] => interruptVectorTable.data_a[7].DATAIN
instruction[23] => interruptVectorTable.DATAIN7
instruction[24] => imm.DATAA
instruction[24] => imm.DATAB
instruction[24] => nextIPointer.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => nextIPointer.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAB
instruction[24] => imm.DATAA
instruction[24] => imm.DATAB
instruction[24] => interruptVectorTable.data_a[8].DATAIN
instruction[24] => interruptVectorTable.DATAIN8
instruction[25] => imm.DATAA
instruction[25] => imm.DATAB
instruction[25] => nextIPointer.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => nextIPointer.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAB
instruction[25] => imm.DATAA
instruction[25] => imm.DATAB
instruction[25] => interruptVectorTable.data_a[9].DATAIN
instruction[25] => interruptVectorTable.DATAIN9
instruction[26] => imm.DATAA
instruction[26] => imm.DATAB
instruction[26] => nextIPointer.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => nextIPointer.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAB
instruction[26] => imm.DATAA
instruction[26] => imm.DATAB
instruction[26] => interruptVectorTable.data_a[10].DATAIN
instruction[26] => interruptVectorTable.DATAIN10
instruction[27] => imm.DATAA
instruction[27] => imm.DATAB
instruction[27] => nextIPointer.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => nextIPointer.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAB
instruction[27] => imm.DATAA
instruction[27] => imm.DATAB
instruction[27] => interruptVectorTable.data_a[11].DATAIN
instruction[27] => interruptVectorTable.DATAIN11
instruction[28] => imm.DATAA
instruction[28] => imm.DATAB
instruction[28] => nextIPointer.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => nextIPointer.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAB
instruction[28] => imm.DATAA
instruction[28] => imm.DATAB
instruction[28] => interruptVectorTable.data_a[12].DATAIN
instruction[28] => interruptVectorTable.DATAIN12
instruction[29] => imm.DATAA
instruction[29] => imm.DATAB
instruction[29] => nextIPointer.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => nextIPointer.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAB
instruction[29] => imm.DATAA
instruction[29] => imm.DATAB
instruction[29] => interruptVectorTable.data_a[13].DATAIN
instruction[29] => interruptVectorTable.DATAIN13
instruction[30] => imm.DATAA
instruction[30] => imm.DATAB
instruction[30] => nextIPointer.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => nextIPointer.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAB
instruction[30] => imm.DATAA
instruction[30] => imm.DATAB
instruction[30] => interruptVectorTable.data_a[14].DATAIN
instruction[30] => interruptVectorTable.DATAIN14
instruction[31] => imm.DATAA
instruction[31] => imm.DATAB
instruction[31] => nextIPointer.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => nextIPointer.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAB
instruction[31] => imm.DATAA
instruction[31] => imm.DATAB
instruction[31] => interruptVectorTable.data_a[15].DATAIN
instruction[31] => interruptVectorTable.DATAIN15
PORT_service[0] => unserviced_interrupts.IN1
PORT_service[0] => Mux16.IN31
PORT_service[1] => unserviced_interrupts.IN1
PORT_service[1] => Mux16.IN30
PORT_service[2] => unserviced_interrupts.IN1
PORT_service[2] => Mux16.IN29
PORT_service[3] => unserviced_interrupts.IN1
PORT_service[3] => Mux16.IN28
PORT_service[4] => unserviced_interrupts.IN1
PORT_service[4] => Mux16.IN27
PORT_service[5] => unserviced_interrupts.IN1
PORT_service[5] => Mux16.IN26
PORT_service[6] => unserviced_interrupts.IN1
PORT_service[6] => Mux16.IN25
PORT_service[7] => unserviced_interrupts.IN1
PORT_service[7] => Mux16.IN24
PORT_service[8] => unserviced_interrupts.IN1
PORT_service[8] => Mux16.IN23
PORT_service[9] => unserviced_interrupts.IN1
PORT_service[9] => Mux16.IN22
PORT_service[10] => unserviced_interrupts.IN1
PORT_service[10] => Mux16.IN21
PORT_service[11] => unserviced_interrupts.IN1
PORT_service[11] => Mux16.IN20
PORT_service[12] => unserviced_interrupts.IN1
PORT_service[12] => Mux16.IN19
PORT_service[13] => unserviced_interrupts.IN1
PORT_service[13] => Mux16.IN18
PORT_service[14] => unserviced_interrupts.IN1
PORT_service[14] => Mux16.IN17
PORT_service[15] => unserviced_interrupts.IN1
PORT_service[15] => Mux16.IN16
PORT_service[16] => Mux16.IN15
PORT_service[17] => Mux16.IN14
PORT_service[18] => Mux16.IN13
PORT_service[19] => Mux16.IN12
PORT_service[20] => Mux16.IN11
PORT_service[21] => Mux16.IN10
PORT_service[22] => Mux16.IN9
PORT_service[23] => Mux16.IN8
PORT_service[24] => Mux16.IN7
PORT_service[25] => Mux16.IN6
PORT_service[26] => Mux16.IN5
PORT_service[27] => Mux16.IN4
PORT_service[28] => Mux16.IN3
PORT_service[29] => Mux16.IN2
PORT_service[30] => Mux16.IN1
PORT_service[31] => Mux16.IN0
bus[0] <> triState:comb_35.bus
bus[1] <> triState:comb_35.bus
bus[2] <> triState:comb_35.bus
bus[3] <> triState:comb_35.bus
bus[4] <> triState:comb_35.bus
bus[5] <> triState:comb_35.bus
bus[6] <> triState:comb_35.bus
bus[7] <> triState:comb_35.bus
bus[8] <> triState:comb_35.bus
bus[9] <> triState:comb_35.bus
bus[10] <> triState:comb_35.bus
bus[11] <> triState:comb_35.bus
bus[12] <> triState:comb_35.bus
bus[13] <> triState:comb_35.bus
bus[14] <> triState:comb_35.bus
bus[15] <> triState:comb_35.bus
clk => interruptVectorTable.we_a.CLK
clk => interruptVectorTable.waddr_a[3].CLK
clk => interruptVectorTable.waddr_a[2].CLK
clk => interruptVectorTable.waddr_a[1].CLK
clk => interruptVectorTable.waddr_a[0].CLK
clk => interruptVectorTable.data_a[15].CLK
clk => interruptVectorTable.data_a[14].CLK
clk => interruptVectorTable.data_a[13].CLK
clk => interruptVectorTable.data_a[12].CLK
clk => interruptVectorTable.data_a[11].CLK
clk => interruptVectorTable.data_a[10].CLK
clk => interruptVectorTable.data_a[9].CLK
clk => interruptVectorTable.data_a[8].CLK
clk => interruptVectorTable.data_a[7].CLK
clk => interruptVectorTable.data_a[6].CLK
clk => interruptVectorTable.data_a[5].CLK
clk => interruptVectorTable.data_a[4].CLK
clk => interruptVectorTable.data_a[3].CLK
clk => interruptVectorTable.data_a[2].CLK
clk => interruptVectorTable.data_a[1].CLK
clk => interruptVectorTable.data_a[0].CLK
clk => control_registers[0][0].CLK
clk => control_registers[0][1].CLK
clk => control_registers[0][2].CLK
clk => control_registers[0][3].CLK
clk => control_registers[0][4].CLK
clk => control_registers[0][5].CLK
clk => control_registers[0][6].CLK
clk => control_registers[0][7].CLK
clk => control_registers[0][8].CLK
clk => control_registers[0][9].CLK
clk => control_registers[0][10].CLK
clk => control_registers[0][11].CLK
clk => control_registers[0][12].CLK
clk => control_registers[0][13].CLK
clk => control_registers[0][14].CLK
clk => control_registers[0][15].CLK
clk => control_registers[1][0].CLK
clk => control_registers[1][1].CLK
clk => control_registers[1][2].CLK
clk => control_registers[1][3].CLK
clk => control_registers[1][4].CLK
clk => control_registers[1][5].CLK
clk => control_registers[1][6].CLK
clk => control_registers[1][7].CLK
clk => control_registers[1][8].CLK
clk => control_registers[1][9].CLK
clk => control_registers[1][10].CLK
clk => control_registers[1][11].CLK
clk => control_registers[1][12].CLK
clk => control_registers[1][13].CLK
clk => control_registers[1][14].CLK
clk => control_registers[1][15].CLK
clk => control_registers[2][0].CLK
clk => control_registers[2][1].CLK
clk => control_registers[2][2].CLK
clk => control_registers[2][3].CLK
clk => control_registers[2][4].CLK
clk => control_registers[2][5].CLK
clk => control_registers[2][6].CLK
clk => control_registers[2][7].CLK
clk => control_registers[2][8].CLK
clk => control_registers[2][9].CLK
clk => control_registers[2][10].CLK
clk => control_registers[2][11].CLK
clk => control_registers[2][12].CLK
clk => control_registers[2][13].CLK
clk => control_registers[2][14].CLK
clk => control_registers[2][15].CLK
clk => control_registers[3][0].CLK
clk => control_registers[3][1].CLK
clk => control_registers[3][2].CLK
clk => control_registers[3][3].CLK
clk => control_registers[3][4].CLK
clk => control_registers[3][5].CLK
clk => control_registers[3][6].CLK
clk => control_registers[3][7].CLK
clk => control_registers[3][8].CLK
clk => control_registers[3][9].CLK
clk => control_registers[3][10].CLK
clk => control_registers[3][11].CLK
clk => control_registers[3][12].CLK
clk => control_registers[3][13].CLK
clk => control_registers[3][14].CLK
clk => control_registers[3][15].CLK
clk => control_registers[4][0].CLK
clk => control_registers[4][1].CLK
clk => control_registers[4][2].CLK
clk => control_registers[4][3].CLK
clk => control_registers[4][4].CLK
clk => control_registers[4][5].CLK
clk => control_registers[4][6].CLK
clk => control_registers[4][7].CLK
clk => control_registers[4][8].CLK
clk => control_registers[4][9].CLK
clk => control_registers[4][10].CLK
clk => control_registers[4][11].CLK
clk => control_registers[4][12].CLK
clk => control_registers[4][13].CLK
clk => control_registers[4][14].CLK
clk => control_registers[4][15].CLK
clk => control_registers[5][0].CLK
clk => control_registers[5][1].CLK
clk => control_registers[5][2].CLK
clk => control_registers[5][3].CLK
clk => control_registers[5][4].CLK
clk => control_registers[5][5].CLK
clk => control_registers[5][6].CLK
clk => control_registers[5][7].CLK
clk => control_registers[5][8].CLK
clk => control_registers[5][9].CLK
clk => control_registers[5][10].CLK
clk => control_registers[5][11].CLK
clk => control_registers[5][12].CLK
clk => control_registers[5][13].CLK
clk => control_registers[5][14].CLK
clk => control_registers[5][15].CLK
clk => control_registers[6][0].CLK
clk => control_registers[6][1].CLK
clk => control_registers[6][2].CLK
clk => control_registers[6][3].CLK
clk => control_registers[6][4].CLK
clk => control_registers[6][5].CLK
clk => control_registers[6][6].CLK
clk => control_registers[6][7].CLK
clk => control_registers[6][8].CLK
clk => control_registers[6][9].CLK
clk => control_registers[6][10].CLK
clk => control_registers[6][11].CLK
clk => control_registers[6][12].CLK
clk => control_registers[6][13].CLK
clk => control_registers[6][14].CLK
clk => control_registers[6][15].CLK
clk => control_registers[7][0].CLK
clk => control_registers[7][1].CLK
clk => control_registers[7][2].CLK
clk => control_registers[7][3].CLK
clk => control_registers[7][4].CLK
clk => control_registers[7][5].CLK
clk => control_registers[7][6].CLK
clk => control_registers[7][7].CLK
clk => control_registers[7][8].CLK
clk => control_registers[7][9].CLK
clk => control_registers[7][10].CLK
clk => control_registers[7][11].CLK
clk => control_registers[7][12].CLK
clk => control_registers[7][13].CLK
clk => control_registers[7][14].CLK
clk => control_registers[7][15].CLK
clk => iPointer[0].CLK
clk => iPointer[1].CLK
clk => iPointer[2].CLK
clk => iPointer[3].CLK
clk => iPointer[4].CLK
clk => iPointer[5].CLK
clk => iPointer[6].CLK
clk => iPointer[7].CLK
clk => iPointer[8].CLK
clk => iPointer[9].CLK
clk => iPointer[10].CLK
clk => iPointer[11].CLK
clk => iPointer[12].CLK
clk => iPointer[13].CLK
clk => iPointer[14].CLK
clk => iPointer[15].CLK
clk => state~1.DATAIN
clk => interruptVectorTable.CLK0
ALU_cout => imm.DATAB
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => nextIPointer.OUTPUTSELECT
ALU_zero => imm.DATAB
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => nextIPointer.OUTPUTSELECT
ALU_sign => imm.DATAB
PM_addr[0] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[1] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[2] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[3] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[4] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[5] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[6] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[7] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[8] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[9] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[10] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[11] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[12] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[13] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[14] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
PM_addr[15] <= nextIPointer.DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm.DB_MAX_OUTPUT_PORT_TYPE
cr2 <= control_registers[2][0].DB_MAX_OUTPUT_PORT_TYPE
ALU_opcode[0] <= ALU_opcode.DB_MAX_OUTPUT_PORT_TYPE
ALU_opcode[1] <= ALU_opcode.DB_MAX_OUTPUT_PORT_TYPE
ALU_opcode[2] <= ALU_opcode.DB_MAX_OUTPUT_PORT_TYPE
ALU_opcode[3] <= ALU_opcode.DB_MAX_OUTPUT_PORT_TYPE
RF_dst[0] <= RF_dst.DB_MAX_OUTPUT_PORT_TYPE
RF_dst[1] <= RF_dst.DB_MAX_OUTPUT_PORT_TYPE
RF_dst[2] <= RF_dst.DB_MAX_OUTPUT_PORT_TYPE
RF_dst[3] <= RF_dst.DB_MAX_OUTPUT_PORT_TYPE
RF_src[0] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
RF_src[1] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
RF_src[2] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
RF_src[3] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
PORT_select[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
PORT_select[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
PORT_select[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
PORT_select[3] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
PORT_select[4] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
PORT_he <= PORT_he.DB_MAX_OUTPUT_PORT_TYPE
PORT_hrw <= PORT_hrw.DB_MAX_OUTPUT_PORT_TYPE
ALU_we <= ALU_we.DB_MAX_OUTPUT_PORT_TYPE
ALU_oe <= ALU_oe.DB_MAX_OUTPUT_PORT_TYPE
ALU_loadState <= ALU_loadState.DB_MAX_OUTPUT_PORT_TYPE
RF_we <= RF_we.DB_MAX_OUTPUT_PORT_TYPE
RF_oe <= RF_oe.DB_MAX_OUTPUT_PORT_TYPE
RF_inc <= RF_inc.DB_MAX_OUTPUT_PORT_TYPE
RF_dec <= RF_dec.DB_MAX_OUTPUT_PORT_TYPE
PM_ae <= PM_ae.DB_MAX_OUTPUT_PORT_TYPE
PM_nextInstructionEn <= <GND>
DM_we <= DM_we.DB_MAX_OUTPUT_PORT_TYPE
DM_ade <= DM_ade.DB_MAX_OUTPUT_PORT_TYPE
DM_oe <= DM_oe.DB_MAX_OUTPUT_PORT_TYPE
DM_adx <= DM_adx.DB_MAX_OUTPUT_PORT_TYPE
CU_ie <= CU_ie.DB_MAX_OUTPUT_PORT_TYPE
CU_ie_address <= CU_ie_address.DB_MAX_OUTPUT_PORT_TYPE
CU_debugEnable <= control_registers[0][1].DB_MAX_OUTPUT_PORT_TYPE
instrCode[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
instrCode[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
instrCode[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
instrCode[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
instrCode[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
instrCode[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE


|computer|ControlUnit:CU|triState:comb_35
bus[0] <> bus[0]
bus[1] <> bus[1]
bus[2] <> bus[2]
bus[3] <> bus[3]
bus[4] <> bus[4]
bus[5] <> bus[5]
bus[6] <> bus[6]
bus[7] <> bus[7]
bus[8] <> bus[8]
bus[9] <> bus[9]
bus[10] <> bus[10]
bus[11] <> bus[11]
bus[12] <> bus[12]
bus[13] <> bus[13]
bus[14] <> bus[14]
bus[15] <> bus[15]
data[0] => bus[0].DATAIN
data[1] => bus[1].DATAIN
data[2] => bus[2].DATAIN
data[3] => bus[3].DATAIN
data[4] => bus[4].DATAIN
data[5] => bus[5].DATAIN
data[6] => bus[6].DATAIN
data[7] => bus[7].DATAIN
data[8] => bus[8].DATAIN
data[9] => bus[9].DATAIN
data[10] => bus[10].DATAIN
data[11] => bus[11].DATAIN
data[12] => bus[12].DATAIN
data[13] => bus[13].DATAIN
data[14] => bus[14].DATAIN
data[15] => bus[15].DATAIN
en => bus[0].OE
en => bus[1].OE
en => bus[2].OE
en => bus[3].OE
en => bus[4].OE
en => bus[5].OE
en => bus[6].OE
en => bus[7].OE
en => bus[8].OE
en => bus[9].OE
en => bus[10].OE
en => bus[11].OE
en => bus[12].OE
en => bus[13].OE
en => bus[14].OE
en => bus[15].OE


|computer|ControlUnit:CU|nextIrq:getNextIRQ
irqs[0] => nextIrq[0].OUTPUTSELECT
irqs[0] => nextIrq[1].OUTPUTSELECT
irqs[0] => nextIrq[2].OUTPUTSELECT
irqs[0] => nextIrq[3].IN1
irqs[0] => nextIrq[3].OUTPUTSELECT
irqs[1] => nextIrq[0].OUTPUTSELECT
irqs[1] => nextIrq[1].OUTPUTSELECT
irqs[1] => nextIrq[2].OUTPUTSELECT
irqs[1] => nextIrq[3].IN1
irqs[1] => nextIrq[3].OUTPUTSELECT
irqs[2] => nextIrq[0].OUTPUTSELECT
irqs[2] => nextIrq[1].OUTPUTSELECT
irqs[2] => nextIrq[2].OUTPUTSELECT
irqs[2] => nextIrq[3].IN1
irqs[2] => nextIrq[3].OUTPUTSELECT
irqs[3] => nextIrq[0].OUTPUTSELECT
irqs[3] => nextIrq[1].OUTPUTSELECT
irqs[3] => nextIrq[2].OUTPUTSELECT
irqs[3] => nextIrq[3].IN1
irqs[3] => nextIrq[3].OUTPUTSELECT
irqs[4] => nextIrq[0].OUTPUTSELECT
irqs[4] => nextIrq[1].OUTPUTSELECT
irqs[4] => nextIrq[2].OUTPUTSELECT
irqs[4] => nextIrq[3].IN1
irqs[4] => nextIrq[3].OUTPUTSELECT
irqs[5] => nextIrq[0].OUTPUTSELECT
irqs[5] => nextIrq[1].OUTPUTSELECT
irqs[5] => nextIrq[2].OUTPUTSELECT
irqs[5] => nextIrq[3].IN1
irqs[5] => nextIrq[3].OUTPUTSELECT
irqs[6] => nextIrq[0].OUTPUTSELECT
irqs[6] => nextIrq[1].OUTPUTSELECT
irqs[6] => nextIrq[2].OUTPUTSELECT
irqs[6] => nextIrq[3].IN1
irqs[6] => nextIrq[3].OUTPUTSELECT
irqs[7] => nextIrq[0].OUTPUTSELECT
irqs[7] => nextIrq[1].OUTPUTSELECT
irqs[7] => nextIrq[2].OUTPUTSELECT
irqs[7] => nextIrq[3].IN1
irqs[7] => nextIrq[3].DATAA
irqs[8] => nextIrq[0].OUTPUTSELECT
irqs[8] => nextIrq[1].OUTPUTSELECT
irqs[8] => nextIrq[2].OUTPUTSELECT
irqs[8] => nextIrq[3].IN1
irqs[9] => nextIrq[0].OUTPUTSELECT
irqs[9] => nextIrq[1].OUTPUTSELECT
irqs[9] => nextIrq[2].OUTPUTSELECT
irqs[9] => nextIrq[3].IN1
irqs[10] => nextIrq[0].OUTPUTSELECT
irqs[10] => nextIrq[1].OUTPUTSELECT
irqs[10] => nextIrq[2].OUTPUTSELECT
irqs[10] => nextIrq[3].IN1
irqs[11] => nextIrq[0].OUTPUTSELECT
irqs[11] => nextIrq[1].OUTPUTSELECT
irqs[11] => nextIrq[3].IN1
irqs[11] => nextIrq[2].DATAA
irqs[12] => nextIrq[0].OUTPUTSELECT
irqs[12] => nextIrq[1].OUTPUTSELECT
irqs[12] => nextIrq[3].IN1
irqs[13] => nextIrq[0].OUTPUTSELECT
irqs[13] => nextIrq[3].IN1
irqs[13] => nextIrq[1].DATAA
irqs[14] => nextIrq[3].IN0
irqs[14] => nextIrq[0].DATAA
irqs[15] => nextIrq[3].IN1
nextIrq[0] <= nextIrq[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextIrq[1] <= nextIrq[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextIrq[2] <= nextIrq[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
nextIrq[3] <= nextIrq[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


