{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717357361543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717357361543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 16:42:41 2024 " "Processing started: Sun Jun  2 16:42:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717357361543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357361543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master -c i2c_master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357361543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717357361812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717357361812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357366933 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357366933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-rtl " "Found design unit 1: control-rtl" {  } { { "control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357366934 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357366934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357366935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_2-rtl " "Found design unit 1: control_2-rtl" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357366937 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_2 " "Found entity 1: control_2" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717357366937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717357366961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_2 control_2:inst2 " "Elaborating entity \"control_2\" for hierarchy \"control_2:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 192 400 576 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717357366962 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "busy_cnt control_2.vhd(55) " "VHDL Process Statement warning at control_2.vhd(55): inferring latch(es) for signal or variable \"busy_cnt\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366962 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable control_2.vhd(87) " "VHDL Process Statement warning at control_2.vhd(87): inferring latch(es) for signal or variable \"enable\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rw control_2.vhd(87) " "VHDL Process Statement warning at control_2.vhd(87): inferring latch(es) for signal or variable \"rw\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rst control_2.vhd(87) " "VHDL Process Statement warning at control_2.vhd(87): inferring latch(es) for signal or variable \"rst\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr control_2.vhd(87) " "VHDL Process Statement warning at control_2.vhd(87): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_wr0 control_2.vhd(87) " "VHDL Process Statement warning at control_2.vhd(87): inferring latch(es) for signal or variable \"data_wr0\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_wr1 control_2.vhd(87) " "VHDL Process Statement warning at control_2.vhd(87): inferring latch(es) for signal or variable \"data_wr1\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done control_2.vhd(87) " "VHDL Process Statement warning at control_2.vhd(87): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done control_2.vhd(87) " "Inferred latch for \"done\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[0\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[0\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[1\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[1\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[2\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[2\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[3\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[3\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[4\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[4\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[5\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[5\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366963 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[6\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[6\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr1\[7\] control_2.vhd(87) " "Inferred latch for \"data_wr1\[7\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[0\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[0\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[1\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[1\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[2\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[2\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[3\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[3\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[4\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[4\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[5\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[5\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[6\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[6\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_wr0\[7\] control_2.vhd(87) " "Inferred latch for \"data_wr0\[7\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] control_2.vhd(87) " "Inferred latch for \"addr\[0\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] control_2.vhd(87) " "Inferred latch for \"addr\[1\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] control_2.vhd(87) " "Inferred latch for \"addr\[2\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] control_2.vhd(87) " "Inferred latch for \"addr\[3\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] control_2.vhd(87) " "Inferred latch for \"addr\[4\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] control_2.vhd(87) " "Inferred latch for \"addr\[5\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] control_2.vhd(87) " "Inferred latch for \"addr\[6\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] control_2.vhd(87) " "Inferred latch for \"addr\[7\]\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rst control_2.vhd(87) " "Inferred latch for \"rst\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rw control_2.vhd(87) " "Inferred latch for \"rw\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable control_2.vhd(87) " "Inferred latch for \"enable\" at control_2.vhd(87)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[0\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[0\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[1\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[1\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[2\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[2\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[3\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[3\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[4\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[4\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[5\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[5\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[6\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[6\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[7\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[7\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[8\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[8\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366964 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[9\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[9\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[10\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[10\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[11\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[11\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[12\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[12\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[13\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[13\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[14\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[14\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[15\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[15\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[16\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[16\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[17\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[17\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[18\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[18\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[19\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[19\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[20\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[20\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[21\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[21\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[22\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[22\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[23\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[23\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[24\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[24\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[25\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[25\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[26\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[26\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[27\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[27\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[28\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[28\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[29\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[29\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[30\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[30\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy_cnt\[31\] control_2.vhd(55) " "Inferred latch for \"busy_cnt\[31\]\" at control_2.vhd(55)" {  } { { "control_2.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/control_2.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357366965 "|Block1|control_2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 176 792 984 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717357366970 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_rx i2c_master.vhd(48) " "Verilog HDL or VHDL warning at i2c_master.vhd(48): object \"data_rx\" assigned a value but never read" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717357366970 "|Block1|i2c_master:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stretch i2c_master.vhd(50) " "Verilog HDL or VHDL warning at i2c_master.vhd(50): object \"stretch\" assigned a value but never read" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717357366970 "|Block1|i2c_master:inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy i2c_master.vhd(54) " "Verilog HDL or VHDL warning at i2c_master.vhd(54): object \"busy\" assigned a value but never read" {  } { { "i2c_master.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/i2c_master.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717357366970 "|Block1|i2c_master:inst1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enable_int VCC " "Pin \"enable_int\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 600 616 632 "enable_int" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|enable_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "r_w_int GND " "Pin \"r_w_int\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 624 640 632 "r_w_int" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|r_w_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "rst_int VCC " "Pin \"rst_int\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 648 664 632 "rst_int" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|rst_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 568 584 632 "done" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|done"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[7\] GND " "Pin \"add\[7\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[6\] GND " "Pin \"add\[6\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[5\] GND " "Pin \"add\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[4\] GND " "Pin \"add\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[3\] GND " "Pin \"add\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[2\] VCC " "Pin \"add\[2\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[1\] VCC " "Pin \"add\[1\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "add\[0\] VCC " "Pin \"add\[0\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 712 728 632 "add\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|add[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[7\] GND " "Pin \"data_LSB\[7\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[6\] GND " "Pin \"data_LSB\[6\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[5\] GND " "Pin \"data_LSB\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[4\] GND " "Pin \"data_LSB\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[3\] GND " "Pin \"data_LSB\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[2\] GND " "Pin \"data_LSB\[2\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[1\] GND " "Pin \"data_LSB\[1\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_LSB\[0\] GND " "Pin \"data_LSB\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 768 784 632 "data_LSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_LSB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[7\] GND " "Pin \"data_MSB\[7\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[6\] GND " "Pin \"data_MSB\[6\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[5\] GND " "Pin \"data_MSB\[5\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[4\] GND " "Pin \"data_MSB\[4\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[3\] GND " "Pin \"data_MSB\[3\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[2\] GND " "Pin \"data_MSB\[2\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[1\] VCC " "Pin \"data_MSB\[1\]\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_MSB\[0\] GND " "Pin \"data_MSB\[0\]\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 456 736 752 632 "data_MSB\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717357367226 "|Block1|data_MSB[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717357367226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717357367266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717357367501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717357367501 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 232 128 304 248 "start" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717357367522 "|Block1|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rest " "No output dependent on input pin \"rest\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Programador_i2c_master/Block1.bdf" { { 264 136 312 280 "rest" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717357367522 "|Block1|rest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717357367522 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "116 " "Implemented 116 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717357367522 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717357367522 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1717357367522 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717357367522 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717357367522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717357367536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  2 16:42:47 2024 " "Processing ended: Sun Jun  2 16:42:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717357367536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717357367536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717357367536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717357367536 ""}
