# Reading C:/dev/fpga/tools/quartus/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runlab.do
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps DE1_SoC_testbench 
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# ** Error: Cannot open macro file: DE1_SoC_wave.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: DE1_SoC_wave.do
#     while executing
# "do DE1_SoC_wave.do"
add wave -position end  sim:/DE1_SoC_testbench/HEX0
add wave -position end  sim:/DE1_SoC_testbench/HEX1
add wave -position end  sim:/DE1_SoC_testbench/HEX2
add wave -position end  sim:/DE1_SoC_testbench/HEX3
add wave -position end  sim:/DE1_SoC_testbench/HEX4
add wave -position end  sim:/DE1_SoC_testbench/HEX5
add wave -position end  sim:/DE1_SoC_testbench/LEDR
add wave -position end  sim:/DE1_SoC_testbench/KEY
add wave -position end  sim:/DE1_SoC_testbench/SW
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/dev/github/fpga/FPGASpring2016Class/lab2/DE1_SoC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps DE1_SoC_testbench 
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps DE1_SoC_testbench 
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/DE1_SoC_testbench/SW[7]
add wave -position end  sim:/DE1_SoC_testbench/SW[6]
add wave -position end  sim:/DE1_SoC_testbench/SW[5]
add wave -position end  sim:/DE1_SoC_testbench/SW[4]
add wave -position end  sim:/DE1_SoC_testbench/SW[3]
add wave -position end  sim:/DE1_SoC_testbench/SW[2]
add wave -position end  sim:/DE1_SoC_testbench/SW[1]
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
add wave -position end  sim:/DE1_SoC_testbench/LEDR[0]
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps DE1_SoC_testbench 
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/DE1_SoC_testbench/LEDR[0]
add wave -position end  sim:/DE1_SoC_testbench/SW[7]
add wave -position end  sim:/DE1_SoC_testbench/SW[6]
add wave -position end  sim:/DE1_SoC_testbench/SW[5]
add wave -position end  sim:/DE1_SoC_testbench/SW[4]
add wave -position end  sim:/DE1_SoC_testbench/SW[3]
add wave -position end  sim:/DE1_SoC_testbench/SW[2]
add wave -position end  sim:/DE1_SoC_testbench/SW[1]
add wave -position end  sim:/DE1_SoC_testbench/SW[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/dev/github/fpga/FPGASpring2016Class/lab2/DE1_SoC_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/dev/github/fpga/FPGASpring2016Class/lab2/DE1_SoC_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps DE1_SoC_testbench 
# Loading sv_std.std
# Loading work.DE1_SoC_testbench
# Loading work.DE1_SoC
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
