Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SNN
Version: T-2022.03
Date   : Mon Apr 24 00:39:20 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cnt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: nn_2_reg[2][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cnt_reg[0]/CK (DFFRHQX4)                 0.00       0.00 r
  cnt_reg[0]/Q (DFFRHQX4)                  0.35       0.35 r
  U3825/Y (NAND2X2)                        0.14       0.49 f
  U1679/Y (NOR2X1)                         0.25       0.74 r
  U2473/Y (NAND2X1)                        0.16       0.90 f
  U2545/Y (NAND2X1)                        0.14       1.04 r
  U2556/Y (NOR2X2)                         0.11       1.15 f
  U2557/Y (NAND2X4)                        0.10       1.26 r
  U4384/Y (OAI21X4)                        0.10       1.36 f
  U1960/Y (INVX4)                          0.17       1.53 r
  U2541/Y (INVX2)                          0.14       1.67 f
  U3753/Y (OR2X1)                          0.42       2.08 f
  U4927/Y (NOR2X1)                         0.18       2.27 r
  U1528/S (ADDFX2)                         0.61       2.88 f
  U1504/CO (ADDFX2)                        0.56       3.44 f
  U1793/S (ADDFX2)                         0.61       4.05 f
  U5014/CO (ADDFX1)                        0.31       4.35 f
  U3055/CO (ADDFXL)                        1.29       5.64 f
  U3071/CO (ADDFX1)                        0.57       6.21 f
  U1701/S (ADDFX2)                         0.60       6.82 f
  U2199/CO (ADDFX1)                        0.53       7.35 f
  U1753/Y (OR2X1)                          0.30       7.65 f
  U1874/Y (NAND2XL)                        0.16       7.81 r
  U2163/Y (NOR2X1)                         0.08       7.89 f
  U2161/Y (AND2XL)                         0.18       8.06 f
  U1709/Y (OAI2BB1X1)                      0.21       8.28 f
  U1749/Y (INVX1)                          0.09       8.37 r
  U1864/Y (XOR2X1)                         0.29       8.66 r
  U1745/Y (NAND2X2)                        0.09       8.76 f
  U1744/Y (NAND2X1)                        0.17       8.93 r
  U2555/Y (NAND4X2)                        0.15       9.08 f
  U2548/Y (NAND2X2)                        0.18       9.26 r
  U2547/Y (NAND2X4)                        0.09       9.35 f
  U3334/Y (NAND2X1)                        0.13       9.48 r
  U5137/Y (NOR2X1)                         0.12       9.60 f
  U5139/Y (NAND2X2)                        0.14       9.74 r
  U5145/Y (NAND3X4)                        0.15       9.89 f
  U1711/Y (NOR2X1)                         0.37      10.26 r
  U5200/Y (NAND2XL)                        0.10      10.36 f
  U2104/Y (OAI211XL)                       0.15      10.51 r
  U5204/Y (NAND4BX2)                       0.27      10.78 r
  U5205/Y (INVX2)                          0.12      10.90 f
  U5271/Y (NAND2X2)                        0.12      11.02 r
  U5272/Y (INVX2)                          0.06      11.08 f
  U5274/Y (NOR2X1)                         0.14      11.23 r
  U5275/Y (NAND4X1)                        0.14      11.37 f
  U5305/Y (NAND2X1)                        0.12      11.48 r
  U5316/Y (AOI2BB1X2)                      0.24      11.72 r
  U3292/Y (INVX2)                          0.07      11.79 f
  U5346/Y (OAI211X2)                       0.12      11.91 r
  U5364/Y (NAND2X4)                        0.12      12.04 f
  U5366/Y (INVX4)                          0.09      12.13 r
  U5389/Y (NAND4X2)                        0.12      12.25 f
  U5390/Y (NAND2X4)                        0.18      12.43 r
  U5405/Y (NAND2X1)                        0.13      12.56 f
  U2026/Y (BUFX3)                          0.22      12.78 f
  U1699/Y (INVXL)                          0.18      12.96 r
  U5431/Y (NAND2XL)                        0.09      13.05 f
  U5437/Y (NAND4XL)                        0.12      13.17 r
  U5439/Y (NAND2XL)                        0.10      13.27 f
  U1825/Y (NAND4X1)                        0.19      13.46 r
  U1994/Y (CLKINVX2)                       0.13      13.59 f
  U1990/Y (NAND2XL)                        0.12      13.71 r
  U3288/Y (NAND4BXL)                       0.16      13.87 f
  U5632/Y (NAND2X1)                        0.16      14.03 r
  U5633/Y (NAND3X2)                        0.09      14.12 f
  U5644/Y (NAND3X2)                        0.11      14.23 r
  U1978/Y (MXI2X1)                         0.21      14.44 f
  U5666/Y (NOR2X2)                         0.12      14.56 r
  U3406/Y (MXI2XL)                         0.13      14.69 f
  nn_2_reg[2][0]/D (DFFRHQXL)              0.00      14.69 f
  data arrival time                                  14.69

  clock clk (rise edge)                   15.00      15.00
  clock network delay (ideal)              0.00      15.00
  nn_2_reg[2][0]/CK (DFFRHQXL)             0.00      15.00 r
  library setup time                      -0.31      14.69
  data required time                                 14.69
  -----------------------------------------------------------
  data required time                                 14.69
  data arrival time                                 -14.69
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
