/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module GatesAndVectors(in, out_both, out_any, out_different);
  input [3:0] in;
  wire [3:0] in;
  output [2:0] out_both;
  wire [2:0] out_both;
  output [3:1] out_any;
  wire [3:1] out_any;
  output [3:0] out_different;
  wire [3:0] out_different;
  assign out_any[1] = in[1] | in[0];
  assign out_any[2] = in[2] | in[1];
  assign out_any[3] = in[3] | in[2];
  assign out_both[0] = in[0] & in[1];
  assign out_both[1] = in[1] & in[2];
  assign out_both[2] = in[2] & in[3];
  assign out_different[0] = in[0] ^ in[1];
  assign out_different[1] = in[1] ^ in[2];
  assign out_different[2] = in[2] ^ in[3];
  assign out_different[3] = in[3] ^ in[0];
endmodule
