
*** Running vivado
    with args -log Tetris_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Tetris_top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Tetris_top.tcl -notrace
Command: synth_design -top Tetris_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 296.523 ; gain = 75.719
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Tetris_top' [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/Tetris_top.v:21]
INFO: [Synth 8-638] synthesizing module 'tetris_main' [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_main.v:21]
	Parameter START_SCREEN_SETTLED bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GAMEOVER_SCREEN_SETTLED bound to: 200'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ROW_MASK bound to: 10'b1111111111 
	Parameter BEGINNING_SA bound to: 8'b11010101 
	Parameter PS_None bound to: 0 - type: integer 
	Parameter PS_O_1 bound to: 1 - type: integer 
	Parameter PS_I_1 bound to: 2 - type: integer 
	Parameter PS_I_2 bound to: 3 - type: integer 
	Parameter PS_S_1 bound to: 4 - type: integer 
	Parameter PS_S_2 bound to: 5 - type: integer 
	Parameter PS_Z_1 bound to: 6 - type: integer 
	Parameter PS_Z_2 bound to: 7 - type: integer 
	Parameter PS_L_1 bound to: 8 - type: integer 
	Parameter PS_L_2 bound to: 9 - type: integer 
	Parameter PS_L_3 bound to: 10 - type: integer 
	Parameter PS_L_4 bound to: 11 - type: integer 
	Parameter PS_J_1 bound to: 12 - type: integer 
	Parameter PS_J_2 bound to: 13 - type: integer 
	Parameter PS_J_3 bound to: 14 - type: integer 
	Parameter PS_J_4 bound to: 15 - type: integer 
	Parameter PS_T_1 bound to: 16 - type: integer 
	Parameter PS_T_2 bound to: 17 - type: integer 
	Parameter PS_T_3 bound to: 18 - type: integer 
	Parameter PS_T_4 bound to: 19 - type: integer 
	Parameter PSd_O_1 bound to: 16'b0110011000000000 
	Parameter PSd_I_1 bound to: 16'b0100010001000100 
	Parameter PSd_I_2 bound to: 16'b0000111100000000 
	Parameter PSd_S_1 bound to: 16'b0000011011000000 
	Parameter PSd_S_2 bound to: 16'b0100011000100000 
	Parameter PSd_Z_1 bound to: 16'b0000110001100000 
	Parameter PSd_Z_2 bound to: 16'b0100110010000000 
	Parameter PSd_L_1 bound to: 16'b0100010001100000 
	Parameter PSd_L_2 bound to: 16'b0000111010000000 
	Parameter PSd_L_3 bound to: 16'b0110001000100000 
	Parameter PSd_L_4 bound to: 16'b0010111000000000 
	Parameter PSd_J_1 bound to: 16'b0100010011000000 
	Parameter PSd_J_2 bound to: 16'b1000111000000000 
	Parameter PSd_J_3 bound to: 16'b0110010001000000 
	Parameter PSd_J_4 bound to: 16'b0000111000100000 
	Parameter PSd_T_1 bound to: 16'b0100111000000000 
	Parameter PSd_T_2 bound to: 16'b0100110001000000 
	Parameter PSd_T_3 bound to: 16'b0000111001000000 
	Parameter PSd_T_4 bound to: 16'b0100011001000000 
	Parameter S_Start bound to: 0 - type: integer 
	Parameter S_Initialize bound to: 1 - type: integer 
	Parameter S_GenerateNewPiece bound to: 2 - type: integer 
	Parameter S_Idle bound to: 3 - type: integer 
	Parameter S_MoveLeft bound to: 4 - type: integer 
	Parameter S_MoveRight bound to: 5 - type: integer 
	Parameter S_Spin bound to: 6 - type: integer 
	Parameter S_SpinCorrection bound to: 7 - type: integer 
	Parameter S_Wait bound to: 8 - type: integer 
	Parameter S_Tick bound to: 9 - type: integer 
	Parameter S_CleanFullRows bound to: 10 - type: integer 
	Parameter S_CleanEmptyRows bound to: 11 - type: integer 
	Parameter S_CheckLoss bound to: 12 - type: integer 
	Parameter S_GameOver bound to: 13 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_main.v:391]
INFO: [Synth 8-256] done synthesizing module 'tetris_main' (1#1) [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_main.v:21]
INFO: [Synth 8-638] synthesizing module 'tetris_vga2' [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_vga2.v:21]
	Parameter COLOR_BACKGROUND bound to: 8'b00000000 
	Parameter COLOR_BORDER bound to: 8'b11111111 
	Parameter COLOR_GRIDA bound to: 8'b00000011 
	Parameter COLOR_GRIDB bound to: 8'b00011000 
	Parameter COLOR_BOTH bound to: 8'b11100000 
	Parameter HPULSE_END bound to: 96 - type: integer 
	Parameter LMARGIN_END bound to: 336 - type: integer 
	Parameter LBORDER_END bound to: 352 - type: integer 
	Parameter RGAME_END bound to: 512 - type: integer 
	Parameter RBORDER_END bound to: 528 - type: integer 
	Parameter VPULSE_END bound to: 2 - type: integer 
	Parameter TMARGIN_END bound to: 76 - type: integer 
	Parameter TBORDER_END bound to: 92 - type: integer 
	Parameter BGAME_END bound to: 412 - type: integer 
	Parameter BBORDER_END bound to: 428 - type: integer 
	Parameter SHIFTED_HGAME_START bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tetris_vga2' (2#1) [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_vga2.v:21]
INFO: [Synth 8-638] synthesizing module 'tetris_seg' [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_seg.v:21]
INFO: [Synth 8-256] done synthesizing module 'tetris_seg' (3#1) [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_seg.v:21]
INFO: [Synth 8-256] done synthesizing module 'Tetris_top' (4#1) [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/Tetris_top.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 339.605 ; gain = 118.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 339.605 ; gain = 118.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Tetris_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Tetris_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 660.668 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 660.668 ; gain = 439.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 660.668 ; gain = 439.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 660.668 ; gain = 439.863
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Game_State_reg' in module 'tetris_main'
WARNING: [Synth 8-6014] Unused sequential element Game_State_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_main.v:224]
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AP_State_PS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Game_Clock_Counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Game_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Game_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Game_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AP_State_PS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Game_Clock_Counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Game_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Game_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Game_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "AP_State_PSd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Score" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AP_State_PS" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element HorizontalCounter_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_vga2.v:64]
WARNING: [Synth 8-6014] Unused sequential element VerticalCounter_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_vga2.v:98]
INFO: [Synth 8-5544] ROM "an" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_seg.v:28]
WARNING: [Synth 8-6014] Unused sequential element Game_State_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_main.v:224]
WARNING: [Synth 8-6014] Unused sequential element Game_State_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_main.v:224]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_Start |                             0000 |                            00000
            S_Initialize |                             0001 |                            00001
      S_GenerateNewPiece |                             0010 |                            00010
                  S_Idle |                             0011 |                            00011
                  S_Spin |                             0100 |                            00110
        S_SpinCorrection |                             0101 |                            00111
              S_MoveLeft |                             0110 |                            00100
             S_MoveRight |                             0111 |                            00101
                  S_Tick |                             1000 |                            01001
         S_CleanFullRows |                             1001 |                            01010
        S_CleanEmptyRows |                             1010 |                            01011
             S_CheckLoss |                             1011 |                            01100
              S_GameOver |                             1100 |                            01101
                  S_Wait |                             1101 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Game_State_reg' using encoding 'sequential' in module 'tetris_main'
WARNING: [Synth 8-6014] Unused sequential element Game_State_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_main.v:224]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 660.668 ; gain = 439.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    230 Bit       Adders := 1     
	   2 Input    191 Bit       Adders := 18    
	   2 Input     29 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input    200 Bit         XORs := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	              200 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    200 Bit        Muxes := 3     
	  14 Input    200 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 7     
	  14 Input     22 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	  10 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 19    
	  14 Input      8 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 10    
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   6 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Tetris_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module tetris_main 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    230 Bit       Adders := 1     
	   2 Input    191 Bit       Adders := 18    
	   2 Input     29 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input    200 Bit         XORs := 1     
+---Registers : 
	              230 Bit    Registers := 1     
	              200 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    200 Bit        Muxes := 1     
	  14 Input    200 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 7     
	  14 Input     22 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	  10 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  14 Input      8 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  20 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module tetris_vga2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    200 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 16    
	   3 Input      5 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 2     
Module tetris_seg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "AP_State_PS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Grid_Settled" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element M_VGA/VerticalCounter_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_vga2.v:98]
WARNING: [Synth 8-6014] Unused sequential element M_VGA/HorizontalCounter_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_vga2.v:64]
WARNING: [Synth 8-6014] Unused sequential element M_SEG/divider_reg was removed.  [C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/source/tetris_seg.v:28]
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[190]' (FDE) to 'M_TET/Grid_Mask_reg[191]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[191]' (FDE) to 'M_TET/Grid_Mask_reg[192]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[192]' (FDE) to 'M_TET/Grid_Mask_reg[193]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[193]' (FDE) to 'M_TET/Grid_Mask_reg[194]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[194]' (FDE) to 'M_TET/Grid_Mask_reg[195]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[195]' (FDE) to 'M_TET/Grid_Mask_reg[196]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[196]' (FDE) to 'M_TET/Grid_Mask_reg[197]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[197]' (FDE) to 'M_TET/Grid_Mask_reg[198]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[198]' (FDE) to 'M_TET/Grid_Mask_reg[199]'
INFO: [Synth 8-3886] merging instance 'M_TET/AP_State_PSd_reg[0]' (FD) to 'M_TET/AP_State_PSd_reg[12]'
INFO: [Synth 8-3886] merging instance 'M_TET/AP_State_PSd_reg[1]' (FD) to 'M_TET/AP_State_PSd_reg[12]'
INFO: [Synth 8-3886] merging instance 'M_TET/AP_State_PSd_reg[3]' (FD) to 'M_TET/AP_State_PSd_reg[12]'
INFO: [Synth 8-3886] merging instance 'M_TET/AP_State_PSd_reg[4]' (FD) to 'M_TET/AP_State_PSd_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (M_TET/\AP_State_PSd_reg[12] )
INFO: [Synth 8-3886] merging instance 'M_VGA/RGB_reg[0]' (FDR) to 'M_VGA/RGB_reg[1]'
INFO: [Synth 8-3886] merging instance 'M_VGA/RGB_reg[3]' (FDR) to 'M_VGA/RGB_reg[4]'
INFO: [Synth 8-3886] merging instance 'M_VGA/RGB_reg[5]' (FDR) to 'M_VGA/RGB_reg[7]'
INFO: [Synth 8-3886] merging instance 'M_VGA/RGB_reg[6]' (FDR) to 'M_VGA/RGB_reg[7]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[180]' (FDE) to 'M_TET/Grid_Mask_reg[181]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[181]' (FDE) to 'M_TET/Grid_Mask_reg[182]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[182]' (FDE) to 'M_TET/Grid_Mask_reg[183]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[183]' (FDE) to 'M_TET/Grid_Mask_reg[184]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[184]' (FDE) to 'M_TET/Grid_Mask_reg[185]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[185]' (FDE) to 'M_TET/Grid_Mask_reg[186]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[186]' (FDE) to 'M_TET/Grid_Mask_reg[187]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[187]' (FDE) to 'M_TET/Grid_Mask_reg[188]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[188]' (FDE) to 'M_TET/Grid_Mask_reg[189]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[170]' (FDE) to 'M_TET/Grid_Mask_reg[171]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[171]' (FDE) to 'M_TET/Grid_Mask_reg[172]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[172]' (FDE) to 'M_TET/Grid_Mask_reg[173]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[173]' (FDE) to 'M_TET/Grid_Mask_reg[174]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[174]' (FDE) to 'M_TET/Grid_Mask_reg[175]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[175]' (FDE) to 'M_TET/Grid_Mask_reg[176]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[176]' (FDE) to 'M_TET/Grid_Mask_reg[177]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[177]' (FDE) to 'M_TET/Grid_Mask_reg[178]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[178]' (FDE) to 'M_TET/Grid_Mask_reg[179]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[160]' (FDE) to 'M_TET/Grid_Mask_reg[161]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[161]' (FDE) to 'M_TET/Grid_Mask_reg[162]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[162]' (FDE) to 'M_TET/Grid_Mask_reg[163]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[163]' (FDE) to 'M_TET/Grid_Mask_reg[164]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[164]' (FDE) to 'M_TET/Grid_Mask_reg[165]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[165]' (FDE) to 'M_TET/Grid_Mask_reg[166]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[166]' (FDE) to 'M_TET/Grid_Mask_reg[167]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[167]' (FDE) to 'M_TET/Grid_Mask_reg[168]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[168]' (FDE) to 'M_TET/Grid_Mask_reg[169]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[150]' (FDE) to 'M_TET/Grid_Mask_reg[151]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[151]' (FDE) to 'M_TET/Grid_Mask_reg[152]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[152]' (FDE) to 'M_TET/Grid_Mask_reg[153]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[153]' (FDE) to 'M_TET/Grid_Mask_reg[154]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[154]' (FDE) to 'M_TET/Grid_Mask_reg[155]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[155]' (FDE) to 'M_TET/Grid_Mask_reg[156]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[156]' (FDE) to 'M_TET/Grid_Mask_reg[157]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[157]' (FDE) to 'M_TET/Grid_Mask_reg[158]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[158]' (FDE) to 'M_TET/Grid_Mask_reg[159]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[140]' (FDE) to 'M_TET/Grid_Mask_reg[141]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[141]' (FDE) to 'M_TET/Grid_Mask_reg[142]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[142]' (FDE) to 'M_TET/Grid_Mask_reg[143]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[143]' (FDE) to 'M_TET/Grid_Mask_reg[144]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[144]' (FDE) to 'M_TET/Grid_Mask_reg[145]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[145]' (FDE) to 'M_TET/Grid_Mask_reg[146]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[146]' (FDE) to 'M_TET/Grid_Mask_reg[147]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[147]' (FDE) to 'M_TET/Grid_Mask_reg[148]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[148]' (FDE) to 'M_TET/Grid_Mask_reg[149]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[130]' (FDE) to 'M_TET/Grid_Mask_reg[131]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[131]' (FDE) to 'M_TET/Grid_Mask_reg[132]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[132]' (FDE) to 'M_TET/Grid_Mask_reg[133]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[133]' (FDE) to 'M_TET/Grid_Mask_reg[134]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[134]' (FDE) to 'M_TET/Grid_Mask_reg[135]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[135]' (FDE) to 'M_TET/Grid_Mask_reg[136]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[136]' (FDE) to 'M_TET/Grid_Mask_reg[137]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[137]' (FDE) to 'M_TET/Grid_Mask_reg[138]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[138]' (FDE) to 'M_TET/Grid_Mask_reg[139]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[120]' (FDE) to 'M_TET/Grid_Mask_reg[121]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[121]' (FDE) to 'M_TET/Grid_Mask_reg[122]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[122]' (FDE) to 'M_TET/Grid_Mask_reg[123]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[123]' (FDE) to 'M_TET/Grid_Mask_reg[124]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[124]' (FDE) to 'M_TET/Grid_Mask_reg[125]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[125]' (FDE) to 'M_TET/Grid_Mask_reg[126]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[126]' (FDE) to 'M_TET/Grid_Mask_reg[127]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[127]' (FDE) to 'M_TET/Grid_Mask_reg[128]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[128]' (FDE) to 'M_TET/Grid_Mask_reg[129]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[110]' (FDE) to 'M_TET/Grid_Mask_reg[111]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[111]' (FDE) to 'M_TET/Grid_Mask_reg[112]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[112]' (FDE) to 'M_TET/Grid_Mask_reg[113]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[113]' (FDE) to 'M_TET/Grid_Mask_reg[114]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[114]' (FDE) to 'M_TET/Grid_Mask_reg[115]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[115]' (FDE) to 'M_TET/Grid_Mask_reg[116]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[116]' (FDE) to 'M_TET/Grid_Mask_reg[117]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[117]' (FDE) to 'M_TET/Grid_Mask_reg[118]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[118]' (FDE) to 'M_TET/Grid_Mask_reg[119]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[100]' (FDE) to 'M_TET/Grid_Mask_reg[101]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[101]' (FDE) to 'M_TET/Grid_Mask_reg[102]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[102]' (FDE) to 'M_TET/Grid_Mask_reg[103]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[103]' (FDE) to 'M_TET/Grid_Mask_reg[104]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[104]' (FDE) to 'M_TET/Grid_Mask_reg[105]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[105]' (FDE) to 'M_TET/Grid_Mask_reg[106]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[106]' (FDE) to 'M_TET/Grid_Mask_reg[107]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[107]' (FDE) to 'M_TET/Grid_Mask_reg[108]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[108]' (FDE) to 'M_TET/Grid_Mask_reg[109]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[90]' (FDE) to 'M_TET/Grid_Mask_reg[91]'
INFO: [Synth 8-3886] merging instance 'M_TET/Grid_Mask_reg[91]' (FDE) to 'M_TET/Grid_Mask_reg[92]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (AP_State_PSd_reg[12]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[27]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[26]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[25]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[24]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[23]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[22]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[17]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[16]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[15]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[14]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[13]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[12]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[7]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[6]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[5]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[4]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[3]) is unused and will be removed from module tetris_main.
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[2]) is unused and will be removed from module tetris_main.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (M_TET/\Grid_Active_reg[0] )
WARNING: [Synth 8-3332] Sequential element (Grid_Active_reg[0]) is unused and will be removed from module tetris_main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 660.668 ; gain = 439.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|tetris_main | AP_State_PS | 32x5          | LUT            | 
|tetris_main | AP_State_PS | 32x5          | LUT            | 
+------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 697.188 ; gain = 476.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 702.199 ; gain = 481.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   209|
|3     |LUT1   |   157|
|4     |LUT2   |   147|
|5     |LUT3   |   669|
|6     |LUT4   |   580|
|7     |LUT5   |   490|
|8     |LUT6   |  1491|
|9     |MUXF7  |    39|
|10    |MUXF8  |     3|
|11    |XORCY  |     1|
|12    |FDRE   |  1030|
|13    |IBUF   |     5|
|14    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |  4847|
|2     |  M_SEG  |tetris_seg  |   130|
|3     |  M_TET  |tetris_main |  3776|
|4     |  M_VGA  |tetris_vga2 |   909|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 842.473 ; gain = 621.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 842.473 ; gain = 300.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 842.473 ; gain = 621.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 215 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

199 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 842.473 ; gain = 622.762
INFO: [Common 17-1381] The checkpoint 'C:/Teaching_Materials/CEE-325 Fall 2017/Project 2017/Tetris_Basys3/Tetris_Basys3.runs/synth_1/Tetris_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 842.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 20:07:21 2017...
