// Seed: 1582672163
`timescale 1ps / 1ps
module module_0 ();
  wire  id_0;
  logic id_2 = id_1;
  always @(posedge id_0[1'd0]) begin
    SystemTFIdentifier(1, 1'b0, 1, !(id_1));
    SystemTFIdentifier(id_2);
  end
endmodule
