# Generated by Yosys 0.9 (git sha1 UNKNOWN, clang 11.0.3 -fPIC -Os)

.model gate
.inputs C[0] C[1] D[0] D[1]
.outputs O[0] O[1]
.names $false
.names $true
1
.names $undef
.subckt m_DC $1[0]=O[0] $1[1]=O[1] $2[0]=C[0] $2[1]=C[1] $3[0]=D[0] $3[1]=D[1]
.end
