Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 12 01:26:24 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.944        0.000                      0                  182        0.187        0.000                      0                  182        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.944        0.000                      0                  182        0.187        0.000                      0                  182        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.952ns (21.277%)  route 3.522ns (78.723%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.909     9.670    M_debugger_button_pressed_d
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_R)       -0.524    14.615    M_debugger_button_pressed_q_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.952ns (21.277%)  route 3.522ns (78.723%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.909     9.670    M_debugger_button_pressed_d
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_R)       -0.524    14.615    M_debugger_button_pressed_q_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.952ns (21.277%)  route 3.522ns (78.723%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.909     9.670    M_debugger_button_pressed_d
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_4/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_R)       -0.524    14.615    M_debugger_button_pressed_q_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.952ns (21.277%)  route 3.522ns (78.723%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.909     9.670    M_debugger_button_pressed_d
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_5/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_R)       -0.524    14.615    M_debugger_button_pressed_q_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.039ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.952ns (21.277%)  route 3.522ns (78.723%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.909     9.670    M_debugger_button_pressed_d
    SLICE_X65Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X65Y79         FDRE (Setup_fdre_C_R)       -0.429    14.710    M_debugger_button_pressed_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.039    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.980ns (22.639%)  route 3.349ns (77.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.829     8.860    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.152     9.012 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_2/O
                         net (fo=8, routed)           0.513     9.525    M_btn_out
    SLICE_X65Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X65Y79         FDRE (Setup_fdre_C_CE)      -0.413    14.726    M_debugger_button_pressed_q_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.952ns (22.734%)  route 3.236ns (77.266%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.622     9.384    M_debugger_button_pressed_d
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y77         FDRE (Setup_fdre_C_R)       -0.524    14.612    M_debugger_button_pressed_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.952ns (22.734%)  route 3.236ns (77.266%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.622     9.384    M_debugger_button_pressed_d
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_6/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y77         FDRE (Setup_fdre_C_R)       -0.524    14.612    M_debugger_button_pressed_q_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.952ns (22.734%)  route 3.236ns (77.266%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.607     8.637    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.124     8.761 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_1/O
                         net (fo=8, routed)           0.622     9.384    M_debugger_button_pressed_d
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.495    14.899    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_7/C
                         clock pessimism              0.272    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X64Y77         FDRE (Setup_fdre_C_R)       -0.524    14.612    M_debugger_button_pressed_q_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 btn/button_cond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_debugger_button_pressed_q_reg[7]_lopt_replica_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.980ns (22.639%)  route 3.349ns (77.361%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.612     5.196    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  btn/button_cond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  btn/button_cond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.338    btn/button_cond/M_ctr_q_reg[19]
    SLICE_X62Y78         LUT4 (Prop_lut4_I2_O)        0.124     6.462 f  btn/button_cond/M_last_q_i_4/O
                         net (fo=1, routed)           0.300     6.762    btn/button_cond/M_last_q_i_4_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.124     6.886 f  btn/button_cond/M_last_q_i_2/O
                         net (fo=1, routed)           1.020     7.906    btn/button_cond/M_last_q_i_2_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.030 r  btn/button_cond/M_last_q_i_1/O
                         net (fo=5, routed)           0.829     8.860    btn/button_cond/M_button_cond_out
    SLICE_X62Y77         LUT2 (Prop_lut2_I0_O)        0.152     9.012 r  btn/button_cond/M_debugger_button_pressed_q[7]_i_2/O
                         net (fo=8, routed)           0.513     9.525    M_btn_out
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.498    14.902    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X64Y79         FDRE (Setup_fdre_C_CE)      -0.377    14.762    M_debugger_button_pressed_q_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.762    
                         arrival time                          -9.525    
  -------------------------------------------------------------------
                         slack                                  5.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.958%)  route 0.135ns (42.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.538    led_strip/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  led_strip/M_pixel_ctr_q_reg[1]/Q
                         net (fo=147, routed)         0.135     1.814    led_strip/M_pixel_ctr_q_reg[4]_0[1]
    SLICE_X2Y40          LUT5 (Prop_lut5_I2_O)        0.045     1.859 r  led_strip/M_pixel_ctr_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.859    led_strip/M_pixel_ctr_q[0]_rep__1_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     2.055    led_strip/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__1/C
                         clock pessimism             -0.504     1.551    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121     1.672    led_strip/M_pixel_ctr_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.477%)  route 0.126ns (37.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.536    led_strip/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  led_strip/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.126     1.825    led_strip/M_ctr_q[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  led_strip/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.870    led_strip/M_ctr_q[4]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.052    led_strip/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.657    led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.678%)  route 0.153ns (42.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.594     1.538    led_strip/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     1.702 f  led_strip/M_pixel_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.153     1.855    led_strip/M_pixel_ctr_q_reg[4]_0[0]
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.900 r  led_strip/M_pixel_ctr_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.900    led_strip/M_pixel_ctr_q[0]_rep_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.053    led_strip/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep/C
                         clock pessimism             -0.480     1.573    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092     1.665    led_strip/M_pixel_ctr_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.341%)  route 0.215ns (53.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.536    led_strip/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.677 f  led_strip/M_pixel_ctr_q_reg[4]/Q
                         net (fo=30, routed)          0.215     1.892    led_strip/M_pixel_ctr_q_reg[4]_0[4]
    SLICE_X2Y40          LUT5 (Prop_lut5_I1_O)        0.045     1.937 r  led_strip/M_pixel_ctr_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.937    led_strip/M_pixel_ctr_q[0]_rep__0_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.865     2.055    led_strip/clk_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[0]_rep__0/C
                         clock pessimism             -0.480     1.575    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.121     1.696    led_strip/M_pixel_ctr_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.536    led_strip/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.174     1.874    led_strip/M_ctr_q[2]
    SLICE_X2Y37          LUT5 (Prop_lut5_I1_O)        0.048     1.922 r  led_strip/M_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.922    led_strip/M_ctr_q[3]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.052    led_strip/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.131     1.667    led_strip/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDSE (Prop_fdse_C_Q)         0.164     1.699 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.170     1.869    reset_cond/M_stage_d[3]
    SLICE_X2Y38          FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y38          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.553    
    SLICE_X2Y38          FDSE (Hold_fdse_C_D)         0.059     1.612    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 led_strip/M_pixel_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_pixel_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.930%)  route 0.165ns (47.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.536    led_strip/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     1.677 r  led_strip/M_pixel_ctr_q_reg[4]/Q
                         net (fo=30, routed)          0.165     1.842    led_strip/M_pixel_ctr_q_reg[4]_0[4]
    SLICE_X4Y40          LUT5 (Prop_lut5_I1_O)        0.045     1.887 r  led_strip/M_pixel_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    led_strip/M_pixel_ctr_q[4]_i_2_n_0
    SLICE_X4Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.863     2.053    led_strip/clk_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X4Y40          FDRE (Hold_fdre_C_D)         0.092     1.628    led_strip/M_pixel_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btn/button_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn/button_cond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.580     1.524    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  btn/button_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  btn/button_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.782    btn/button_cond/M_ctr_q_reg[3]
    SLICE_X63Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  btn/button_cond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.890    btn/button_cond/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X63Y74         FDRE                                         r  btn/button_cond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.847     2.037    btn/button_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  btn/button_cond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X63Y74         FDRE (Hold_fdre_C_D)         0.105     1.629    btn/button_cond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 led_strip/M_rst_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_rst_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.589     1.533    led_strip/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_strip/M_rst_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.791    led_strip/M_rst_ctr_q_reg[7]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  led_strip/M_rst_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    led_strip/M_rst_ctr_q_reg[4]_i_1_n_4
    SLICE_X5Y36          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.859     2.049    led_strip/clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  led_strip/M_rst_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.105     1.638    led_strip/M_rst_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 led_strip/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.536    led_strip/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.164     1.700 r  led_strip/M_ctr_q_reg[2]/Q
                         net (fo=5, routed)           0.174     1.874    led_strip/M_ctr_q[2]
    SLICE_X2Y37          LUT4 (Prop_lut4_I0_O)        0.045     1.919 r  led_strip/M_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.919    led_strip/M_ctr_q[2]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     2.052    led_strip/clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  led_strip/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X2Y37          FDRE (Hold_fdre_C_D)         0.121     1.657    led_strip/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y77   M_button_toggle_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   M_debugger_button_pressed_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   M_debugger_button_pressed_q_reg[7]_lopt_replica_6/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y77   M_debugger_button_pressed_q_reg[7]_lopt_replica_7/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   M_button_toggle_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   M_button_toggle_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   M_debugger_button_pressed_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   M_debugger_button_pressed_q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   M_button_toggle_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y77   M_button_toggle_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   M_debugger_button_pressed_q_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y77   M_debugger_button_pressed_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_strip/M_pixel_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.389ns  (logic 5.400ns (37.527%)  route 8.989ns (62.473%))
  Logic Levels:           7  (LUT6=4 MUXF7=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.636     5.220    led_strip/clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  led_strip/M_pixel_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  led_strip/M_pixel_ctr_q_reg[1]/Q
                         net (fo=147, routed)         2.813     8.490    letters/outmatrix0_OBUF_inst_i_18_0[1]
    SLICE_X14Y42         MUXF7 (Prop_muxf7_S_O)       0.292     8.782 r  letters/outmatrix0_OBUF_inst_i_109/O
                         net (fo=1, routed)           0.654     9.435    letters/outmatrix0_OBUF_inst_i_109_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I1_O)        0.297     9.732 r  letters/outmatrix0_OBUF_inst_i_41/O
                         net (fo=1, routed)           1.069    10.802    letters/outmatrix0_OBUF_inst_i_41_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124    10.926 r  letters/outmatrix0_OBUF_inst_i_16/O
                         net (fo=1, routed)           1.087    12.013    letters/outmatrix0_OBUF_inst_i_16_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.124    12.137 r  letters/outmatrix0_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.000    12.137    led_strip/outmatrix0_OBUF_inst_i_1_0
    SLICE_X5Y40          MUXF7 (Prop_muxf7_I1_O)      0.217    12.354 r  led_strip/outmatrix0_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.808    13.162    led_strip/outmatrix0_OBUF_inst_i_3_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.299    13.461 r  led_strip/outmatrix0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.557    16.019    outmatrix0_OBUF
    M6                   OBUF (Prop_obuf_I_O)         3.591    19.609 r  outmatrix0_OBUF_inst/O
                         net (fo=0)                   0.000    19.609    outmatrix0
    M6                                                                r  outmatrix0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 4.019ns (60.959%)  route 2.574ns (39.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.609     5.193    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           2.574     8.285    M_debugger_button_pressed_q_reg[7]_lopt_replica_6_1
    K5                   OBUF (Prop_obuf_I_O)         3.501    11.785 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.785    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.425ns  (logic 4.021ns (62.579%)  route 2.404ns (37.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.613     5.197    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           2.404     8.119    M_debugger_button_pressed_q_reg[7]_lopt_replica_5_1
    E6                   OBUF (Prop_obuf_I_O)         3.503    11.622 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.622    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.012ns  (logic 4.067ns (67.654%)  route 1.945ns (32.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.609     5.193    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 r  M_debugger_button_pressed_q_reg[7]/Q
                         net (fo=1, routed)           1.945     7.656    io_led_OBUF[8]
    E1                   OBUF (Prop_obuf_I_O)         3.549    11.205 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.205    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 4.065ns (68.126%)  route 1.902ns (31.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.609     5.193    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.518     5.711 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           1.902     7.613    M_debugger_button_pressed_q_reg[7]_lopt_replica_7_1
    F2                   OBUF (Prop_obuf_I_O)         3.547    11.161 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.161    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.937ns  (logic 4.077ns (68.663%)  route 1.860ns (31.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.613     5.197    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           1.860     7.575    M_debugger_button_pressed_q_reg[7]_lopt_replica_2_1
    A2                   OBUF (Prop_obuf_I_O)         3.559    11.134 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.134    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.870ns  (logic 4.006ns (68.247%)  route 1.864ns (31.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.613     5.197    clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  M_debugger_button_pressed_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.864     7.517    M_debugger_button_pressed_q_reg[7]_lopt_replica_1
    B2                   OBUF (Prop_obuf_I_O)         3.550    11.067 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.067    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.732ns  (logic 4.071ns (71.033%)  route 1.660ns (28.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.613     5.197    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           1.660     7.375    M_debugger_button_pressed_q_reg[7]_lopt_replica_4_1
    D1                   OBUF (Prop_obuf_I_O)         3.553    10.929 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.929    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 4.062ns (70.894%)  route 1.668ns (29.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.613     5.197    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           1.668     7.383    M_debugger_button_pressed_q_reg[7]_lopt_replica_3_1
    E2                   OBUF (Prop_obuf_I_O)         3.544    10.927 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.927    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.409ns (80.709%)  route 0.337ns (19.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.337     2.029    M_debugger_button_pressed_q_reg[7]_lopt_replica_3_1
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.273 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.273    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.418ns (81.061%)  route 0.331ns (18.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.331     2.023    M_debugger_button_pressed_q_reg[7]_lopt_replica_4_1
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.277 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.277    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.391ns (76.824%)  route 0.420ns (23.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  M_debugger_button_pressed_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.420     2.089    M_debugger_button_pressed_q_reg[7]_lopt_replica_1
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.339 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.339    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.423ns (77.488%)  route 0.413ns (22.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.413     2.105    M_debugger_button_pressed_q_reg[7]_lopt_replica_2_1
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.364 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.364    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.412ns (76.448%)  route 0.435ns (23.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_7/Q
                         net (fo=1, routed)           0.435     2.126    M_debugger_button_pressed_q_reg[7]_lopt_replica_7_1
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.374 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.374    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.414ns (74.949%)  route 0.473ns (25.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  M_debugger_button_pressed_q_reg[7]/Q
                         net (fo=1, routed)           0.473     2.163    io_led_OBUF[8]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.413 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.413    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.368ns (68.116%)  route 0.640ns (31.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X64Y79         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           0.640     2.332    M_debugger_button_pressed_q_reg[7]_lopt_replica_5_1
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.536 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.536    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_debugger_button_pressed_q_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.366ns (65.241%)  route 0.728ns (34.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.583     1.527    clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  M_debugger_button_pressed_q_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  M_debugger_button_pressed_q_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           0.728     2.418    M_debugger_button_pressed_q_reg[7]_lopt_replica_6_1
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.620 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.620    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_strip/M_state_q_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outmatrix0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.477ns (60.668%)  route 0.958ns (39.332%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.535    led_strip/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  led_strip/M_state_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  led_strip/M_state_q_reg_inv/Q
                         net (fo=13, routed)          0.232     1.908    led_strip/M_state_d
    SLICE_X3Y40          LUT6 (Prop_lut6_I5_O)        0.045     1.953 r  led_strip/outmatrix0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.725     2.678    outmatrix0_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.969 r  outmatrix0_OBUF_inst/O
                         net (fo=0)                   0.000     3.969    outmatrix0
    M6                                                                r  outmatrix0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnin
                            (input port)
  Destination:            btn/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 1.521ns (25.122%)  route 4.534ns (74.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  btnin (IN)
                         net (fo=0)                   0.000     0.000    btnin
    R8                   IBUF (Prop_ibuf_I_O)         1.521     1.521 r  btnin_IBUF_inst/O
                         net (fo=1, routed)           4.534     6.056    btn/button_cond/sync/D[0]
    SLICE_X62Y75         FDRE                                         r  btn/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.492     4.896    btn/button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  btn/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.634ns (35.407%)  route 2.981ns (64.593%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.719    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.843 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.771     4.615    reset_cond/M_reset_cond_in
    SLICE_X2Y38          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.516     4.921    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y38          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.634ns (37.287%)  route 2.748ns (62.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.719    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.843 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     4.382    reset_cond/M_reset_cond_in
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.514     4.919    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.634ns (37.287%)  route 2.748ns (62.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.719    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.843 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     4.382    reset_cond/M_reset_cond_in
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.514     4.919    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.382ns  (logic 1.634ns (37.287%)  route 2.748ns (62.713%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.209     3.719    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     3.843 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.539     4.382    reset_cond/M_reset_cond_in
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.514     4.919    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.322ns (23.964%)  route 1.023ns (76.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.839     1.117    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.345    reset_cond/M_reset_cond_in
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.322ns (23.964%)  route 1.023ns (76.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.839     1.117    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.345    reset_cond/M_reset_cond_in
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.322ns (23.964%)  route 1.023ns (76.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.839     1.117    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     1.345    reset_cond/M_reset_cond_in
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.322ns (22.233%)  route 1.128ns (77.767%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.839     1.117    reset_cond/rst_n_IBUF
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.162 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.288     1.450    reset_cond/M_reset_cond_in
    SLICE_X2Y38          FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X2Y38          FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 btnin
                            (input port)
  Destination:            btn/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.451ns  (logic 0.289ns (11.779%)  route 2.162ns (88.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  btnin (IN)
                         net (fo=0)                   0.000     0.000    btnin
    R8                   IBUF (Prop_ibuf_I_O)         0.289     0.289 r  btnin_IBUF_inst/O
                         net (fo=1, routed)           2.162     2.451    btn/button_cond/sync/D[0]
    SLICE_X62Y75         FDRE                                         r  btn/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.847     2.037    btn/button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y75         FDRE                                         r  btn/button_cond/sync/M_pipe_q_reg[0]/C





