{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669006017771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669006017777 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:46:57 2022 " "Processing started: Sun Nov 20 22:46:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669006017777 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006017777 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yo -c yo " "Command: quartus_map --read_settings_files=on --write_settings_files=off yo -c yo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006017777 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669006018155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669006018155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file yo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 yo-arq " "Found design unit 1: yo-arq" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029588 ""} { "Info" "ISGN_ENTITY_NAME" "1 yo " "Found entity 1: yo" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unionsuma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unionsuma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unionsuma-arq " "Found design unit 1: unionsuma-arq" {  } { { "unionsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/unionsuma.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029591 ""} { "Info" "ISGN_ENTITY_NAME" "1 unionSuma " "Found entity 1: unionSuma" {  } { { "unionsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/unionsuma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UL-arq " "Found design unit 1: UL-arq" {  } { { "UL.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/UL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029593 ""} { "Info" "ISGN_ENTITY_NAME" "1 UL " "Found entity 1: UL" {  } { { "UL.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/UL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suma-arq " "Found design unit 1: suma-arq" {  } { { "suma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/suma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029595 ""} { "Info" "ISGN_ENTITY_NAME" "1 suma " "Found entity 1: suma" {  } { { "suma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/suma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mulsuma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mulsuma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul2x1sum-arq " "Found design unit 1: mul2x1sum-arq" {  } { { "mulsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/mulsuma.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul2x1sum " "Found entity 1: mul2x1sum" {  } { { "mulsuma.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/mulsuma.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul2x1-arq " "Found design unit 1: mul2x1-arq" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/mul2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029598 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul2x1 " "Found entity 1: mul2x1" {  } { { "mul2x1.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/mul2x1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimiento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file movimiento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 movimiento-arqmov " "Found design unit 1: movimiento-arqmov" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/movimiento.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029600 ""} { "Info" "ISGN_ENTITY_NAME" "1 movimiento " "Found entity 1: movimiento" {  } { { "movimiento.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/movimiento.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estados-arqest " "Found design unit 1: estados-arqest" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/estados.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029601 ""} { "Info" "ISGN_ENTITY_NAME" "1 estados " "Found entity 1: estados" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/estados.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-arqen " "Found design unit 1: entrada-arqen" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/entrada.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029603 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/entrada.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divfm-arqdivfm " "Found design unit 1: divfm-arqdivfm" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/divfm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029604 ""} { "Info" "ISGN_ENTITY_NAME" "1 divfm " "Found entity 1: divfm" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/divfm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669006029604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029604 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "yo " "Elaborating entity \"yo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669006029662 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Co yo.vhd(16) " "VHDL Signal Declaration warning at yo.vhd(16): used implicit default value for signal \"Co\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669006029670 "|yo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "A yo.vhd(27) " "VHDL Signal Declaration warning at yo.vhd(27): used explicit default value for signal \"A\" because signal was never assigned a value" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669006029670 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salalu yo.vhd(46) " "VHDL Process Statement warning at yo.vhd(46): signal \"salalu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669006029672 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "velocidad yo.vhd(47) " "VHDL Process Statement warning at yo.vhd(47): signal \"velocidad\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669006029672 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stat yo.vhd(54) " "VHDL Process Statement warning at yo.vhd(54): signal \"stat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669006029673 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "velocidad yo.vhd(43) " "VHDL Process Statement warning at yo.vhd(43): inferring latch(es) for signal or variable \"velocidad\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669006029673 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stat yo.vhd(43) " "VHDL Process Statement warning at yo.vhd(43): inferring latch(es) for signal or variable \"stat\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669006029673 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "salalu yo.vhd(61) " "VHDL Process Statement warning at yo.vhd(61): signal \"salalu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669006029673 "|yo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stat yo.vhd(63) " "VHDL Process Statement warning at yo.vhd(63): signal \"stat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669006029673 "|yo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stat yo.vhd(58) " "VHDL Process Statement warning at yo.vhd(58): inferring latch(es) for signal or variable \"stat\", which holds its previous value in one or more paths through the process" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669006029673 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[0\] yo.vhd(58) " "Inferred latch for \"stat\[0\]\" at yo.vhd(58)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029674 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[1\] yo.vhd(58) " "Inferred latch for \"stat\[1\]\" at yo.vhd(58)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029674 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[2\] yo.vhd(58) " "Inferred latch for \"stat\[2\]\" at yo.vhd(58)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029674 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[3\] yo.vhd(43) " "Inferred latch for \"stat\[3\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029674 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[0\] yo.vhd(43) " "Inferred latch for \"velocidad\[0\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[1\] yo.vhd(43) " "Inferred latch for \"velocidad\[1\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[2\] yo.vhd(43) " "Inferred latch for \"velocidad\[2\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[3\] yo.vhd(43) " "Inferred latch for \"velocidad\[3\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[4\] yo.vhd(43) " "Inferred latch for \"velocidad\[4\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[5\] yo.vhd(43) " "Inferred latch for \"velocidad\[5\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[6\] yo.vhd(43) " "Inferred latch for \"velocidad\[6\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[7\] yo.vhd(43) " "Inferred latch for \"velocidad\[7\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[8\] yo.vhd(43) " "Inferred latch for \"velocidad\[8\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[9\] yo.vhd(43) " "Inferred latch for \"velocidad\[9\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[10\] yo.vhd(43) " "Inferred latch for \"velocidad\[10\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[11\] yo.vhd(43) " "Inferred latch for \"velocidad\[11\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[12\] yo.vhd(43) " "Inferred latch for \"velocidad\[12\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[13\] yo.vhd(43) " "Inferred latch for \"velocidad\[13\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[14\] yo.vhd(43) " "Inferred latch for \"velocidad\[14\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[15\] yo.vhd(43) " "Inferred latch for \"velocidad\[15\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[16\] yo.vhd(43) " "Inferred latch for \"velocidad\[16\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[17\] yo.vhd(43) " "Inferred latch for \"velocidad\[17\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[18\] yo.vhd(43) " "Inferred latch for \"velocidad\[18\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[19\] yo.vhd(43) " "Inferred latch for \"velocidad\[19\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029675 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[20\] yo.vhd(43) " "Inferred latch for \"velocidad\[20\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[21\] yo.vhd(43) " "Inferred latch for \"velocidad\[21\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[22\] yo.vhd(43) " "Inferred latch for \"velocidad\[22\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[23\] yo.vhd(43) " "Inferred latch for \"velocidad\[23\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[24\] yo.vhd(43) " "Inferred latch for \"velocidad\[24\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[25\] yo.vhd(43) " "Inferred latch for \"velocidad\[25\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[26\] yo.vhd(43) " "Inferred latch for \"velocidad\[26\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[27\] yo.vhd(43) " "Inferred latch for \"velocidad\[27\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[28\] yo.vhd(43) " "Inferred latch for \"velocidad\[28\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[29\] yo.vhd(43) " "Inferred latch for \"velocidad\[29\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[30\] yo.vhd(43) " "Inferred latch for \"velocidad\[30\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "velocidad\[31\] yo.vhd(43) " "Inferred latch for \"velocidad\[31\]\" at yo.vhd(43)" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006029676 "|yo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "unionSuma unionSuma:u1 A:arq " "Elaborating entity \"unionSuma\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\"" {  } { { "yo.vhd" "u1" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mul2x1sum unionSuma:u1\|mul2x1sum:u1 A:arq " "Elaborating entity \"mul2x1sum\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\|mul2x1sum:u1\"" {  } { { "unionsuma.vhd" "u1" { Text "C:/Users/miria/VLSI/PROYECTO1/unionsuma.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "suma unionSuma:u1\|suma:u2 A:arq " "Elaborating entity \"suma\" using architecture \"A:arq\" for hierarchy \"unionSuma:u1\|suma:u2\"" {  } { { "unionsuma.vhd" "u2" { Text "C:/Users/miria/VLSI/PROYECTO1/unionsuma.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "UL UL:u2 A:arq " "Elaborating entity \"UL\" using architecture \"A:arq\" for hierarchy \"UL:u2\"" {  } { { "yo.vhd" "u2" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mul2x1 mul2x1:u3 A:arq " "Elaborating entity \"mul2x1\" using architecture \"A:arq\" for hierarchy \"mul2x1:u3\"" {  } { { "yo.vhd" "u3" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divfm divfm:u4 A:arqdivfm " "Elaborating entity \"divfm\" using architecture \"A:arqdivfm\" for hierarchy \"divfm:u4\"" {  } { { "yo.vhd" "u4" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divfm divfm:u5 A:arqdivfm " "Elaborating entity \"divfm\" using architecture \"A:arqdivfm\" for hierarchy \"divfm:u5\"" {  } { { "yo.vhd" "u5" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "entrada entrada:u6 A:arqen " "Elaborating entity \"entrada\" using architecture \"A:arqen\" for hierarchy \"entrada:u6\"" {  } { { "yo.vhd" "u6" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "estados estados:u7 A:arqest " "Elaborating entity \"estados\" using architecture \"A:arqest\" for hierarchy \"estados:u7\"" {  } { { "yo.vhd" "u7" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029741 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dir estados.vhd(38) " "VHDL Process Statement warning at estados.vhd(38): signal \"dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "estados.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/estados.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669006029743 "|yo|estados:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "movimiento movimiento:u8 A:arqmov " "Elaborating entity \"movimiento\" using architecture \"A:arqmov\" for hierarchy \"movimiento:u8\"" {  } { { "yo.vhd" "u8" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006029744 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "entrada:u6\|Mux2 " "Found clock multiplexer entrada:u6\|Mux2" {  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/entrada.vhd" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1669006029940 "|yo|entrada:u6|Mux2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1669006029940 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[3\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[3\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[4\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[4\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[5\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[5\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[6\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[6\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[7\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[7\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[8\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[8\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[9\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[9\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[10\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[10\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[11\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[11\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[12\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[12\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[13\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[13\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[14\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[14\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[15\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[15\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[16\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[16\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[17\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[17\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[18\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[18\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[19\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[19\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[20\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[20\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[21\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[21\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[22\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[22\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[23\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[23\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[24\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[24\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[25\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[25\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[26\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[26\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[27\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[27\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[28\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[28\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[29\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[29\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "velocidad\[30\] velocidad\[31\] " "Duplicate LATCH primitive \"velocidad\[30\]\" merged with LATCH primitive \"velocidad\[31\]\"" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 43 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1669006030326 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1669006030326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Co GND " "Pin \"Co\" is stuck at GND" {  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669006030349 "|yo|Co"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669006030349 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669006030428 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669006030972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669006030972 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669006031073 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669006031073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669006031073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669006031073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669006031093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:47:11 2022 " "Processing ended: Sun Nov 20 22:47:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669006031093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669006031093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669006031093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669006031093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669006032447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669006032453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:47:12 2022 " "Processing started: Sun Nov 20 22:47:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669006032453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669006032453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off yo -c yo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off yo -c yo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669006032453 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669006032576 ""}
{ "Info" "0" "" "Project  = yo" {  } {  } 0 0 "Project  = yo" 0 0 "Fitter" 0 0 1669006032576 ""}
{ "Info" "0" "" "Revision = yo" {  } {  } 0 0 "Revision = yo" 0 0 "Fitter" 0 0 1669006032576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669006032666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669006032667 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "yo 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"yo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669006032674 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669006032721 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669006032721 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669006032948 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669006032981 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669006033173 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669006033173 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669006033198 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669006033198 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669006033200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669006033200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669006033200 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669006033200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669006033206 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 20 " "No exact pin location assignment(s) for 1 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669006033527 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669006033967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yo.sdc " "Synopsys Design Constraints File file not found: 'yo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669006033968 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669006033970 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669006033973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669006033974 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669006033978 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669006033991 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfm:u5\|clkl " "Destination node divfm:u5\|clkl" {  } { { "divfm.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/divfm.vhd" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1669006033991 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1669006033991 ""}  } { { "yo.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/yo.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669006033991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "entrada:u6\|Mux2  " "Automatically promoted node entrada:u6\|Mux2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1669006033991 ""}  } { { "entrada.vhd" "" { Text "C:/Users/miria/VLSI/PROYECTO1/entrada.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1669006033991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669006034369 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669006034369 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669006034369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669006034370 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669006034371 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669006034372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669006034372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669006034372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669006034373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669006034373 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669006034373 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669006034380 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669006034380 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669006034380 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 4 44 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 13 39 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 5 31 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669006034382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669006034382 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669006034382 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1669006034419 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1669006034419 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669006034419 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669006034436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669006035789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669006035890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669006035937 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669006037627 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669006037628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669006038042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/miria/VLSI/PROYECTO1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669006039481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669006039481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669006040032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669006040032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669006040036 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669006040225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669006040240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669006040506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669006040507 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669006040879 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669006041341 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1669006041561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/miria/VLSI/PROYECTO1/output_files/yo.fit.smsg " "Generated suppressed messages file C:/Users/miria/VLSI/PROYECTO1/output_files/yo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669006041652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5635 " "Peak virtual memory: 5635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669006042070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:47:22 2022 " "Processing ended: Sun Nov 20 22:47:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669006042070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669006042070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669006042070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669006042070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669006043179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669006043186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:47:23 2022 " "Processing started: Sun Nov 20 22:47:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669006043186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669006043186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off yo -c yo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off yo -c yo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669006043186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669006043472 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669006045958 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669006046099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669006046995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:47:26 2022 " "Processing ended: Sun Nov 20 22:47:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669006046995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669006046995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669006046995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669006046995 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669006047677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669006048245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669006048252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:47:27 2022 " "Processing started: Sun Nov 20 22:47:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669006048252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669006048252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yo -c yo " "Command: quartus_sta yo -c yo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669006048253 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669006048369 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669006048510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669006048510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006048550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006048550 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669006048778 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yo.sdc " "Synopsys Design Constraints File file not found: 'yo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669006048791 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006048791 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669006048792 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfm:u4\|clkl divfm:u4\|clkl " "create_clock -period 1.000 -name divfm:u4\|clkl divfm:u4\|clkl" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669006048792 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sel\[2\] sel\[2\] " "create_clock -period 1.000 -name sel\[2\] sel\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669006048792 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669006048792 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669006048793 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669006048794 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669006048796 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669006048807 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669006048812 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669006048812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.941 " "Worst-case setup slack is -3.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941             -70.188 clk  " "   -3.941             -70.188 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612              -1.725 divfm:u4\|clkl  " "   -1.612              -1.725 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.024              -1.024 sel\[2\]  " "   -1.024              -1.024 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006048816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.422 " "Worst-case hold slack is -0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -0.422 divfm:u4\|clkl  " "   -0.422              -0.422 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 sel\[2\]  " "    0.297               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006048819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669006048822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669006048824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.523 clk  " "   -3.000             -60.523 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -3.094 divfm:u4\|clkl  " "   -1.403              -3.094 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006048827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006048827 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669006048841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669006048863 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669006049249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669006049314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669006049319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.597 " "Worst-case setup slack is -3.597" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.597             -60.205 clk  " "   -3.597             -60.205 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597              -1.617 divfm:u4\|clkl  " "   -1.597              -1.617 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.840              -0.840 sel\[2\]  " "   -0.840              -0.840 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006049321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.385 " "Worst-case hold slack is -0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.385              -0.385 divfm:u4\|clkl  " "   -0.385              -0.385 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 sel\[2\]  " "    0.255               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk  " "    0.339               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006049326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669006049330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669006049333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.523 clk  " "   -3.000             -60.523 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -3.024 divfm:u4\|clkl  " "   -1.403              -3.024 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006049336 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669006049349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669006049504 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669006049506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.192 " "Worst-case setup slack is -1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.192              -7.844 clk  " "   -1.192              -7.844 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -0.286 divfm:u4\|clkl  " "   -0.286              -0.286 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 sel\[2\]  " "    0.172               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006049508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 sel\[2\]  " "    0.121               0.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 divfm:u4\|clkl  " "    0.153               0.000 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk  " "    0.166               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006049510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669006049513 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669006049516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.444 clk  " "   -3.000             -45.444 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 sel\[2\]  " "   -3.000              -3.000 sel\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 divfm:u4\|clkl  " "   -1.000              -2.000 divfm:u4\|clkl " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669006049519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669006049519 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669006050228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669006050228 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669006050273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:47:30 2022 " "Processing ended: Sun Nov 20 22:47:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669006050273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669006050273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669006050273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669006050273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669006051331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669006051338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 20 22:47:31 2022 " "Processing started: Sun Nov 20 22:47:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669006051338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669006051338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off yo -c yo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off yo -c yo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669006051338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669006051732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yo.vo C:/Users/miria/VLSI/PROYECTO1/simulation/modelsim/ simulation " "Generated file yo.vo in folder \"C:/Users/miria/VLSI/PROYECTO1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669006051797 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669006051826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 20 22:47:31 2022 " "Processing ended: Sun Nov 20 22:47:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669006051826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669006051826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669006051826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669006051826 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669006052476 ""}
