Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr 19 11:13:50 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------+----------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |   Enable Signal   |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------+----------------------------------------+------------------+----------------+--------------+
|  cEng_pixel_BUFG    |                   | Inst_vga_gen/queue_reg[15][hSync]__0_1 |                2 |              4 |         2.00 |
|  cEng_pixel_BUFG    |                   | Inst_vga_gen/eqOp                      |                3 |             12 |         4.00 |
|  cEng_pixel_BUFG    | Inst_vga_gen/eqOp | Inst_vga_gen/n[vCounter]               |                3 |             12 |         4.00 |
|  cEng_pixel_BUFG    |                   | Inst_vga_gen/p_1_in[0]                 |               19 |             25 |         1.32 |
|  CLK24MHZ_IBUF_BUFG |                   |                                        |               10 |             30 |         3.00 |
|  cEng_pixel_BUFG    |                   |                                        |               28 |             94 |         3.36 |
+---------------------+-------------------+----------------------------------------+------------------+----------------+--------------+


