{"vcs1":{"timestamp_begin":1713788537.492877143, "rt":5.23, "ut":4.88, "st":0.16}}
{"vcselab":{"timestamp_begin":1713788542.785623423, "rt":0.20, "ut":0.14, "st":0.05}}
{"link":{"timestamp_begin":1713788543.035561810, "rt":0.30, "ut":0.17, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713788537.117027022}
{"VCS_COMP_START_TIME": 1713788537.117027022}
{"VCS_COMP_END_TIME": 1713788543.579178244}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_acc+all -timescale=1ns/1ps -l com.log -LDFLAGS -Wl,--no-as-needed -sverilog -ntb_opts uvm-1.2 -f rtl_list.f -f dv_env_list.f top_tb.sv"}
{"vcs1": {"peak_mem": 107572}}
{"stitch_vcselab": {"peak_mem": 107620}}
