
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.159965                       # Number of seconds simulated
sim_ticks                                159964660500                       # Number of ticks simulated
final_tick                               159964660500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90794                       # Simulator instruction rate (inst/s)
host_op_rate                                   408149                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              208993875                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652992                       # Number of bytes of host memory used
host_seconds                                   765.40                       # Real time elapsed on the host
sim_insts                                    69493748                       # Number of instructions simulated
sim_ops                                     312398589                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          104384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              156096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51712                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              808                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1631                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2439                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             323271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             652544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 975816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        323271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            323271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            323271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            652544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                975816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1631.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5088                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2440                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  156160                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   156160                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                292                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                222                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 80                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                72                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               141                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   159964622500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2440                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1774                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      593                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       70                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          604                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     255.152318                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    146.938274                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    307.252776                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           288     47.68%     47.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          133     22.02%     69.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           60      9.93%     79.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           21      3.48%     83.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      2.48%     85.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      1.66%     87.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      2.15%     89.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      0.83%     90.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           59      9.77%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           604                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        51776                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       104384                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 323671.489928864641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 652544.128645214136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1631                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26662500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     92646000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32957.35                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     56803.19                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      73558500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                119308500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12200000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      30146.93                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 48896.93                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1830                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  75.00                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    65559271.52                       # Average gap between requests
system.mem_ctrl.pageHitRate                     75.00                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2934540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1555950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 11102700                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          116166960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              40162770                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              10104480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        361232940                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        225184800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       38075172240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             38843617380                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.826242                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          159850305750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      21774500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       49140000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  158471679500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    586418000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       43440250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    792208250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1420860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6318900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              15255480                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2361120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        106114620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         11767680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       38319361440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             38486692650                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.594970                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          159924626000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5029500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        9880000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  159661705000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     30643500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24694250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    232708250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                23264084                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23264084                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53511                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11696029                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     653                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                355                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        11696029                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           11656635                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            39394                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1824                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    34769244                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5836787                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    11655484                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            82                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        319929322                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             271758                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       69817424                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    23264084                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11657288                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     319563744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  107370                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                  11655484                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1412                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          319889267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.980447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.138458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6254746      1.96%      1.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                313634521     98.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            319889267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072716                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.218228                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  6110640                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                161521                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 313542971                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20450                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  53685                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              313512125                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 51296                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  53685                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  6222227                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   68098                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1627                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 313448753                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 94877                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              313407345                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 52183                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    585                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  81936                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             2120                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           446812462                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1113684162                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        655565277                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              7525                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             445426740                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1385722                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 47                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     12368                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             34820891                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5872588                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          17344385                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               17                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  313303535                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 312770560                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             83276                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          905017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2300771                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     319889267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.977746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.147507                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7118707      2.23%      2.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           312770560     97.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       319889267                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           5795140      1.85%      1.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             225822494     72.20%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              40527066     12.96%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 179      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  361      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  758      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  829      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 529      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 80      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34781792     11.12%     98.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5839394      1.87%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1149      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            766      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              312770560                       # Type of FU issued
system.cpu.iq.rate                           0.977624                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          945504178                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         314202804                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    312648725                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9485                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5993                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4487                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              306970712                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4708                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11529992                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       101926                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1313                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        46698                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  53685                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   44005                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1140                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           313303607                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             47977                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              34820891                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5872588                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 46                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   603                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            173                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          24077                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        30789                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                54866                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             312680661                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              34769237                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89899                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     40606024                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 23176498                       # Number of branches executed
system.cpu.iew.exec_stores                    5836787                       # Number of stores executed
system.cpu.iew.exec_rate                     0.977343                       # Inst execution rate
system.cpu.iew.wb_sent                      312675844                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     312653212                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 277814563                       # num instructions producing a value
system.cpu.iew.wb_consumers                 716340634                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.977257                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.387825                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          853581                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             53511                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    319830990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.976761                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.150660                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7432401      2.32%      2.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    312398589     97.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    319830990                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             69493748                       # Number of instructions committed
system.cpu.commit.committedOps              312398589                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40544855                       # Number of memory references committed
system.cpu.commit.loads                      34718965                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   23166531                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4033                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 306601875                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  570                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      5794691      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        225555672     72.20%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         40500978     12.96%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            108      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             330      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             636      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             734      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            506      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            64      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        34718043     11.11%     98.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        5825204      1.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          686      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         312398589                       # Class of committed instruction
system.cpu.commit.bw_lim_events             312398589                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    320684571                       # The number of ROB reads
system.cpu.rob.rob_writes                   626562628                       # The number of ROB writes
system.cpu.timesIdled                             714                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    69493748                       # Number of Instructions Simulated
system.cpu.committedOps                     312398589                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.603714                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.603714                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.217216                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.217216                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                653920196                       # number of integer regfile reads
system.cpu.int_regfile_writes               364686383                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6599                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3335                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 381558805                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 81090335                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75399471                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29058740                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8502                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3417.871089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          58138104                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         58138104                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     23226254                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        23226254                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5823836                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5823836                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data     29050090                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29050090                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     29050090                       # number of overall hits
system.cpu.dcache.overall_hits::total        29050090                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12657                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2054                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14711                       # number of overall misses
system.cpu.dcache.overall_misses::total         14711                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    427003500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    427003500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    107395999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107395999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    534399499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    534399499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    534399499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    534399499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     23238911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     23238911                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      5825890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5825890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     29064801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     29064801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     29064801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     29064801                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000545                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000545                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000353                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000506                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000506                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000506                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000506                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33736.548945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33736.548945                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52286.270204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52286.270204                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36326.524302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36326.524302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36326.524302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36326.524302                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               280                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.321429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5330                       # number of writebacks
system.cpu.dcache.writebacks::total              5330                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6047                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6061                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6061                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6061                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6610                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6610                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2040                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2040                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         8650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8650                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    195683017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    195683017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    105195999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    105195999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    300879016                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    300879016                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    300879016                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    300879016                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000298                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000298                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000298                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000298                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29604.087292                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29604.087292                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51566.666176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51566.666176                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34783.701272                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34783.701272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34783.701272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34783.701272                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8486                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999897                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11655198                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6103                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1909.748976                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999897                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23317071                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23317071                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     11649095                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11649095                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     11649095                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11649095                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11649095                       # number of overall hits
system.cpu.icache.overall_hits::total        11649095                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6389                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6389                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6389                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6389                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6389                       # number of overall misses
system.cpu.icache.overall_misses::total          6389                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    190024000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    190024000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    190024000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    190024000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    190024000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    190024000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11655484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11655484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     11655484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11655484                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11655484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11655484                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000548                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000548                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000548                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000548                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000548                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000548                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29742.369698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29742.369698                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29742.369698                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29742.369698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29742.369698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29742.369698                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     1.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6104                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6104                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    176543500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    176543500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    176543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    176543500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    176543500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    176543500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000524                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000524                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28922.591743                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28922.591743                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28922.591743                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28922.591743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28922.591743                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28922.591743                       # average overall mshr miss latency
system.cpu.icache.replacements                   6087                       # number of replacements
system.l2bus.snoop_filter.tot_requests          29330                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        14724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1146                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               12713                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          7048                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             14039                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               151                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1892                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1892                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          12714                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        18293                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25641                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   43934                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       390528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       885248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1275776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              6515                       # Total snoops (count)
system.l2bus.snoopTraffic                      110016                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              21271                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054205                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.226428                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    20118     94.58%     94.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1153      5.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                21271                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             25325000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            15355803                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            21359790                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.996230                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19934                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6641                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.001656                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     5.115550                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    47.233451                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    75.647229                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.039965                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.369011                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.590994                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999971                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                46511                       # Number of tag accesses
system.l2cache.tags.data_accesses               46511                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         5330                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5330                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1192                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1192                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3267                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3882                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7149                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3267                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5074                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8341                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3267                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5074                       # number of overall hits
system.l2cache.overall_hits::total               8341                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          700                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            700                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         2836                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2728                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5564                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          2836                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3428                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              6264                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2836                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3428                       # number of overall misses
system.l2cache.overall_misses::total             6264                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     88918500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     88918500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133260000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    142660500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    275920500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    133260000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    231579000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    364839000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133260000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    231579000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    364839000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         5330                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5330                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1892                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1892                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6103                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6610                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12713                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6103                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8502                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           14605                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6103                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8502                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          14605                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.369979                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.369979                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.464689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.412708                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.437662                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.464689                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.403199                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.428894                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.464689                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.403199                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.428894                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 127026.428571                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 127026.428571                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 46988.716502                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 52294.904692                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 49590.312725                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 46988.716502                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67555.134189                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 58243.773946                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 46988.716502                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67555.134189                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 58243.773946                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1718                       # number of writebacks
system.l2cache.writebacks::total                 1718                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          700                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2836                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2728                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5564                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         2836                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3428                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         6264                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2836                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3428                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         6264                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     87518500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     87518500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    127590000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    137204500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    264794500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    127590000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    224723000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    352313000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    127590000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    224723000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    352313000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.369979                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.369979                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.464689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.412708                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.437662                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.464689                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.403199                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.428894                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.464689                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.403199                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.428894                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 125026.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 125026.428571                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 44989.421721                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 50294.904692                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 47590.672178                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 44989.421721                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 65555.134189                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56244.093231                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 44989.421721                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 65555.134189                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56244.093231                       # average overall mshr miss latency
system.l2cache.replacements                      6513                       # number of replacements
system.l3bus.snoop_filter.tot_requests          11677                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         6039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                5563                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1716                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3728                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                700                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               700                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           5564                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        17940                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       510656                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                31                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               6295                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000159                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.012604                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     6294     99.98%     99.98% # Request fanout histogram
system.l3bus.snoop_fanout::1                        1      0.02%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 6295                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              9270500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            15657500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2321.056188                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   7979                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2439                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 3.271423                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   732.615719                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1588.440469                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.178861                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.387803                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.566664                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2408                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2335                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                34359                       # Number of tag accesses
system.l3cache.tags.data_accesses               34359                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1716                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1716                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          153                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              153                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2027                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1644                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3671                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2027                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            1797                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                3824                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2027                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           1797                       # number of overall hits
system.l3cache.overall_hits::total               3824                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          547                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            547                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          809                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         1084                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1893                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           809                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          1631                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2440                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          809                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         1631                       # number of overall misses
system.l3cache.overall_misses::total             2440                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     77654500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     77654500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     56706000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     75670500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    132376500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     56706000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    153325000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    210031000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     56706000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    153325000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    210031000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1716                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1716                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          700                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2836                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         2728                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         5564                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         2836                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         3428                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            6264                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2836                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         3428                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           6264                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.781429                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.781429                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.285261                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.397361                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.340223                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.285261                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.475788                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.389527                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.285261                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.475788                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.389527                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 141964.351005                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 141964.351005                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70093.943140                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69806.734317                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69929.477021                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70093.943140                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 94006.744329                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 86078.278689                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70093.943140                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 94006.744329                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 86078.278689                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          547                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          547                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          809                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         1084                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1893                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          809                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         1631                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2440                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          809                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         1631                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2440                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     76560500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     76560500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     55090000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     73502500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    128592500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     55090000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    150063000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    205153000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     55090000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    150063000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    205153000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.781429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.781429                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.285261                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.397361                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.340223                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.285261                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.475788                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.389527                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.285261                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.475788                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.389527                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 139964.351005                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 139964.351005                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68096.415328                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67806.734317                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67930.533545                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68096.415328                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 92006.744329                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 84079.098361                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68096.415328                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 92006.744329                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 84079.098361                       # average overall mshr miss latency
system.l3cache.replacements                        31                       # number of replacements
system.membus.snoop_filter.tot_requests          2471                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           31                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 159964660500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1892                       # Transaction distribution
system.membus.trans_dist::CleanEvict               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq               547                       # Transaction distribution
system.membus.trans_dist::ReadExResp              547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1893                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4910                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       156096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       156096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  156096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2440                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1235500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6601750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
