{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-30-36/tmp/6ba1211dd78b4969989012b2361e20be.lib ",
   "modules": {
      "\\simple_mult": {
         "num_wires":         341,
         "num_wire_bits":     370,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         354,
         "num_cells_by_type": {
            "$_ANDNOT_": 97,
            "$_AND_": 55,
            "$_NAND_": 25,
            "$_NOR_": 12,
            "$_NOT_": 7,
            "$_ORNOT_": 10,
            "$_OR_": 37,
            "$_XNOR_": 25,
            "$_XOR_": 86
         }
      }
   },
      "design": {
         "num_wires":         341,
         "num_wire_bits":     370,
         "num_pub_wires":     3,
         "num_pub_wire_bits": 32,
         "num_ports":         3,
         "num_port_bits":     32,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         354,
         "num_cells_by_type": {
            "$_ANDNOT_": 97,
            "$_AND_": 55,
            "$_NAND_": 25,
            "$_NOR_": 12,
            "$_NOT_": 7,
            "$_ORNOT_": 10,
            "$_OR_": 37,
            "$_XNOR_": 25,
            "$_XOR_": 86
         }
      }
}

