
h7_bootloader_bootloader_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c0a4  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0810c33c  0810c33c  0000d33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0810c374  0810c374  0000d374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0810c37c  0810c37c  0000d37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0810c380  0810c380  0000d380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  10000000  0810c384  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDescripSection 00000060  10000010  0810c394  0000e010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDescripSection 00000060  10000070  0810c3f4  0000e070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  100000d0  0810c454  0000e0d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  100007e0  0810c454  0000e7e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e0d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d2a0  00000000  00000000  0000e100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000465d  00000000  00000000  0003b3a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002490  00000000  00000000  0003fa00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c9a  00000000  00000000  00041e90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000492d1  00000000  00000000  00043b2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ddcc  00000000  00000000  0008cdfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001dae97  00000000  00000000  000babc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00295a5e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a110  00000000  00000000  00295aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0029fbb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	100000d0 	.word	0x100000d0
 81002b4:	00000000 	.word	0x00000000
 81002b8:	0810c324 	.word	0x0810c324

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	100000d4 	.word	0x100000d4
 81002d4:	0810c324 	.word	0x0810c324

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b988 	b.w	8100600 <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	468e      	mov	lr, r1
 8100310:	4604      	mov	r4, r0
 8100312:	4688      	mov	r8, r1
 8100314:	2b00      	cmp	r3, #0
 8100316:	d14a      	bne.n	81003ae <__udivmoddi4+0xa6>
 8100318:	428a      	cmp	r2, r1
 810031a:	4617      	mov	r7, r2
 810031c:	d962      	bls.n	81003e4 <__udivmoddi4+0xdc>
 810031e:	fab2 f682 	clz	r6, r2
 8100322:	b14e      	cbz	r6, 8100338 <__udivmoddi4+0x30>
 8100324:	f1c6 0320 	rsb	r3, r6, #32
 8100328:	fa01 f806 	lsl.w	r8, r1, r6
 810032c:	fa20 f303 	lsr.w	r3, r0, r3
 8100330:	40b7      	lsls	r7, r6
 8100332:	ea43 0808 	orr.w	r8, r3, r8
 8100336:	40b4      	lsls	r4, r6
 8100338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 810033c:	fa1f fc87 	uxth.w	ip, r7
 8100340:	fbb8 f1fe 	udiv	r1, r8, lr
 8100344:	0c23      	lsrs	r3, r4, #16
 8100346:	fb0e 8811 	mls	r8, lr, r1, r8
 810034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 810034e:	fb01 f20c 	mul.w	r2, r1, ip
 8100352:	429a      	cmp	r2, r3
 8100354:	d909      	bls.n	810036a <__udivmoddi4+0x62>
 8100356:	18fb      	adds	r3, r7, r3
 8100358:	f101 30ff 	add.w	r0, r1, #4294967295
 810035c:	f080 80ea 	bcs.w	8100534 <__udivmoddi4+0x22c>
 8100360:	429a      	cmp	r2, r3
 8100362:	f240 80e7 	bls.w	8100534 <__udivmoddi4+0x22c>
 8100366:	3902      	subs	r1, #2
 8100368:	443b      	add	r3, r7
 810036a:	1a9a      	subs	r2, r3, r2
 810036c:	b2a3      	uxth	r3, r4
 810036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8100372:	fb0e 2210 	mls	r2, lr, r0, r2
 8100376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810037a:	fb00 fc0c 	mul.w	ip, r0, ip
 810037e:	459c      	cmp	ip, r3
 8100380:	d909      	bls.n	8100396 <__udivmoddi4+0x8e>
 8100382:	18fb      	adds	r3, r7, r3
 8100384:	f100 32ff 	add.w	r2, r0, #4294967295
 8100388:	f080 80d6 	bcs.w	8100538 <__udivmoddi4+0x230>
 810038c:	459c      	cmp	ip, r3
 810038e:	f240 80d3 	bls.w	8100538 <__udivmoddi4+0x230>
 8100392:	443b      	add	r3, r7
 8100394:	3802      	subs	r0, #2
 8100396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 810039a:	eba3 030c 	sub.w	r3, r3, ip
 810039e:	2100      	movs	r1, #0
 81003a0:	b11d      	cbz	r5, 81003aa <__udivmoddi4+0xa2>
 81003a2:	40f3      	lsrs	r3, r6
 81003a4:	2200      	movs	r2, #0
 81003a6:	e9c5 3200 	strd	r3, r2, [r5]
 81003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ae:	428b      	cmp	r3, r1
 81003b0:	d905      	bls.n	81003be <__udivmoddi4+0xb6>
 81003b2:	b10d      	cbz	r5, 81003b8 <__udivmoddi4+0xb0>
 81003b4:	e9c5 0100 	strd	r0, r1, [r5]
 81003b8:	2100      	movs	r1, #0
 81003ba:	4608      	mov	r0, r1
 81003bc:	e7f5      	b.n	81003aa <__udivmoddi4+0xa2>
 81003be:	fab3 f183 	clz	r1, r3
 81003c2:	2900      	cmp	r1, #0
 81003c4:	d146      	bne.n	8100454 <__udivmoddi4+0x14c>
 81003c6:	4573      	cmp	r3, lr
 81003c8:	d302      	bcc.n	81003d0 <__udivmoddi4+0xc8>
 81003ca:	4282      	cmp	r2, r0
 81003cc:	f200 8105 	bhi.w	81005da <__udivmoddi4+0x2d2>
 81003d0:	1a84      	subs	r4, r0, r2
 81003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 81003d6:	2001      	movs	r0, #1
 81003d8:	4690      	mov	r8, r2
 81003da:	2d00      	cmp	r5, #0
 81003dc:	d0e5      	beq.n	81003aa <__udivmoddi4+0xa2>
 81003de:	e9c5 4800 	strd	r4, r8, [r5]
 81003e2:	e7e2      	b.n	81003aa <__udivmoddi4+0xa2>
 81003e4:	2a00      	cmp	r2, #0
 81003e6:	f000 8090 	beq.w	810050a <__udivmoddi4+0x202>
 81003ea:	fab2 f682 	clz	r6, r2
 81003ee:	2e00      	cmp	r6, #0
 81003f0:	f040 80a4 	bne.w	810053c <__udivmoddi4+0x234>
 81003f4:	1a8a      	subs	r2, r1, r2
 81003f6:	0c03      	lsrs	r3, r0, #16
 81003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 81003fc:	b280      	uxth	r0, r0
 81003fe:	b2bc      	uxth	r4, r7
 8100400:	2101      	movs	r1, #1
 8100402:	fbb2 fcfe 	udiv	ip, r2, lr
 8100406:	fb0e 221c 	mls	r2, lr, ip, r2
 810040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 810040e:	fb04 f20c 	mul.w	r2, r4, ip
 8100412:	429a      	cmp	r2, r3
 8100414:	d907      	bls.n	8100426 <__udivmoddi4+0x11e>
 8100416:	18fb      	adds	r3, r7, r3
 8100418:	f10c 38ff 	add.w	r8, ip, #4294967295
 810041c:	d202      	bcs.n	8100424 <__udivmoddi4+0x11c>
 810041e:	429a      	cmp	r2, r3
 8100420:	f200 80e0 	bhi.w	81005e4 <__udivmoddi4+0x2dc>
 8100424:	46c4      	mov	ip, r8
 8100426:	1a9b      	subs	r3, r3, r2
 8100428:	fbb3 f2fe 	udiv	r2, r3, lr
 810042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8100430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8100434:	fb02 f404 	mul.w	r4, r2, r4
 8100438:	429c      	cmp	r4, r3
 810043a:	d907      	bls.n	810044c <__udivmoddi4+0x144>
 810043c:	18fb      	adds	r3, r7, r3
 810043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8100442:	d202      	bcs.n	810044a <__udivmoddi4+0x142>
 8100444:	429c      	cmp	r4, r3
 8100446:	f200 80ca 	bhi.w	81005de <__udivmoddi4+0x2d6>
 810044a:	4602      	mov	r2, r0
 810044c:	1b1b      	subs	r3, r3, r4
 810044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8100452:	e7a5      	b.n	81003a0 <__udivmoddi4+0x98>
 8100454:	f1c1 0620 	rsb	r6, r1, #32
 8100458:	408b      	lsls	r3, r1
 810045a:	fa22 f706 	lsr.w	r7, r2, r6
 810045e:	431f      	orrs	r7, r3
 8100460:	fa0e f401 	lsl.w	r4, lr, r1
 8100464:	fa20 f306 	lsr.w	r3, r0, r6
 8100468:	fa2e fe06 	lsr.w	lr, lr, r6
 810046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8100470:	4323      	orrs	r3, r4
 8100472:	fa00 f801 	lsl.w	r8, r0, r1
 8100476:	fa1f fc87 	uxth.w	ip, r7
 810047a:	fbbe f0f9 	udiv	r0, lr, r9
 810047e:	0c1c      	lsrs	r4, r3, #16
 8100480:	fb09 ee10 	mls	lr, r9, r0, lr
 8100484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8100488:	fb00 fe0c 	mul.w	lr, r0, ip
 810048c:	45a6      	cmp	lr, r4
 810048e:	fa02 f201 	lsl.w	r2, r2, r1
 8100492:	d909      	bls.n	81004a8 <__udivmoddi4+0x1a0>
 8100494:	193c      	adds	r4, r7, r4
 8100496:	f100 3aff 	add.w	sl, r0, #4294967295
 810049a:	f080 809c 	bcs.w	81005d6 <__udivmoddi4+0x2ce>
 810049e:	45a6      	cmp	lr, r4
 81004a0:	f240 8099 	bls.w	81005d6 <__udivmoddi4+0x2ce>
 81004a4:	3802      	subs	r0, #2
 81004a6:	443c      	add	r4, r7
 81004a8:	eba4 040e 	sub.w	r4, r4, lr
 81004ac:	fa1f fe83 	uxth.w	lr, r3
 81004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 81004b4:	fb09 4413 	mls	r4, r9, r3, r4
 81004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 81004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 81004c0:	45a4      	cmp	ip, r4
 81004c2:	d908      	bls.n	81004d6 <__udivmoddi4+0x1ce>
 81004c4:	193c      	adds	r4, r7, r4
 81004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 81004ca:	f080 8082 	bcs.w	81005d2 <__udivmoddi4+0x2ca>
 81004ce:	45a4      	cmp	ip, r4
 81004d0:	d97f      	bls.n	81005d2 <__udivmoddi4+0x2ca>
 81004d2:	3b02      	subs	r3, #2
 81004d4:	443c      	add	r4, r7
 81004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 81004da:	eba4 040c 	sub.w	r4, r4, ip
 81004de:	fba0 ec02 	umull	lr, ip, r0, r2
 81004e2:	4564      	cmp	r4, ip
 81004e4:	4673      	mov	r3, lr
 81004e6:	46e1      	mov	r9, ip
 81004e8:	d362      	bcc.n	81005b0 <__udivmoddi4+0x2a8>
 81004ea:	d05f      	beq.n	81005ac <__udivmoddi4+0x2a4>
 81004ec:	b15d      	cbz	r5, 8100506 <__udivmoddi4+0x1fe>
 81004ee:	ebb8 0203 	subs.w	r2, r8, r3
 81004f2:	eb64 0409 	sbc.w	r4, r4, r9
 81004f6:	fa04 f606 	lsl.w	r6, r4, r6
 81004fa:	fa22 f301 	lsr.w	r3, r2, r1
 81004fe:	431e      	orrs	r6, r3
 8100500:	40cc      	lsrs	r4, r1
 8100502:	e9c5 6400 	strd	r6, r4, [r5]
 8100506:	2100      	movs	r1, #0
 8100508:	e74f      	b.n	81003aa <__udivmoddi4+0xa2>
 810050a:	fbb1 fcf2 	udiv	ip, r1, r2
 810050e:	0c01      	lsrs	r1, r0, #16
 8100510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8100514:	b280      	uxth	r0, r0
 8100516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 810051a:	463b      	mov	r3, r7
 810051c:	4638      	mov	r0, r7
 810051e:	463c      	mov	r4, r7
 8100520:	46b8      	mov	r8, r7
 8100522:	46be      	mov	lr, r7
 8100524:	2620      	movs	r6, #32
 8100526:	fbb1 f1f7 	udiv	r1, r1, r7
 810052a:	eba2 0208 	sub.w	r2, r2, r8
 810052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8100532:	e766      	b.n	8100402 <__udivmoddi4+0xfa>
 8100534:	4601      	mov	r1, r0
 8100536:	e718      	b.n	810036a <__udivmoddi4+0x62>
 8100538:	4610      	mov	r0, r2
 810053a:	e72c      	b.n	8100396 <__udivmoddi4+0x8e>
 810053c:	f1c6 0220 	rsb	r2, r6, #32
 8100540:	fa2e f302 	lsr.w	r3, lr, r2
 8100544:	40b7      	lsls	r7, r6
 8100546:	40b1      	lsls	r1, r6
 8100548:	fa20 f202 	lsr.w	r2, r0, r2
 810054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8100550:	430a      	orrs	r2, r1
 8100552:	fbb3 f8fe 	udiv	r8, r3, lr
 8100556:	b2bc      	uxth	r4, r7
 8100558:	fb0e 3318 	mls	r3, lr, r8, r3
 810055c:	0c11      	lsrs	r1, r2, #16
 810055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100562:	fb08 f904 	mul.w	r9, r8, r4
 8100566:	40b0      	lsls	r0, r6
 8100568:	4589      	cmp	r9, r1
 810056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 810056e:	b280      	uxth	r0, r0
 8100570:	d93e      	bls.n	81005f0 <__udivmoddi4+0x2e8>
 8100572:	1879      	adds	r1, r7, r1
 8100574:	f108 3cff 	add.w	ip, r8, #4294967295
 8100578:	d201      	bcs.n	810057e <__udivmoddi4+0x276>
 810057a:	4589      	cmp	r9, r1
 810057c:	d81f      	bhi.n	81005be <__udivmoddi4+0x2b6>
 810057e:	eba1 0109 	sub.w	r1, r1, r9
 8100582:	fbb1 f9fe 	udiv	r9, r1, lr
 8100586:	fb09 f804 	mul.w	r8, r9, r4
 810058a:	fb0e 1119 	mls	r1, lr, r9, r1
 810058e:	b292      	uxth	r2, r2
 8100590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8100594:	4542      	cmp	r2, r8
 8100596:	d229      	bcs.n	81005ec <__udivmoddi4+0x2e4>
 8100598:	18ba      	adds	r2, r7, r2
 810059a:	f109 31ff 	add.w	r1, r9, #4294967295
 810059e:	d2c4      	bcs.n	810052a <__udivmoddi4+0x222>
 81005a0:	4542      	cmp	r2, r8
 81005a2:	d2c2      	bcs.n	810052a <__udivmoddi4+0x222>
 81005a4:	f1a9 0102 	sub.w	r1, r9, #2
 81005a8:	443a      	add	r2, r7
 81005aa:	e7be      	b.n	810052a <__udivmoddi4+0x222>
 81005ac:	45f0      	cmp	r8, lr
 81005ae:	d29d      	bcs.n	81004ec <__udivmoddi4+0x1e4>
 81005b0:	ebbe 0302 	subs.w	r3, lr, r2
 81005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 81005b8:	3801      	subs	r0, #1
 81005ba:	46e1      	mov	r9, ip
 81005bc:	e796      	b.n	81004ec <__udivmoddi4+0x1e4>
 81005be:	eba7 0909 	sub.w	r9, r7, r9
 81005c2:	4449      	add	r1, r9
 81005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 81005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 81005cc:	fb09 f804 	mul.w	r8, r9, r4
 81005d0:	e7db      	b.n	810058a <__udivmoddi4+0x282>
 81005d2:	4673      	mov	r3, lr
 81005d4:	e77f      	b.n	81004d6 <__udivmoddi4+0x1ce>
 81005d6:	4650      	mov	r0, sl
 81005d8:	e766      	b.n	81004a8 <__udivmoddi4+0x1a0>
 81005da:	4608      	mov	r0, r1
 81005dc:	e6fd      	b.n	81003da <__udivmoddi4+0xd2>
 81005de:	443b      	add	r3, r7
 81005e0:	3a02      	subs	r2, #2
 81005e2:	e733      	b.n	810044c <__udivmoddi4+0x144>
 81005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 81005e8:	443b      	add	r3, r7
 81005ea:	e71c      	b.n	8100426 <__udivmoddi4+0x11e>
 81005ec:	4649      	mov	r1, r9
 81005ee:	e79c      	b.n	810052a <__udivmoddi4+0x222>
 81005f0:	eba1 0109 	sub.w	r1, r1, r9
 81005f4:	46c4      	mov	ip, r8
 81005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 81005fa:	fb09 f804 	mul.w	r8, r9, r4
 81005fe:	e7c4      	b.n	810058a <__udivmoddi4+0x282>

08100600 <__aeabi_idiv0>:
 8100600:	4770      	bx	lr
 8100602:	bf00      	nop

08100604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8100604:	b480      	push	{r7}
 8100606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8100608:	4b09      	ldr	r3, [pc, #36]	@ (8100630 <SystemInit+0x2c>)
 810060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810060e:	4a08      	ldr	r2, [pc, #32]	@ (8100630 <SystemInit+0x2c>)
 8100610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8100614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8100618:	4b05      	ldr	r3, [pc, #20]	@ (8100630 <SystemInit+0x2c>)
 810061a:	691b      	ldr	r3, [r3, #16]
 810061c:	4a04      	ldr	r2, [pc, #16]	@ (8100630 <SystemInit+0x2c>)
 810061e:	f043 0310 	orr.w	r3, r3, #16
 8100622:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100624:	bf00      	nop
 8100626:	46bd      	mov	sp, r7
 8100628:	f85d 7b04 	ldr.w	r7, [sp], #4
 810062c:	4770      	bx	lr
 810062e:	bf00      	nop
 8100630:	e000ed00 	.word	0xe000ed00

08100634 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100634:	b480      	push	{r7}
 8100636:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8100638:	4b09      	ldr	r3, [pc, #36]	@ (8100660 <ExitRun0Mode+0x2c>)
 810063a:	68db      	ldr	r3, [r3, #12]
 810063c:	4a08      	ldr	r2, [pc, #32]	@ (8100660 <ExitRun0Mode+0x2c>)
 810063e:	f023 0302 	bic.w	r3, r3, #2
 8100642:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100644:	bf00      	nop
 8100646:	4b06      	ldr	r3, [pc, #24]	@ (8100660 <ExitRun0Mode+0x2c>)
 8100648:	685b      	ldr	r3, [r3, #4]
 810064a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810064e:	2b00      	cmp	r3, #0
 8100650:	d0f9      	beq.n	8100646 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8100652:	bf00      	nop
 8100654:	bf00      	nop
 8100656:	46bd      	mov	sp, r7
 8100658:	f85d 7b04 	ldr.w	r7, [sp], #4
 810065c:	4770      	bx	lr
 810065e:	bf00      	nop
 8100660:	58024800 	.word	0x58024800

08100664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100664:	b580      	push	{r7, lr}
 8100666:	b082      	sub	sp, #8
 8100668:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 810066a:	4b2a      	ldr	r3, [pc, #168]	@ (8100714 <main+0xb0>)
 810066c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100670:	4a28      	ldr	r2, [pc, #160]	@ (8100714 <main+0xb0>)
 8100672:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8100676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810067a:	4b26      	ldr	r3, [pc, #152]	@ (8100714 <main+0xb0>)
 810067c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100680:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8100684:	607b      	str	r3, [r7, #4]
 8100686:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100688:	2001      	movs	r0, #1
 810068a:	f004 f823 	bl	81046d4 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810068e:	f004 f8ad 	bl	81047ec <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 8100692:	2201      	movs	r2, #1
 8100694:	2102      	movs	r1, #2
 8100696:	2000      	movs	r0, #0
 8100698:	f004 f82e 	bl	81046f8 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 810069c:	4b1e      	ldr	r3, [pc, #120]	@ (8100718 <main+0xb4>)
 810069e:	681b      	ldr	r3, [r3, #0]
 81006a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 81006a4:	2b70      	cmp	r3, #112	@ 0x70
 81006a6:	d108      	bne.n	81006ba <main+0x56>
 81006a8:	4b1c      	ldr	r3, [pc, #112]	@ (810071c <main+0xb8>)
 81006aa:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 81006ae:	4a1b      	ldr	r2, [pc, #108]	@ (810071c <main+0xb8>)
 81006b0:	f043 0301 	orr.w	r3, r3, #1
 81006b4:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 81006b8:	e007      	b.n	81006ca <main+0x66>
 81006ba:	4b18      	ldr	r3, [pc, #96]	@ (810071c <main+0xb8>)
 81006bc:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 81006c0:	4a16      	ldr	r2, [pc, #88]	@ (810071c <main+0xb8>)
 81006c2:	f043 0301 	orr.w	r3, r3, #1
 81006c6:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 81006ca:	f001 fe2d 	bl	8102328 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 81006ce:	f000 fd17 	bl	8101100 <MX_GPIO_Init>
  MX_ADC1_Init();
 81006d2:	f000 f825 	bl	8100720 <MX_ADC1_Init>
  MX_ADC3_Init();
 81006d6:	f000 f89f 	bl	8100818 <MX_ADC3_Init>
  MX_ETH_Init();
 81006da:	f000 f901 	bl	81008e0 <MX_ETH_Init>
  MX_FMC_Init();
 81006de:	f000 fcc1 	bl	8101064 <MX_FMC_Init>
  MX_HDMI_CEC_Init();
 81006e2:	f000 f949 	bl	8100978 <MX_HDMI_CEC_Init>
  MX_QUADSPI_Init();
 81006e6:	f000 f97b 	bl	81009e0 <MX_QUADSPI_Init>
  MX_RTC_Init();
 81006ea:	f000 f9a1 	bl	8100a30 <MX_RTC_Init>
  MX_SAI1_Init();
 81006ee:	f000 f9ed 	bl	8100acc <MX_SAI1_Init>
  MX_SDMMC1_SD_Init();
 81006f2:	f000 fa8d 	bl	8100c10 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX1_Init();
 81006f6:	f000 faaf 	bl	8100c58 <MX_SPDIFRX1_Init>
  MX_SPI2_Init();
 81006fa:	f000 fae5 	bl	8100cc8 <MX_SPI2_Init>
  MX_SPI5_Init();
 81006fe:	f000 fb39 	bl	8100d74 <MX_SPI5_Init>
  MX_TIM8_Init();
 8100702:	f000 fb8b 	bl	8100e1c <MX_TIM8_Init>
  MX_TIM13_Init();
 8100706:	f000 fc19 	bl	8100f3c <MX_TIM13_Init>
  MX_UART8_Init();
 810070a:	f000 fc5f 	bl	8100fcc <MX_UART8_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 810070e:	bf00      	nop
 8100710:	e7fd      	b.n	810070e <main+0xaa>
 8100712:	bf00      	nop
 8100714:	58024400 	.word	0x58024400
 8100718:	e000ed00 	.word	0xe000ed00
 810071c:	58026400 	.word	0x58026400

08100720 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8100720:	b580      	push	{r7, lr}
 8100722:	b08a      	sub	sp, #40	@ 0x28
 8100724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8100726:	f107 031c 	add.w	r3, r7, #28
 810072a:	2200      	movs	r2, #0
 810072c:	601a      	str	r2, [r3, #0]
 810072e:	605a      	str	r2, [r3, #4]
 8100730:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8100732:	463b      	mov	r3, r7
 8100734:	2200      	movs	r2, #0
 8100736:	601a      	str	r2, [r3, #0]
 8100738:	605a      	str	r2, [r3, #4]
 810073a:	609a      	str	r2, [r3, #8]
 810073c:	60da      	str	r2, [r3, #12]
 810073e:	611a      	str	r2, [r3, #16]
 8100740:	615a      	str	r2, [r3, #20]
 8100742:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8100744:	4b31      	ldr	r3, [pc, #196]	@ (810080c <MX_ADC1_Init+0xec>)
 8100746:	4a32      	ldr	r2, [pc, #200]	@ (8100810 <MX_ADC1_Init+0xf0>)
 8100748:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 810074a:	4b30      	ldr	r3, [pc, #192]	@ (810080c <MX_ADC1_Init+0xec>)
 810074c:	2200      	movs	r2, #0
 810074e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8100750:	4b2e      	ldr	r3, [pc, #184]	@ (810080c <MX_ADC1_Init+0xec>)
 8100752:	2200      	movs	r2, #0
 8100754:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8100756:	4b2d      	ldr	r3, [pc, #180]	@ (810080c <MX_ADC1_Init+0xec>)
 8100758:	2200      	movs	r2, #0
 810075a:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 810075c:	4b2b      	ldr	r3, [pc, #172]	@ (810080c <MX_ADC1_Init+0xec>)
 810075e:	2204      	movs	r2, #4
 8100760:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8100762:	4b2a      	ldr	r3, [pc, #168]	@ (810080c <MX_ADC1_Init+0xec>)
 8100764:	2200      	movs	r2, #0
 8100766:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8100768:	4b28      	ldr	r3, [pc, #160]	@ (810080c <MX_ADC1_Init+0xec>)
 810076a:	2200      	movs	r2, #0
 810076c:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 810076e:	4b27      	ldr	r3, [pc, #156]	@ (810080c <MX_ADC1_Init+0xec>)
 8100770:	2201      	movs	r2, #1
 8100772:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8100774:	4b25      	ldr	r3, [pc, #148]	@ (810080c <MX_ADC1_Init+0xec>)
 8100776:	2200      	movs	r2, #0
 8100778:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 810077a:	4b24      	ldr	r3, [pc, #144]	@ (810080c <MX_ADC1_Init+0xec>)
 810077c:	2200      	movs	r2, #0
 810077e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8100780:	4b22      	ldr	r3, [pc, #136]	@ (810080c <MX_ADC1_Init+0xec>)
 8100782:	2200      	movs	r2, #0
 8100784:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8100786:	4b21      	ldr	r3, [pc, #132]	@ (810080c <MX_ADC1_Init+0xec>)
 8100788:	2200      	movs	r2, #0
 810078a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 810078c:	4b1f      	ldr	r3, [pc, #124]	@ (810080c <MX_ADC1_Init+0xec>)
 810078e:	2200      	movs	r2, #0
 8100790:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8100792:	4b1e      	ldr	r3, [pc, #120]	@ (810080c <MX_ADC1_Init+0xec>)
 8100794:	2200      	movs	r2, #0
 8100796:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8100798:	4b1c      	ldr	r3, [pc, #112]	@ (810080c <MX_ADC1_Init+0xec>)
 810079a:	2200      	movs	r2, #0
 810079c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 81007a0:	4b1a      	ldr	r3, [pc, #104]	@ (810080c <MX_ADC1_Init+0xec>)
 81007a2:	2201      	movs	r2, #1
 81007a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 81007a6:	4819      	ldr	r0, [pc, #100]	@ (810080c <MX_ADC1_Init+0xec>)
 81007a8:	f002 f88a 	bl	81028c0 <HAL_ADC_Init>
 81007ac:	4603      	mov	r3, r0
 81007ae:	2b00      	cmp	r3, #0
 81007b0:	d001      	beq.n	81007b6 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 81007b2:	f000 fd55 	bl	8101260 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 81007b6:	2300      	movs	r3, #0
 81007b8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 81007ba:	f107 031c 	add.w	r3, r7, #28
 81007be:	4619      	mov	r1, r3
 81007c0:	4812      	ldr	r0, [pc, #72]	@ (810080c <MX_ADC1_Init+0xec>)
 81007c2:	f002 fe41 	bl	8103448 <HAL_ADCEx_MultiModeConfigChannel>
 81007c6:	4603      	mov	r3, r0
 81007c8:	2b00      	cmp	r3, #0
 81007ca:	d001      	beq.n	81007d0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 81007cc:	f000 fd48 	bl	8101260 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 81007d0:	4b10      	ldr	r3, [pc, #64]	@ (8100814 <MX_ADC1_Init+0xf4>)
 81007d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 81007d4:	2306      	movs	r3, #6
 81007d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 81007d8:	2300      	movs	r3, #0
 81007da:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 81007dc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 81007e0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 81007e2:	2304      	movs	r3, #4
 81007e4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 81007e6:	2300      	movs	r3, #0
 81007e8:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 81007ea:	2300      	movs	r3, #0
 81007ec:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 81007ee:	463b      	mov	r3, r7
 81007f0:	4619      	mov	r1, r3
 81007f2:	4806      	ldr	r0, [pc, #24]	@ (810080c <MX_ADC1_Init+0xec>)
 81007f4:	f002 fa06 	bl	8102c04 <HAL_ADC_ConfigChannel>
 81007f8:	4603      	mov	r3, r0
 81007fa:	2b00      	cmp	r3, #0
 81007fc:	d001      	beq.n	8100802 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 81007fe:	f000 fd2f 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8100802:	bf00      	nop
 8100804:	3728      	adds	r7, #40	@ 0x28
 8100806:	46bd      	mov	sp, r7
 8100808:	bd80      	pop	{r7, pc}
 810080a:	bf00      	nop
 810080c:	10000124 	.word	0x10000124
 8100810:	40022000 	.word	0x40022000
 8100814:	04300002 	.word	0x04300002

08100818 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8100818:	b580      	push	{r7, lr}
 810081a:	b088      	sub	sp, #32
 810081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 810081e:	1d3b      	adds	r3, r7, #4
 8100820:	2200      	movs	r2, #0
 8100822:	601a      	str	r2, [r3, #0]
 8100824:	605a      	str	r2, [r3, #4]
 8100826:	609a      	str	r2, [r3, #8]
 8100828:	60da      	str	r2, [r3, #12]
 810082a:	611a      	str	r2, [r3, #16]
 810082c:	615a      	str	r2, [r3, #20]
 810082e:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8100830:	4b29      	ldr	r3, [pc, #164]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100832:	4a2a      	ldr	r2, [pc, #168]	@ (81008dc <MX_ADC3_Init+0xc4>)
 8100834:	601a      	str	r2, [r3, #0]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 8100836:	4b28      	ldr	r3, [pc, #160]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100838:	2200      	movs	r2, #0
 810083a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 810083c:	4b26      	ldr	r3, [pc, #152]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 810083e:	2200      	movs	r2, #0
 8100840:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8100842:	4b25      	ldr	r3, [pc, #148]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100844:	2204      	movs	r2, #4
 8100846:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8100848:	4b23      	ldr	r3, [pc, #140]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 810084a:	2200      	movs	r2, #0
 810084c:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = DISABLE;
 810084e:	4b22      	ldr	r3, [pc, #136]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100850:	2200      	movs	r2, #0
 8100852:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = 1;
 8100854:	4b20      	ldr	r3, [pc, #128]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100856:	2201      	movs	r2, #1
 8100858:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 810085a:	4b1f      	ldr	r3, [pc, #124]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 810085c:	2200      	movs	r2, #0
 810085e:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8100860:	4b1d      	ldr	r3, [pc, #116]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100862:	2200      	movs	r2, #0
 8100864:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8100866:	4b1c      	ldr	r3, [pc, #112]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100868:	2200      	movs	r2, #0
 810086a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 810086c:	4b1a      	ldr	r3, [pc, #104]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 810086e:	2200      	movs	r2, #0
 8100870:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8100872:	4b19      	ldr	r3, [pc, #100]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100874:	2200      	movs	r2, #0
 8100876:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8100878:	4b17      	ldr	r3, [pc, #92]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 810087a:	2200      	movs	r2, #0
 810087c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 810087e:	4b16      	ldr	r3, [pc, #88]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100880:	2200      	movs	r2, #0
 8100882:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Oversampling.Ratio = 1;
 8100886:	4b14      	ldr	r3, [pc, #80]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 8100888:	2201      	movs	r2, #1
 810088a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 810088c:	4812      	ldr	r0, [pc, #72]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 810088e:	f002 f817 	bl	81028c0 <HAL_ADC_Init>
 8100892:	4603      	mov	r3, r0
 8100894:	2b00      	cmp	r3, #0
 8100896:	d001      	beq.n	810089c <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8100898:	f000 fce2 	bl	8101260 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 810089c:	2301      	movs	r3, #1
 810089e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 81008a0:	2306      	movs	r3, #6
 81008a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 81008a4:	2300      	movs	r3, #0
 81008a6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 81008a8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 81008ac:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 81008ae:	2304      	movs	r3, #4
 81008b0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 81008b2:	2300      	movs	r3, #0
 81008b4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 81008b6:	2300      	movs	r3, #0
 81008b8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 81008ba:	1d3b      	adds	r3, r7, #4
 81008bc:	4619      	mov	r1, r3
 81008be:	4806      	ldr	r0, [pc, #24]	@ (81008d8 <MX_ADC3_Init+0xc0>)
 81008c0:	f002 f9a0 	bl	8102c04 <HAL_ADC_ConfigChannel>
 81008c4:	4603      	mov	r3, r0
 81008c6:	2b00      	cmp	r3, #0
 81008c8:	d001      	beq.n	81008ce <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 81008ca:	f000 fcc9 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 81008ce:	bf00      	nop
 81008d0:	3720      	adds	r7, #32
 81008d2:	46bd      	mov	sp, r7
 81008d4:	bd80      	pop	{r7, pc}
 81008d6:	bf00      	nop
 81008d8:	10000188 	.word	0x10000188
 81008dc:	58026000 	.word	0x58026000

081008e0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 81008e0:	b580      	push	{r7, lr}
 81008e2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 81008e4:	4b1e      	ldr	r3, [pc, #120]	@ (8100960 <MX_ETH_Init+0x80>)
 81008e6:	4a1f      	ldr	r2, [pc, #124]	@ (8100964 <MX_ETH_Init+0x84>)
 81008e8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 81008ea:	4b1f      	ldr	r3, [pc, #124]	@ (8100968 <MX_ETH_Init+0x88>)
 81008ec:	2200      	movs	r2, #0
 81008ee:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 81008f0:	4b1d      	ldr	r3, [pc, #116]	@ (8100968 <MX_ETH_Init+0x88>)
 81008f2:	2280      	movs	r2, #128	@ 0x80
 81008f4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 81008f6:	4b1c      	ldr	r3, [pc, #112]	@ (8100968 <MX_ETH_Init+0x88>)
 81008f8:	22e1      	movs	r2, #225	@ 0xe1
 81008fa:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 81008fc:	4b1a      	ldr	r3, [pc, #104]	@ (8100968 <MX_ETH_Init+0x88>)
 81008fe:	2200      	movs	r2, #0
 8100900:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8100902:	4b19      	ldr	r3, [pc, #100]	@ (8100968 <MX_ETH_Init+0x88>)
 8100904:	2200      	movs	r2, #0
 8100906:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8100908:	4b17      	ldr	r3, [pc, #92]	@ (8100968 <MX_ETH_Init+0x88>)
 810090a:	2200      	movs	r2, #0
 810090c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 810090e:	4b14      	ldr	r3, [pc, #80]	@ (8100960 <MX_ETH_Init+0x80>)
 8100910:	4a15      	ldr	r2, [pc, #84]	@ (8100968 <MX_ETH_Init+0x88>)
 8100912:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8100914:	4b12      	ldr	r3, [pc, #72]	@ (8100960 <MX_ETH_Init+0x80>)
 8100916:	2201      	movs	r2, #1
 8100918:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 810091a:	4b11      	ldr	r3, [pc, #68]	@ (8100960 <MX_ETH_Init+0x80>)
 810091c:	4a13      	ldr	r2, [pc, #76]	@ (810096c <MX_ETH_Init+0x8c>)
 810091e:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8100920:	4b0f      	ldr	r3, [pc, #60]	@ (8100960 <MX_ETH_Init+0x80>)
 8100922:	4a13      	ldr	r2, [pc, #76]	@ (8100970 <MX_ETH_Init+0x90>)
 8100924:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8100926:	4b0e      	ldr	r3, [pc, #56]	@ (8100960 <MX_ETH_Init+0x80>)
 8100928:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 810092c:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 810092e:	480c      	ldr	r0, [pc, #48]	@ (8100960 <MX_ETH_Init+0x80>)
 8100930:	f003 f8ec 	bl	8103b0c <HAL_ETH_Init>
 8100934:	4603      	mov	r3, r0
 8100936:	2b00      	cmp	r3, #0
 8100938:	d001      	beq.n	810093e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 810093a:	f000 fc91 	bl	8101260 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 810093e:	2238      	movs	r2, #56	@ 0x38
 8100940:	2100      	movs	r1, #0
 8100942:	480c      	ldr	r0, [pc, #48]	@ (8100974 <MX_ETH_Init+0x94>)
 8100944:	f00b fcc2 	bl	810c2cc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8100948:	4b0a      	ldr	r3, [pc, #40]	@ (8100974 <MX_ETH_Init+0x94>)
 810094a:	2221      	movs	r2, #33	@ 0x21
 810094c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 810094e:	4b09      	ldr	r3, [pc, #36]	@ (8100974 <MX_ETH_Init+0x94>)
 8100950:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8100954:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8100956:	4b07      	ldr	r3, [pc, #28]	@ (8100974 <MX_ETH_Init+0x94>)
 8100958:	2200      	movs	r2, #0
 810095a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 810095c:	bf00      	nop
 810095e:	bd80      	pop	{r7, pc}
 8100960:	100001ec 	.word	0x100001ec
 8100964:	40028000 	.word	0x40028000
 8100968:	100007cc 	.word	0x100007cc
 810096c:	10000070 	.word	0x10000070
 8100970:	10000010 	.word	0x10000010
 8100974:	100000ec 	.word	0x100000ec

08100978 <MX_HDMI_CEC_Init>:
  * @brief HDMI_CEC Initialization Function
  * @param None
  * @retval None
  */
static void MX_HDMI_CEC_Init(void)
{
 8100978:	b580      	push	{r7, lr}
 810097a:	af00      	add	r7, sp, #0
  /* USER CODE END HDMI_CEC_Init 0 */

  /* USER CODE BEGIN HDMI_CEC_Init 1 */

  /* USER CODE END HDMI_CEC_Init 1 */
  hcec.Instance = CEC;
 810097c:	4b15      	ldr	r3, [pc, #84]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 810097e:	4a16      	ldr	r2, [pc, #88]	@ (81009d8 <MX_HDMI_CEC_Init+0x60>)
 8100980:	601a      	str	r2, [r3, #0]
  hcec.Init.SignalFreeTime = CEC_DEFAULT_SFT;
 8100982:	4b14      	ldr	r3, [pc, #80]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 8100984:	2200      	movs	r2, #0
 8100986:	605a      	str	r2, [r3, #4]
  hcec.Init.Tolerance = CEC_STANDARD_TOLERANCE;
 8100988:	4b12      	ldr	r3, [pc, #72]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 810098a:	2200      	movs	r2, #0
 810098c:	609a      	str	r2, [r3, #8]
  hcec.Init.BRERxStop = CEC_RX_STOP_ON_BRE;
 810098e:	4b11      	ldr	r3, [pc, #68]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 8100990:	2210      	movs	r2, #16
 8100992:	60da      	str	r2, [r3, #12]
  hcec.Init.BREErrorBitGen = CEC_BRE_ERRORBIT_NO_GENERATION;
 8100994:	4b0f      	ldr	r3, [pc, #60]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 8100996:	2200      	movs	r2, #0
 8100998:	611a      	str	r2, [r3, #16]
  hcec.Init.LBPEErrorBitGen = CEC_LBPE_ERRORBIT_NO_GENERATION;
 810099a:	4b0e      	ldr	r3, [pc, #56]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 810099c:	2200      	movs	r2, #0
 810099e:	615a      	str	r2, [r3, #20]
  hcec.Init.BroadcastMsgNoErrorBitGen = CEC_BROADCASTERROR_ERRORBIT_GENERATION;
 81009a0:	4b0c      	ldr	r3, [pc, #48]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 81009a2:	2200      	movs	r2, #0
 81009a4:	619a      	str	r2, [r3, #24]
  hcec.Init.SignalFreeTimeOption = CEC_SFT_START_ON_TXSOM;
 81009a6:	4b0b      	ldr	r3, [pc, #44]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 81009a8:	2200      	movs	r2, #0
 81009aa:	61da      	str	r2, [r3, #28]
  hcec.Init.ListenMode = CEC_FULL_LISTENING_MODE;
 81009ac:	4b09      	ldr	r3, [pc, #36]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 81009ae:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 81009b2:	621a      	str	r2, [r3, #32]
  hcec.Init.OwnAddress = CEC_OWN_ADDRESS_NONE;
 81009b4:	4b07      	ldr	r3, [pc, #28]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 81009b6:	2200      	movs	r2, #0
 81009b8:	849a      	strh	r2, [r3, #36]	@ 0x24
  hcec.Init.RxBuffer = cec_receive_buffer;
 81009ba:	4b06      	ldr	r3, [pc, #24]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 81009bc:	4a07      	ldr	r2, [pc, #28]	@ (81009dc <MX_HDMI_CEC_Init+0x64>)
 81009be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_CEC_Init(&hcec) != HAL_OK)
 81009c0:	4804      	ldr	r0, [pc, #16]	@ (81009d4 <MX_HDMI_CEC_Init+0x5c>)
 81009c2:	f002 fe23 	bl	810360c <HAL_CEC_Init>
 81009c6:	4603      	mov	r3, r0
 81009c8:	2b00      	cmp	r3, #0
 81009ca:	d001      	beq.n	81009d0 <MX_HDMI_CEC_Init+0x58>
  {
    Error_Handler();
 81009cc:	f000 fc48 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN HDMI_CEC_Init 2 */

  /* USER CODE END HDMI_CEC_Init 2 */

}
 81009d0:	bf00      	nop
 81009d2:	bd80      	pop	{r7, pc}
 81009d4:	1000029c 	.word	0x1000029c
 81009d8:	40006c00 	.word	0x40006c00
 81009dc:	100007bc 	.word	0x100007bc

081009e0 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 81009e0:	b580      	push	{r7, lr}
 81009e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 81009e4:	4b10      	ldr	r3, [pc, #64]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 81009e6:	4a11      	ldr	r2, [pc, #68]	@ (8100a2c <MX_QUADSPI_Init+0x4c>)
 81009e8:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 81009ea:	4b0f      	ldr	r3, [pc, #60]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 81009ec:	22ff      	movs	r2, #255	@ 0xff
 81009ee:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 81009f0:	4b0d      	ldr	r3, [pc, #52]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 81009f2:	2201      	movs	r2, #1
 81009f4:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 81009f6:	4b0c      	ldr	r3, [pc, #48]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 81009f8:	2200      	movs	r2, #0
 81009fa:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 81009fc:	4b0a      	ldr	r3, [pc, #40]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 81009fe:	2201      	movs	r2, #1
 8100a00:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8100a02:	4b09      	ldr	r3, [pc, #36]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 8100a04:	2200      	movs	r2, #0
 8100a06:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8100a08:	4b07      	ldr	r3, [pc, #28]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 8100a0a:	2200      	movs	r2, #0
 8100a0c:	619a      	str	r2, [r3, #24]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_ENABLE;
 8100a0e:	4b06      	ldr	r3, [pc, #24]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 8100a10:	2240      	movs	r2, #64	@ 0x40
 8100a12:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8100a14:	4804      	ldr	r0, [pc, #16]	@ (8100a28 <MX_QUADSPI_Init+0x48>)
 8100a16:	f003 fef7 	bl	8104808 <HAL_QSPI_Init>
 8100a1a:	4603      	mov	r3, r0
 8100a1c:	2b00      	cmp	r3, #0
 8100a1e:	d001      	beq.n	8100a24 <MX_QUADSPI_Init+0x44>
  {
    Error_Handler();
 8100a20:	f000 fc1e 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8100a24:	bf00      	nop
 8100a26:	bd80      	pop	{r7, pc}
 8100a28:	100002e0 	.word	0x100002e0
 8100a2c:	52005000 	.word	0x52005000

08100a30 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8100a30:	b580      	push	{r7, lr}
 8100a32:	b08a      	sub	sp, #40	@ 0x28
 8100a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TamperTypeDef sTamper = {0};
 8100a36:	463b      	mov	r3, r7
 8100a38:	2228      	movs	r2, #40	@ 0x28
 8100a3a:	2100      	movs	r1, #0
 8100a3c:	4618      	mov	r0, r3
 8100a3e:	f00b fc45 	bl	810c2cc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8100a42:	4b20      	ldr	r3, [pc, #128]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a44:	4a20      	ldr	r2, [pc, #128]	@ (8100ac8 <MX_RTC_Init+0x98>)
 8100a46:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8100a48:	4b1e      	ldr	r3, [pc, #120]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a4a:	2200      	movs	r2, #0
 8100a4c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8100a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a50:	227f      	movs	r2, #127	@ 0x7f
 8100a52:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8100a54:	4b1b      	ldr	r3, [pc, #108]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a56:	22ff      	movs	r2, #255	@ 0xff
 8100a58:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8100a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a5c:	2200      	movs	r2, #0
 8100a5e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8100a60:	4b18      	ldr	r3, [pc, #96]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a62:	2200      	movs	r2, #0
 8100a64:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8100a66:	4b17      	ldr	r3, [pc, #92]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a68:	2200      	movs	r2, #0
 8100a6a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8100a6c:	4b15      	ldr	r3, [pc, #84]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a6e:	2200      	movs	r2, #0
 8100a70:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8100a72:	4814      	ldr	r0, [pc, #80]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100a74:	f006 fe98 	bl	81077a8 <HAL_RTC_Init>
 8100a78:	4603      	mov	r3, r0
 8100a7a:	2b00      	cmp	r3, #0
 8100a7c:	d001      	beq.n	8100a82 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8100a7e:	f000 fbef 	bl	8101260 <Error_Handler>
  }

  /** Enable the RTC Tamper 1
  */
  sTamper.Tamper = RTC_TAMPER_1;
 8100a82:	2301      	movs	r3, #1
 8100a84:	603b      	str	r3, [r7, #0]
  sTamper.Trigger = RTC_TAMPERTRIGGER_RISINGEDGE;
 8100a86:	2301      	movs	r3, #1
 8100a88:	60bb      	str	r3, [r7, #8]
  sTamper.NoErase = RTC_TAMPER_ERASE_BACKUP_ENABLE;
 8100a8a:	2300      	movs	r3, #0
 8100a8c:	60fb      	str	r3, [r7, #12]
  sTamper.MaskFlag = RTC_TAMPERMASK_FLAG_DISABLE;
 8100a8e:	2300      	movs	r3, #0
 8100a90:	613b      	str	r3, [r7, #16]
  sTamper.Filter = RTC_TAMPERFILTER_DISABLE;
 8100a92:	2300      	movs	r3, #0
 8100a94:	617b      	str	r3, [r7, #20]
  sTamper.SamplingFrequency = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
 8100a96:	2300      	movs	r3, #0
 8100a98:	61bb      	str	r3, [r7, #24]
  sTamper.PrechargeDuration = RTC_TAMPERPRECHARGEDURATION_1RTCCLK;
 8100a9a:	2300      	movs	r3, #0
 8100a9c:	61fb      	str	r3, [r7, #28]
  sTamper.TamperPullUp = RTC_TAMPER_PULLUP_ENABLE;
 8100a9e:	2300      	movs	r3, #0
 8100aa0:	623b      	str	r3, [r7, #32]
  sTamper.TimeStampOnTamperDetection = RTC_TIMESTAMPONTAMPERDETECTION_ENABLE;
 8100aa2:	2380      	movs	r3, #128	@ 0x80
 8100aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTCEx_SetTamper(&hrtc, &sTamper) != HAL_OK)
 8100aa6:	463b      	mov	r3, r7
 8100aa8:	4619      	mov	r1, r3
 8100aaa:	4806      	ldr	r0, [pc, #24]	@ (8100ac4 <MX_RTC_Init+0x94>)
 8100aac:	f006 ff94 	bl	81079d8 <HAL_RTCEx_SetTamper>
 8100ab0:	4603      	mov	r3, r0
 8100ab2:	2b00      	cmp	r3, #0
 8100ab4:	d001      	beq.n	8100aba <MX_RTC_Init+0x8a>
  {
    Error_Handler();
 8100ab6:	f000 fbd3 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8100aba:	bf00      	nop
 8100abc:	3728      	adds	r7, #40	@ 0x28
 8100abe:	46bd      	mov	sp, r7
 8100ac0:	bd80      	pop	{r7, pc}
 8100ac2:	bf00      	nop
 8100ac4:	1000032c 	.word	0x1000032c
 8100ac8:	58004000 	.word	0x58004000

08100acc <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8100acc:	b580      	push	{r7, lr}
 8100ace:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8100ad0:	4b4a      	ldr	r3, [pc, #296]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100ad2:	4a4b      	ldr	r2, [pc, #300]	@ (8100c00 <MX_SAI1_Init+0x134>)
 8100ad4:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8100ad6:	4b49      	ldr	r3, [pc, #292]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100ad8:	2200      	movs	r2, #0
 8100ada:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8100adc:	4b47      	ldr	r3, [pc, #284]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100ade:	2200      	movs	r2, #0
 8100ae0:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8100ae2:	4b46      	ldr	r3, [pc, #280]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100ae4:	2240      	movs	r2, #64	@ 0x40
 8100ae6:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8100ae8:	4b44      	ldr	r3, [pc, #272]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100aea:	2200      	movs	r2, #0
 8100aec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8100aee:	4b43      	ldr	r3, [pc, #268]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100af0:	2200      	movs	r2, #0
 8100af2:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8100af4:	4b41      	ldr	r3, [pc, #260]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100af6:	2200      	movs	r2, #0
 8100af8:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8100afa:	4b40      	ldr	r3, [pc, #256]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100afc:	2200      	movs	r2, #0
 8100afe:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8100b00:	4b3e      	ldr	r3, [pc, #248]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b02:	2200      	movs	r2, #0
 8100b04:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8100b06:	4b3d      	ldr	r3, [pc, #244]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b08:	2200      	movs	r2, #0
 8100b0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8100b0c:	4b3b      	ldr	r3, [pc, #236]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b0e:	2200      	movs	r2, #0
 8100b10:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8100b12:	4b3a      	ldr	r3, [pc, #232]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b14:	4a3b      	ldr	r2, [pc, #236]	@ (8100c04 <MX_SAI1_Init+0x138>)
 8100b16:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8100b18:	4b38      	ldr	r3, [pc, #224]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b1a:	2200      	movs	r2, #0
 8100b1c:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8100b1e:	4b37      	ldr	r3, [pc, #220]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b20:	2200      	movs	r2, #0
 8100b22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8100b24:	4b35      	ldr	r3, [pc, #212]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b26:	2200      	movs	r2, #0
 8100b28:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8100b2a:	4b34      	ldr	r3, [pc, #208]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b2c:	2200      	movs	r2, #0
 8100b2e:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 8100b30:	4b32      	ldr	r3, [pc, #200]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b32:	2200      	movs	r2, #0
 8100b34:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8100b38:	4b30      	ldr	r3, [pc, #192]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b3a:	2201      	movs	r2, #1
 8100b3c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8100b44:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8100b46:	4b2d      	ldr	r3, [pc, #180]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b48:	2208      	movs	r2, #8
 8100b4a:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8100b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b4e:	2201      	movs	r2, #1
 8100b50:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8100b52:	4b2a      	ldr	r3, [pc, #168]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b54:	2200      	movs	r2, #0
 8100b56:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8100b58:	4b28      	ldr	r3, [pc, #160]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b5a:	2200      	movs	r2, #0
 8100b5c:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8100b5e:	4b27      	ldr	r3, [pc, #156]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b60:	2200      	movs	r2, #0
 8100b62:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8100b64:	4b25      	ldr	r3, [pc, #148]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b66:	2200      	movs	r2, #0
 8100b68:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8100b6a:	4b24      	ldr	r3, [pc, #144]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b6c:	2200      	movs	r2, #0
 8100b6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8100b70:	4b22      	ldr	r3, [pc, #136]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b72:	2201      	movs	r2, #1
 8100b74:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8100b76:	4b21      	ldr	r3, [pc, #132]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b78:	2200      	movs	r2, #0
 8100b7a:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8100b7c:	481f      	ldr	r0, [pc, #124]	@ (8100bfc <MX_SAI1_Init+0x130>)
 8100b7e:	f007 f80b 	bl	8107b98 <HAL_SAI_Init>
 8100b82:	4603      	mov	r3, r0
 8100b84:	2b00      	cmp	r3, #0
 8100b86:	d001      	beq.n	8100b8c <MX_SAI1_Init+0xc0>
  {
    Error_Handler();
 8100b88:	f000 fb6a 	bl	8101260 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 8100b8c:	4b1e      	ldr	r3, [pc, #120]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100b8e:	4a1f      	ldr	r2, [pc, #124]	@ (8100c0c <MX_SAI1_Init+0x140>)
 8100b90:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_SPDIF_PROTOCOL;
 8100b92:	4b1d      	ldr	r3, [pc, #116]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100b94:	2204      	movs	r2, #4
 8100b96:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8100b98:	4b1b      	ldr	r3, [pc, #108]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100b9a:	2200      	movs	r2, #0
 8100b9c:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8100b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100ba0:	2200      	movs	r2, #0
 8100ba2:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8100ba4:	4b18      	ldr	r3, [pc, #96]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100ba6:	2200      	movs	r2, #0
 8100ba8:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 8100baa:	4b17      	ldr	r3, [pc, #92]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bac:	2200      	movs	r2, #0
 8100bae:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8100bb0:	4b15      	ldr	r3, [pc, #84]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bb2:	2200      	movs	r2, #0
 8100bb4:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8100bb6:	4b14      	ldr	r3, [pc, #80]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bb8:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8100bbc:	621a      	str	r2, [r3, #32]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8100bbe:	4b12      	ldr	r3, [pc, #72]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bc0:	2200      	movs	r2, #0
 8100bc2:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8100bc4:	4b10      	ldr	r3, [pc, #64]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bc6:	2200      	movs	r2, #0
 8100bc8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8100bca:	4b0f      	ldr	r3, [pc, #60]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bcc:	2200      	movs	r2, #0
 8100bce:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 8100bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bd2:	2200      	movs	r2, #0
 8100bd4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8100bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100bda:	2201      	movs	r2, #1
 8100bdc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100bde:	4b0a      	ldr	r3, [pc, #40]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100be0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8100be4:	641a      	str	r2, [r3, #64]	@ 0x40
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8100be6:	4808      	ldr	r0, [pc, #32]	@ (8100c08 <MX_SAI1_Init+0x13c>)
 8100be8:	f006 ffd6 	bl	8107b98 <HAL_SAI_Init>
 8100bec:	4603      	mov	r3, r0
 8100bee:	2b00      	cmp	r3, #0
 8100bf0:	d001      	beq.n	8100bf6 <MX_SAI1_Init+0x12a>
  {
    Error_Handler();
 8100bf2:	f000 fb35 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 8100bf6:	bf00      	nop
 8100bf8:	bd80      	pop	{r7, pc}
 8100bfa:	bf00      	nop
 8100bfc:	10000350 	.word	0x10000350
 8100c00:	40015804 	.word	0x40015804
 8100c04:	0002ee00 	.word	0x0002ee00
 8100c08:	100003e8 	.word	0x100003e8
 8100c0c:	40015824 	.word	0x40015824

08100c10 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8100c10:	b580      	push	{r7, lr}
 8100c12:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8100c14:	4b0e      	ldr	r3, [pc, #56]	@ (8100c50 <MX_SDMMC1_SD_Init+0x40>)
 8100c16:	4a0f      	ldr	r2, [pc, #60]	@ (8100c54 <MX_SDMMC1_SD_Init+0x44>)
 8100c18:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8100c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8100c50 <MX_SDMMC1_SD_Init+0x40>)
 8100c1c:	2200      	movs	r2, #0
 8100c1e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8100c20:	4b0b      	ldr	r3, [pc, #44]	@ (8100c50 <MX_SDMMC1_SD_Init+0x40>)
 8100c22:	2200      	movs	r2, #0
 8100c24:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8100c26:	4b0a      	ldr	r3, [pc, #40]	@ (8100c50 <MX_SDMMC1_SD_Init+0x40>)
 8100c28:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8100c2c:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8100c2e:	4b08      	ldr	r3, [pc, #32]	@ (8100c50 <MX_SDMMC1_SD_Init+0x40>)
 8100c30:	2200      	movs	r2, #0
 8100c32:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8100c34:	4b06      	ldr	r3, [pc, #24]	@ (8100c50 <MX_SDMMC1_SD_Init+0x40>)
 8100c36:	2200      	movs	r2, #0
 8100c38:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
 8100c3a:	4805      	ldr	r0, [pc, #20]	@ (8100c50 <MX_SDMMC1_SD_Init+0x40>)
 8100c3c:	f007 fa90 	bl	8108160 <HAL_SD_Init>
 8100c40:	4603      	mov	r3, r0
 8100c42:	2b00      	cmp	r3, #0
 8100c44:	d001      	beq.n	8100c4a <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
 8100c46:	f000 fb0b 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8100c4a:	bf00      	nop
 8100c4c:	bd80      	pop	{r7, pc}
 8100c4e:	bf00      	nop
 8100c50:	10000480 	.word	0x10000480
 8100c54:	52007000 	.word	0x52007000

08100c58 <MX_SPDIFRX1_Init>:
  * @brief SPDIFRX1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX1_Init(void)
{
 8100c58:	b580      	push	{r7, lr}
 8100c5a:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX1_Init 0 */

  /* USER CODE BEGIN SPDIFRX1_Init 1 */

  /* USER CODE END SPDIFRX1_Init 1 */
  hspdif1.Instance = SPDIFRX;
 8100c5c:	4b19      	ldr	r3, [pc, #100]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c5e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8100c62:	601a      	str	r2, [r3, #0]
  hspdif1.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8100c64:	4b17      	ldr	r3, [pc, #92]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c66:	2200      	movs	r2, #0
 8100c68:	605a      	str	r2, [r3, #4]
  hspdif1.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8100c6a:	4b16      	ldr	r3, [pc, #88]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c6c:	2200      	movs	r2, #0
 8100c6e:	609a      	str	r2, [r3, #8]
  hspdif1.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8100c70:	4b14      	ldr	r3, [pc, #80]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c72:	2200      	movs	r2, #0
 8100c74:	60da      	str	r2, [r3, #12]
  hspdif1.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8100c76:	4b13      	ldr	r3, [pc, #76]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c78:	2200      	movs	r2, #0
 8100c7a:	611a      	str	r2, [r3, #16]
  hspdif1.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8100c7c:	4b11      	ldr	r3, [pc, #68]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c7e:	2200      	movs	r2, #0
 8100c80:	615a      	str	r2, [r3, #20]
  hspdif1.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8100c82:	4b10      	ldr	r3, [pc, #64]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c84:	2200      	movs	r2, #0
 8100c86:	619a      	str	r2, [r3, #24]
  hspdif1.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8100c88:	4b0e      	ldr	r3, [pc, #56]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c8a:	2200      	movs	r2, #0
 8100c8c:	61da      	str	r2, [r3, #28]
  hspdif1.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8100c8e:	4b0d      	ldr	r3, [pc, #52]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c90:	2200      	movs	r2, #0
 8100c92:	621a      	str	r2, [r3, #32]
  hspdif1.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8100c94:	4b0b      	ldr	r3, [pc, #44]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c96:	2200      	movs	r2, #0
 8100c98:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif1.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8100c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100c9c:	2200      	movs	r2, #0
 8100c9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspdif1.Init.SymbolClockGen = DISABLE;
 8100ca0:	4b08      	ldr	r3, [pc, #32]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100ca2:	2200      	movs	r2, #0
 8100ca4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hspdif1.Init.BackupSymbolClockGen = DISABLE;
 8100ca8:	4b06      	ldr	r3, [pc, #24]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100caa:	2200      	movs	r2, #0
 8100cac:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  if (HAL_SPDIFRX_Init(&hspdif1) != HAL_OK)
 8100cb0:	4804      	ldr	r0, [pc, #16]	@ (8100cc4 <MX_SPDIFRX1_Init+0x6c>)
 8100cb2:	f008 faff 	bl	81092b4 <HAL_SPDIFRX_Init>
 8100cb6:	4603      	mov	r3, r0
 8100cb8:	2b00      	cmp	r3, #0
 8100cba:	d001      	beq.n	8100cc0 <MX_SPDIFRX1_Init+0x68>
  {
    Error_Handler();
 8100cbc:	f000 fad0 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX1_Init 2 */

  /* USER CODE END SPDIFRX1_Init 2 */

}
 8100cc0:	bf00      	nop
 8100cc2:	bd80      	pop	{r7, pc}
 8100cc4:	100004fc 	.word	0x100004fc

08100cc8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8100cc8:	b580      	push	{r7, lr}
 8100cca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8100ccc:	4b27      	ldr	r3, [pc, #156]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100cce:	4a28      	ldr	r2, [pc, #160]	@ (8100d70 <MX_SPI2_Init+0xa8>)
 8100cd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8100cd2:	4b26      	ldr	r3, [pc, #152]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100cd4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8100cd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8100cda:	4b24      	ldr	r3, [pc, #144]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100cdc:	2200      	movs	r2, #0
 8100cde:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8100ce0:	4b22      	ldr	r3, [pc, #136]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100ce2:	2203      	movs	r2, #3
 8100ce4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100ce6:	4b21      	ldr	r3, [pc, #132]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100ce8:	2200      	movs	r2, #0
 8100cea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100cec:	4b1f      	ldr	r3, [pc, #124]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100cee:	2200      	movs	r2, #0
 8100cf0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8100cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100cf4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8100cf8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8100cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100cfc:	2200      	movs	r2, #0
 8100cfe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100d00:	4b1a      	ldr	r3, [pc, #104]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d02:	2200      	movs	r2, #0
 8100d04:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8100d06:	4b19      	ldr	r3, [pc, #100]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d08:	2200      	movs	r2, #0
 8100d0a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100d0c:	4b17      	ldr	r3, [pc, #92]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d0e:	2200      	movs	r2, #0
 8100d10:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8100d12:	4b16      	ldr	r3, [pc, #88]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d14:	2200      	movs	r2, #0
 8100d16:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100d18:	4b14      	ldr	r3, [pc, #80]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8100d1e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100d20:	4b12      	ldr	r3, [pc, #72]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d22:	2200      	movs	r2, #0
 8100d24:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100d26:	4b11      	ldr	r3, [pc, #68]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d28:	2200      	movs	r2, #0
 8100d2a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100d2c:	4b0f      	ldr	r3, [pc, #60]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d2e:	2200      	movs	r2, #0
 8100d30:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100d32:	4b0e      	ldr	r3, [pc, #56]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d34:	2200      	movs	r2, #0
 8100d36:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100d38:	4b0c      	ldr	r3, [pc, #48]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d3a:	2200      	movs	r2, #0
 8100d3c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100d3e:	4b0b      	ldr	r3, [pc, #44]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d40:	2200      	movs	r2, #0
 8100d42:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100d44:	4b09      	ldr	r3, [pc, #36]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d46:	2200      	movs	r2, #0
 8100d48:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100d4a:	4b08      	ldr	r3, [pc, #32]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d4c:	2200      	movs	r2, #0
 8100d4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100d50:	4b06      	ldr	r3, [pc, #24]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d52:	2200      	movs	r2, #0
 8100d54:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8100d56:	4805      	ldr	r0, [pc, #20]	@ (8100d6c <MX_SPI2_Init+0xa4>)
 8100d58:	f008 fb1a 	bl	8109390 <HAL_SPI_Init>
 8100d5c:	4603      	mov	r3, r0
 8100d5e:	2b00      	cmp	r3, #0
 8100d60:	d001      	beq.n	8100d66 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8100d62:	f000 fa7d 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8100d66:	bf00      	nop
 8100d68:	bd80      	pop	{r7, pc}
 8100d6a:	bf00      	nop
 8100d6c:	1000054c 	.word	0x1000054c
 8100d70:	40003800 	.word	0x40003800

08100d74 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8100d74:	b580      	push	{r7, lr}
 8100d76:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8100d78:	4b26      	ldr	r3, [pc, #152]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100d7a:	4a27      	ldr	r2, [pc, #156]	@ (8100e18 <MX_SPI5_Init+0xa4>)
 8100d7c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8100d7e:	4b25      	ldr	r3, [pc, #148]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100d80:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8100d84:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8100d86:	4b23      	ldr	r3, [pc, #140]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100d88:	2200      	movs	r2, #0
 8100d8a:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
 8100d8c:	4b21      	ldr	r3, [pc, #132]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100d8e:	2203      	movs	r2, #3
 8100d90:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8100d92:	4b20      	ldr	r3, [pc, #128]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100d94:	2200      	movs	r2, #0
 8100d96:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8100d98:	4b1e      	ldr	r3, [pc, #120]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100d9a:	2200      	movs	r2, #0
 8100d9c:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 8100d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100da0:	2200      	movs	r2, #0
 8100da2:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8100da4:	4b1b      	ldr	r3, [pc, #108]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100da6:	2200      	movs	r2, #0
 8100da8:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8100daa:	4b1a      	ldr	r3, [pc, #104]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dac:	2200      	movs	r2, #0
 8100dae:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8100db0:	4b18      	ldr	r3, [pc, #96]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100db2:	2200      	movs	r2, #0
 8100db4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8100db6:	4b17      	ldr	r3, [pc, #92]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100db8:	2200      	movs	r2, #0
 8100dba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8100dbc:	4b15      	ldr	r3, [pc, #84]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dbe:	2200      	movs	r2, #0
 8100dc0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8100dc2:	4b14      	ldr	r3, [pc, #80]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dc4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8100dc8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8100dca:	4b12      	ldr	r3, [pc, #72]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dcc:	2200      	movs	r2, #0
 8100dce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8100dd0:	4b10      	ldr	r3, [pc, #64]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dd2:	2200      	movs	r2, #0
 8100dd4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dd8:	2200      	movs	r2, #0
 8100dda:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8100ddc:	4b0d      	ldr	r3, [pc, #52]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dde:	2200      	movs	r2, #0
 8100de0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8100de2:	4b0c      	ldr	r3, [pc, #48]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100de4:	2200      	movs	r2, #0
 8100de6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8100de8:	4b0a      	ldr	r3, [pc, #40]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dea:	2200      	movs	r2, #0
 8100dec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8100dee:	4b09      	ldr	r3, [pc, #36]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100df0:	2200      	movs	r2, #0
 8100df2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8100df4:	4b07      	ldr	r3, [pc, #28]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100df6:	2200      	movs	r2, #0
 8100df8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8100dfa:	4b06      	ldr	r3, [pc, #24]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100dfc:	2200      	movs	r2, #0
 8100dfe:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8100e00:	4804      	ldr	r0, [pc, #16]	@ (8100e14 <MX_SPI5_Init+0xa0>)
 8100e02:	f008 fac5 	bl	8109390 <HAL_SPI_Init>
 8100e06:	4603      	mov	r3, r0
 8100e08:	2b00      	cmp	r3, #0
 8100e0a:	d001      	beq.n	8100e10 <MX_SPI5_Init+0x9c>
  {
    Error_Handler();
 8100e0c:	f000 fa28 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8100e10:	bf00      	nop
 8100e12:	bd80      	pop	{r7, pc}
 8100e14:	100005d4 	.word	0x100005d4
 8100e18:	40015000 	.word	0x40015000

08100e1c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8100e1c:	b580      	push	{r7, lr}
 8100e1e:	b096      	sub	sp, #88	@ 0x58
 8100e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8100e22:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8100e26:	2200      	movs	r2, #0
 8100e28:	601a      	str	r2, [r3, #0]
 8100e2a:	605a      	str	r2, [r3, #4]
 8100e2c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8100e2e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8100e32:	2200      	movs	r2, #0
 8100e34:	601a      	str	r2, [r3, #0]
 8100e36:	605a      	str	r2, [r3, #4]
 8100e38:	609a      	str	r2, [r3, #8]
 8100e3a:	60da      	str	r2, [r3, #12]
 8100e3c:	611a      	str	r2, [r3, #16]
 8100e3e:	615a      	str	r2, [r3, #20]
 8100e40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8100e42:	1d3b      	adds	r3, r7, #4
 8100e44:	222c      	movs	r2, #44	@ 0x2c
 8100e46:	2100      	movs	r1, #0
 8100e48:	4618      	mov	r0, r3
 8100e4a:	f00b fa3f 	bl	810c2cc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8100e4e:	4b39      	ldr	r3, [pc, #228]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e50:	4a39      	ldr	r2, [pc, #228]	@ (8100f38 <MX_TIM8_Init+0x11c>)
 8100e52:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8100e54:	4b37      	ldr	r3, [pc, #220]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e56:	2200      	movs	r2, #0
 8100e58:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100e5a:	4b36      	ldr	r3, [pc, #216]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e5c:	2200      	movs	r2, #0
 8100e5e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8100e60:	4b34      	ldr	r3, [pc, #208]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8100e66:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8100e68:	4b32      	ldr	r3, [pc, #200]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e6a:	2200      	movs	r2, #0
 8100e6c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8100e6e:	4b31      	ldr	r3, [pc, #196]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e70:	2200      	movs	r2, #0
 8100e72:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8100e74:	4b2f      	ldr	r3, [pc, #188]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e76:	2200      	movs	r2, #0
 8100e78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8100e7a:	482e      	ldr	r0, [pc, #184]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e7c:	f008 fc1e 	bl	81096bc <HAL_TIM_OC_Init>
 8100e80:	4603      	mov	r3, r0
 8100e82:	2b00      	cmp	r3, #0
 8100e84:	d001      	beq.n	8100e8a <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8100e86:	f000 f9eb 	bl	8101260 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8100e8a:	2300      	movs	r3, #0
 8100e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8100e8e:	2300      	movs	r3, #0
 8100e90:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8100e92:	2300      	movs	r3, #0
 8100e94:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8100e96:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8100e9a:	4619      	mov	r1, r3
 8100e9c:	4825      	ldr	r0, [pc, #148]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100e9e:	f009 fa7b 	bl	810a398 <HAL_TIMEx_MasterConfigSynchronization>
 8100ea2:	4603      	mov	r3, r0
 8100ea4:	2b00      	cmp	r3, #0
 8100ea6:	d001      	beq.n	8100eac <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8100ea8:	f000 f9da 	bl	8101260 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8100eac:	2300      	movs	r3, #0
 8100eae:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8100eb0:	2300      	movs	r3, #0
 8100eb2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8100eb4:	2300      	movs	r3, #0
 8100eb6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8100eb8:	2300      	movs	r3, #0
 8100eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8100ebc:	2300      	movs	r3, #0
 8100ebe:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8100ec0:	2300      	movs	r3, #0
 8100ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8100ec4:	2300      	movs	r3, #0
 8100ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8100ec8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8100ecc:	2204      	movs	r2, #4
 8100ece:	4619      	mov	r1, r3
 8100ed0:	4818      	ldr	r0, [pc, #96]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100ed2:	f008 fcab 	bl	810982c <HAL_TIM_OC_ConfigChannel>
 8100ed6:	4603      	mov	r3, r0
 8100ed8:	2b00      	cmp	r3, #0
 8100eda:	d001      	beq.n	8100ee0 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8100edc:	f000 f9c0 	bl	8101260 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8100ee0:	2300      	movs	r3, #0
 8100ee2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8100ee4:	2300      	movs	r3, #0
 8100ee6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8100ee8:	2300      	movs	r3, #0
 8100eea:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8100eec:	2300      	movs	r3, #0
 8100eee:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8100ef0:	2300      	movs	r3, #0
 8100ef2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8100ef4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8100ef8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8100efa:	2300      	movs	r3, #0
 8100efc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8100efe:	2300      	movs	r3, #0
 8100f00:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8100f02:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8100f06:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8100f08:	2300      	movs	r3, #0
 8100f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8100f0c:	2300      	movs	r3, #0
 8100f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8100f10:	1d3b      	adds	r3, r7, #4
 8100f12:	4619      	mov	r1, r3
 8100f14:	4807      	ldr	r0, [pc, #28]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100f16:	f009 facd 	bl	810a4b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8100f1a:	4603      	mov	r3, r0
 8100f1c:	2b00      	cmp	r3, #0
 8100f1e:	d001      	beq.n	8100f24 <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8100f20:	f000 f99e 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8100f24:	4803      	ldr	r0, [pc, #12]	@ (8100f34 <MX_TIM8_Init+0x118>)
 8100f26:	f000 ff35 	bl	8101d94 <HAL_TIM_MspPostInit>

}
 8100f2a:	bf00      	nop
 8100f2c:	3758      	adds	r7, #88	@ 0x58
 8100f2e:	46bd      	mov	sp, r7
 8100f30:	bd80      	pop	{r7, pc}
 8100f32:	bf00      	nop
 8100f34:	1000065c 	.word	0x1000065c
 8100f38:	40010400 	.word	0x40010400

08100f3c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8100f3c:	b580      	push	{r7, lr}
 8100f3e:	b084      	sub	sp, #16
 8100f40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 8100f42:	463b      	mov	r3, r7
 8100f44:	2200      	movs	r2, #0
 8100f46:	601a      	str	r2, [r3, #0]
 8100f48:	605a      	str	r2, [r3, #4]
 8100f4a:	609a      	str	r2, [r3, #8]
 8100f4c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8100f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f50:	4a1d      	ldr	r2, [pc, #116]	@ (8100fc8 <MX_TIM13_Init+0x8c>)
 8100f52:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 8100f54:	4b1b      	ldr	r3, [pc, #108]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f56:	2200      	movs	r2, #0
 8100f58:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8100f5a:	4b1a      	ldr	r3, [pc, #104]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f5c:	2200      	movs	r2, #0
 8100f5e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8100f60:	4b18      	ldr	r3, [pc, #96]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f62:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8100f66:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8100f68:	4b16      	ldr	r3, [pc, #88]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f6a:	2200      	movs	r2, #0
 8100f6c:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8100f6e:	4b15      	ldr	r3, [pc, #84]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f70:	2200      	movs	r2, #0
 8100f72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8100f74:	4813      	ldr	r0, [pc, #76]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f76:	f008 fb4a 	bl	810960e <HAL_TIM_Base_Init>
 8100f7a:	4603      	mov	r3, r0
 8100f7c:	2b00      	cmp	r3, #0
 8100f7e:	d001      	beq.n	8100f84 <MX_TIM13_Init+0x48>
  {
    Error_Handler();
 8100f80:	f000 f96e 	bl	8101260 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim13) != HAL_OK)
 8100f84:	480f      	ldr	r0, [pc, #60]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100f86:	f008 fbf0 	bl	810976a <HAL_TIM_IC_Init>
 8100f8a:	4603      	mov	r3, r0
 8100f8c:	2b00      	cmp	r3, #0
 8100f8e:	d001      	beq.n	8100f94 <MX_TIM13_Init+0x58>
  {
    Error_Handler();
 8100f90:	f000 f966 	bl	8101260 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8100f94:	2300      	movs	r3, #0
 8100f96:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8100f98:	2301      	movs	r3, #1
 8100f9a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8100f9c:	2300      	movs	r3, #0
 8100f9e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8100fa0:	2300      	movs	r3, #0
 8100fa2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim13, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8100fa4:	463b      	mov	r3, r7
 8100fa6:	2200      	movs	r2, #0
 8100fa8:	4619      	mov	r1, r3
 8100faa:	4806      	ldr	r0, [pc, #24]	@ (8100fc4 <MX_TIM13_Init+0x88>)
 8100fac:	f008 fcb8 	bl	8109920 <HAL_TIM_IC_ConfigChannel>
 8100fb0:	4603      	mov	r3, r0
 8100fb2:	2b00      	cmp	r3, #0
 8100fb4:	d001      	beq.n	8100fba <MX_TIM13_Init+0x7e>
  {
    Error_Handler();
 8100fb6:	f000 f953 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8100fba:	bf00      	nop
 8100fbc:	3710      	adds	r7, #16
 8100fbe:	46bd      	mov	sp, r7
 8100fc0:	bd80      	pop	{r7, pc}
 8100fc2:	bf00      	nop
 8100fc4:	100006a8 	.word	0x100006a8
 8100fc8:	40001c00 	.word	0x40001c00

08100fcc <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8100fcc:	b580      	push	{r7, lr}
 8100fce:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8100fd0:	4b22      	ldr	r3, [pc, #136]	@ (810105c <MX_UART8_Init+0x90>)
 8100fd2:	4a23      	ldr	r2, [pc, #140]	@ (8101060 <MX_UART8_Init+0x94>)
 8100fd4:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 8100fd6:	4b21      	ldr	r3, [pc, #132]	@ (810105c <MX_UART8_Init+0x90>)
 8100fd8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8100fdc:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8100fde:	4b1f      	ldr	r3, [pc, #124]	@ (810105c <MX_UART8_Init+0x90>)
 8100fe0:	2200      	movs	r2, #0
 8100fe2:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 8100fe4:	4b1d      	ldr	r3, [pc, #116]	@ (810105c <MX_UART8_Init+0x90>)
 8100fe6:	2200      	movs	r2, #0
 8100fe8:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8100fea:	4b1c      	ldr	r3, [pc, #112]	@ (810105c <MX_UART8_Init+0x90>)
 8100fec:	2200      	movs	r2, #0
 8100fee:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8100ff0:	4b1a      	ldr	r3, [pc, #104]	@ (810105c <MX_UART8_Init+0x90>)
 8100ff2:	220c      	movs	r2, #12
 8100ff4:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8100ff6:	4b19      	ldr	r3, [pc, #100]	@ (810105c <MX_UART8_Init+0x90>)
 8100ff8:	2200      	movs	r2, #0
 8100ffa:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8100ffc:	4b17      	ldr	r3, [pc, #92]	@ (810105c <MX_UART8_Init+0x90>)
 8100ffe:	2200      	movs	r2, #0
 8101000:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8101002:	4b16      	ldr	r3, [pc, #88]	@ (810105c <MX_UART8_Init+0x90>)
 8101004:	2200      	movs	r2, #0
 8101006:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8101008:	4b14      	ldr	r3, [pc, #80]	@ (810105c <MX_UART8_Init+0x90>)
 810100a:	2200      	movs	r2, #0
 810100c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 810100e:	4b13      	ldr	r3, [pc, #76]	@ (810105c <MX_UART8_Init+0x90>)
 8101010:	2200      	movs	r2, #0
 8101012:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 8101014:	4811      	ldr	r0, [pc, #68]	@ (810105c <MX_UART8_Init+0x90>)
 8101016:	f009 facb 	bl	810a5b0 <HAL_UART_Init>
 810101a:	4603      	mov	r3, r0
 810101c:	2b00      	cmp	r3, #0
 810101e:	d001      	beq.n	8101024 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8101020:	f000 f91e 	bl	8101260 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101024:	2100      	movs	r1, #0
 8101026:	480d      	ldr	r0, [pc, #52]	@ (810105c <MX_UART8_Init+0x90>)
 8101028:	f00a fad2 	bl	810b5d0 <HAL_UARTEx_SetTxFifoThreshold>
 810102c:	4603      	mov	r3, r0
 810102e:	2b00      	cmp	r3, #0
 8101030:	d001      	beq.n	8101036 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8101032:	f000 f915 	bl	8101260 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8101036:	2100      	movs	r1, #0
 8101038:	4808      	ldr	r0, [pc, #32]	@ (810105c <MX_UART8_Init+0x90>)
 810103a:	f00a fb07 	bl	810b64c <HAL_UARTEx_SetRxFifoThreshold>
 810103e:	4603      	mov	r3, r0
 8101040:	2b00      	cmp	r3, #0
 8101042:	d001      	beq.n	8101048 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8101044:	f000 f90c 	bl	8101260 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8101048:	4804      	ldr	r0, [pc, #16]	@ (810105c <MX_UART8_Init+0x90>)
 810104a:	f00a fa88 	bl	810b55e <HAL_UARTEx_DisableFifoMode>
 810104e:	4603      	mov	r3, r0
 8101050:	2b00      	cmp	r3, #0
 8101052:	d001      	beq.n	8101058 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8101054:	f000 f904 	bl	8101260 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8101058:	bf00      	nop
 810105a:	bd80      	pop	{r7, pc}
 810105c:	100006f4 	.word	0x100006f4
 8101060:	40007c00 	.word	0x40007c00

08101064 <MX_FMC_Init>:

}

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8101064:	b580      	push	{r7, lr}
 8101066:	b088      	sub	sp, #32
 8101068:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 810106a:	1d3b      	adds	r3, r7, #4
 810106c:	2200      	movs	r2, #0
 810106e:	601a      	str	r2, [r3, #0]
 8101070:	605a      	str	r2, [r3, #4]
 8101072:	609a      	str	r2, [r3, #8]
 8101074:	60da      	str	r2, [r3, #12]
 8101076:	611a      	str	r2, [r3, #16]
 8101078:	615a      	str	r2, [r3, #20]
 810107a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 810107c:	4b1e      	ldr	r3, [pc, #120]	@ (81010f8 <MX_FMC_Init+0x94>)
 810107e:	4a1f      	ldr	r2, [pc, #124]	@ (81010fc <MX_FMC_Init+0x98>)
 8101080:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8101082:	4b1d      	ldr	r3, [pc, #116]	@ (81010f8 <MX_FMC_Init+0x94>)
 8101084:	2201      	movs	r2, #1
 8101086:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8101088:	4b1b      	ldr	r3, [pc, #108]	@ (81010f8 <MX_FMC_Init+0x94>)
 810108a:	2200      	movs	r2, #0
 810108c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 810108e:	4b1a      	ldr	r3, [pc, #104]	@ (81010f8 <MX_FMC_Init+0x94>)
 8101090:	2208      	movs	r2, #8
 8101092:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8101094:	4b18      	ldr	r3, [pc, #96]	@ (81010f8 <MX_FMC_Init+0x94>)
 8101096:	2220      	movs	r2, #32
 8101098:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_2;
 810109a:	4b17      	ldr	r3, [pc, #92]	@ (81010f8 <MX_FMC_Init+0x94>)
 810109c:	2200      	movs	r2, #0
 810109e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 81010a0:	4b15      	ldr	r3, [pc, #84]	@ (81010f8 <MX_FMC_Init+0x94>)
 81010a2:	2280      	movs	r2, #128	@ 0x80
 81010a4:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 81010a6:	4b14      	ldr	r3, [pc, #80]	@ (81010f8 <MX_FMC_Init+0x94>)
 81010a8:	2200      	movs	r2, #0
 81010aa:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 81010ac:	4b12      	ldr	r3, [pc, #72]	@ (81010f8 <MX_FMC_Init+0x94>)
 81010ae:	2200      	movs	r2, #0
 81010b0:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 81010b2:	4b11      	ldr	r3, [pc, #68]	@ (81010f8 <MX_FMC_Init+0x94>)
 81010b4:	2200      	movs	r2, #0
 81010b6:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 81010b8:	4b0f      	ldr	r3, [pc, #60]	@ (81010f8 <MX_FMC_Init+0x94>)
 81010ba:	2200      	movs	r2, #0
 81010bc:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 81010be:	2310      	movs	r3, #16
 81010c0:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 81010c2:	2310      	movs	r3, #16
 81010c4:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 81010c6:	2310      	movs	r3, #16
 81010c8:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 81010ca:	2310      	movs	r3, #16
 81010cc:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 81010ce:	2310      	movs	r3, #16
 81010d0:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 81010d2:	2310      	movs	r3, #16
 81010d4:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 81010d6:	2310      	movs	r3, #16
 81010d8:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 81010da:	1d3b      	adds	r3, r7, #4
 81010dc:	4619      	mov	r1, r3
 81010de:	4806      	ldr	r0, [pc, #24]	@ (81010f8 <MX_FMC_Init+0x94>)
 81010e0:	f008 f8ac 	bl	810923c <HAL_SDRAM_Init>
 81010e4:	4603      	mov	r3, r0
 81010e6:	2b00      	cmp	r3, #0
 81010e8:	d001      	beq.n	81010ee <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 81010ea:	f000 f8b9 	bl	8101260 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 81010ee:	bf00      	nop
 81010f0:	3720      	adds	r7, #32
 81010f2:	46bd      	mov	sp, r7
 81010f4:	bd80      	pop	{r7, pc}
 81010f6:	bf00      	nop
 81010f8:	10000788 	.word	0x10000788
 81010fc:	52004140 	.word	0x52004140

08101100 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8101100:	b480      	push	{r7}
 8101102:	b08d      	sub	sp, #52	@ 0x34
 8101104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8101106:	4b55      	ldr	r3, [pc, #340]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810110c:	4a53      	ldr	r2, [pc, #332]	@ (810125c <MX_GPIO_Init+0x15c>)
 810110e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8101112:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101116:	4b51      	ldr	r3, [pc, #324]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101118:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810111c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101120:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8101122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8101124:	4b4d      	ldr	r3, [pc, #308]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810112a:	4a4c      	ldr	r2, [pc, #304]	@ (810125c <MX_GPIO_Init+0x15c>)
 810112c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8101130:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101134:	4b49      	ldr	r3, [pc, #292]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101136:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810113a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810113e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8101140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8101142:	4b46      	ldr	r3, [pc, #280]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101144:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101148:	4a44      	ldr	r2, [pc, #272]	@ (810125c <MX_GPIO_Init+0x15c>)
 810114a:	f043 0304 	orr.w	r3, r3, #4
 810114e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101152:	4b42      	ldr	r3, [pc, #264]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101154:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101158:	f003 0304 	and.w	r3, r3, #4
 810115c:	627b      	str	r3, [r7, #36]	@ 0x24
 810115e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8101160:	4b3e      	ldr	r3, [pc, #248]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101162:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101166:	4a3d      	ldr	r2, [pc, #244]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101168:	f043 0310 	orr.w	r3, r3, #16
 810116c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101170:	4b3a      	ldr	r3, [pc, #232]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101172:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101176:	f003 0310 	and.w	r3, r3, #16
 810117a:	623b      	str	r3, [r7, #32]
 810117c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 810117e:	4b37      	ldr	r3, [pc, #220]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101180:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101184:	4a35      	ldr	r2, [pc, #212]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101186:	f043 0302 	orr.w	r3, r3, #2
 810118a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810118e:	4b33      	ldr	r3, [pc, #204]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101190:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101194:	f003 0302 	and.w	r3, r3, #2
 8101198:	61fb      	str	r3, [r7, #28]
 810119a:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 810119c:	4b2f      	ldr	r3, [pc, #188]	@ (810125c <MX_GPIO_Init+0x15c>)
 810119e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011a2:	4a2e      	ldr	r2, [pc, #184]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 81011a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81011ac:	4b2b      	ldr	r3, [pc, #172]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81011b6:	61bb      	str	r3, [r7, #24]
 81011b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 81011ba:	4b28      	ldr	r3, [pc, #160]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011c0:	4a26      	ldr	r2, [pc, #152]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011c2:	f043 0308 	orr.w	r3, r3, #8
 81011c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81011ca:	4b24      	ldr	r3, [pc, #144]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011d0:	f003 0308 	and.w	r3, r3, #8
 81011d4:	617b      	str	r3, [r7, #20]
 81011d6:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 81011d8:	4b20      	ldr	r3, [pc, #128]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011de:	4a1f      	ldr	r2, [pc, #124]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011e0:	f043 0301 	orr.w	r3, r3, #1
 81011e4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81011e8:	4b1c      	ldr	r3, [pc, #112]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011ee:	f003 0301 	and.w	r3, r3, #1
 81011f2:	613b      	str	r3, [r7, #16]
 81011f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 81011f6:	4b19      	ldr	r3, [pc, #100]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81011fc:	4a17      	ldr	r2, [pc, #92]	@ (810125c <MX_GPIO_Init+0x15c>)
 81011fe:	f043 0320 	orr.w	r3, r3, #32
 8101202:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101206:	4b15      	ldr	r3, [pc, #84]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810120c:	f003 0320 	and.w	r3, r3, #32
 8101210:	60fb      	str	r3, [r7, #12]
 8101212:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8101214:	4b11      	ldr	r3, [pc, #68]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101216:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810121a:	4a10      	ldr	r2, [pc, #64]	@ (810125c <MX_GPIO_Init+0x15c>)
 810121c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8101220:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101224:	4b0d      	ldr	r3, [pc, #52]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101226:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810122a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 810122e:	60bb      	str	r3, [r7, #8]
 8101230:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101232:	4b0a      	ldr	r3, [pc, #40]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101238:	4a08      	ldr	r2, [pc, #32]	@ (810125c <MX_GPIO_Init+0x15c>)
 810123a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 810123e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101242:	4b06      	ldr	r3, [pc, #24]	@ (810125c <MX_GPIO_Init+0x15c>)
 8101244:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101248:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 810124c:	607b      	str	r3, [r7, #4]
 810124e:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8101250:	bf00      	nop
 8101252:	3734      	adds	r7, #52	@ 0x34
 8101254:	46bd      	mov	sp, r7
 8101256:	f85d 7b04 	ldr.w	r7, [sp], #4
 810125a:	4770      	bx	lr
 810125c:	58024400 	.word	0x58024400

08101260 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8101260:	b480      	push	{r7}
 8101262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8101264:	b672      	cpsid	i
}
 8101266:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8101268:	bf00      	nop
 810126a:	e7fd      	b.n	8101268 <Error_Handler+0x8>

0810126c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 810126c:	b480      	push	{r7}
 810126e:	b083      	sub	sp, #12
 8101270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101272:	4b0a      	ldr	r3, [pc, #40]	@ (810129c <HAL_MspInit+0x30>)
 8101274:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101278:	4a08      	ldr	r2, [pc, #32]	@ (810129c <HAL_MspInit+0x30>)
 810127a:	f043 0302 	orr.w	r3, r3, #2
 810127e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8101282:	4b06      	ldr	r3, [pc, #24]	@ (810129c <HAL_MspInit+0x30>)
 8101284:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8101288:	f003 0302 	and.w	r3, r3, #2
 810128c:	607b      	str	r3, [r7, #4]
 810128e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8101290:	bf00      	nop
 8101292:	370c      	adds	r7, #12
 8101294:	46bd      	mov	sp, r7
 8101296:	f85d 7b04 	ldr.w	r7, [sp], #4
 810129a:	4770      	bx	lr
 810129c:	58024400 	.word	0x58024400

081012a0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 81012a0:	b580      	push	{r7, lr}
 81012a2:	b08c      	sub	sp, #48	@ 0x30
 81012a4:	af00      	add	r7, sp, #0
 81012a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81012a8:	f107 031c 	add.w	r3, r7, #28
 81012ac:	2200      	movs	r2, #0
 81012ae:	601a      	str	r2, [r3, #0]
 81012b0:	605a      	str	r2, [r3, #4]
 81012b2:	609a      	str	r2, [r3, #8]
 81012b4:	60da      	str	r2, [r3, #12]
 81012b6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 81012b8:	687b      	ldr	r3, [r7, #4]
 81012ba:	681b      	ldr	r3, [r3, #0]
 81012bc:	4a3e      	ldr	r2, [pc, #248]	@ (81013b8 <HAL_ADC_MspInit+0x118>)
 81012be:	4293      	cmp	r3, r2
 81012c0:	d12a      	bne.n	8101318 <HAL_ADC_MspInit+0x78>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 81012c2:	4b3e      	ldr	r3, [pc, #248]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 81012c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81012c8:	4a3c      	ldr	r2, [pc, #240]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 81012ca:	f043 0320 	orr.w	r3, r3, #32
 81012ce:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81012d2:	4b3a      	ldr	r3, [pc, #232]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 81012d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81012d8:	f003 0320 	and.w	r3, r3, #32
 81012dc:	61bb      	str	r3, [r7, #24]
 81012de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 81012e0:	4b36      	ldr	r3, [pc, #216]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 81012e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81012e6:	4a35      	ldr	r2, [pc, #212]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 81012e8:	f043 0301 	orr.w	r3, r3, #1
 81012ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81012f0:	4b32      	ldr	r3, [pc, #200]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 81012f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81012f6:	f003 0301 	and.w	r3, r3, #1
 81012fa:	617b      	str	r3, [r7, #20]
 81012fc:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0_C     ------> ADC1_INP0
    PA1_C     ------> ADC1_INP1
    */
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 81012fe:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8101302:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8101306:	f001 f907 	bl	8102518 <HAL_SYSCFG_AnalogSwitchConfig>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_OPEN);
 810130a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 810130e:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 8101312:	f001 f901 	bl	8102518 <HAL_SYSCFG_AnalogSwitchConfig>
    /* USER CODE BEGIN ADC3_MspInit 1 */

    /* USER CODE END ADC3_MspInit 1 */
  }

}
 8101316:	e04a      	b.n	81013ae <HAL_ADC_MspInit+0x10e>
  else if(hadc->Instance==ADC3)
 8101318:	687b      	ldr	r3, [r7, #4]
 810131a:	681b      	ldr	r3, [r3, #0]
 810131c:	4a28      	ldr	r2, [pc, #160]	@ (81013c0 <HAL_ADC_MspInit+0x120>)
 810131e:	4293      	cmp	r3, r2
 8101320:	d145      	bne.n	81013ae <HAL_ADC_MspInit+0x10e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8101322:	4b26      	ldr	r3, [pc, #152]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101324:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101328:	4a24      	ldr	r2, [pc, #144]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 810132a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 810132e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101332:	4b22      	ldr	r3, [pc, #136]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101338:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 810133c:	613b      	str	r3, [r7, #16]
 810133e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101340:	4b1e      	ldr	r3, [pc, #120]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101346:	4a1d      	ldr	r2, [pc, #116]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101348:	f043 0320 	orr.w	r3, r3, #32
 810134c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101350:	4b1a      	ldr	r3, [pc, #104]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101352:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101356:	f003 0320 	and.w	r3, r3, #32
 810135a:	60fb      	str	r3, [r7, #12]
 810135c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 810135e:	4b17      	ldr	r3, [pc, #92]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101364:	4a15      	ldr	r2, [pc, #84]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101366:	f043 0304 	orr.w	r3, r3, #4
 810136a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 810136e:	4b13      	ldr	r3, [pc, #76]	@ (81013bc <HAL_ADC_MspInit+0x11c>)
 8101370:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101374:	f003 0304 	and.w	r3, r3, #4
 8101378:	60bb      	str	r3, [r7, #8]
 810137a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_A1_Pin;
 810137c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8101380:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8101382:	2303      	movs	r3, #3
 8101384:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101386:	2300      	movs	r3, #0
 8101388:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_A1_GPIO_Port, &GPIO_InitStruct);
 810138a:	f107 031c 	add.w	r3, r7, #28
 810138e:	4619      	mov	r1, r3
 8101390:	480c      	ldr	r0, [pc, #48]	@ (81013c4 <HAL_ADC_MspInit+0x124>)
 8101392:	f002 ffef 	bl	8104374 <HAL_GPIO_Init>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8101396:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 810139a:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 810139e:	f001 f8bb 	bl	8102518 <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 81013a2:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
 81013a6:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 81013aa:	f001 f8b5 	bl	8102518 <HAL_SYSCFG_AnalogSwitchConfig>
}
 81013ae:	bf00      	nop
 81013b0:	3730      	adds	r7, #48	@ 0x30
 81013b2:	46bd      	mov	sp, r7
 81013b4:	bd80      	pop	{r7, pc}
 81013b6:	bf00      	nop
 81013b8:	40022000 	.word	0x40022000
 81013bc:	58024400 	.word	0x58024400
 81013c0:	58026000 	.word	0x58026000
 81013c4:	58021400 	.word	0x58021400

081013c8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 81013c8:	b580      	push	{r7, lr}
 81013ca:	b08e      	sub	sp, #56	@ 0x38
 81013cc:	af00      	add	r7, sp, #0
 81013ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81013d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81013d4:	2200      	movs	r2, #0
 81013d6:	601a      	str	r2, [r3, #0]
 81013d8:	605a      	str	r2, [r3, #4]
 81013da:	609a      	str	r2, [r3, #8]
 81013dc:	60da      	str	r2, [r3, #12]
 81013de:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 81013e0:	687b      	ldr	r3, [r7, #4]
 81013e2:	681b      	ldr	r3, [r3, #0]
 81013e4:	4a49      	ldr	r2, [pc, #292]	@ (810150c <HAL_ETH_MspInit+0x144>)
 81013e6:	4293      	cmp	r3, r2
 81013e8:	f040 808b 	bne.w	8101502 <HAL_ETH_MspInit+0x13a>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 81013ec:	4b48      	ldr	r3, [pc, #288]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 81013ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81013f2:	4a47      	ldr	r2, [pc, #284]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 81013f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 81013f8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81013fc:	4b44      	ldr	r3, [pc, #272]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 81013fe:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101402:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8101406:	623b      	str	r3, [r7, #32]
 8101408:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 810140a:	4b41      	ldr	r3, [pc, #260]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 810140c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101410:	4a3f      	ldr	r2, [pc, #252]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101412:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8101416:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 810141a:	4b3d      	ldr	r3, [pc, #244]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 810141c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8101420:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8101424:	61fb      	str	r3, [r7, #28]
 8101426:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8101428:	4b39      	ldr	r3, [pc, #228]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 810142a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810142e:	4a38      	ldr	r2, [pc, #224]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8101434:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8101438:	4b35      	ldr	r3, [pc, #212]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 810143a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 810143e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8101442:	61bb      	str	r3, [r7, #24]
 8101444:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8101446:	4b32      	ldr	r3, [pc, #200]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101448:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810144c:	4a30      	ldr	r2, [pc, #192]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 810144e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8101452:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101456:	4b2e      	ldr	r3, [pc, #184]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810145c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8101460:	617b      	str	r3, [r7, #20]
 8101462:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101464:	4b2a      	ldr	r3, [pc, #168]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101466:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810146a:	4a29      	ldr	r2, [pc, #164]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 810146c:	f043 0304 	orr.w	r3, r3, #4
 8101470:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101474:	4b26      	ldr	r3, [pc, #152]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810147a:	f003 0304 	and.w	r3, r3, #4
 810147e:	613b      	str	r3, [r7, #16]
 8101480:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101482:	4b23      	ldr	r3, [pc, #140]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101484:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101488:	4a21      	ldr	r2, [pc, #132]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 810148a:	f043 0301 	orr.w	r3, r3, #1
 810148e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101492:	4b1f      	ldr	r3, [pc, #124]	@ (8101510 <HAL_ETH_MspInit+0x148>)
 8101494:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101498:	f003 0301 	and.w	r3, r3, #1
 810149c:	60fb      	str	r3, [r7, #12]
 810149e:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ETH_REF_CLK
    PA7     ------> ETH_CRS_DV
    PC4     ------> ETH_RXD0
    PC5     ------> ETH_RXD1
    */
    GPIO_InitStruct.Pin = ETH_TX_EN_Pin|ETH_TXD1_Pin|ETH_TXD0_Pin;
 81014a0:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 81014a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81014a6:	2302      	movs	r3, #2
 81014a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014aa:	2300      	movs	r3, #0
 81014ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81014ae:	2300      	movs	r3, #0
 81014b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81014b2:	230b      	movs	r3, #11
 81014b4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81014b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81014ba:	4619      	mov	r1, r3
 81014bc:	4815      	ldr	r0, [pc, #84]	@ (8101514 <HAL_ETH_MspInit+0x14c>)
 81014be:	f002 ff59 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ETH_MDC_SAI4_D1_Pin|ETH_RXD0_Pin|ETH_RXD1_Pin;
 81014c2:	2332      	movs	r3, #50	@ 0x32
 81014c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81014c6:	2302      	movs	r3, #2
 81014c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014ca:	2300      	movs	r3, #0
 81014cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81014ce:	2300      	movs	r3, #0
 81014d0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81014d2:	230b      	movs	r3, #11
 81014d4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81014d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81014da:	4619      	mov	r1, r3
 81014dc:	480e      	ldr	r0, [pc, #56]	@ (8101518 <HAL_ETH_MspInit+0x150>)
 81014de:	f002 ff49 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ETH_MDIO_Pin|ETH_REF_CLK_Pin|ETH_CRS_DV_Pin;
 81014e2:	2386      	movs	r3, #134	@ 0x86
 81014e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81014e6:	2302      	movs	r3, #2
 81014e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014ea:	2300      	movs	r3, #0
 81014ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81014ee:	2300      	movs	r3, #0
 81014f0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 81014f2:	230b      	movs	r3, #11
 81014f4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81014f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81014fa:	4619      	mov	r1, r3
 81014fc:	4807      	ldr	r0, [pc, #28]	@ (810151c <HAL_ETH_MspInit+0x154>)
 81014fe:	f002 ff39 	bl	8104374 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8101502:	bf00      	nop
 8101504:	3738      	adds	r7, #56	@ 0x38
 8101506:	46bd      	mov	sp, r7
 8101508:	bd80      	pop	{r7, pc}
 810150a:	bf00      	nop
 810150c:	40028000 	.word	0x40028000
 8101510:	58024400 	.word	0x58024400
 8101514:	58021800 	.word	0x58021800
 8101518:	58020800 	.word	0x58020800
 810151c:	58020000 	.word	0x58020000

08101520 <HAL_CEC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcec: CEC handle pointer
  * @retval None
  */
void HAL_CEC_MspInit(CEC_HandleTypeDef* hcec)
{
 8101520:	b580      	push	{r7, lr}
 8101522:	b0bc      	sub	sp, #240	@ 0xf0
 8101524:	af00      	add	r7, sp, #0
 8101526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101528:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810152c:	2200      	movs	r2, #0
 810152e:	601a      	str	r2, [r3, #0]
 8101530:	605a      	str	r2, [r3, #4]
 8101532:	609a      	str	r2, [r3, #8]
 8101534:	60da      	str	r2, [r3, #12]
 8101536:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101538:	f107 0310 	add.w	r3, r7, #16
 810153c:	22c8      	movs	r2, #200	@ 0xc8
 810153e:	2100      	movs	r1, #0
 8101540:	4618      	mov	r0, r3
 8101542:	f00a fec3 	bl	810c2cc <memset>
  if(hcec->Instance==CEC)
 8101546:	687b      	ldr	r3, [r7, #4]
 8101548:	681b      	ldr	r3, [r3, #0]
 810154a:	4a2b      	ldr	r2, [pc, #172]	@ (81015f8 <HAL_CEC_MspInit+0xd8>)
 810154c:	4293      	cmp	r3, r2
 810154e:	d14e      	bne.n	81015ee <HAL_CEC_MspInit+0xce>

    /* USER CODE END CEC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CEC;
 8101550:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8101554:	f04f 0300 	mov.w	r3, #0
 8101558:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.CecClockSelection = RCC_CECCLKSOURCE_LSI;
 810155c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8101560:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101564:	f107 0310 	add.w	r3, r7, #16
 8101568:	4618      	mov	r0, r3
 810156a:	f003 fbdf 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 810156e:	4603      	mov	r3, r0
 8101570:	2b00      	cmp	r3, #0
 8101572:	d001      	beq.n	8101578 <HAL_CEC_MspInit+0x58>
    {
      Error_Handler();
 8101574:	f7ff fe74 	bl	8101260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_CEC_CLK_ENABLE();
 8101578:	4b20      	ldr	r3, [pc, #128]	@ (81015fc <HAL_CEC_MspInit+0xdc>)
 810157a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810157e:	4a1f      	ldr	r2, [pc, #124]	@ (81015fc <HAL_CEC_MspInit+0xdc>)
 8101580:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8101584:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101588:	4b1c      	ldr	r3, [pc, #112]	@ (81015fc <HAL_CEC_MspInit+0xdc>)
 810158a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 810158e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8101592:	60fb      	str	r3, [r7, #12]
 8101594:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8101596:	4b19      	ldr	r3, [pc, #100]	@ (81015fc <HAL_CEC_MspInit+0xdc>)
 8101598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810159c:	4a17      	ldr	r2, [pc, #92]	@ (81015fc <HAL_CEC_MspInit+0xdc>)
 810159e:	f043 0302 	orr.w	r3, r3, #2
 81015a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81015a6:	4b15      	ldr	r3, [pc, #84]	@ (81015fc <HAL_CEC_MspInit+0xdc>)
 81015a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81015ac:	f003 0302 	and.w	r3, r3, #2
 81015b0:	60bb      	str	r3, [r7, #8]
 81015b2:	68bb      	ldr	r3, [r7, #8]
    /**HDMI_CEC GPIO Configuration
    PB6     ------> CEC
    */
    GPIO_InitStruct.Pin = HDMI_CEC_Pin;
 81015b4:	2340      	movs	r3, #64	@ 0x40
 81015b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 81015ba:	2312      	movs	r3, #18
 81015bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015c0:	2300      	movs	r3, #0
 81015c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015c6:	2300      	movs	r3, #0
 81015c8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_CEC;
 81015cc:	2305      	movs	r3, #5
 81015ce:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(HDMI_CEC_GPIO_Port, &GPIO_InitStruct);
 81015d2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81015d6:	4619      	mov	r1, r3
 81015d8:	4809      	ldr	r0, [pc, #36]	@ (8101600 <HAL_CEC_MspInit+0xe0>)
 81015da:	f002 fecb 	bl	8104374 <HAL_GPIO_Init>

    /* CEC interrupt Init */
    HAL_NVIC_SetPriority(CEC_IRQn, 0, 0);
 81015de:	2200      	movs	r2, #0
 81015e0:	2100      	movs	r1, #0
 81015e2:	205e      	movs	r0, #94	@ 0x5e
 81015e4:	f002 fa4b 	bl	8103a7e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_IRQn);
 81015e8:	205e      	movs	r0, #94	@ 0x5e
 81015ea:	f002 fa62 	bl	8103ab2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CEC_MspInit 1 */

  }

}
 81015ee:	bf00      	nop
 81015f0:	37f0      	adds	r7, #240	@ 0xf0
 81015f2:	46bd      	mov	sp, r7
 81015f4:	bd80      	pop	{r7, pc}
 81015f6:	bf00      	nop
 81015f8:	40006c00 	.word	0x40006c00
 81015fc:	58024400 	.word	0x58024400
 8101600:	58020400 	.word	0x58020400

08101604 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8101604:	b580      	push	{r7, lr}
 8101606:	b0c0      	sub	sp, #256	@ 0x100
 8101608:	af00      	add	r7, sp, #0
 810160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810160c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101610:	2200      	movs	r2, #0
 8101612:	601a      	str	r2, [r3, #0]
 8101614:	605a      	str	r2, [r3, #4]
 8101616:	609a      	str	r2, [r3, #8]
 8101618:	60da      	str	r2, [r3, #12]
 810161a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810161c:	f107 0320 	add.w	r3, r7, #32
 8101620:	22c8      	movs	r2, #200	@ 0xc8
 8101622:	2100      	movs	r1, #0
 8101624:	4618      	mov	r0, r3
 8101626:	f00a fe51 	bl	810c2cc <memset>
  if(hqspi->Instance==QUADSPI)
 810162a:	687b      	ldr	r3, [r7, #4]
 810162c:	681b      	ldr	r3, [r3, #0]
 810162e:	4a85      	ldr	r2, [pc, #532]	@ (8101844 <HAL_QSPI_MspInit+0x240>)
 8101630:	4293      	cmp	r3, r2
 8101632:	f040 8102 	bne.w	810183a <HAL_QSPI_MspInit+0x236>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8101636:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 810163a:	f04f 0300 	mov.w	r3, #0
 810163e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8101642:	2300      	movs	r3, #0
 8101644:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101646:	f107 0320 	add.w	r3, r7, #32
 810164a:	4618      	mov	r0, r3
 810164c:	f003 fb6e 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8101650:	4603      	mov	r3, r0
 8101652:	2b00      	cmp	r3, #0
 8101654:	d001      	beq.n	810165a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8101656:	f7ff fe03 	bl	8101260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 810165a:	4b7b      	ldr	r3, [pc, #492]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 810165c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8101660:	4a79      	ldr	r2, [pc, #484]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 8101662:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8101666:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 810166a:	4b77      	ldr	r3, [pc, #476]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 810166c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8101670:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8101674:	61fb      	str	r3, [r7, #28]
 8101676:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8101678:	4b73      	ldr	r3, [pc, #460]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 810167a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810167e:	4a72      	ldr	r2, [pc, #456]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 8101680:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8101684:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101688:	4b6f      	ldr	r3, [pc, #444]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 810168a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810168e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8101692:	61bb      	str	r3, [r7, #24]
 8101694:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101696:	4b6c      	ldr	r3, [pc, #432]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 8101698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810169c:	4a6a      	ldr	r2, [pc, #424]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 810169e:	f043 0320 	orr.w	r3, r3, #32
 81016a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81016a6:	4b68      	ldr	r3, [pc, #416]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016ac:	f003 0320 	and.w	r3, r3, #32
 81016b0:	617b      	str	r3, [r7, #20]
 81016b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 81016b4:	4b64      	ldr	r3, [pc, #400]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016ba:	4a63      	ldr	r2, [pc, #396]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 81016c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81016c4:	4b60      	ldr	r3, [pc, #384]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81016ce:	613b      	str	r3, [r7, #16]
 81016d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81016d2:	4b5d      	ldr	r3, [pc, #372]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016d8:	4a5b      	ldr	r2, [pc, #364]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016da:	f043 0302 	orr.w	r3, r3, #2
 81016de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 81016e2:	4b59      	ldr	r3, [pc, #356]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016e8:	f003 0302 	and.w	r3, r3, #2
 81016ec:	60fb      	str	r3, [r7, #12]
 81016ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81016f0:	4b55      	ldr	r3, [pc, #340]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 81016f6:	4a54      	ldr	r2, [pc, #336]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 81016f8:	f043 0308 	orr.w	r3, r3, #8
 81016fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101700:	4b51      	ldr	r3, [pc, #324]	@ (8101848 <HAL_QSPI_MspInit+0x244>)
 8101702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101706:	f003 0308 	and.w	r3, r3, #8
 810170a:	60bb      	str	r3, [r7, #8]
 810170c:	68bb      	ldr	r3, [r7, #8]
    PH2     ------> QUADSPI_BK2_IO0
    PH3     ------> QUADSPI_BK2_IO1
    PB2     ------> QUADSPI_CLK
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_BK2_IO2_Pin|QSPI_BK2_IO3_Pin;
 810170e:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 8101712:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101716:	2302      	movs	r3, #2
 8101718:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810171c:	2300      	movs	r3, #0
 810171e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101722:	2300      	movs	r3, #0
 8101724:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101728:	2309      	movs	r3, #9
 810172a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 810172e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101732:	4619      	mov	r1, r3
 8101734:	4845      	ldr	r0, [pc, #276]	@ (810184c <HAL_QSPI_MspInit+0x248>)
 8101736:	f002 fe1d 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 810173a:	2340      	movs	r3, #64	@ 0x40
 810173c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101740:	2302      	movs	r3, #2
 8101742:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101746:	2300      	movs	r3, #0
 8101748:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810174c:	2300      	movs	r3, #0
 810174e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8101752:	230a      	movs	r3, #10
 8101754:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8101758:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 810175c:	4619      	mov	r1, r3
 810175e:	483b      	ldr	r0, [pc, #236]	@ (810184c <HAL_QSPI_MspInit+0x248>)
 8101760:	f002 fe08 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin|QSPI_BK1_IO2_Pin;
 8101764:	23c0      	movs	r3, #192	@ 0xc0
 8101766:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810176a:	2302      	movs	r3, #2
 810176c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101770:	2300      	movs	r3, #0
 8101772:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101776:	2300      	movs	r3, #0
 8101778:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 810177c:	2309      	movs	r3, #9
 810177e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101782:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101786:	4619      	mov	r1, r3
 8101788:	4831      	ldr	r0, [pc, #196]	@ (8101850 <HAL_QSPI_MspInit+0x24c>)
 810178a:	f002 fdf3 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO1_Pin;
 810178e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8101792:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101796:	2302      	movs	r3, #2
 8101798:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810179c:	2300      	movs	r3, #0
 810179e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81017a2:	2300      	movs	r3, #0
 81017a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 81017a8:	230a      	movs	r3, #10
 81017aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(QSPI_BK1_IO1_GPIO_Port, &GPIO_InitStruct);
 81017ae:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 81017b2:	4619      	mov	r1, r3
 81017b4:	4826      	ldr	r0, [pc, #152]	@ (8101850 <HAL_QSPI_MspInit+0x24c>)
 81017b6:	f002 fddd 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK2_IO0_Pin|QSPI_BK2_IO1_Pin;
 81017ba:	230c      	movs	r3, #12
 81017bc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81017c0:	2302      	movs	r3, #2
 81017c2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81017c6:	2300      	movs	r3, #0
 81017c8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81017cc:	2300      	movs	r3, #0
 81017ce:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 81017d2:	2309      	movs	r3, #9
 81017d4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 81017d8:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 81017dc:	4619      	mov	r1, r3
 81017de:	481d      	ldr	r0, [pc, #116]	@ (8101854 <HAL_QSPI_MspInit+0x250>)
 81017e0:	f002 fdc8 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 81017e4:	2304      	movs	r3, #4
 81017e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81017ea:	2302      	movs	r3, #2
 81017ec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81017f0:	2300      	movs	r3, #0
 81017f2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81017f6:	2300      	movs	r3, #0
 81017f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 81017fc:	2309      	movs	r3, #9
 81017fe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8101802:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101806:	4619      	mov	r1, r3
 8101808:	4813      	ldr	r0, [pc, #76]	@ (8101858 <HAL_QSPI_MspInit+0x254>)
 810180a:	f002 fdb3 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin;
 810180e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8101812:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101816:	2302      	movs	r3, #2
 8101818:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810181c:	2300      	movs	r3, #0
 810181e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101822:	2300      	movs	r3, #0
 8101824:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101828:	2309      	movs	r3, #9
 810182a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(QSPI_BK1_IO0_GPIO_Port, &GPIO_InitStruct);
 810182e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101832:	4619      	mov	r1, r3
 8101834:	4809      	ldr	r0, [pc, #36]	@ (810185c <HAL_QSPI_MspInit+0x258>)
 8101836:	f002 fd9d 	bl	8104374 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 810183a:	bf00      	nop
 810183c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8101840:	46bd      	mov	sp, r7
 8101842:	bd80      	pop	{r7, pc}
 8101844:	52005000 	.word	0x52005000
 8101848:	58024400 	.word	0x58024400
 810184c:	58021800 	.word	0x58021800
 8101850:	58021400 	.word	0x58021400
 8101854:	58021c00 	.word	0x58021c00
 8101858:	58020400 	.word	0x58020400
 810185c:	58020c00 	.word	0x58020c00

08101860 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8101860:	b580      	push	{r7, lr}
 8101862:	b0b4      	sub	sp, #208	@ 0xd0
 8101864:	af00      	add	r7, sp, #0
 8101866:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101868:	f107 0308 	add.w	r3, r7, #8
 810186c:	22c8      	movs	r2, #200	@ 0xc8
 810186e:	2100      	movs	r1, #0
 8101870:	4618      	mov	r0, r3
 8101872:	f00a fd2b 	bl	810c2cc <memset>
  if(hrtc->Instance==RTC)
 8101876:	687b      	ldr	r3, [r7, #4]
 8101878:	681b      	ldr	r3, [r3, #0]
 810187a:	4a10      	ldr	r2, [pc, #64]	@ (81018bc <HAL_RTC_MspInit+0x5c>)
 810187c:	4293      	cmp	r3, r2
 810187e:	d119      	bne.n	81018b4 <HAL_RTC_MspInit+0x54>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8101880:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8101884:	f04f 0300 	mov.w	r3, #0
 8101888:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 810188c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8101890:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101894:	f107 0308 	add.w	r3, r7, #8
 8101898:	4618      	mov	r0, r3
 810189a:	f003 fa47 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 810189e:	4603      	mov	r3, r0
 81018a0:	2b00      	cmp	r3, #0
 81018a2:	d001      	beq.n	81018a8 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 81018a4:	f7ff fcdc 	bl	8101260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 81018a8:	4b05      	ldr	r3, [pc, #20]	@ (81018c0 <HAL_RTC_MspInit+0x60>)
 81018aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81018ac:	4a04      	ldr	r2, [pc, #16]	@ (81018c0 <HAL_RTC_MspInit+0x60>)
 81018ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 81018b2:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 81018b4:	bf00      	nop
 81018b6:	37d0      	adds	r7, #208	@ 0xd0
 81018b8:	46bd      	mov	sp, r7
 81018ba:	bd80      	pop	{r7, pc}
 81018bc:	58004000 	.word	0x58004000
 81018c0:	58024400 	.word	0x58024400

081018c4 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 81018c4:	b580      	push	{r7, lr}
 81018c6:	b0be      	sub	sp, #248	@ 0xf8
 81018c8:	af00      	add	r7, sp, #0
 81018ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81018cc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 81018d0:	2200      	movs	r2, #0
 81018d2:	601a      	str	r2, [r3, #0]
 81018d4:	605a      	str	r2, [r3, #4]
 81018d6:	609a      	str	r2, [r3, #8]
 81018d8:	60da      	str	r2, [r3, #12]
 81018da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81018dc:	f107 0318 	add.w	r3, r7, #24
 81018e0:	22c8      	movs	r2, #200	@ 0xc8
 81018e2:	2100      	movs	r1, #0
 81018e4:	4618      	mov	r0, r3
 81018e6:	f00a fcf1 	bl	810c2cc <memset>
  if(hsd->Instance==SDMMC1)
 81018ea:	687b      	ldr	r3, [r7, #4]
 81018ec:	681b      	ldr	r3, [r3, #0]
 81018ee:	4a38      	ldr	r2, [pc, #224]	@ (81019d0 <HAL_SD_MspInit+0x10c>)
 81018f0:	4293      	cmp	r3, r2
 81018f2:	d169      	bne.n	81019c8 <HAL_SD_MspInit+0x104>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 81018f4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 81018f8:	f04f 0300 	mov.w	r3, #0
 81018fc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8101900:	2300      	movs	r3, #0
 8101902:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101904:	f107 0318 	add.w	r3, r7, #24
 8101908:	4618      	mov	r0, r3
 810190a:	f003 fa0f 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 810190e:	4603      	mov	r3, r0
 8101910:	2b00      	cmp	r3, #0
 8101912:	d001      	beq.n	8101918 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8101914:	f7ff fca4 	bl	8101260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8101918:	4b2e      	ldr	r3, [pc, #184]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 810191a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 810191e:	4a2d      	ldr	r2, [pc, #180]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 8101920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8101924:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8101928:	4b2a      	ldr	r3, [pc, #168]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 810192a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 810192e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8101932:	617b      	str	r3, [r7, #20]
 8101934:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101936:	4b27      	ldr	r3, [pc, #156]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 8101938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810193c:	4a25      	ldr	r2, [pc, #148]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 810193e:	f043 0304 	orr.w	r3, r3, #4
 8101942:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101946:	4b23      	ldr	r3, [pc, #140]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 8101948:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810194c:	f003 0304 	and.w	r3, r3, #4
 8101950:	613b      	str	r3, [r7, #16]
 8101952:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101954:	4b1f      	ldr	r3, [pc, #124]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 8101956:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810195a:	4a1e      	ldr	r2, [pc, #120]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 810195c:	f043 0308 	orr.w	r3, r3, #8
 8101960:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101964:	4b1b      	ldr	r3, [pc, #108]	@ (81019d4 <HAL_SD_MspInit+0x110>)
 8101966:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 810196a:	f003 0308 	and.w	r3, r3, #8
 810196e:	60fb      	str	r3, [r7, #12]
 8101970:	68fb      	ldr	r3, [r7, #12]
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_D3_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin
 8101972:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8101976:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
                          |SDIO1_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810197a:	2302      	movs	r3, #2
 810197c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101980:	2300      	movs	r3, #0
 8101982:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101986:	2303      	movs	r3, #3
 8101988:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 810198c:	230c      	movs	r3, #12
 810198e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101992:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101996:	4619      	mov	r1, r3
 8101998:	480f      	ldr	r0, [pc, #60]	@ (81019d8 <HAL_SD_MspInit+0x114>)
 810199a:	f002 fceb 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 810199e:	2304      	movs	r3, #4
 81019a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81019a4:	2302      	movs	r3, #2
 81019a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81019aa:	2300      	movs	r3, #0
 81019ac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81019b0:	2303      	movs	r3, #3
 81019b2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 81019b6:	230c      	movs	r3, #12
 81019b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 81019bc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 81019c0:	4619      	mov	r1, r3
 81019c2:	4806      	ldr	r0, [pc, #24]	@ (81019dc <HAL_SD_MspInit+0x118>)
 81019c4:	f002 fcd6 	bl	8104374 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 81019c8:	bf00      	nop
 81019ca:	37f8      	adds	r7, #248	@ 0xf8
 81019cc:	46bd      	mov	sp, r7
 81019ce:	bd80      	pop	{r7, pc}
 81019d0:	52007000 	.word	0x52007000
 81019d4:	58024400 	.word	0x58024400
 81019d8:	58020800 	.word	0x58020800
 81019dc:	58020c00 	.word	0x58020c00

081019e0 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 81019e0:	b580      	push	{r7, lr}
 81019e2:	b0bc      	sub	sp, #240	@ 0xf0
 81019e4:	af00      	add	r7, sp, #0
 81019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81019e8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81019ec:	2200      	movs	r2, #0
 81019ee:	601a      	str	r2, [r3, #0]
 81019f0:	605a      	str	r2, [r3, #4]
 81019f2:	609a      	str	r2, [r3, #8]
 81019f4:	60da      	str	r2, [r3, #12]
 81019f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81019f8:	f107 0310 	add.w	r3, r7, #16
 81019fc:	22c8      	movs	r2, #200	@ 0xc8
 81019fe:	2100      	movs	r1, #0
 8101a00:	4618      	mov	r0, r3
 8101a02:	f00a fc63 	bl	810c2cc <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8101a06:	687b      	ldr	r3, [r7, #4]
 8101a08:	681b      	ldr	r3, [r3, #0]
 8101a0a:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8101a0e:	d144      	bne.n	8101a9a <HAL_SPDIFRX_MspInit+0xba>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8101a10:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8101a14:	f04f 0300 	mov.w	r3, #0
 8101a18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.SpdifrxClockSelection = RCC_SPDIFRXCLKSOURCE_PLL;
 8101a1c:	2300      	movs	r3, #0
 8101a1e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101a20:	f107 0310 	add.w	r3, r7, #16
 8101a24:	4618      	mov	r0, r3
 8101a26:	f003 f981 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8101a2a:	4603      	mov	r3, r0
 8101a2c:	2b00      	cmp	r3, #0
 8101a2e:	d001      	beq.n	8101a34 <HAL_SPDIFRX_MspInit+0x54>
    {
      Error_Handler();
 8101a30:	f7ff fc16 	bl	8101260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8101a34:	4b1b      	ldr	r3, [pc, #108]	@ (8101aa4 <HAL_SPDIFRX_MspInit+0xc4>)
 8101a36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101a3a:	4a1a      	ldr	r2, [pc, #104]	@ (8101aa4 <HAL_SPDIFRX_MspInit+0xc4>)
 8101a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8101a40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101a44:	4b17      	ldr	r3, [pc, #92]	@ (8101aa4 <HAL_SPDIFRX_MspInit+0xc4>)
 8101a46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101a4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8101a4e:	60fb      	str	r3, [r7, #12]
 8101a50:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8101a52:	4b14      	ldr	r3, [pc, #80]	@ (8101aa4 <HAL_SPDIFRX_MspInit+0xc4>)
 8101a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101a58:	4a12      	ldr	r2, [pc, #72]	@ (8101aa4 <HAL_SPDIFRX_MspInit+0xc4>)
 8101a5a:	f043 0308 	orr.w	r3, r3, #8
 8101a5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101a62:	4b10      	ldr	r3, [pc, #64]	@ (8101aa4 <HAL_SPDIFRX_MspInit+0xc4>)
 8101a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101a68:	f003 0308 	and.w	r3, r3, #8
 8101a6c:	60bb      	str	r3, [r7, #8]
 8101a6e:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX1 GPIO Configuration
    PD7     ------> SPDIFRX1_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8101a70:	2380      	movs	r3, #128	@ 0x80
 8101a72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101a76:	2302      	movs	r3, #2
 8101a78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101a7c:	2300      	movs	r3, #0
 8101a7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101a82:	2300      	movs	r3, #0
 8101a84:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_SPDIF;
 8101a88:	2309      	movs	r3, #9
 8101a8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8101a8e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8101a92:	4619      	mov	r1, r3
 8101a94:	4804      	ldr	r0, [pc, #16]	@ (8101aa8 <HAL_SPDIFRX_MspInit+0xc8>)
 8101a96:	f002 fc6d 	bl	8104374 <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 8101a9a:	bf00      	nop
 8101a9c:	37f0      	adds	r7, #240	@ 0xf0
 8101a9e:	46bd      	mov	sp, r7
 8101aa0:	bd80      	pop	{r7, pc}
 8101aa2:	bf00      	nop
 8101aa4:	58024400 	.word	0x58024400
 8101aa8:	58020c00 	.word	0x58020c00

08101aac <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8101aac:	b580      	push	{r7, lr}
 8101aae:	b0c0      	sub	sp, #256	@ 0x100
 8101ab0:	af00      	add	r7, sp, #0
 8101ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101ab4:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101ab8:	2200      	movs	r2, #0
 8101aba:	601a      	str	r2, [r3, #0]
 8101abc:	605a      	str	r2, [r3, #4]
 8101abe:	609a      	str	r2, [r3, #8]
 8101ac0:	60da      	str	r2, [r3, #12]
 8101ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101ac4:	f107 0320 	add.w	r3, r7, #32
 8101ac8:	22c8      	movs	r2, #200	@ 0xc8
 8101aca:	2100      	movs	r1, #0
 8101acc:	4618      	mov	r0, r3
 8101ace:	f00a fbfd 	bl	810c2cc <memset>
  if(hspi->Instance==SPI2)
 8101ad2:	687b      	ldr	r3, [r7, #4]
 8101ad4:	681b      	ldr	r3, [r3, #0]
 8101ad6:	4a72      	ldr	r2, [pc, #456]	@ (8101ca0 <HAL_SPI_MspInit+0x1f4>)
 8101ad8:	4293      	cmp	r3, r2
 8101ada:	d16b      	bne.n	8101bb4 <HAL_SPI_MspInit+0x108>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8101adc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8101ae0:	f04f 0300 	mov.w	r3, #0
 8101ae4:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8101ae8:	2300      	movs	r3, #0
 8101aea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101aee:	f107 0320 	add.w	r3, r7, #32
 8101af2:	4618      	mov	r0, r3
 8101af4:	f003 f91a 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8101af8:	4603      	mov	r3, r0
 8101afa:	2b00      	cmp	r3, #0
 8101afc:	d001      	beq.n	8101b02 <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8101afe:	f7ff fbaf 	bl	8101260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8101b02:	4b68      	ldr	r3, [pc, #416]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b04:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101b08:	4a66      	ldr	r2, [pc, #408]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8101b0e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101b12:	4b64      	ldr	r3, [pc, #400]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101b18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8101b1c:	61fb      	str	r3, [r7, #28]
 8101b1e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101b20:	4b60      	ldr	r3, [pc, #384]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101b26:	4a5f      	ldr	r2, [pc, #380]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b28:	f043 0301 	orr.w	r3, r3, #1
 8101b2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101b30:	4b5c      	ldr	r3, [pc, #368]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101b36:	f003 0301 	and.w	r3, r3, #1
 8101b3a:	61bb      	str	r3, [r7, #24]
 8101b3c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101b3e:	4b59      	ldr	r3, [pc, #356]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101b44:	4a57      	ldr	r2, [pc, #348]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b46:	f043 0304 	orr.w	r3, r3, #4
 8101b4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101b4e:	4b55      	ldr	r3, [pc, #340]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101b54:	f003 0304 	and.w	r3, r3, #4
 8101b58:	617b      	str	r3, [r7, #20]
 8101b5a:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PA12     ------> SPI2_SCK
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin;
 8101b5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8101b60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b64:	2302      	movs	r3, #2
 8101b66:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b6a:	2300      	movs	r3, #0
 8101b6c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b70:	2300      	movs	r3, #0
 8101b72:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8101b76:	2305      	movs	r3, #5
 8101b78:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8101b7c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101b80:	4619      	mov	r1, r3
 8101b82:	4849      	ldr	r0, [pc, #292]	@ (8101ca8 <HAL_SPI_MspInit+0x1fc>)
 8101b84:	f002 fbf6 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PMOD_3_Pin|PMOD_2_Pin;
 8101b88:	230c      	movs	r3, #12
 8101b8a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101b8e:	2302      	movs	r3, #2
 8101b90:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101b94:	2300      	movs	r3, #0
 8101b96:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101b9a:	2300      	movs	r3, #0
 8101b9c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8101ba0:	2305      	movs	r3, #5
 8101ba2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8101ba6:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101baa:	4619      	mov	r1, r3
 8101bac:	483f      	ldr	r0, [pc, #252]	@ (8101cac <HAL_SPI_MspInit+0x200>)
 8101bae:	f002 fbe1 	bl	8104374 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8101bb2:	e06f      	b.n	8101c94 <HAL_SPI_MspInit+0x1e8>
  else if(hspi->Instance==SPI5)
 8101bb4:	687b      	ldr	r3, [r7, #4]
 8101bb6:	681b      	ldr	r3, [r3, #0]
 8101bb8:	4a3d      	ldr	r2, [pc, #244]	@ (8101cb0 <HAL_SPI_MspInit+0x204>)
 8101bba:	4293      	cmp	r3, r2
 8101bbc:	d16a      	bne.n	8101c94 <HAL_SPI_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8101bbe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8101bc2:	f04f 0300 	mov.w	r3, #0
 8101bc6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8101bca:	2300      	movs	r3, #0
 8101bcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101bd0:	f107 0320 	add.w	r3, r7, #32
 8101bd4:	4618      	mov	r0, r3
 8101bd6:	f003 f8a9 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8101bda:	4603      	mov	r3, r0
 8101bdc:	2b00      	cmp	r3, #0
 8101bde:	d001      	beq.n	8101be4 <HAL_SPI_MspInit+0x138>
      Error_Handler();
 8101be0:	f7ff fb3e 	bl	8101260 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8101be4:	4b2f      	ldr	r3, [pc, #188]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101be6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101bea:	4a2e      	ldr	r2, [pc, #184]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101bec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8101bf0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8101bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101bf6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101bfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8101bfe:	613b      	str	r3, [r7, #16]
 8101c00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8101c02:	4b28      	ldr	r3, [pc, #160]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101c04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101c08:	4a26      	ldr	r2, [pc, #152]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101c0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8101c0e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101c12:	4b24      	ldr	r3, [pc, #144]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101c14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101c18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8101c1c:	60fb      	str	r3, [r7, #12]
 8101c1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101c20:	4b20      	ldr	r3, [pc, #128]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101c22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101c26:	4a1f      	ldr	r2, [pc, #124]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101c28:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8101c2c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101c30:	4b1c      	ldr	r3, [pc, #112]	@ (8101ca4 <HAL_SPI_MspInit+0x1f8>)
 8101c32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101c36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101c3a:	60bb      	str	r3, [r7, #8]
 8101c3c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D10_Pin;
 8101c3e:	2303      	movs	r3, #3
 8101c40:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101c44:	2302      	movs	r3, #2
 8101c46:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c4a:	2300      	movs	r3, #0
 8101c4c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c50:	2300      	movs	r3, #0
 8101c52:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8101c56:	2305      	movs	r3, #5
 8101c58:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8101c5c:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101c60:	4619      	mov	r1, r3
 8101c62:	4814      	ldr	r0, [pc, #80]	@ (8101cb4 <HAL_SPI_MspInit+0x208>)
 8101c64:	f002 fb86 	bl	8104374 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 8101c68:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8101c6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101c70:	2302      	movs	r3, #2
 8101c72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101c76:	2300      	movs	r3, #0
 8101c78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101c7c:	2300      	movs	r3, #0
 8101c7e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8101c82:	2305      	movs	r3, #5
 8101c84:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8101c88:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8101c8c:	4619      	mov	r1, r3
 8101c8e:	480a      	ldr	r0, [pc, #40]	@ (8101cb8 <HAL_SPI_MspInit+0x20c>)
 8101c90:	f002 fb70 	bl	8104374 <HAL_GPIO_Init>
}
 8101c94:	bf00      	nop
 8101c96:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8101c9a:	46bd      	mov	sp, r7
 8101c9c:	bd80      	pop	{r7, pc}
 8101c9e:	bf00      	nop
 8101ca0:	40003800 	.word	0x40003800
 8101ca4:	58024400 	.word	0x58024400
 8101ca8:	58020000 	.word	0x58020000
 8101cac:	58020800 	.word	0x58020800
 8101cb0:	40015000 	.word	0x40015000
 8101cb4:	58022800 	.word	0x58022800
 8101cb8:	58022400 	.word	0x58022400

08101cbc <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8101cbc:	b480      	push	{r7}
 8101cbe:	b085      	sub	sp, #20
 8101cc0:	af00      	add	r7, sp, #0
 8101cc2:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM8)
 8101cc4:	687b      	ldr	r3, [r7, #4]
 8101cc6:	681b      	ldr	r3, [r3, #0]
 8101cc8:	4a0b      	ldr	r2, [pc, #44]	@ (8101cf8 <HAL_TIM_OC_MspInit+0x3c>)
 8101cca:	4293      	cmp	r3, r2
 8101ccc:	d10e      	bne.n	8101cec <HAL_TIM_OC_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8101cce:	4b0b      	ldr	r3, [pc, #44]	@ (8101cfc <HAL_TIM_OC_MspInit+0x40>)
 8101cd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101cd4:	4a09      	ldr	r2, [pc, #36]	@ (8101cfc <HAL_TIM_OC_MspInit+0x40>)
 8101cd6:	f043 0302 	orr.w	r3, r3, #2
 8101cda:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8101cde:	4b07      	ldr	r3, [pc, #28]	@ (8101cfc <HAL_TIM_OC_MspInit+0x40>)
 8101ce0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101ce4:	f003 0302 	and.w	r3, r3, #2
 8101ce8:	60fb      	str	r3, [r7, #12]
 8101cea:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 8101cec:	bf00      	nop
 8101cee:	3714      	adds	r7, #20
 8101cf0:	46bd      	mov	sp, r7
 8101cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101cf6:	4770      	bx	lr
 8101cf8:	40010400 	.word	0x40010400
 8101cfc:	58024400 	.word	0x58024400

08101d00 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8101d00:	b580      	push	{r7, lr}
 8101d02:	b08a      	sub	sp, #40	@ 0x28
 8101d04:	af00      	add	r7, sp, #0
 8101d06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101d08:	f107 0314 	add.w	r3, r7, #20
 8101d0c:	2200      	movs	r2, #0
 8101d0e:	601a      	str	r2, [r3, #0]
 8101d10:	605a      	str	r2, [r3, #4]
 8101d12:	609a      	str	r2, [r3, #8]
 8101d14:	60da      	str	r2, [r3, #12]
 8101d16:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM13)
 8101d18:	687b      	ldr	r3, [r7, #4]
 8101d1a:	681b      	ldr	r3, [r3, #0]
 8101d1c:	4a1a      	ldr	r2, [pc, #104]	@ (8101d88 <HAL_TIM_Base_MspInit+0x88>)
 8101d1e:	4293      	cmp	r3, r2
 8101d20:	d12e      	bne.n	8101d80 <HAL_TIM_Base_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8101d22:	4b1a      	ldr	r3, [pc, #104]	@ (8101d8c <HAL_TIM_Base_MspInit+0x8c>)
 8101d24:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101d28:	4a18      	ldr	r2, [pc, #96]	@ (8101d8c <HAL_TIM_Base_MspInit+0x8c>)
 8101d2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8101d2e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101d32:	4b16      	ldr	r3, [pc, #88]	@ (8101d8c <HAL_TIM_Base_MspInit+0x8c>)
 8101d34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101d38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8101d3c:	613b      	str	r3, [r7, #16]
 8101d3e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8101d40:	4b12      	ldr	r3, [pc, #72]	@ (8101d8c <HAL_TIM_Base_MspInit+0x8c>)
 8101d42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101d46:	4a11      	ldr	r2, [pc, #68]	@ (8101d8c <HAL_TIM_Base_MspInit+0x8c>)
 8101d48:	f043 0320 	orr.w	r3, r3, #32
 8101d4c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101d50:	4b0e      	ldr	r3, [pc, #56]	@ (8101d8c <HAL_TIM_Base_MspInit+0x8c>)
 8101d52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101d56:	f003 0320 	and.w	r3, r3, #32
 8101d5a:	60fb      	str	r3, [r7, #12]
 8101d5c:	68fb      	ldr	r3, [r7, #12]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = PMOD_14_ARD_D3_Pin;
 8101d5e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8101d62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101d64:	2302      	movs	r3, #2
 8101d66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101d68:	2300      	movs	r3, #0
 8101d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101d6c:	2300      	movs	r3, #0
 8101d6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8101d70:	2309      	movs	r3, #9
 8101d72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PMOD_14_ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8101d74:	f107 0314 	add.w	r3, r7, #20
 8101d78:	4619      	mov	r1, r3
 8101d7a:	4805      	ldr	r0, [pc, #20]	@ (8101d90 <HAL_TIM_Base_MspInit+0x90>)
 8101d7c:	f002 fafa 	bl	8104374 <HAL_GPIO_Init>

    /* USER CODE END TIM13_MspInit 1 */

  }

}
 8101d80:	bf00      	nop
 8101d82:	3728      	adds	r7, #40	@ 0x28
 8101d84:	46bd      	mov	sp, r7
 8101d86:	bd80      	pop	{r7, pc}
 8101d88:	40001c00 	.word	0x40001c00
 8101d8c:	58024400 	.word	0x58024400
 8101d90:	58021400 	.word	0x58021400

08101d94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8101d94:	b580      	push	{r7, lr}
 8101d96:	b088      	sub	sp, #32
 8101d98:	af00      	add	r7, sp, #0
 8101d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101d9c:	f107 030c 	add.w	r3, r7, #12
 8101da0:	2200      	movs	r2, #0
 8101da2:	601a      	str	r2, [r3, #0]
 8101da4:	605a      	str	r2, [r3, #4]
 8101da6:	609a      	str	r2, [r3, #8]
 8101da8:	60da      	str	r2, [r3, #12]
 8101daa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM8)
 8101dac:	687b      	ldr	r3, [r7, #4]
 8101dae:	681b      	ldr	r3, [r3, #0]
 8101db0:	4a12      	ldr	r2, [pc, #72]	@ (8101dfc <HAL_TIM_MspPostInit+0x68>)
 8101db2:	4293      	cmp	r3, r2
 8101db4:	d11e      	bne.n	8101df4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM8_MspPostInit 0 */

    /* USER CODE END TIM8_MspPostInit 0 */

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101db6:	4b12      	ldr	r3, [pc, #72]	@ (8101e00 <HAL_TIM_MspPostInit+0x6c>)
 8101db8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101dbc:	4a10      	ldr	r2, [pc, #64]	@ (8101e00 <HAL_TIM_MspPostInit+0x6c>)
 8101dbe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8101dc2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8101e00 <HAL_TIM_MspPostInit+0x6c>)
 8101dc8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101dcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101dd0:	60bb      	str	r3, [r7, #8]
 8101dd2:	68bb      	ldr	r3, [r7, #8]
    /**TIM8 GPIO Configuration
    PJ7     ------> TIM8_CH2N
    PJ6     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ARD_D6_Pin|ARD_D9_Pin;
 8101dd4:	23c0      	movs	r3, #192	@ 0xc0
 8101dd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101dd8:	2302      	movs	r3, #2
 8101dda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ddc:	2300      	movs	r3, #0
 8101dde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101de0:	2300      	movs	r3, #0
 8101de2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8101de4:	2303      	movs	r3, #3
 8101de6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8101de8:	f107 030c 	add.w	r3, r7, #12
 8101dec:	4619      	mov	r1, r3
 8101dee:	4805      	ldr	r0, [pc, #20]	@ (8101e04 <HAL_TIM_MspPostInit+0x70>)
 8101df0:	f002 fac0 	bl	8104374 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspPostInit 1 */

    /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8101df4:	bf00      	nop
 8101df6:	3720      	adds	r7, #32
 8101df8:	46bd      	mov	sp, r7
 8101dfa:	bd80      	pop	{r7, pc}
 8101dfc:	40010400 	.word	0x40010400
 8101e00:	58024400 	.word	0x58024400
 8101e04:	58022400 	.word	0x58022400

08101e08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8101e08:	b580      	push	{r7, lr}
 8101e0a:	b0be      	sub	sp, #248	@ 0xf8
 8101e0c:	af00      	add	r7, sp, #0
 8101e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101e10:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101e14:	2200      	movs	r2, #0
 8101e16:	601a      	str	r2, [r3, #0]
 8101e18:	605a      	str	r2, [r3, #4]
 8101e1a:	609a      	str	r2, [r3, #8]
 8101e1c:	60da      	str	r2, [r3, #12]
 8101e1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101e20:	f107 0318 	add.w	r3, r7, #24
 8101e24:	22c8      	movs	r2, #200	@ 0xc8
 8101e26:	2100      	movs	r1, #0
 8101e28:	4618      	mov	r0, r3
 8101e2a:	f00a fa4f 	bl	810c2cc <memset>
  if(huart->Instance==UART8)
 8101e2e:	687b      	ldr	r3, [r7, #4]
 8101e30:	681b      	ldr	r3, [r3, #0]
 8101e32:	4a3b      	ldr	r2, [pc, #236]	@ (8101f20 <HAL_UART_MspInit+0x118>)
 8101e34:	4293      	cmp	r3, r2
 8101e36:	d147      	bne.n	8101ec8 <HAL_UART_MspInit+0xc0>

    /* USER CODE END UART8_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8101e38:	f04f 0202 	mov.w	r2, #2
 8101e3c:	f04f 0300 	mov.w	r3, #0
 8101e40:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101e44:	2300      	movs	r3, #0
 8101e46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101e4a:	f107 0318 	add.w	r3, r7, #24
 8101e4e:	4618      	mov	r0, r3
 8101e50:	f002 ff6c 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8101e54:	4603      	mov	r3, r0
 8101e56:	2b00      	cmp	r3, #0
 8101e58:	d001      	beq.n	8101e5e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8101e5a:	f7ff fa01 	bl	8101260 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 8101e5e:	4b31      	ldr	r3, [pc, #196]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101e60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101e64:	4a2f      	ldr	r2, [pc, #188]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101e66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8101e6a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8101e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101e70:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8101e74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8101e78:	617b      	str	r3, [r7, #20]
 8101e7a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8101e7c:	4b29      	ldr	r3, [pc, #164]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101e82:	4a28      	ldr	r2, [pc, #160]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101e84:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8101e88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8101e8c:	4b25      	ldr	r3, [pc, #148]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101e8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8101e92:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101e96:	613b      	str	r3, [r7, #16]
 8101e98:	693b      	ldr	r3, [r7, #16]
    /**UART8 GPIO Configuration
    PJ9     ------> UART8_RX
    PJ8     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8101e9a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8101e9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101ea2:	2302      	movs	r3, #2
 8101ea4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101ea8:	2300      	movs	r3, #0
 8101eaa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101eae:	2300      	movs	r3, #0
 8101eb0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8101eb4:	2308      	movs	r3, #8
 8101eb6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8101eba:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8101ebe:	4619      	mov	r1, r3
 8101ec0:	4819      	ldr	r0, [pc, #100]	@ (8101f28 <HAL_UART_MspInit+0x120>)
 8101ec2:	f002 fa57 	bl	8104374 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8101ec6:	e026      	b.n	8101f16 <HAL_UART_MspInit+0x10e>
  else if(huart->Instance==USART1)
 8101ec8:	687b      	ldr	r3, [r7, #4]
 8101eca:	681b      	ldr	r3, [r3, #0]
 8101ecc:	4a17      	ldr	r2, [pc, #92]	@ (8101f2c <HAL_UART_MspInit+0x124>)
 8101ece:	4293      	cmp	r3, r2
 8101ed0:	d121      	bne.n	8101f16 <HAL_UART_MspInit+0x10e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8101ed2:	f04f 0201 	mov.w	r2, #1
 8101ed6:	f04f 0300 	mov.w	r3, #0
 8101eda:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8101ede:	2300      	movs	r3, #0
 8101ee0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101ee4:	f107 0318 	add.w	r3, r7, #24
 8101ee8:	4618      	mov	r0, r3
 8101eea:	f002 ff1f 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8101eee:	4603      	mov	r3, r0
 8101ef0:	2b00      	cmp	r3, #0
 8101ef2:	d001      	beq.n	8101ef8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8101ef4:	f7ff f9b4 	bl	8101260 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8101ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101efa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101efe:	4a09      	ldr	r2, [pc, #36]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101f00:	f043 0310 	orr.w	r3, r3, #16
 8101f04:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8101f08:	4b06      	ldr	r3, [pc, #24]	@ (8101f24 <HAL_UART_MspInit+0x11c>)
 8101f0a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8101f0e:	f003 0310 	and.w	r3, r3, #16
 8101f12:	60fb      	str	r3, [r7, #12]
 8101f14:	68fb      	ldr	r3, [r7, #12]
}
 8101f16:	bf00      	nop
 8101f18:	37f8      	adds	r7, #248	@ 0xf8
 8101f1a:	46bd      	mov	sp, r7
 8101f1c:	bd80      	pop	{r7, pc}
 8101f1e:	bf00      	nop
 8101f20:	40007c00 	.word	0x40007c00
 8101f24:	58024400 	.word	0x58024400
 8101f28:	58022400 	.word	0x58022400
 8101f2c:	40011000 	.word	0x40011000

08101f30 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8101f30:	b580      	push	{r7, lr}
 8101f32:	b0ba      	sub	sp, #232	@ 0xe8
 8101f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8101f36:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101f3a:	2200      	movs	r2, #0
 8101f3c:	601a      	str	r2, [r3, #0]
 8101f3e:	605a      	str	r2, [r3, #4]
 8101f40:	609a      	str	r2, [r3, #8]
 8101f42:	60da      	str	r2, [r3, #12]
 8101f44:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8101f46:	4b5c      	ldr	r3, [pc, #368]	@ (81020b8 <HAL_FMC_MspInit+0x188>)
 8101f48:	681b      	ldr	r3, [r3, #0]
 8101f4a:	2b00      	cmp	r3, #0
 8101f4c:	f040 80b0 	bne.w	81020b0 <HAL_FMC_MspInit+0x180>
    return;
  }
  FMC_Initialized = 1;
 8101f50:	4b59      	ldr	r3, [pc, #356]	@ (81020b8 <HAL_FMC_MspInit+0x188>)
 8101f52:	2201      	movs	r2, #1
 8101f54:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101f56:	f107 0308 	add.w	r3, r7, #8
 8101f5a:	22c8      	movs	r2, #200	@ 0xc8
 8101f5c:	2100      	movs	r1, #0
 8101f5e:	4618      	mov	r0, r3
 8101f60:	f00a f9b4 	bl	810c2cc <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8101f64:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8101f68:	f04f 0300 	mov.w	r3, #0
 8101f6c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8101f70:	2300      	movs	r3, #0
 8101f72:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101f74:	f107 0308 	add.w	r3, r7, #8
 8101f78:	4618      	mov	r0, r3
 8101f7a:	f002 fed7 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8101f7e:	4603      	mov	r3, r0
 8101f80:	2b00      	cmp	r3, #0
 8101f82:	d001      	beq.n	8101f88 <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8101f84:	f7ff f96c 	bl	8101260 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8101f88:	4b4c      	ldr	r3, [pc, #304]	@ (81020bc <HAL_FMC_MspInit+0x18c>)
 8101f8a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8101f8e:	4a4b      	ldr	r2, [pc, #300]	@ (81020bc <HAL_FMC_MspInit+0x18c>)
 8101f90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8101f94:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8101f98:	4b48      	ldr	r3, [pc, #288]	@ (81020bc <HAL_FMC_MspInit+0x18c>)
 8101f9a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8101f9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8101fa2:	607b      	str	r3, [r7, #4]
 8101fa4:	687b      	ldr	r3, [r7, #4]
  PE7   ------> FMC_D4
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  GPIO_InitStruct.Pin = FMC_D28_Pin|FMC_NBL3_Pin|FMC_NBL2_Pin|FMC_D25_Pin
 8101fa6:	f240 63ff 	movw	r3, #1791	@ 0x6ff
 8101faa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |FMC_D24_Pin|FMC_D29_Pin|FMC_D26_Pin|FMC_D27_Pin
                          |FMC_D30_Pin|FMC_D31_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101fae:	2302      	movs	r3, #2
 8101fb0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fb4:	2300      	movs	r3, #0
 8101fb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101fba:	2303      	movs	r3, #3
 8101fbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8101fc0:	230c      	movs	r3, #12
 8101fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101fc6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101fca:	4619      	mov	r1, r3
 8101fcc:	483c      	ldr	r0, [pc, #240]	@ (81020c0 <HAL_FMC_MspInit+0x190>)
 8101fce:	f002 f9d1 	bl	8104374 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D7_Pin|FMC_D6_Pin
 8101fd2:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8101fd6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |FMC_D8_Pin|FMC_D9_Pin|FMC_D12_Pin|FMC_D5_Pin
                          |FMC_D10_Pin|FMC_D4_Pin|FMC_D11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101fda:	2302      	movs	r3, #2
 8101fdc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101fe0:	2300      	movs	r3, #0
 8101fe2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101fe6:	2303      	movs	r3, #3
 8101fe8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8101fec:	230c      	movs	r3, #12
 8101fee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8101ff2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8101ff6:	4619      	mov	r1, r3
 8101ff8:	4832      	ldr	r0, [pc, #200]	@ (81020c4 <HAL_FMC_MspInit+0x194>)
 8101ffa:	f002 f9bb 	bl	8104374 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D23_Pin|FMC_D22_Pin|FMC_D21_Pin|FMC_SDNWE_Pin
 8101ffe:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8102002:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |FMC_D18_Pin|FMC_D19_Pin|FMC_D17_Pin|FMC_D20_Pin
                          |FMC_SDNE1_Pin|FMC_D16_Pin|FMC_SDCKE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102006:	2302      	movs	r3, #2
 8102008:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810200c:	2300      	movs	r3, #0
 810200e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102012:	2303      	movs	r3, #3
 8102014:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8102018:	230c      	movs	r3, #12
 810201a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 810201e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8102022:	4619      	mov	r1, r3
 8102024:	4828      	ldr	r0, [pc, #160]	@ (81020c8 <HAL_FMC_MspInit+0x198>)
 8102026:	f002 f9a5 	bl	8104374 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCAS_Pin|FMC_SDCLK_Pin|FMC_BA0_Pin|FMC_A12_Pin
 810202a:	f248 1317 	movw	r3, #33047	@ 0x8117
 810202e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |FMC_A10_Pin|FMC_A11_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102032:	2302      	movs	r3, #2
 8102034:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102038:	2300      	movs	r3, #0
 810203a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810203e:	2303      	movs	r3, #3
 8102040:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8102044:	230c      	movs	r3, #12
 8102046:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 810204a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 810204e:	4619      	mov	r1, r3
 8102050:	481e      	ldr	r0, [pc, #120]	@ (81020cc <HAL_FMC_MspInit+0x19c>)
 8102052:	f002 f98f 	bl	8104374 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D0_Pin
 8102056:	f24c 7303 	movw	r3, #50947	@ 0xc703
 810205a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |FMC_D15_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810205e:	2302      	movs	r3, #2
 8102060:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102064:	2300      	movs	r3, #0
 8102066:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810206a:	2303      	movs	r3, #3
 810206c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8102070:	230c      	movs	r3, #12
 8102072:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8102076:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 810207a:	4619      	mov	r1, r3
 810207c:	4814      	ldr	r0, [pc, #80]	@ (81020d0 <HAL_FMC_MspInit+0x1a0>)
 810207e:	f002 f979 	bl	8104374 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A2_Pin|FMC_A1_Pin|FMC_A0_Pin|FMC_A3_Pin
 8102082:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8102086:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
                          |FMC_A5_Pin|FMC_A4_Pin|FMC_A7_Pin|FMC_A8_Pin
                          |FMC_A6_Pin|FMC_A9_Pin|FMC_SDRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810208a:	2302      	movs	r3, #2
 810208c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102090:	2300      	movs	r3, #0
 8102092:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8102096:	2303      	movs	r3, #3
 8102098:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 810209c:	230c      	movs	r3, #12
 810209e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 81020a2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 81020a6:	4619      	mov	r1, r3
 81020a8:	480a      	ldr	r0, [pc, #40]	@ (81020d4 <HAL_FMC_MspInit+0x1a4>)
 81020aa:	f002 f963 	bl	8104374 <HAL_GPIO_Init>
 81020ae:	e000      	b.n	81020b2 <HAL_FMC_MspInit+0x182>
    return;
 81020b0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 81020b2:	37e8      	adds	r7, #232	@ 0xe8
 81020b4:	46bd      	mov	sp, r7
 81020b6:	bd80      	pop	{r7, pc}
 81020b8:	100007d4 	.word	0x100007d4
 81020bc:	58024400 	.word	0x58024400
 81020c0:	58022000 	.word	0x58022000
 81020c4:	58021000 	.word	0x58021000
 81020c8:	58021c00 	.word	0x58021c00
 81020cc:	58021800 	.word	0x58021800
 81020d0:	58020c00 	.word	0x58020c00
 81020d4:	58021400 	.word	0x58021400

081020d8 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 81020d8:	b580      	push	{r7, lr}
 81020da:	b082      	sub	sp, #8
 81020dc:	af00      	add	r7, sp, #0
 81020de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 81020e0:	f7ff ff26 	bl	8101f30 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 81020e4:	bf00      	nop
 81020e6:	3708      	adds	r7, #8
 81020e8:	46bd      	mov	sp, r7
 81020ea:	bd80      	pop	{r7, pc}

081020ec <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 81020ec:	b580      	push	{r7, lr}
 81020ee:	b0bc      	sub	sp, #240	@ 0xf0
 81020f0:	af00      	add	r7, sp, #0
 81020f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81020f4:	f107 0310 	add.w	r3, r7, #16
 81020f8:	22c8      	movs	r2, #200	@ 0xc8
 81020fa:	2100      	movs	r1, #0
 81020fc:	4618      	mov	r0, r3
 81020fe:	f00a f8e5 	bl	810c2cc <memset>
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8102102:	687b      	ldr	r3, [r7, #4]
 8102104:	681b      	ldr	r3, [r3, #0]
 8102106:	4a4f      	ldr	r2, [pc, #316]	@ (8102244 <HAL_SAI_MspInit+0x158>)
 8102108:	4293      	cmp	r3, r2
 810210a:	d153      	bne.n	81021b4 <HAL_SAI_MspInit+0xc8>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 810210c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8102110:	f04f 0300 	mov.w	r3, #0
 8102114:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 8102118:	2300      	movs	r3, #0
 810211a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810211c:	f107 0310 	add.w	r3, r7, #16
 8102120:	4618      	mov	r0, r3
 8102122:	f002 fe03 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 8102126:	4603      	mov	r3, r0
 8102128:	2b00      	cmp	r3, #0
 810212a:	d001      	beq.n	8102130 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 810212c:	f7ff f898 	bl	8101260 <Error_Handler>
    }

    if (SAI1_client == 0)
 8102130:	4b45      	ldr	r3, [pc, #276]	@ (8102248 <HAL_SAI_MspInit+0x15c>)
 8102132:	681b      	ldr	r3, [r3, #0]
 8102134:	2b00      	cmp	r3, #0
 8102136:	d10e      	bne.n	8102156 <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8102138:	4b44      	ldr	r3, [pc, #272]	@ (810224c <HAL_SAI_MspInit+0x160>)
 810213a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 810213e:	4a43      	ldr	r2, [pc, #268]	@ (810224c <HAL_SAI_MspInit+0x160>)
 8102140:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8102144:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8102148:	4b40      	ldr	r3, [pc, #256]	@ (810224c <HAL_SAI_MspInit+0x160>)
 810214a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 810214e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8102152:	60fb      	str	r3, [r7, #12]
 8102154:	68fb      	ldr	r3, [r7, #12]
    }
    SAI1_client ++;
 8102156:	4b3c      	ldr	r3, [pc, #240]	@ (8102248 <HAL_SAI_MspInit+0x15c>)
 8102158:	681b      	ldr	r3, [r3, #0]
 810215a:	3301      	adds	r3, #1
 810215c:	4a3a      	ldr	r2, [pc, #232]	@ (8102248 <HAL_SAI_MspInit+0x15c>)
 810215e:	6013      	str	r3, [r2, #0]
    PE5     ------> SAI1_SCK_A
    PE4     ------> SAI1_FS_A
    PE6     ------> SAI1_SD_A
    PG7     ------> SAI1_MCLK_A
    */
    GPIO_InitStruct.Pin = SAI1_SCK_A_Pin|SAI1_FS_A_Pin|SAI1_SD_A_Pin;
 8102160:	2370      	movs	r3, #112	@ 0x70
 8102162:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102166:	2302      	movs	r3, #2
 8102168:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810216c:	2300      	movs	r3, #0
 810216e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102172:	2300      	movs	r3, #0
 8102174:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 8102178:	2306      	movs	r3, #6
 810217a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 810217e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8102182:	4619      	mov	r1, r3
 8102184:	4832      	ldr	r0, [pc, #200]	@ (8102250 <HAL_SAI_MspInit+0x164>)
 8102186:	f002 f8f5 	bl	8104374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SAI1_MCLK_A_Pin;
 810218a:	2380      	movs	r3, #128	@ 0x80
 810218c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102190:	2302      	movs	r3, #2
 8102192:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8102196:	2300      	movs	r3, #0
 8102198:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810219c:	2300      	movs	r3, #0
 810219e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 81021a2:	2306      	movs	r3, #6
 81021a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(SAI1_MCLK_A_GPIO_Port, &GPIO_InitStruct);
 81021a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 81021ac:	4619      	mov	r1, r3
 81021ae:	4829      	ldr	r0, [pc, #164]	@ (8102254 <HAL_SAI_MspInit+0x168>)
 81021b0:	f002 f8e0 	bl	8104374 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 81021b4:	687b      	ldr	r3, [r7, #4]
 81021b6:	681b      	ldr	r3, [r3, #0]
 81021b8:	4a27      	ldr	r2, [pc, #156]	@ (8102258 <HAL_SAI_MspInit+0x16c>)
 81021ba:	4293      	cmp	r3, r2
 81021bc:	d13e      	bne.n	810223c <HAL_SAI_MspInit+0x150>
    {
      /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 81021be:	f44f 7280 	mov.w	r2, #256	@ 0x100
 81021c2:	f04f 0300 	mov.w	r3, #0
 81021c6:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL;
 81021ca:	2300      	movs	r3, #0
 81021cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81021ce:	f107 0310 	add.w	r3, r7, #16
 81021d2:	4618      	mov	r0, r3
 81021d4:	f002 fdaa 	bl	8104d2c <HAL_RCCEx_PeriphCLKConfig>
 81021d8:	4603      	mov	r3, r0
 81021da:	2b00      	cmp	r3, #0
 81021dc:	d001      	beq.n	81021e2 <HAL_SAI_MspInit+0xf6>
    {
      Error_Handler();
 81021de:	f7ff f83f 	bl	8101260 <Error_Handler>
    }

      if (SAI1_client == 0)
 81021e2:	4b19      	ldr	r3, [pc, #100]	@ (8102248 <HAL_SAI_MspInit+0x15c>)
 81021e4:	681b      	ldr	r3, [r3, #0]
 81021e6:	2b00      	cmp	r3, #0
 81021e8:	d10e      	bne.n	8102208 <HAL_SAI_MspInit+0x11c>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 81021ea:	4b18      	ldr	r3, [pc, #96]	@ (810224c <HAL_SAI_MspInit+0x160>)
 81021ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 81021f0:	4a16      	ldr	r2, [pc, #88]	@ (810224c <HAL_SAI_MspInit+0x160>)
 81021f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 81021f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 81021fa:	4b14      	ldr	r3, [pc, #80]	@ (810224c <HAL_SAI_MspInit+0x160>)
 81021fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8102200:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8102204:	60bb      	str	r3, [r7, #8]
 8102206:	68bb      	ldr	r3, [r7, #8]
      }
    SAI1_client ++;
 8102208:	4b0f      	ldr	r3, [pc, #60]	@ (8102248 <HAL_SAI_MspInit+0x15c>)
 810220a:	681b      	ldr	r3, [r3, #0]
 810220c:	3301      	adds	r3, #1
 810220e:	4a0e      	ldr	r2, [pc, #56]	@ (8102248 <HAL_SAI_MspInit+0x15c>)
 8102210:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = SAI1_SD_B_Pin;
 8102212:	2308      	movs	r3, #8
 8102214:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8102218:	2302      	movs	r3, #2
 810221a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810221e:	2300      	movs	r3, #0
 8102220:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8102224:	2300      	movs	r3, #0
 8102226:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 810222a:	2306      	movs	r3, #6
 810222c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(SAI1_SD_B_GPIO_Port, &GPIO_InitStruct);
 8102230:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8102234:	4619      	mov	r1, r3
 8102236:	4806      	ldr	r0, [pc, #24]	@ (8102250 <HAL_SAI_MspInit+0x164>)
 8102238:	f002 f89c 	bl	8104374 <HAL_GPIO_Init>

    }
}
 810223c:	bf00      	nop
 810223e:	37f0      	adds	r7, #240	@ 0xf0
 8102240:	46bd      	mov	sp, r7
 8102242:	bd80      	pop	{r7, pc}
 8102244:	40015804 	.word	0x40015804
 8102248:	100007d8 	.word	0x100007d8
 810224c:	58024400 	.word	0x58024400
 8102250:	58021000 	.word	0x58021000
 8102254:	58021800 	.word	0x58021800
 8102258:	40015824 	.word	0x40015824

0810225c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 810225c:	b480      	push	{r7}
 810225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8102260:	bf00      	nop
 8102262:	e7fd      	b.n	8102260 <NMI_Handler+0x4>

08102264 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8102264:	b480      	push	{r7}
 8102266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8102268:	bf00      	nop
 810226a:	e7fd      	b.n	8102268 <HardFault_Handler+0x4>

0810226c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 810226c:	b480      	push	{r7}
 810226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8102270:	bf00      	nop
 8102272:	e7fd      	b.n	8102270 <MemManage_Handler+0x4>

08102274 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8102274:	b480      	push	{r7}
 8102276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8102278:	bf00      	nop
 810227a:	e7fd      	b.n	8102278 <BusFault_Handler+0x4>

0810227c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 810227c:	b480      	push	{r7}
 810227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8102280:	bf00      	nop
 8102282:	e7fd      	b.n	8102280 <UsageFault_Handler+0x4>

08102284 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8102284:	b480      	push	{r7}
 8102286:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8102288:	bf00      	nop
 810228a:	46bd      	mov	sp, r7
 810228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102290:	4770      	bx	lr

08102292 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8102292:	b480      	push	{r7}
 8102294:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8102296:	bf00      	nop
 8102298:	46bd      	mov	sp, r7
 810229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810229e:	4770      	bx	lr

081022a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 81022a0:	b480      	push	{r7}
 81022a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 81022a4:	bf00      	nop
 81022a6:	46bd      	mov	sp, r7
 81022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022ac:	4770      	bx	lr

081022ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 81022ae:	b580      	push	{r7, lr}
 81022b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 81022b2:	f000 f8cd 	bl	8102450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 81022b6:	bf00      	nop
 81022b8:	bd80      	pop	{r7, pc}
	...

081022bc <CEC_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC global interrupt.
  */
void CEC_IRQHandler(void)
{
 81022bc:	b580      	push	{r7, lr}
 81022be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_IRQn 0 */

  /* USER CODE END CEC_IRQn 0 */
  HAL_CEC_IRQHandler(&hcec);
 81022c0:	4802      	ldr	r0, [pc, #8]	@ (81022cc <CEC_IRQHandler+0x10>)
 81022c2:	f001 fa05 	bl	81036d0 <HAL_CEC_IRQHandler>
  /* USER CODE BEGIN CEC_IRQn 1 */

  /* USER CODE END CEC_IRQn 1 */
}
 81022c6:	bf00      	nop
 81022c8:	bd80      	pop	{r7, pc}
 81022ca:	bf00      	nop
 81022cc:	1000029c 	.word	0x1000029c

081022d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 81022d0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 810230c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 81022d4:	f7fe f9ae 	bl	8100634 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 81022d8:	f7fe f994 	bl	8100604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 81022dc:	480c      	ldr	r0, [pc, #48]	@ (8102310 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 81022de:	490d      	ldr	r1, [pc, #52]	@ (8102314 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 81022e0:	4a0d      	ldr	r2, [pc, #52]	@ (8102318 <LoopFillZerobss+0x1a>)
  movs r3, #0
 81022e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 81022e4:	e002      	b.n	81022ec <LoopCopyDataInit>

081022e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 81022e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 81022e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 81022ea:	3304      	adds	r3, #4

081022ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 81022ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 81022ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 81022f0:	d3f9      	bcc.n	81022e6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 81022f2:	4a0a      	ldr	r2, [pc, #40]	@ (810231c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 81022f4:	4c0a      	ldr	r4, [pc, #40]	@ (8102320 <LoopFillZerobss+0x22>)
  movs r3, #0
 81022f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 81022f8:	e001      	b.n	81022fe <LoopFillZerobss>

081022fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 81022fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 81022fc:	3204      	adds	r2, #4

081022fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 81022fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8102300:	d3fb      	bcc.n	81022fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8102302:	f009 ffeb 	bl	810c2dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8102306:	f7fe f9ad 	bl	8100664 <main>
  bx  lr
 810230a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 810230c:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8102310:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8102314:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8102318:	0810c384 	.word	0x0810c384
  ldr r2, =_sbss
 810231c:	100000d0 	.word	0x100000d0
  ldr r4, =_ebss
 8102320:	100007e0 	.word	0x100007e0

08102324 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8102324:	e7fe      	b.n	8102324 <ADC3_IRQHandler>
	...

08102328 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8102328:	b580      	push	{r7, lr}
 810232a:	b082      	sub	sp, #8
 810232c:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 810232e:	4b28      	ldr	r3, [pc, #160]	@ (81023d0 <HAL_Init+0xa8>)
 8102330:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8102334:	4a26      	ldr	r2, [pc, #152]	@ (81023d0 <HAL_Init+0xa8>)
 8102336:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 810233a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 810233e:	4b24      	ldr	r3, [pc, #144]	@ (81023d0 <HAL_Init+0xa8>)
 8102340:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8102344:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8102348:	603b      	str	r3, [r7, #0]
 810234a:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 810234c:	4b21      	ldr	r3, [pc, #132]	@ (81023d4 <HAL_Init+0xac>)
 810234e:	681b      	ldr	r3, [r3, #0]
 8102350:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8102354:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8102358:	4a1e      	ldr	r2, [pc, #120]	@ (81023d4 <HAL_Init+0xac>)
 810235a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 810235e:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8102360:	4b1c      	ldr	r3, [pc, #112]	@ (81023d4 <HAL_Init+0xac>)
 8102362:	681b      	ldr	r3, [r3, #0]
 8102364:	4a1b      	ldr	r2, [pc, #108]	@ (81023d4 <HAL_Init+0xac>)
 8102366:	f043 0301 	orr.w	r3, r3, #1
 810236a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 810236c:	2003      	movs	r0, #3
 810236e:	f001 fb7b 	bl	8103a68 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8102372:	f002 fb03 	bl	810497c <HAL_RCC_GetSysClockFreq>
 8102376:	4602      	mov	r2, r0
 8102378:	4b15      	ldr	r3, [pc, #84]	@ (81023d0 <HAL_Init+0xa8>)
 810237a:	699b      	ldr	r3, [r3, #24]
 810237c:	0a1b      	lsrs	r3, r3, #8
 810237e:	f003 030f 	and.w	r3, r3, #15
 8102382:	4915      	ldr	r1, [pc, #84]	@ (81023d8 <HAL_Init+0xb0>)
 8102384:	5ccb      	ldrb	r3, [r1, r3]
 8102386:	f003 031f 	and.w	r3, r3, #31
 810238a:	fa22 f303 	lsr.w	r3, r2, r3
 810238e:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8102390:	4b0f      	ldr	r3, [pc, #60]	@ (81023d0 <HAL_Init+0xa8>)
 8102392:	699b      	ldr	r3, [r3, #24]
 8102394:	f003 030f 	and.w	r3, r3, #15
 8102398:	4a0f      	ldr	r2, [pc, #60]	@ (81023d8 <HAL_Init+0xb0>)
 810239a:	5cd3      	ldrb	r3, [r2, r3]
 810239c:	f003 031f 	and.w	r3, r3, #31
 81023a0:	687a      	ldr	r2, [r7, #4]
 81023a2:	fa22 f303 	lsr.w	r3, r2, r3
 81023a6:	4a0d      	ldr	r2, [pc, #52]	@ (81023dc <HAL_Init+0xb4>)
 81023a8:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81023aa:	4b0c      	ldr	r3, [pc, #48]	@ (81023dc <HAL_Init+0xb4>)
 81023ac:	681b      	ldr	r3, [r3, #0]
 81023ae:	4a0c      	ldr	r2, [pc, #48]	@ (81023e0 <HAL_Init+0xb8>)
 81023b0:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 81023b2:	2000      	movs	r0, #0
 81023b4:	f000 f816 	bl	81023e4 <HAL_InitTick>
 81023b8:	4603      	mov	r3, r0
 81023ba:	2b00      	cmp	r3, #0
 81023bc:	d001      	beq.n	81023c2 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 81023be:	2301      	movs	r3, #1
 81023c0:	e002      	b.n	81023c8 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 81023c2:	f7fe ff53 	bl	810126c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 81023c6:	2300      	movs	r3, #0
}
 81023c8:	4618      	mov	r0, r3
 81023ca:	3708      	adds	r7, #8
 81023cc:	46bd      	mov	sp, r7
 81023ce:	bd80      	pop	{r7, pc}
 81023d0:	58024400 	.word	0x58024400
 81023d4:	40024400 	.word	0x40024400
 81023d8:	0810c33c 	.word	0x0810c33c
 81023dc:	10000004 	.word	0x10000004
 81023e0:	10000000 	.word	0x10000000

081023e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 81023e4:	b580      	push	{r7, lr}
 81023e6:	b082      	sub	sp, #8
 81023e8:	af00      	add	r7, sp, #0
 81023ea:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 81023ec:	4b15      	ldr	r3, [pc, #84]	@ (8102444 <HAL_InitTick+0x60>)
 81023ee:	781b      	ldrb	r3, [r3, #0]
 81023f0:	2b00      	cmp	r3, #0
 81023f2:	d101      	bne.n	81023f8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 81023f4:	2301      	movs	r3, #1
 81023f6:	e021      	b.n	810243c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 81023f8:	4b13      	ldr	r3, [pc, #76]	@ (8102448 <HAL_InitTick+0x64>)
 81023fa:	681a      	ldr	r2, [r3, #0]
 81023fc:	4b11      	ldr	r3, [pc, #68]	@ (8102444 <HAL_InitTick+0x60>)
 81023fe:	781b      	ldrb	r3, [r3, #0]
 8102400:	4619      	mov	r1, r3
 8102402:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8102406:	fbb3 f3f1 	udiv	r3, r3, r1
 810240a:	fbb2 f3f3 	udiv	r3, r2, r3
 810240e:	4618      	mov	r0, r3
 8102410:	f001 fb5d 	bl	8103ace <HAL_SYSTICK_Config>
 8102414:	4603      	mov	r3, r0
 8102416:	2b00      	cmp	r3, #0
 8102418:	d001      	beq.n	810241e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 810241a:	2301      	movs	r3, #1
 810241c:	e00e      	b.n	810243c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 810241e:	687b      	ldr	r3, [r7, #4]
 8102420:	2b0f      	cmp	r3, #15
 8102422:	d80a      	bhi.n	810243a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8102424:	2200      	movs	r2, #0
 8102426:	6879      	ldr	r1, [r7, #4]
 8102428:	f04f 30ff 	mov.w	r0, #4294967295
 810242c:	f001 fb27 	bl	8103a7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8102430:	4a06      	ldr	r2, [pc, #24]	@ (810244c <HAL_InitTick+0x68>)
 8102432:	687b      	ldr	r3, [r7, #4]
 8102434:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8102436:	2300      	movs	r3, #0
 8102438:	e000      	b.n	810243c <HAL_InitTick+0x58>
    return HAL_ERROR;
 810243a:	2301      	movs	r3, #1
}
 810243c:	4618      	mov	r0, r3
 810243e:	3708      	adds	r7, #8
 8102440:	46bd      	mov	sp, r7
 8102442:	bd80      	pop	{r7, pc}
 8102444:	1000000c 	.word	0x1000000c
 8102448:	10000000 	.word	0x10000000
 810244c:	10000008 	.word	0x10000008

08102450 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8102450:	b480      	push	{r7}
 8102452:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8102454:	4b06      	ldr	r3, [pc, #24]	@ (8102470 <HAL_IncTick+0x20>)
 8102456:	781b      	ldrb	r3, [r3, #0]
 8102458:	461a      	mov	r2, r3
 810245a:	4b06      	ldr	r3, [pc, #24]	@ (8102474 <HAL_IncTick+0x24>)
 810245c:	681b      	ldr	r3, [r3, #0]
 810245e:	4413      	add	r3, r2
 8102460:	4a04      	ldr	r2, [pc, #16]	@ (8102474 <HAL_IncTick+0x24>)
 8102462:	6013      	str	r3, [r2, #0]
}
 8102464:	bf00      	nop
 8102466:	46bd      	mov	sp, r7
 8102468:	f85d 7b04 	ldr.w	r7, [sp], #4
 810246c:	4770      	bx	lr
 810246e:	bf00      	nop
 8102470:	1000000c 	.word	0x1000000c
 8102474:	100007dc 	.word	0x100007dc

08102478 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8102478:	b480      	push	{r7}
 810247a:	af00      	add	r7, sp, #0
  return uwTick;
 810247c:	4b03      	ldr	r3, [pc, #12]	@ (810248c <HAL_GetTick+0x14>)
 810247e:	681b      	ldr	r3, [r3, #0]
}
 8102480:	4618      	mov	r0, r3
 8102482:	46bd      	mov	sp, r7
 8102484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102488:	4770      	bx	lr
 810248a:	bf00      	nop
 810248c:	100007dc 	.word	0x100007dc

08102490 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8102490:	b580      	push	{r7, lr}
 8102492:	b084      	sub	sp, #16
 8102494:	af00      	add	r7, sp, #0
 8102496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8102498:	f7ff ffee 	bl	8102478 <HAL_GetTick>
 810249c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 810249e:	687b      	ldr	r3, [r7, #4]
 81024a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 81024a2:	68fb      	ldr	r3, [r7, #12]
 81024a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 81024a8:	d005      	beq.n	81024b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 81024aa:	4b0a      	ldr	r3, [pc, #40]	@ (81024d4 <HAL_Delay+0x44>)
 81024ac:	781b      	ldrb	r3, [r3, #0]
 81024ae:	461a      	mov	r2, r3
 81024b0:	68fb      	ldr	r3, [r7, #12]
 81024b2:	4413      	add	r3, r2
 81024b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 81024b6:	bf00      	nop
 81024b8:	f7ff ffde 	bl	8102478 <HAL_GetTick>
 81024bc:	4602      	mov	r2, r0
 81024be:	68bb      	ldr	r3, [r7, #8]
 81024c0:	1ad3      	subs	r3, r2, r3
 81024c2:	68fa      	ldr	r2, [r7, #12]
 81024c4:	429a      	cmp	r2, r3
 81024c6:	d8f7      	bhi.n	81024b8 <HAL_Delay+0x28>
  {
  }
}
 81024c8:	bf00      	nop
 81024ca:	bf00      	nop
 81024cc:	3710      	adds	r7, #16
 81024ce:	46bd      	mov	sp, r7
 81024d0:	bd80      	pop	{r7, pc}
 81024d2:	bf00      	nop
 81024d4:	1000000c 	.word	0x1000000c

081024d8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 81024d8:	b480      	push	{r7}
 81024da:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 81024dc:	4b03      	ldr	r3, [pc, #12]	@ (81024ec <HAL_GetREVID+0x14>)
 81024de:	681b      	ldr	r3, [r3, #0]
 81024e0:	0c1b      	lsrs	r3, r3, #16
}
 81024e2:	4618      	mov	r0, r3
 81024e4:	46bd      	mov	sp, r7
 81024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024ea:	4770      	bx	lr
 81024ec:	5c001000 	.word	0x5c001000

081024f0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 81024f0:	b480      	push	{r7}
 81024f2:	b083      	sub	sp, #12
 81024f4:	af00      	add	r7, sp, #0
 81024f6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 81024f8:	4b06      	ldr	r3, [pc, #24]	@ (8102514 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 81024fa:	685b      	ldr	r3, [r3, #4]
 81024fc:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8102500:	4904      	ldr	r1, [pc, #16]	@ (8102514 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8102502:	687b      	ldr	r3, [r7, #4]
 8102504:	4313      	orrs	r3, r2
 8102506:	604b      	str	r3, [r1, #4]
}
 8102508:	bf00      	nop
 810250a:	370c      	adds	r7, #12
 810250c:	46bd      	mov	sp, r7
 810250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102512:	4770      	bx	lr
 8102514:	58000400 	.word	0x58000400

08102518 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8102518:	b480      	push	{r7}
 810251a:	b083      	sub	sp, #12
 810251c:	af00      	add	r7, sp, #0
 810251e:	6078      	str	r0, [r7, #4]
 8102520:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8102522:	4b07      	ldr	r3, [pc, #28]	@ (8102540 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8102524:	685a      	ldr	r2, [r3, #4]
 8102526:	687b      	ldr	r3, [r7, #4]
 8102528:	43db      	mvns	r3, r3
 810252a:	401a      	ands	r2, r3
 810252c:	4904      	ldr	r1, [pc, #16]	@ (8102540 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 810252e:	683b      	ldr	r3, [r7, #0]
 8102530:	4313      	orrs	r3, r2
 8102532:	604b      	str	r3, [r1, #4]
}
 8102534:	bf00      	nop
 8102536:	370c      	adds	r7, #12
 8102538:	46bd      	mov	sp, r7
 810253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810253e:	4770      	bx	lr
 8102540:	58000400 	.word	0x58000400

08102544 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8102544:	b480      	push	{r7}
 8102546:	b083      	sub	sp, #12
 8102548:	af00      	add	r7, sp, #0
 810254a:	6078      	str	r0, [r7, #4]
 810254c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 810254e:	687b      	ldr	r3, [r7, #4]
 8102550:	689b      	ldr	r3, [r3, #8]
 8102552:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8102556:	683b      	ldr	r3, [r7, #0]
 8102558:	431a      	orrs	r2, r3
 810255a:	687b      	ldr	r3, [r7, #4]
 810255c:	609a      	str	r2, [r3, #8]
}
 810255e:	bf00      	nop
 8102560:	370c      	adds	r7, #12
 8102562:	46bd      	mov	sp, r7
 8102564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102568:	4770      	bx	lr

0810256a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 810256a:	b480      	push	{r7}
 810256c:	b083      	sub	sp, #12
 810256e:	af00      	add	r7, sp, #0
 8102570:	6078      	str	r0, [r7, #4]
 8102572:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8102574:	687b      	ldr	r3, [r7, #4]
 8102576:	689b      	ldr	r3, [r3, #8]
 8102578:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 810257c:	683b      	ldr	r3, [r7, #0]
 810257e:	431a      	orrs	r2, r3
 8102580:	687b      	ldr	r3, [r7, #4]
 8102582:	609a      	str	r2, [r3, #8]
}
 8102584:	bf00      	nop
 8102586:	370c      	adds	r7, #12
 8102588:	46bd      	mov	sp, r7
 810258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810258e:	4770      	bx	lr

08102590 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8102590:	b480      	push	{r7}
 8102592:	b083      	sub	sp, #12
 8102594:	af00      	add	r7, sp, #0
 8102596:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	689b      	ldr	r3, [r3, #8]
 810259c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 81025a0:	4618      	mov	r0, r3
 81025a2:	370c      	adds	r7, #12
 81025a4:	46bd      	mov	sp, r7
 81025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81025aa:	4770      	bx	lr

081025ac <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 81025ac:	b480      	push	{r7}
 81025ae:	b087      	sub	sp, #28
 81025b0:	af00      	add	r7, sp, #0
 81025b2:	6078      	str	r0, [r7, #4]
 81025b4:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 81025b6:	683b      	ldr	r3, [r7, #0]
 81025b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 81025bc:	2b00      	cmp	r3, #0
 81025be:	d107      	bne.n	81025d0 <LL_ADC_SetChannelPreselection+0x24>
 81025c0:	683b      	ldr	r3, [r7, #0]
 81025c2:	0e9b      	lsrs	r3, r3, #26
 81025c4:	f003 031f 	and.w	r3, r3, #31
 81025c8:	2201      	movs	r2, #1
 81025ca:	fa02 f303 	lsl.w	r3, r2, r3
 81025ce:	e015      	b.n	81025fc <LL_ADC_SetChannelPreselection+0x50>
 81025d0:	683b      	ldr	r3, [r7, #0]
 81025d2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 81025d4:	693b      	ldr	r3, [r7, #16]
 81025d6:	fa93 f3a3 	rbit	r3, r3
 81025da:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 81025dc:	68fb      	ldr	r3, [r7, #12]
 81025de:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 81025e0:	697b      	ldr	r3, [r7, #20]
 81025e2:	2b00      	cmp	r3, #0
 81025e4:	d101      	bne.n	81025ea <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 81025e6:	2320      	movs	r3, #32
 81025e8:	e003      	b.n	81025f2 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 81025ea:	697b      	ldr	r3, [r7, #20]
 81025ec:	fab3 f383 	clz	r3, r3
 81025f0:	b2db      	uxtb	r3, r3
 81025f2:	f003 031f 	and.w	r3, r3, #31
 81025f6:	2201      	movs	r2, #1
 81025f8:	fa02 f303 	lsl.w	r3, r2, r3
 81025fc:	687a      	ldr	r2, [r7, #4]
 81025fe:	69d2      	ldr	r2, [r2, #28]
 8102600:	431a      	orrs	r2, r3
 8102602:	687b      	ldr	r3, [r7, #4]
 8102604:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8102606:	bf00      	nop
 8102608:	371c      	adds	r7, #28
 810260a:	46bd      	mov	sp, r7
 810260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102610:	4770      	bx	lr

08102612 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8102612:	b480      	push	{r7}
 8102614:	b087      	sub	sp, #28
 8102616:	af00      	add	r7, sp, #0
 8102618:	60f8      	str	r0, [r7, #12]
 810261a:	60b9      	str	r1, [r7, #8]
 810261c:	607a      	str	r2, [r7, #4]
 810261e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8102620:	68fb      	ldr	r3, [r7, #12]
 8102622:	3360      	adds	r3, #96	@ 0x60
 8102624:	461a      	mov	r2, r3
 8102626:	68bb      	ldr	r3, [r7, #8]
 8102628:	009b      	lsls	r3, r3, #2
 810262a:	4413      	add	r3, r2
 810262c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 810262e:	697b      	ldr	r3, [r7, #20]
 8102630:	681b      	ldr	r3, [r3, #0]
 8102632:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8102636:	687b      	ldr	r3, [r7, #4]
 8102638:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 810263c:	683b      	ldr	r3, [r7, #0]
 810263e:	430b      	orrs	r3, r1
 8102640:	431a      	orrs	r2, r3
 8102642:	697b      	ldr	r3, [r7, #20]
 8102644:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8102646:	bf00      	nop
 8102648:	371c      	adds	r7, #28
 810264a:	46bd      	mov	sp, r7
 810264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102650:	4770      	bx	lr

08102652 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8102652:	b480      	push	{r7}
 8102654:	b085      	sub	sp, #20
 8102656:	af00      	add	r7, sp, #0
 8102658:	60f8      	str	r0, [r7, #12]
 810265a:	60b9      	str	r1, [r7, #8]
 810265c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 810265e:	68fb      	ldr	r3, [r7, #12]
 8102660:	691b      	ldr	r3, [r3, #16]
 8102662:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8102666:	68bb      	ldr	r3, [r7, #8]
 8102668:	f003 031f 	and.w	r3, r3, #31
 810266c:	6879      	ldr	r1, [r7, #4]
 810266e:	fa01 f303 	lsl.w	r3, r1, r3
 8102672:	431a      	orrs	r2, r3
 8102674:	68fb      	ldr	r3, [r7, #12]
 8102676:	611a      	str	r2, [r3, #16]
}
 8102678:	bf00      	nop
 810267a:	3714      	adds	r7, #20
 810267c:	46bd      	mov	sp, r7
 810267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102682:	4770      	bx	lr

08102684 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8102684:	b480      	push	{r7}
 8102686:	b087      	sub	sp, #28
 8102688:	af00      	add	r7, sp, #0
 810268a:	60f8      	str	r0, [r7, #12]
 810268c:	60b9      	str	r1, [r7, #8]
 810268e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8102690:	68fb      	ldr	r3, [r7, #12]
 8102692:	3360      	adds	r3, #96	@ 0x60
 8102694:	461a      	mov	r2, r3
 8102696:	68bb      	ldr	r3, [r7, #8]
 8102698:	009b      	lsls	r3, r3, #2
 810269a:	4413      	add	r3, r2
 810269c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 810269e:	697b      	ldr	r3, [r7, #20]
 81026a0:	681b      	ldr	r3, [r3, #0]
 81026a2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 81026a6:	687b      	ldr	r3, [r7, #4]
 81026a8:	431a      	orrs	r2, r3
 81026aa:	697b      	ldr	r3, [r7, #20]
 81026ac:	601a      	str	r2, [r3, #0]
  }
}
 81026ae:	bf00      	nop
 81026b0:	371c      	adds	r7, #28
 81026b2:	46bd      	mov	sp, r7
 81026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026b8:	4770      	bx	lr

081026ba <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 81026ba:	b480      	push	{r7}
 81026bc:	b087      	sub	sp, #28
 81026be:	af00      	add	r7, sp, #0
 81026c0:	60f8      	str	r0, [r7, #12]
 81026c2:	60b9      	str	r1, [r7, #8]
 81026c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 81026c6:	68fb      	ldr	r3, [r7, #12]
 81026c8:	3330      	adds	r3, #48	@ 0x30
 81026ca:	461a      	mov	r2, r3
 81026cc:	68bb      	ldr	r3, [r7, #8]
 81026ce:	0a1b      	lsrs	r3, r3, #8
 81026d0:	009b      	lsls	r3, r3, #2
 81026d2:	f003 030c 	and.w	r3, r3, #12
 81026d6:	4413      	add	r3, r2
 81026d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 81026da:	697b      	ldr	r3, [r7, #20]
 81026dc:	681a      	ldr	r2, [r3, #0]
 81026de:	68bb      	ldr	r3, [r7, #8]
 81026e0:	f003 031f 	and.w	r3, r3, #31
 81026e4:	211f      	movs	r1, #31
 81026e6:	fa01 f303 	lsl.w	r3, r1, r3
 81026ea:	43db      	mvns	r3, r3
 81026ec:	401a      	ands	r2, r3
 81026ee:	687b      	ldr	r3, [r7, #4]
 81026f0:	0e9b      	lsrs	r3, r3, #26
 81026f2:	f003 011f 	and.w	r1, r3, #31
 81026f6:	68bb      	ldr	r3, [r7, #8]
 81026f8:	f003 031f 	and.w	r3, r3, #31
 81026fc:	fa01 f303 	lsl.w	r3, r1, r3
 8102700:	431a      	orrs	r2, r3
 8102702:	697b      	ldr	r3, [r7, #20]
 8102704:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8102706:	bf00      	nop
 8102708:	371c      	adds	r7, #28
 810270a:	46bd      	mov	sp, r7
 810270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102710:	4770      	bx	lr

08102712 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8102712:	b480      	push	{r7}
 8102714:	b087      	sub	sp, #28
 8102716:	af00      	add	r7, sp, #0
 8102718:	60f8      	str	r0, [r7, #12]
 810271a:	60b9      	str	r1, [r7, #8]
 810271c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 810271e:	68fb      	ldr	r3, [r7, #12]
 8102720:	3314      	adds	r3, #20
 8102722:	461a      	mov	r2, r3
 8102724:	68bb      	ldr	r3, [r7, #8]
 8102726:	0e5b      	lsrs	r3, r3, #25
 8102728:	009b      	lsls	r3, r3, #2
 810272a:	f003 0304 	and.w	r3, r3, #4
 810272e:	4413      	add	r3, r2
 8102730:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8102732:	697b      	ldr	r3, [r7, #20]
 8102734:	681a      	ldr	r2, [r3, #0]
 8102736:	68bb      	ldr	r3, [r7, #8]
 8102738:	0d1b      	lsrs	r3, r3, #20
 810273a:	f003 031f 	and.w	r3, r3, #31
 810273e:	2107      	movs	r1, #7
 8102740:	fa01 f303 	lsl.w	r3, r1, r3
 8102744:	43db      	mvns	r3, r3
 8102746:	401a      	ands	r2, r3
 8102748:	68bb      	ldr	r3, [r7, #8]
 810274a:	0d1b      	lsrs	r3, r3, #20
 810274c:	f003 031f 	and.w	r3, r3, #31
 8102750:	6879      	ldr	r1, [r7, #4]
 8102752:	fa01 f303 	lsl.w	r3, r1, r3
 8102756:	431a      	orrs	r2, r3
 8102758:	697b      	ldr	r3, [r7, #20]
 810275a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 810275c:	bf00      	nop
 810275e:	371c      	adds	r7, #28
 8102760:	46bd      	mov	sp, r7
 8102762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102766:	4770      	bx	lr

08102768 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8102768:	b480      	push	{r7}
 810276a:	b085      	sub	sp, #20
 810276c:	af00      	add	r7, sp, #0
 810276e:	60f8      	str	r0, [r7, #12]
 8102770:	60b9      	str	r1, [r7, #8]
 8102772:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8102774:	68fb      	ldr	r3, [r7, #12]
 8102776:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 810277a:	68bb      	ldr	r3, [r7, #8]
 810277c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102780:	43db      	mvns	r3, r3
 8102782:	401a      	ands	r2, r3
 8102784:	687b      	ldr	r3, [r7, #4]
 8102786:	f003 0318 	and.w	r3, r3, #24
 810278a:	4908      	ldr	r1, [pc, #32]	@ (81027ac <LL_ADC_SetChannelSingleDiff+0x44>)
 810278c:	40d9      	lsrs	r1, r3
 810278e:	68bb      	ldr	r3, [r7, #8]
 8102790:	400b      	ands	r3, r1
 8102792:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102796:	431a      	orrs	r2, r3
 8102798:	68fb      	ldr	r3, [r7, #12]
 810279a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 810279e:	bf00      	nop
 81027a0:	3714      	adds	r7, #20
 81027a2:	46bd      	mov	sp, r7
 81027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027a8:	4770      	bx	lr
 81027aa:	bf00      	nop
 81027ac:	000fffff 	.word	0x000fffff

081027b0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 81027b0:	b480      	push	{r7}
 81027b2:	b083      	sub	sp, #12
 81027b4:	af00      	add	r7, sp, #0
 81027b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 81027b8:	687b      	ldr	r3, [r7, #4]
 81027ba:	689b      	ldr	r3, [r3, #8]
 81027bc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 81027c0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81027c4:	687a      	ldr	r2, [r7, #4]
 81027c6:	6093      	str	r3, [r2, #8]
}
 81027c8:	bf00      	nop
 81027ca:	370c      	adds	r7, #12
 81027cc:	46bd      	mov	sp, r7
 81027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027d2:	4770      	bx	lr

081027d4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 81027d4:	b480      	push	{r7}
 81027d6:	b083      	sub	sp, #12
 81027d8:	af00      	add	r7, sp, #0
 81027da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 81027dc:	687b      	ldr	r3, [r7, #4]
 81027de:	689b      	ldr	r3, [r3, #8]
 81027e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81027e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81027e8:	d101      	bne.n	81027ee <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 81027ea:	2301      	movs	r3, #1
 81027ec:	e000      	b.n	81027f0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 81027ee:	2300      	movs	r3, #0
}
 81027f0:	4618      	mov	r0, r3
 81027f2:	370c      	adds	r7, #12
 81027f4:	46bd      	mov	sp, r7
 81027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81027fa:	4770      	bx	lr

081027fc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 81027fc:	b480      	push	{r7}
 81027fe:	b083      	sub	sp, #12
 8102800:	af00      	add	r7, sp, #0
 8102802:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8102804:	687b      	ldr	r3, [r7, #4]
 8102806:	689b      	ldr	r3, [r3, #8]
 8102808:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 810280c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8102810:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8102814:	687b      	ldr	r3, [r7, #4]
 8102816:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8102818:	bf00      	nop
 810281a:	370c      	adds	r7, #12
 810281c:	46bd      	mov	sp, r7
 810281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102822:	4770      	bx	lr

08102824 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8102824:	b480      	push	{r7}
 8102826:	b083      	sub	sp, #12
 8102828:	af00      	add	r7, sp, #0
 810282a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 810282c:	687b      	ldr	r3, [r7, #4]
 810282e:	689b      	ldr	r3, [r3, #8]
 8102830:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8102834:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102838:	d101      	bne.n	810283e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 810283a:	2301      	movs	r3, #1
 810283c:	e000      	b.n	8102840 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 810283e:	2300      	movs	r3, #0
}
 8102840:	4618      	mov	r0, r3
 8102842:	370c      	adds	r7, #12
 8102844:	46bd      	mov	sp, r7
 8102846:	f85d 7b04 	ldr.w	r7, [sp], #4
 810284a:	4770      	bx	lr

0810284c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 810284c:	b480      	push	{r7}
 810284e:	b083      	sub	sp, #12
 8102850:	af00      	add	r7, sp, #0
 8102852:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8102854:	687b      	ldr	r3, [r7, #4]
 8102856:	689b      	ldr	r3, [r3, #8]
 8102858:	f003 0301 	and.w	r3, r3, #1
 810285c:	2b01      	cmp	r3, #1
 810285e:	d101      	bne.n	8102864 <LL_ADC_IsEnabled+0x18>
 8102860:	2301      	movs	r3, #1
 8102862:	e000      	b.n	8102866 <LL_ADC_IsEnabled+0x1a>
 8102864:	2300      	movs	r3, #0
}
 8102866:	4618      	mov	r0, r3
 8102868:	370c      	adds	r7, #12
 810286a:	46bd      	mov	sp, r7
 810286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102870:	4770      	bx	lr

08102872 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8102872:	b480      	push	{r7}
 8102874:	b083      	sub	sp, #12
 8102876:	af00      	add	r7, sp, #0
 8102878:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810287a:	687b      	ldr	r3, [r7, #4]
 810287c:	689b      	ldr	r3, [r3, #8]
 810287e:	f003 0304 	and.w	r3, r3, #4
 8102882:	2b04      	cmp	r3, #4
 8102884:	d101      	bne.n	810288a <LL_ADC_REG_IsConversionOngoing+0x18>
 8102886:	2301      	movs	r3, #1
 8102888:	e000      	b.n	810288c <LL_ADC_REG_IsConversionOngoing+0x1a>
 810288a:	2300      	movs	r3, #0
}
 810288c:	4618      	mov	r0, r3
 810288e:	370c      	adds	r7, #12
 8102890:	46bd      	mov	sp, r7
 8102892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102896:	4770      	bx	lr

08102898 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8102898:	b480      	push	{r7}
 810289a:	b083      	sub	sp, #12
 810289c:	af00      	add	r7, sp, #0
 810289e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 81028a0:	687b      	ldr	r3, [r7, #4]
 81028a2:	689b      	ldr	r3, [r3, #8]
 81028a4:	f003 0308 	and.w	r3, r3, #8
 81028a8:	2b08      	cmp	r3, #8
 81028aa:	d101      	bne.n	81028b0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 81028ac:	2301      	movs	r3, #1
 81028ae:	e000      	b.n	81028b2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 81028b0:	2300      	movs	r3, #0
}
 81028b2:	4618      	mov	r0, r3
 81028b4:	370c      	adds	r7, #12
 81028b6:	46bd      	mov	sp, r7
 81028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028bc:	4770      	bx	lr
	...

081028c0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 81028c0:	b590      	push	{r4, r7, lr}
 81028c2:	b089      	sub	sp, #36	@ 0x24
 81028c4:	af00      	add	r7, sp, #0
 81028c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81028c8:	2300      	movs	r3, #0
 81028ca:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 81028cc:	2300      	movs	r3, #0
 81028ce:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 81028d0:	687b      	ldr	r3, [r7, #4]
 81028d2:	2b00      	cmp	r3, #0
 81028d4:	d101      	bne.n	81028da <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 81028d6:	2301      	movs	r3, #1
 81028d8:	e18f      	b.n	8102bfa <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 81028da:	687b      	ldr	r3, [r7, #4]
 81028dc:	68db      	ldr	r3, [r3, #12]
 81028de:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 81028e0:	687b      	ldr	r3, [r7, #4]
 81028e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81028e4:	2b00      	cmp	r3, #0
 81028e6:	d109      	bne.n	81028fc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 81028e8:	6878      	ldr	r0, [r7, #4]
 81028ea:	f7fe fcd9 	bl	81012a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 81028ee:	687b      	ldr	r3, [r7, #4]
 81028f0:	2200      	movs	r2, #0
 81028f2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 81028f4:	687b      	ldr	r3, [r7, #4]
 81028f6:	2200      	movs	r2, #0
 81028f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 81028fc:	687b      	ldr	r3, [r7, #4]
 81028fe:	681b      	ldr	r3, [r3, #0]
 8102900:	4618      	mov	r0, r3
 8102902:	f7ff ff67 	bl	81027d4 <LL_ADC_IsDeepPowerDownEnabled>
 8102906:	4603      	mov	r3, r0
 8102908:	2b00      	cmp	r3, #0
 810290a:	d004      	beq.n	8102916 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 810290c:	687b      	ldr	r3, [r7, #4]
 810290e:	681b      	ldr	r3, [r3, #0]
 8102910:	4618      	mov	r0, r3
 8102912:	f7ff ff4d 	bl	81027b0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102916:	687b      	ldr	r3, [r7, #4]
 8102918:	681b      	ldr	r3, [r3, #0]
 810291a:	4618      	mov	r0, r3
 810291c:	f7ff ff82 	bl	8102824 <LL_ADC_IsInternalRegulatorEnabled>
 8102920:	4603      	mov	r3, r0
 8102922:	2b00      	cmp	r3, #0
 8102924:	d114      	bne.n	8102950 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8102926:	687b      	ldr	r3, [r7, #4]
 8102928:	681b      	ldr	r3, [r3, #0]
 810292a:	4618      	mov	r0, r3
 810292c:	f7ff ff66 	bl	81027fc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8102930:	4b88      	ldr	r3, [pc, #544]	@ (8102b54 <HAL_ADC_Init+0x294>)
 8102932:	681b      	ldr	r3, [r3, #0]
 8102934:	099b      	lsrs	r3, r3, #6
 8102936:	4a88      	ldr	r2, [pc, #544]	@ (8102b58 <HAL_ADC_Init+0x298>)
 8102938:	fba2 2303 	umull	r2, r3, r2, r3
 810293c:	099b      	lsrs	r3, r3, #6
 810293e:	3301      	adds	r3, #1
 8102940:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8102942:	e002      	b.n	810294a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8102944:	68bb      	ldr	r3, [r7, #8]
 8102946:	3b01      	subs	r3, #1
 8102948:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810294a:	68bb      	ldr	r3, [r7, #8]
 810294c:	2b00      	cmp	r3, #0
 810294e:	d1f9      	bne.n	8102944 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8102950:	687b      	ldr	r3, [r7, #4]
 8102952:	681b      	ldr	r3, [r3, #0]
 8102954:	4618      	mov	r0, r3
 8102956:	f7ff ff65 	bl	8102824 <LL_ADC_IsInternalRegulatorEnabled>
 810295a:	4603      	mov	r3, r0
 810295c:	2b00      	cmp	r3, #0
 810295e:	d10d      	bne.n	810297c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102960:	687b      	ldr	r3, [r7, #4]
 8102962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102964:	f043 0210 	orr.w	r2, r3, #16
 8102968:	687b      	ldr	r3, [r7, #4]
 810296a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810296c:	687b      	ldr	r3, [r7, #4]
 810296e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102970:	f043 0201 	orr.w	r2, r3, #1
 8102974:	687b      	ldr	r3, [r7, #4]
 8102976:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8102978:	2301      	movs	r3, #1
 810297a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 810297c:	687b      	ldr	r3, [r7, #4]
 810297e:	681b      	ldr	r3, [r3, #0]
 8102980:	4618      	mov	r0, r3
 8102982:	f7ff ff76 	bl	8102872 <LL_ADC_REG_IsConversionOngoing>
 8102986:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8102988:	687b      	ldr	r3, [r7, #4]
 810298a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810298c:	f003 0310 	and.w	r3, r3, #16
 8102990:	2b00      	cmp	r3, #0
 8102992:	f040 8129 	bne.w	8102be8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8102996:	697b      	ldr	r3, [r7, #20]
 8102998:	2b00      	cmp	r3, #0
 810299a:	f040 8125 	bne.w	8102be8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 810299e:	687b      	ldr	r3, [r7, #4]
 81029a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81029a2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 81029a6:	f043 0202 	orr.w	r2, r3, #2
 81029aa:	687b      	ldr	r3, [r7, #4]
 81029ac:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81029ae:	687b      	ldr	r3, [r7, #4]
 81029b0:	681b      	ldr	r3, [r3, #0]
 81029b2:	4618      	mov	r0, r3
 81029b4:	f7ff ff4a 	bl	810284c <LL_ADC_IsEnabled>
 81029b8:	4603      	mov	r3, r0
 81029ba:	2b00      	cmp	r3, #0
 81029bc:	d136      	bne.n	8102a2c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 81029be:	687b      	ldr	r3, [r7, #4]
 81029c0:	681b      	ldr	r3, [r3, #0]
 81029c2:	4a66      	ldr	r2, [pc, #408]	@ (8102b5c <HAL_ADC_Init+0x29c>)
 81029c4:	4293      	cmp	r3, r2
 81029c6:	d004      	beq.n	81029d2 <HAL_ADC_Init+0x112>
 81029c8:	687b      	ldr	r3, [r7, #4]
 81029ca:	681b      	ldr	r3, [r3, #0]
 81029cc:	4a64      	ldr	r2, [pc, #400]	@ (8102b60 <HAL_ADC_Init+0x2a0>)
 81029ce:	4293      	cmp	r3, r2
 81029d0:	d10e      	bne.n	81029f0 <HAL_ADC_Init+0x130>
 81029d2:	4862      	ldr	r0, [pc, #392]	@ (8102b5c <HAL_ADC_Init+0x29c>)
 81029d4:	f7ff ff3a 	bl	810284c <LL_ADC_IsEnabled>
 81029d8:	4604      	mov	r4, r0
 81029da:	4861      	ldr	r0, [pc, #388]	@ (8102b60 <HAL_ADC_Init+0x2a0>)
 81029dc:	f7ff ff36 	bl	810284c <LL_ADC_IsEnabled>
 81029e0:	4603      	mov	r3, r0
 81029e2:	4323      	orrs	r3, r4
 81029e4:	2b00      	cmp	r3, #0
 81029e6:	bf0c      	ite	eq
 81029e8:	2301      	moveq	r3, #1
 81029ea:	2300      	movne	r3, #0
 81029ec:	b2db      	uxtb	r3, r3
 81029ee:	e008      	b.n	8102a02 <HAL_ADC_Init+0x142>
 81029f0:	485c      	ldr	r0, [pc, #368]	@ (8102b64 <HAL_ADC_Init+0x2a4>)
 81029f2:	f7ff ff2b 	bl	810284c <LL_ADC_IsEnabled>
 81029f6:	4603      	mov	r3, r0
 81029f8:	2b00      	cmp	r3, #0
 81029fa:	bf0c      	ite	eq
 81029fc:	2301      	moveq	r3, #1
 81029fe:	2300      	movne	r3, #0
 8102a00:	b2db      	uxtb	r3, r3
 8102a02:	2b00      	cmp	r3, #0
 8102a04:	d012      	beq.n	8102a2c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8102a06:	687b      	ldr	r3, [r7, #4]
 8102a08:	681b      	ldr	r3, [r3, #0]
 8102a0a:	4a54      	ldr	r2, [pc, #336]	@ (8102b5c <HAL_ADC_Init+0x29c>)
 8102a0c:	4293      	cmp	r3, r2
 8102a0e:	d004      	beq.n	8102a1a <HAL_ADC_Init+0x15a>
 8102a10:	687b      	ldr	r3, [r7, #4]
 8102a12:	681b      	ldr	r3, [r3, #0]
 8102a14:	4a52      	ldr	r2, [pc, #328]	@ (8102b60 <HAL_ADC_Init+0x2a0>)
 8102a16:	4293      	cmp	r3, r2
 8102a18:	d101      	bne.n	8102a1e <HAL_ADC_Init+0x15e>
 8102a1a:	4a53      	ldr	r2, [pc, #332]	@ (8102b68 <HAL_ADC_Init+0x2a8>)
 8102a1c:	e000      	b.n	8102a20 <HAL_ADC_Init+0x160>
 8102a1e:	4a53      	ldr	r2, [pc, #332]	@ (8102b6c <HAL_ADC_Init+0x2ac>)
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	685b      	ldr	r3, [r3, #4]
 8102a24:	4619      	mov	r1, r3
 8102a26:	4610      	mov	r0, r2
 8102a28:	f7ff fd8c 	bl	8102544 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8102a2c:	f7ff fd54 	bl	81024d8 <HAL_GetREVID>
 8102a30:	4603      	mov	r3, r0
 8102a32:	f241 0203 	movw	r2, #4099	@ 0x1003
 8102a36:	4293      	cmp	r3, r2
 8102a38:	d914      	bls.n	8102a64 <HAL_ADC_Init+0x1a4>
 8102a3a:	687b      	ldr	r3, [r7, #4]
 8102a3c:	689b      	ldr	r3, [r3, #8]
 8102a3e:	2b10      	cmp	r3, #16
 8102a40:	d110      	bne.n	8102a64 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102a42:	687b      	ldr	r3, [r7, #4]
 8102a44:	7d5b      	ldrb	r3, [r3, #21]
 8102a46:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102a48:	687b      	ldr	r3, [r7, #4]
 8102a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102a4c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102a4e:	687b      	ldr	r3, [r7, #4]
 8102a50:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102a52:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102a54:	687b      	ldr	r3, [r7, #4]
 8102a56:	7f1b      	ldrb	r3, [r3, #28]
 8102a58:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8102a5a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102a5c:	f043 030c 	orr.w	r3, r3, #12
 8102a60:	61bb      	str	r3, [r7, #24]
 8102a62:	e00d      	b.n	8102a80 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102a64:	687b      	ldr	r3, [r7, #4]
 8102a66:	7d5b      	ldrb	r3, [r3, #21]
 8102a68:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8102a6a:	687b      	ldr	r3, [r7, #4]
 8102a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102a6e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8102a70:	687b      	ldr	r3, [r7, #4]
 8102a72:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8102a74:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8102a76:	687b      	ldr	r3, [r7, #4]
 8102a78:	7f1b      	ldrb	r3, [r3, #28]
 8102a7a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8102a7c:	4313      	orrs	r3, r2
 8102a7e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8102a80:	687b      	ldr	r3, [r7, #4]
 8102a82:	7f1b      	ldrb	r3, [r3, #28]
 8102a84:	2b01      	cmp	r3, #1
 8102a86:	d106      	bne.n	8102a96 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8102a88:	687b      	ldr	r3, [r7, #4]
 8102a8a:	6a1b      	ldr	r3, [r3, #32]
 8102a8c:	3b01      	subs	r3, #1
 8102a8e:	045b      	lsls	r3, r3, #17
 8102a90:	69ba      	ldr	r2, [r7, #24]
 8102a92:	4313      	orrs	r3, r2
 8102a94:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8102a96:	687b      	ldr	r3, [r7, #4]
 8102a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102a9a:	2b00      	cmp	r3, #0
 8102a9c:	d009      	beq.n	8102ab2 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102a9e:	687b      	ldr	r3, [r7, #4]
 8102aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102aa2:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8102aa6:	687b      	ldr	r3, [r7, #4]
 8102aa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102aaa:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8102aac:	69ba      	ldr	r2, [r7, #24]
 8102aae:	4313      	orrs	r3, r2
 8102ab0:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8102ab2:	687b      	ldr	r3, [r7, #4]
 8102ab4:	681b      	ldr	r3, [r3, #0]
 8102ab6:	68da      	ldr	r2, [r3, #12]
 8102ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8102b70 <HAL_ADC_Init+0x2b0>)
 8102aba:	4013      	ands	r3, r2
 8102abc:	687a      	ldr	r2, [r7, #4]
 8102abe:	6812      	ldr	r2, [r2, #0]
 8102ac0:	69b9      	ldr	r1, [r7, #24]
 8102ac2:	430b      	orrs	r3, r1
 8102ac4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102ac6:	687b      	ldr	r3, [r7, #4]
 8102ac8:	681b      	ldr	r3, [r3, #0]
 8102aca:	4618      	mov	r0, r3
 8102acc:	f7ff fed1 	bl	8102872 <LL_ADC_REG_IsConversionOngoing>
 8102ad0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102ad2:	687b      	ldr	r3, [r7, #4]
 8102ad4:	681b      	ldr	r3, [r3, #0]
 8102ad6:	4618      	mov	r0, r3
 8102ad8:	f7ff fede 	bl	8102898 <LL_ADC_INJ_IsConversionOngoing>
 8102adc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102ade:	693b      	ldr	r3, [r7, #16]
 8102ae0:	2b00      	cmp	r3, #0
 8102ae2:	d15f      	bne.n	8102ba4 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102ae4:	68fb      	ldr	r3, [r7, #12]
 8102ae6:	2b00      	cmp	r3, #0
 8102ae8:	d15c      	bne.n	8102ba4 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8102aea:	687b      	ldr	r3, [r7, #4]
 8102aec:	7d1b      	ldrb	r3, [r3, #20]
 8102aee:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8102af0:	687b      	ldr	r3, [r7, #4]
 8102af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8102af4:	4313      	orrs	r3, r2
 8102af6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8102af8:	687b      	ldr	r3, [r7, #4]
 8102afa:	681b      	ldr	r3, [r3, #0]
 8102afc:	68db      	ldr	r3, [r3, #12]
 8102afe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8102b02:	f023 0303 	bic.w	r3, r3, #3
 8102b06:	687a      	ldr	r2, [r7, #4]
 8102b08:	6812      	ldr	r2, [r2, #0]
 8102b0a:	69b9      	ldr	r1, [r7, #24]
 8102b0c:	430b      	orrs	r3, r1
 8102b0e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8102b16:	2b01      	cmp	r3, #1
 8102b18:	d12e      	bne.n	8102b78 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8102b1a:	687b      	ldr	r3, [r7, #4]
 8102b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102b1e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8102b20:	687b      	ldr	r3, [r7, #4]
 8102b22:	681b      	ldr	r3, [r3, #0]
 8102b24:	691a      	ldr	r2, [r3, #16]
 8102b26:	4b13      	ldr	r3, [pc, #76]	@ (8102b74 <HAL_ADC_Init+0x2b4>)
 8102b28:	4013      	ands	r3, r2
 8102b2a:	687a      	ldr	r2, [r7, #4]
 8102b2c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8102b2e:	3a01      	subs	r2, #1
 8102b30:	0411      	lsls	r1, r2, #16
 8102b32:	687a      	ldr	r2, [r7, #4]
 8102b34:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8102b36:	4311      	orrs	r1, r2
 8102b38:	687a      	ldr	r2, [r7, #4]
 8102b3a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8102b3c:	4311      	orrs	r1, r2
 8102b3e:	687a      	ldr	r2, [r7, #4]
 8102b40:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8102b42:	430a      	orrs	r2, r1
 8102b44:	431a      	orrs	r2, r3
 8102b46:	687b      	ldr	r3, [r7, #4]
 8102b48:	681b      	ldr	r3, [r3, #0]
 8102b4a:	f042 0201 	orr.w	r2, r2, #1
 8102b4e:	611a      	str	r2, [r3, #16]
 8102b50:	e01a      	b.n	8102b88 <HAL_ADC_Init+0x2c8>
 8102b52:	bf00      	nop
 8102b54:	10000000 	.word	0x10000000
 8102b58:	053e2d63 	.word	0x053e2d63
 8102b5c:	40022000 	.word	0x40022000
 8102b60:	40022100 	.word	0x40022100
 8102b64:	58026000 	.word	0x58026000
 8102b68:	40022300 	.word	0x40022300
 8102b6c:	58026300 	.word	0x58026300
 8102b70:	fff0c003 	.word	0xfff0c003
 8102b74:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8102b78:	687b      	ldr	r3, [r7, #4]
 8102b7a:	681b      	ldr	r3, [r3, #0]
 8102b7c:	691a      	ldr	r2, [r3, #16]
 8102b7e:	687b      	ldr	r3, [r7, #4]
 8102b80:	681b      	ldr	r3, [r3, #0]
 8102b82:	f022 0201 	bic.w	r2, r2, #1
 8102b86:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8102b88:	687b      	ldr	r3, [r7, #4]
 8102b8a:	681b      	ldr	r3, [r3, #0]
 8102b8c:	691b      	ldr	r3, [r3, #16]
 8102b8e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8102b92:	687b      	ldr	r3, [r7, #4]
 8102b94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8102b96:	687b      	ldr	r3, [r7, #4]
 8102b98:	681b      	ldr	r3, [r3, #0]
 8102b9a:	430a      	orrs	r2, r1
 8102b9c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8102b9e:	6878      	ldr	r0, [r7, #4]
 8102ba0:	f000 fb20 	bl	81031e4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8102ba4:	687b      	ldr	r3, [r7, #4]
 8102ba6:	68db      	ldr	r3, [r3, #12]
 8102ba8:	2b01      	cmp	r3, #1
 8102baa:	d10c      	bne.n	8102bc6 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8102bac:	687b      	ldr	r3, [r7, #4]
 8102bae:	681b      	ldr	r3, [r3, #0]
 8102bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102bb2:	f023 010f 	bic.w	r1, r3, #15
 8102bb6:	687b      	ldr	r3, [r7, #4]
 8102bb8:	699b      	ldr	r3, [r3, #24]
 8102bba:	1e5a      	subs	r2, r3, #1
 8102bbc:	687b      	ldr	r3, [r7, #4]
 8102bbe:	681b      	ldr	r3, [r3, #0]
 8102bc0:	430a      	orrs	r2, r1
 8102bc2:	631a      	str	r2, [r3, #48]	@ 0x30
 8102bc4:	e007      	b.n	8102bd6 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8102bc6:	687b      	ldr	r3, [r7, #4]
 8102bc8:	681b      	ldr	r3, [r3, #0]
 8102bca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8102bcc:	687b      	ldr	r3, [r7, #4]
 8102bce:	681b      	ldr	r3, [r3, #0]
 8102bd0:	f022 020f 	bic.w	r2, r2, #15
 8102bd4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8102bd6:	687b      	ldr	r3, [r7, #4]
 8102bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102bda:	f023 0303 	bic.w	r3, r3, #3
 8102bde:	f043 0201 	orr.w	r2, r3, #1
 8102be2:	687b      	ldr	r3, [r7, #4]
 8102be4:	655a      	str	r2, [r3, #84]	@ 0x54
 8102be6:	e007      	b.n	8102bf8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102be8:	687b      	ldr	r3, [r7, #4]
 8102bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102bec:	f043 0210 	orr.w	r2, r3, #16
 8102bf0:	687b      	ldr	r3, [r7, #4]
 8102bf2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8102bf4:	2301      	movs	r3, #1
 8102bf6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8102bf8:	7ffb      	ldrb	r3, [r7, #31]
}
 8102bfa:	4618      	mov	r0, r3
 8102bfc:	3724      	adds	r7, #36	@ 0x24
 8102bfe:	46bd      	mov	sp, r7
 8102c00:	bd90      	pop	{r4, r7, pc}
 8102c02:	bf00      	nop

08102c04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8102c04:	b590      	push	{r4, r7, lr}
 8102c06:	b08d      	sub	sp, #52	@ 0x34
 8102c08:	af00      	add	r7, sp, #0
 8102c0a:	6078      	str	r0, [r7, #4]
 8102c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8102c0e:	2300      	movs	r3, #0
 8102c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8102c14:	2300      	movs	r3, #0
 8102c16:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8102c18:	683b      	ldr	r3, [r7, #0]
 8102c1a:	68db      	ldr	r3, [r3, #12]
 8102c1c:	4a65      	ldr	r2, [pc, #404]	@ (8102db4 <HAL_ADC_ConfigChannel+0x1b0>)
 8102c1e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8102c20:	687b      	ldr	r3, [r7, #4]
 8102c22:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8102c26:	2b01      	cmp	r3, #1
 8102c28:	d101      	bne.n	8102c2e <HAL_ADC_ConfigChannel+0x2a>
 8102c2a:	2302      	movs	r3, #2
 8102c2c:	e2c7      	b.n	81031be <HAL_ADC_ConfigChannel+0x5ba>
 8102c2e:	687b      	ldr	r3, [r7, #4]
 8102c30:	2201      	movs	r2, #1
 8102c32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8102c36:	687b      	ldr	r3, [r7, #4]
 8102c38:	681b      	ldr	r3, [r3, #0]
 8102c3a:	4618      	mov	r0, r3
 8102c3c:	f7ff fe19 	bl	8102872 <LL_ADC_REG_IsConversionOngoing>
 8102c40:	4603      	mov	r3, r0
 8102c42:	2b00      	cmp	r3, #0
 8102c44:	f040 82ac 	bne.w	81031a0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8102c48:	683b      	ldr	r3, [r7, #0]
 8102c4a:	681b      	ldr	r3, [r3, #0]
 8102c4c:	2b00      	cmp	r3, #0
 8102c4e:	db2c      	blt.n	8102caa <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8102c50:	683b      	ldr	r3, [r7, #0]
 8102c52:	681b      	ldr	r3, [r3, #0]
 8102c54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8102c58:	2b00      	cmp	r3, #0
 8102c5a:	d108      	bne.n	8102c6e <HAL_ADC_ConfigChannel+0x6a>
 8102c5c:	683b      	ldr	r3, [r7, #0]
 8102c5e:	681b      	ldr	r3, [r3, #0]
 8102c60:	0e9b      	lsrs	r3, r3, #26
 8102c62:	f003 031f 	and.w	r3, r3, #31
 8102c66:	2201      	movs	r2, #1
 8102c68:	fa02 f303 	lsl.w	r3, r2, r3
 8102c6c:	e016      	b.n	8102c9c <HAL_ADC_ConfigChannel+0x98>
 8102c6e:	683b      	ldr	r3, [r7, #0]
 8102c70:	681b      	ldr	r3, [r3, #0]
 8102c72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8102c74:	697b      	ldr	r3, [r7, #20]
 8102c76:	fa93 f3a3 	rbit	r3, r3
 8102c7a:	613b      	str	r3, [r7, #16]
  return result;
 8102c7c:	693b      	ldr	r3, [r7, #16]
 8102c7e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8102c80:	69bb      	ldr	r3, [r7, #24]
 8102c82:	2b00      	cmp	r3, #0
 8102c84:	d101      	bne.n	8102c8a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8102c86:	2320      	movs	r3, #32
 8102c88:	e003      	b.n	8102c92 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8102c8a:	69bb      	ldr	r3, [r7, #24]
 8102c8c:	fab3 f383 	clz	r3, r3
 8102c90:	b2db      	uxtb	r3, r3
 8102c92:	f003 031f 	and.w	r3, r3, #31
 8102c96:	2201      	movs	r2, #1
 8102c98:	fa02 f303 	lsl.w	r3, r2, r3
 8102c9c:	687a      	ldr	r2, [r7, #4]
 8102c9e:	6812      	ldr	r2, [r2, #0]
 8102ca0:	69d1      	ldr	r1, [r2, #28]
 8102ca2:	687a      	ldr	r2, [r7, #4]
 8102ca4:	6812      	ldr	r2, [r2, #0]
 8102ca6:	430b      	orrs	r3, r1
 8102ca8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8102caa:	687b      	ldr	r3, [r7, #4]
 8102cac:	6818      	ldr	r0, [r3, #0]
 8102cae:	683b      	ldr	r3, [r7, #0]
 8102cb0:	6859      	ldr	r1, [r3, #4]
 8102cb2:	683b      	ldr	r3, [r7, #0]
 8102cb4:	681b      	ldr	r3, [r3, #0]
 8102cb6:	461a      	mov	r2, r3
 8102cb8:	f7ff fcff 	bl	81026ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8102cbc:	687b      	ldr	r3, [r7, #4]
 8102cbe:	681b      	ldr	r3, [r3, #0]
 8102cc0:	4618      	mov	r0, r3
 8102cc2:	f7ff fdd6 	bl	8102872 <LL_ADC_REG_IsConversionOngoing>
 8102cc6:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8102cc8:	687b      	ldr	r3, [r7, #4]
 8102cca:	681b      	ldr	r3, [r3, #0]
 8102ccc:	4618      	mov	r0, r3
 8102cce:	f7ff fde3 	bl	8102898 <LL_ADC_INJ_IsConversionOngoing>
 8102cd2:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8102cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8102cd6:	2b00      	cmp	r3, #0
 8102cd8:	f040 80b8 	bne.w	8102e4c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8102cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8102cde:	2b00      	cmp	r3, #0
 8102ce0:	f040 80b4 	bne.w	8102e4c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8102ce4:	687b      	ldr	r3, [r7, #4]
 8102ce6:	6818      	ldr	r0, [r3, #0]
 8102ce8:	683b      	ldr	r3, [r7, #0]
 8102cea:	6819      	ldr	r1, [r3, #0]
 8102cec:	683b      	ldr	r3, [r7, #0]
 8102cee:	689b      	ldr	r3, [r3, #8]
 8102cf0:	461a      	mov	r2, r3
 8102cf2:	f7ff fd0e 	bl	8102712 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8102cf6:	4b30      	ldr	r3, [pc, #192]	@ (8102db8 <HAL_ADC_ConfigChannel+0x1b4>)
 8102cf8:	681b      	ldr	r3, [r3, #0]
 8102cfa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8102cfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8102d02:	d10b      	bne.n	8102d1c <HAL_ADC_ConfigChannel+0x118>
 8102d04:	683b      	ldr	r3, [r7, #0]
 8102d06:	695a      	ldr	r2, [r3, #20]
 8102d08:	687b      	ldr	r3, [r7, #4]
 8102d0a:	681b      	ldr	r3, [r3, #0]
 8102d0c:	68db      	ldr	r3, [r3, #12]
 8102d0e:	089b      	lsrs	r3, r3, #2
 8102d10:	f003 0307 	and.w	r3, r3, #7
 8102d14:	005b      	lsls	r3, r3, #1
 8102d16:	fa02 f303 	lsl.w	r3, r2, r3
 8102d1a:	e01d      	b.n	8102d58 <HAL_ADC_ConfigChannel+0x154>
 8102d1c:	687b      	ldr	r3, [r7, #4]
 8102d1e:	681b      	ldr	r3, [r3, #0]
 8102d20:	68db      	ldr	r3, [r3, #12]
 8102d22:	f003 0310 	and.w	r3, r3, #16
 8102d26:	2b00      	cmp	r3, #0
 8102d28:	d10b      	bne.n	8102d42 <HAL_ADC_ConfigChannel+0x13e>
 8102d2a:	683b      	ldr	r3, [r7, #0]
 8102d2c:	695a      	ldr	r2, [r3, #20]
 8102d2e:	687b      	ldr	r3, [r7, #4]
 8102d30:	681b      	ldr	r3, [r3, #0]
 8102d32:	68db      	ldr	r3, [r3, #12]
 8102d34:	089b      	lsrs	r3, r3, #2
 8102d36:	f003 0307 	and.w	r3, r3, #7
 8102d3a:	005b      	lsls	r3, r3, #1
 8102d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8102d40:	e00a      	b.n	8102d58 <HAL_ADC_ConfigChannel+0x154>
 8102d42:	683b      	ldr	r3, [r7, #0]
 8102d44:	695a      	ldr	r2, [r3, #20]
 8102d46:	687b      	ldr	r3, [r7, #4]
 8102d48:	681b      	ldr	r3, [r3, #0]
 8102d4a:	68db      	ldr	r3, [r3, #12]
 8102d4c:	089b      	lsrs	r3, r3, #2
 8102d4e:	f003 0304 	and.w	r3, r3, #4
 8102d52:	005b      	lsls	r3, r3, #1
 8102d54:	fa02 f303 	lsl.w	r3, r2, r3
 8102d58:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8102d5a:	683b      	ldr	r3, [r7, #0]
 8102d5c:	691b      	ldr	r3, [r3, #16]
 8102d5e:	2b04      	cmp	r3, #4
 8102d60:	d02c      	beq.n	8102dbc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8102d62:	687b      	ldr	r3, [r7, #4]
 8102d64:	6818      	ldr	r0, [r3, #0]
 8102d66:	683b      	ldr	r3, [r7, #0]
 8102d68:	6919      	ldr	r1, [r3, #16]
 8102d6a:	683b      	ldr	r3, [r7, #0]
 8102d6c:	681a      	ldr	r2, [r3, #0]
 8102d6e:	6a3b      	ldr	r3, [r7, #32]
 8102d70:	f7ff fc4f 	bl	8102612 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8102d74:	687b      	ldr	r3, [r7, #4]
 8102d76:	6818      	ldr	r0, [r3, #0]
 8102d78:	683b      	ldr	r3, [r7, #0]
 8102d7a:	6919      	ldr	r1, [r3, #16]
 8102d7c:	683b      	ldr	r3, [r7, #0]
 8102d7e:	7e5b      	ldrb	r3, [r3, #25]
 8102d80:	2b01      	cmp	r3, #1
 8102d82:	d102      	bne.n	8102d8a <HAL_ADC_ConfigChannel+0x186>
 8102d84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8102d88:	e000      	b.n	8102d8c <HAL_ADC_ConfigChannel+0x188>
 8102d8a:	2300      	movs	r3, #0
 8102d8c:	461a      	mov	r2, r3
 8102d8e:	f7ff fc79 	bl	8102684 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8102d92:	687b      	ldr	r3, [r7, #4]
 8102d94:	6818      	ldr	r0, [r3, #0]
 8102d96:	683b      	ldr	r3, [r7, #0]
 8102d98:	6919      	ldr	r1, [r3, #16]
 8102d9a:	683b      	ldr	r3, [r7, #0]
 8102d9c:	7e1b      	ldrb	r3, [r3, #24]
 8102d9e:	2b01      	cmp	r3, #1
 8102da0:	d102      	bne.n	8102da8 <HAL_ADC_ConfigChannel+0x1a4>
 8102da2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8102da6:	e000      	b.n	8102daa <HAL_ADC_ConfigChannel+0x1a6>
 8102da8:	2300      	movs	r3, #0
 8102daa:	461a      	mov	r2, r3
 8102dac:	f7ff fc51 	bl	8102652 <LL_ADC_SetDataRightShift>
 8102db0:	e04c      	b.n	8102e4c <HAL_ADC_ConfigChannel+0x248>
 8102db2:	bf00      	nop
 8102db4:	47ff0000 	.word	0x47ff0000
 8102db8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102dbc:	687b      	ldr	r3, [r7, #4]
 8102dbe:	681b      	ldr	r3, [r3, #0]
 8102dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8102dc2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8102dc6:	683b      	ldr	r3, [r7, #0]
 8102dc8:	681b      	ldr	r3, [r3, #0]
 8102dca:	069b      	lsls	r3, r3, #26
 8102dcc:	429a      	cmp	r2, r3
 8102dce:	d107      	bne.n	8102de0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8102dd0:	687b      	ldr	r3, [r7, #4]
 8102dd2:	681b      	ldr	r3, [r3, #0]
 8102dd4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8102dd6:	687b      	ldr	r3, [r7, #4]
 8102dd8:	681b      	ldr	r3, [r3, #0]
 8102dda:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8102dde:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102de0:	687b      	ldr	r3, [r7, #4]
 8102de2:	681b      	ldr	r3, [r3, #0]
 8102de4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8102de6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8102dea:	683b      	ldr	r3, [r7, #0]
 8102dec:	681b      	ldr	r3, [r3, #0]
 8102dee:	069b      	lsls	r3, r3, #26
 8102df0:	429a      	cmp	r2, r3
 8102df2:	d107      	bne.n	8102e04 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8102df4:	687b      	ldr	r3, [r7, #4]
 8102df6:	681b      	ldr	r3, [r3, #0]
 8102df8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8102dfa:	687b      	ldr	r3, [r7, #4]
 8102dfc:	681b      	ldr	r3, [r3, #0]
 8102dfe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8102e02:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102e04:	687b      	ldr	r3, [r7, #4]
 8102e06:	681b      	ldr	r3, [r3, #0]
 8102e08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8102e0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8102e0e:	683b      	ldr	r3, [r7, #0]
 8102e10:	681b      	ldr	r3, [r3, #0]
 8102e12:	069b      	lsls	r3, r3, #26
 8102e14:	429a      	cmp	r2, r3
 8102e16:	d107      	bne.n	8102e28 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8102e18:	687b      	ldr	r3, [r7, #4]
 8102e1a:	681b      	ldr	r3, [r3, #0]
 8102e1c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8102e1e:	687b      	ldr	r3, [r7, #4]
 8102e20:	681b      	ldr	r3, [r3, #0]
 8102e22:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8102e26:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8102e28:	687b      	ldr	r3, [r7, #4]
 8102e2a:	681b      	ldr	r3, [r3, #0]
 8102e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8102e2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8102e32:	683b      	ldr	r3, [r7, #0]
 8102e34:	681b      	ldr	r3, [r3, #0]
 8102e36:	069b      	lsls	r3, r3, #26
 8102e38:	429a      	cmp	r2, r3
 8102e3a:	d107      	bne.n	8102e4c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8102e3c:	687b      	ldr	r3, [r7, #4]
 8102e3e:	681b      	ldr	r3, [r3, #0]
 8102e40:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8102e42:	687b      	ldr	r3, [r7, #4]
 8102e44:	681b      	ldr	r3, [r3, #0]
 8102e46:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8102e4a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8102e4c:	687b      	ldr	r3, [r7, #4]
 8102e4e:	681b      	ldr	r3, [r3, #0]
 8102e50:	4618      	mov	r0, r3
 8102e52:	f7ff fcfb 	bl	810284c <LL_ADC_IsEnabled>
 8102e56:	4603      	mov	r3, r0
 8102e58:	2b00      	cmp	r3, #0
 8102e5a:	f040 81aa 	bne.w	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8102e5e:	687b      	ldr	r3, [r7, #4]
 8102e60:	6818      	ldr	r0, [r3, #0]
 8102e62:	683b      	ldr	r3, [r7, #0]
 8102e64:	6819      	ldr	r1, [r3, #0]
 8102e66:	683b      	ldr	r3, [r7, #0]
 8102e68:	68db      	ldr	r3, [r3, #12]
 8102e6a:	461a      	mov	r2, r3
 8102e6c:	f7ff fc7c 	bl	8102768 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8102e70:	683b      	ldr	r3, [r7, #0]
 8102e72:	68db      	ldr	r3, [r3, #12]
 8102e74:	4a87      	ldr	r2, [pc, #540]	@ (8103094 <HAL_ADC_ConfigChannel+0x490>)
 8102e76:	4293      	cmp	r3, r2
 8102e78:	f040 809a 	bne.w	8102fb0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8102e7c:	687b      	ldr	r3, [r7, #4]
 8102e7e:	681a      	ldr	r2, [r3, #0]
 8102e80:	687b      	ldr	r3, [r7, #4]
 8102e82:	681b      	ldr	r3, [r3, #0]
 8102e84:	4984      	ldr	r1, [pc, #528]	@ (8103098 <HAL_ADC_ConfigChannel+0x494>)
 8102e86:	428b      	cmp	r3, r1
 8102e88:	d147      	bne.n	8102f1a <HAL_ADC_ConfigChannel+0x316>
 8102e8a:	683b      	ldr	r3, [r7, #0]
 8102e8c:	681b      	ldr	r3, [r3, #0]
 8102e8e:	4983      	ldr	r1, [pc, #524]	@ (810309c <HAL_ADC_ConfigChannel+0x498>)
 8102e90:	428b      	cmp	r3, r1
 8102e92:	d040      	beq.n	8102f16 <HAL_ADC_ConfigChannel+0x312>
 8102e94:	683b      	ldr	r3, [r7, #0]
 8102e96:	681b      	ldr	r3, [r3, #0]
 8102e98:	4981      	ldr	r1, [pc, #516]	@ (81030a0 <HAL_ADC_ConfigChannel+0x49c>)
 8102e9a:	428b      	cmp	r3, r1
 8102e9c:	d039      	beq.n	8102f12 <HAL_ADC_ConfigChannel+0x30e>
 8102e9e:	683b      	ldr	r3, [r7, #0]
 8102ea0:	681b      	ldr	r3, [r3, #0]
 8102ea2:	4980      	ldr	r1, [pc, #512]	@ (81030a4 <HAL_ADC_ConfigChannel+0x4a0>)
 8102ea4:	428b      	cmp	r3, r1
 8102ea6:	d032      	beq.n	8102f0e <HAL_ADC_ConfigChannel+0x30a>
 8102ea8:	683b      	ldr	r3, [r7, #0]
 8102eaa:	681b      	ldr	r3, [r3, #0]
 8102eac:	497e      	ldr	r1, [pc, #504]	@ (81030a8 <HAL_ADC_ConfigChannel+0x4a4>)
 8102eae:	428b      	cmp	r3, r1
 8102eb0:	d02b      	beq.n	8102f0a <HAL_ADC_ConfigChannel+0x306>
 8102eb2:	683b      	ldr	r3, [r7, #0]
 8102eb4:	681b      	ldr	r3, [r3, #0]
 8102eb6:	497d      	ldr	r1, [pc, #500]	@ (81030ac <HAL_ADC_ConfigChannel+0x4a8>)
 8102eb8:	428b      	cmp	r3, r1
 8102eba:	d024      	beq.n	8102f06 <HAL_ADC_ConfigChannel+0x302>
 8102ebc:	683b      	ldr	r3, [r7, #0]
 8102ebe:	681b      	ldr	r3, [r3, #0]
 8102ec0:	497b      	ldr	r1, [pc, #492]	@ (81030b0 <HAL_ADC_ConfigChannel+0x4ac>)
 8102ec2:	428b      	cmp	r3, r1
 8102ec4:	d01d      	beq.n	8102f02 <HAL_ADC_ConfigChannel+0x2fe>
 8102ec6:	683b      	ldr	r3, [r7, #0]
 8102ec8:	681b      	ldr	r3, [r3, #0]
 8102eca:	497a      	ldr	r1, [pc, #488]	@ (81030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8102ecc:	428b      	cmp	r3, r1
 8102ece:	d016      	beq.n	8102efe <HAL_ADC_ConfigChannel+0x2fa>
 8102ed0:	683b      	ldr	r3, [r7, #0]
 8102ed2:	681b      	ldr	r3, [r3, #0]
 8102ed4:	4978      	ldr	r1, [pc, #480]	@ (81030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8102ed6:	428b      	cmp	r3, r1
 8102ed8:	d00f      	beq.n	8102efa <HAL_ADC_ConfigChannel+0x2f6>
 8102eda:	683b      	ldr	r3, [r7, #0]
 8102edc:	681b      	ldr	r3, [r3, #0]
 8102ede:	4977      	ldr	r1, [pc, #476]	@ (81030bc <HAL_ADC_ConfigChannel+0x4b8>)
 8102ee0:	428b      	cmp	r3, r1
 8102ee2:	d008      	beq.n	8102ef6 <HAL_ADC_ConfigChannel+0x2f2>
 8102ee4:	683b      	ldr	r3, [r7, #0]
 8102ee6:	681b      	ldr	r3, [r3, #0]
 8102ee8:	4975      	ldr	r1, [pc, #468]	@ (81030c0 <HAL_ADC_ConfigChannel+0x4bc>)
 8102eea:	428b      	cmp	r3, r1
 8102eec:	d101      	bne.n	8102ef2 <HAL_ADC_ConfigChannel+0x2ee>
 8102eee:	4b75      	ldr	r3, [pc, #468]	@ (81030c4 <HAL_ADC_ConfigChannel+0x4c0>)
 8102ef0:	e05a      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102ef2:	2300      	movs	r3, #0
 8102ef4:	e058      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102ef6:	4b74      	ldr	r3, [pc, #464]	@ (81030c8 <HAL_ADC_ConfigChannel+0x4c4>)
 8102ef8:	e056      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102efa:	4b74      	ldr	r3, [pc, #464]	@ (81030cc <HAL_ADC_ConfigChannel+0x4c8>)
 8102efc:	e054      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102efe:	4b6e      	ldr	r3, [pc, #440]	@ (81030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8102f00:	e052      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f02:	4b6c      	ldr	r3, [pc, #432]	@ (81030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8102f04:	e050      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f06:	4b72      	ldr	r3, [pc, #456]	@ (81030d0 <HAL_ADC_ConfigChannel+0x4cc>)
 8102f08:	e04e      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f0a:	4b72      	ldr	r3, [pc, #456]	@ (81030d4 <HAL_ADC_ConfigChannel+0x4d0>)
 8102f0c:	e04c      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f0e:	4b72      	ldr	r3, [pc, #456]	@ (81030d8 <HAL_ADC_ConfigChannel+0x4d4>)
 8102f10:	e04a      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f12:	4b72      	ldr	r3, [pc, #456]	@ (81030dc <HAL_ADC_ConfigChannel+0x4d8>)
 8102f14:	e048      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f16:	2301      	movs	r3, #1
 8102f18:	e046      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f1a:	687b      	ldr	r3, [r7, #4]
 8102f1c:	681b      	ldr	r3, [r3, #0]
 8102f1e:	4970      	ldr	r1, [pc, #448]	@ (81030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8102f20:	428b      	cmp	r3, r1
 8102f22:	d140      	bne.n	8102fa6 <HAL_ADC_ConfigChannel+0x3a2>
 8102f24:	683b      	ldr	r3, [r7, #0]
 8102f26:	681b      	ldr	r3, [r3, #0]
 8102f28:	495c      	ldr	r1, [pc, #368]	@ (810309c <HAL_ADC_ConfigChannel+0x498>)
 8102f2a:	428b      	cmp	r3, r1
 8102f2c:	d039      	beq.n	8102fa2 <HAL_ADC_ConfigChannel+0x39e>
 8102f2e:	683b      	ldr	r3, [r7, #0]
 8102f30:	681b      	ldr	r3, [r3, #0]
 8102f32:	495b      	ldr	r1, [pc, #364]	@ (81030a0 <HAL_ADC_ConfigChannel+0x49c>)
 8102f34:	428b      	cmp	r3, r1
 8102f36:	d032      	beq.n	8102f9e <HAL_ADC_ConfigChannel+0x39a>
 8102f38:	683b      	ldr	r3, [r7, #0]
 8102f3a:	681b      	ldr	r3, [r3, #0]
 8102f3c:	4959      	ldr	r1, [pc, #356]	@ (81030a4 <HAL_ADC_ConfigChannel+0x4a0>)
 8102f3e:	428b      	cmp	r3, r1
 8102f40:	d02b      	beq.n	8102f9a <HAL_ADC_ConfigChannel+0x396>
 8102f42:	683b      	ldr	r3, [r7, #0]
 8102f44:	681b      	ldr	r3, [r3, #0]
 8102f46:	4958      	ldr	r1, [pc, #352]	@ (81030a8 <HAL_ADC_ConfigChannel+0x4a4>)
 8102f48:	428b      	cmp	r3, r1
 8102f4a:	d024      	beq.n	8102f96 <HAL_ADC_ConfigChannel+0x392>
 8102f4c:	683b      	ldr	r3, [r7, #0]
 8102f4e:	681b      	ldr	r3, [r3, #0]
 8102f50:	4956      	ldr	r1, [pc, #344]	@ (81030ac <HAL_ADC_ConfigChannel+0x4a8>)
 8102f52:	428b      	cmp	r3, r1
 8102f54:	d01d      	beq.n	8102f92 <HAL_ADC_ConfigChannel+0x38e>
 8102f56:	683b      	ldr	r3, [r7, #0]
 8102f58:	681b      	ldr	r3, [r3, #0]
 8102f5a:	4955      	ldr	r1, [pc, #340]	@ (81030b0 <HAL_ADC_ConfigChannel+0x4ac>)
 8102f5c:	428b      	cmp	r3, r1
 8102f5e:	d016      	beq.n	8102f8e <HAL_ADC_ConfigChannel+0x38a>
 8102f60:	683b      	ldr	r3, [r7, #0]
 8102f62:	681b      	ldr	r3, [r3, #0]
 8102f64:	4953      	ldr	r1, [pc, #332]	@ (81030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8102f66:	428b      	cmp	r3, r1
 8102f68:	d00f      	beq.n	8102f8a <HAL_ADC_ConfigChannel+0x386>
 8102f6a:	683b      	ldr	r3, [r7, #0]
 8102f6c:	681b      	ldr	r3, [r3, #0]
 8102f6e:	4952      	ldr	r1, [pc, #328]	@ (81030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8102f70:	428b      	cmp	r3, r1
 8102f72:	d008      	beq.n	8102f86 <HAL_ADC_ConfigChannel+0x382>
 8102f74:	683b      	ldr	r3, [r7, #0]
 8102f76:	681b      	ldr	r3, [r3, #0]
 8102f78:	4951      	ldr	r1, [pc, #324]	@ (81030c0 <HAL_ADC_ConfigChannel+0x4bc>)
 8102f7a:	428b      	cmp	r3, r1
 8102f7c:	d101      	bne.n	8102f82 <HAL_ADC_ConfigChannel+0x37e>
 8102f7e:	4b51      	ldr	r3, [pc, #324]	@ (81030c4 <HAL_ADC_ConfigChannel+0x4c0>)
 8102f80:	e012      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f82:	2300      	movs	r3, #0
 8102f84:	e010      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f86:	4b51      	ldr	r3, [pc, #324]	@ (81030cc <HAL_ADC_ConfigChannel+0x4c8>)
 8102f88:	e00e      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f8a:	4b4b      	ldr	r3, [pc, #300]	@ (81030b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8102f8c:	e00c      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f8e:	4b49      	ldr	r3, [pc, #292]	@ (81030b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8102f90:	e00a      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f92:	4b4f      	ldr	r3, [pc, #316]	@ (81030d0 <HAL_ADC_ConfigChannel+0x4cc>)
 8102f94:	e008      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f96:	4b4f      	ldr	r3, [pc, #316]	@ (81030d4 <HAL_ADC_ConfigChannel+0x4d0>)
 8102f98:	e006      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f9a:	4b4f      	ldr	r3, [pc, #316]	@ (81030d8 <HAL_ADC_ConfigChannel+0x4d4>)
 8102f9c:	e004      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102f9e:	4b4f      	ldr	r3, [pc, #316]	@ (81030dc <HAL_ADC_ConfigChannel+0x4d8>)
 8102fa0:	e002      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102fa2:	2301      	movs	r3, #1
 8102fa4:	e000      	b.n	8102fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8102fa6:	2300      	movs	r3, #0
 8102fa8:	4619      	mov	r1, r3
 8102faa:	4610      	mov	r0, r2
 8102fac:	f7ff fafe 	bl	81025ac <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8102fb0:	683b      	ldr	r3, [r7, #0]
 8102fb2:	681b      	ldr	r3, [r3, #0]
 8102fb4:	2b00      	cmp	r3, #0
 8102fb6:	f280 80fc 	bge.w	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102fba:	687b      	ldr	r3, [r7, #4]
 8102fbc:	681b      	ldr	r3, [r3, #0]
 8102fbe:	4a36      	ldr	r2, [pc, #216]	@ (8103098 <HAL_ADC_ConfigChannel+0x494>)
 8102fc0:	4293      	cmp	r3, r2
 8102fc2:	d004      	beq.n	8102fce <HAL_ADC_ConfigChannel+0x3ca>
 8102fc4:	687b      	ldr	r3, [r7, #4]
 8102fc6:	681b      	ldr	r3, [r3, #0]
 8102fc8:	4a45      	ldr	r2, [pc, #276]	@ (81030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8102fca:	4293      	cmp	r3, r2
 8102fcc:	d101      	bne.n	8102fd2 <HAL_ADC_ConfigChannel+0x3ce>
 8102fce:	4b45      	ldr	r3, [pc, #276]	@ (81030e4 <HAL_ADC_ConfigChannel+0x4e0>)
 8102fd0:	e000      	b.n	8102fd4 <HAL_ADC_ConfigChannel+0x3d0>
 8102fd2:	4b45      	ldr	r3, [pc, #276]	@ (81030e8 <HAL_ADC_ConfigChannel+0x4e4>)
 8102fd4:	4618      	mov	r0, r3
 8102fd6:	f7ff fadb 	bl	8102590 <LL_ADC_GetCommonPathInternalCh>
 8102fda:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8102fdc:	687b      	ldr	r3, [r7, #4]
 8102fde:	681b      	ldr	r3, [r3, #0]
 8102fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8103098 <HAL_ADC_ConfigChannel+0x494>)
 8102fe2:	4293      	cmp	r3, r2
 8102fe4:	d004      	beq.n	8102ff0 <HAL_ADC_ConfigChannel+0x3ec>
 8102fe6:	687b      	ldr	r3, [r7, #4]
 8102fe8:	681b      	ldr	r3, [r3, #0]
 8102fea:	4a3d      	ldr	r2, [pc, #244]	@ (81030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8102fec:	4293      	cmp	r3, r2
 8102fee:	d10e      	bne.n	810300e <HAL_ADC_ConfigChannel+0x40a>
 8102ff0:	4829      	ldr	r0, [pc, #164]	@ (8103098 <HAL_ADC_ConfigChannel+0x494>)
 8102ff2:	f7ff fc2b 	bl	810284c <LL_ADC_IsEnabled>
 8102ff6:	4604      	mov	r4, r0
 8102ff8:	4839      	ldr	r0, [pc, #228]	@ (81030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8102ffa:	f7ff fc27 	bl	810284c <LL_ADC_IsEnabled>
 8102ffe:	4603      	mov	r3, r0
 8103000:	4323      	orrs	r3, r4
 8103002:	2b00      	cmp	r3, #0
 8103004:	bf0c      	ite	eq
 8103006:	2301      	moveq	r3, #1
 8103008:	2300      	movne	r3, #0
 810300a:	b2db      	uxtb	r3, r3
 810300c:	e008      	b.n	8103020 <HAL_ADC_ConfigChannel+0x41c>
 810300e:	4837      	ldr	r0, [pc, #220]	@ (81030ec <HAL_ADC_ConfigChannel+0x4e8>)
 8103010:	f7ff fc1c 	bl	810284c <LL_ADC_IsEnabled>
 8103014:	4603      	mov	r3, r0
 8103016:	2b00      	cmp	r3, #0
 8103018:	bf0c      	ite	eq
 810301a:	2301      	moveq	r3, #1
 810301c:	2300      	movne	r3, #0
 810301e:	b2db      	uxtb	r3, r3
 8103020:	2b00      	cmp	r3, #0
 8103022:	f000 80b3 	beq.w	810318c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8103026:	683b      	ldr	r3, [r7, #0]
 8103028:	681b      	ldr	r3, [r3, #0]
 810302a:	4a31      	ldr	r2, [pc, #196]	@ (81030f0 <HAL_ADC_ConfigChannel+0x4ec>)
 810302c:	4293      	cmp	r3, r2
 810302e:	d165      	bne.n	81030fc <HAL_ADC_ConfigChannel+0x4f8>
 8103030:	69fb      	ldr	r3, [r7, #28]
 8103032:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8103036:	2b00      	cmp	r3, #0
 8103038:	d160      	bne.n	81030fc <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 810303a:	687b      	ldr	r3, [r7, #4]
 810303c:	681b      	ldr	r3, [r3, #0]
 810303e:	4a2b      	ldr	r2, [pc, #172]	@ (81030ec <HAL_ADC_ConfigChannel+0x4e8>)
 8103040:	4293      	cmp	r3, r2
 8103042:	f040 80b6 	bne.w	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8103046:	687b      	ldr	r3, [r7, #4]
 8103048:	681b      	ldr	r3, [r3, #0]
 810304a:	4a13      	ldr	r2, [pc, #76]	@ (8103098 <HAL_ADC_ConfigChannel+0x494>)
 810304c:	4293      	cmp	r3, r2
 810304e:	d004      	beq.n	810305a <HAL_ADC_ConfigChannel+0x456>
 8103050:	687b      	ldr	r3, [r7, #4]
 8103052:	681b      	ldr	r3, [r3, #0]
 8103054:	4a22      	ldr	r2, [pc, #136]	@ (81030e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8103056:	4293      	cmp	r3, r2
 8103058:	d101      	bne.n	810305e <HAL_ADC_ConfigChannel+0x45a>
 810305a:	4a22      	ldr	r2, [pc, #136]	@ (81030e4 <HAL_ADC_ConfigChannel+0x4e0>)
 810305c:	e000      	b.n	8103060 <HAL_ADC_ConfigChannel+0x45c>
 810305e:	4a22      	ldr	r2, [pc, #136]	@ (81030e8 <HAL_ADC_ConfigChannel+0x4e4>)
 8103060:	69fb      	ldr	r3, [r7, #28]
 8103062:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8103066:	4619      	mov	r1, r3
 8103068:	4610      	mov	r0, r2
 810306a:	f7ff fa7e 	bl	810256a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 810306e:	4b21      	ldr	r3, [pc, #132]	@ (81030f4 <HAL_ADC_ConfigChannel+0x4f0>)
 8103070:	681b      	ldr	r3, [r3, #0]
 8103072:	099b      	lsrs	r3, r3, #6
 8103074:	4a20      	ldr	r2, [pc, #128]	@ (81030f8 <HAL_ADC_ConfigChannel+0x4f4>)
 8103076:	fba2 2303 	umull	r2, r3, r2, r3
 810307a:	099b      	lsrs	r3, r3, #6
 810307c:	3301      	adds	r3, #1
 810307e:	005b      	lsls	r3, r3, #1
 8103080:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8103082:	e002      	b.n	810308a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8103084:	68fb      	ldr	r3, [r7, #12]
 8103086:	3b01      	subs	r3, #1
 8103088:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 810308a:	68fb      	ldr	r3, [r7, #12]
 810308c:	2b00      	cmp	r3, #0
 810308e:	d1f9      	bne.n	8103084 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8103090:	e08f      	b.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
 8103092:	bf00      	nop
 8103094:	47ff0000 	.word	0x47ff0000
 8103098:	40022000 	.word	0x40022000
 810309c:	04300002 	.word	0x04300002
 81030a0:	08600004 	.word	0x08600004
 81030a4:	0c900008 	.word	0x0c900008
 81030a8:	10c00010 	.word	0x10c00010
 81030ac:	14f00020 	.word	0x14f00020
 81030b0:	2a000400 	.word	0x2a000400
 81030b4:	2e300800 	.word	0x2e300800
 81030b8:	32601000 	.word	0x32601000
 81030bc:	43210000 	.word	0x43210000
 81030c0:	4b840000 	.word	0x4b840000
 81030c4:	4fb80000 	.word	0x4fb80000
 81030c8:	47520000 	.word	0x47520000
 81030cc:	36902000 	.word	0x36902000
 81030d0:	25b00200 	.word	0x25b00200
 81030d4:	21800100 	.word	0x21800100
 81030d8:	1d500080 	.word	0x1d500080
 81030dc:	19200040 	.word	0x19200040
 81030e0:	40022100 	.word	0x40022100
 81030e4:	40022300 	.word	0x40022300
 81030e8:	58026300 	.word	0x58026300
 81030ec:	58026000 	.word	0x58026000
 81030f0:	cb840000 	.word	0xcb840000
 81030f4:	10000000 	.word	0x10000000
 81030f8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 81030fc:	683b      	ldr	r3, [r7, #0]
 81030fe:	681b      	ldr	r3, [r3, #0]
 8103100:	4a31      	ldr	r2, [pc, #196]	@ (81031c8 <HAL_ADC_ConfigChannel+0x5c4>)
 8103102:	4293      	cmp	r3, r2
 8103104:	d11e      	bne.n	8103144 <HAL_ADC_ConfigChannel+0x540>
 8103106:	69fb      	ldr	r3, [r7, #28]
 8103108:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 810310c:	2b00      	cmp	r3, #0
 810310e:	d119      	bne.n	8103144 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103110:	687b      	ldr	r3, [r7, #4]
 8103112:	681b      	ldr	r3, [r3, #0]
 8103114:	4a2d      	ldr	r2, [pc, #180]	@ (81031cc <HAL_ADC_ConfigChannel+0x5c8>)
 8103116:	4293      	cmp	r3, r2
 8103118:	d14b      	bne.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 810311a:	687b      	ldr	r3, [r7, #4]
 810311c:	681b      	ldr	r3, [r3, #0]
 810311e:	4a2c      	ldr	r2, [pc, #176]	@ (81031d0 <HAL_ADC_ConfigChannel+0x5cc>)
 8103120:	4293      	cmp	r3, r2
 8103122:	d004      	beq.n	810312e <HAL_ADC_ConfigChannel+0x52a>
 8103124:	687b      	ldr	r3, [r7, #4]
 8103126:	681b      	ldr	r3, [r3, #0]
 8103128:	4a2a      	ldr	r2, [pc, #168]	@ (81031d4 <HAL_ADC_ConfigChannel+0x5d0>)
 810312a:	4293      	cmp	r3, r2
 810312c:	d101      	bne.n	8103132 <HAL_ADC_ConfigChannel+0x52e>
 810312e:	4a2a      	ldr	r2, [pc, #168]	@ (81031d8 <HAL_ADC_ConfigChannel+0x5d4>)
 8103130:	e000      	b.n	8103134 <HAL_ADC_ConfigChannel+0x530>
 8103132:	4a2a      	ldr	r2, [pc, #168]	@ (81031dc <HAL_ADC_ConfigChannel+0x5d8>)
 8103134:	69fb      	ldr	r3, [r7, #28]
 8103136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 810313a:	4619      	mov	r1, r3
 810313c:	4610      	mov	r0, r2
 810313e:	f7ff fa14 	bl	810256a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8103142:	e036      	b.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8103144:	683b      	ldr	r3, [r7, #0]
 8103146:	681b      	ldr	r3, [r3, #0]
 8103148:	4a25      	ldr	r2, [pc, #148]	@ (81031e0 <HAL_ADC_ConfigChannel+0x5dc>)
 810314a:	4293      	cmp	r3, r2
 810314c:	d131      	bne.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
 810314e:	69fb      	ldr	r3, [r7, #28]
 8103150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8103154:	2b00      	cmp	r3, #0
 8103156:	d12c      	bne.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8103158:	687b      	ldr	r3, [r7, #4]
 810315a:	681b      	ldr	r3, [r3, #0]
 810315c:	4a1b      	ldr	r2, [pc, #108]	@ (81031cc <HAL_ADC_ConfigChannel+0x5c8>)
 810315e:	4293      	cmp	r3, r2
 8103160:	d127      	bne.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8103162:	687b      	ldr	r3, [r7, #4]
 8103164:	681b      	ldr	r3, [r3, #0]
 8103166:	4a1a      	ldr	r2, [pc, #104]	@ (81031d0 <HAL_ADC_ConfigChannel+0x5cc>)
 8103168:	4293      	cmp	r3, r2
 810316a:	d004      	beq.n	8103176 <HAL_ADC_ConfigChannel+0x572>
 810316c:	687b      	ldr	r3, [r7, #4]
 810316e:	681b      	ldr	r3, [r3, #0]
 8103170:	4a18      	ldr	r2, [pc, #96]	@ (81031d4 <HAL_ADC_ConfigChannel+0x5d0>)
 8103172:	4293      	cmp	r3, r2
 8103174:	d101      	bne.n	810317a <HAL_ADC_ConfigChannel+0x576>
 8103176:	4a18      	ldr	r2, [pc, #96]	@ (81031d8 <HAL_ADC_ConfigChannel+0x5d4>)
 8103178:	e000      	b.n	810317c <HAL_ADC_ConfigChannel+0x578>
 810317a:	4a18      	ldr	r2, [pc, #96]	@ (81031dc <HAL_ADC_ConfigChannel+0x5d8>)
 810317c:	69fb      	ldr	r3, [r7, #28]
 810317e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8103182:	4619      	mov	r1, r3
 8103184:	4610      	mov	r0, r2
 8103186:	f7ff f9f0 	bl	810256a <LL_ADC_SetCommonPathInternalCh>
 810318a:	e012      	b.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810318c:	687b      	ldr	r3, [r7, #4]
 810318e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103190:	f043 0220 	orr.w	r2, r3, #32
 8103194:	687b      	ldr	r3, [r7, #4]
 8103196:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8103198:	2301      	movs	r3, #1
 810319a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 810319e:	e008      	b.n	81031b2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81031a0:	687b      	ldr	r3, [r7, #4]
 81031a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81031a4:	f043 0220 	orr.w	r2, r3, #32
 81031a8:	687b      	ldr	r3, [r7, #4]
 81031aa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 81031ac:	2301      	movs	r3, #1
 81031ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81031b2:	687b      	ldr	r3, [r7, #4]
 81031b4:	2200      	movs	r2, #0
 81031b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 81031ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 81031be:	4618      	mov	r0, r3
 81031c0:	3734      	adds	r7, #52	@ 0x34
 81031c2:	46bd      	mov	sp, r7
 81031c4:	bd90      	pop	{r4, r7, pc}
 81031c6:	bf00      	nop
 81031c8:	c7520000 	.word	0xc7520000
 81031cc:	58026000 	.word	0x58026000
 81031d0:	40022000 	.word	0x40022000
 81031d4:	40022100 	.word	0x40022100
 81031d8:	40022300 	.word	0x40022300
 81031dc:	58026300 	.word	0x58026300
 81031e0:	cfb80000 	.word	0xcfb80000

081031e4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 81031e4:	b580      	push	{r7, lr}
 81031e6:	b084      	sub	sp, #16
 81031e8:	af00      	add	r7, sp, #0
 81031ea:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 81031ec:	687b      	ldr	r3, [r7, #4]
 81031ee:	681b      	ldr	r3, [r3, #0]
 81031f0:	4a7a      	ldr	r2, [pc, #488]	@ (81033dc <ADC_ConfigureBoostMode+0x1f8>)
 81031f2:	4293      	cmp	r3, r2
 81031f4:	d004      	beq.n	8103200 <ADC_ConfigureBoostMode+0x1c>
 81031f6:	687b      	ldr	r3, [r7, #4]
 81031f8:	681b      	ldr	r3, [r3, #0]
 81031fa:	4a79      	ldr	r2, [pc, #484]	@ (81033e0 <ADC_ConfigureBoostMode+0x1fc>)
 81031fc:	4293      	cmp	r3, r2
 81031fe:	d109      	bne.n	8103214 <ADC_ConfigureBoostMode+0x30>
 8103200:	4b78      	ldr	r3, [pc, #480]	@ (81033e4 <ADC_ConfigureBoostMode+0x200>)
 8103202:	689b      	ldr	r3, [r3, #8]
 8103204:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8103208:	2b00      	cmp	r3, #0
 810320a:	bf14      	ite	ne
 810320c:	2301      	movne	r3, #1
 810320e:	2300      	moveq	r3, #0
 8103210:	b2db      	uxtb	r3, r3
 8103212:	e008      	b.n	8103226 <ADC_ConfigureBoostMode+0x42>
 8103214:	4b74      	ldr	r3, [pc, #464]	@ (81033e8 <ADC_ConfigureBoostMode+0x204>)
 8103216:	689b      	ldr	r3, [r3, #8]
 8103218:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 810321c:	2b00      	cmp	r3, #0
 810321e:	bf14      	ite	ne
 8103220:	2301      	movne	r3, #1
 8103222:	2300      	moveq	r3, #0
 8103224:	b2db      	uxtb	r3, r3
 8103226:	2b00      	cmp	r3, #0
 8103228:	d01c      	beq.n	8103264 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 810322a:	f001 fd21 	bl	8104c70 <HAL_RCC_GetHCLKFreq>
 810322e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8103230:	687b      	ldr	r3, [r7, #4]
 8103232:	685b      	ldr	r3, [r3, #4]
 8103234:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8103238:	d010      	beq.n	810325c <ADC_ConfigureBoostMode+0x78>
 810323a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810323e:	d873      	bhi.n	8103328 <ADC_ConfigureBoostMode+0x144>
 8103240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8103244:	d002      	beq.n	810324c <ADC_ConfigureBoostMode+0x68>
 8103246:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810324a:	d16d      	bne.n	8103328 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 810324c:	687b      	ldr	r3, [r7, #4]
 810324e:	685b      	ldr	r3, [r3, #4]
 8103250:	0c1b      	lsrs	r3, r3, #16
 8103252:	68fa      	ldr	r2, [r7, #12]
 8103254:	fbb2 f3f3 	udiv	r3, r2, r3
 8103258:	60fb      	str	r3, [r7, #12]
        break;
 810325a:	e068      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 810325c:	68fb      	ldr	r3, [r7, #12]
 810325e:	089b      	lsrs	r3, r3, #2
 8103260:	60fb      	str	r3, [r7, #12]
        break;
 8103262:	e064      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8103264:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8103268:	f04f 0100 	mov.w	r1, #0
 810326c:	f002 ffa8 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8103270:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8103272:	687b      	ldr	r3, [r7, #4]
 8103274:	685b      	ldr	r3, [r3, #4]
 8103276:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 810327a:	d051      	beq.n	8103320 <ADC_ConfigureBoostMode+0x13c>
 810327c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8103280:	d854      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 8103282:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8103286:	d047      	beq.n	8103318 <ADC_ConfigureBoostMode+0x134>
 8103288:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 810328c:	d84e      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 810328e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8103292:	d03d      	beq.n	8103310 <ADC_ConfigureBoostMode+0x12c>
 8103294:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8103298:	d848      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 810329a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810329e:	d033      	beq.n	8103308 <ADC_ConfigureBoostMode+0x124>
 81032a0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81032a4:	d842      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 81032a6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 81032aa:	d029      	beq.n	8103300 <ADC_ConfigureBoostMode+0x11c>
 81032ac:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 81032b0:	d83c      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 81032b2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 81032b6:	d01a      	beq.n	81032ee <ADC_ConfigureBoostMode+0x10a>
 81032b8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 81032bc:	d836      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 81032be:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 81032c2:	d014      	beq.n	81032ee <ADC_ConfigureBoostMode+0x10a>
 81032c4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 81032c8:	d830      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 81032ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81032ce:	d00e      	beq.n	81032ee <ADC_ConfigureBoostMode+0x10a>
 81032d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81032d4:	d82a      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 81032d6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 81032da:	d008      	beq.n	81032ee <ADC_ConfigureBoostMode+0x10a>
 81032dc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 81032e0:	d824      	bhi.n	810332c <ADC_ConfigureBoostMode+0x148>
 81032e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81032e6:	d002      	beq.n	81032ee <ADC_ConfigureBoostMode+0x10a>
 81032e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 81032ec:	d11e      	bne.n	810332c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 81032ee:	687b      	ldr	r3, [r7, #4]
 81032f0:	685b      	ldr	r3, [r3, #4]
 81032f2:	0c9b      	lsrs	r3, r3, #18
 81032f4:	005b      	lsls	r3, r3, #1
 81032f6:	68fa      	ldr	r2, [r7, #12]
 81032f8:	fbb2 f3f3 	udiv	r3, r2, r3
 81032fc:	60fb      	str	r3, [r7, #12]
        break;
 81032fe:	e016      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8103300:	68fb      	ldr	r3, [r7, #12]
 8103302:	091b      	lsrs	r3, r3, #4
 8103304:	60fb      	str	r3, [r7, #12]
        break;
 8103306:	e012      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8103308:	68fb      	ldr	r3, [r7, #12]
 810330a:	095b      	lsrs	r3, r3, #5
 810330c:	60fb      	str	r3, [r7, #12]
        break;
 810330e:	e00e      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8103310:	68fb      	ldr	r3, [r7, #12]
 8103312:	099b      	lsrs	r3, r3, #6
 8103314:	60fb      	str	r3, [r7, #12]
        break;
 8103316:	e00a      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8103318:	68fb      	ldr	r3, [r7, #12]
 810331a:	09db      	lsrs	r3, r3, #7
 810331c:	60fb      	str	r3, [r7, #12]
        break;
 810331e:	e006      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8103320:	68fb      	ldr	r3, [r7, #12]
 8103322:	0a1b      	lsrs	r3, r3, #8
 8103324:	60fb      	str	r3, [r7, #12]
        break;
 8103326:	e002      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
        break;
 8103328:	bf00      	nop
 810332a:	e000      	b.n	810332e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 810332c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 810332e:	f7ff f8d3 	bl	81024d8 <HAL_GetREVID>
 8103332:	4603      	mov	r3, r0
 8103334:	f241 0203 	movw	r2, #4099	@ 0x1003
 8103338:	4293      	cmp	r3, r2
 810333a:	d815      	bhi.n	8103368 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 810333c:	68fb      	ldr	r3, [r7, #12]
 810333e:	4a2b      	ldr	r2, [pc, #172]	@ (81033ec <ADC_ConfigureBoostMode+0x208>)
 8103340:	4293      	cmp	r3, r2
 8103342:	d908      	bls.n	8103356 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8103344:	687b      	ldr	r3, [r7, #4]
 8103346:	681b      	ldr	r3, [r3, #0]
 8103348:	689a      	ldr	r2, [r3, #8]
 810334a:	687b      	ldr	r3, [r7, #4]
 810334c:	681b      	ldr	r3, [r3, #0]
 810334e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8103352:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8103354:	e03e      	b.n	81033d4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8103356:	687b      	ldr	r3, [r7, #4]
 8103358:	681b      	ldr	r3, [r3, #0]
 810335a:	689a      	ldr	r2, [r3, #8]
 810335c:	687b      	ldr	r3, [r7, #4]
 810335e:	681b      	ldr	r3, [r3, #0]
 8103360:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8103364:	609a      	str	r2, [r3, #8]
}
 8103366:	e035      	b.n	81033d4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8103368:	68fb      	ldr	r3, [r7, #12]
 810336a:	085b      	lsrs	r3, r3, #1
 810336c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 810336e:	68fb      	ldr	r3, [r7, #12]
 8103370:	4a1f      	ldr	r2, [pc, #124]	@ (81033f0 <ADC_ConfigureBoostMode+0x20c>)
 8103372:	4293      	cmp	r3, r2
 8103374:	d808      	bhi.n	8103388 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8103376:	687b      	ldr	r3, [r7, #4]
 8103378:	681b      	ldr	r3, [r3, #0]
 810337a:	689a      	ldr	r2, [r3, #8]
 810337c:	687b      	ldr	r3, [r7, #4]
 810337e:	681b      	ldr	r3, [r3, #0]
 8103380:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8103384:	609a      	str	r2, [r3, #8]
}
 8103386:	e025      	b.n	81033d4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8103388:	68fb      	ldr	r3, [r7, #12]
 810338a:	4a1a      	ldr	r2, [pc, #104]	@ (81033f4 <ADC_ConfigureBoostMode+0x210>)
 810338c:	4293      	cmp	r3, r2
 810338e:	d80a      	bhi.n	81033a6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8103390:	687b      	ldr	r3, [r7, #4]
 8103392:	681b      	ldr	r3, [r3, #0]
 8103394:	689b      	ldr	r3, [r3, #8]
 8103396:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 810339a:	687b      	ldr	r3, [r7, #4]
 810339c:	681b      	ldr	r3, [r3, #0]
 810339e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81033a2:	609a      	str	r2, [r3, #8]
}
 81033a4:	e016      	b.n	81033d4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 81033a6:	68fb      	ldr	r3, [r7, #12]
 81033a8:	4a13      	ldr	r2, [pc, #76]	@ (81033f8 <ADC_ConfigureBoostMode+0x214>)
 81033aa:	4293      	cmp	r3, r2
 81033ac:	d80a      	bhi.n	81033c4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 81033ae:	687b      	ldr	r3, [r7, #4]
 81033b0:	681b      	ldr	r3, [r3, #0]
 81033b2:	689b      	ldr	r3, [r3, #8]
 81033b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 81033b8:	687b      	ldr	r3, [r7, #4]
 81033ba:	681b      	ldr	r3, [r3, #0]
 81033bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 81033c0:	609a      	str	r2, [r3, #8]
}
 81033c2:	e007      	b.n	81033d4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 81033c4:	687b      	ldr	r3, [r7, #4]
 81033c6:	681b      	ldr	r3, [r3, #0]
 81033c8:	689a      	ldr	r2, [r3, #8]
 81033ca:	687b      	ldr	r3, [r7, #4]
 81033cc:	681b      	ldr	r3, [r3, #0]
 81033ce:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 81033d2:	609a      	str	r2, [r3, #8]
}
 81033d4:	bf00      	nop
 81033d6:	3710      	adds	r7, #16
 81033d8:	46bd      	mov	sp, r7
 81033da:	bd80      	pop	{r7, pc}
 81033dc:	40022000 	.word	0x40022000
 81033e0:	40022100 	.word	0x40022100
 81033e4:	40022300 	.word	0x40022300
 81033e8:	58026300 	.word	0x58026300
 81033ec:	01312d00 	.word	0x01312d00
 81033f0:	005f5e10 	.word	0x005f5e10
 81033f4:	00bebc20 	.word	0x00bebc20
 81033f8:	017d7840 	.word	0x017d7840

081033fc <LL_ADC_IsEnabled>:
{
 81033fc:	b480      	push	{r7}
 81033fe:	b083      	sub	sp, #12
 8103400:	af00      	add	r7, sp, #0
 8103402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8103404:	687b      	ldr	r3, [r7, #4]
 8103406:	689b      	ldr	r3, [r3, #8]
 8103408:	f003 0301 	and.w	r3, r3, #1
 810340c:	2b01      	cmp	r3, #1
 810340e:	d101      	bne.n	8103414 <LL_ADC_IsEnabled+0x18>
 8103410:	2301      	movs	r3, #1
 8103412:	e000      	b.n	8103416 <LL_ADC_IsEnabled+0x1a>
 8103414:	2300      	movs	r3, #0
}
 8103416:	4618      	mov	r0, r3
 8103418:	370c      	adds	r7, #12
 810341a:	46bd      	mov	sp, r7
 810341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103420:	4770      	bx	lr

08103422 <LL_ADC_REG_IsConversionOngoing>:
{
 8103422:	b480      	push	{r7}
 8103424:	b083      	sub	sp, #12
 8103426:	af00      	add	r7, sp, #0
 8103428:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 810342a:	687b      	ldr	r3, [r7, #4]
 810342c:	689b      	ldr	r3, [r3, #8]
 810342e:	f003 0304 	and.w	r3, r3, #4
 8103432:	2b04      	cmp	r3, #4
 8103434:	d101      	bne.n	810343a <LL_ADC_REG_IsConversionOngoing+0x18>
 8103436:	2301      	movs	r3, #1
 8103438:	e000      	b.n	810343c <LL_ADC_REG_IsConversionOngoing+0x1a>
 810343a:	2300      	movs	r3, #0
}
 810343c:	4618      	mov	r0, r3
 810343e:	370c      	adds	r7, #12
 8103440:	46bd      	mov	sp, r7
 8103442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103446:	4770      	bx	lr

08103448 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8103448:	b590      	push	{r4, r7, lr}
 810344a:	b09f      	sub	sp, #124	@ 0x7c
 810344c:	af00      	add	r7, sp, #0
 810344e:	6078      	str	r0, [r7, #4]
 8103450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8103452:	2300      	movs	r3, #0
 8103454:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8103458:	687b      	ldr	r3, [r7, #4]
 810345a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 810345e:	2b01      	cmp	r3, #1
 8103460:	d101      	bne.n	8103466 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8103462:	2302      	movs	r3, #2
 8103464:	e0c4      	b.n	81035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
 8103466:	687b      	ldr	r3, [r7, #4]
 8103468:	2201      	movs	r2, #1
 810346a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 810346e:	2300      	movs	r3, #0
 8103470:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8103472:	2300      	movs	r3, #0
 8103474:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8103476:	687b      	ldr	r3, [r7, #4]
 8103478:	681b      	ldr	r3, [r3, #0]
 810347a:	4a5f      	ldr	r2, [pc, #380]	@ (81035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810347c:	4293      	cmp	r3, r2
 810347e:	d102      	bne.n	8103486 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8103480:	4b5e      	ldr	r3, [pc, #376]	@ (81035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103482:	60bb      	str	r3, [r7, #8]
 8103484:	e001      	b.n	810348a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8103486:	2300      	movs	r3, #0
 8103488:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 810348a:	68bb      	ldr	r3, [r7, #8]
 810348c:	2b00      	cmp	r3, #0
 810348e:	d10b      	bne.n	81034a8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8103490:	687b      	ldr	r3, [r7, #4]
 8103492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103494:	f043 0220 	orr.w	r2, r3, #32
 8103498:	687b      	ldr	r3, [r7, #4]
 810349a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 810349c:	687b      	ldr	r3, [r7, #4]
 810349e:	2200      	movs	r2, #0
 81034a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 81034a4:	2301      	movs	r3, #1
 81034a6:	e0a3      	b.n	81035f0 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 81034a8:	68bb      	ldr	r3, [r7, #8]
 81034aa:	4618      	mov	r0, r3
 81034ac:	f7ff ffb9 	bl	8103422 <LL_ADC_REG_IsConversionOngoing>
 81034b0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 81034b2:	687b      	ldr	r3, [r7, #4]
 81034b4:	681b      	ldr	r3, [r3, #0]
 81034b6:	4618      	mov	r0, r3
 81034b8:	f7ff ffb3 	bl	8103422 <LL_ADC_REG_IsConversionOngoing>
 81034bc:	4603      	mov	r3, r0
 81034be:	2b00      	cmp	r3, #0
 81034c0:	f040 8085 	bne.w	81035ce <HAL_ADCEx_MultiModeConfigChannel+0x186>
      && (tmphadcSlave_conversion_on_going == 0UL))
 81034c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 81034c6:	2b00      	cmp	r3, #0
 81034c8:	f040 8081 	bne.w	81035ce <HAL_ADCEx_MultiModeConfigChannel+0x186>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 81034cc:	687b      	ldr	r3, [r7, #4]
 81034ce:	681b      	ldr	r3, [r3, #0]
 81034d0:	4a49      	ldr	r2, [pc, #292]	@ (81035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 81034d2:	4293      	cmp	r3, r2
 81034d4:	d004      	beq.n	81034e0 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 81034d6:	687b      	ldr	r3, [r7, #4]
 81034d8:	681b      	ldr	r3, [r3, #0]
 81034da:	4a48      	ldr	r2, [pc, #288]	@ (81035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 81034dc:	4293      	cmp	r3, r2
 81034de:	d101      	bne.n	81034e4 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 81034e0:	4b47      	ldr	r3, [pc, #284]	@ (8103600 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 81034e2:	e000      	b.n	81034e6 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 81034e4:	4b47      	ldr	r3, [pc, #284]	@ (8103604 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 81034e6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81034e8:	683b      	ldr	r3, [r7, #0]
 81034ea:	681b      	ldr	r3, [r3, #0]
 81034ec:	2b00      	cmp	r3, #0
 81034ee:	d03b      	beq.n	8103568 <HAL_ADCEx_MultiModeConfigChannel+0x120>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 81034f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81034f2:	689b      	ldr	r3, [r3, #8]
 81034f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 81034f8:	683b      	ldr	r3, [r7, #0]
 81034fa:	685b      	ldr	r3, [r3, #4]
 81034fc:	431a      	orrs	r2, r3
 81034fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8103500:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8103502:	687b      	ldr	r3, [r7, #4]
 8103504:	681b      	ldr	r3, [r3, #0]
 8103506:	4a3c      	ldr	r2, [pc, #240]	@ (81035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103508:	4293      	cmp	r3, r2
 810350a:	d004      	beq.n	8103516 <HAL_ADCEx_MultiModeConfigChannel+0xce>
 810350c:	687b      	ldr	r3, [r7, #4]
 810350e:	681b      	ldr	r3, [r3, #0]
 8103510:	4a3a      	ldr	r2, [pc, #232]	@ (81035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103512:	4293      	cmp	r3, r2
 8103514:	d10e      	bne.n	8103534 <HAL_ADCEx_MultiModeConfigChannel+0xec>
 8103516:	4838      	ldr	r0, [pc, #224]	@ (81035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8103518:	f7ff ff70 	bl	81033fc <LL_ADC_IsEnabled>
 810351c:	4604      	mov	r4, r0
 810351e:	4837      	ldr	r0, [pc, #220]	@ (81035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103520:	f7ff ff6c 	bl	81033fc <LL_ADC_IsEnabled>
 8103524:	4603      	mov	r3, r0
 8103526:	4323      	orrs	r3, r4
 8103528:	2b00      	cmp	r3, #0
 810352a:	bf0c      	ite	eq
 810352c:	2301      	moveq	r3, #1
 810352e:	2300      	movne	r3, #0
 8103530:	b2db      	uxtb	r3, r3
 8103532:	e008      	b.n	8103546 <HAL_ADCEx_MultiModeConfigChannel+0xfe>
 8103534:	4834      	ldr	r0, [pc, #208]	@ (8103608 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8103536:	f7ff ff61 	bl	81033fc <LL_ADC_IsEnabled>
 810353a:	4603      	mov	r3, r0
 810353c:	2b00      	cmp	r3, #0
 810353e:	bf0c      	ite	eq
 8103540:	2301      	moveq	r3, #1
 8103542:	2300      	movne	r3, #0
 8103544:	b2db      	uxtb	r3, r3
 8103546:	2b00      	cmp	r3, #0
 8103548:	d04b      	beq.n	81035e2 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 810354a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 810354c:	689b      	ldr	r3, [r3, #8]
 810354e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8103552:	f023 030f 	bic.w	r3, r3, #15
 8103556:	683a      	ldr	r2, [r7, #0]
 8103558:	6811      	ldr	r1, [r2, #0]
 810355a:	683a      	ldr	r2, [r7, #0]
 810355c:	6892      	ldr	r2, [r2, #8]
 810355e:	430a      	orrs	r2, r1
 8103560:	431a      	orrs	r2, r3
 8103562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8103564:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8103566:	e03c      	b.n	81035e2 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8103568:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 810356a:	689b      	ldr	r3, [r3, #8]
 810356c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8103570:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8103572:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8103574:	687b      	ldr	r3, [r7, #4]
 8103576:	681b      	ldr	r3, [r3, #0]
 8103578:	4a1f      	ldr	r2, [pc, #124]	@ (81035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810357a:	4293      	cmp	r3, r2
 810357c:	d004      	beq.n	8103588 <HAL_ADCEx_MultiModeConfigChannel+0x140>
 810357e:	687b      	ldr	r3, [r7, #4]
 8103580:	681b      	ldr	r3, [r3, #0]
 8103582:	4a1e      	ldr	r2, [pc, #120]	@ (81035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103584:	4293      	cmp	r3, r2
 8103586:	d10e      	bne.n	81035a6 <HAL_ADCEx_MultiModeConfigChannel+0x15e>
 8103588:	481b      	ldr	r0, [pc, #108]	@ (81035f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 810358a:	f7ff ff37 	bl	81033fc <LL_ADC_IsEnabled>
 810358e:	4604      	mov	r4, r0
 8103590:	481a      	ldr	r0, [pc, #104]	@ (81035fc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8103592:	f7ff ff33 	bl	81033fc <LL_ADC_IsEnabled>
 8103596:	4603      	mov	r3, r0
 8103598:	4323      	orrs	r3, r4
 810359a:	2b00      	cmp	r3, #0
 810359c:	bf0c      	ite	eq
 810359e:	2301      	moveq	r3, #1
 81035a0:	2300      	movne	r3, #0
 81035a2:	b2db      	uxtb	r3, r3
 81035a4:	e008      	b.n	81035b8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 81035a6:	4818      	ldr	r0, [pc, #96]	@ (8103608 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 81035a8:	f7ff ff28 	bl	81033fc <LL_ADC_IsEnabled>
 81035ac:	4603      	mov	r3, r0
 81035ae:	2b00      	cmp	r3, #0
 81035b0:	bf0c      	ite	eq
 81035b2:	2301      	moveq	r3, #1
 81035b4:	2300      	movne	r3, #0
 81035b6:	b2db      	uxtb	r3, r3
 81035b8:	2b00      	cmp	r3, #0
 81035ba:	d012      	beq.n	81035e2 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 81035bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 81035be:	689b      	ldr	r3, [r3, #8]
 81035c0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 81035c4:	f023 030f 	bic.w	r3, r3, #15
 81035c8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 81035ca:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81035cc:	e009      	b.n	81035e2 <HAL_ADCEx_MultiModeConfigChannel+0x19a>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81035ce:	687b      	ldr	r3, [r7, #4]
 81035d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81035d2:	f043 0220 	orr.w	r2, r3, #32
 81035d6:	687b      	ldr	r3, [r7, #4]
 81035d8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 81035da:	2301      	movs	r3, #1
 81035dc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 81035e0:	e000      	b.n	81035e4 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 81035e2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81035e4:	687b      	ldr	r3, [r7, #4]
 81035e6:	2200      	movs	r2, #0
 81035e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 81035ec:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 81035f0:	4618      	mov	r0, r3
 81035f2:	377c      	adds	r7, #124	@ 0x7c
 81035f4:	46bd      	mov	sp, r7
 81035f6:	bd90      	pop	{r4, r7, pc}
 81035f8:	40022000 	.word	0x40022000
 81035fc:	40022100 	.word	0x40022100
 8103600:	40022300 	.word	0x40022300
 8103604:	58026300 	.word	0x58026300
 8103608:	58026000 	.word	0x58026000

0810360c <HAL_CEC_Init>:
  *         parameters in the CEC_InitTypeDef and creates the associated handle .
  * @param hcec CEC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CEC_Init(CEC_HandleTypeDef *hcec)
{
 810360c:	b580      	push	{r7, lr}
 810360e:	b082      	sub	sp, #8
 8103610:	af00      	add	r7, sp, #0
 8103612:	6078      	str	r0, [r7, #4]
  /* Check the CEC handle allocation */
  if ((hcec == NULL) || (hcec->Init.RxBuffer == NULL))
 8103614:	687b      	ldr	r3, [r7, #4]
 8103616:	2b00      	cmp	r3, #0
 8103618:	d003      	beq.n	8103622 <HAL_CEC_Init+0x16>
 810361a:	687b      	ldr	r3, [r7, #4]
 810361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810361e:	2b00      	cmp	r3, #0
 8103620:	d101      	bne.n	8103626 <HAL_CEC_Init+0x1a>
  {
    return HAL_ERROR;
 8103622:	2301      	movs	r3, #1
 8103624:	e050      	b.n	81036c8 <HAL_CEC_Init+0xbc>

    /* Init the low level hardware */
    hcec->MspInitCallback(hcec);
  }
#else
  if (hcec->gState == HAL_CEC_STATE_RESET)
 8103626:	687b      	ldr	r3, [r7, #4]
 8103628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810362a:	2b00      	cmp	r3, #0
 810362c:	d106      	bne.n	810363c <HAL_CEC_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hcec->Lock = HAL_UNLOCKED;
 810362e:	687b      	ldr	r3, [r7, #4]
 8103630:	2200      	movs	r2, #0
 8103632:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_CEC_MspInit(hcec);
 8103636:	6878      	ldr	r0, [r7, #4]
 8103638:	f7fd ff72 	bl	8101520 <HAL_CEC_MspInit>
  }
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */

  hcec->gState = HAL_CEC_STATE_BUSY;
 810363c:	687b      	ldr	r3, [r7, #4]
 810363e:	2224      	movs	r2, #36	@ 0x24
 8103640:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable the Peripheral */
  __HAL_CEC_DISABLE(hcec);
 8103642:	687b      	ldr	r3, [r7, #4]
 8103644:	681b      	ldr	r3, [r3, #0]
 8103646:	681a      	ldr	r2, [r3, #0]
 8103648:	687b      	ldr	r3, [r7, #4]
 810364a:	681b      	ldr	r3, [r3, #0]
 810364c:	f022 0201 	bic.w	r2, r2, #1
 8103650:	601a      	str	r2, [r3, #0]

  /* Write to CEC Control Register */
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 8103652:	687b      	ldr	r3, [r7, #4]
 8103654:	685a      	ldr	r2, [r3, #4]
 8103656:	687b      	ldr	r3, [r7, #4]
 8103658:	689b      	ldr	r3, [r3, #8]
 810365a:	431a      	orrs	r2, r3
 810365c:	687b      	ldr	r3, [r7, #4]
 810365e:	68db      	ldr	r3, [r3, #12]
 8103660:	431a      	orrs	r2, r3
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | \
 8103662:	687b      	ldr	r3, [r7, #4]
 8103664:	691b      	ldr	r3, [r3, #16]
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 8103666:	431a      	orrs	r2, r3
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | \
 8103668:	687b      	ldr	r3, [r7, #4]
 810366a:	695b      	ldr	r3, [r3, #20]
 810366c:	431a      	orrs	r2, r3
                         hcec->Init.BroadcastMsgNoErrorBitGen | \
 810366e:	687b      	ldr	r3, [r7, #4]
 8103670:	699b      	ldr	r3, [r3, #24]
                         hcec->Init.BREErrorBitGen | hcec->Init.LBPEErrorBitGen | \
 8103672:	431a      	orrs	r2, r3
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 8103674:	687b      	ldr	r3, [r7, #4]
 8103676:	69db      	ldr	r3, [r3, #28]
                         hcec->Init.BroadcastMsgNoErrorBitGen | \
 8103678:	431a      	orrs	r2, r3
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 810367a:	687b      	ldr	r3, [r7, #4]
 810367c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 810367e:	041b      	lsls	r3, r3, #16
 8103680:	ea42 0103 	orr.w	r1, r2, r3
                         hcec->Init.ListenMode;
 8103684:	687b      	ldr	r3, [r7, #4]
 8103686:	6a1a      	ldr	r2, [r3, #32]
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 8103688:	687b      	ldr	r3, [r7, #4]
 810368a:	681b      	ldr	r3, [r3, #0]
                         hcec->Init.SignalFreeTimeOption | ((uint32_t)(hcec->Init.OwnAddress) << 16U) | \
 810368c:	430a      	orrs	r2, r1
  hcec->Instance->CFGR = hcec->Init.SignalFreeTime | hcec->Init.Tolerance | hcec->Init.BRERxStop | \
 810368e:	605a      	str	r2, [r3, #4]
    * End of Transmission IT
    * Tx Missing Acknowledge IT
    * Tx-Error IT
    * Tx-Buffer Underrun IT
    * Tx arbitration lost   */
  __HAL_CEC_ENABLE_IT(hcec, CEC_IT_RXBR | CEC_IT_RXEND | CEC_IER_RX_ALL_ERR | CEC_IT_TXBR | CEC_IT_TXEND |
 8103690:	687b      	ldr	r3, [r7, #4]
 8103692:	681b      	ldr	r3, [r3, #0]
 8103694:	695b      	ldr	r3, [r3, #20]
 8103696:	687a      	ldr	r2, [r7, #4]
 8103698:	6812      	ldr	r2, [r2, #0]
 810369a:	ea6f 3353 	mvn.w	r3, r3, lsr #13
 810369e:	ea6f 3343 	mvn.w	r3, r3, lsl #13
 81036a2:	6153      	str	r3, [r2, #20]
                      CEC_IER_TX_ALL_ERR);

  /* Enable the CEC Peripheral */
  __HAL_CEC_ENABLE(hcec);
 81036a4:	687b      	ldr	r3, [r7, #4]
 81036a6:	681b      	ldr	r3, [r3, #0]
 81036a8:	681a      	ldr	r2, [r3, #0]
 81036aa:	687b      	ldr	r3, [r7, #4]
 81036ac:	681b      	ldr	r3, [r3, #0]
 81036ae:	f042 0201 	orr.w	r2, r2, #1
 81036b2:	601a      	str	r2, [r3, #0]

  hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 81036b4:	687b      	ldr	r3, [r7, #4]
 81036b6:	2200      	movs	r2, #0
 81036b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hcec->gState = HAL_CEC_STATE_READY;
 81036ba:	687b      	ldr	r3, [r7, #4]
 81036bc:	2220      	movs	r2, #32
 81036be:	639a      	str	r2, [r3, #56]	@ 0x38
  hcec->RxState = HAL_CEC_STATE_READY;
 81036c0:	687b      	ldr	r3, [r7, #4]
 81036c2:	2220      	movs	r2, #32
 81036c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 81036c6:	2300      	movs	r3, #0
}
 81036c8:	4618      	mov	r0, r3
 81036ca:	3708      	adds	r7, #8
 81036cc:	46bd      	mov	sp, r7
 81036ce:	bd80      	pop	{r7, pc}

081036d0 <HAL_CEC_IRQHandler>:
  * @brief This function handles CEC interrupt requests.
  * @param hcec CEC handle
  * @retval None
  */
void HAL_CEC_IRQHandler(CEC_HandleTypeDef *hcec)
{
 81036d0:	b580      	push	{r7, lr}
 81036d2:	b084      	sub	sp, #16
 81036d4:	af00      	add	r7, sp, #0
 81036d6:	6078      	str	r0, [r7, #4]

  /* save interrupts register for further error or interrupts handling purposes */
  uint32_t itflag;
  itflag = hcec->Instance->ISR;
 81036d8:	687b      	ldr	r3, [r7, #4]
 81036da:	681b      	ldr	r3, [r3, #0]
 81036dc:	691b      	ldr	r3, [r3, #16]
 81036de:	60fb      	str	r3, [r7, #12]


  /* ----------------------------Arbitration Lost Management----------------------------------*/
  /* CEC TX arbitration error interrupt occurred --------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_ARBLST))
 81036e0:	68fb      	ldr	r3, [r7, #12]
 81036e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 81036e6:	2b00      	cmp	r3, #0
 81036e8:	d00a      	beq.n	8103700 <HAL_CEC_IRQHandler+0x30>
  {
    hcec->ErrorCode = HAL_CEC_ERROR_ARBLST;
 81036ea:	687b      	ldr	r3, [r7, #4]
 81036ec:	2280      	movs	r2, #128	@ 0x80
 81036ee:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_ARBLST);
 81036f0:	687b      	ldr	r3, [r7, #4]
 81036f2:	681b      	ldr	r3, [r3, #0]
 81036f4:	691a      	ldr	r2, [r3, #16]
 81036f6:	687b      	ldr	r3, [r7, #4]
 81036f8:	681b      	ldr	r3, [r3, #0]
 81036fa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 81036fe:	611a      	str	r2, [r3, #16]
  }

  /* ----------------------------Rx Management----------------------------------*/
  /* CEC RX byte received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXBR))
 8103700:	68fb      	ldr	r3, [r7, #12]
 8103702:	f003 0301 	and.w	r3, r3, #1
 8103706:	2b00      	cmp	r3, #0
 8103708:	d01c      	beq.n	8103744 <HAL_CEC_IRQHandler+0x74>
  {
    /* reception is starting */
    hcec->RxState = HAL_CEC_STATE_BUSY_RX;
 810370a:	687b      	ldr	r3, [r7, #4]
 810370c:	2222      	movs	r2, #34	@ 0x22
 810370e:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcec->RxXferSize++;
 8103710:	687b      	ldr	r3, [r7, #4]
 8103712:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8103714:	3301      	adds	r3, #1
 8103716:	b29a      	uxth	r2, r3
 8103718:	687b      	ldr	r3, [r7, #4]
 810371a:	865a      	strh	r2, [r3, #50]	@ 0x32
    /* read received byte */
    *hcec->Init.RxBuffer = (uint8_t) hcec->Instance->RXDR;
 810371c:	687b      	ldr	r3, [r7, #4]
 810371e:	681b      	ldr	r3, [r3, #0]
 8103720:	68da      	ldr	r2, [r3, #12]
 8103722:	687b      	ldr	r3, [r7, #4]
 8103724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8103726:	b2d2      	uxtb	r2, r2
 8103728:	701a      	strb	r2, [r3, #0]
    hcec->Init.RxBuffer++;
 810372a:	687b      	ldr	r3, [r7, #4]
 810372c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810372e:	1c5a      	adds	r2, r3, #1
 8103730:	687b      	ldr	r3, [r7, #4]
 8103732:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXBR);
 8103734:	687b      	ldr	r3, [r7, #4]
 8103736:	681b      	ldr	r3, [r3, #0]
 8103738:	691a      	ldr	r2, [r3, #16]
 810373a:	687b      	ldr	r3, [r7, #4]
 810373c:	681b      	ldr	r3, [r3, #0]
 810373e:	f042 0201 	orr.w	r2, r2, #1
 8103742:	611a      	str	r2, [r3, #16]
  }

  /* CEC RX end received interrupt  ---------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_RXEND))
 8103744:	68fb      	ldr	r3, [r7, #12]
 8103746:	f003 0302 	and.w	r3, r3, #2
 810374a:	2b00      	cmp	r3, #0
 810374c:	d01e      	beq.n	810378c <HAL_CEC_IRQHandler+0xbc>
  {
    /* clear IT */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_RXEND);
 810374e:	687b      	ldr	r3, [r7, #4]
 8103750:	681b      	ldr	r3, [r3, #0]
 8103752:	691a      	ldr	r2, [r3, #16]
 8103754:	687b      	ldr	r3, [r7, #4]
 8103756:	681b      	ldr	r3, [r3, #0]
 8103758:	f042 0202 	orr.w	r2, r2, #2
 810375c:	611a      	str	r2, [r3, #16]

    /* Rx process is completed, restore hcec->RxState to Ready */
    hcec->RxState = HAL_CEC_STATE_READY;
 810375e:	687b      	ldr	r3, [r7, #4]
 8103760:	2220      	movs	r2, #32
 8103762:	63da      	str	r2, [r3, #60]	@ 0x3c
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8103764:	687b      	ldr	r3, [r7, #4]
 8103766:	2200      	movs	r2, #0
 8103768:	641a      	str	r2, [r3, #64]	@ 0x40
    hcec->Init.RxBuffer -= hcec->RxXferSize;
 810376a:	687b      	ldr	r3, [r7, #4]
 810376c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 810376e:	687b      	ldr	r3, [r7, #4]
 8103770:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8103772:	425b      	negs	r3, r3
 8103774:	441a      	add	r2, r3
 8103776:	687b      	ldr	r3, [r7, #4]
 8103778:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->RxCpltCallback(hcec, hcec->RxXferSize);
#else
    HAL_CEC_RxCpltCallback(hcec, hcec->RxXferSize);
 810377a:	687b      	ldr	r3, [r7, #4]
 810377c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 810377e:	4619      	mov	r1, r3
 8103780:	6878      	ldr	r0, [r7, #4]
 8103782:	f000 f88c 	bl	810389e <HAL_CEC_RxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
    hcec->RxXferSize = 0U;
 8103786:	687b      	ldr	r3, [r7, #4]
 8103788:	2200      	movs	r2, #0
 810378a:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* ----------------------------Tx Management----------------------------------*/
  /* CEC TX byte request interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXBR))
 810378c:	68fb      	ldr	r3, [r7, #12]
 810378e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103792:	2b00      	cmp	r3, #0
 8103794:	d024      	beq.n	81037e0 <HAL_CEC_IRQHandler+0x110>
  {
    --hcec->TxXferCount;
 8103796:	687b      	ldr	r3, [r7, #4]
 8103798:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 810379a:	3b01      	subs	r3, #1
 810379c:	b29a      	uxth	r2, r3
 810379e:	687b      	ldr	r3, [r7, #4]
 81037a0:	861a      	strh	r2, [r3, #48]	@ 0x30
    if (hcec->TxXferCount == 0U)
 81037a2:	687b      	ldr	r3, [r7, #4]
 81037a4:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 81037a6:	2b00      	cmp	r3, #0
 81037a8:	d107      	bne.n	81037ba <HAL_CEC_IRQHandler+0xea>
    {
      /* if this is the last byte transmission, set TX End of Message (TXEOM) bit */
      __HAL_CEC_LAST_BYTE_TX_SET(hcec);
 81037aa:	687b      	ldr	r3, [r7, #4]
 81037ac:	681b      	ldr	r3, [r3, #0]
 81037ae:	681a      	ldr	r2, [r3, #0]
 81037b0:	687b      	ldr	r3, [r7, #4]
 81037b2:	681b      	ldr	r3, [r3, #0]
 81037b4:	f042 0204 	orr.w	r2, r2, #4
 81037b8:	601a      	str	r2, [r3, #0]
    }
    /* In all cases transmit the byte */
    hcec->Instance->TXDR = (uint8_t) * hcec->pTxBuffPtr;
 81037ba:	687b      	ldr	r3, [r7, #4]
 81037bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81037be:	781a      	ldrb	r2, [r3, #0]
 81037c0:	687b      	ldr	r3, [r7, #4]
 81037c2:	681b      	ldr	r3, [r3, #0]
 81037c4:	609a      	str	r2, [r3, #8]
    hcec->pTxBuffPtr++;
 81037c6:	687b      	ldr	r3, [r7, #4]
 81037c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81037ca:	1c5a      	adds	r2, r3, #1
 81037cc:	687b      	ldr	r3, [r7, #4]
 81037ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* clear Tx-Byte request flag */
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXBR);
 81037d0:	687b      	ldr	r3, [r7, #4]
 81037d2:	681b      	ldr	r3, [r3, #0]
 81037d4:	691a      	ldr	r2, [r3, #16]
 81037d6:	687b      	ldr	r3, [r7, #4]
 81037d8:	681b      	ldr	r3, [r3, #0]
 81037da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81037de:	611a      	str	r2, [r3, #16]
  }

  /* CEC TX end interrupt ------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, CEC_FLAG_TXEND))
 81037e0:	68fb      	ldr	r3, [r7, #12]
 81037e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 81037e6:	2b00      	cmp	r3, #0
 81037e8:	d014      	beq.n	8103814 <HAL_CEC_IRQHandler+0x144>
  {
    __HAL_CEC_CLEAR_FLAG(hcec, CEC_FLAG_TXEND);
 81037ea:	687b      	ldr	r3, [r7, #4]
 81037ec:	681b      	ldr	r3, [r3, #0]
 81037ee:	691a      	ldr	r2, [r3, #16]
 81037f0:	687b      	ldr	r3, [r7, #4]
 81037f2:	681b      	ldr	r3, [r3, #0]
 81037f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 81037f8:	611a      	str	r2, [r3, #16]

    /* Tx process is ended, restore hcec->gState to Ready */
    hcec->gState = HAL_CEC_STATE_READY;
 81037fa:	687b      	ldr	r3, [r7, #4]
 81037fc:	2220      	movs	r2, #32
 81037fe:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Call the Process Unlocked before calling the Tx call back API to give the possibility to
    start again the Transmission under the Tx call back API */
    __HAL_UNLOCK(hcec);
 8103800:	687b      	ldr	r3, [r7, #4]
 8103802:	2200      	movs	r2, #0
 8103804:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hcec->ErrorCode = HAL_CEC_ERROR_NONE;
 8103808:	687b      	ldr	r3, [r7, #4]
 810380a:	2200      	movs	r2, #0
 810380c:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->TxCpltCallback(hcec);
#else
    HAL_CEC_TxCpltCallback(hcec);
 810380e:	6878      	ldr	r0, [r7, #4]
 8103810:	f000 f83b 	bl	810388a <HAL_CEC_TxCpltCallback>
#endif /* USE_HAL_CEC_REGISTER_CALLBACKS */
  }

  /* ----------------------------Rx/Tx Error Management----------------------------------*/
  if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE | CEC_ISR_TXUDR |
 8103814:	68fa      	ldr	r2, [r7, #12]
 8103816:	f641 437c 	movw	r3, #7292	@ 0x1c7c
 810381a:	4013      	ands	r3, r2
 810381c:	2b00      	cmp	r3, #0
 810381e:	d030      	beq.n	8103882 <HAL_CEC_IRQHandler+0x1b2>
                 CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U)
  {
    hcec->ErrorCode = itflag;
 8103820:	687b      	ldr	r3, [r7, #4]
 8103822:	68fa      	ldr	r2, [r7, #12]
 8103824:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_CEC_CLEAR_FLAG(hcec, HAL_CEC_ERROR_RXOVR | HAL_CEC_ERROR_BRE | CEC_FLAG_LBPE | CEC_FLAG_SBPE |
 8103826:	687b      	ldr	r3, [r7, #4]
 8103828:	681b      	ldr	r3, [r3, #0]
 810382a:	691b      	ldr	r3, [r3, #16]
 810382c:	687a      	ldr	r2, [r7, #4]
 810382e:	6812      	ldr	r2, [r2, #0]
 8103830:	f443 53e3 	orr.w	r3, r3, #7264	@ 0x1c60
 8103834:	f043 031c 	orr.w	r3, r3, #28
 8103838:	6113      	str	r3, [r2, #16]
                         HAL_CEC_ERROR_RXACKE | HAL_CEC_ERROR_TXUDR | HAL_CEC_ERROR_TXERR | HAL_CEC_ERROR_TXACKE);


    if ((itflag & (CEC_ISR_RXOVR | CEC_ISR_BRE | CEC_ISR_SBPE | CEC_ISR_LBPE | CEC_ISR_RXACKE)) != 0U)
 810383a:	68fb      	ldr	r3, [r7, #12]
 810383c:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8103840:	2b00      	cmp	r3, #0
 8103842:	d00e      	beq.n	8103862 <HAL_CEC_IRQHandler+0x192>
    {
      hcec->Init.RxBuffer -= hcec->RxXferSize;
 8103844:	687b      	ldr	r3, [r7, #4]
 8103846:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8103848:	687b      	ldr	r3, [r7, #4]
 810384a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 810384c:	425b      	negs	r3, r3
 810384e:	441a      	add	r2, r3
 8103850:	687b      	ldr	r3, [r7, #4]
 8103852:	629a      	str	r2, [r3, #40]	@ 0x28
      hcec->RxXferSize = 0U;
 8103854:	687b      	ldr	r3, [r7, #4]
 8103856:	2200      	movs	r2, #0
 8103858:	865a      	strh	r2, [r3, #50]	@ 0x32
      hcec->RxState = HAL_CEC_STATE_READY;
 810385a:	687b      	ldr	r3, [r7, #4]
 810385c:	2220      	movs	r2, #32
 810385e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8103860:	e00c      	b.n	810387c <HAL_CEC_IRQHandler+0x1ac>
    }
    else if (((itflag & CEC_ISR_ARBLST) == 0U) && ((itflag & (CEC_ISR_TXUDR | CEC_ISR_TXERR | CEC_ISR_TXACKE)) != 0U))
 8103862:	68fb      	ldr	r3, [r7, #12]
 8103864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8103868:	2b00      	cmp	r3, #0
 810386a:	d107      	bne.n	810387c <HAL_CEC_IRQHandler+0x1ac>
 810386c:	68fb      	ldr	r3, [r7, #12]
 810386e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8103872:	2b00      	cmp	r3, #0
 8103874:	d002      	beq.n	810387c <HAL_CEC_IRQHandler+0x1ac>
    {
      /* Set the CEC state ready to be able to start again the process */
      hcec->gState = HAL_CEC_STATE_READY;
 8103876:	687b      	ldr	r3, [r7, #4]
 8103878:	2220      	movs	r2, #32
 810387a:	639a      	str	r2, [r3, #56]	@ 0x38
    }
#if (USE_HAL_CEC_REGISTER_CALLBACKS == 1U)
    hcec->ErrorCallback(hcec);
#else
    /* Error  Call Back */
    HAL_CEC_ErrorCallback(hcec);
 810387c:	6878      	ldr	r0, [r7, #4]
 810387e:	f000 f819 	bl	81038b4 <HAL_CEC_ErrorCallback>
  }
  else
  {
    /* Nothing todo*/
  }
}
 8103882:	bf00      	nop
 8103884:	3710      	adds	r7, #16
 8103886:	46bd      	mov	sp, r7
 8103888:	bd80      	pop	{r7, pc}

0810388a <HAL_CEC_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_TxCpltCallback(CEC_HandleTypeDef *hcec)
{
 810388a:	b480      	push	{r7}
 810388c:	b083      	sub	sp, #12
 810388e:	af00      	add	r7, sp, #0
 8103890:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_TxCpltCallback can be implemented in the user file
   */
}
 8103892:	bf00      	nop
 8103894:	370c      	adds	r7, #12
 8103896:	46bd      	mov	sp, r7
 8103898:	f85d 7b04 	ldr.w	r7, [sp], #4
 810389c:	4770      	bx	lr

0810389e <HAL_CEC_RxCpltCallback>:
  * @param hcec CEC handle
  * @param RxFrameSize Size of frame
  * @retval None
  */
__weak void HAL_CEC_RxCpltCallback(CEC_HandleTypeDef *hcec, uint32_t RxFrameSize)
{
 810389e:	b480      	push	{r7}
 81038a0:	b083      	sub	sp, #12
 81038a2:	af00      	add	r7, sp, #0
 81038a4:	6078      	str	r0, [r7, #4]
 81038a6:	6039      	str	r1, [r7, #0]
  UNUSED(hcec);
  UNUSED(RxFrameSize);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_RxCpltCallback can be implemented in the user file
   */
}
 81038a8:	bf00      	nop
 81038aa:	370c      	adds	r7, #12
 81038ac:	46bd      	mov	sp, r7
 81038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038b2:	4770      	bx	lr

081038b4 <HAL_CEC_ErrorCallback>:
  * @brief CEC error callbacks
  * @param hcec CEC handle
  * @retval None
  */
__weak void HAL_CEC_ErrorCallback(CEC_HandleTypeDef *hcec)
{
 81038b4:	b480      	push	{r7}
 81038b6:	b083      	sub	sp, #12
 81038b8:	af00      	add	r7, sp, #0
 81038ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hcec);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_CEC_ErrorCallback can be implemented in the user file
   */
}
 81038bc:	bf00      	nop
 81038be:	370c      	adds	r7, #12
 81038c0:	46bd      	mov	sp, r7
 81038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038c6:	4770      	bx	lr

081038c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81038c8:	b480      	push	{r7}
 81038ca:	b085      	sub	sp, #20
 81038cc:	af00      	add	r7, sp, #0
 81038ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 81038d0:	687b      	ldr	r3, [r7, #4]
 81038d2:	f003 0307 	and.w	r3, r3, #7
 81038d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81038d8:	4b0c      	ldr	r3, [pc, #48]	@ (810390c <__NVIC_SetPriorityGrouping+0x44>)
 81038da:	68db      	ldr	r3, [r3, #12]
 81038dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81038de:	68ba      	ldr	r2, [r7, #8]
 81038e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 81038e4:	4013      	ands	r3, r2
 81038e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81038e8:	68fb      	ldr	r3, [r7, #12]
 81038ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81038ec:	68bb      	ldr	r3, [r7, #8]
 81038ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81038f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81038f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81038f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81038fa:	4a04      	ldr	r2, [pc, #16]	@ (810390c <__NVIC_SetPriorityGrouping+0x44>)
 81038fc:	68bb      	ldr	r3, [r7, #8]
 81038fe:	60d3      	str	r3, [r2, #12]
}
 8103900:	bf00      	nop
 8103902:	3714      	adds	r7, #20
 8103904:	46bd      	mov	sp, r7
 8103906:	f85d 7b04 	ldr.w	r7, [sp], #4
 810390a:	4770      	bx	lr
 810390c:	e000ed00 	.word	0xe000ed00

08103910 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8103910:	b480      	push	{r7}
 8103912:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8103914:	4b04      	ldr	r3, [pc, #16]	@ (8103928 <__NVIC_GetPriorityGrouping+0x18>)
 8103916:	68db      	ldr	r3, [r3, #12]
 8103918:	0a1b      	lsrs	r3, r3, #8
 810391a:	f003 0307 	and.w	r3, r3, #7
}
 810391e:	4618      	mov	r0, r3
 8103920:	46bd      	mov	sp, r7
 8103922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103926:	4770      	bx	lr
 8103928:	e000ed00 	.word	0xe000ed00

0810392c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 810392c:	b480      	push	{r7}
 810392e:	b083      	sub	sp, #12
 8103930:	af00      	add	r7, sp, #0
 8103932:	4603      	mov	r3, r0
 8103934:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103936:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810393a:	2b00      	cmp	r3, #0
 810393c:	db0b      	blt.n	8103956 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 810393e:	88fb      	ldrh	r3, [r7, #6]
 8103940:	f003 021f 	and.w	r2, r3, #31
 8103944:	4907      	ldr	r1, [pc, #28]	@ (8103964 <__NVIC_EnableIRQ+0x38>)
 8103946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810394a:	095b      	lsrs	r3, r3, #5
 810394c:	2001      	movs	r0, #1
 810394e:	fa00 f202 	lsl.w	r2, r0, r2
 8103952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8103956:	bf00      	nop
 8103958:	370c      	adds	r7, #12
 810395a:	46bd      	mov	sp, r7
 810395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103960:	4770      	bx	lr
 8103962:	bf00      	nop
 8103964:	e000e100 	.word	0xe000e100

08103968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8103968:	b480      	push	{r7}
 810396a:	b083      	sub	sp, #12
 810396c:	af00      	add	r7, sp, #0
 810396e:	4603      	mov	r3, r0
 8103970:	6039      	str	r1, [r7, #0]
 8103972:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8103974:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103978:	2b00      	cmp	r3, #0
 810397a:	db0a      	blt.n	8103992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810397c:	683b      	ldr	r3, [r7, #0]
 810397e:	b2da      	uxtb	r2, r3
 8103980:	490c      	ldr	r1, [pc, #48]	@ (81039b4 <__NVIC_SetPriority+0x4c>)
 8103982:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103986:	0112      	lsls	r2, r2, #4
 8103988:	b2d2      	uxtb	r2, r2
 810398a:	440b      	add	r3, r1
 810398c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8103990:	e00a      	b.n	81039a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8103992:	683b      	ldr	r3, [r7, #0]
 8103994:	b2da      	uxtb	r2, r3
 8103996:	4908      	ldr	r1, [pc, #32]	@ (81039b8 <__NVIC_SetPriority+0x50>)
 8103998:	88fb      	ldrh	r3, [r7, #6]
 810399a:	f003 030f 	and.w	r3, r3, #15
 810399e:	3b04      	subs	r3, #4
 81039a0:	0112      	lsls	r2, r2, #4
 81039a2:	b2d2      	uxtb	r2, r2
 81039a4:	440b      	add	r3, r1
 81039a6:	761a      	strb	r2, [r3, #24]
}
 81039a8:	bf00      	nop
 81039aa:	370c      	adds	r7, #12
 81039ac:	46bd      	mov	sp, r7
 81039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81039b2:	4770      	bx	lr
 81039b4:	e000e100 	.word	0xe000e100
 81039b8:	e000ed00 	.word	0xe000ed00

081039bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 81039bc:	b480      	push	{r7}
 81039be:	b089      	sub	sp, #36	@ 0x24
 81039c0:	af00      	add	r7, sp, #0
 81039c2:	60f8      	str	r0, [r7, #12]
 81039c4:	60b9      	str	r1, [r7, #8]
 81039c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 81039c8:	68fb      	ldr	r3, [r7, #12]
 81039ca:	f003 0307 	and.w	r3, r3, #7
 81039ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 81039d0:	69fb      	ldr	r3, [r7, #28]
 81039d2:	f1c3 0307 	rsb	r3, r3, #7
 81039d6:	2b04      	cmp	r3, #4
 81039d8:	bf28      	it	cs
 81039da:	2304      	movcs	r3, #4
 81039dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81039de:	69fb      	ldr	r3, [r7, #28]
 81039e0:	3304      	adds	r3, #4
 81039e2:	2b06      	cmp	r3, #6
 81039e4:	d902      	bls.n	81039ec <NVIC_EncodePriority+0x30>
 81039e6:	69fb      	ldr	r3, [r7, #28]
 81039e8:	3b03      	subs	r3, #3
 81039ea:	e000      	b.n	81039ee <NVIC_EncodePriority+0x32>
 81039ec:	2300      	movs	r3, #0
 81039ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81039f0:	f04f 32ff 	mov.w	r2, #4294967295
 81039f4:	69bb      	ldr	r3, [r7, #24]
 81039f6:	fa02 f303 	lsl.w	r3, r2, r3
 81039fa:	43da      	mvns	r2, r3
 81039fc:	68bb      	ldr	r3, [r7, #8]
 81039fe:	401a      	ands	r2, r3
 8103a00:	697b      	ldr	r3, [r7, #20]
 8103a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8103a04:	f04f 31ff 	mov.w	r1, #4294967295
 8103a08:	697b      	ldr	r3, [r7, #20]
 8103a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8103a0e:	43d9      	mvns	r1, r3
 8103a10:	687b      	ldr	r3, [r7, #4]
 8103a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8103a14:	4313      	orrs	r3, r2
         );
}
 8103a16:	4618      	mov	r0, r3
 8103a18:	3724      	adds	r7, #36	@ 0x24
 8103a1a:	46bd      	mov	sp, r7
 8103a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103a20:	4770      	bx	lr
	...

08103a24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8103a24:	b580      	push	{r7, lr}
 8103a26:	b082      	sub	sp, #8
 8103a28:	af00      	add	r7, sp, #0
 8103a2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8103a2c:	687b      	ldr	r3, [r7, #4]
 8103a2e:	3b01      	subs	r3, #1
 8103a30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8103a34:	d301      	bcc.n	8103a3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8103a36:	2301      	movs	r3, #1
 8103a38:	e00f      	b.n	8103a5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8103a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8103a64 <SysTick_Config+0x40>)
 8103a3c:	687b      	ldr	r3, [r7, #4]
 8103a3e:	3b01      	subs	r3, #1
 8103a40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8103a42:	210f      	movs	r1, #15
 8103a44:	f04f 30ff 	mov.w	r0, #4294967295
 8103a48:	f7ff ff8e 	bl	8103968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8103a4c:	4b05      	ldr	r3, [pc, #20]	@ (8103a64 <SysTick_Config+0x40>)
 8103a4e:	2200      	movs	r2, #0
 8103a50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8103a52:	4b04      	ldr	r3, [pc, #16]	@ (8103a64 <SysTick_Config+0x40>)
 8103a54:	2207      	movs	r2, #7
 8103a56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8103a58:	2300      	movs	r3, #0
}
 8103a5a:	4618      	mov	r0, r3
 8103a5c:	3708      	adds	r7, #8
 8103a5e:	46bd      	mov	sp, r7
 8103a60:	bd80      	pop	{r7, pc}
 8103a62:	bf00      	nop
 8103a64:	e000e010 	.word	0xe000e010

08103a68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8103a68:	b580      	push	{r7, lr}
 8103a6a:	b082      	sub	sp, #8
 8103a6c:	af00      	add	r7, sp, #0
 8103a6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8103a70:	6878      	ldr	r0, [r7, #4]
 8103a72:	f7ff ff29 	bl	81038c8 <__NVIC_SetPriorityGrouping>
}
 8103a76:	bf00      	nop
 8103a78:	3708      	adds	r7, #8
 8103a7a:	46bd      	mov	sp, r7
 8103a7c:	bd80      	pop	{r7, pc}

08103a7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8103a7e:	b580      	push	{r7, lr}
 8103a80:	b086      	sub	sp, #24
 8103a82:	af00      	add	r7, sp, #0
 8103a84:	4603      	mov	r3, r0
 8103a86:	60b9      	str	r1, [r7, #8]
 8103a88:	607a      	str	r2, [r7, #4]
 8103a8a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8103a8c:	f7ff ff40 	bl	8103910 <__NVIC_GetPriorityGrouping>
 8103a90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8103a92:	687a      	ldr	r2, [r7, #4]
 8103a94:	68b9      	ldr	r1, [r7, #8]
 8103a96:	6978      	ldr	r0, [r7, #20]
 8103a98:	f7ff ff90 	bl	81039bc <NVIC_EncodePriority>
 8103a9c:	4602      	mov	r2, r0
 8103a9e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8103aa2:	4611      	mov	r1, r2
 8103aa4:	4618      	mov	r0, r3
 8103aa6:	f7ff ff5f 	bl	8103968 <__NVIC_SetPriority>
}
 8103aaa:	bf00      	nop
 8103aac:	3718      	adds	r7, #24
 8103aae:	46bd      	mov	sp, r7
 8103ab0:	bd80      	pop	{r7, pc}

08103ab2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8103ab2:	b580      	push	{r7, lr}
 8103ab4:	b082      	sub	sp, #8
 8103ab6:	af00      	add	r7, sp, #0
 8103ab8:	4603      	mov	r3, r0
 8103aba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8103abc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8103ac0:	4618      	mov	r0, r3
 8103ac2:	f7ff ff33 	bl	810392c <__NVIC_EnableIRQ>
}
 8103ac6:	bf00      	nop
 8103ac8:	3708      	adds	r7, #8
 8103aca:	46bd      	mov	sp, r7
 8103acc:	bd80      	pop	{r7, pc}

08103ace <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8103ace:	b580      	push	{r7, lr}
 8103ad0:	b082      	sub	sp, #8
 8103ad2:	af00      	add	r7, sp, #0
 8103ad4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8103ad6:	6878      	ldr	r0, [r7, #4]
 8103ad8:	f7ff ffa4 	bl	8103a24 <SysTick_Config>
 8103adc:	4603      	mov	r3, r0
}
 8103ade:	4618      	mov	r0, r3
 8103ae0:	3708      	adds	r7, #8
 8103ae2:	46bd      	mov	sp, r7
 8103ae4:	bd80      	pop	{r7, pc}
	...

08103ae8 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8103ae8:	b480      	push	{r7}
 8103aea:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8103aec:	4b06      	ldr	r3, [pc, #24]	@ (8103b08 <HAL_GetCurrentCPUID+0x20>)
 8103aee:	681b      	ldr	r3, [r3, #0]
 8103af0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8103af4:	2b70      	cmp	r3, #112	@ 0x70
 8103af6:	d101      	bne.n	8103afc <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 8103af8:	2303      	movs	r3, #3
 8103afa:	e000      	b.n	8103afe <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8103afc:	2301      	movs	r3, #1
  }
}
 8103afe:	4618      	mov	r0, r3
 8103b00:	46bd      	mov	sp, r7
 8103b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b06:	4770      	bx	lr
 8103b08:	e000ed00 	.word	0xe000ed00

08103b0c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8103b0c:	b580      	push	{r7, lr}
 8103b0e:	b084      	sub	sp, #16
 8103b10:	af00      	add	r7, sp, #0
 8103b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	2b00      	cmp	r3, #0
 8103b18:	d101      	bne.n	8103b1e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8103b1a:	2301      	movs	r3, #1
 8103b1c:	e0e7      	b.n	8103cee <HAL_ETH_Init+0x1e2>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8103b1e:	687b      	ldr	r3, [r7, #4]
 8103b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8103b24:	2b00      	cmp	r3, #0
 8103b26:	d106      	bne.n	8103b36 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8103b28:	687b      	ldr	r3, [r7, #4]
 8103b2a:	2220      	movs	r2, #32
 8103b2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8103b30:	6878      	ldr	r0, [r7, #4]
 8103b32:	f7fd fc49 	bl	81013c8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8103b36:	4b70      	ldr	r3, [pc, #448]	@ (8103cf8 <HAL_ETH_Init+0x1ec>)
 8103b38:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8103b3c:	4a6e      	ldr	r2, [pc, #440]	@ (8103cf8 <HAL_ETH_Init+0x1ec>)
 8103b3e:	f043 0302 	orr.w	r3, r3, #2
 8103b42:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8103b46:	4b6c      	ldr	r3, [pc, #432]	@ (8103cf8 <HAL_ETH_Init+0x1ec>)
 8103b48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8103b4c:	f003 0302 	and.w	r3, r3, #2
 8103b50:	60bb      	str	r3, [r7, #8]
 8103b52:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8103b54:	687b      	ldr	r3, [r7, #4]
 8103b56:	7a1b      	ldrb	r3, [r3, #8]
 8103b58:	2b00      	cmp	r3, #0
 8103b5a:	d103      	bne.n	8103b64 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8103b5c:	2000      	movs	r0, #0
 8103b5e:	f7fe fcc7 	bl	81024f0 <HAL_SYSCFG_ETHInterfaceSelect>
 8103b62:	e003      	b.n	8103b6c <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8103b64:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8103b68:	f7fe fcc2 	bl	81024f0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8103b6c:	4b63      	ldr	r3, [pc, #396]	@ (8103cfc <HAL_ETH_Init+0x1f0>)
 8103b6e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8103b70:	687b      	ldr	r3, [r7, #4]
 8103b72:	681b      	ldr	r3, [r3, #0]
 8103b74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8103b78:	681b      	ldr	r3, [r3, #0]
 8103b7a:	687a      	ldr	r2, [r7, #4]
 8103b7c:	6812      	ldr	r2, [r2, #0]
 8103b7e:	f043 0301 	orr.w	r3, r3, #1
 8103b82:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8103b86:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8103b88:	f7fe fc76 	bl	8102478 <HAL_GetTick>
 8103b8c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8103b8e:	e011      	b.n	8103bb4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8103b90:	f7fe fc72 	bl	8102478 <HAL_GetTick>
 8103b94:	4602      	mov	r2, r0
 8103b96:	68fb      	ldr	r3, [r7, #12]
 8103b98:	1ad3      	subs	r3, r2, r3
 8103b9a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8103b9e:	d909      	bls.n	8103bb4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8103ba0:	687b      	ldr	r3, [r7, #4]
 8103ba2:	2204      	movs	r2, #4
 8103ba4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8103ba8:	687b      	ldr	r3, [r7, #4]
 8103baa:	22e0      	movs	r2, #224	@ 0xe0
 8103bac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8103bb0:	2301      	movs	r3, #1
 8103bb2:	e09c      	b.n	8103cee <HAL_ETH_Init+0x1e2>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8103bb4:	687b      	ldr	r3, [r7, #4]
 8103bb6:	681b      	ldr	r3, [r3, #0]
 8103bb8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8103bbc:	681b      	ldr	r3, [r3, #0]
 8103bbe:	f003 0301 	and.w	r3, r3, #1
 8103bc2:	2b00      	cmp	r3, #0
 8103bc4:	d1e4      	bne.n	8103b90 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8103bc6:	6878      	ldr	r0, [r7, #4]
 8103bc8:	f000 f89e 	bl	8103d08 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8103bcc:	f001 f850 	bl	8104c70 <HAL_RCC_GetHCLKFreq>
 8103bd0:	4603      	mov	r3, r0
 8103bd2:	4a4b      	ldr	r2, [pc, #300]	@ (8103d00 <HAL_ETH_Init+0x1f4>)
 8103bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8103bd8:	0c9a      	lsrs	r2, r3, #18
 8103bda:	687b      	ldr	r3, [r7, #4]
 8103bdc:	681b      	ldr	r3, [r3, #0]
 8103bde:	3a01      	subs	r2, #1
 8103be0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8103be4:	6878      	ldr	r0, [r7, #4]
 8103be6:	f000 fa81 	bl	81040ec <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	681b      	ldr	r3, [r3, #0]
 8103bee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8103bf2:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8103bf6:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8103bfa:	687a      	ldr	r2, [r7, #4]
 8103bfc:	6812      	ldr	r2, [r2, #0]
 8103bfe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8103c02:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8103c06:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8103c0a:	687b      	ldr	r3, [r7, #4]
 8103c0c:	695b      	ldr	r3, [r3, #20]
 8103c0e:	f003 0303 	and.w	r3, r3, #3
 8103c12:	2b00      	cmp	r3, #0
 8103c14:	d009      	beq.n	8103c2a <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8103c16:	687b      	ldr	r3, [r7, #4]
 8103c18:	2201      	movs	r2, #1
 8103c1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8103c1e:	687b      	ldr	r3, [r7, #4]
 8103c20:	22e0      	movs	r2, #224	@ 0xe0
 8103c22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8103c26:	2301      	movs	r3, #1
 8103c28:	e061      	b.n	8103cee <HAL_ETH_Init+0x1e2>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8103c2a:	687b      	ldr	r3, [r7, #4]
 8103c2c:	681b      	ldr	r3, [r3, #0]
 8103c2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8103c32:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8103c36:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8103c3a:	f023 037e 	bic.w	r3, r3, #126	@ 0x7e
 8103c3e:	687a      	ldr	r2, [r7, #4]
 8103c40:	6952      	ldr	r2, [r2, #20]
 8103c42:	0051      	lsls	r1, r2, #1
 8103c44:	687a      	ldr	r2, [r7, #4]
 8103c46:	6812      	ldr	r2, [r2, #0]
 8103c48:	430b      	orrs	r3, r1
 8103c4a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8103c4e:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8103c52:	6878      	ldr	r0, [r7, #4]
 8103c54:	f000 fae7 	bl	8104226 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8103c58:	6878      	ldr	r0, [r7, #4]
 8103c5a:	f000 fb2d 	bl	81042b8 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8103c5e:	687b      	ldr	r3, [r7, #4]
 8103c60:	685b      	ldr	r3, [r3, #4]
 8103c62:	3305      	adds	r3, #5
 8103c64:	781b      	ldrb	r3, [r3, #0]
 8103c66:	021a      	lsls	r2, r3, #8
 8103c68:	687b      	ldr	r3, [r7, #4]
 8103c6a:	685b      	ldr	r3, [r3, #4]
 8103c6c:	3304      	adds	r3, #4
 8103c6e:	781b      	ldrb	r3, [r3, #0]
 8103c70:	4619      	mov	r1, r3
 8103c72:	687b      	ldr	r3, [r7, #4]
 8103c74:	681b      	ldr	r3, [r3, #0]
 8103c76:	430a      	orrs	r2, r1
 8103c78:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8103c7c:	687b      	ldr	r3, [r7, #4]
 8103c7e:	685b      	ldr	r3, [r3, #4]
 8103c80:	3303      	adds	r3, #3
 8103c82:	781b      	ldrb	r3, [r3, #0]
 8103c84:	061a      	lsls	r2, r3, #24
 8103c86:	687b      	ldr	r3, [r7, #4]
 8103c88:	685b      	ldr	r3, [r3, #4]
 8103c8a:	3302      	adds	r3, #2
 8103c8c:	781b      	ldrb	r3, [r3, #0]
 8103c8e:	041b      	lsls	r3, r3, #16
 8103c90:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8103c92:	687b      	ldr	r3, [r7, #4]
 8103c94:	685b      	ldr	r3, [r3, #4]
 8103c96:	3301      	adds	r3, #1
 8103c98:	781b      	ldrb	r3, [r3, #0]
 8103c9a:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8103c9c:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8103c9e:	687b      	ldr	r3, [r7, #4]
 8103ca0:	685b      	ldr	r3, [r3, #4]
 8103ca2:	781b      	ldrb	r3, [r3, #0]
 8103ca4:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8103ca6:	687b      	ldr	r3, [r7, #4]
 8103ca8:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8103caa:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8103cac:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8103cb0:	687b      	ldr	r3, [r7, #4]
 8103cb2:	681b      	ldr	r3, [r3, #0]
 8103cb4:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8103cb8:	687b      	ldr	r3, [r7, #4]
 8103cba:	681a      	ldr	r2, [r3, #0]
 8103cbc:	4b11      	ldr	r3, [pc, #68]	@ (8103d04 <HAL_ETH_Init+0x1f8>)
 8103cbe:	430b      	orrs	r3, r1
 8103cc0:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8103cc4:	687b      	ldr	r3, [r7, #4]
 8103cc6:	681b      	ldr	r3, [r3, #0]
 8103cc8:	f8d3 3710 	ldr.w	r3, [r3, #1808]	@ 0x710
 8103ccc:	687a      	ldr	r2, [r7, #4]
 8103cce:	6812      	ldr	r2, [r2, #0]
 8103cd0:	f043 6342 	orr.w	r3, r3, #203423744	@ 0xc200000
 8103cd4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8103cd8:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8103cdc:	687b      	ldr	r3, [r7, #4]
 8103cde:	2200      	movs	r2, #0
 8103ce0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8103ce4:	687b      	ldr	r3, [r7, #4]
 8103ce6:	2210      	movs	r2, #16
 8103ce8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8103cec:	2300      	movs	r3, #0
}
 8103cee:	4618      	mov	r0, r3
 8103cf0:	3710      	adds	r7, #16
 8103cf2:	46bd      	mov	sp, r7
 8103cf4:	bd80      	pop	{r7, pc}
 8103cf6:	bf00      	nop
 8103cf8:	58024400 	.word	0x58024400
 8103cfc:	58000400 	.word	0x58000400
 8103d00:	431bde83 	.word	0x431bde83
 8103d04:	0c020060 	.word	0x0c020060

08103d08 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8103d08:	b580      	push	{r7, lr}
 8103d0a:	b084      	sub	sp, #16
 8103d0c:	af00      	add	r7, sp, #0
 8103d0e:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8103d10:	687b      	ldr	r3, [r7, #4]
 8103d12:	681b      	ldr	r3, [r3, #0]
 8103d14:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8103d18:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8103d1a:	68fb      	ldr	r3, [r7, #12]
 8103d1c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8103d20:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8103d22:	f000 ffa5 	bl	8104c70 <HAL_RCC_GetHCLKFreq>
 8103d26:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8103d28:	68bb      	ldr	r3, [r7, #8]
 8103d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8103d94 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8103d2c:	4293      	cmp	r3, r2
 8103d2e:	d804      	bhi.n	8103d3a <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8103d30:	68fb      	ldr	r3, [r7, #12]
 8103d32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8103d36:	60fb      	str	r3, [r7, #12]
 8103d38:	e022      	b.n	8103d80 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8103d3a:	68bb      	ldr	r3, [r7, #8]
 8103d3c:	4a16      	ldr	r2, [pc, #88]	@ (8103d98 <HAL_ETH_SetMDIOClockRange+0x90>)
 8103d3e:	4293      	cmp	r3, r2
 8103d40:	d204      	bcs.n	8103d4c <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8103d42:	68fb      	ldr	r3, [r7, #12]
 8103d44:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8103d48:	60fb      	str	r3, [r7, #12]
 8103d4a:	e019      	b.n	8103d80 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8103d4c:	68bb      	ldr	r3, [r7, #8]
 8103d4e:	4a13      	ldr	r2, [pc, #76]	@ (8103d9c <HAL_ETH_SetMDIOClockRange+0x94>)
 8103d50:	4293      	cmp	r3, r2
 8103d52:	d915      	bls.n	8103d80 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8103d54:	68bb      	ldr	r3, [r7, #8]
 8103d56:	4a12      	ldr	r2, [pc, #72]	@ (8103da0 <HAL_ETH_SetMDIOClockRange+0x98>)
 8103d58:	4293      	cmp	r3, r2
 8103d5a:	d804      	bhi.n	8103d66 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8103d5c:	68fb      	ldr	r3, [r7, #12]
 8103d5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8103d62:	60fb      	str	r3, [r7, #12]
 8103d64:	e00c      	b.n	8103d80 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8103d66:	68bb      	ldr	r3, [r7, #8]
 8103d68:	4a0e      	ldr	r2, [pc, #56]	@ (8103da4 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8103d6a:	4293      	cmp	r3, r2
 8103d6c:	d804      	bhi.n	8103d78 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8103d6e:	68fb      	ldr	r3, [r7, #12]
 8103d70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8103d74:	60fb      	str	r3, [r7, #12]
 8103d76:	e003      	b.n	8103d80 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8103d78:	68fb      	ldr	r3, [r7, #12]
 8103d7a:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8103d7e:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8103d80:	687b      	ldr	r3, [r7, #4]
 8103d82:	681b      	ldr	r3, [r3, #0]
 8103d84:	68fa      	ldr	r2, [r7, #12]
 8103d86:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8103d8a:	bf00      	nop
 8103d8c:	3710      	adds	r7, #16
 8103d8e:	46bd      	mov	sp, r7
 8103d90:	bd80      	pop	{r7, pc}
 8103d92:	bf00      	nop
 8103d94:	02160ebf 	.word	0x02160ebf
 8103d98:	03938700 	.word	0x03938700
 8103d9c:	05f5e0ff 	.word	0x05f5e0ff
 8103da0:	08f0d17f 	.word	0x08f0d17f
 8103da4:	0ee6b27f 	.word	0x0ee6b27f

08103da8 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8103da8:	b480      	push	{r7}
 8103daa:	b085      	sub	sp, #20
 8103dac:	af00      	add	r7, sp, #0
 8103dae:	6078      	str	r0, [r7, #4]
 8103db0:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8103db2:	683b      	ldr	r3, [r7, #0]
 8103db4:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8103db6:	683b      	ldr	r3, [r7, #0]
 8103db8:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8103dba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8103dbc:	683b      	ldr	r3, [r7, #0]
 8103dbe:	791b      	ldrb	r3, [r3, #4]
 8103dc0:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8103dc2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8103dc4:	683b      	ldr	r3, [r7, #0]
 8103dc6:	7b1b      	ldrb	r3, [r3, #12]
 8103dc8:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8103dca:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8103dcc:	683b      	ldr	r3, [r7, #0]
 8103dce:	7b5b      	ldrb	r3, [r3, #13]
 8103dd0:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8103dd2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8103dd4:	683b      	ldr	r3, [r7, #0]
 8103dd6:	7b9b      	ldrb	r3, [r3, #14]
 8103dd8:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8103dda:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8103ddc:	683b      	ldr	r3, [r7, #0]
 8103dde:	7bdb      	ldrb	r3, [r3, #15]
 8103de0:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8103de2:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8103de4:	683a      	ldr	r2, [r7, #0]
 8103de6:	7c12      	ldrb	r2, [r2, #16]
 8103de8:	2a00      	cmp	r2, #0
 8103dea:	d102      	bne.n	8103df2 <ETH_SetMACConfig+0x4a>
 8103dec:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8103df0:	e000      	b.n	8103df4 <ETH_SetMACConfig+0x4c>
 8103df2:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8103df4:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8103df6:	683a      	ldr	r2, [r7, #0]
 8103df8:	7c52      	ldrb	r2, [r2, #17]
 8103dfa:	2a00      	cmp	r2, #0
 8103dfc:	d102      	bne.n	8103e04 <ETH_SetMACConfig+0x5c>
 8103dfe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8103e02:	e000      	b.n	8103e06 <ETH_SetMACConfig+0x5e>
 8103e04:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8103e06:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8103e08:	683b      	ldr	r3, [r7, #0]
 8103e0a:	7c9b      	ldrb	r3, [r3, #18]
 8103e0c:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8103e0e:	431a      	orrs	r2, r3
               macconf->Speed |
 8103e10:	683b      	ldr	r3, [r7, #0]
 8103e12:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8103e14:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8103e16:	683b      	ldr	r3, [r7, #0]
 8103e18:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8103e1a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8103e1c:	683b      	ldr	r3, [r7, #0]
 8103e1e:	7f1b      	ldrb	r3, [r3, #28]
 8103e20:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8103e22:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8103e24:	683b      	ldr	r3, [r7, #0]
 8103e26:	7f5b      	ldrb	r3, [r3, #29]
 8103e28:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8103e2a:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8103e2c:	683a      	ldr	r2, [r7, #0]
 8103e2e:	7f92      	ldrb	r2, [r2, #30]
 8103e30:	2a00      	cmp	r2, #0
 8103e32:	d102      	bne.n	8103e3a <ETH_SetMACConfig+0x92>
 8103e34:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8103e38:	e000      	b.n	8103e3c <ETH_SetMACConfig+0x94>
 8103e3a:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8103e3c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8103e3e:	683b      	ldr	r3, [r7, #0]
 8103e40:	7fdb      	ldrb	r3, [r3, #31]
 8103e42:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8103e44:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8103e46:	683a      	ldr	r2, [r7, #0]
 8103e48:	f892 2020 	ldrb.w	r2, [r2, #32]
 8103e4c:	2a00      	cmp	r2, #0
 8103e4e:	d102      	bne.n	8103e56 <ETH_SetMACConfig+0xae>
 8103e50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8103e54:	e000      	b.n	8103e58 <ETH_SetMACConfig+0xb0>
 8103e56:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8103e58:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8103e5a:	683b      	ldr	r3, [r7, #0]
 8103e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8103e5e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8103e60:	683b      	ldr	r3, [r7, #0]
 8103e62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8103e66:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8103e68:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8103e6a:	683b      	ldr	r3, [r7, #0]
 8103e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8103e6e:	4313      	orrs	r3, r2
 8103e70:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8103e72:	687b      	ldr	r3, [r7, #4]
 8103e74:	681b      	ldr	r3, [r3, #0]
 8103e76:	681a      	ldr	r2, [r3, #0]
 8103e78:	4b57      	ldr	r3, [pc, #348]	@ (8103fd8 <ETH_SetMACConfig+0x230>)
 8103e7a:	4013      	ands	r3, r2
 8103e7c:	687a      	ldr	r2, [r7, #4]
 8103e7e:	6812      	ldr	r2, [r2, #0]
 8103e80:	68f9      	ldr	r1, [r7, #12]
 8103e82:	430b      	orrs	r3, r1
 8103e84:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8103e86:	683b      	ldr	r3, [r7, #0]
 8103e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103e8a:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8103e8c:	683b      	ldr	r3, [r7, #0]
 8103e8e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8103e92:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8103e94:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8103e96:	683b      	ldr	r3, [r7, #0]
 8103e98:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8103e9c:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8103e9e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8103ea0:	683b      	ldr	r3, [r7, #0]
 8103ea2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8103ea6:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8103ea8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8103eaa:	683a      	ldr	r2, [r7, #0]
 8103eac:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8103eb0:	2a00      	cmp	r2, #0
 8103eb2:	d102      	bne.n	8103eba <ETH_SetMACConfig+0x112>
 8103eb4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8103eb8:	e000      	b.n	8103ebc <ETH_SetMACConfig+0x114>
 8103eba:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8103ebc:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8103ebe:	683b      	ldr	r3, [r7, #0]
 8103ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8103ec2:	4313      	orrs	r3, r2
 8103ec4:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8103ec6:	687b      	ldr	r3, [r7, #4]
 8103ec8:	681b      	ldr	r3, [r3, #0]
 8103eca:	685a      	ldr	r2, [r3, #4]
 8103ecc:	4b43      	ldr	r3, [pc, #268]	@ (8103fdc <ETH_SetMACConfig+0x234>)
 8103ece:	4013      	ands	r3, r2
 8103ed0:	687a      	ldr	r2, [r7, #4]
 8103ed2:	6812      	ldr	r2, [r2, #0]
 8103ed4:	68f9      	ldr	r1, [r7, #12]
 8103ed6:	430b      	orrs	r3, r1
 8103ed8:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8103eda:	683b      	ldr	r3, [r7, #0]
 8103edc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8103ee0:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8103ee2:	683b      	ldr	r3, [r7, #0]
 8103ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8103ee6:	4313      	orrs	r3, r2
 8103ee8:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8103eea:	687b      	ldr	r3, [r7, #4]
 8103eec:	681b      	ldr	r3, [r3, #0]
 8103eee:	68db      	ldr	r3, [r3, #12]
 8103ef0:	f423 7387 	bic.w	r3, r3, #270	@ 0x10e
 8103ef4:	f023 0301 	bic.w	r3, r3, #1
 8103ef8:	687a      	ldr	r2, [r7, #4]
 8103efa:	6812      	ldr	r2, [r2, #0]
 8103efc:	68f9      	ldr	r1, [r7, #12]
 8103efe:	430b      	orrs	r3, r1
 8103f00:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8103f02:	683b      	ldr	r3, [r7, #0]
 8103f04:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8103f08:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8103f0a:	683b      	ldr	r3, [r7, #0]
 8103f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8103f0e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8103f10:	683a      	ldr	r2, [r7, #0]
 8103f12:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8103f16:	2a00      	cmp	r2, #0
 8103f18:	d101      	bne.n	8103f1e <ETH_SetMACConfig+0x176>
 8103f1a:	2280      	movs	r2, #128	@ 0x80
 8103f1c:	e000      	b.n	8103f20 <ETH_SetMACConfig+0x178>
 8103f1e:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8103f20:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8103f22:	683b      	ldr	r3, [r7, #0]
 8103f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103f26:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8103f28:	4313      	orrs	r3, r2
 8103f2a:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8103f2c:	687b      	ldr	r3, [r7, #4]
 8103f2e:	681b      	ldr	r3, [r3, #0]
 8103f30:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8103f32:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8103f36:	4013      	ands	r3, r2
 8103f38:	687a      	ldr	r2, [r7, #4]
 8103f3a:	6812      	ldr	r2, [r2, #0]
 8103f3c:	68f9      	ldr	r1, [r7, #12]
 8103f3e:	430b      	orrs	r3, r1
 8103f40:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8103f42:	683b      	ldr	r3, [r7, #0]
 8103f44:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8103f48:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8103f4a:	683b      	ldr	r3, [r7, #0]
 8103f4c:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8103f50:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8103f52:	4313      	orrs	r3, r2
 8103f54:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8103f56:	687b      	ldr	r3, [r7, #4]
 8103f58:	681b      	ldr	r3, [r3, #0]
 8103f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8103f5e:	f023 0103 	bic.w	r1, r3, #3
 8103f62:	687b      	ldr	r3, [r7, #4]
 8103f64:	681b      	ldr	r3, [r3, #0]
 8103f66:	68fa      	ldr	r2, [r7, #12]
 8103f68:	430a      	orrs	r2, r1
 8103f6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8103f6e:	687b      	ldr	r3, [r7, #4]
 8103f70:	681b      	ldr	r3, [r3, #0]
 8103f72:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8103f76:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8103f7a:	683b      	ldr	r3, [r7, #0]
 8103f7c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8103f7e:	687b      	ldr	r3, [r7, #4]
 8103f80:	681b      	ldr	r3, [r3, #0]
 8103f82:	430a      	orrs	r2, r1
 8103f84:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8103f88:	683b      	ldr	r3, [r7, #0]
 8103f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8103f8c:	683a      	ldr	r2, [r7, #0]
 8103f8e:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8103f92:	2a00      	cmp	r2, #0
 8103f94:	d101      	bne.n	8103f9a <ETH_SetMACConfig+0x1f2>
 8103f96:	2240      	movs	r2, #64	@ 0x40
 8103f98:	e000      	b.n	8103f9c <ETH_SetMACConfig+0x1f4>
 8103f9a:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8103f9c:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8103f9e:	683b      	ldr	r3, [r7, #0]
 8103fa0:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8103fa4:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8103fa6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8103fa8:	683b      	ldr	r3, [r7, #0]
 8103faa:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8103fae:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8103fb0:	4313      	orrs	r3, r2
 8103fb2:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8103fb4:	687b      	ldr	r3, [r7, #4]
 8103fb6:	681b      	ldr	r3, [r3, #0]
 8103fb8:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8103fbc:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8103fc0:	687b      	ldr	r3, [r7, #4]
 8103fc2:	681b      	ldr	r3, [r3, #0]
 8103fc4:	68fa      	ldr	r2, [r7, #12]
 8103fc6:	430a      	orrs	r2, r1
 8103fc8:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8103fcc:	bf00      	nop
 8103fce:	3714      	adds	r7, #20
 8103fd0:	46bd      	mov	sp, r7
 8103fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fd6:	4770      	bx	lr
 8103fd8:	00048083 	.word	0x00048083
 8103fdc:	c0f88000 	.word	0xc0f88000

08103fe0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8103fe0:	b480      	push	{r7}
 8103fe2:	b085      	sub	sp, #20
 8103fe4:	af00      	add	r7, sp, #0
 8103fe6:	6078      	str	r0, [r7, #4]
 8103fe8:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8103fea:	687b      	ldr	r3, [r7, #4]
 8103fec:	681b      	ldr	r3, [r3, #0]
 8103fee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8103ff2:	681b      	ldr	r3, [r3, #0]
 8103ff4:	f423 43f0 	bic.w	r3, r3, #30720	@ 0x7800
 8103ff8:	f023 0302 	bic.w	r3, r3, #2
 8103ffc:	683a      	ldr	r2, [r7, #0]
 8103ffe:	6811      	ldr	r1, [r2, #0]
 8104000:	687a      	ldr	r2, [r7, #4]
 8104002:	6812      	ldr	r2, [r2, #0]
 8104004:	430b      	orrs	r3, r1
 8104006:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 810400a:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 810400c:	683b      	ldr	r3, [r7, #0]
 810400e:	791b      	ldrb	r3, [r3, #4]
 8104010:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8104012:	683b      	ldr	r3, [r7, #0]
 8104014:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8104016:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8104018:	683b      	ldr	r3, [r7, #0]
 810401a:	7b1b      	ldrb	r3, [r3, #12]
 810401c:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 810401e:	4313      	orrs	r3, r2
 8104020:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8104022:	687b      	ldr	r3, [r7, #4]
 8104024:	681b      	ldr	r3, [r3, #0]
 8104026:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 810402a:	685b      	ldr	r3, [r3, #4]
 810402c:	f423 4350 	bic.w	r3, r3, #53248	@ 0xd000
 8104030:	f023 0301 	bic.w	r3, r3, #1
 8104034:	687a      	ldr	r2, [r7, #4]
 8104036:	6812      	ldr	r2, [r2, #0]
 8104038:	68f9      	ldr	r1, [r7, #12]
 810403a:	430b      	orrs	r3, r1
 810403c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8104040:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8104042:	683b      	ldr	r3, [r7, #0]
 8104044:	7b5b      	ldrb	r3, [r3, #13]
 8104046:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8104048:	683b      	ldr	r3, [r7, #0]
 810404a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 810404c:	4313      	orrs	r3, r2
 810404e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8104050:	687b      	ldr	r3, [r7, #4]
 8104052:	681b      	ldr	r3, [r3, #0]
 8104054:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8104058:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 810405c:	4b21      	ldr	r3, [pc, #132]	@ (81040e4 <ETH_SetDMAConfig+0x104>)
 810405e:	4013      	ands	r3, r2
 8104060:	687a      	ldr	r2, [r7, #4]
 8104062:	6812      	ldr	r2, [r2, #0]
 8104064:	68f9      	ldr	r1, [r7, #12]
 8104066:	430b      	orrs	r3, r1
 8104068:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 810406c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8104070:	683b      	ldr	r3, [r7, #0]
 8104072:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8104074:	683b      	ldr	r3, [r7, #0]
 8104076:	7d1b      	ldrb	r3, [r3, #20]
 8104078:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 810407a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 810407c:	683b      	ldr	r3, [r7, #0]
 810407e:	7f5b      	ldrb	r3, [r3, #29]
 8104080:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8104082:	4313      	orrs	r3, r2
 8104084:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8104086:	687b      	ldr	r3, [r7, #4]
 8104088:	681b      	ldr	r3, [r3, #0]
 810408a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 810408e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8104092:	4b15      	ldr	r3, [pc, #84]	@ (81040e8 <ETH_SetDMAConfig+0x108>)
 8104094:	4013      	ands	r3, r2
 8104096:	687a      	ldr	r2, [r7, #4]
 8104098:	6812      	ldr	r2, [r2, #0]
 810409a:	68f9      	ldr	r1, [r7, #12]
 810409c:	430b      	orrs	r3, r1
 810409e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 81040a2:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 81040a6:	683b      	ldr	r3, [r7, #0]
 81040a8:	7f1b      	ldrb	r3, [r3, #28]
 81040aa:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 81040ac:	683b      	ldr	r3, [r7, #0]
 81040ae:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 81040b0:	4313      	orrs	r3, r2
 81040b2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 81040b4:	687b      	ldr	r3, [r7, #4]
 81040b6:	681b      	ldr	r3, [r3, #0]
 81040b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 81040bc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 81040c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81040c4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 81040c8:	687a      	ldr	r2, [r7, #4]
 81040ca:	6812      	ldr	r2, [r2, #0]
 81040cc:	68f9      	ldr	r1, [r7, #12]
 81040ce:	430b      	orrs	r3, r1
 81040d0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 81040d4:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 81040d8:	bf00      	nop
 81040da:	3714      	adds	r7, #20
 81040dc:	46bd      	mov	sp, r7
 81040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81040e2:	4770      	bx	lr
 81040e4:	fffec000 	.word	0xfffec000
 81040e8:	ffc0efef 	.word	0xffc0efef

081040ec <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 81040ec:	b580      	push	{r7, lr}
 81040ee:	b0a4      	sub	sp, #144	@ 0x90
 81040f0:	af00      	add	r7, sp, #0
 81040f2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 81040f4:	2301      	movs	r3, #1
 81040f6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 81040fa:	2300      	movs	r3, #0
 81040fc:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 81040fe:	2300      	movs	r3, #0
 8104100:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8104104:	2300      	movs	r3, #0
 8104106:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 810410a:	2301      	movs	r3, #1
 810410c:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8104110:	2301      	movs	r3, #1
 8104112:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8104116:	2301      	movs	r3, #1
 8104118:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 810411c:	2300      	movs	r3, #0
 810411e:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8104122:	2301      	movs	r3, #1
 8104124:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8104128:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 810412c:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 810412e:	2300      	movs	r3, #0
 8104130:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8104134:	2300      	movs	r3, #0
 8104136:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8104138:	2300      	movs	r3, #0
 810413a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 810413e:	2300      	movs	r3, #0
 8104140:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8104144:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8104148:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 810414a:	2300      	movs	r3, #0
 810414c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8104150:	2300      	movs	r3, #0
 8104152:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8104154:	2301      	movs	r3, #1
 8104156:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 810415a:	2300      	movs	r3, #0
 810415c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8104160:	2300      	movs	r3, #0
 8104162:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8104166:	2300      	movs	r3, #0
 8104168:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 810416a:	2300      	movs	r3, #0
 810416c:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 810416e:	2300      	movs	r3, #0
 8104170:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8104172:	2300      	movs	r3, #0
 8104174:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8104178:	2300      	movs	r3, #0
 810417a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 810417e:	2301      	movs	r3, #1
 8104180:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8104184:	2320      	movs	r3, #32
 8104186:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 810418a:	2301      	movs	r3, #1
 810418c:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8104190:	2300      	movs	r3, #0
 8104192:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8104196:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 810419a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 810419c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 81041a0:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 81041a2:	2300      	movs	r3, #0
 81041a4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 81041a8:	2302      	movs	r3, #2
 81041aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 81041ae:	2300      	movs	r3, #0
 81041b0:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 81041b4:	2300      	movs	r3, #0
 81041b6:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 81041ba:	2300      	movs	r3, #0
 81041bc:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 81041c0:	2301      	movs	r3, #1
 81041c2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 81041c6:	2300      	movs	r3, #0
 81041c8:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 81041ca:	2301      	movs	r3, #1
 81041cc:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 81041d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 81041d4:	4619      	mov	r1, r3
 81041d6:	6878      	ldr	r0, [r7, #4]
 81041d8:	f7ff fde6 	bl	8103da8 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 81041dc:	2301      	movs	r3, #1
 81041de:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 81041e0:	2301      	movs	r3, #1
 81041e2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 81041e4:	2300      	movs	r3, #0
 81041e6:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 81041e8:	2300      	movs	r3, #0
 81041ea:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 81041ee:	2300      	movs	r3, #0
 81041f0:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 81041f2:	2300      	movs	r3, #0
 81041f4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 81041f6:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 81041fa:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 81041fc:	2300      	movs	r3, #0
 81041fe:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8104200:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8104204:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8104206:	2300      	movs	r3, #0
 8104208:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 810420c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8104210:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8104212:	f107 0308 	add.w	r3, r7, #8
 8104216:	4619      	mov	r1, r3
 8104218:	6878      	ldr	r0, [r7, #4]
 810421a:	f7ff fee1 	bl	8103fe0 <ETH_SetDMAConfig>
}
 810421e:	bf00      	nop
 8104220:	3790      	adds	r7, #144	@ 0x90
 8104222:	46bd      	mov	sp, r7
 8104224:	bd80      	pop	{r7, pc}

08104226 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8104226:	b480      	push	{r7}
 8104228:	b085      	sub	sp, #20
 810422a:	af00      	add	r7, sp, #0
 810422c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 810422e:	2300      	movs	r3, #0
 8104230:	60fb      	str	r3, [r7, #12]
 8104232:	e01d      	b.n	8104270 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8104234:	687b      	ldr	r3, [r7, #4]
 8104236:	68d9      	ldr	r1, [r3, #12]
 8104238:	68fa      	ldr	r2, [r7, #12]
 810423a:	4613      	mov	r3, r2
 810423c:	005b      	lsls	r3, r3, #1
 810423e:	4413      	add	r3, r2
 8104240:	00db      	lsls	r3, r3, #3
 8104242:	440b      	add	r3, r1
 8104244:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8104246:	68bb      	ldr	r3, [r7, #8]
 8104248:	2200      	movs	r2, #0
 810424a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 810424c:	68bb      	ldr	r3, [r7, #8]
 810424e:	2200      	movs	r2, #0
 8104250:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8104252:	68bb      	ldr	r3, [r7, #8]
 8104254:	2200      	movs	r2, #0
 8104256:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8104258:	68bb      	ldr	r3, [r7, #8]
 810425a:	2200      	movs	r2, #0
 810425c:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 810425e:	68b9      	ldr	r1, [r7, #8]
 8104260:	687b      	ldr	r3, [r7, #4]
 8104262:	68fa      	ldr	r2, [r7, #12]
 8104264:	3206      	adds	r2, #6
 8104266:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 810426a:	68fb      	ldr	r3, [r7, #12]
 810426c:	3301      	adds	r3, #1
 810426e:	60fb      	str	r3, [r7, #12]
 8104270:	68fb      	ldr	r3, [r7, #12]
 8104272:	2b03      	cmp	r3, #3
 8104274:	d9de      	bls.n	8104234 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8104276:	687b      	ldr	r3, [r7, #4]
 8104278:	2200      	movs	r2, #0
 810427a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 810427c:	687b      	ldr	r3, [r7, #4]
 810427e:	681b      	ldr	r3, [r3, #0]
 8104280:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8104284:	461a      	mov	r2, r3
 8104286:	2303      	movs	r3, #3
 8104288:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 810428c:	687b      	ldr	r3, [r7, #4]
 810428e:	68da      	ldr	r2, [r3, #12]
 8104290:	687b      	ldr	r3, [r7, #4]
 8104292:	681b      	ldr	r3, [r3, #0]
 8104294:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8104298:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 810429c:	687b      	ldr	r3, [r7, #4]
 810429e:	68da      	ldr	r2, [r3, #12]
 81042a0:	687b      	ldr	r3, [r7, #4]
 81042a2:	681b      	ldr	r3, [r3, #0]
 81042a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 81042a8:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 81042ac:	bf00      	nop
 81042ae:	3714      	adds	r7, #20
 81042b0:	46bd      	mov	sp, r7
 81042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81042b6:	4770      	bx	lr

081042b8 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 81042b8:	b480      	push	{r7}
 81042ba:	b085      	sub	sp, #20
 81042bc:	af00      	add	r7, sp, #0
 81042be:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 81042c0:	2300      	movs	r3, #0
 81042c2:	60fb      	str	r3, [r7, #12]
 81042c4:	e023      	b.n	810430e <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 81042c6:	687b      	ldr	r3, [r7, #4]
 81042c8:	6919      	ldr	r1, [r3, #16]
 81042ca:	68fa      	ldr	r2, [r7, #12]
 81042cc:	4613      	mov	r3, r2
 81042ce:	005b      	lsls	r3, r3, #1
 81042d0:	4413      	add	r3, r2
 81042d2:	00db      	lsls	r3, r3, #3
 81042d4:	440b      	add	r3, r1
 81042d6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 81042d8:	68bb      	ldr	r3, [r7, #8]
 81042da:	2200      	movs	r2, #0
 81042dc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 81042de:	68bb      	ldr	r3, [r7, #8]
 81042e0:	2200      	movs	r2, #0
 81042e2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 81042e4:	68bb      	ldr	r3, [r7, #8]
 81042e6:	2200      	movs	r2, #0
 81042e8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 81042ea:	68bb      	ldr	r3, [r7, #8]
 81042ec:	2200      	movs	r2, #0
 81042ee:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 81042f0:	68bb      	ldr	r3, [r7, #8]
 81042f2:	2200      	movs	r2, #0
 81042f4:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 81042f6:	68bb      	ldr	r3, [r7, #8]
 81042f8:	2200      	movs	r2, #0
 81042fa:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 81042fc:	68b9      	ldr	r1, [r7, #8]
 81042fe:	687b      	ldr	r3, [r7, #4]
 8104300:	68fa      	ldr	r2, [r7, #12]
 8104302:	3212      	adds	r2, #18
 8104304:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8104308:	68fb      	ldr	r3, [r7, #12]
 810430a:	3301      	adds	r3, #1
 810430c:	60fb      	str	r3, [r7, #12]
 810430e:	68fb      	ldr	r3, [r7, #12]
 8104310:	2b03      	cmp	r3, #3
 8104312:	d9d8      	bls.n	81042c6 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8104314:	687b      	ldr	r3, [r7, #4]
 8104316:	2200      	movs	r2, #0
 8104318:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 810431a:	687b      	ldr	r3, [r7, #4]
 810431c:	2200      	movs	r2, #0
 810431e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8104320:	687b      	ldr	r3, [r7, #4]
 8104322:	2200      	movs	r2, #0
 8104324:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8104326:	687b      	ldr	r3, [r7, #4]
 8104328:	2200      	movs	r2, #0
 810432a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 810432c:	687b      	ldr	r3, [r7, #4]
 810432e:	2200      	movs	r2, #0
 8104330:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8104332:	687b      	ldr	r3, [r7, #4]
 8104334:	681b      	ldr	r3, [r3, #0]
 8104336:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 810433a:	461a      	mov	r2, r3
 810433c:	2303      	movs	r3, #3
 810433e:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8104342:	687b      	ldr	r3, [r7, #4]
 8104344:	691a      	ldr	r2, [r3, #16]
 8104346:	687b      	ldr	r3, [r7, #4]
 8104348:	681b      	ldr	r3, [r3, #0]
 810434a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 810434e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 8104352:	687b      	ldr	r3, [r7, #4]
 8104354:	691b      	ldr	r3, [r3, #16]
 8104356:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 810435a:	687b      	ldr	r3, [r7, #4]
 810435c:	681b      	ldr	r3, [r3, #0]
 810435e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8104362:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8104366:	bf00      	nop
 8104368:	3714      	adds	r7, #20
 810436a:	46bd      	mov	sp, r7
 810436c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104370:	4770      	bx	lr
	...

08104374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8104374:	b480      	push	{r7}
 8104376:	b089      	sub	sp, #36	@ 0x24
 8104378:	af00      	add	r7, sp, #0
 810437a:	6078      	str	r0, [r7, #4]
 810437c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 810437e:	2300      	movs	r3, #0
 8104380:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8104382:	4b89      	ldr	r3, [pc, #548]	@ (81045a8 <HAL_GPIO_Init+0x234>)
 8104384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104386:	e194      	b.n	81046b2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8104388:	683b      	ldr	r3, [r7, #0]
 810438a:	681a      	ldr	r2, [r3, #0]
 810438c:	2101      	movs	r1, #1
 810438e:	69fb      	ldr	r3, [r7, #28]
 8104390:	fa01 f303 	lsl.w	r3, r1, r3
 8104394:	4013      	ands	r3, r2
 8104396:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8104398:	693b      	ldr	r3, [r7, #16]
 810439a:	2b00      	cmp	r3, #0
 810439c:	f000 8186 	beq.w	81046ac <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81043a0:	683b      	ldr	r3, [r7, #0]
 81043a2:	685b      	ldr	r3, [r3, #4]
 81043a4:	f003 0303 	and.w	r3, r3, #3
 81043a8:	2b01      	cmp	r3, #1
 81043aa:	d005      	beq.n	81043b8 <HAL_GPIO_Init+0x44>
 81043ac:	683b      	ldr	r3, [r7, #0]
 81043ae:	685b      	ldr	r3, [r3, #4]
 81043b0:	f003 0303 	and.w	r3, r3, #3
 81043b4:	2b02      	cmp	r3, #2
 81043b6:	d130      	bne.n	810441a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81043b8:	687b      	ldr	r3, [r7, #4]
 81043ba:	689b      	ldr	r3, [r3, #8]
 81043bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81043be:	69fb      	ldr	r3, [r7, #28]
 81043c0:	005b      	lsls	r3, r3, #1
 81043c2:	2203      	movs	r2, #3
 81043c4:	fa02 f303 	lsl.w	r3, r2, r3
 81043c8:	43db      	mvns	r3, r3
 81043ca:	69ba      	ldr	r2, [r7, #24]
 81043cc:	4013      	ands	r3, r2
 81043ce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81043d0:	683b      	ldr	r3, [r7, #0]
 81043d2:	68da      	ldr	r2, [r3, #12]
 81043d4:	69fb      	ldr	r3, [r7, #28]
 81043d6:	005b      	lsls	r3, r3, #1
 81043d8:	fa02 f303 	lsl.w	r3, r2, r3
 81043dc:	69ba      	ldr	r2, [r7, #24]
 81043de:	4313      	orrs	r3, r2
 81043e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81043e2:	687b      	ldr	r3, [r7, #4]
 81043e4:	69ba      	ldr	r2, [r7, #24]
 81043e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81043e8:	687b      	ldr	r3, [r7, #4]
 81043ea:	685b      	ldr	r3, [r3, #4]
 81043ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81043ee:	2201      	movs	r2, #1
 81043f0:	69fb      	ldr	r3, [r7, #28]
 81043f2:	fa02 f303 	lsl.w	r3, r2, r3
 81043f6:	43db      	mvns	r3, r3
 81043f8:	69ba      	ldr	r2, [r7, #24]
 81043fa:	4013      	ands	r3, r2
 81043fc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 81043fe:	683b      	ldr	r3, [r7, #0]
 8104400:	685b      	ldr	r3, [r3, #4]
 8104402:	091b      	lsrs	r3, r3, #4
 8104404:	f003 0201 	and.w	r2, r3, #1
 8104408:	69fb      	ldr	r3, [r7, #28]
 810440a:	fa02 f303 	lsl.w	r3, r2, r3
 810440e:	69ba      	ldr	r2, [r7, #24]
 8104410:	4313      	orrs	r3, r2
 8104412:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8104414:	687b      	ldr	r3, [r7, #4]
 8104416:	69ba      	ldr	r2, [r7, #24]
 8104418:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 810441a:	683b      	ldr	r3, [r7, #0]
 810441c:	685b      	ldr	r3, [r3, #4]
 810441e:	f003 0303 	and.w	r3, r3, #3
 8104422:	2b03      	cmp	r3, #3
 8104424:	d017      	beq.n	8104456 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8104426:	687b      	ldr	r3, [r7, #4]
 8104428:	68db      	ldr	r3, [r3, #12]
 810442a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 810442c:	69fb      	ldr	r3, [r7, #28]
 810442e:	005b      	lsls	r3, r3, #1
 8104430:	2203      	movs	r2, #3
 8104432:	fa02 f303 	lsl.w	r3, r2, r3
 8104436:	43db      	mvns	r3, r3
 8104438:	69ba      	ldr	r2, [r7, #24]
 810443a:	4013      	ands	r3, r2
 810443c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 810443e:	683b      	ldr	r3, [r7, #0]
 8104440:	689a      	ldr	r2, [r3, #8]
 8104442:	69fb      	ldr	r3, [r7, #28]
 8104444:	005b      	lsls	r3, r3, #1
 8104446:	fa02 f303 	lsl.w	r3, r2, r3
 810444a:	69ba      	ldr	r2, [r7, #24]
 810444c:	4313      	orrs	r3, r2
 810444e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8104450:	687b      	ldr	r3, [r7, #4]
 8104452:	69ba      	ldr	r2, [r7, #24]
 8104454:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8104456:	683b      	ldr	r3, [r7, #0]
 8104458:	685b      	ldr	r3, [r3, #4]
 810445a:	f003 0303 	and.w	r3, r3, #3
 810445e:	2b02      	cmp	r3, #2
 8104460:	d123      	bne.n	81044aa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8104462:	69fb      	ldr	r3, [r7, #28]
 8104464:	08da      	lsrs	r2, r3, #3
 8104466:	687b      	ldr	r3, [r7, #4]
 8104468:	3208      	adds	r2, #8
 810446a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 810446e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8104470:	69fb      	ldr	r3, [r7, #28]
 8104472:	f003 0307 	and.w	r3, r3, #7
 8104476:	009b      	lsls	r3, r3, #2
 8104478:	220f      	movs	r2, #15
 810447a:	fa02 f303 	lsl.w	r3, r2, r3
 810447e:	43db      	mvns	r3, r3
 8104480:	69ba      	ldr	r2, [r7, #24]
 8104482:	4013      	ands	r3, r2
 8104484:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8104486:	683b      	ldr	r3, [r7, #0]
 8104488:	691a      	ldr	r2, [r3, #16]
 810448a:	69fb      	ldr	r3, [r7, #28]
 810448c:	f003 0307 	and.w	r3, r3, #7
 8104490:	009b      	lsls	r3, r3, #2
 8104492:	fa02 f303 	lsl.w	r3, r2, r3
 8104496:	69ba      	ldr	r2, [r7, #24]
 8104498:	4313      	orrs	r3, r2
 810449a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 810449c:	69fb      	ldr	r3, [r7, #28]
 810449e:	08da      	lsrs	r2, r3, #3
 81044a0:	687b      	ldr	r3, [r7, #4]
 81044a2:	3208      	adds	r2, #8
 81044a4:	69b9      	ldr	r1, [r7, #24]
 81044a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 81044aa:	687b      	ldr	r3, [r7, #4]
 81044ac:	681b      	ldr	r3, [r3, #0]
 81044ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 81044b0:	69fb      	ldr	r3, [r7, #28]
 81044b2:	005b      	lsls	r3, r3, #1
 81044b4:	2203      	movs	r2, #3
 81044b6:	fa02 f303 	lsl.w	r3, r2, r3
 81044ba:	43db      	mvns	r3, r3
 81044bc:	69ba      	ldr	r2, [r7, #24]
 81044be:	4013      	ands	r3, r2
 81044c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 81044c2:	683b      	ldr	r3, [r7, #0]
 81044c4:	685b      	ldr	r3, [r3, #4]
 81044c6:	f003 0203 	and.w	r2, r3, #3
 81044ca:	69fb      	ldr	r3, [r7, #28]
 81044cc:	005b      	lsls	r3, r3, #1
 81044ce:	fa02 f303 	lsl.w	r3, r2, r3
 81044d2:	69ba      	ldr	r2, [r7, #24]
 81044d4:	4313      	orrs	r3, r2
 81044d6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 81044d8:	687b      	ldr	r3, [r7, #4]
 81044da:	69ba      	ldr	r2, [r7, #24]
 81044dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 81044de:	683b      	ldr	r3, [r7, #0]
 81044e0:	685b      	ldr	r3, [r3, #4]
 81044e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 81044e6:	2b00      	cmp	r3, #0
 81044e8:	f000 80e0 	beq.w	81046ac <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 81044ec:	4b2f      	ldr	r3, [pc, #188]	@ (81045ac <HAL_GPIO_Init+0x238>)
 81044ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 81044f2:	4a2e      	ldr	r2, [pc, #184]	@ (81045ac <HAL_GPIO_Init+0x238>)
 81044f4:	f043 0302 	orr.w	r3, r3, #2
 81044f8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 81044fc:	4b2b      	ldr	r3, [pc, #172]	@ (81045ac <HAL_GPIO_Init+0x238>)
 81044fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8104502:	f003 0302 	and.w	r3, r3, #2
 8104506:	60fb      	str	r3, [r7, #12]
 8104508:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 810450a:	4a29      	ldr	r2, [pc, #164]	@ (81045b0 <HAL_GPIO_Init+0x23c>)
 810450c:	69fb      	ldr	r3, [r7, #28]
 810450e:	089b      	lsrs	r3, r3, #2
 8104510:	3302      	adds	r3, #2
 8104512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104516:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104518:	69fb      	ldr	r3, [r7, #28]
 810451a:	f003 0303 	and.w	r3, r3, #3
 810451e:	009b      	lsls	r3, r3, #2
 8104520:	220f      	movs	r2, #15
 8104522:	fa02 f303 	lsl.w	r3, r2, r3
 8104526:	43db      	mvns	r3, r3
 8104528:	69ba      	ldr	r2, [r7, #24]
 810452a:	4013      	ands	r3, r2
 810452c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 810452e:	687b      	ldr	r3, [r7, #4]
 8104530:	4a20      	ldr	r2, [pc, #128]	@ (81045b4 <HAL_GPIO_Init+0x240>)
 8104532:	4293      	cmp	r3, r2
 8104534:	d052      	beq.n	81045dc <HAL_GPIO_Init+0x268>
 8104536:	687b      	ldr	r3, [r7, #4]
 8104538:	4a1f      	ldr	r2, [pc, #124]	@ (81045b8 <HAL_GPIO_Init+0x244>)
 810453a:	4293      	cmp	r3, r2
 810453c:	d031      	beq.n	81045a2 <HAL_GPIO_Init+0x22e>
 810453e:	687b      	ldr	r3, [r7, #4]
 8104540:	4a1e      	ldr	r2, [pc, #120]	@ (81045bc <HAL_GPIO_Init+0x248>)
 8104542:	4293      	cmp	r3, r2
 8104544:	d02b      	beq.n	810459e <HAL_GPIO_Init+0x22a>
 8104546:	687b      	ldr	r3, [r7, #4]
 8104548:	4a1d      	ldr	r2, [pc, #116]	@ (81045c0 <HAL_GPIO_Init+0x24c>)
 810454a:	4293      	cmp	r3, r2
 810454c:	d025      	beq.n	810459a <HAL_GPIO_Init+0x226>
 810454e:	687b      	ldr	r3, [r7, #4]
 8104550:	4a1c      	ldr	r2, [pc, #112]	@ (81045c4 <HAL_GPIO_Init+0x250>)
 8104552:	4293      	cmp	r3, r2
 8104554:	d01f      	beq.n	8104596 <HAL_GPIO_Init+0x222>
 8104556:	687b      	ldr	r3, [r7, #4]
 8104558:	4a1b      	ldr	r2, [pc, #108]	@ (81045c8 <HAL_GPIO_Init+0x254>)
 810455a:	4293      	cmp	r3, r2
 810455c:	d019      	beq.n	8104592 <HAL_GPIO_Init+0x21e>
 810455e:	687b      	ldr	r3, [r7, #4]
 8104560:	4a1a      	ldr	r2, [pc, #104]	@ (81045cc <HAL_GPIO_Init+0x258>)
 8104562:	4293      	cmp	r3, r2
 8104564:	d013      	beq.n	810458e <HAL_GPIO_Init+0x21a>
 8104566:	687b      	ldr	r3, [r7, #4]
 8104568:	4a19      	ldr	r2, [pc, #100]	@ (81045d0 <HAL_GPIO_Init+0x25c>)
 810456a:	4293      	cmp	r3, r2
 810456c:	d00d      	beq.n	810458a <HAL_GPIO_Init+0x216>
 810456e:	687b      	ldr	r3, [r7, #4]
 8104570:	4a18      	ldr	r2, [pc, #96]	@ (81045d4 <HAL_GPIO_Init+0x260>)
 8104572:	4293      	cmp	r3, r2
 8104574:	d007      	beq.n	8104586 <HAL_GPIO_Init+0x212>
 8104576:	687b      	ldr	r3, [r7, #4]
 8104578:	4a17      	ldr	r2, [pc, #92]	@ (81045d8 <HAL_GPIO_Init+0x264>)
 810457a:	4293      	cmp	r3, r2
 810457c:	d101      	bne.n	8104582 <HAL_GPIO_Init+0x20e>
 810457e:	2309      	movs	r3, #9
 8104580:	e02d      	b.n	81045de <HAL_GPIO_Init+0x26a>
 8104582:	230a      	movs	r3, #10
 8104584:	e02b      	b.n	81045de <HAL_GPIO_Init+0x26a>
 8104586:	2308      	movs	r3, #8
 8104588:	e029      	b.n	81045de <HAL_GPIO_Init+0x26a>
 810458a:	2307      	movs	r3, #7
 810458c:	e027      	b.n	81045de <HAL_GPIO_Init+0x26a>
 810458e:	2306      	movs	r3, #6
 8104590:	e025      	b.n	81045de <HAL_GPIO_Init+0x26a>
 8104592:	2305      	movs	r3, #5
 8104594:	e023      	b.n	81045de <HAL_GPIO_Init+0x26a>
 8104596:	2304      	movs	r3, #4
 8104598:	e021      	b.n	81045de <HAL_GPIO_Init+0x26a>
 810459a:	2303      	movs	r3, #3
 810459c:	e01f      	b.n	81045de <HAL_GPIO_Init+0x26a>
 810459e:	2302      	movs	r3, #2
 81045a0:	e01d      	b.n	81045de <HAL_GPIO_Init+0x26a>
 81045a2:	2301      	movs	r3, #1
 81045a4:	e01b      	b.n	81045de <HAL_GPIO_Init+0x26a>
 81045a6:	bf00      	nop
 81045a8:	580000c0 	.word	0x580000c0
 81045ac:	58024400 	.word	0x58024400
 81045b0:	58000400 	.word	0x58000400
 81045b4:	58020000 	.word	0x58020000
 81045b8:	58020400 	.word	0x58020400
 81045bc:	58020800 	.word	0x58020800
 81045c0:	58020c00 	.word	0x58020c00
 81045c4:	58021000 	.word	0x58021000
 81045c8:	58021400 	.word	0x58021400
 81045cc:	58021800 	.word	0x58021800
 81045d0:	58021c00 	.word	0x58021c00
 81045d4:	58022000 	.word	0x58022000
 81045d8:	58022400 	.word	0x58022400
 81045dc:	2300      	movs	r3, #0
 81045de:	69fa      	ldr	r2, [r7, #28]
 81045e0:	f002 0203 	and.w	r2, r2, #3
 81045e4:	0092      	lsls	r2, r2, #2
 81045e6:	4093      	lsls	r3, r2
 81045e8:	69ba      	ldr	r2, [r7, #24]
 81045ea:	4313      	orrs	r3, r2
 81045ec:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 81045ee:	4938      	ldr	r1, [pc, #224]	@ (81046d0 <HAL_GPIO_Init+0x35c>)
 81045f0:	69fb      	ldr	r3, [r7, #28]
 81045f2:	089b      	lsrs	r3, r3, #2
 81045f4:	3302      	adds	r3, #2
 81045f6:	69ba      	ldr	r2, [r7, #24]
 81045f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 81045fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8104600:	681b      	ldr	r3, [r3, #0]
 8104602:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104604:	693b      	ldr	r3, [r7, #16]
 8104606:	43db      	mvns	r3, r3
 8104608:	69ba      	ldr	r2, [r7, #24]
 810460a:	4013      	ands	r3, r2
 810460c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810460e:	683b      	ldr	r3, [r7, #0]
 8104610:	685b      	ldr	r3, [r3, #4]
 8104612:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8104616:	2b00      	cmp	r3, #0
 8104618:	d003      	beq.n	8104622 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810461a:	69ba      	ldr	r2, [r7, #24]
 810461c:	693b      	ldr	r3, [r7, #16]
 810461e:	4313      	orrs	r3, r2
 8104620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8104622:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8104626:	69bb      	ldr	r3, [r7, #24]
 8104628:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810462a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 810462e:	685b      	ldr	r3, [r3, #4]
 8104630:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104632:	693b      	ldr	r3, [r7, #16]
 8104634:	43db      	mvns	r3, r3
 8104636:	69ba      	ldr	r2, [r7, #24]
 8104638:	4013      	ands	r3, r2
 810463a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 810463c:	683b      	ldr	r3, [r7, #0]
 810463e:	685b      	ldr	r3, [r3, #4]
 8104640:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8104644:	2b00      	cmp	r3, #0
 8104646:	d003      	beq.n	8104650 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8104648:	69ba      	ldr	r2, [r7, #24]
 810464a:	693b      	ldr	r3, [r7, #16]
 810464c:	4313      	orrs	r3, r2
 810464e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8104650:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8104654:	69bb      	ldr	r3, [r7, #24]
 8104656:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8104658:	697b      	ldr	r3, [r7, #20]
 810465a:	685b      	ldr	r3, [r3, #4]
 810465c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810465e:	693b      	ldr	r3, [r7, #16]
 8104660:	43db      	mvns	r3, r3
 8104662:	69ba      	ldr	r2, [r7, #24]
 8104664:	4013      	ands	r3, r2
 8104666:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8104668:	683b      	ldr	r3, [r7, #0]
 810466a:	685b      	ldr	r3, [r3, #4]
 810466c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104670:	2b00      	cmp	r3, #0
 8104672:	d003      	beq.n	810467c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8104674:	69ba      	ldr	r2, [r7, #24]
 8104676:	693b      	ldr	r3, [r7, #16]
 8104678:	4313      	orrs	r3, r2
 810467a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 810467c:	697b      	ldr	r3, [r7, #20]
 810467e:	69ba      	ldr	r2, [r7, #24]
 8104680:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104682:	697b      	ldr	r3, [r7, #20]
 8104684:	681b      	ldr	r3, [r3, #0]
 8104686:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104688:	693b      	ldr	r3, [r7, #16]
 810468a:	43db      	mvns	r3, r3
 810468c:	69ba      	ldr	r2, [r7, #24]
 810468e:	4013      	ands	r3, r2
 8104690:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8104692:	683b      	ldr	r3, [r7, #0]
 8104694:	685b      	ldr	r3, [r3, #4]
 8104696:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810469a:	2b00      	cmp	r3, #0
 810469c:	d003      	beq.n	81046a6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 810469e:	69ba      	ldr	r2, [r7, #24]
 81046a0:	693b      	ldr	r3, [r7, #16]
 81046a2:	4313      	orrs	r3, r2
 81046a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81046a6:	697b      	ldr	r3, [r7, #20]
 81046a8:	69ba      	ldr	r2, [r7, #24]
 81046aa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81046ac:	69fb      	ldr	r3, [r7, #28]
 81046ae:	3301      	adds	r3, #1
 81046b0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81046b2:	683b      	ldr	r3, [r7, #0]
 81046b4:	681a      	ldr	r2, [r3, #0]
 81046b6:	69fb      	ldr	r3, [r7, #28]
 81046b8:	fa22 f303 	lsr.w	r3, r2, r3
 81046bc:	2b00      	cmp	r3, #0
 81046be:	f47f ae63 	bne.w	8104388 <HAL_GPIO_Init+0x14>
  }
}
 81046c2:	bf00      	nop
 81046c4:	bf00      	nop
 81046c6:	3724      	adds	r7, #36	@ 0x24
 81046c8:	46bd      	mov	sp, r7
 81046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046ce:	4770      	bx	lr
 81046d0:	58000400 	.word	0x58000400

081046d4 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 81046d4:	b480      	push	{r7}
 81046d6:	b083      	sub	sp, #12
 81046d8:	af00      	add	r7, sp, #0
 81046da:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 81046dc:	4b05      	ldr	r3, [pc, #20]	@ (81046f4 <HAL_HSEM_ActivateNotification+0x20>)
 81046de:	681a      	ldr	r2, [r3, #0]
 81046e0:	4904      	ldr	r1, [pc, #16]	@ (81046f4 <HAL_HSEM_ActivateNotification+0x20>)
 81046e2:	687b      	ldr	r3, [r7, #4]
 81046e4:	4313      	orrs	r3, r2
 81046e6:	600b      	str	r3, [r1, #0]
#endif
}
 81046e8:	bf00      	nop
 81046ea:	370c      	adds	r7, #12
 81046ec:	46bd      	mov	sp, r7
 81046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81046f2:	4770      	bx	lr
 81046f4:	58026510 	.word	0x58026510

081046f8 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 81046f8:	b580      	push	{r7, lr}
 81046fa:	b084      	sub	sp, #16
 81046fc:	af00      	add	r7, sp, #0
 81046fe:	60f8      	str	r0, [r7, #12]
 8104700:	460b      	mov	r3, r1
 8104702:	607a      	str	r2, [r7, #4]
 8104704:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104706:	4b37      	ldr	r3, [pc, #220]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104708:	681b      	ldr	r3, [r3, #0]
 810470a:	f023 0201 	bic.w	r2, r3, #1
 810470e:	4935      	ldr	r1, [pc, #212]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104710:	68fb      	ldr	r3, [r7, #12]
 8104712:	4313      	orrs	r3, r2
 8104714:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8104716:	687b      	ldr	r3, [r7, #4]
 8104718:	2b00      	cmp	r3, #0
 810471a:	d123      	bne.n	8104764 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 810471c:	f7ff f9e4 	bl	8103ae8 <HAL_GetCurrentCPUID>
 8104720:	4603      	mov	r3, r0
 8104722:	2b03      	cmp	r3, #3
 8104724:	d158      	bne.n	81047d8 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8104726:	4b2f      	ldr	r3, [pc, #188]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104728:	691b      	ldr	r3, [r3, #16]
 810472a:	4a2e      	ldr	r2, [pc, #184]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810472c:	f023 0301 	bic.w	r3, r3, #1
 8104730:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104732:	4b2d      	ldr	r3, [pc, #180]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104734:	691b      	ldr	r3, [r3, #16]
 8104736:	4a2c      	ldr	r2, [pc, #176]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104738:	f043 0304 	orr.w	r3, r3, #4
 810473c:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810473e:	f3bf 8f4f 	dsb	sy
}
 8104742:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104744:	f3bf 8f6f 	isb	sy
}
 8104748:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 810474a:	7afb      	ldrb	r3, [r7, #11]
 810474c:	2b01      	cmp	r3, #1
 810474e:	d101      	bne.n	8104754 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8104750:	bf30      	wfi
 8104752:	e000      	b.n	8104756 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8104754:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104756:	4b24      	ldr	r3, [pc, #144]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104758:	691b      	ldr	r3, [r3, #16]
 810475a:	4a23      	ldr	r2, [pc, #140]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810475c:	f023 0304 	bic.w	r3, r3, #4
 8104760:	6113      	str	r3, [r2, #16]
 8104762:	e03c      	b.n	81047de <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8104764:	687b      	ldr	r3, [r7, #4]
 8104766:	2b01      	cmp	r3, #1
 8104768:	d123      	bne.n	81047b2 <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 810476a:	f7ff f9bd 	bl	8103ae8 <HAL_GetCurrentCPUID>
 810476e:	4603      	mov	r3, r0
 8104770:	2b01      	cmp	r3, #1
 8104772:	d133      	bne.n	81047dc <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8104774:	4b1b      	ldr	r3, [pc, #108]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104776:	695b      	ldr	r3, [r3, #20]
 8104778:	4a1a      	ldr	r2, [pc, #104]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 810477a:	f023 0302 	bic.w	r3, r3, #2
 810477e:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104780:	4b19      	ldr	r3, [pc, #100]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104782:	691b      	ldr	r3, [r3, #16]
 8104784:	4a18      	ldr	r2, [pc, #96]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104786:	f043 0304 	orr.w	r3, r3, #4
 810478a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 810478c:	f3bf 8f4f 	dsb	sy
}
 8104790:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8104792:	f3bf 8f6f 	isb	sy
}
 8104796:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104798:	7afb      	ldrb	r3, [r7, #11]
 810479a:	2b01      	cmp	r3, #1
 810479c:	d101      	bne.n	81047a2 <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810479e:	bf30      	wfi
 81047a0:	e000      	b.n	81047a4 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81047a2:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81047a4:	4b10      	ldr	r3, [pc, #64]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81047a6:	691b      	ldr	r3, [r3, #16]
 81047a8:	4a0f      	ldr	r2, [pc, #60]	@ (81047e8 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81047aa:	f023 0304 	bic.w	r3, r3, #4
 81047ae:	6113      	str	r3, [r2, #16]
 81047b0:	e015      	b.n	81047de <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81047b2:	f7ff f999 	bl	8103ae8 <HAL_GetCurrentCPUID>
 81047b6:	4603      	mov	r3, r0
 81047b8:	2b03      	cmp	r3, #3
 81047ba:	d106      	bne.n	81047ca <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 81047bc:	4b09      	ldr	r3, [pc, #36]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81047be:	691b      	ldr	r3, [r3, #16]
 81047c0:	4a08      	ldr	r2, [pc, #32]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81047c2:	f023 0304 	bic.w	r3, r3, #4
 81047c6:	6113      	str	r3, [r2, #16]
 81047c8:	e009      	b.n	81047de <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 81047ca:	4b06      	ldr	r3, [pc, #24]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81047cc:	695b      	ldr	r3, [r3, #20]
 81047ce:	4a05      	ldr	r2, [pc, #20]	@ (81047e4 <HAL_PWREx_EnterSTOPMode+0xec>)
 81047d0:	f023 0304 	bic.w	r3, r3, #4
 81047d4:	6153      	str	r3, [r2, #20]
 81047d6:	e002      	b.n	81047de <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81047d8:	bf00      	nop
 81047da:	e000      	b.n	81047de <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 81047dc:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 81047de:	3710      	adds	r7, #16
 81047e0:	46bd      	mov	sp, r7
 81047e2:	bd80      	pop	{r7, pc}
 81047e4:	58024800 	.word	0x58024800
 81047e8:	e000ed00 	.word	0xe000ed00

081047ec <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 81047ec:	b580      	push	{r7, lr}
 81047ee:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 81047f0:	f7ff f97a 	bl	8103ae8 <HAL_GetCurrentCPUID>
 81047f4:	4603      	mov	r3, r0
 81047f6:	2b03      	cmp	r3, #3
 81047f8:	d101      	bne.n	81047fe <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 81047fa:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 81047fc:	e001      	b.n	8104802 <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 81047fe:	bf40      	sev
    __WFE ();
 8104800:	bf20      	wfe
}
 8104802:	bf00      	nop
 8104804:	bd80      	pop	{r7, pc}
	...

08104808 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8104808:	b580      	push	{r7, lr}
 810480a:	b086      	sub	sp, #24
 810480c:	af02      	add	r7, sp, #8
 810480e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8104810:	f7fd fe32 	bl	8102478 <HAL_GetTick>
 8104814:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8104816:	687b      	ldr	r3, [r7, #4]
 8104818:	2b00      	cmp	r3, #0
 810481a:	d101      	bne.n	8104820 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 810481c:	2301      	movs	r3, #1
 810481e:	e061      	b.n	81048e4 <HAL_QSPI_Init+0xdc>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8104820:	687b      	ldr	r3, [r7, #4]
 8104822:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8104826:	b2db      	uxtb	r3, r3
 8104828:	2b00      	cmp	r3, #0
 810482a:	d107      	bne.n	810483c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 810482c:	6878      	ldr	r0, [r7, #4]
 810482e:	f7fc fee9 	bl	8101604 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8104832:	f241 3188 	movw	r1, #5000	@ 0x1388
 8104836:	6878      	ldr	r0, [r7, #4]
 8104838:	f000 f85a 	bl	81048f0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 810483c:	687b      	ldr	r3, [r7, #4]
 810483e:	681b      	ldr	r3, [r3, #0]
 8104840:	681b      	ldr	r3, [r3, #0]
 8104842:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8104846:	687b      	ldr	r3, [r7, #4]
 8104848:	689b      	ldr	r3, [r3, #8]
 810484a:	3b01      	subs	r3, #1
 810484c:	021a      	lsls	r2, r3, #8
 810484e:	687b      	ldr	r3, [r7, #4]
 8104850:	681b      	ldr	r3, [r3, #0]
 8104852:	430a      	orrs	r2, r1
 8104854:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8104856:	687b      	ldr	r3, [r7, #4]
 8104858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810485a:	9300      	str	r3, [sp, #0]
 810485c:	68fb      	ldr	r3, [r7, #12]
 810485e:	2200      	movs	r2, #0
 8104860:	2120      	movs	r1, #32
 8104862:	6878      	ldr	r0, [r7, #4]
 8104864:	f000 f852 	bl	810490c <QSPI_WaitFlagStateUntilTimeout>
 8104868:	4603      	mov	r3, r0
 810486a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 810486c:	7afb      	ldrb	r3, [r7, #11]
 810486e:	2b00      	cmp	r3, #0
 8104870:	d137      	bne.n	81048e2 <HAL_QSPI_Init+0xda>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8104872:	687b      	ldr	r3, [r7, #4]
 8104874:	681b      	ldr	r3, [r3, #0]
 8104876:	681b      	ldr	r3, [r3, #0]
 8104878:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 810487c:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 8104880:	687a      	ldr	r2, [r7, #4]
 8104882:	6852      	ldr	r2, [r2, #4]
 8104884:	0611      	lsls	r1, r2, #24
 8104886:	687a      	ldr	r2, [r7, #4]
 8104888:	68d2      	ldr	r2, [r2, #12]
 810488a:	4311      	orrs	r1, r2
 810488c:	687a      	ldr	r2, [r7, #4]
 810488e:	69d2      	ldr	r2, [r2, #28]
 8104890:	4311      	orrs	r1, r2
 8104892:	687a      	ldr	r2, [r7, #4]
 8104894:	6a12      	ldr	r2, [r2, #32]
 8104896:	4311      	orrs	r1, r2
 8104898:	687a      	ldr	r2, [r7, #4]
 810489a:	6812      	ldr	r2, [r2, #0]
 810489c:	430b      	orrs	r3, r1
 810489e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 81048a0:	687b      	ldr	r3, [r7, #4]
 81048a2:	681b      	ldr	r3, [r3, #0]
 81048a4:	685a      	ldr	r2, [r3, #4]
 81048a6:	4b11      	ldr	r3, [pc, #68]	@ (81048ec <HAL_QSPI_Init+0xe4>)
 81048a8:	4013      	ands	r3, r2
 81048aa:	687a      	ldr	r2, [r7, #4]
 81048ac:	6912      	ldr	r2, [r2, #16]
 81048ae:	0411      	lsls	r1, r2, #16
 81048b0:	687a      	ldr	r2, [r7, #4]
 81048b2:	6952      	ldr	r2, [r2, #20]
 81048b4:	4311      	orrs	r1, r2
 81048b6:	687a      	ldr	r2, [r7, #4]
 81048b8:	6992      	ldr	r2, [r2, #24]
 81048ba:	4311      	orrs	r1, r2
 81048bc:	687a      	ldr	r2, [r7, #4]
 81048be:	6812      	ldr	r2, [r2, #0]
 81048c0:	430b      	orrs	r3, r1
 81048c2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 81048c4:	687b      	ldr	r3, [r7, #4]
 81048c6:	681b      	ldr	r3, [r3, #0]
 81048c8:	681a      	ldr	r2, [r3, #0]
 81048ca:	687b      	ldr	r3, [r7, #4]
 81048cc:	681b      	ldr	r3, [r3, #0]
 81048ce:	f042 0201 	orr.w	r2, r2, #1
 81048d2:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 81048d4:	687b      	ldr	r3, [r7, #4]
 81048d6:	2200      	movs	r2, #0
 81048d8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 81048da:	687b      	ldr	r3, [r7, #4]
 81048dc:	2201      	movs	r2, #1
 81048de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 81048e2:	7afb      	ldrb	r3, [r7, #11]
}
 81048e4:	4618      	mov	r0, r3
 81048e6:	3710      	adds	r7, #16
 81048e8:	46bd      	mov	sp, r7
 81048ea:	bd80      	pop	{r7, pc}
 81048ec:	ffe0f8fe 	.word	0xffe0f8fe

081048f0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 81048f0:	b480      	push	{r7}
 81048f2:	b083      	sub	sp, #12
 81048f4:	af00      	add	r7, sp, #0
 81048f6:	6078      	str	r0, [r7, #4]
 81048f8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 81048fa:	687b      	ldr	r3, [r7, #4]
 81048fc:	683a      	ldr	r2, [r7, #0]
 81048fe:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8104900:	bf00      	nop
 8104902:	370c      	adds	r7, #12
 8104904:	46bd      	mov	sp, r7
 8104906:	f85d 7b04 	ldr.w	r7, [sp], #4
 810490a:	4770      	bx	lr

0810490c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 810490c:	b580      	push	{r7, lr}
 810490e:	b084      	sub	sp, #16
 8104910:	af00      	add	r7, sp, #0
 8104912:	60f8      	str	r0, [r7, #12]
 8104914:	60b9      	str	r1, [r7, #8]
 8104916:	603b      	str	r3, [r7, #0]
 8104918:	4613      	mov	r3, r2
 810491a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 810491c:	e01a      	b.n	8104954 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810491e:	69bb      	ldr	r3, [r7, #24]
 8104920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8104924:	d016      	beq.n	8104954 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8104926:	f7fd fda7 	bl	8102478 <HAL_GetTick>
 810492a:	4602      	mov	r2, r0
 810492c:	683b      	ldr	r3, [r7, #0]
 810492e:	1ad3      	subs	r3, r2, r3
 8104930:	69ba      	ldr	r2, [r7, #24]
 8104932:	429a      	cmp	r2, r3
 8104934:	d302      	bcc.n	810493c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8104936:	69bb      	ldr	r3, [r7, #24]
 8104938:	2b00      	cmp	r3, #0
 810493a:	d10b      	bne.n	8104954 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 810493c:	68fb      	ldr	r3, [r7, #12]
 810493e:	2204      	movs	r2, #4
 8104940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8104944:	68fb      	ldr	r3, [r7, #12]
 8104946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8104948:	f043 0201 	orr.w	r2, r3, #1
 810494c:	68fb      	ldr	r3, [r7, #12]
 810494e:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8104950:	2301      	movs	r3, #1
 8104952:	e00e      	b.n	8104972 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8104954:	68fb      	ldr	r3, [r7, #12]
 8104956:	681b      	ldr	r3, [r3, #0]
 8104958:	689a      	ldr	r2, [r3, #8]
 810495a:	68bb      	ldr	r3, [r7, #8]
 810495c:	4013      	ands	r3, r2
 810495e:	2b00      	cmp	r3, #0
 8104960:	bf14      	ite	ne
 8104962:	2301      	movne	r3, #1
 8104964:	2300      	moveq	r3, #0
 8104966:	b2db      	uxtb	r3, r3
 8104968:	461a      	mov	r2, r3
 810496a:	79fb      	ldrb	r3, [r7, #7]
 810496c:	429a      	cmp	r2, r3
 810496e:	d1d6      	bne.n	810491e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8104970:	2300      	movs	r3, #0
}
 8104972:	4618      	mov	r0, r3
 8104974:	3710      	adds	r7, #16
 8104976:	46bd      	mov	sp, r7
 8104978:	bd80      	pop	{r7, pc}
	...

0810497c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 810497c:	b480      	push	{r7}
 810497e:	b089      	sub	sp, #36	@ 0x24
 8104980:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8104982:	4bb3      	ldr	r3, [pc, #716]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104984:	691b      	ldr	r3, [r3, #16]
 8104986:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810498a:	2b18      	cmp	r3, #24
 810498c:	f200 8155 	bhi.w	8104c3a <HAL_RCC_GetSysClockFreq+0x2be>
 8104990:	a201      	add	r2, pc, #4	@ (adr r2, 8104998 <HAL_RCC_GetSysClockFreq+0x1c>)
 8104992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104996:	bf00      	nop
 8104998:	081049fd 	.word	0x081049fd
 810499c:	08104c3b 	.word	0x08104c3b
 81049a0:	08104c3b 	.word	0x08104c3b
 81049a4:	08104c3b 	.word	0x08104c3b
 81049a8:	08104c3b 	.word	0x08104c3b
 81049ac:	08104c3b 	.word	0x08104c3b
 81049b0:	08104c3b 	.word	0x08104c3b
 81049b4:	08104c3b 	.word	0x08104c3b
 81049b8:	08104a23 	.word	0x08104a23
 81049bc:	08104c3b 	.word	0x08104c3b
 81049c0:	08104c3b 	.word	0x08104c3b
 81049c4:	08104c3b 	.word	0x08104c3b
 81049c8:	08104c3b 	.word	0x08104c3b
 81049cc:	08104c3b 	.word	0x08104c3b
 81049d0:	08104c3b 	.word	0x08104c3b
 81049d4:	08104c3b 	.word	0x08104c3b
 81049d8:	08104a29 	.word	0x08104a29
 81049dc:	08104c3b 	.word	0x08104c3b
 81049e0:	08104c3b 	.word	0x08104c3b
 81049e4:	08104c3b 	.word	0x08104c3b
 81049e8:	08104c3b 	.word	0x08104c3b
 81049ec:	08104c3b 	.word	0x08104c3b
 81049f0:	08104c3b 	.word	0x08104c3b
 81049f4:	08104c3b 	.word	0x08104c3b
 81049f8:	08104a2f 	.word	0x08104a2f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81049fc:	4b94      	ldr	r3, [pc, #592]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81049fe:	681b      	ldr	r3, [r3, #0]
 8104a00:	f003 0320 	and.w	r3, r3, #32
 8104a04:	2b00      	cmp	r3, #0
 8104a06:	d009      	beq.n	8104a1c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104a08:	4b91      	ldr	r3, [pc, #580]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a0a:	681b      	ldr	r3, [r3, #0]
 8104a0c:	08db      	lsrs	r3, r3, #3
 8104a0e:	f003 0303 	and.w	r3, r3, #3
 8104a12:	4a90      	ldr	r2, [pc, #576]	@ (8104c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104a14:	fa22 f303 	lsr.w	r3, r2, r3
 8104a18:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8104a1a:	e111      	b.n	8104c40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8104a1c:	4b8d      	ldr	r3, [pc, #564]	@ (8104c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104a1e:	61bb      	str	r3, [r7, #24]
      break;
 8104a20:	e10e      	b.n	8104c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8104a22:	4b8d      	ldr	r3, [pc, #564]	@ (8104c58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104a24:	61bb      	str	r3, [r7, #24]
      break;
 8104a26:	e10b      	b.n	8104c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8104a28:	4b8c      	ldr	r3, [pc, #560]	@ (8104c5c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8104a2a:	61bb      	str	r3, [r7, #24]
      break;
 8104a2c:	e108      	b.n	8104c40 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8104a2e:	4b88      	ldr	r3, [pc, #544]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104a32:	f003 0303 	and.w	r3, r3, #3
 8104a36:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8104a38:	4b85      	ldr	r3, [pc, #532]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104a3c:	091b      	lsrs	r3, r3, #4
 8104a3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8104a42:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8104a44:	4b82      	ldr	r3, [pc, #520]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104a48:	f003 0301 	and.w	r3, r3, #1
 8104a4c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8104a4e:	4b80      	ldr	r3, [pc, #512]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8104a52:	08db      	lsrs	r3, r3, #3
 8104a54:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104a58:	68fa      	ldr	r2, [r7, #12]
 8104a5a:	fb02 f303 	mul.w	r3, r2, r3
 8104a5e:	ee07 3a90 	vmov	s15, r3
 8104a62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104a66:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8104a6a:	693b      	ldr	r3, [r7, #16]
 8104a6c:	2b00      	cmp	r3, #0
 8104a6e:	f000 80e1 	beq.w	8104c34 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8104a72:	697b      	ldr	r3, [r7, #20]
 8104a74:	2b02      	cmp	r3, #2
 8104a76:	f000 8083 	beq.w	8104b80 <HAL_RCC_GetSysClockFreq+0x204>
 8104a7a:	697b      	ldr	r3, [r7, #20]
 8104a7c:	2b02      	cmp	r3, #2
 8104a7e:	f200 80a1 	bhi.w	8104bc4 <HAL_RCC_GetSysClockFreq+0x248>
 8104a82:	697b      	ldr	r3, [r7, #20]
 8104a84:	2b00      	cmp	r3, #0
 8104a86:	d003      	beq.n	8104a90 <HAL_RCC_GetSysClockFreq+0x114>
 8104a88:	697b      	ldr	r3, [r7, #20]
 8104a8a:	2b01      	cmp	r3, #1
 8104a8c:	d056      	beq.n	8104b3c <HAL_RCC_GetSysClockFreq+0x1c0>
 8104a8e:	e099      	b.n	8104bc4 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8104a90:	4b6f      	ldr	r3, [pc, #444]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a92:	681b      	ldr	r3, [r3, #0]
 8104a94:	f003 0320 	and.w	r3, r3, #32
 8104a98:	2b00      	cmp	r3, #0
 8104a9a:	d02d      	beq.n	8104af8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104a9c:	4b6c      	ldr	r3, [pc, #432]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104a9e:	681b      	ldr	r3, [r3, #0]
 8104aa0:	08db      	lsrs	r3, r3, #3
 8104aa2:	f003 0303 	and.w	r3, r3, #3
 8104aa6:	4a6b      	ldr	r2, [pc, #428]	@ (8104c54 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104aa8:	fa22 f303 	lsr.w	r3, r2, r3
 8104aac:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104aae:	687b      	ldr	r3, [r7, #4]
 8104ab0:	ee07 3a90 	vmov	s15, r3
 8104ab4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ab8:	693b      	ldr	r3, [r7, #16]
 8104aba:	ee07 3a90 	vmov	s15, r3
 8104abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104ac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104ac6:	4b62      	ldr	r3, [pc, #392]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104ace:	ee07 3a90 	vmov	s15, r3
 8104ad2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ad6:	ed97 6a02 	vldr	s12, [r7, #8]
 8104ada:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8104c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104ade:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104ae2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104ae6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104aea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104aee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104af2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8104af6:	e087      	b.n	8104c08 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104af8:	693b      	ldr	r3, [r7, #16]
 8104afa:	ee07 3a90 	vmov	s15, r3
 8104afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b02:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8104c64 <HAL_RCC_GetSysClockFreq+0x2e8>
 8104b06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b0a:	4b51      	ldr	r3, [pc, #324]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104b0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b12:	ee07 3a90 	vmov	s15, r3
 8104b16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8104b1e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8104c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104b22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104b2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104b3a:	e065      	b.n	8104c08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104b3c:	693b      	ldr	r3, [r7, #16]
 8104b3e:	ee07 3a90 	vmov	s15, r3
 8104b42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b46:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8104c68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104b4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b4e:	4b40      	ldr	r3, [pc, #256]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104b52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b56:	ee07 3a90 	vmov	s15, r3
 8104b5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104b5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8104b62:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8104c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104b66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104b6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104b6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104b72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104b7a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104b7e:	e043      	b.n	8104c08 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104b80:	693b      	ldr	r3, [r7, #16]
 8104b82:	ee07 3a90 	vmov	s15, r3
 8104b86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104b8a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8104c6c <HAL_RCC_GetSysClockFreq+0x2f0>
 8104b8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104b92:	4b2f      	ldr	r3, [pc, #188]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104b96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104b9a:	ee07 3a90 	vmov	s15, r3
 8104b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104ba2:	ed97 6a02 	vldr	s12, [r7, #8]
 8104ba6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8104c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104baa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104bae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104bb2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104bb6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104bba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104bbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104bc2:	e021      	b.n	8104c08 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104bc4:	693b      	ldr	r3, [r7, #16]
 8104bc6:	ee07 3a90 	vmov	s15, r3
 8104bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104bce:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8104c68 <HAL_RCC_GetSysClockFreq+0x2ec>
 8104bd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104bda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104bde:	ee07 3a90 	vmov	s15, r3
 8104be2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104be6:	ed97 6a02 	vldr	s12, [r7, #8]
 8104bea:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8104c60 <HAL_RCC_GetSysClockFreq+0x2e4>
 8104bee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104bf2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104bf6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8104bfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104bfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104c02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8104c06:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8104c08:	4b11      	ldr	r3, [pc, #68]	@ (8104c50 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8104c0c:	0a5b      	lsrs	r3, r3, #9
 8104c0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8104c12:	3301      	adds	r3, #1
 8104c14:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8104c16:	683b      	ldr	r3, [r7, #0]
 8104c18:	ee07 3a90 	vmov	s15, r3
 8104c1c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8104c20:	edd7 6a07 	vldr	s13, [r7, #28]
 8104c24:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8104c28:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8104c2c:	ee17 3a90 	vmov	r3, s15
 8104c30:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8104c32:	e005      	b.n	8104c40 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8104c34:	2300      	movs	r3, #0
 8104c36:	61bb      	str	r3, [r7, #24]
      break;
 8104c38:	e002      	b.n	8104c40 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8104c3a:	4b07      	ldr	r3, [pc, #28]	@ (8104c58 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8104c3c:	61bb      	str	r3, [r7, #24]
      break;
 8104c3e:	bf00      	nop
  }

  return sysclockfreq;
 8104c40:	69bb      	ldr	r3, [r7, #24]
}
 8104c42:	4618      	mov	r0, r3
 8104c44:	3724      	adds	r7, #36	@ 0x24
 8104c46:	46bd      	mov	sp, r7
 8104c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c4c:	4770      	bx	lr
 8104c4e:	bf00      	nop
 8104c50:	58024400 	.word	0x58024400
 8104c54:	03d09000 	.word	0x03d09000
 8104c58:	003d0900 	.word	0x003d0900
 8104c5c:	017d7840 	.word	0x017d7840
 8104c60:	46000000 	.word	0x46000000
 8104c64:	4c742400 	.word	0x4c742400
 8104c68:	4a742400 	.word	0x4a742400
 8104c6c:	4bbebc20 	.word	0x4bbebc20

08104c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8104c70:	b580      	push	{r7, lr}
 8104c72:	b082      	sub	sp, #8
 8104c74:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104c76:	f7ff fe81 	bl	810497c <HAL_RCC_GetSysClockFreq>
 8104c7a:	4602      	mov	r2, r0
 8104c7c:	4b11      	ldr	r3, [pc, #68]	@ (8104cc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8104c7e:	699b      	ldr	r3, [r3, #24]
 8104c80:	0a1b      	lsrs	r3, r3, #8
 8104c82:	f003 030f 	and.w	r3, r3, #15
 8104c86:	4910      	ldr	r1, [pc, #64]	@ (8104cc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8104c88:	5ccb      	ldrb	r3, [r1, r3]
 8104c8a:	f003 031f 	and.w	r3, r3, #31
 8104c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8104c92:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104c94:	4b0b      	ldr	r3, [pc, #44]	@ (8104cc4 <HAL_RCC_GetHCLKFreq+0x54>)
 8104c96:	699b      	ldr	r3, [r3, #24]
 8104c98:	f003 030f 	and.w	r3, r3, #15
 8104c9c:	4a0a      	ldr	r2, [pc, #40]	@ (8104cc8 <HAL_RCC_GetHCLKFreq+0x58>)
 8104c9e:	5cd3      	ldrb	r3, [r2, r3]
 8104ca0:	f003 031f 	and.w	r3, r3, #31
 8104ca4:	687a      	ldr	r2, [r7, #4]
 8104ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8104caa:	4a08      	ldr	r2, [pc, #32]	@ (8104ccc <HAL_RCC_GetHCLKFreq+0x5c>)
 8104cac:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8104cae:	4b07      	ldr	r3, [pc, #28]	@ (8104ccc <HAL_RCC_GetHCLKFreq+0x5c>)
 8104cb0:	681b      	ldr	r3, [r3, #0]
 8104cb2:	4a07      	ldr	r2, [pc, #28]	@ (8104cd0 <HAL_RCC_GetHCLKFreq+0x60>)
 8104cb4:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8104cb6:	4b05      	ldr	r3, [pc, #20]	@ (8104ccc <HAL_RCC_GetHCLKFreq+0x5c>)
 8104cb8:	681b      	ldr	r3, [r3, #0]
}
 8104cba:	4618      	mov	r0, r3
 8104cbc:	3708      	adds	r7, #8
 8104cbe:	46bd      	mov	sp, r7
 8104cc0:	bd80      	pop	{r7, pc}
 8104cc2:	bf00      	nop
 8104cc4:	58024400 	.word	0x58024400
 8104cc8:	0810c33c 	.word	0x0810c33c
 8104ccc:	10000004 	.word	0x10000004
 8104cd0:	10000000 	.word	0x10000000

08104cd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104cd4:	b580      	push	{r7, lr}
 8104cd6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104cd8:	f7ff ffca 	bl	8104c70 <HAL_RCC_GetHCLKFreq>
 8104cdc:	4602      	mov	r2, r0
 8104cde:	4b06      	ldr	r3, [pc, #24]	@ (8104cf8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8104ce0:	69db      	ldr	r3, [r3, #28]
 8104ce2:	091b      	lsrs	r3, r3, #4
 8104ce4:	f003 0307 	and.w	r3, r3, #7
 8104ce8:	4904      	ldr	r1, [pc, #16]	@ (8104cfc <HAL_RCC_GetPCLK1Freq+0x28>)
 8104cea:	5ccb      	ldrb	r3, [r1, r3]
 8104cec:	f003 031f 	and.w	r3, r3, #31
 8104cf0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8104cf4:	4618      	mov	r0, r3
 8104cf6:	bd80      	pop	{r7, pc}
 8104cf8:	58024400 	.word	0x58024400
 8104cfc:	0810c33c 	.word	0x0810c33c

08104d00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8104d00:	b580      	push	{r7, lr}
 8104d02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8104d04:	f7ff ffb4 	bl	8104c70 <HAL_RCC_GetHCLKFreq>
 8104d08:	4602      	mov	r2, r0
 8104d0a:	4b06      	ldr	r3, [pc, #24]	@ (8104d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8104d0c:	69db      	ldr	r3, [r3, #28]
 8104d0e:	0a1b      	lsrs	r3, r3, #8
 8104d10:	f003 0307 	and.w	r3, r3, #7
 8104d14:	4904      	ldr	r1, [pc, #16]	@ (8104d28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8104d16:	5ccb      	ldrb	r3, [r1, r3]
 8104d18:	f003 031f 	and.w	r3, r3, #31
 8104d1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8104d20:	4618      	mov	r0, r3
 8104d22:	bd80      	pop	{r7, pc}
 8104d24:	58024400 	.word	0x58024400
 8104d28:	0810c33c 	.word	0x0810c33c

08104d2c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8104d2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8104d30:	b0cc      	sub	sp, #304	@ 0x130
 8104d32:	af00      	add	r7, sp, #0
 8104d34:	f8c7 011c 	str.w	r0, [r7, #284]	@ 0x11c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8104d38:	2300      	movs	r3, #0
 8104d3a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8104d3e:	2300      	movs	r3, #0
 8104d40:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8104d44:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104d4c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8104d50:	2500      	movs	r5, #0
 8104d52:	ea54 0305 	orrs.w	r3, r4, r5
 8104d56:	d049      	beq.n	8104dec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8104d58:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104d5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8104d5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104d62:	d02f      	beq.n	8104dc4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8104d64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8104d68:	d828      	bhi.n	8104dbc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8104d6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104d6e:	d01a      	beq.n	8104da6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8104d70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104d74:	d822      	bhi.n	8104dbc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8104d76:	2b00      	cmp	r3, #0
 8104d78:	d003      	beq.n	8104d82 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8104d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8104d7e:	d007      	beq.n	8104d90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8104d80:	e01c      	b.n	8104dbc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d82:	4bb8      	ldr	r3, [pc, #736]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104d86:	4ab7      	ldr	r2, [pc, #732]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104d8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104d8e:	e01a      	b.n	8104dc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104d90:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104d94:	3308      	adds	r3, #8
 8104d96:	2102      	movs	r1, #2
 8104d98:	4618      	mov	r0, r3
 8104d9a:	f002 fba1 	bl	81074e0 <RCCEx_PLL2_Config>
 8104d9e:	4603      	mov	r3, r0
 8104da0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104da4:	e00f      	b.n	8104dc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104da6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104daa:	3328      	adds	r3, #40	@ 0x28
 8104dac:	2102      	movs	r1, #2
 8104dae:	4618      	mov	r0, r3
 8104db0:	f002 fc48 	bl	8107644 <RCCEx_PLL3_Config>
 8104db4:	4603      	mov	r3, r0
 8104db6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104dba:	e004      	b.n	8104dc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104dbc:	2301      	movs	r3, #1
 8104dbe:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8104dc2:	e000      	b.n	8104dc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8104dc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104dc6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104dca:	2b00      	cmp	r3, #0
 8104dcc:	d10a      	bne.n	8104de4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8104dce:	4ba5      	ldr	r3, [pc, #660]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104dd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104dd2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8104dd6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104dda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8104ddc:	4aa1      	ldr	r2, [pc, #644]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104dde:	430b      	orrs	r3, r1
 8104de0:	6513      	str	r3, [r2, #80]	@ 0x50
 8104de2:	e003      	b.n	8104dec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104de4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104de8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104dec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104df4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8104df8:	f04f 0900 	mov.w	r9, #0
 8104dfc:	ea58 0309 	orrs.w	r3, r8, r9
 8104e00:	d047      	beq.n	8104e92 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8104e02:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104e08:	2b04      	cmp	r3, #4
 8104e0a:	d82a      	bhi.n	8104e62 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8104e0c:	a201      	add	r2, pc, #4	@ (adr r2, 8104e14 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8104e0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104e12:	bf00      	nop
 8104e14:	08104e29 	.word	0x08104e29
 8104e18:	08104e37 	.word	0x08104e37
 8104e1c:	08104e4d 	.word	0x08104e4d
 8104e20:	08104e6b 	.word	0x08104e6b
 8104e24:	08104e6b 	.word	0x08104e6b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104e28:	4b8e      	ldr	r3, [pc, #568]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104e2c:	4a8d      	ldr	r2, [pc, #564]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104e2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104e32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104e34:	e01a      	b.n	8104e6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104e36:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104e3a:	3308      	adds	r3, #8
 8104e3c:	2100      	movs	r1, #0
 8104e3e:	4618      	mov	r0, r3
 8104e40:	f002 fb4e 	bl	81074e0 <RCCEx_PLL2_Config>
 8104e44:	4603      	mov	r3, r0
 8104e46:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104e4a:	e00f      	b.n	8104e6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104e4c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104e50:	3328      	adds	r3, #40	@ 0x28
 8104e52:	2100      	movs	r1, #0
 8104e54:	4618      	mov	r0, r3
 8104e56:	f002 fbf5 	bl	8107644 <RCCEx_PLL3_Config>
 8104e5a:	4603      	mov	r3, r0
 8104e5c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104e60:	e004      	b.n	8104e6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104e62:	2301      	movs	r3, #1
 8104e64:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8104e68:	e000      	b.n	8104e6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8104e6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104e6c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104e70:	2b00      	cmp	r3, #0
 8104e72:	d10a      	bne.n	8104e8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104e74:	4b7b      	ldr	r3, [pc, #492]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104e78:	f023 0107 	bic.w	r1, r3, #7
 8104e7c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104e80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104e82:	4a78      	ldr	r2, [pc, #480]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104e84:	430b      	orrs	r3, r1
 8104e86:	6513      	str	r3, [r2, #80]	@ 0x50
 8104e88:	e003      	b.n	8104e92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104e8a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104e8e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104e92:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104e9a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8104e9e:	f04f 0b00 	mov.w	fp, #0
 8104ea2:	ea5a 030b 	orrs.w	r3, sl, fp
 8104ea6:	d04c      	beq.n	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8104ea8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104eae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104eb2:	d030      	beq.n	8104f16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8104eb4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8104eb8:	d829      	bhi.n	8104f0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104eba:	2bc0      	cmp	r3, #192	@ 0xc0
 8104ebc:	d02d      	beq.n	8104f1a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8104ebe:	2bc0      	cmp	r3, #192	@ 0xc0
 8104ec0:	d825      	bhi.n	8104f0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104ec2:	2b80      	cmp	r3, #128	@ 0x80
 8104ec4:	d018      	beq.n	8104ef8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8104ec6:	2b80      	cmp	r3, #128	@ 0x80
 8104ec8:	d821      	bhi.n	8104f0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104eca:	2b00      	cmp	r3, #0
 8104ecc:	d002      	beq.n	8104ed4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8104ece:	2b40      	cmp	r3, #64	@ 0x40
 8104ed0:	d007      	beq.n	8104ee2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8104ed2:	e01c      	b.n	8104f0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104ed4:	4b63      	ldr	r3, [pc, #396]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104ed8:	4a62      	ldr	r2, [pc, #392]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104eda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104ede:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104ee0:	e01c      	b.n	8104f1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104ee2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104ee6:	3308      	adds	r3, #8
 8104ee8:	2100      	movs	r1, #0
 8104eea:	4618      	mov	r0, r3
 8104eec:	f002 faf8 	bl	81074e0 <RCCEx_PLL2_Config>
 8104ef0:	4603      	mov	r3, r0
 8104ef2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104ef6:	e011      	b.n	8104f1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104ef8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104efc:	3328      	adds	r3, #40	@ 0x28
 8104efe:	2100      	movs	r1, #0
 8104f00:	4618      	mov	r0, r3
 8104f02:	f002 fb9f 	bl	8107644 <RCCEx_PLL3_Config>
 8104f06:	4603      	mov	r3, r0
 8104f08:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104f0c:	e006      	b.n	8104f1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104f0e:	2301      	movs	r3, #1
 8104f10:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8104f14:	e002      	b.n	8104f1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8104f16:	bf00      	nop
 8104f18:	e000      	b.n	8104f1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8104f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104f1c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104f20:	2b00      	cmp	r3, #0
 8104f22:	d10a      	bne.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104f24:	4b4f      	ldr	r3, [pc, #316]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8104f28:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8104f2c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8104f32:	4a4c      	ldr	r2, [pc, #304]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104f34:	430b      	orrs	r3, r1
 8104f36:	6513      	str	r3, [r2, #80]	@ 0x50
 8104f38:	e003      	b.n	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f3a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104f3e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104f42:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104f4a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8104f4e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8104f52:	2300      	movs	r3, #0
 8104f54:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8104f58:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8104f5c:	460b      	mov	r3, r1
 8104f5e:	4313      	orrs	r3, r2
 8104f60:	d053      	beq.n	810500a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8104f62:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104f66:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8104f6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104f6e:	d035      	beq.n	8104fdc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8104f70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8104f74:	d82e      	bhi.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104f76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104f7a:	d031      	beq.n	8104fe0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8104f7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8104f80:	d828      	bhi.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104f82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104f86:	d01a      	beq.n	8104fbe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8104f88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8104f8c:	d822      	bhi.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104f8e:	2b00      	cmp	r3, #0
 8104f90:	d003      	beq.n	8104f9a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8104f92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8104f96:	d007      	beq.n	8104fa8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8104f98:	e01c      	b.n	8104fd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104f9a:	4b32      	ldr	r3, [pc, #200]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104f9e:	4a31      	ldr	r2, [pc, #196]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104fa0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8104fa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104fa6:	e01c      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104fa8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104fac:	3308      	adds	r3, #8
 8104fae:	2100      	movs	r1, #0
 8104fb0:	4618      	mov	r0, r3
 8104fb2:	f002 fa95 	bl	81074e0 <RCCEx_PLL2_Config>
 8104fb6:	4603      	mov	r3, r0
 8104fb8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104fbc:	e011      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104fbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104fc2:	3328      	adds	r3, #40	@ 0x28
 8104fc4:	2100      	movs	r1, #0
 8104fc6:	4618      	mov	r0, r3
 8104fc8:	f002 fb3c 	bl	8107644 <RCCEx_PLL3_Config>
 8104fcc:	4603      	mov	r3, r0
 8104fce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104fd2:	e006      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8104fd4:	2301      	movs	r3, #1
 8104fd6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8104fda:	e002      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104fdc:	bf00      	nop
 8104fde:	e000      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104fe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104fe2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8104fe6:	2b00      	cmp	r3, #0
 8104fe8:	d10b      	bne.n	8105002 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104fea:	4b1e      	ldr	r3, [pc, #120]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104fee:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8104ff2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8104ff6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8104ffa:	4a1a      	ldr	r2, [pc, #104]	@ (8105064 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104ffc:	430b      	orrs	r3, r1
 8104ffe:	6593      	str	r3, [r2, #88]	@ 0x58
 8105000:	e003      	b.n	810500a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105002:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105006:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 810500a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810500e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105012:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8105016:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 810501a:	2300      	movs	r3, #0
 810501c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8105020:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8105024:	460b      	mov	r3, r1
 8105026:	4313      	orrs	r3, r2
 8105028:	d056      	beq.n	81050d8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 810502a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810502e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8105032:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8105036:	d038      	beq.n	81050aa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8105038:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810503c:	d831      	bhi.n	81050a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810503e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8105042:	d034      	beq.n	81050ae <HAL_RCCEx_PeriphCLKConfig+0x382>
 8105044:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8105048:	d82b      	bhi.n	81050a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 810504a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810504e:	d01d      	beq.n	810508c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8105050:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8105054:	d825      	bhi.n	81050a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105056:	2b00      	cmp	r3, #0
 8105058:	d006      	beq.n	8105068 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 810505a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810505e:	d00a      	beq.n	8105076 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8105060:	e01f      	b.n	81050a2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105062:	bf00      	nop
 8105064:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105068:	4ba2      	ldr	r3, [pc, #648]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810506a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810506c:	4aa1      	ldr	r2, [pc, #644]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810506e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105072:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105074:	e01c      	b.n	81050b0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105076:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810507a:	3308      	adds	r3, #8
 810507c:	2100      	movs	r1, #0
 810507e:	4618      	mov	r0, r3
 8105080:	f002 fa2e 	bl	81074e0 <RCCEx_PLL2_Config>
 8105084:	4603      	mov	r3, r0
 8105086:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 810508a:	e011      	b.n	81050b0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 810508c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105090:	3328      	adds	r3, #40	@ 0x28
 8105092:	2100      	movs	r1, #0
 8105094:	4618      	mov	r0, r3
 8105096:	f002 fad5 	bl	8107644 <RCCEx_PLL3_Config>
 810509a:	4603      	mov	r3, r0
 810509c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81050a0:	e006      	b.n	81050b0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 81050a2:	2301      	movs	r3, #1
 81050a4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81050a8:	e002      	b.n	81050b0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81050aa:	bf00      	nop
 81050ac:	e000      	b.n	81050b0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 81050ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 81050b0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81050b4:	2b00      	cmp	r3, #0
 81050b6:	d10b      	bne.n	81050d0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 81050b8:	4b8e      	ldr	r3, [pc, #568]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81050ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81050bc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 81050c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81050c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81050c8:	4a8a      	ldr	r2, [pc, #552]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81050ca:	430b      	orrs	r3, r1
 81050cc:	6593      	str	r3, [r2, #88]	@ 0x58
 81050ce:	e003      	b.n	81050d8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81050d0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81050d4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 81050d8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81050dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 81050e0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 81050e4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 81050e8:	2300      	movs	r3, #0
 81050ea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 81050ee:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 81050f2:	460b      	mov	r3, r1
 81050f4:	4313      	orrs	r3, r2
 81050f6:	d03a      	beq.n	810516e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 81050f8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81050fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81050fe:	2b30      	cmp	r3, #48	@ 0x30
 8105100:	d01f      	beq.n	8105142 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8105102:	2b30      	cmp	r3, #48	@ 0x30
 8105104:	d819      	bhi.n	810513a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8105106:	2b20      	cmp	r3, #32
 8105108:	d00c      	beq.n	8105124 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 810510a:	2b20      	cmp	r3, #32
 810510c:	d815      	bhi.n	810513a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 810510e:	2b00      	cmp	r3, #0
 8105110:	d019      	beq.n	8105146 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8105112:	2b10      	cmp	r3, #16
 8105114:	d111      	bne.n	810513a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105116:	4b77      	ldr	r3, [pc, #476]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810511a:	4a76      	ldr	r2, [pc, #472]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 810511c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105120:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8105122:	e011      	b.n	8105148 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105124:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105128:	3308      	adds	r3, #8
 810512a:	2102      	movs	r1, #2
 810512c:	4618      	mov	r0, r3
 810512e:	f002 f9d7 	bl	81074e0 <RCCEx_PLL2_Config>
 8105132:	4603      	mov	r3, r0
 8105134:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8105138:	e006      	b.n	8105148 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 810513a:	2301      	movs	r3, #1
 810513c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105140:	e002      	b.n	8105148 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8105142:	bf00      	nop
 8105144:	e000      	b.n	8105148 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8105146:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105148:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810514c:	2b00      	cmp	r3, #0
 810514e:	d10a      	bne.n	8105166 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8105150:	4b68      	ldr	r3, [pc, #416]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105152:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105154:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8105158:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810515c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810515e:	4a65      	ldr	r2, [pc, #404]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105160:	430b      	orrs	r3, r1
 8105162:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105164:	e003      	b.n	810516e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105166:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810516a:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 810516e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105176:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 810517a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 810517e:	2300      	movs	r3, #0
 8105180:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8105184:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8105188:	460b      	mov	r3, r1
 810518a:	4313      	orrs	r3, r2
 810518c:	d051      	beq.n	8105232 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 810518e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105192:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105194:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105198:	d035      	beq.n	8105206 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 810519a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 810519e:	d82e      	bhi.n	81051fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81051a0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81051a4:	d031      	beq.n	810520a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 81051a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81051aa:	d828      	bhi.n	81051fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81051ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81051b0:	d01a      	beq.n	81051e8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 81051b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81051b6:	d822      	bhi.n	81051fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 81051b8:	2b00      	cmp	r3, #0
 81051ba:	d003      	beq.n	81051c4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 81051bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81051c0:	d007      	beq.n	81051d2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 81051c2:	e01c      	b.n	81051fe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81051c4:	4b4b      	ldr	r3, [pc, #300]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81051c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81051c8:	4a4a      	ldr	r2, [pc, #296]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81051ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81051ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81051d0:	e01c      	b.n	810520c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81051d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81051d6:	3308      	adds	r3, #8
 81051d8:	2100      	movs	r1, #0
 81051da:	4618      	mov	r0, r3
 81051dc:	f002 f980 	bl	81074e0 <RCCEx_PLL2_Config>
 81051e0:	4603      	mov	r3, r0
 81051e2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81051e6:	e011      	b.n	810520c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81051e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81051ec:	3328      	adds	r3, #40	@ 0x28
 81051ee:	2100      	movs	r1, #0
 81051f0:	4618      	mov	r0, r3
 81051f2:	f002 fa27 	bl	8107644 <RCCEx_PLL3_Config>
 81051f6:	4603      	mov	r3, r0
 81051f8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 81051fc:	e006      	b.n	810520c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81051fe:	2301      	movs	r3, #1
 8105200:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105204:	e002      	b.n	810520c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8105206:	bf00      	nop
 8105208:	e000      	b.n	810520c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 810520a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810520c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105210:	2b00      	cmp	r3, #0
 8105212:	d10a      	bne.n	810522a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8105214:	4b37      	ldr	r3, [pc, #220]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105218:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 810521c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105220:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105222:	4a34      	ldr	r2, [pc, #208]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105224:	430b      	orrs	r3, r1
 8105226:	6513      	str	r3, [r2, #80]	@ 0x50
 8105228:	e003      	b.n	8105232 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810522a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810522e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8105232:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105236:	e9d3 2300 	ldrd	r2, r3, [r3]
 810523a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 810523e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8105242:	2300      	movs	r3, #0
 8105244:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8105248:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 810524c:	460b      	mov	r3, r1
 810524e:	4313      	orrs	r3, r2
 8105250:	d056      	beq.n	8105300 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8105252:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105256:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8105258:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810525c:	d033      	beq.n	81052c6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810525e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8105262:	d82c      	bhi.n	81052be <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105264:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8105268:	d02f      	beq.n	81052ca <HAL_RCCEx_PeriphCLKConfig+0x59e>
 810526a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810526e:	d826      	bhi.n	81052be <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105270:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8105274:	d02b      	beq.n	81052ce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8105276:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810527a:	d820      	bhi.n	81052be <HAL_RCCEx_PeriphCLKConfig+0x592>
 810527c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105280:	d012      	beq.n	81052a8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8105282:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105286:	d81a      	bhi.n	81052be <HAL_RCCEx_PeriphCLKConfig+0x592>
 8105288:	2b00      	cmp	r3, #0
 810528a:	d022      	beq.n	81052d2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 810528c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105290:	d115      	bne.n	81052be <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105292:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105296:	3308      	adds	r3, #8
 8105298:	2101      	movs	r1, #1
 810529a:	4618      	mov	r0, r3
 810529c:	f002 f920 	bl	81074e0 <RCCEx_PLL2_Config>
 81052a0:	4603      	mov	r3, r0
 81052a2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81052a6:	e015      	b.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81052a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81052ac:	3328      	adds	r3, #40	@ 0x28
 81052ae:	2101      	movs	r1, #1
 81052b0:	4618      	mov	r0, r3
 81052b2:	f002 f9c7 	bl	8107644 <RCCEx_PLL3_Config>
 81052b6:	4603      	mov	r3, r0
 81052b8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81052bc:	e00a      	b.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81052be:	2301      	movs	r3, #1
 81052c0:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81052c4:	e006      	b.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81052c6:	bf00      	nop
 81052c8:	e004      	b.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81052ca:	bf00      	nop
 81052cc:	e002      	b.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81052ce:	bf00      	nop
 81052d0:	e000      	b.n	81052d4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81052d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81052d4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81052d8:	2b00      	cmp	r3, #0
 81052da:	d10d      	bne.n	81052f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81052dc:	4b05      	ldr	r3, [pc, #20]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81052de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81052e0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 81052e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81052e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81052ea:	4a02      	ldr	r2, [pc, #8]	@ (81052f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81052ec:	430b      	orrs	r3, r1
 81052ee:	6513      	str	r3, [r2, #80]	@ 0x50
 81052f0:	e006      	b.n	8105300 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 81052f2:	bf00      	nop
 81052f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 81052f8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81052fc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8105300:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105308:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 810530c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8105310:	2300      	movs	r3, #0
 8105312:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8105316:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 810531a:	460b      	mov	r3, r1
 810531c:	4313      	orrs	r3, r2
 810531e:	d055      	beq.n	81053cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8105320:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105324:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8105328:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810532c:	d033      	beq.n	8105396 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 810532e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8105332:	d82c      	bhi.n	810538e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8105334:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105338:	d02f      	beq.n	810539a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 810533a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810533e:	d826      	bhi.n	810538e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8105340:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8105344:	d02b      	beq.n	810539e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8105346:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810534a:	d820      	bhi.n	810538e <HAL_RCCEx_PeriphCLKConfig+0x662>
 810534c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105350:	d012      	beq.n	8105378 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8105352:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105356:	d81a      	bhi.n	810538e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8105358:	2b00      	cmp	r3, #0
 810535a:	d022      	beq.n	81053a2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 810535c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8105360:	d115      	bne.n	810538e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105362:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105366:	3308      	adds	r3, #8
 8105368:	2101      	movs	r1, #1
 810536a:	4618      	mov	r0, r3
 810536c:	f002 f8b8 	bl	81074e0 <RCCEx_PLL2_Config>
 8105370:	4603      	mov	r3, r0
 8105372:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8105376:	e015      	b.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105378:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810537c:	3328      	adds	r3, #40	@ 0x28
 810537e:	2101      	movs	r1, #1
 8105380:	4618      	mov	r0, r3
 8105382:	f002 f95f 	bl	8107644 <RCCEx_PLL3_Config>
 8105386:	4603      	mov	r3, r0
 8105388:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 810538c:	e00a      	b.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 810538e:	2301      	movs	r3, #1
 8105390:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105394:	e006      	b.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8105396:	bf00      	nop
 8105398:	e004      	b.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810539a:	bf00      	nop
 810539c:	e002      	b.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 810539e:	bf00      	nop
 81053a0:	e000      	b.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81053a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 81053a4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81053a8:	2b00      	cmp	r3, #0
 81053aa:	d10b      	bne.n	81053c4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81053ac:	4bb7      	ldr	r3, [pc, #732]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81053ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81053b0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81053b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81053b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81053bc:	4ab3      	ldr	r2, [pc, #716]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81053be:	430b      	orrs	r3, r1
 81053c0:	6593      	str	r3, [r2, #88]	@ 0x58
 81053c2:	e003      	b.n	81053cc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81053c4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81053c8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(DSI)
  /*---------------------------- DSI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 81053cc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81053d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81053d4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 81053d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 81053dc:	2300      	movs	r3, #0
 81053de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 81053e2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 81053e6:	460b      	mov	r3, r1
 81053e8:	4313      	orrs	r3, r2
 81053ea:	d02a      	beq.n	8105442 <HAL_RCCEx_PeriphCLKConfig+0x716>
  {
    switch (PeriphClkInit->DsiClockSelection)
 81053ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81053f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81053f2:	2b00      	cmp	r3, #0
 81053f4:	d011      	beq.n	810541a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 81053f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81053fa:	d10a      	bne.n	8105412 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
    {

      case RCC_DSICLKSOURCE_PLL2: /* PLL2 is used as clock source for DSI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81053fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105400:	3308      	adds	r3, #8
 8105402:	2101      	movs	r1, #1
 8105404:	4618      	mov	r0, r3
 8105406:	f002 f86b 	bl	81074e0 <RCCEx_PLL2_Config>
 810540a:	4603      	mov	r3, r0
 810540c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* DSI clock source configuration done later after clock selection check */
        break;
 8105410:	e004      	b.n	810541c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        /* PHY is used as clock source for DSI*/
        /* DSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105412:	2301      	movs	r3, #1
 8105414:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105418:	e000      	b.n	810541c <HAL_RCCEx_PeriphCLKConfig+0x6f0>
        break;
 810541a:	bf00      	nop
    }

    if (ret == HAL_OK)
 810541c:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105420:	2b00      	cmp	r3, #0
 8105422:	d10a      	bne.n	810543a <HAL_RCCEx_PeriphCLKConfig+0x70e>
    {
      /* Set the source of DSI clock*/
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8105424:	4b99      	ldr	r3, [pc, #612]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105428:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 810542c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105432:	4a96      	ldr	r2, [pc, #600]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105434:	430b      	orrs	r3, r1
 8105436:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105438:	e003      	b.n	8105442 <HAL_RCCEx_PeriphCLKConfig+0x716>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810543a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810543e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8105442:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105446:	e9d3 2300 	ldrd	r2, r3, [r3]
 810544a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 810544e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8105452:	2300      	movs	r3, #0
 8105454:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8105458:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 810545c:	460b      	mov	r3, r1
 810545e:	4313      	orrs	r3, r2
 8105460:	d037      	beq.n	81054d2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8105462:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105466:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8105468:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810546c:	d00e      	beq.n	810548c <HAL_RCCEx_PeriphCLKConfig+0x760>
 810546e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105472:	d816      	bhi.n	81054a2 <HAL_RCCEx_PeriphCLKConfig+0x776>
 8105474:	2b00      	cmp	r3, #0
 8105476:	d018      	beq.n	81054aa <HAL_RCCEx_PeriphCLKConfig+0x77e>
 8105478:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810547c:	d111      	bne.n	81054a2 <HAL_RCCEx_PeriphCLKConfig+0x776>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810547e:	4b83      	ldr	r3, [pc, #524]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105482:	4a82      	ldr	r2, [pc, #520]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105484:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105488:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 810548a:	e00f      	b.n	81054ac <HAL_RCCEx_PeriphCLKConfig+0x780>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810548c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105490:	3308      	adds	r3, #8
 8105492:	2101      	movs	r1, #1
 8105494:	4618      	mov	r0, r3
 8105496:	f002 f823 	bl	81074e0 <RCCEx_PLL2_Config>
 810549a:	4603      	mov	r3, r0
 810549c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 81054a0:	e004      	b.n	81054ac <HAL_RCCEx_PeriphCLKConfig+0x780>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81054a2:	2301      	movs	r3, #1
 81054a4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81054a8:	e000      	b.n	81054ac <HAL_RCCEx_PeriphCLKConfig+0x780>
        break;
 81054aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 81054ac:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81054b0:	2b00      	cmp	r3, #0
 81054b2:	d10a      	bne.n	81054ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 81054b4:	4b75      	ldr	r3, [pc, #468]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81054b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81054b8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 81054bc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81054c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 81054c2:	4a72      	ldr	r2, [pc, #456]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81054c4:	430b      	orrs	r3, r1
 81054c6:	6513      	str	r3, [r2, #80]	@ 0x50
 81054c8:	e003      	b.n	81054d2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81054ca:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81054ce:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 81054d2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81054da:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 81054de:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 81054e2:	2300      	movs	r3, #0
 81054e4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 81054e8:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 81054ec:	460b      	mov	r3, r1
 81054ee:	4313      	orrs	r3, r2
 81054f0:	d03a      	beq.n	8105568 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    switch (PeriphClkInit->FmcClockSelection)
 81054f2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81054f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81054f8:	2b03      	cmp	r3, #3
 81054fa:	d81d      	bhi.n	8105538 <HAL_RCCEx_PeriphCLKConfig+0x80c>
 81054fc:	a201      	add	r2, pc, #4	@ (adr r2, 8105504 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 81054fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105502:	bf00      	nop
 8105504:	08105541 	.word	0x08105541
 8105508:	08105515 	.word	0x08105515
 810550c:	08105523 	.word	0x08105523
 8105510:	08105541 	.word	0x08105541
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105514:	4b5d      	ldr	r3, [pc, #372]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105518:	4a5c      	ldr	r2, [pc, #368]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810551a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810551e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8105520:	e00f      	b.n	8105542 <HAL_RCCEx_PeriphCLKConfig+0x816>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105522:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105526:	3308      	adds	r3, #8
 8105528:	2102      	movs	r1, #2
 810552a:	4618      	mov	r0, r3
 810552c:	f001 ffd8 	bl	81074e0 <RCCEx_PLL2_Config>
 8105530:	4603      	mov	r3, r0
 8105532:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8105536:	e004      	b.n	8105542 <HAL_RCCEx_PeriphCLKConfig+0x816>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8105538:	2301      	movs	r3, #1
 810553a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810553e:	e000      	b.n	8105542 <HAL_RCCEx_PeriphCLKConfig+0x816>
        break;
 8105540:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105542:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105546:	2b00      	cmp	r3, #0
 8105548:	d10a      	bne.n	8105560 <HAL_RCCEx_PeriphCLKConfig+0x834>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810554a:	4b50      	ldr	r3, [pc, #320]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810554c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810554e:	f023 0103 	bic.w	r1, r3, #3
 8105552:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105556:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8105558:	4a4c      	ldr	r2, [pc, #304]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810555a:	430b      	orrs	r3, r1
 810555c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 810555e:	e003      	b.n	8105568 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105560:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105564:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8105568:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810556c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105570:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8105574:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8105578:	2300      	movs	r3, #0
 810557a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 810557e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8105582:	460b      	mov	r3, r1
 8105584:	4313      	orrs	r3, r2
 8105586:	f000 80a0 	beq.w	81056ca <HAL_RCCEx_PeriphCLKConfig+0x99e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810558a:	4b41      	ldr	r3, [pc, #260]	@ (8105690 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 810558c:	681b      	ldr	r3, [r3, #0]
 810558e:	4a40      	ldr	r2, [pc, #256]	@ (8105690 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 8105590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8105594:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8105596:	f7fc ff6f 	bl	8102478 <HAL_GetTick>
 810559a:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810559e:	e00b      	b.n	81055b8 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81055a0:	f7fc ff6a 	bl	8102478 <HAL_GetTick>
 81055a4:	4602      	mov	r2, r0
 81055a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 81055aa:	1ad3      	subs	r3, r2, r3
 81055ac:	2b64      	cmp	r3, #100	@ 0x64
 81055ae:	d903      	bls.n	81055b8 <HAL_RCCEx_PeriphCLKConfig+0x88c>
      {
        ret = HAL_TIMEOUT;
 81055b0:	2303      	movs	r3, #3
 81055b2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81055b6:	e005      	b.n	81055c4 <HAL_RCCEx_PeriphCLKConfig+0x898>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81055b8:	4b35      	ldr	r3, [pc, #212]	@ (8105690 <HAL_RCCEx_PeriphCLKConfig+0x964>)
 81055ba:	681b      	ldr	r3, [r3, #0]
 81055bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81055c0:	2b00      	cmp	r3, #0
 81055c2:	d0ed      	beq.n	81055a0 <HAL_RCCEx_PeriphCLKConfig+0x874>
      }
    }

    if (ret == HAL_OK)
 81055c4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81055c8:	2b00      	cmp	r3, #0
 81055ca:	d17a      	bne.n	81056c2 <HAL_RCCEx_PeriphCLKConfig+0x996>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 81055cc:	4b2f      	ldr	r3, [pc, #188]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81055ce:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 81055d0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81055d4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81055d8:	4053      	eors	r3, r2
 81055da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 81055de:	2b00      	cmp	r3, #0
 81055e0:	d015      	beq.n	810560e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 81055e2:	4b2a      	ldr	r3, [pc, #168]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81055e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81055e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 81055ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 81055ee:	4b27      	ldr	r3, [pc, #156]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81055f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81055f2:	4a26      	ldr	r2, [pc, #152]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81055f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 81055f8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 81055fa:	4b24      	ldr	r3, [pc, #144]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 81055fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81055fe:	4a23      	ldr	r2, [pc, #140]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105600:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8105604:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8105606:	4a21      	ldr	r2, [pc, #132]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105608:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 810560c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 810560e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105612:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8105616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810561a:	d118      	bne.n	810564e <HAL_RCCEx_PeriphCLKConfig+0x922>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 810561c:	f7fc ff2c 	bl	8102478 <HAL_GetTick>
 8105620:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105624:	e00d      	b.n	8105642 <HAL_RCCEx_PeriphCLKConfig+0x916>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8105626:	f7fc ff27 	bl	8102478 <HAL_GetTick>
 810562a:	4602      	mov	r2, r0
 810562c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8105630:	1ad2      	subs	r2, r2, r3
 8105632:	f241 3388 	movw	r3, #5000	@ 0x1388
 8105636:	429a      	cmp	r2, r3
 8105638:	d903      	bls.n	8105642 <HAL_RCCEx_PeriphCLKConfig+0x916>
          {
            ret = HAL_TIMEOUT;
 810563a:	2303      	movs	r3, #3
 810563c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
            break;
 8105640:	e005      	b.n	810564e <HAL_RCCEx_PeriphCLKConfig+0x922>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105642:	4b12      	ldr	r3, [pc, #72]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8105646:	f003 0302 	and.w	r3, r3, #2
 810564a:	2b00      	cmp	r3, #0
 810564c:	d0eb      	beq.n	8105626 <HAL_RCCEx_PeriphCLKConfig+0x8fa>
          }
        }
      }

      if (ret == HAL_OK)
 810564e:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105652:	2b00      	cmp	r3, #0
 8105654:	d130      	bne.n	81056b8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8105656:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810565a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 810565e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8105662:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8105666:	d115      	bne.n	8105694 <HAL_RCCEx_PeriphCLKConfig+0x968>
 8105668:	4b08      	ldr	r3, [pc, #32]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 810566a:	691b      	ldr	r3, [r3, #16]
 810566c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8105670:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105674:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8105678:	091b      	lsrs	r3, r3, #4
 810567a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 810567e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8105682:	4a02      	ldr	r2, [pc, #8]	@ (810568c <HAL_RCCEx_PeriphCLKConfig+0x960>)
 8105684:	430b      	orrs	r3, r1
 8105686:	6113      	str	r3, [r2, #16]
 8105688:	e00a      	b.n	81056a0 <HAL_RCCEx_PeriphCLKConfig+0x974>
 810568a:	bf00      	nop
 810568c:	58024400 	.word	0x58024400
 8105690:	58024800 	.word	0x58024800
 8105694:	4bd4      	ldr	r3, [pc, #848]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8105696:	691b      	ldr	r3, [r3, #16]
 8105698:	4ad3      	ldr	r2, [pc, #844]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 810569a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 810569e:	6113      	str	r3, [r2, #16]
 81056a0:	4bd1      	ldr	r3, [pc, #836]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81056a2:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 81056a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81056a8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 81056ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81056b0:	4acd      	ldr	r2, [pc, #820]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81056b2:	430b      	orrs	r3, r1
 81056b4:	6713      	str	r3, [r2, #112]	@ 0x70
 81056b6:	e008      	b.n	81056ca <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81056b8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81056bc:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
 81056c0:	e003      	b.n	81056ca <HAL_RCCEx_PeriphCLKConfig+0x99e>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81056c2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81056c6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81056ca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81056ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 81056d2:	f002 0301 	and.w	r3, r2, #1
 81056d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 81056da:	2300      	movs	r3, #0
 81056dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 81056e0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 81056e4:	460b      	mov	r3, r1
 81056e6:	4313      	orrs	r3, r2
 81056e8:	f000 808b 	beq.w	8105802 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 81056ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81056f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81056f4:	2b28      	cmp	r3, #40	@ 0x28
 81056f6:	d86b      	bhi.n	81057d0 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 81056f8:	a201      	add	r2, pc, #4	@ (adr r2, 8105700 <HAL_RCCEx_PeriphCLKConfig+0x9d4>)
 81056fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81056fe:	bf00      	nop
 8105700:	081057d9 	.word	0x081057d9
 8105704:	081057d1 	.word	0x081057d1
 8105708:	081057d1 	.word	0x081057d1
 810570c:	081057d1 	.word	0x081057d1
 8105710:	081057d1 	.word	0x081057d1
 8105714:	081057d1 	.word	0x081057d1
 8105718:	081057d1 	.word	0x081057d1
 810571c:	081057d1 	.word	0x081057d1
 8105720:	081057a5 	.word	0x081057a5
 8105724:	081057d1 	.word	0x081057d1
 8105728:	081057d1 	.word	0x081057d1
 810572c:	081057d1 	.word	0x081057d1
 8105730:	081057d1 	.word	0x081057d1
 8105734:	081057d1 	.word	0x081057d1
 8105738:	081057d1 	.word	0x081057d1
 810573c:	081057d1 	.word	0x081057d1
 8105740:	081057bb 	.word	0x081057bb
 8105744:	081057d1 	.word	0x081057d1
 8105748:	081057d1 	.word	0x081057d1
 810574c:	081057d1 	.word	0x081057d1
 8105750:	081057d1 	.word	0x081057d1
 8105754:	081057d1 	.word	0x081057d1
 8105758:	081057d1 	.word	0x081057d1
 810575c:	081057d1 	.word	0x081057d1
 8105760:	081057d9 	.word	0x081057d9
 8105764:	081057d1 	.word	0x081057d1
 8105768:	081057d1 	.word	0x081057d1
 810576c:	081057d1 	.word	0x081057d1
 8105770:	081057d1 	.word	0x081057d1
 8105774:	081057d1 	.word	0x081057d1
 8105778:	081057d1 	.word	0x081057d1
 810577c:	081057d1 	.word	0x081057d1
 8105780:	081057d9 	.word	0x081057d9
 8105784:	081057d1 	.word	0x081057d1
 8105788:	081057d1 	.word	0x081057d1
 810578c:	081057d1 	.word	0x081057d1
 8105790:	081057d1 	.word	0x081057d1
 8105794:	081057d1 	.word	0x081057d1
 8105798:	081057d1 	.word	0x081057d1
 810579c:	081057d1 	.word	0x081057d1
 81057a0:	081057d9 	.word	0x081057d9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81057a4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81057a8:	3308      	adds	r3, #8
 81057aa:	2101      	movs	r1, #1
 81057ac:	4618      	mov	r0, r3
 81057ae:	f001 fe97 	bl	81074e0 <RCCEx_PLL2_Config>
 81057b2:	4603      	mov	r3, r0
 81057b4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81057b8:	e00f      	b.n	81057da <HAL_RCCEx_PeriphCLKConfig+0xaae>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81057ba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81057be:	3328      	adds	r3, #40	@ 0x28
 81057c0:	2101      	movs	r1, #1
 81057c2:	4618      	mov	r0, r3
 81057c4:	f001 ff3e 	bl	8107644 <RCCEx_PLL3_Config>
 81057c8:	4603      	mov	r3, r0
 81057ca:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81057ce:	e004      	b.n	81057da <HAL_RCCEx_PeriphCLKConfig+0xaae>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81057d0:	2301      	movs	r3, #1
 81057d2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81057d6:	e000      	b.n	81057da <HAL_RCCEx_PeriphCLKConfig+0xaae>
        break;
 81057d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81057da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81057de:	2b00      	cmp	r3, #0
 81057e0:	d10b      	bne.n	81057fa <HAL_RCCEx_PeriphCLKConfig+0xace>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 81057e2:	4b81      	ldr	r3, [pc, #516]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81057e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81057e6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 81057ea:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81057ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 81057f2:	4a7d      	ldr	r2, [pc, #500]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 81057f4:	430b      	orrs	r3, r1
 81057f6:	6553      	str	r3, [r2, #84]	@ 0x54
 81057f8:	e003      	b.n	8105802 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81057fa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81057fe:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8105802:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105806:	e9d3 2300 	ldrd	r2, r3, [r3]
 810580a:	f002 0302 	and.w	r3, r2, #2
 810580e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8105812:	2300      	movs	r3, #0
 8105814:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8105818:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 810581c:	460b      	mov	r3, r1
 810581e:	4313      	orrs	r3, r2
 8105820:	d042      	beq.n	81058a8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8105822:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105826:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8105828:	2b05      	cmp	r3, #5
 810582a:	d825      	bhi.n	8105878 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
 810582c:	a201      	add	r2, pc, #4	@ (adr r2, 8105834 <HAL_RCCEx_PeriphCLKConfig+0xb08>)
 810582e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105832:	bf00      	nop
 8105834:	08105881 	.word	0x08105881
 8105838:	0810584d 	.word	0x0810584d
 810583c:	08105863 	.word	0x08105863
 8105840:	08105881 	.word	0x08105881
 8105844:	08105881 	.word	0x08105881
 8105848:	08105881 	.word	0x08105881
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810584c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105850:	3308      	adds	r3, #8
 8105852:	2101      	movs	r1, #1
 8105854:	4618      	mov	r0, r3
 8105856:	f001 fe43 	bl	81074e0 <RCCEx_PLL2_Config>
 810585a:	4603      	mov	r3, r0
 810585c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8105860:	e00f      	b.n	8105882 <HAL_RCCEx_PeriphCLKConfig+0xb56>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105862:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105866:	3328      	adds	r3, #40	@ 0x28
 8105868:	2101      	movs	r1, #1
 810586a:	4618      	mov	r0, r3
 810586c:	f001 feea 	bl	8107644 <RCCEx_PLL3_Config>
 8105870:	4603      	mov	r3, r0
 8105872:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8105876:	e004      	b.n	8105882 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105878:	2301      	movs	r3, #1
 810587a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 810587e:	e000      	b.n	8105882 <HAL_RCCEx_PeriphCLKConfig+0xb56>
        break;
 8105880:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105882:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105886:	2b00      	cmp	r3, #0
 8105888:	d10a      	bne.n	81058a0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 810588a:	4b57      	ldr	r3, [pc, #348]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 810588c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810588e:	f023 0107 	bic.w	r1, r3, #7
 8105892:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105896:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8105898:	4a53      	ldr	r2, [pc, #332]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 810589a:	430b      	orrs	r3, r1
 810589c:	6553      	str	r3, [r2, #84]	@ 0x54
 810589e:	e003      	b.n	81058a8 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81058a0:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81058a4:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81058a8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81058ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 81058b0:	f002 0304 	and.w	r3, r2, #4
 81058b4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 81058b8:	2300      	movs	r3, #0
 81058ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 81058be:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 81058c2:	460b      	mov	r3, r1
 81058c4:	4313      	orrs	r3, r2
 81058c6:	d044      	beq.n	8105952 <HAL_RCCEx_PeriphCLKConfig+0xc26>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81058c8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81058cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81058d0:	2b05      	cmp	r3, #5
 81058d2:	d825      	bhi.n	8105920 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 81058d4:	a201      	add	r2, pc, #4	@ (adr r2, 81058dc <HAL_RCCEx_PeriphCLKConfig+0xbb0>)
 81058d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81058da:	bf00      	nop
 81058dc:	08105929 	.word	0x08105929
 81058e0:	081058f5 	.word	0x081058f5
 81058e4:	0810590b 	.word	0x0810590b
 81058e8:	08105929 	.word	0x08105929
 81058ec:	08105929 	.word	0x08105929
 81058f0:	08105929 	.word	0x08105929
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81058f4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81058f8:	3308      	adds	r3, #8
 81058fa:	2101      	movs	r1, #1
 81058fc:	4618      	mov	r0, r3
 81058fe:	f001 fdef 	bl	81074e0 <RCCEx_PLL2_Config>
 8105902:	4603      	mov	r3, r0
 8105904:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8105908:	e00f      	b.n	810592a <HAL_RCCEx_PeriphCLKConfig+0xbfe>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810590a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810590e:	3328      	adds	r3, #40	@ 0x28
 8105910:	2101      	movs	r1, #1
 8105912:	4618      	mov	r0, r3
 8105914:	f001 fe96 	bl	8107644 <RCCEx_PLL3_Config>
 8105918:	4603      	mov	r3, r0
 810591a:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810591e:	e004      	b.n	810592a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105920:	2301      	movs	r3, #1
 8105922:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105926:	e000      	b.n	810592a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
        break;
 8105928:	bf00      	nop
    }

    if (ret == HAL_OK)
 810592a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810592e:	2b00      	cmp	r3, #0
 8105930:	d10b      	bne.n	810594a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8105932:	4b2d      	ldr	r3, [pc, #180]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8105934:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105936:	f023 0107 	bic.w	r1, r3, #7
 810593a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 810593e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8105942:	4a29      	ldr	r2, [pc, #164]	@ (81059e8 <HAL_RCCEx_PeriphCLKConfig+0xcbc>)
 8105944:	430b      	orrs	r3, r1
 8105946:	6593      	str	r3, [r2, #88]	@ 0x58
 8105948:	e003      	b.n	8105952 <HAL_RCCEx_PeriphCLKConfig+0xc26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810594a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810594e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8105952:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105956:	e9d3 2300 	ldrd	r2, r3, [r3]
 810595a:	f002 0320 	and.w	r3, r2, #32
 810595e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8105962:	2300      	movs	r3, #0
 8105964:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8105968:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 810596c:	460b      	mov	r3, r1
 810596e:	4313      	orrs	r3, r2
 8105970:	d057      	beq.n	8105a22 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8105972:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105976:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 810597a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810597e:	d035      	beq.n	81059ec <HAL_RCCEx_PeriphCLKConfig+0xcc0>
 8105980:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8105984:	d82c      	bhi.n	81059e0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8105986:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810598a:	d031      	beq.n	81059f0 <HAL_RCCEx_PeriphCLKConfig+0xcc4>
 810598c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105990:	d826      	bhi.n	81059e0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8105992:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8105996:	d02d      	beq.n	81059f4 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
 8105998:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 810599c:	d820      	bhi.n	81059e0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 810599e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81059a2:	d012      	beq.n	81059ca <HAL_RCCEx_PeriphCLKConfig+0xc9e>
 81059a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81059a8:	d81a      	bhi.n	81059e0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 81059aa:	2b00      	cmp	r3, #0
 81059ac:	d024      	beq.n	81059f8 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 81059ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81059b2:	d115      	bne.n	81059e0 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81059b4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81059b8:	3308      	adds	r3, #8
 81059ba:	2100      	movs	r1, #0
 81059bc:	4618      	mov	r0, r3
 81059be:	f001 fd8f 	bl	81074e0 <RCCEx_PLL2_Config>
 81059c2:	4603      	mov	r3, r0
 81059c4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81059c8:	e017      	b.n	81059fa <HAL_RCCEx_PeriphCLKConfig+0xcce>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81059ca:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81059ce:	3328      	adds	r3, #40	@ 0x28
 81059d0:	2102      	movs	r1, #2
 81059d2:	4618      	mov	r0, r3
 81059d4:	f001 fe36 	bl	8107644 <RCCEx_PLL3_Config>
 81059d8:	4603      	mov	r3, r0
 81059da:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81059de:	e00c      	b.n	81059fa <HAL_RCCEx_PeriphCLKConfig+0xcce>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81059e0:	2301      	movs	r3, #1
 81059e2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 81059e6:	e008      	b.n	81059fa <HAL_RCCEx_PeriphCLKConfig+0xcce>
 81059e8:	58024400 	.word	0x58024400
        break;
 81059ec:	bf00      	nop
 81059ee:	e004      	b.n	81059fa <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 81059f0:	bf00      	nop
 81059f2:	e002      	b.n	81059fa <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 81059f4:	bf00      	nop
 81059f6:	e000      	b.n	81059fa <HAL_RCCEx_PeriphCLKConfig+0xcce>
        break;
 81059f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 81059fa:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81059fe:	2b00      	cmp	r3, #0
 8105a00:	d10b      	bne.n	8105a1a <HAL_RCCEx_PeriphCLKConfig+0xcee>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8105a02:	4bc2      	ldr	r3, [pc, #776]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105a06:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8105a0a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8105a12:	4abe      	ldr	r2, [pc, #760]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105a14:	430b      	orrs	r3, r1
 8105a16:	6553      	str	r3, [r2, #84]	@ 0x54
 8105a18:	e003      	b.n	8105a22 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105a1a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105a1e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8105a22:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105a2a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8105a2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8105a32:	2300      	movs	r3, #0
 8105a34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8105a38:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8105a3c:	460b      	mov	r3, r1
 8105a3e:	4313      	orrs	r3, r2
 8105a40:	d055      	beq.n	8105aee <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8105a42:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105a46:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8105a4a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8105a4e:	d033      	beq.n	8105ab8 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
 8105a50:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8105a54:	d82c      	bhi.n	8105ab0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8105a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105a5a:	d02f      	beq.n	8105abc <HAL_RCCEx_PeriphCLKConfig+0xd90>
 8105a5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105a60:	d826      	bhi.n	8105ab0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8105a62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8105a66:	d02b      	beq.n	8105ac0 <HAL_RCCEx_PeriphCLKConfig+0xd94>
 8105a68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8105a6c:	d820      	bhi.n	8105ab0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8105a6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8105a72:	d012      	beq.n	8105a9a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
 8105a74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8105a78:	d81a      	bhi.n	8105ab0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
 8105a7a:	2b00      	cmp	r3, #0
 8105a7c:	d022      	beq.n	8105ac4 <HAL_RCCEx_PeriphCLKConfig+0xd98>
 8105a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8105a82:	d115      	bne.n	8105ab0 <HAL_RCCEx_PeriphCLKConfig+0xd84>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105a84:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105a88:	3308      	adds	r3, #8
 8105a8a:	2100      	movs	r1, #0
 8105a8c:	4618      	mov	r0, r3
 8105a8e:	f001 fd27 	bl	81074e0 <RCCEx_PLL2_Config>
 8105a92:	4603      	mov	r3, r0
 8105a94:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8105a98:	e015      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105a9a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105a9e:	3328      	adds	r3, #40	@ 0x28
 8105aa0:	2102      	movs	r1, #2
 8105aa2:	4618      	mov	r0, r3
 8105aa4:	f001 fdce 	bl	8107644 <RCCEx_PLL3_Config>
 8105aa8:	4603      	mov	r3, r0
 8105aaa:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8105aae:	e00a      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105ab0:	2301      	movs	r3, #1
 8105ab2:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105ab6:	e006      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8105ab8:	bf00      	nop
 8105aba:	e004      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8105abc:	bf00      	nop
 8105abe:	e002      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8105ac0:	bf00      	nop
 8105ac2:	e000      	b.n	8105ac6 <HAL_RCCEx_PeriphCLKConfig+0xd9a>
        break;
 8105ac4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105ac6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105aca:	2b00      	cmp	r3, #0
 8105acc:	d10b      	bne.n	8105ae6 <HAL_RCCEx_PeriphCLKConfig+0xdba>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8105ace:	4b8f      	ldr	r3, [pc, #572]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105ad2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8105ad6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105ada:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8105ade:	4a8b      	ldr	r2, [pc, #556]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105ae0:	430b      	orrs	r3, r1
 8105ae2:	6593      	str	r3, [r2, #88]	@ 0x58
 8105ae4:	e003      	b.n	8105aee <HAL_RCCEx_PeriphCLKConfig+0xdc2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ae6:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105aea:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8105aee:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105af6:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8105afa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8105afe:	2300      	movs	r3, #0
 8105b00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8105b04:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8105b08:	460b      	mov	r3, r1
 8105b0a:	4313      	orrs	r3, r2
 8105b0c:	d055      	beq.n	8105bba <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8105b0e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105b12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8105b16:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8105b1a:	d033      	beq.n	8105b84 <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8105b1c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8105b20:	d82c      	bhi.n	8105b7c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8105b22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8105b26:	d02f      	beq.n	8105b88 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8105b28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8105b2c:	d826      	bhi.n	8105b7c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8105b2e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8105b32:	d02b      	beq.n	8105b8c <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8105b34:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8105b38:	d820      	bhi.n	8105b7c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8105b3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105b3e:	d012      	beq.n	8105b66 <HAL_RCCEx_PeriphCLKConfig+0xe3a>
 8105b40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105b44:	d81a      	bhi.n	8105b7c <HAL_RCCEx_PeriphCLKConfig+0xe50>
 8105b46:	2b00      	cmp	r3, #0
 8105b48:	d022      	beq.n	8105b90 <HAL_RCCEx_PeriphCLKConfig+0xe64>
 8105b4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105b4e:	d115      	bne.n	8105b7c <HAL_RCCEx_PeriphCLKConfig+0xe50>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105b50:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105b54:	3308      	adds	r3, #8
 8105b56:	2100      	movs	r1, #0
 8105b58:	4618      	mov	r0, r3
 8105b5a:	f001 fcc1 	bl	81074e0 <RCCEx_PLL2_Config>
 8105b5e:	4603      	mov	r3, r0
 8105b60:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8105b64:	e015      	b.n	8105b92 <HAL_RCCEx_PeriphCLKConfig+0xe66>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105b66:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105b6a:	3328      	adds	r3, #40	@ 0x28
 8105b6c:	2102      	movs	r1, #2
 8105b6e:	4618      	mov	r0, r3
 8105b70:	f001 fd68 	bl	8107644 <RCCEx_PLL3_Config>
 8105b74:	4603      	mov	r3, r0
 8105b76:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8105b7a:	e00a      	b.n	8105b92 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105b7c:	2301      	movs	r3, #1
 8105b7e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105b82:	e006      	b.n	8105b92 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8105b84:	bf00      	nop
 8105b86:	e004      	b.n	8105b92 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8105b88:	bf00      	nop
 8105b8a:	e002      	b.n	8105b92 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8105b8c:	bf00      	nop
 8105b8e:	e000      	b.n	8105b92 <HAL_RCCEx_PeriphCLKConfig+0xe66>
        break;
 8105b90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105b92:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105b96:	2b00      	cmp	r3, #0
 8105b98:	d10b      	bne.n	8105bb2 <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8105b9a:	4b5c      	ldr	r3, [pc, #368]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105b9e:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8105ba2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105ba6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8105baa:	4a58      	ldr	r2, [pc, #352]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105bac:	430b      	orrs	r3, r1
 8105bae:	6593      	str	r3, [r2, #88]	@ 0x58
 8105bb0:	e003      	b.n	8105bba <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105bb2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105bb6:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8105bba:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105bc2:	f002 0308 	and.w	r3, r2, #8
 8105bc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8105bca:	2300      	movs	r3, #0
 8105bcc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8105bd0:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8105bd4:	460b      	mov	r3, r1
 8105bd6:	4313      	orrs	r3, r2
 8105bd8:	d01e      	beq.n	8105c18 <HAL_RCCEx_PeriphCLKConfig+0xeec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8105bda:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8105be2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105be6:	d10c      	bne.n	8105c02 <HAL_RCCEx_PeriphCLKConfig+0xed6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105be8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105bec:	3328      	adds	r3, #40	@ 0x28
 8105bee:	2102      	movs	r1, #2
 8105bf0:	4618      	mov	r0, r3
 8105bf2:	f001 fd27 	bl	8107644 <RCCEx_PLL3_Config>
 8105bf6:	4603      	mov	r3, r0
 8105bf8:	2b00      	cmp	r3, #0
 8105bfa:	d002      	beq.n	8105c02 <HAL_RCCEx_PeriphCLKConfig+0xed6>
      {
        status = HAL_ERROR;
 8105bfc:	2301      	movs	r3, #1
 8105bfe:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8105c02:	4b42      	ldr	r3, [pc, #264]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105c04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105c06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8105c0a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8105c12:	4a3e      	ldr	r2, [pc, #248]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105c14:	430b      	orrs	r3, r1
 8105c16:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8105c18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c20:	f002 0310 	and.w	r3, r2, #16
 8105c24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8105c28:	2300      	movs	r3, #0
 8105c2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8105c2e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8105c32:	460b      	mov	r3, r1
 8105c34:	4313      	orrs	r3, r2
 8105c36:	d01e      	beq.n	8105c76 <HAL_RCCEx_PeriphCLKConfig+0xf4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8105c38:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105c3c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8105c40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105c44:	d10c      	bne.n	8105c60 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105c46:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105c4a:	3328      	adds	r3, #40	@ 0x28
 8105c4c:	2102      	movs	r1, #2
 8105c4e:	4618      	mov	r0, r3
 8105c50:	f001 fcf8 	bl	8107644 <RCCEx_PLL3_Config>
 8105c54:	4603      	mov	r3, r0
 8105c56:	2b00      	cmp	r3, #0
 8105c58:	d002      	beq.n	8105c60 <HAL_RCCEx_PeriphCLKConfig+0xf34>
      {
        status = HAL_ERROR;
 8105c5a:	2301      	movs	r3, #1
 8105c5c:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8105c60:	4b2a      	ldr	r3, [pc, #168]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105c64:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8105c68:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105c6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8105c70:	4a26      	ldr	r2, [pc, #152]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105c72:	430b      	orrs	r3, r1
 8105c74:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8105c76:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c7e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8105c82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8105c86:	2300      	movs	r3, #0
 8105c88:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8105c8c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8105c90:	460b      	mov	r3, r1
 8105c92:	4313      	orrs	r3, r2
 8105c94:	d040      	beq.n	8105d18 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8105c96:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105c9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8105c9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105ca2:	d022      	beq.n	8105cea <HAL_RCCEx_PeriphCLKConfig+0xfbe>
 8105ca4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8105ca8:	d81b      	bhi.n	8105ce2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8105caa:	2b00      	cmp	r3, #0
 8105cac:	d003      	beq.n	8105cb6 <HAL_RCCEx_PeriphCLKConfig+0xf8a>
 8105cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105cb2:	d00b      	beq.n	8105ccc <HAL_RCCEx_PeriphCLKConfig+0xfa0>
 8105cb4:	e015      	b.n	8105ce2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105cb6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105cba:	3308      	adds	r3, #8
 8105cbc:	2100      	movs	r1, #0
 8105cbe:	4618      	mov	r0, r3
 8105cc0:	f001 fc0e 	bl	81074e0 <RCCEx_PLL2_Config>
 8105cc4:	4603      	mov	r3, r0
 8105cc6:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8105cca:	e00f      	b.n	8105cec <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105ccc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105cd0:	3328      	adds	r3, #40	@ 0x28
 8105cd2:	2102      	movs	r1, #2
 8105cd4:	4618      	mov	r0, r3
 8105cd6:	f001 fcb5 	bl	8107644 <RCCEx_PLL3_Config>
 8105cda:	4603      	mov	r3, r0
 8105cdc:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8105ce0:	e004      	b.n	8105cec <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105ce2:	2301      	movs	r3, #1
 8105ce4:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105ce8:	e000      	b.n	8105cec <HAL_RCCEx_PeriphCLKConfig+0xfc0>
        break;
 8105cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105cec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105cf0:	2b00      	cmp	r3, #0
 8105cf2:	d10d      	bne.n	8105d10 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8105cf4:	4b05      	ldr	r3, [pc, #20]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105cf8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8105cfc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105d00:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8105d04:	4a01      	ldr	r2, [pc, #4]	@ (8105d0c <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8105d06:	430b      	orrs	r3, r1
 8105d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8105d0a:	e005      	b.n	8105d18 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8105d0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105d10:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105d14:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8105d18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105d20:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8105d24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8105d26:	2300      	movs	r3, #0
 8105d28:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8105d2a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8105d2e:	460b      	mov	r3, r1
 8105d30:	4313      	orrs	r3, r2
 8105d32:	d03b      	beq.n	8105dac <HAL_RCCEx_PeriphCLKConfig+0x1080>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8105d34:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105d38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8105d3c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105d40:	d01f      	beq.n	8105d82 <HAL_RCCEx_PeriphCLKConfig+0x1056>
 8105d42:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105d46:	d818      	bhi.n	8105d7a <HAL_RCCEx_PeriphCLKConfig+0x104e>
 8105d48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105d4c:	d003      	beq.n	8105d56 <HAL_RCCEx_PeriphCLKConfig+0x102a>
 8105d4e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105d52:	d007      	beq.n	8105d64 <HAL_RCCEx_PeriphCLKConfig+0x1038>
 8105d54:	e011      	b.n	8105d7a <HAL_RCCEx_PeriphCLKConfig+0x104e>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105d56:	4b64      	ldr	r3, [pc, #400]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105d5a:	4a63      	ldr	r2, [pc, #396]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105d5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105d60:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8105d62:	e00f      	b.n	8105d84 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105d64:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105d68:	3328      	adds	r3, #40	@ 0x28
 8105d6a:	2101      	movs	r1, #1
 8105d6c:	4618      	mov	r0, r3
 8105d6e:	f001 fc69 	bl	8107644 <RCCEx_PLL3_Config>
 8105d72:	4603      	mov	r3, r0
 8105d74:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* USB clock source configuration done later after clock selection check */
        break;
 8105d78:	e004      	b.n	8105d84 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105d7a:	2301      	movs	r3, #1
 8105d7c:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105d80:	e000      	b.n	8105d84 <HAL_RCCEx_PeriphCLKConfig+0x1058>
        break;
 8105d82:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105d84:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105d88:	2b00      	cmp	r3, #0
 8105d8a:	d10b      	bne.n	8105da4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8105d8c:	4b56      	ldr	r3, [pc, #344]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105d90:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8105d94:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8105d9c:	4a52      	ldr	r2, [pc, #328]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105d9e:	430b      	orrs	r3, r1
 8105da0:	6553      	str	r3, [r2, #84]	@ 0x54
 8105da2:	e003      	b.n	8105dac <HAL_RCCEx_PeriphCLKConfig+0x1080>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105da4:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105da8:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8105dac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105db4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8105db8:	673b      	str	r3, [r7, #112]	@ 0x70
 8105dba:	2300      	movs	r3, #0
 8105dbc:	677b      	str	r3, [r7, #116]	@ 0x74
 8105dbe:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8105dc2:	460b      	mov	r3, r1
 8105dc4:	4313      	orrs	r3, r2
 8105dc6:	d031      	beq.n	8105e2c <HAL_RCCEx_PeriphCLKConfig+0x1100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8105dc8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105dce:	2b00      	cmp	r3, #0
 8105dd0:	d003      	beq.n	8105dda <HAL_RCCEx_PeriphCLKConfig+0x10ae>
 8105dd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8105dd6:	d007      	beq.n	8105de8 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8105dd8:	e011      	b.n	8105dfe <HAL_RCCEx_PeriphCLKConfig+0x10d2>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105dda:	4b43      	ldr	r3, [pc, #268]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105dde:	4a42      	ldr	r2, [pc, #264]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105de0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8105de6:	e00e      	b.n	8105e06 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105de8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105dec:	3308      	adds	r3, #8
 8105dee:	2102      	movs	r1, #2
 8105df0:	4618      	mov	r0, r3
 8105df2:	f001 fb75 	bl	81074e0 <RCCEx_PLL2_Config>
 8105df6:	4603      	mov	r3, r0
 8105df8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8105dfc:	e003      	b.n	8105e06 <HAL_RCCEx_PeriphCLKConfig+0x10da>

      default:
        ret = HAL_ERROR;
 8105dfe:	2301      	movs	r3, #1
 8105e00:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105e04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105e06:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105e0a:	2b00      	cmp	r3, #0
 8105e0c:	d10a      	bne.n	8105e24 <HAL_RCCEx_PeriphCLKConfig+0x10f8>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105e0e:	4b36      	ldr	r3, [pc, #216]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105e10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105e12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8105e16:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105e1c:	4a32      	ldr	r2, [pc, #200]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105e1e:	430b      	orrs	r3, r1
 8105e20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105e22:	e003      	b.n	8105e2c <HAL_RCCEx_PeriphCLKConfig+0x1100>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105e24:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105e28:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8105e2c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105e34:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8105e38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8105e3a:	2300      	movs	r3, #0
 8105e3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8105e3e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8105e42:	460b      	mov	r3, r1
 8105e44:	4313      	orrs	r3, r2
 8105e46:	d00c      	beq.n	8105e62 <HAL_RCCEx_PeriphCLKConfig+0x1136>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105e48:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105e4c:	3328      	adds	r3, #40	@ 0x28
 8105e4e:	2102      	movs	r1, #2
 8105e50:	4618      	mov	r0, r3
 8105e52:	f001 fbf7 	bl	8107644 <RCCEx_PLL3_Config>
 8105e56:	4603      	mov	r3, r0
 8105e58:	2b00      	cmp	r3, #0
 8105e5a:	d002      	beq.n	8105e62 <HAL_RCCEx_PeriphCLKConfig+0x1136>
    {
      status = HAL_ERROR;
 8105e5c:	2301      	movs	r3, #1
 8105e5e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8105e62:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105e6a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8105e6e:	663b      	str	r3, [r7, #96]	@ 0x60
 8105e70:	2300      	movs	r3, #0
 8105e72:	667b      	str	r3, [r7, #100]	@ 0x64
 8105e74:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8105e78:	460b      	mov	r3, r1
 8105e7a:	4313      	orrs	r3, r2
 8105e7c:	d03a      	beq.n	8105ef4 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
  {

    switch (PeriphClkInit->RngClockSelection)
 8105e7e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105e82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105e86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8105e8a:	d018      	beq.n	8105ebe <HAL_RCCEx_PeriphCLKConfig+0x1192>
 8105e8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8105e90:	d811      	bhi.n	8105eb6 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8105e92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8105e96:	d014      	beq.n	8105ec2 <HAL_RCCEx_PeriphCLKConfig+0x1196>
 8105e98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8105e9c:	d80b      	bhi.n	8105eb6 <HAL_RCCEx_PeriphCLKConfig+0x118a>
 8105e9e:	2b00      	cmp	r3, #0
 8105ea0:	d011      	beq.n	8105ec6 <HAL_RCCEx_PeriphCLKConfig+0x119a>
 8105ea2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105ea6:	d106      	bne.n	8105eb6 <HAL_RCCEx_PeriphCLKConfig+0x118a>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105eac:	4a0e      	ldr	r2, [pc, #56]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105eae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105eb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8105eb4:	e008      	b.n	8105ec8 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105eb6:	2301      	movs	r3, #1
 8105eb8:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
        break;
 8105ebc:	e004      	b.n	8105ec8 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8105ebe:	bf00      	nop
 8105ec0:	e002      	b.n	8105ec8 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8105ec2:	bf00      	nop
 8105ec4:	e000      	b.n	8105ec8 <HAL_RCCEx_PeriphCLKConfig+0x119c>
        break;
 8105ec6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105ec8:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105ecc:	2b00      	cmp	r3, #0
 8105ece:	d10d      	bne.n	8105eec <HAL_RCCEx_PeriphCLKConfig+0x11c0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105ed0:	4b05      	ldr	r3, [pc, #20]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8105ed4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8105ed8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8105ee0:	4a01      	ldr	r2, [pc, #4]	@ (8105ee8 <HAL_RCCEx_PeriphCLKConfig+0x11bc>)
 8105ee2:	430b      	orrs	r3, r1
 8105ee4:	6553      	str	r3, [r2, #84]	@ 0x54
 8105ee6:	e005      	b.n	8105ef4 <HAL_RCCEx_PeriphCLKConfig+0x11c8>
 8105ee8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105eec:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8105ef0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105ef4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105efc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8105f00:	65bb      	str	r3, [r7, #88]	@ 0x58
 8105f02:	2300      	movs	r3, #0
 8105f04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8105f06:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8105f0a:	460b      	mov	r3, r1
 8105f0c:	4313      	orrs	r3, r2
 8105f0e:	d009      	beq.n	8105f24 <HAL_RCCEx_PeriphCLKConfig+0x11f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105f10:	4baa      	ldr	r3, [pc, #680]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105f12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105f14:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8105f18:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105f1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8105f1e:	4aa7      	ldr	r2, [pc, #668]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105f20:	430b      	orrs	r3, r1
 8105f22:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8105f24:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f2c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8105f30:	653b      	str	r3, [r7, #80]	@ 0x50
 8105f32:	2300      	movs	r3, #0
 8105f34:	657b      	str	r3, [r7, #84]	@ 0x54
 8105f36:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8105f3a:	460b      	mov	r3, r1
 8105f3c:	4313      	orrs	r3, r2
 8105f3e:	d00a      	beq.n	8105f56 <HAL_RCCEx_PeriphCLKConfig+0x122a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8105f40:	4b9e      	ldr	r3, [pc, #632]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105f42:	691b      	ldr	r3, [r3, #16]
 8105f44:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8105f48:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105f4c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8105f50:	4a9a      	ldr	r2, [pc, #616]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105f52:	430b      	orrs	r3, r1
 8105f54:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8105f56:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f5e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8105f62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8105f64:	2300      	movs	r3, #0
 8105f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8105f68:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8105f6c:	460b      	mov	r3, r1
 8105f6e:	4313      	orrs	r3, r2
 8105f70:	d009      	beq.n	8105f86 <HAL_RCCEx_PeriphCLKConfig+0x125a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8105f72:	4b92      	ldr	r3, [pc, #584]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105f74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105f76:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8105f7a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8105f80:	4a8e      	ldr	r2, [pc, #568]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105f82:	430b      	orrs	r3, r1
 8105f84:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8105f86:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f8e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8105f92:	643b      	str	r3, [r7, #64]	@ 0x40
 8105f94:	2300      	movs	r3, #0
 8105f96:	647b      	str	r3, [r7, #68]	@ 0x44
 8105f98:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8105f9c:	460b      	mov	r3, r1
 8105f9e:	4313      	orrs	r3, r2
 8105fa0:	d00e      	beq.n	8105fc0 <HAL_RCCEx_PeriphCLKConfig+0x1294>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105fa2:	4b86      	ldr	r3, [pc, #536]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105fa4:	691b      	ldr	r3, [r3, #16]
 8105fa6:	4a85      	ldr	r2, [pc, #532]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105fa8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8105fac:	6113      	str	r3, [r2, #16]
 8105fae:	4b83      	ldr	r3, [pc, #524]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105fb0:	6919      	ldr	r1, [r3, #16]
 8105fb2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105fb6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8105fba:	4a80      	ldr	r2, [pc, #512]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105fbc:	430b      	orrs	r3, r1
 8105fbe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105fc0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105fc8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8105fcc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8105fce:	2300      	movs	r3, #0
 8105fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8105fd2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8105fd6:	460b      	mov	r3, r1
 8105fd8:	4313      	orrs	r3, r2
 8105fda:	d009      	beq.n	8105ff0 <HAL_RCCEx_PeriphCLKConfig+0x12c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8105fdc:	4b77      	ldr	r3, [pc, #476]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105fde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105fe0:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8105fe4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105fe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105fea:	4a74      	ldr	r2, [pc, #464]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 8105fec:	430b      	orrs	r3, r1
 8105fee:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8105ff0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8105ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105ff8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8105ffc:	633b      	str	r3, [r7, #48]	@ 0x30
 8105ffe:	2300      	movs	r3, #0
 8106000:	637b      	str	r3, [r7, #52]	@ 0x34
 8106002:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8106006:	460b      	mov	r3, r1
 8106008:	4313      	orrs	r3, r2
 810600a:	d00a      	beq.n	8106022 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 810600c:	4b6b      	ldr	r3, [pc, #428]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810600e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106010:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8106014:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 810601c:	4a67      	ldr	r2, [pc, #412]	@ (81061bc <HAL_RCCEx_PeriphCLKConfig+0x1490>)
 810601e:	430b      	orrs	r3, r1
 8106020:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8106022:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106026:	e9d3 2300 	ldrd	r2, r3, [r3]
 810602a:	2100      	movs	r1, #0
 810602c:	62b9      	str	r1, [r7, #40]	@ 0x28
 810602e:	f003 0301 	and.w	r3, r3, #1
 8106032:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8106034:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8106038:	460b      	mov	r3, r1
 810603a:	4313      	orrs	r3, r2
 810603c:	d011      	beq.n	8106062 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810603e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106042:	3308      	adds	r3, #8
 8106044:	2100      	movs	r1, #0
 8106046:	4618      	mov	r0, r3
 8106048:	f001 fa4a 	bl	81074e0 <RCCEx_PLL2_Config>
 810604c:	4603      	mov	r3, r0
 810604e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8106052:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8106056:	2b00      	cmp	r3, #0
 8106058:	d003      	beq.n	8106062 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810605a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810605e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8106062:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106066:	e9d3 2300 	ldrd	r2, r3, [r3]
 810606a:	2100      	movs	r1, #0
 810606c:	6239      	str	r1, [r7, #32]
 810606e:	f003 0302 	and.w	r3, r3, #2
 8106072:	627b      	str	r3, [r7, #36]	@ 0x24
 8106074:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8106078:	460b      	mov	r3, r1
 810607a:	4313      	orrs	r3, r2
 810607c:	d011      	beq.n	81060a2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810607e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106082:	3308      	adds	r3, #8
 8106084:	2101      	movs	r1, #1
 8106086:	4618      	mov	r0, r3
 8106088:	f001 fa2a 	bl	81074e0 <RCCEx_PLL2_Config>
 810608c:	4603      	mov	r3, r0
 810608e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8106092:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8106096:	2b00      	cmp	r3, #0
 8106098:	d003      	beq.n	81060a2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810609a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810609e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 81060a2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81060a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81060aa:	2100      	movs	r1, #0
 81060ac:	61b9      	str	r1, [r7, #24]
 81060ae:	f003 0304 	and.w	r3, r3, #4
 81060b2:	61fb      	str	r3, [r7, #28]
 81060b4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 81060b8:	460b      	mov	r3, r1
 81060ba:	4313      	orrs	r3, r2
 81060bc:	d011      	beq.n	81060e2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81060be:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81060c2:	3308      	adds	r3, #8
 81060c4:	2102      	movs	r1, #2
 81060c6:	4618      	mov	r0, r3
 81060c8:	f001 fa0a 	bl	81074e0 <RCCEx_PLL2_Config>
 81060cc:	4603      	mov	r3, r0
 81060ce:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 81060d2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81060d6:	2b00      	cmp	r3, #0
 81060d8:	d003      	beq.n	81060e2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 81060da:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 81060de:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 81060e2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81060e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 81060ea:	2100      	movs	r1, #0
 81060ec:	6139      	str	r1, [r7, #16]
 81060ee:	f003 0308 	and.w	r3, r3, #8
 81060f2:	617b      	str	r3, [r7, #20]
 81060f4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 81060f8:	460b      	mov	r3, r1
 81060fa:	4313      	orrs	r3, r2
 81060fc:	d011      	beq.n	8106122 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81060fe:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106102:	3328      	adds	r3, #40	@ 0x28
 8106104:	2100      	movs	r1, #0
 8106106:	4618      	mov	r0, r3
 8106108:	f001 fa9c 	bl	8107644 <RCCEx_PLL3_Config>
 810610c:	4603      	mov	r3, r0
 810610e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
  
    if (ret == HAL_OK)
 8106112:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8106116:	2b00      	cmp	r3, #0
 8106118:	d003      	beq.n	8106122 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810611a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810611e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8106122:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106126:	e9d3 2300 	ldrd	r2, r3, [r3]
 810612a:	2100      	movs	r1, #0
 810612c:	60b9      	str	r1, [r7, #8]
 810612e:	f003 0310 	and.w	r3, r3, #16
 8106132:	60fb      	str	r3, [r7, #12]
 8106134:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8106138:	460b      	mov	r3, r1
 810613a:	4313      	orrs	r3, r2
 810613c:	d011      	beq.n	8106162 <HAL_RCCEx_PeriphCLKConfig+0x1436>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810613e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106142:	3328      	adds	r3, #40	@ 0x28
 8106144:	2101      	movs	r1, #1
 8106146:	4618      	mov	r0, r3
 8106148:	f001 fa7c 	bl	8107644 <RCCEx_PLL3_Config>
 810614c:	4603      	mov	r3, r0
 810614e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8106152:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8106156:	2b00      	cmp	r3, #0
 8106158:	d003      	beq.n	8106162 <HAL_RCCEx_PeriphCLKConfig+0x1436>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810615a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810615e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8106162:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106166:	e9d3 2300 	ldrd	r2, r3, [r3]
 810616a:	2100      	movs	r1, #0
 810616c:	6039      	str	r1, [r7, #0]
 810616e:	f003 0320 	and.w	r3, r3, #32
 8106172:	607b      	str	r3, [r7, #4]
 8106174:	e9d7 1200 	ldrd	r1, r2, [r7]
 8106178:	460b      	mov	r3, r1
 810617a:	4313      	orrs	r3, r2
 810617c:	d011      	beq.n	81061a2 <HAL_RCCEx_PeriphCLKConfig+0x1476>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 810617e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8106182:	3328      	adds	r3, #40	@ 0x28
 8106184:	2102      	movs	r1, #2
 8106186:	4618      	mov	r0, r3
 8106188:	f001 fa5c 	bl	8107644 <RCCEx_PLL3_Config>
 810618c:	4603      	mov	r3, r0
 810618e:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f
    
    if (ret == HAL_OK)
 8106192:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 8106196:	2b00      	cmp	r3, #0
 8106198:	d003      	beq.n	81061a2 <HAL_RCCEx_PeriphCLKConfig+0x1476>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 810619a:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 810619e:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e
    } 
  }

  if (status == HAL_OK)
 81061a2:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 81061a6:	2b00      	cmp	r3, #0
 81061a8:	d101      	bne.n	81061ae <HAL_RCCEx_PeriphCLKConfig+0x1482>
  {
    return HAL_OK;
 81061aa:	2300      	movs	r3, #0
 81061ac:	e000      	b.n	81061b0 <HAL_RCCEx_PeriphCLKConfig+0x1484>
  }
  return HAL_ERROR;
 81061ae:	2301      	movs	r3, #1
}
 81061b0:	4618      	mov	r0, r3
 81061b2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 81061b6:	46bd      	mov	sp, r7
 81061b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 81061bc:	58024400 	.word	0x58024400

081061c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 81061c0:	b580      	push	{r7, lr}
 81061c2:	b090      	sub	sp, #64	@ 0x40
 81061c4:	af00      	add	r7, sp, #0
 81061c6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 81061ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 81061ce:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 81061d2:	430b      	orrs	r3, r1
 81061d4:	f040 8094 	bne.w	8106300 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 81061d8:	4b9e      	ldr	r3, [pc, #632]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81061da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81061dc:	f003 0307 	and.w	r3, r3, #7
 81061e0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81061e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81061e4:	2b04      	cmp	r3, #4
 81061e6:	f200 8087 	bhi.w	81062f8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 81061ea:	a201      	add	r2, pc, #4	@ (adr r2, 81061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 81061ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81061f0:	08106205 	.word	0x08106205
 81061f4:	0810622d 	.word	0x0810622d
 81061f8:	08106255 	.word	0x08106255
 81061fc:	081062f1 	.word	0x081062f1
 8106200:	0810627d 	.word	0x0810627d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106204:	4b93      	ldr	r3, [pc, #588]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106206:	681b      	ldr	r3, [r3, #0]
 8106208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810620c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106210:	d108      	bne.n	8106224 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106212:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106216:	4618      	mov	r0, r3
 8106218:	f001 f810 	bl	810723c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810621c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810621e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106220:	f000 bd45 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106224:	2300      	movs	r3, #0
 8106226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106228:	f000 bd41 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810622c:	4b89      	ldr	r3, [pc, #548]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810622e:	681b      	ldr	r3, [r3, #0]
 8106230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106234:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106238:	d108      	bne.n	810624c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810623a:	f107 0318 	add.w	r3, r7, #24
 810623e:	4618      	mov	r0, r3
 8106240:	f000 fd54 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106244:	69bb      	ldr	r3, [r7, #24]
 8106246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106248:	f000 bd31 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810624c:	2300      	movs	r3, #0
 810624e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106250:	f000 bd2d 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106254:	4b7f      	ldr	r3, [pc, #508]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106256:	681b      	ldr	r3, [r3, #0]
 8106258:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810625c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106260:	d108      	bne.n	8106274 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106262:	f107 030c 	add.w	r3, r7, #12
 8106266:	4618      	mov	r0, r3
 8106268:	f000 fe94 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810626c:	68fb      	ldr	r3, [r7, #12]
 810626e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106270:	f000 bd1d 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106274:	2300      	movs	r3, #0
 8106276:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106278:	f000 bd19 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810627c:	4b75      	ldr	r3, [pc, #468]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810627e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106280:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106284:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106286:	4b73      	ldr	r3, [pc, #460]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106288:	681b      	ldr	r3, [r3, #0]
 810628a:	f003 0304 	and.w	r3, r3, #4
 810628e:	2b04      	cmp	r3, #4
 8106290:	d10c      	bne.n	81062ac <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8106292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106294:	2b00      	cmp	r3, #0
 8106296:	d109      	bne.n	81062ac <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106298:	4b6e      	ldr	r3, [pc, #440]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810629a:	681b      	ldr	r3, [r3, #0]
 810629c:	08db      	lsrs	r3, r3, #3
 810629e:	f003 0303 	and.w	r3, r3, #3
 81062a2:	4a6d      	ldr	r2, [pc, #436]	@ (8106458 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 81062a4:	fa22 f303 	lsr.w	r3, r2, r3
 81062a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81062aa:	e01f      	b.n	81062ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81062ac:	4b69      	ldr	r3, [pc, #420]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81062ae:	681b      	ldr	r3, [r3, #0]
 81062b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81062b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81062b8:	d106      	bne.n	81062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 81062ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81062bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81062c0:	d102      	bne.n	81062c8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81062c2:	4b66      	ldr	r3, [pc, #408]	@ (810645c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 81062c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81062c6:	e011      	b.n	81062ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81062c8:	4b62      	ldr	r3, [pc, #392]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81062ca:	681b      	ldr	r3, [r3, #0]
 81062cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81062d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81062d4:	d106      	bne.n	81062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 81062d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81062d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81062dc:	d102      	bne.n	81062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81062de:	4b60      	ldr	r3, [pc, #384]	@ (8106460 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 81062e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81062e2:	e003      	b.n	81062ec <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81062e4:	2300      	movs	r3, #0
 81062e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81062e8:	f000 bce1 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81062ec:	f000 bcdf 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81062f0:	4b5c      	ldr	r3, [pc, #368]	@ (8106464 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 81062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81062f4:	f000 bcdb 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81062f8:	2300      	movs	r3, #0
 81062fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81062fc:	f000 bcd7 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8106300:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106304:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8106308:	430b      	orrs	r3, r1
 810630a:	f040 80ad 	bne.w	8106468 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 810630e:	4b51      	ldr	r3, [pc, #324]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106310:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106312:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8106316:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8106318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810631a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810631e:	d056      	beq.n	81063ce <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8106320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106322:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106326:	f200 8090 	bhi.w	810644a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 810632a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810632c:	2bc0      	cmp	r3, #192	@ 0xc0
 810632e:	f000 8088 	beq.w	8106442 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8106332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106334:	2bc0      	cmp	r3, #192	@ 0xc0
 8106336:	f200 8088 	bhi.w	810644a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 810633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810633c:	2b80      	cmp	r3, #128	@ 0x80
 810633e:	d032      	beq.n	81063a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8106340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106342:	2b80      	cmp	r3, #128	@ 0x80
 8106344:	f200 8081 	bhi.w	810644a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8106348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810634a:	2b00      	cmp	r3, #0
 810634c:	d003      	beq.n	8106356 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 810634e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106350:	2b40      	cmp	r3, #64	@ 0x40
 8106352:	d014      	beq.n	810637e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8106354:	e079      	b.n	810644a <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106356:	4b3f      	ldr	r3, [pc, #252]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106358:	681b      	ldr	r3, [r3, #0]
 810635a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810635e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106362:	d108      	bne.n	8106376 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106364:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106368:	4618      	mov	r0, r3
 810636a:	f000 ff67 	bl	810723c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810636e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106372:	f000 bc9c 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106376:	2300      	movs	r3, #0
 8106378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810637a:	f000 bc98 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810637e:	4b35      	ldr	r3, [pc, #212]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106380:	681b      	ldr	r3, [r3, #0]
 8106382:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106386:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810638a:	d108      	bne.n	810639e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810638c:	f107 0318 	add.w	r3, r7, #24
 8106390:	4618      	mov	r0, r3
 8106392:	f000 fcab 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106396:	69bb      	ldr	r3, [r7, #24]
 8106398:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810639a:	f000 bc88 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810639e:	2300      	movs	r3, #0
 81063a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81063a2:	f000 bc84 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81063a6:	4b2b      	ldr	r3, [pc, #172]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81063a8:	681b      	ldr	r3, [r3, #0]
 81063aa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81063ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81063b2:	d108      	bne.n	81063c6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81063b4:	f107 030c 	add.w	r3, r7, #12
 81063b8:	4618      	mov	r0, r3
 81063ba:	f000 fdeb 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81063be:	68fb      	ldr	r3, [r7, #12]
 81063c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81063c2:	f000 bc74 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81063c6:	2300      	movs	r3, #0
 81063c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81063ca:	f000 bc70 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81063ce:	4b21      	ldr	r3, [pc, #132]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81063d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81063d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81063d6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81063d8:	4b1e      	ldr	r3, [pc, #120]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81063da:	681b      	ldr	r3, [r3, #0]
 81063dc:	f003 0304 	and.w	r3, r3, #4
 81063e0:	2b04      	cmp	r3, #4
 81063e2:	d10c      	bne.n	81063fe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 81063e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81063e6:	2b00      	cmp	r3, #0
 81063e8:	d109      	bne.n	81063fe <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81063ea:	4b1a      	ldr	r3, [pc, #104]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81063ec:	681b      	ldr	r3, [r3, #0]
 81063ee:	08db      	lsrs	r3, r3, #3
 81063f0:	f003 0303 	and.w	r3, r3, #3
 81063f4:	4a18      	ldr	r2, [pc, #96]	@ (8106458 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 81063f6:	fa22 f303 	lsr.w	r3, r2, r3
 81063fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81063fc:	e01f      	b.n	810643e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81063fe:	4b15      	ldr	r3, [pc, #84]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106400:	681b      	ldr	r3, [r3, #0]
 8106402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106406:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810640a:	d106      	bne.n	810641a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 810640c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810640e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106412:	d102      	bne.n	810641a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8106414:	4b11      	ldr	r3, [pc, #68]	@ (810645c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8106416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106418:	e011      	b.n	810643e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810641a:	4b0e      	ldr	r3, [pc, #56]	@ (8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810641c:	681b      	ldr	r3, [r3, #0]
 810641e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106422:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106426:	d106      	bne.n	8106436 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8106428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810642a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810642e:	d102      	bne.n	8106436 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106430:	4b0b      	ldr	r3, [pc, #44]	@ (8106460 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8106432:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106434:	e003      	b.n	810643e <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106436:	2300      	movs	r3, #0
 8106438:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810643a:	f000 bc38 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810643e:	f000 bc36 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106442:	4b08      	ldr	r3, [pc, #32]	@ (8106464 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8106444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106446:	f000 bc32 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810644a:	2300      	movs	r3, #0
 810644c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810644e:	f000 bc2e 	b.w	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106452:	bf00      	nop
 8106454:	58024400 	.word	0x58024400
 8106458:	03d09000 	.word	0x03d09000
 810645c:	003d0900 	.word	0x003d0900
 8106460:	017d7840 	.word	0x017d7840
 8106464:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8106468:	e9d7 2300 	ldrd	r2, r3, [r7]
 810646c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8106470:	430b      	orrs	r3, r1
 8106472:	f040 809c 	bne.w	81065ae <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8106476:	4b9e      	ldr	r3, [pc, #632]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810647a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 810647e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8106480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106482:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8106486:	d054      	beq.n	8106532 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8106488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810648a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810648e:	f200 808b 	bhi.w	81065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8106492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106494:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8106498:	f000 8083 	beq.w	81065a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 810649c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810649e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 81064a2:	f200 8081 	bhi.w	81065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81064a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81064a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81064ac:	d02f      	beq.n	810650e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 81064ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81064b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 81064b4:	d878      	bhi.n	81065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 81064b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81064b8:	2b00      	cmp	r3, #0
 81064ba:	d004      	beq.n	81064c6 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 81064bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81064be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81064c2:	d012      	beq.n	81064ea <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 81064c4:	e070      	b.n	81065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81064c6:	4b8a      	ldr	r3, [pc, #552]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81064c8:	681b      	ldr	r3, [r3, #0]
 81064ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81064ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81064d2:	d107      	bne.n	81064e4 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81064d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81064d8:	4618      	mov	r0, r3
 81064da:	f000 feaf 	bl	810723c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81064de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81064e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81064e2:	e3e4      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81064e4:	2300      	movs	r3, #0
 81064e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81064e8:	e3e1      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81064ea:	4b81      	ldr	r3, [pc, #516]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81064ec:	681b      	ldr	r3, [r3, #0]
 81064ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81064f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81064f6:	d107      	bne.n	8106508 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81064f8:	f107 0318 	add.w	r3, r7, #24
 81064fc:	4618      	mov	r0, r3
 81064fe:	f000 fbf5 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106502:	69bb      	ldr	r3, [r7, #24]
 8106504:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106506:	e3d2      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106508:	2300      	movs	r3, #0
 810650a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810650c:	e3cf      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810650e:	4b78      	ldr	r3, [pc, #480]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106510:	681b      	ldr	r3, [r3, #0]
 8106512:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106516:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810651a:	d107      	bne.n	810652c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810651c:	f107 030c 	add.w	r3, r7, #12
 8106520:	4618      	mov	r0, r3
 8106522:	f000 fd37 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8106526:	68fb      	ldr	r3, [r7, #12]
 8106528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810652a:	e3c0      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810652c:	2300      	movs	r3, #0
 810652e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106530:	e3bd      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8106532:	4b6f      	ldr	r3, [pc, #444]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106536:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810653a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810653c:	4b6c      	ldr	r3, [pc, #432]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810653e:	681b      	ldr	r3, [r3, #0]
 8106540:	f003 0304 	and.w	r3, r3, #4
 8106544:	2b04      	cmp	r3, #4
 8106546:	d10c      	bne.n	8106562 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8106548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810654a:	2b00      	cmp	r3, #0
 810654c:	d109      	bne.n	8106562 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810654e:	4b68      	ldr	r3, [pc, #416]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106550:	681b      	ldr	r3, [r3, #0]
 8106552:	08db      	lsrs	r3, r3, #3
 8106554:	f003 0303 	and.w	r3, r3, #3
 8106558:	4a66      	ldr	r2, [pc, #408]	@ (81066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 810655a:	fa22 f303 	lsr.w	r3, r2, r3
 810655e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106560:	e01e      	b.n	81065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106562:	4b63      	ldr	r3, [pc, #396]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106564:	681b      	ldr	r3, [r3, #0]
 8106566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810656a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810656e:	d106      	bne.n	810657e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8106570:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106572:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106576:	d102      	bne.n	810657e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8106578:	4b5f      	ldr	r3, [pc, #380]	@ (81066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 810657a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810657c:	e010      	b.n	81065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810657e:	4b5c      	ldr	r3, [pc, #368]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106580:	681b      	ldr	r3, [r3, #0]
 8106582:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106586:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810658a:	d106      	bne.n	810659a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 810658c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810658e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106592:	d102      	bne.n	810659a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106594:	4b59      	ldr	r3, [pc, #356]	@ (81066fc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8106596:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106598:	e002      	b.n	81065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810659a:	2300      	movs	r3, #0
 810659c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810659e:	e386      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81065a0:	e385      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81065a2:	4b57      	ldr	r3, [pc, #348]	@ (8106700 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81065a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81065a6:	e382      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81065a8:	2300      	movs	r3, #0
 81065aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81065ac:	e37f      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81065ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 81065b2:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 81065b6:	430b      	orrs	r3, r1
 81065b8:	f040 80a7 	bne.w	810670a <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 81065bc:	4b4c      	ldr	r3, [pc, #304]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81065be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81065c0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 81065c4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81065c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81065c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81065cc:	d055      	beq.n	810667a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 81065ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81065d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 81065d4:	f200 8096 	bhi.w	8106704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 81065d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81065da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81065de:	f000 8084 	beq.w	81066ea <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 81065e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81065e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 81065e8:	f200 808c 	bhi.w	8106704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 81065ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81065ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81065f2:	d030      	beq.n	8106656 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 81065f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81065f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81065fa:	f200 8083 	bhi.w	8106704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 81065fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106600:	2b00      	cmp	r3, #0
 8106602:	d004      	beq.n	810660e <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8106604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106606:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 810660a:	d012      	beq.n	8106632 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 810660c:	e07a      	b.n	8106704 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810660e:	4b38      	ldr	r3, [pc, #224]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106610:	681b      	ldr	r3, [r3, #0]
 8106612:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106616:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810661a:	d107      	bne.n	810662c <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 810661c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106620:	4618      	mov	r0, r3
 8106622:	f000 fe0b 	bl	810723c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106628:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810662a:	e340      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810662c:	2300      	movs	r3, #0
 810662e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106630:	e33d      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106632:	4b2f      	ldr	r3, [pc, #188]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106634:	681b      	ldr	r3, [r3, #0]
 8106636:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810663a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810663e:	d107      	bne.n	8106650 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106640:	f107 0318 	add.w	r3, r7, #24
 8106644:	4618      	mov	r0, r3
 8106646:	f000 fb51 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810664a:	69bb      	ldr	r3, [r7, #24]
 810664c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810664e:	e32e      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106650:	2300      	movs	r3, #0
 8106652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106654:	e32b      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106656:	4b26      	ldr	r3, [pc, #152]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106658:	681b      	ldr	r3, [r3, #0]
 810665a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810665e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106662:	d107      	bne.n	8106674 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106664:	f107 030c 	add.w	r3, r7, #12
 8106668:	4618      	mov	r0, r3
 810666a:	f000 fc93 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810666e:	68fb      	ldr	r3, [r7, #12]
 8106670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106672:	e31c      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106674:	2300      	movs	r3, #0
 8106676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106678:	e319      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810667a:	4b1d      	ldr	r3, [pc, #116]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810667c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810667e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106682:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106684:	4b1a      	ldr	r3, [pc, #104]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106686:	681b      	ldr	r3, [r3, #0]
 8106688:	f003 0304 	and.w	r3, r3, #4
 810668c:	2b04      	cmp	r3, #4
 810668e:	d10c      	bne.n	81066aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8106690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106692:	2b00      	cmp	r3, #0
 8106694:	d109      	bne.n	81066aa <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106696:	4b16      	ldr	r3, [pc, #88]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106698:	681b      	ldr	r3, [r3, #0]
 810669a:	08db      	lsrs	r3, r3, #3
 810669c:	f003 0303 	and.w	r3, r3, #3
 81066a0:	4a14      	ldr	r2, [pc, #80]	@ (81066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81066a2:	fa22 f303 	lsr.w	r3, r2, r3
 81066a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81066a8:	e01e      	b.n	81066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81066aa:	4b11      	ldr	r3, [pc, #68]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81066ac:	681b      	ldr	r3, [r3, #0]
 81066ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81066b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81066b6:	d106      	bne.n	81066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 81066b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81066ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81066be:	d102      	bne.n	81066c6 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81066c0:	4b0d      	ldr	r3, [pc, #52]	@ (81066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81066c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81066c4:	e010      	b.n	81066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81066c6:	4b0a      	ldr	r3, [pc, #40]	@ (81066f0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81066c8:	681b      	ldr	r3, [r3, #0]
 81066ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81066ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81066d2:	d106      	bne.n	81066e2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 81066d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81066d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81066da:	d102      	bne.n	81066e2 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81066dc:	4b07      	ldr	r3, [pc, #28]	@ (81066fc <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 81066de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81066e0:	e002      	b.n	81066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81066e2:	2300      	movs	r3, #0
 81066e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81066e6:	e2e2      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81066e8:	e2e1      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81066ea:	4b05      	ldr	r3, [pc, #20]	@ (8106700 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81066ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81066ee:	e2de      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81066f0:	58024400 	.word	0x58024400
 81066f4:	03d09000 	.word	0x03d09000
 81066f8:	003d0900 	.word	0x003d0900
 81066fc:	017d7840 	.word	0x017d7840
 8106700:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8106704:	2300      	movs	r3, #0
 8106706:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106708:	e2d1      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 810670a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810670e:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8106712:	430b      	orrs	r3, r1
 8106714:	f040 809c 	bne.w	8106850 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8106718:	4b93      	ldr	r3, [pc, #588]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810671a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810671c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8106720:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106724:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8106728:	d054      	beq.n	81067d4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 810672a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810672c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8106730:	f200 808b 	bhi.w	810684a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8106734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106736:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 810673a:	f000 8083 	beq.w	8106844 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 810673e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106740:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8106744:	f200 8081 	bhi.w	810684a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8106748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810674a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810674e:	d02f      	beq.n	81067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8106750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8106756:	d878      	bhi.n	810684a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8106758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810675a:	2b00      	cmp	r3, #0
 810675c:	d004      	beq.n	8106768 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 810675e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106760:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106764:	d012      	beq.n	810678c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8106766:	e070      	b.n	810684a <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106768:	4b7f      	ldr	r3, [pc, #508]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810676a:	681b      	ldr	r3, [r3, #0]
 810676c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106770:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106774:	d107      	bne.n	8106786 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810677a:	4618      	mov	r0, r3
 810677c:	f000 fd5e 	bl	810723c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106784:	e293      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106786:	2300      	movs	r3, #0
 8106788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810678a:	e290      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810678c:	4b76      	ldr	r3, [pc, #472]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810678e:	681b      	ldr	r3, [r3, #0]
 8106790:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106794:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106798:	d107      	bne.n	81067aa <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810679a:	f107 0318 	add.w	r3, r7, #24
 810679e:	4618      	mov	r0, r3
 81067a0:	f000 faa4 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81067a4:	69bb      	ldr	r3, [r7, #24]
 81067a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81067a8:	e281      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81067aa:	2300      	movs	r3, #0
 81067ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81067ae:	e27e      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81067b0:	4b6d      	ldr	r3, [pc, #436]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81067b2:	681b      	ldr	r3, [r3, #0]
 81067b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81067b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81067bc:	d107      	bne.n	81067ce <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81067be:	f107 030c 	add.w	r3, r7, #12
 81067c2:	4618      	mov	r0, r3
 81067c4:	f000 fbe6 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81067c8:	68fb      	ldr	r3, [r7, #12]
 81067ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81067cc:	e26f      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81067ce:	2300      	movs	r3, #0
 81067d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81067d2:	e26c      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81067d4:	4b64      	ldr	r3, [pc, #400]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81067d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81067d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81067dc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81067de:	4b62      	ldr	r3, [pc, #392]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81067e0:	681b      	ldr	r3, [r3, #0]
 81067e2:	f003 0304 	and.w	r3, r3, #4
 81067e6:	2b04      	cmp	r3, #4
 81067e8:	d10c      	bne.n	8106804 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 81067ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81067ec:	2b00      	cmp	r3, #0
 81067ee:	d109      	bne.n	8106804 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81067f0:	4b5d      	ldr	r3, [pc, #372]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81067f2:	681b      	ldr	r3, [r3, #0]
 81067f4:	08db      	lsrs	r3, r3, #3
 81067f6:	f003 0303 	and.w	r3, r3, #3
 81067fa:	4a5c      	ldr	r2, [pc, #368]	@ (810696c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 81067fc:	fa22 f303 	lsr.w	r3, r2, r3
 8106800:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106802:	e01e      	b.n	8106842 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106804:	4b58      	ldr	r3, [pc, #352]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106806:	681b      	ldr	r3, [r3, #0]
 8106808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810680c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106810:	d106      	bne.n	8106820 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8106812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106814:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106818:	d102      	bne.n	8106820 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810681a:	4b55      	ldr	r3, [pc, #340]	@ (8106970 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 810681c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810681e:	e010      	b.n	8106842 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106820:	4b51      	ldr	r3, [pc, #324]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106822:	681b      	ldr	r3, [r3, #0]
 8106824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106828:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810682c:	d106      	bne.n	810683c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 810682e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106830:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106834:	d102      	bne.n	810683c <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106836:	4b4f      	ldr	r3, [pc, #316]	@ (8106974 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8106838:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810683a:	e002      	b.n	8106842 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810683c:	2300      	movs	r3, #0
 810683e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8106840:	e235      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106842:	e234      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106844:	4b4c      	ldr	r3, [pc, #304]	@ (8106978 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8106846:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106848:	e231      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810684a:	2300      	movs	r3, #0
 810684c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810684e:	e22e      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8106850:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106854:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8106858:	430b      	orrs	r3, r1
 810685a:	f040 808f 	bne.w	810697c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 810685e:	4b42      	ldr	r3, [pc, #264]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106862:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8106866:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8106868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810686a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810686e:	d06b      	beq.n	8106948 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8106870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106872:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8106876:	d874      	bhi.n	8106962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8106878:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810687a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810687e:	d056      	beq.n	810692e <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8106880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106882:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8106886:	d86c      	bhi.n	8106962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8106888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810688a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810688e:	d03b      	beq.n	8106908 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8106890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106892:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8106896:	d864      	bhi.n	8106962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8106898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810689a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810689e:	d021      	beq.n	81068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 81068a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81068a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81068a6:	d85c      	bhi.n	8106962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81068a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81068aa:	2b00      	cmp	r3, #0
 81068ac:	d004      	beq.n	81068b8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 81068ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81068b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81068b4:	d004      	beq.n	81068c0 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 81068b6:	e054      	b.n	8106962 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 81068b8:	f7fe fa0c 	bl	8104cd4 <HAL_RCC_GetPCLK1Freq>
 81068bc:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81068be:	e1f6      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81068c0:	4b29      	ldr	r3, [pc, #164]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81068c2:	681b      	ldr	r3, [r3, #0]
 81068c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81068c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81068cc:	d107      	bne.n	81068de <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81068ce:	f107 0318 	add.w	r3, r7, #24
 81068d2:	4618      	mov	r0, r3
 81068d4:	f000 fa0a 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81068d8:	69fb      	ldr	r3, [r7, #28]
 81068da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81068dc:	e1e7      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81068de:	2300      	movs	r3, #0
 81068e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81068e2:	e1e4      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81068e4:	4b20      	ldr	r3, [pc, #128]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81068e6:	681b      	ldr	r3, [r3, #0]
 81068e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81068ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81068f0:	d107      	bne.n	8106902 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81068f2:	f107 030c 	add.w	r3, r7, #12
 81068f6:	4618      	mov	r0, r3
 81068f8:	f000 fb4c 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81068fc:	693b      	ldr	r3, [r7, #16]
 81068fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106900:	e1d5      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106902:	2300      	movs	r3, #0
 8106904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106906:	e1d2      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8106908:	4b17      	ldr	r3, [pc, #92]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810690a:	681b      	ldr	r3, [r3, #0]
 810690c:	f003 0304 	and.w	r3, r3, #4
 8106910:	2b04      	cmp	r3, #4
 8106912:	d109      	bne.n	8106928 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106914:	4b14      	ldr	r3, [pc, #80]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106916:	681b      	ldr	r3, [r3, #0]
 8106918:	08db      	lsrs	r3, r3, #3
 810691a:	f003 0303 	and.w	r3, r3, #3
 810691e:	4a13      	ldr	r2, [pc, #76]	@ (810696c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8106920:	fa22 f303 	lsr.w	r3, r2, r3
 8106924:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106926:	e1c2      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106928:	2300      	movs	r3, #0
 810692a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810692c:	e1bf      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 810692e:	4b0e      	ldr	r3, [pc, #56]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106930:	681b      	ldr	r3, [r3, #0]
 8106932:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106936:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810693a:	d102      	bne.n	8106942 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 810693c:	4b0c      	ldr	r3, [pc, #48]	@ (8106970 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 810693e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106940:	e1b5      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106942:	2300      	movs	r3, #0
 8106944:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106946:	e1b2      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106948:	4b07      	ldr	r3, [pc, #28]	@ (8106968 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810694a:	681b      	ldr	r3, [r3, #0]
 810694c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106950:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106954:	d102      	bne.n	810695c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8106956:	4b07      	ldr	r3, [pc, #28]	@ (8106974 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8106958:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810695a:	e1a8      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810695c:	2300      	movs	r3, #0
 810695e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106960:	e1a5      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8106962:	2300      	movs	r3, #0
 8106964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106966:	e1a2      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106968:	58024400 	.word	0x58024400
 810696c:	03d09000 	.word	0x03d09000
 8106970:	003d0900 	.word	0x003d0900
 8106974:	017d7840 	.word	0x017d7840
 8106978:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 810697c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106980:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8106984:	430b      	orrs	r3, r1
 8106986:	d173      	bne.n	8106a70 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8106988:	4b9c      	ldr	r3, [pc, #624]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810698a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810698c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8106990:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106994:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106998:	d02f      	beq.n	81069fa <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 810699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810699c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81069a0:	d863      	bhi.n	8106a6a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 81069a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81069a4:	2b00      	cmp	r3, #0
 81069a6:	d004      	beq.n	81069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 81069a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81069aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81069ae:	d012      	beq.n	81069d6 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 81069b0:	e05b      	b.n	8106a6a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81069b2:	4b92      	ldr	r3, [pc, #584]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81069b4:	681b      	ldr	r3, [r3, #0]
 81069b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81069ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81069be:	d107      	bne.n	81069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81069c0:	f107 0318 	add.w	r3, r7, #24
 81069c4:	4618      	mov	r0, r3
 81069c6:	f000 f991 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81069ca:	69bb      	ldr	r3, [r7, #24]
 81069cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81069ce:	e16e      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81069d0:	2300      	movs	r3, #0
 81069d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81069d4:	e16b      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81069d6:	4b89      	ldr	r3, [pc, #548]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81069d8:	681b      	ldr	r3, [r3, #0]
 81069da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81069de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81069e2:	d107      	bne.n	81069f4 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81069e4:	f107 030c 	add.w	r3, r7, #12
 81069e8:	4618      	mov	r0, r3
 81069ea:	f000 fad3 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 81069ee:	697b      	ldr	r3, [r7, #20]
 81069f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81069f2:	e15c      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81069f4:	2300      	movs	r3, #0
 81069f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81069f8:	e159      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81069fa:	4b80      	ldr	r3, [pc, #512]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81069fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81069fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106a02:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106a04:	4b7d      	ldr	r3, [pc, #500]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106a06:	681b      	ldr	r3, [r3, #0]
 8106a08:	f003 0304 	and.w	r3, r3, #4
 8106a0c:	2b04      	cmp	r3, #4
 8106a0e:	d10c      	bne.n	8106a2a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8106a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106a12:	2b00      	cmp	r3, #0
 8106a14:	d109      	bne.n	8106a2a <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106a16:	4b79      	ldr	r3, [pc, #484]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106a18:	681b      	ldr	r3, [r3, #0]
 8106a1a:	08db      	lsrs	r3, r3, #3
 8106a1c:	f003 0303 	and.w	r3, r3, #3
 8106a20:	4a77      	ldr	r2, [pc, #476]	@ (8106c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8106a22:	fa22 f303 	lsr.w	r3, r2, r3
 8106a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106a28:	e01e      	b.n	8106a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106a2a:	4b74      	ldr	r3, [pc, #464]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106a2c:	681b      	ldr	r3, [r3, #0]
 8106a2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106a32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106a36:	d106      	bne.n	8106a46 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8106a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106a3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106a3e:	d102      	bne.n	8106a46 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8106a40:	4b70      	ldr	r3, [pc, #448]	@ (8106c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8106a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106a44:	e010      	b.n	8106a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106a46:	4b6d      	ldr	r3, [pc, #436]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106a48:	681b      	ldr	r3, [r3, #0]
 8106a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106a4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106a52:	d106      	bne.n	8106a62 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8106a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8106a56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106a5a:	d102      	bne.n	8106a62 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106a5c:	4b6a      	ldr	r3, [pc, #424]	@ (8106c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8106a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106a60:	e002      	b.n	8106a68 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106a62:	2300      	movs	r3, #0
 8106a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8106a66:	e122      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106a68:	e121      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8106a6a:	2300      	movs	r3, #0
 8106a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106a6e:	e11e      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8106a70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106a74:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8106a78:	430b      	orrs	r3, r1
 8106a7a:	d133      	bne.n	8106ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8106a7c:	4b5f      	ldr	r3, [pc, #380]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8106a84:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106a88:	2b00      	cmp	r3, #0
 8106a8a:	d004      	beq.n	8106a96 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8106a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106a8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106a92:	d012      	beq.n	8106aba <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8106a94:	e023      	b.n	8106ade <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106a96:	4b59      	ldr	r3, [pc, #356]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106a98:	681b      	ldr	r3, [r3, #0]
 8106a9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106a9e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106aa2:	d107      	bne.n	8106ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106aa4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106aa8:	4618      	mov	r0, r3
 8106aaa:	f000 fbc7 	bl	810723c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106ab2:	e0fc      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106ab4:	2300      	movs	r3, #0
 8106ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ab8:	e0f9      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106aba:	4b50      	ldr	r3, [pc, #320]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106abc:	681b      	ldr	r3, [r3, #0]
 8106abe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106ac2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106ac6:	d107      	bne.n	8106ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106ac8:	f107 0318 	add.w	r3, r7, #24
 8106acc:	4618      	mov	r0, r3
 8106ace:	f000 f90d 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8106ad2:	6a3b      	ldr	r3, [r7, #32]
 8106ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106ad6:	e0ea      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106ad8:	2300      	movs	r3, #0
 8106ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106adc:	e0e7      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8106ade:	2300      	movs	r3, #0
 8106ae0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ae2:	e0e4      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8106ae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106ae8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8106aec:	430b      	orrs	r3, r1
 8106aee:	f040 808d 	bne.w	8106c0c <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8106af2:	4b42      	ldr	r3, [pc, #264]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106af4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106af6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8106afa:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106afe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8106b02:	d06b      	beq.n	8106bdc <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8106b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8106b0a:	d874      	bhi.n	8106bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106b12:	d056      	beq.n	8106bc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8106b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106b1a:	d86c      	bhi.n	8106bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106b22:	d03b      	beq.n	8106b9c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8106b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b26:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106b2a:	d864      	bhi.n	8106bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106b32:	d021      	beq.n	8106b78 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8106b34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106b3a:	d85c      	bhi.n	8106bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b3e:	2b00      	cmp	r3, #0
 8106b40:	d004      	beq.n	8106b4c <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8106b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106b44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106b48:	d004      	beq.n	8106b54 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8106b4a:	e054      	b.n	8106bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8106b4c:	f000 f8b8 	bl	8106cc0 <HAL_RCCEx_GetD3PCLK1Freq>
 8106b50:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8106b52:	e0ac      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106b54:	4b29      	ldr	r3, [pc, #164]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106b56:	681b      	ldr	r3, [r3, #0]
 8106b58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106b5c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106b60:	d107      	bne.n	8106b72 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106b62:	f107 0318 	add.w	r3, r7, #24
 8106b66:	4618      	mov	r0, r3
 8106b68:	f000 f8c0 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106b6c:	69fb      	ldr	r3, [r7, #28]
 8106b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106b70:	e09d      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106b72:	2300      	movs	r3, #0
 8106b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106b76:	e09a      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106b78:	4b20      	ldr	r3, [pc, #128]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106b7a:	681b      	ldr	r3, [r3, #0]
 8106b7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106b80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106b84:	d107      	bne.n	8106b96 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106b86:	f107 030c 	add.w	r3, r7, #12
 8106b8a:	4618      	mov	r0, r3
 8106b8c:	f000 fa02 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8106b90:	693b      	ldr	r3, [r7, #16]
 8106b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106b94:	e08b      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106b96:	2300      	movs	r3, #0
 8106b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106b9a:	e088      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8106b9c:	4b17      	ldr	r3, [pc, #92]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106b9e:	681b      	ldr	r3, [r3, #0]
 8106ba0:	f003 0304 	and.w	r3, r3, #4
 8106ba4:	2b04      	cmp	r3, #4
 8106ba6:	d109      	bne.n	8106bbc <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106ba8:	4b14      	ldr	r3, [pc, #80]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106baa:	681b      	ldr	r3, [r3, #0]
 8106bac:	08db      	lsrs	r3, r3, #3
 8106bae:	f003 0303 	and.w	r3, r3, #3
 8106bb2:	4a13      	ldr	r2, [pc, #76]	@ (8106c00 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8106bb4:	fa22 f303 	lsr.w	r3, r2, r3
 8106bb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106bba:	e078      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106bbc:	2300      	movs	r3, #0
 8106bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106bc0:	e075      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8106bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106bc4:	681b      	ldr	r3, [r3, #0]
 8106bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106bca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106bce:	d102      	bne.n	8106bd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8106bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8106c04 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8106bd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106bd4:	e06b      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106bd6:	2300      	movs	r3, #0
 8106bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106bda:	e068      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106bdc:	4b07      	ldr	r3, [pc, #28]	@ (8106bfc <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106bde:	681b      	ldr	r3, [r3, #0]
 8106be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106be4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106be8:	d102      	bne.n	8106bf0 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8106bea:	4b07      	ldr	r3, [pc, #28]	@ (8106c08 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8106bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106bee:	e05e      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106bf0:	2300      	movs	r3, #0
 8106bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106bf4:	e05b      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8106bf6:	2300      	movs	r3, #0
 8106bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106bfa:	e058      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106bfc:	58024400 	.word	0x58024400
 8106c00:	03d09000 	.word	0x03d09000
 8106c04:	003d0900 	.word	0x003d0900
 8106c08:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8106c0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106c10:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8106c14:	430b      	orrs	r3, r1
 8106c16:	d148      	bne.n	8106caa <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8106c18:	4b27      	ldr	r3, [pc, #156]	@ (8106cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106c1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8106c20:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8106c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106c24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106c28:	d02a      	beq.n	8106c80 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8106c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106c2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106c30:	d838      	bhi.n	8106ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8106c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106c34:	2b00      	cmp	r3, #0
 8106c36:	d004      	beq.n	8106c42 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8106c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8106c3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106c3e:	d00d      	beq.n	8106c5c <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8106c40:	e030      	b.n	8106ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106c42:	4b1d      	ldr	r3, [pc, #116]	@ (8106cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106c44:	681b      	ldr	r3, [r3, #0]
 8106c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8106c4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106c4e:	d102      	bne.n	8106c56 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8106c50:	4b1a      	ldr	r3, [pc, #104]	@ (8106cbc <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8106c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106c54:	e02b      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106c56:	2300      	movs	r3, #0
 8106c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106c5a:	e028      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106c5c:	4b16      	ldr	r3, [pc, #88]	@ (8106cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106c5e:	681b      	ldr	r3, [r3, #0]
 8106c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106c64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106c68:	d107      	bne.n	8106c7a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106c6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106c6e:	4618      	mov	r0, r3
 8106c70:	f000 fae4 	bl	810723c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106c78:	e019      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106c7a:	2300      	movs	r3, #0
 8106c7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106c7e:	e016      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106c80:	4b0d      	ldr	r3, [pc, #52]	@ (8106cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106c82:	681b      	ldr	r3, [r3, #0]
 8106c84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106c88:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106c8c:	d107      	bne.n	8106c9e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106c8e:	f107 0318 	add.w	r3, r7, #24
 8106c92:	4618      	mov	r0, r3
 8106c94:	f000 f82a 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106c98:	69fb      	ldr	r3, [r7, #28]
 8106c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106c9c:	e007      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106c9e:	2300      	movs	r3, #0
 8106ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ca2:	e004      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8106ca4:	2300      	movs	r3, #0
 8106ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106ca8:	e001      	b.n	8106cae <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8106caa:	2300      	movs	r3, #0
 8106cac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8106cae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8106cb0:	4618      	mov	r0, r3
 8106cb2:	3740      	adds	r7, #64	@ 0x40
 8106cb4:	46bd      	mov	sp, r7
 8106cb6:	bd80      	pop	{r7, pc}
 8106cb8:	58024400 	.word	0x58024400
 8106cbc:	017d7840 	.word	0x017d7840

08106cc0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8106cc0:	b580      	push	{r7, lr}
 8106cc2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8106cc4:	f7fd ffd4 	bl	8104c70 <HAL_RCC_GetHCLKFreq>
 8106cc8:	4602      	mov	r2, r0
 8106cca:	4b06      	ldr	r3, [pc, #24]	@ (8106ce4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8106ccc:	6a1b      	ldr	r3, [r3, #32]
 8106cce:	091b      	lsrs	r3, r3, #4
 8106cd0:	f003 0307 	and.w	r3, r3, #7
 8106cd4:	4904      	ldr	r1, [pc, #16]	@ (8106ce8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8106cd6:	5ccb      	ldrb	r3, [r1, r3]
 8106cd8:	f003 031f 	and.w	r3, r3, #31
 8106cdc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8106ce0:	4618      	mov	r0, r3
 8106ce2:	bd80      	pop	{r7, pc}
 8106ce4:	58024400 	.word	0x58024400
 8106ce8:	0810c33c 	.word	0x0810c33c

08106cec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8106cec:	b480      	push	{r7}
 8106cee:	b089      	sub	sp, #36	@ 0x24
 8106cf0:	af00      	add	r7, sp, #0
 8106cf2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106cf4:	4ba1      	ldr	r3, [pc, #644]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106cf8:	f003 0303 	and.w	r3, r3, #3
 8106cfc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8106cfe:	4b9f      	ldr	r3, [pc, #636]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106d02:	0b1b      	lsrs	r3, r3, #12
 8106d04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8106d08:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8106d0a:	4b9c      	ldr	r3, [pc, #624]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106d0e:	091b      	lsrs	r3, r3, #4
 8106d10:	f003 0301 	and.w	r3, r3, #1
 8106d14:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8106d16:	4b99      	ldr	r3, [pc, #612]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8106d1a:	08db      	lsrs	r3, r3, #3
 8106d1c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106d20:	693a      	ldr	r2, [r7, #16]
 8106d22:	fb02 f303 	mul.w	r3, r2, r3
 8106d26:	ee07 3a90 	vmov	s15, r3
 8106d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d2e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8106d32:	697b      	ldr	r3, [r7, #20]
 8106d34:	2b00      	cmp	r3, #0
 8106d36:	f000 8111 	beq.w	8106f5c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8106d3a:	69bb      	ldr	r3, [r7, #24]
 8106d3c:	2b02      	cmp	r3, #2
 8106d3e:	f000 8083 	beq.w	8106e48 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8106d42:	69bb      	ldr	r3, [r7, #24]
 8106d44:	2b02      	cmp	r3, #2
 8106d46:	f200 80a1 	bhi.w	8106e8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8106d4a:	69bb      	ldr	r3, [r7, #24]
 8106d4c:	2b00      	cmp	r3, #0
 8106d4e:	d003      	beq.n	8106d58 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8106d50:	69bb      	ldr	r3, [r7, #24]
 8106d52:	2b01      	cmp	r3, #1
 8106d54:	d056      	beq.n	8106e04 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8106d56:	e099      	b.n	8106e8c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106d58:	4b88      	ldr	r3, [pc, #544]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d5a:	681b      	ldr	r3, [r3, #0]
 8106d5c:	f003 0320 	and.w	r3, r3, #32
 8106d60:	2b00      	cmp	r3, #0
 8106d62:	d02d      	beq.n	8106dc0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106d64:	4b85      	ldr	r3, [pc, #532]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d66:	681b      	ldr	r3, [r3, #0]
 8106d68:	08db      	lsrs	r3, r3, #3
 8106d6a:	f003 0303 	and.w	r3, r3, #3
 8106d6e:	4a84      	ldr	r2, [pc, #528]	@ (8106f80 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8106d70:	fa22 f303 	lsr.w	r3, r2, r3
 8106d74:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106d76:	68bb      	ldr	r3, [r7, #8]
 8106d78:	ee07 3a90 	vmov	s15, r3
 8106d7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d80:	697b      	ldr	r3, [r7, #20]
 8106d82:	ee07 3a90 	vmov	s15, r3
 8106d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106d8e:	4b7b      	ldr	r3, [pc, #492]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106d96:	ee07 3a90 	vmov	s15, r3
 8106d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106d9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8106da2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8106f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106dae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106dba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8106dbe:	e087      	b.n	8106ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106dc0:	697b      	ldr	r3, [r7, #20]
 8106dc2:	ee07 3a90 	vmov	s15, r3
 8106dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106dca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8106f88 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8106dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106dd2:	4b6a      	ldr	r3, [pc, #424]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106dda:	ee07 3a90 	vmov	s15, r3
 8106dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8106de6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8106f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106df2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106dfe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106e02:	e065      	b.n	8106ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106e04:	697b      	ldr	r3, [r7, #20]
 8106e06:	ee07 3a90 	vmov	s15, r3
 8106e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e0e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8106f8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8106e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e16:	4b59      	ldr	r3, [pc, #356]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e1e:	ee07 3a90 	vmov	s15, r3
 8106e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e2a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8106f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106e46:	e043      	b.n	8106ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106e48:	697b      	ldr	r3, [r7, #20]
 8106e4a:	ee07 3a90 	vmov	s15, r3
 8106e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e52:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8106f90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8106e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e5a:	4b48      	ldr	r3, [pc, #288]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e62:	ee07 3a90 	vmov	s15, r3
 8106e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e6e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8106f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106e8a:	e021      	b.n	8106ed0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106e8c:	697b      	ldr	r3, [r7, #20]
 8106e8e:	ee07 3a90 	vmov	s15, r3
 8106e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e96:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8106f8c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8106e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e9e:	4b37      	ldr	r3, [pc, #220]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106ea6:	ee07 3a90 	vmov	s15, r3
 8106eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8106eb2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8106f84 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8106ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106eca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106ece:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8106ed0:	4b2a      	ldr	r3, [pc, #168]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106ed4:	0a5b      	lsrs	r3, r3, #9
 8106ed6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106eda:	ee07 3a90 	vmov	s15, r3
 8106ede:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ee2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106ee6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106eea:	edd7 6a07 	vldr	s13, [r7, #28]
 8106eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106ef6:	ee17 2a90 	vmov	r2, s15
 8106efa:	687b      	ldr	r3, [r7, #4]
 8106efc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8106efe:	4b1f      	ldr	r3, [pc, #124]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106f02:	0c1b      	lsrs	r3, r3, #16
 8106f04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106f08:	ee07 3a90 	vmov	s15, r3
 8106f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f10:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106f14:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106f18:	edd7 6a07 	vldr	s13, [r7, #28]
 8106f1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106f20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106f24:	ee17 2a90 	vmov	r2, s15
 8106f28:	687b      	ldr	r3, [r7, #4]
 8106f2a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8106f2c:	4b13      	ldr	r3, [pc, #76]	@ (8106f7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8106f30:	0e1b      	lsrs	r3, r3, #24
 8106f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8106f36:	ee07 3a90 	vmov	s15, r3
 8106f3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8106f42:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106f46:	edd7 6a07 	vldr	s13, [r7, #28]
 8106f4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106f4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106f52:	ee17 2a90 	vmov	r2, s15
 8106f56:	687b      	ldr	r3, [r7, #4]
 8106f58:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8106f5a:	e008      	b.n	8106f6e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8106f5c:	687b      	ldr	r3, [r7, #4]
 8106f5e:	2200      	movs	r2, #0
 8106f60:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8106f62:	687b      	ldr	r3, [r7, #4]
 8106f64:	2200      	movs	r2, #0
 8106f66:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8106f68:	687b      	ldr	r3, [r7, #4]
 8106f6a:	2200      	movs	r2, #0
 8106f6c:	609a      	str	r2, [r3, #8]
}
 8106f6e:	bf00      	nop
 8106f70:	3724      	adds	r7, #36	@ 0x24
 8106f72:	46bd      	mov	sp, r7
 8106f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106f78:	4770      	bx	lr
 8106f7a:	bf00      	nop
 8106f7c:	58024400 	.word	0x58024400
 8106f80:	03d09000 	.word	0x03d09000
 8106f84:	46000000 	.word	0x46000000
 8106f88:	4c742400 	.word	0x4c742400
 8106f8c:	4a742400 	.word	0x4a742400
 8106f90:	4bbebc20 	.word	0x4bbebc20

08106f94 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8106f94:	b480      	push	{r7}
 8106f96:	b089      	sub	sp, #36	@ 0x24
 8106f98:	af00      	add	r7, sp, #0
 8106f9a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106f9c:	4ba1      	ldr	r3, [pc, #644]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106fa0:	f003 0303 	and.w	r3, r3, #3
 8106fa4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8106fa6:	4b9f      	ldr	r3, [pc, #636]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8106faa:	0d1b      	lsrs	r3, r3, #20
 8106fac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8106fb0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8106fb2:	4b9c      	ldr	r3, [pc, #624]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106fb6:	0a1b      	lsrs	r3, r3, #8
 8106fb8:	f003 0301 	and.w	r3, r3, #1
 8106fbc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8106fbe:	4b99      	ldr	r3, [pc, #612]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8106fc2:	08db      	lsrs	r3, r3, #3
 8106fc4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106fc8:	693a      	ldr	r2, [r7, #16]
 8106fca:	fb02 f303 	mul.w	r3, r2, r3
 8106fce:	ee07 3a90 	vmov	s15, r3
 8106fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106fd6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106fda:	697b      	ldr	r3, [r7, #20]
 8106fdc:	2b00      	cmp	r3, #0
 8106fde:	f000 8111 	beq.w	8107204 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8106fe2:	69bb      	ldr	r3, [r7, #24]
 8106fe4:	2b02      	cmp	r3, #2
 8106fe6:	f000 8083 	beq.w	81070f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8106fea:	69bb      	ldr	r3, [r7, #24]
 8106fec:	2b02      	cmp	r3, #2
 8106fee:	f200 80a1 	bhi.w	8107134 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8106ff2:	69bb      	ldr	r3, [r7, #24]
 8106ff4:	2b00      	cmp	r3, #0
 8106ff6:	d003      	beq.n	8107000 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8106ff8:	69bb      	ldr	r3, [r7, #24]
 8106ffa:	2b01      	cmp	r3, #1
 8106ffc:	d056      	beq.n	81070ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8106ffe:	e099      	b.n	8107134 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107000:	4b88      	ldr	r3, [pc, #544]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107002:	681b      	ldr	r3, [r3, #0]
 8107004:	f003 0320 	and.w	r3, r3, #32
 8107008:	2b00      	cmp	r3, #0
 810700a:	d02d      	beq.n	8107068 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810700c:	4b85      	ldr	r3, [pc, #532]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810700e:	681b      	ldr	r3, [r3, #0]
 8107010:	08db      	lsrs	r3, r3, #3
 8107012:	f003 0303 	and.w	r3, r3, #3
 8107016:	4a84      	ldr	r2, [pc, #528]	@ (8107228 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8107018:	fa22 f303 	lsr.w	r3, r2, r3
 810701c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 810701e:	68bb      	ldr	r3, [r7, #8]
 8107020:	ee07 3a90 	vmov	s15, r3
 8107024:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107028:	697b      	ldr	r3, [r7, #20]
 810702a:	ee07 3a90 	vmov	s15, r3
 810702e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107032:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107036:	4b7b      	ldr	r3, [pc, #492]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810703a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810703e:	ee07 3a90 	vmov	s15, r3
 8107042:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107046:	ed97 6a03 	vldr	s12, [r7, #12]
 810704a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 810722c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810704e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107052:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107056:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810705a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810705e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107062:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8107066:	e087      	b.n	8107178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107068:	697b      	ldr	r3, [r7, #20]
 810706a:	ee07 3a90 	vmov	s15, r3
 810706e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107072:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8107230 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8107076:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810707a:	4b6a      	ldr	r3, [pc, #424]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810707c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810707e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107082:	ee07 3a90 	vmov	s15, r3
 8107086:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810708a:	ed97 6a03 	vldr	s12, [r7, #12]
 810708e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 810722c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107092:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107096:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810709a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810709e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81070a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81070a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81070aa:	e065      	b.n	8107178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81070ac:	697b      	ldr	r3, [r7, #20]
 81070ae:	ee07 3a90 	vmov	s15, r3
 81070b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81070b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8107234 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 81070ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81070be:	4b59      	ldr	r3, [pc, #356]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81070c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81070c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81070c6:	ee07 3a90 	vmov	s15, r3
 81070ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81070ce:	ed97 6a03 	vldr	s12, [r7, #12]
 81070d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 810722c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 81070d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81070da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81070de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81070e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81070e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81070ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81070ee:	e043      	b.n	8107178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 81070f0:	697b      	ldr	r3, [r7, #20]
 81070f2:	ee07 3a90 	vmov	s15, r3
 81070f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81070fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8107238 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 81070fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107102:	4b48      	ldr	r3, [pc, #288]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107106:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810710a:	ee07 3a90 	vmov	s15, r3
 810710e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107112:	ed97 6a03 	vldr	s12, [r7, #12]
 8107116:	eddf 5a45 	vldr	s11, [pc, #276]	@ 810722c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810711a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810711e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107122:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107126:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810712a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810712e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107132:	e021      	b.n	8107178 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107134:	697b      	ldr	r3, [r7, #20]
 8107136:	ee07 3a90 	vmov	s15, r3
 810713a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810713e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8107234 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8107142:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107146:	4b37      	ldr	r3, [pc, #220]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810714a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810714e:	ee07 3a90 	vmov	s15, r3
 8107152:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107156:	ed97 6a03 	vldr	s12, [r7, #12]
 810715a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 810722c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 810715e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107162:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107166:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810716a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810716e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107172:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107176:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8107178:	4b2a      	ldr	r3, [pc, #168]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 810717a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810717c:	0a5b      	lsrs	r3, r3, #9
 810717e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107182:	ee07 3a90 	vmov	s15, r3
 8107186:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810718a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810718e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107192:	edd7 6a07 	vldr	s13, [r7, #28]
 8107196:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810719a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810719e:	ee17 2a90 	vmov	r2, s15
 81071a2:	687b      	ldr	r3, [r7, #4]
 81071a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 81071a6:	4b1f      	ldr	r3, [pc, #124]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81071a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81071aa:	0c1b      	lsrs	r3, r3, #16
 81071ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81071b0:	ee07 3a90 	vmov	s15, r3
 81071b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81071b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81071bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 81071c0:	edd7 6a07 	vldr	s13, [r7, #28]
 81071c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81071c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81071cc:	ee17 2a90 	vmov	r2, s15
 81071d0:	687b      	ldr	r3, [r7, #4]
 81071d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 81071d4:	4b13      	ldr	r3, [pc, #76]	@ (8107224 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 81071d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81071d8:	0e1b      	lsrs	r3, r3, #24
 81071da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81071de:	ee07 3a90 	vmov	s15, r3
 81071e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81071e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81071ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 81071ee:	edd7 6a07 	vldr	s13, [r7, #28]
 81071f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81071f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81071fa:	ee17 2a90 	vmov	r2, s15
 81071fe:	687b      	ldr	r3, [r7, #4]
 8107200:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8107202:	e008      	b.n	8107216 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8107204:	687b      	ldr	r3, [r7, #4]
 8107206:	2200      	movs	r2, #0
 8107208:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 810720a:	687b      	ldr	r3, [r7, #4]
 810720c:	2200      	movs	r2, #0
 810720e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8107210:	687b      	ldr	r3, [r7, #4]
 8107212:	2200      	movs	r2, #0
 8107214:	609a      	str	r2, [r3, #8]
}
 8107216:	bf00      	nop
 8107218:	3724      	adds	r7, #36	@ 0x24
 810721a:	46bd      	mov	sp, r7
 810721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107220:	4770      	bx	lr
 8107222:	bf00      	nop
 8107224:	58024400 	.word	0x58024400
 8107228:	03d09000 	.word	0x03d09000
 810722c:	46000000 	.word	0x46000000
 8107230:	4c742400 	.word	0x4c742400
 8107234:	4a742400 	.word	0x4a742400
 8107238:	4bbebc20 	.word	0x4bbebc20

0810723c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 810723c:	b480      	push	{r7}
 810723e:	b089      	sub	sp, #36	@ 0x24
 8107240:	af00      	add	r7, sp, #0
 8107242:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107244:	4ba0      	ldr	r3, [pc, #640]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107248:	f003 0303 	and.w	r3, r3, #3
 810724c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 810724e:	4b9e      	ldr	r3, [pc, #632]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107252:	091b      	lsrs	r3, r3, #4
 8107254:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8107258:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 810725a:	4b9b      	ldr	r3, [pc, #620]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810725c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810725e:	f003 0301 	and.w	r3, r3, #1
 8107262:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8107264:	4b98      	ldr	r3, [pc, #608]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8107268:	08db      	lsrs	r3, r3, #3
 810726a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810726e:	693a      	ldr	r2, [r7, #16]
 8107270:	fb02 f303 	mul.w	r3, r2, r3
 8107274:	ee07 3a90 	vmov	s15, r3
 8107278:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810727c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8107280:	697b      	ldr	r3, [r7, #20]
 8107282:	2b00      	cmp	r3, #0
 8107284:	f000 8111 	beq.w	81074aa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8107288:	69bb      	ldr	r3, [r7, #24]
 810728a:	2b02      	cmp	r3, #2
 810728c:	f000 8083 	beq.w	8107396 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8107290:	69bb      	ldr	r3, [r7, #24]
 8107292:	2b02      	cmp	r3, #2
 8107294:	f200 80a1 	bhi.w	81073da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8107298:	69bb      	ldr	r3, [r7, #24]
 810729a:	2b00      	cmp	r3, #0
 810729c:	d003      	beq.n	81072a6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 810729e:	69bb      	ldr	r3, [r7, #24]
 81072a0:	2b01      	cmp	r3, #1
 81072a2:	d056      	beq.n	8107352 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 81072a4:	e099      	b.n	81073da <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81072a6:	4b88      	ldr	r3, [pc, #544]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81072a8:	681b      	ldr	r3, [r3, #0]
 81072aa:	f003 0320 	and.w	r3, r3, #32
 81072ae:	2b00      	cmp	r3, #0
 81072b0:	d02d      	beq.n	810730e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81072b2:	4b85      	ldr	r3, [pc, #532]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81072b4:	681b      	ldr	r3, [r3, #0]
 81072b6:	08db      	lsrs	r3, r3, #3
 81072b8:	f003 0303 	and.w	r3, r3, #3
 81072bc:	4a83      	ldr	r2, [pc, #524]	@ (81074cc <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 81072be:	fa22 f303 	lsr.w	r3, r2, r3
 81072c2:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81072c4:	68bb      	ldr	r3, [r7, #8]
 81072c6:	ee07 3a90 	vmov	s15, r3
 81072ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81072ce:	697b      	ldr	r3, [r7, #20]
 81072d0:	ee07 3a90 	vmov	s15, r3
 81072d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81072d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81072dc:	4b7a      	ldr	r3, [pc, #488]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81072de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81072e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81072e4:	ee07 3a90 	vmov	s15, r3
 81072e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81072ec:	ed97 6a03 	vldr	s12, [r7, #12]
 81072f0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 81074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81072f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81072f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81072fc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107300:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107304:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107308:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 810730c:	e087      	b.n	810741e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810730e:	697b      	ldr	r3, [r7, #20]
 8107310:	ee07 3a90 	vmov	s15, r3
 8107314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107318:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 81074d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 810731c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107320:	4b69      	ldr	r3, [pc, #420]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107322:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107324:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107328:	ee07 3a90 	vmov	s15, r3
 810732c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107330:	ed97 6a03 	vldr	s12, [r7, #12]
 8107334:	eddf 5a66 	vldr	s11, [pc, #408]	@ 81074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107338:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810733c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107340:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107344:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107348:	ee67 7a27 	vmul.f32	s15, s14, s15
 810734c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107350:	e065      	b.n	810741e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107352:	697b      	ldr	r3, [r7, #20]
 8107354:	ee07 3a90 	vmov	s15, r3
 8107358:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810735c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 81074d8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8107360:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107364:	4b58      	ldr	r3, [pc, #352]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107368:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810736c:	ee07 3a90 	vmov	s15, r3
 8107370:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107374:	ed97 6a03 	vldr	s12, [r7, #12]
 8107378:	eddf 5a55 	vldr	s11, [pc, #340]	@ 81074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810737c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107380:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107384:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107388:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810738c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107390:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107394:	e043      	b.n	810741e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8107396:	697b      	ldr	r3, [r7, #20]
 8107398:	ee07 3a90 	vmov	s15, r3
 810739c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81073a0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 81074dc <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 81073a4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81073a8:	4b47      	ldr	r3, [pc, #284]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81073aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81073ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81073b0:	ee07 3a90 	vmov	s15, r3
 81073b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81073b8:	ed97 6a03 	vldr	s12, [r7, #12]
 81073bc:	eddf 5a44 	vldr	s11, [pc, #272]	@ 81074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81073c0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81073c4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81073c8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81073cc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81073d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81073d4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81073d8:	e021      	b.n	810741e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81073da:	697b      	ldr	r3, [r7, #20]
 81073dc:	ee07 3a90 	vmov	s15, r3
 81073e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81073e4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 81074d4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 81073e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81073ec:	4b36      	ldr	r3, [pc, #216]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81073ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81073f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81073f4:	ee07 3a90 	vmov	s15, r3
 81073f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81073fc:	ed97 6a03 	vldr	s12, [r7, #12]
 8107400:	eddf 5a33 	vldr	s11, [pc, #204]	@ 81074d0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8107404:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107408:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810740c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107410:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107414:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107418:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810741c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 810741e:	4b2a      	ldr	r3, [pc, #168]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107422:	0a5b      	lsrs	r3, r3, #9
 8107424:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107428:	ee07 3a90 	vmov	s15, r3
 810742c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107430:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107434:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107438:	edd7 6a07 	vldr	s13, [r7, #28]
 810743c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107444:	ee17 2a90 	vmov	r2, s15
 8107448:	687b      	ldr	r3, [r7, #4]
 810744a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 810744c:	4b1e      	ldr	r3, [pc, #120]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810744e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107450:	0c1b      	lsrs	r3, r3, #16
 8107452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107456:	ee07 3a90 	vmov	s15, r3
 810745a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810745e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107462:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107466:	edd7 6a07 	vldr	s13, [r7, #28]
 810746a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810746e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107472:	ee17 2a90 	vmov	r2, s15
 8107476:	687b      	ldr	r3, [r7, #4]
 8107478:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 810747a:	4b13      	ldr	r3, [pc, #76]	@ (81074c8 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810747c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810747e:	0e1b      	lsrs	r3, r3, #24
 8107480:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107484:	ee07 3a90 	vmov	s15, r3
 8107488:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810748c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107490:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107494:	edd7 6a07 	vldr	s13, [r7, #28]
 8107498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810749c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81074a0:	ee17 2a90 	vmov	r2, s15
 81074a4:	687b      	ldr	r3, [r7, #4]
 81074a6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 81074a8:	e008      	b.n	81074bc <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 81074aa:	687b      	ldr	r3, [r7, #4]
 81074ac:	2200      	movs	r2, #0
 81074ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 81074b0:	687b      	ldr	r3, [r7, #4]
 81074b2:	2200      	movs	r2, #0
 81074b4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 81074b6:	687b      	ldr	r3, [r7, #4]
 81074b8:	2200      	movs	r2, #0
 81074ba:	609a      	str	r2, [r3, #8]
}
 81074bc:	bf00      	nop
 81074be:	3724      	adds	r7, #36	@ 0x24
 81074c0:	46bd      	mov	sp, r7
 81074c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81074c6:	4770      	bx	lr
 81074c8:	58024400 	.word	0x58024400
 81074cc:	03d09000 	.word	0x03d09000
 81074d0:	46000000 	.word	0x46000000
 81074d4:	4c742400 	.word	0x4c742400
 81074d8:	4a742400 	.word	0x4a742400
 81074dc:	4bbebc20 	.word	0x4bbebc20

081074e0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 81074e0:	b580      	push	{r7, lr}
 81074e2:	b084      	sub	sp, #16
 81074e4:	af00      	add	r7, sp, #0
 81074e6:	6078      	str	r0, [r7, #4]
 81074e8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81074ea:	2300      	movs	r3, #0
 81074ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81074ee:	4b54      	ldr	r3, [pc, #336]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81074f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81074f2:	f003 0303 	and.w	r3, r3, #3
 81074f6:	2b03      	cmp	r3, #3
 81074f8:	d101      	bne.n	81074fe <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 81074fa:	2301      	movs	r3, #1
 81074fc:	e09b      	b.n	8107636 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 81074fe:	4b50      	ldr	r3, [pc, #320]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107500:	681b      	ldr	r3, [r3, #0]
 8107502:	4a4f      	ldr	r2, [pc, #316]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107504:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8107508:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810750a:	f7fa ffb5 	bl	8102478 <HAL_GetTick>
 810750e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8107510:	e008      	b.n	8107524 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8107512:	f7fa ffb1 	bl	8102478 <HAL_GetTick>
 8107516:	4602      	mov	r2, r0
 8107518:	68bb      	ldr	r3, [r7, #8]
 810751a:	1ad3      	subs	r3, r2, r3
 810751c:	2b02      	cmp	r3, #2
 810751e:	d901      	bls.n	8107524 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8107520:	2303      	movs	r3, #3
 8107522:	e088      	b.n	8107636 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8107524:	4b46      	ldr	r3, [pc, #280]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107526:	681b      	ldr	r3, [r3, #0]
 8107528:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810752c:	2b00      	cmp	r3, #0
 810752e:	d1f0      	bne.n	8107512 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8107530:	4b43      	ldr	r3, [pc, #268]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107534:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8107538:	687b      	ldr	r3, [r7, #4]
 810753a:	681b      	ldr	r3, [r3, #0]
 810753c:	031b      	lsls	r3, r3, #12
 810753e:	4940      	ldr	r1, [pc, #256]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107540:	4313      	orrs	r3, r2
 8107542:	628b      	str	r3, [r1, #40]	@ 0x28
 8107544:	687b      	ldr	r3, [r7, #4]
 8107546:	685b      	ldr	r3, [r3, #4]
 8107548:	3b01      	subs	r3, #1
 810754a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810754e:	687b      	ldr	r3, [r7, #4]
 8107550:	689b      	ldr	r3, [r3, #8]
 8107552:	3b01      	subs	r3, #1
 8107554:	025b      	lsls	r3, r3, #9
 8107556:	b29b      	uxth	r3, r3
 8107558:	431a      	orrs	r2, r3
 810755a:	687b      	ldr	r3, [r7, #4]
 810755c:	68db      	ldr	r3, [r3, #12]
 810755e:	3b01      	subs	r3, #1
 8107560:	041b      	lsls	r3, r3, #16
 8107562:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8107566:	431a      	orrs	r2, r3
 8107568:	687b      	ldr	r3, [r7, #4]
 810756a:	691b      	ldr	r3, [r3, #16]
 810756c:	3b01      	subs	r3, #1
 810756e:	061b      	lsls	r3, r3, #24
 8107570:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8107574:	4932      	ldr	r1, [pc, #200]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107576:	4313      	orrs	r3, r2
 8107578:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 810757a:	4b31      	ldr	r3, [pc, #196]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 810757c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810757e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8107582:	687b      	ldr	r3, [r7, #4]
 8107584:	695b      	ldr	r3, [r3, #20]
 8107586:	492e      	ldr	r1, [pc, #184]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107588:	4313      	orrs	r3, r2
 810758a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 810758c:	4b2c      	ldr	r3, [pc, #176]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 810758e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107590:	f023 0220 	bic.w	r2, r3, #32
 8107594:	687b      	ldr	r3, [r7, #4]
 8107596:	699b      	ldr	r3, [r3, #24]
 8107598:	4929      	ldr	r1, [pc, #164]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 810759a:	4313      	orrs	r3, r2
 810759c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810759e:	4b28      	ldr	r3, [pc, #160]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81075a2:	4a27      	ldr	r2, [pc, #156]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075a4:	f023 0310 	bic.w	r3, r3, #16
 81075a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81075aa:	4b25      	ldr	r3, [pc, #148]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81075ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81075b2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81075b6:	687a      	ldr	r2, [r7, #4]
 81075b8:	69d2      	ldr	r2, [r2, #28]
 81075ba:	00d2      	lsls	r2, r2, #3
 81075bc:	4920      	ldr	r1, [pc, #128]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075be:	4313      	orrs	r3, r2
 81075c0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81075c2:	4b1f      	ldr	r3, [pc, #124]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81075c6:	4a1e      	ldr	r2, [pc, #120]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075c8:	f043 0310 	orr.w	r3, r3, #16
 81075cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81075ce:	683b      	ldr	r3, [r7, #0]
 81075d0:	2b00      	cmp	r3, #0
 81075d2:	d106      	bne.n	81075e2 <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 81075d4:	4b1a      	ldr	r3, [pc, #104]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81075d8:	4a19      	ldr	r2, [pc, #100]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 81075de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81075e0:	e00f      	b.n	8107602 <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81075e2:	683b      	ldr	r3, [r7, #0]
 81075e4:	2b01      	cmp	r3, #1
 81075e6:	d106      	bne.n	81075f6 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 81075e8:	4b15      	ldr	r3, [pc, #84]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81075ec:	4a14      	ldr	r2, [pc, #80]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 81075f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81075f4:	e005      	b.n	8107602 <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 81075f6:	4b12      	ldr	r3, [pc, #72]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81075fa:	4a11      	ldr	r2, [pc, #68]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 81075fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8107600:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8107602:	4b0f      	ldr	r3, [pc, #60]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107604:	681b      	ldr	r3, [r3, #0]
 8107606:	4a0e      	ldr	r2, [pc, #56]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 8107608:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 810760c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810760e:	f7fa ff33 	bl	8102478 <HAL_GetTick>
 8107612:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8107614:	e008      	b.n	8107628 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8107616:	f7fa ff2f 	bl	8102478 <HAL_GetTick>
 810761a:	4602      	mov	r2, r0
 810761c:	68bb      	ldr	r3, [r7, #8]
 810761e:	1ad3      	subs	r3, r2, r3
 8107620:	2b02      	cmp	r3, #2
 8107622:	d901      	bls.n	8107628 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107624:	2303      	movs	r3, #3
 8107626:	e006      	b.n	8107636 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8107628:	4b05      	ldr	r3, [pc, #20]	@ (8107640 <RCCEx_PLL2_Config+0x160>)
 810762a:	681b      	ldr	r3, [r3, #0]
 810762c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107630:	2b00      	cmp	r3, #0
 8107632:	d0f0      	beq.n	8107616 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8107634:	7bfb      	ldrb	r3, [r7, #15]
}
 8107636:	4618      	mov	r0, r3
 8107638:	3710      	adds	r7, #16
 810763a:	46bd      	mov	sp, r7
 810763c:	bd80      	pop	{r7, pc}
 810763e:	bf00      	nop
 8107640:	58024400 	.word	0x58024400

08107644 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8107644:	b580      	push	{r7, lr}
 8107646:	b084      	sub	sp, #16
 8107648:	af00      	add	r7, sp, #0
 810764a:	6078      	str	r0, [r7, #4]
 810764c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810764e:	2300      	movs	r3, #0
 8107650:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8107652:	4b54      	ldr	r3, [pc, #336]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107656:	f003 0303 	and.w	r3, r3, #3
 810765a:	2b03      	cmp	r3, #3
 810765c:	d101      	bne.n	8107662 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810765e:	2301      	movs	r3, #1
 8107660:	e09b      	b.n	810779a <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8107662:	4b50      	ldr	r3, [pc, #320]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107664:	681b      	ldr	r3, [r3, #0]
 8107666:	4a4f      	ldr	r2, [pc, #316]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107668:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810766c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810766e:	f7fa ff03 	bl	8102478 <HAL_GetTick>
 8107672:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8107674:	e008      	b.n	8107688 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8107676:	f7fa feff 	bl	8102478 <HAL_GetTick>
 810767a:	4602      	mov	r2, r0
 810767c:	68bb      	ldr	r3, [r7, #8]
 810767e:	1ad3      	subs	r3, r2, r3
 8107680:	2b02      	cmp	r3, #2
 8107682:	d901      	bls.n	8107688 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8107684:	2303      	movs	r3, #3
 8107686:	e088      	b.n	810779a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8107688:	4b46      	ldr	r3, [pc, #280]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810768a:	681b      	ldr	r3, [r3, #0]
 810768c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8107690:	2b00      	cmp	r3, #0
 8107692:	d1f0      	bne.n	8107676 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8107694:	4b43      	ldr	r3, [pc, #268]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107698:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 810769c:	687b      	ldr	r3, [r7, #4]
 810769e:	681b      	ldr	r3, [r3, #0]
 81076a0:	051b      	lsls	r3, r3, #20
 81076a2:	4940      	ldr	r1, [pc, #256]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 81076a4:	4313      	orrs	r3, r2
 81076a6:	628b      	str	r3, [r1, #40]	@ 0x28
 81076a8:	687b      	ldr	r3, [r7, #4]
 81076aa:	685b      	ldr	r3, [r3, #4]
 81076ac:	3b01      	subs	r3, #1
 81076ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81076b2:	687b      	ldr	r3, [r7, #4]
 81076b4:	689b      	ldr	r3, [r3, #8]
 81076b6:	3b01      	subs	r3, #1
 81076b8:	025b      	lsls	r3, r3, #9
 81076ba:	b29b      	uxth	r3, r3
 81076bc:	431a      	orrs	r2, r3
 81076be:	687b      	ldr	r3, [r7, #4]
 81076c0:	68db      	ldr	r3, [r3, #12]
 81076c2:	3b01      	subs	r3, #1
 81076c4:	041b      	lsls	r3, r3, #16
 81076c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 81076ca:	431a      	orrs	r2, r3
 81076cc:	687b      	ldr	r3, [r7, #4]
 81076ce:	691b      	ldr	r3, [r3, #16]
 81076d0:	3b01      	subs	r3, #1
 81076d2:	061b      	lsls	r3, r3, #24
 81076d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 81076d8:	4932      	ldr	r1, [pc, #200]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 81076da:	4313      	orrs	r3, r2
 81076dc:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 81076de:	4b31      	ldr	r3, [pc, #196]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 81076e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81076e2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 81076e6:	687b      	ldr	r3, [r7, #4]
 81076e8:	695b      	ldr	r3, [r3, #20]
 81076ea:	492e      	ldr	r1, [pc, #184]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 81076ec:	4313      	orrs	r3, r2
 81076ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 81076f0:	4b2c      	ldr	r3, [pc, #176]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 81076f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81076f4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 81076f8:	687b      	ldr	r3, [r7, #4]
 81076fa:	699b      	ldr	r3, [r3, #24]
 81076fc:	4929      	ldr	r1, [pc, #164]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 81076fe:	4313      	orrs	r3, r2
 8107700:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8107702:	4b28      	ldr	r3, [pc, #160]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107706:	4a27      	ldr	r2, [pc, #156]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107708:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 810770c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810770e:	4b25      	ldr	r3, [pc, #148]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107712:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8107716:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 810771a:	687a      	ldr	r2, [r7, #4]
 810771c:	69d2      	ldr	r2, [r2, #28]
 810771e:	00d2      	lsls	r2, r2, #3
 8107720:	4920      	ldr	r1, [pc, #128]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107722:	4313      	orrs	r3, r2
 8107724:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8107726:	4b1f      	ldr	r3, [pc, #124]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810772a:	4a1e      	ldr	r2, [pc, #120]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810772c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8107730:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8107732:	683b      	ldr	r3, [r7, #0]
 8107734:	2b00      	cmp	r3, #0
 8107736:	d106      	bne.n	8107746 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8107738:	4b1a      	ldr	r3, [pc, #104]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810773a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810773c:	4a19      	ldr	r2, [pc, #100]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810773e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8107742:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8107744:	e00f      	b.n	8107766 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8107746:	683b      	ldr	r3, [r7, #0]
 8107748:	2b01      	cmp	r3, #1
 810774a:	d106      	bne.n	810775a <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 810774c:	4b15      	ldr	r3, [pc, #84]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810774e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107750:	4a14      	ldr	r2, [pc, #80]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107752:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8107756:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8107758:	e005      	b.n	8107766 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 810775a:	4b12      	ldr	r3, [pc, #72]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810775c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810775e:	4a11      	ldr	r2, [pc, #68]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107760:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8107764:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8107766:	4b0f      	ldr	r3, [pc, #60]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 8107768:	681b      	ldr	r3, [r3, #0]
 810776a:	4a0e      	ldr	r2, [pc, #56]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810776c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8107770:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8107772:	f7fa fe81 	bl	8102478 <HAL_GetTick>
 8107776:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8107778:	e008      	b.n	810778c <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 810777a:	f7fa fe7d 	bl	8102478 <HAL_GetTick>
 810777e:	4602      	mov	r2, r0
 8107780:	68bb      	ldr	r3, [r7, #8]
 8107782:	1ad3      	subs	r3, r2, r3
 8107784:	2b02      	cmp	r3, #2
 8107786:	d901      	bls.n	810778c <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107788:	2303      	movs	r3, #3
 810778a:	e006      	b.n	810779a <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 810778c:	4b05      	ldr	r3, [pc, #20]	@ (81077a4 <RCCEx_PLL3_Config+0x160>)
 810778e:	681b      	ldr	r3, [r3, #0]
 8107790:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8107794:	2b00      	cmp	r3, #0
 8107796:	d0f0      	beq.n	810777a <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8107798:	7bfb      	ldrb	r3, [r7, #15]
}
 810779a:	4618      	mov	r0, r3
 810779c:	3710      	adds	r7, #16
 810779e:	46bd      	mov	sp, r7
 81077a0:	bd80      	pop	{r7, pc}
 81077a2:	bf00      	nop
 81077a4:	58024400 	.word	0x58024400

081077a8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 81077a8:	b580      	push	{r7, lr}
 81077aa:	b084      	sub	sp, #16
 81077ac:	af00      	add	r7, sp, #0
 81077ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 81077b0:	2301      	movs	r3, #1
 81077b2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 81077b4:	687b      	ldr	r3, [r7, #4]
 81077b6:	2b00      	cmp	r3, #0
 81077b8:	d073      	beq.n	81078a2 <HAL_RTC_Init+0xfa>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 81077ba:	687b      	ldr	r3, [r7, #4]
 81077bc:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 81077c0:	b2db      	uxtb	r3, r3
 81077c2:	2b00      	cmp	r3, #0
 81077c4:	d106      	bne.n	81077d4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 81077c6:	687b      	ldr	r3, [r7, #4]
 81077c8:	2200      	movs	r2, #0
 81077ca:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 81077ce:	6878      	ldr	r0, [r7, #4]
 81077d0:	f7fa f846 	bl	8101860 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 81077d4:	687b      	ldr	r3, [r7, #4]
 81077d6:	2202      	movs	r2, #2
 81077d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 81077dc:	687b      	ldr	r3, [r7, #4]
 81077de:	681b      	ldr	r3, [r3, #0]
 81077e0:	68db      	ldr	r3, [r3, #12]
 81077e2:	f003 0310 	and.w	r3, r3, #16
 81077e6:	2b10      	cmp	r3, #16
 81077e8:	d052      	beq.n	8107890 <HAL_RTC_Init+0xe8>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 81077ea:	687b      	ldr	r3, [r7, #4]
 81077ec:	681b      	ldr	r3, [r3, #0]
 81077ee:	22ca      	movs	r2, #202	@ 0xca
 81077f0:	625a      	str	r2, [r3, #36]	@ 0x24
 81077f2:	687b      	ldr	r3, [r7, #4]
 81077f4:	681b      	ldr	r3, [r3, #0]
 81077f6:	2253      	movs	r2, #83	@ 0x53
 81077f8:	625a      	str	r2, [r3, #36]	@ 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 81077fa:	6878      	ldr	r0, [r7, #4]
 81077fc:	f000 f87a 	bl	81078f4 <RTC_EnterInitMode>
 8107800:	4603      	mov	r3, r0
 8107802:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8107804:	7bfb      	ldrb	r3, [r7, #15]
 8107806:	2b00      	cmp	r3, #0
 8107808:	d126      	bne.n	8107858 <HAL_RTC_Init+0xb0>
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 810780a:	687b      	ldr	r3, [r7, #4]
 810780c:	681b      	ldr	r3, [r3, #0]
 810780e:	689b      	ldr	r3, [r3, #8]
 8107810:	687a      	ldr	r2, [r7, #4]
 8107812:	6812      	ldr	r2, [r2, #0]
 8107814:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8107818:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 810781c:	6093      	str	r3, [r2, #8]
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 810781e:	687b      	ldr	r3, [r7, #4]
 8107820:	681b      	ldr	r3, [r3, #0]
 8107822:	6899      	ldr	r1, [r3, #8]
 8107824:	687b      	ldr	r3, [r7, #4]
 8107826:	685a      	ldr	r2, [r3, #4]
 8107828:	687b      	ldr	r3, [r7, #4]
 810782a:	691b      	ldr	r3, [r3, #16]
 810782c:	431a      	orrs	r2, r3
 810782e:	687b      	ldr	r3, [r7, #4]
 8107830:	699b      	ldr	r3, [r3, #24]
 8107832:	431a      	orrs	r2, r3
 8107834:	687b      	ldr	r3, [r7, #4]
 8107836:	681b      	ldr	r3, [r3, #0]
 8107838:	430a      	orrs	r2, r1
 810783a:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 810783c:	687b      	ldr	r3, [r7, #4]
 810783e:	689b      	ldr	r3, [r3, #8]
 8107840:	0419      	lsls	r1, r3, #16
 8107842:	687b      	ldr	r3, [r7, #4]
 8107844:	68da      	ldr	r2, [r3, #12]
 8107846:	687b      	ldr	r3, [r7, #4]
 8107848:	681b      	ldr	r3, [r3, #0]
 810784a:	430a      	orrs	r2, r1
 810784c:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 810784e:	6878      	ldr	r0, [r7, #4]
 8107850:	f000 f884 	bl	810795c <RTC_ExitInitMode>
 8107854:	4603      	mov	r3, r0
 8107856:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 8107858:	7bfb      	ldrb	r3, [r7, #15]
 810785a:	2b00      	cmp	r3, #0
 810785c:	d113      	bne.n	8107886 <HAL_RTC_Init+0xde>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 810785e:	687b      	ldr	r3, [r7, #4]
 8107860:	681b      	ldr	r3, [r3, #0]
 8107862:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8107864:	687b      	ldr	r3, [r7, #4]
 8107866:	681b      	ldr	r3, [r3, #0]
 8107868:	f022 0203 	bic.w	r2, r2, #3
 810786c:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 810786e:	687b      	ldr	r3, [r7, #4]
 8107870:	681b      	ldr	r3, [r3, #0]
 8107872:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8107874:	687b      	ldr	r3, [r7, #4]
 8107876:	69da      	ldr	r2, [r3, #28]
 8107878:	687b      	ldr	r3, [r7, #4]
 810787a:	695b      	ldr	r3, [r3, #20]
 810787c:	431a      	orrs	r2, r3
 810787e:	687b      	ldr	r3, [r7, #4]
 8107880:	681b      	ldr	r3, [r3, #0]
 8107882:	430a      	orrs	r2, r1
 8107884:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8107886:	687b      	ldr	r3, [r7, #4]
 8107888:	681b      	ldr	r3, [r3, #0]
 810788a:	22ff      	movs	r2, #255	@ 0xff
 810788c:	625a      	str	r2, [r3, #36]	@ 0x24
 810788e:	e001      	b.n	8107894 <HAL_RTC_Init+0xec>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8107890:	2300      	movs	r3, #0
 8107892:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8107894:	7bfb      	ldrb	r3, [r7, #15]
 8107896:	2b00      	cmp	r3, #0
 8107898:	d103      	bne.n	81078a2 <HAL_RTC_Init+0xfa>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 810789a:	687b      	ldr	r3, [r7, #4]
 810789c:	2201      	movs	r2, #1
 810789e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  /* return status */
  return status;
 81078a2:	7bfb      	ldrb	r3, [r7, #15]
}
 81078a4:	4618      	mov	r0, r3
 81078a6:	3710      	adds	r7, #16
 81078a8:	46bd      	mov	sp, r7
 81078aa:	bd80      	pop	{r7, pc}

081078ac <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 81078ac:	b580      	push	{r7, lr}
 81078ae:	b084      	sub	sp, #16
 81078b0:	af00      	add	r7, sp, #0
 81078b2:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 81078b4:	687b      	ldr	r3, [r7, #4]
 81078b6:	681b      	ldr	r3, [r3, #0]
 81078b8:	4a0d      	ldr	r2, [pc, #52]	@ (81078f0 <HAL_RTC_WaitForSynchro+0x44>)
 81078ba:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 81078bc:	f7fa fddc 	bl	8102478 <HAL_GetTick>
 81078c0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 81078c2:	e009      	b.n	81078d8 <HAL_RTC_WaitForSynchro+0x2c>
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 81078c4:	f7fa fdd8 	bl	8102478 <HAL_GetTick>
 81078c8:	4602      	mov	r2, r0
 81078ca:	68fb      	ldr	r3, [r7, #12]
 81078cc:	1ad3      	subs	r3, r2, r3
 81078ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 81078d2:	d901      	bls.n	81078d8 <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 81078d4:	2303      	movs	r3, #3
 81078d6:	e007      	b.n	81078e8 <HAL_RTC_WaitForSynchro+0x3c>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 81078d8:	687b      	ldr	r3, [r7, #4]
 81078da:	681b      	ldr	r3, [r3, #0]
 81078dc:	68db      	ldr	r3, [r3, #12]
 81078de:	f003 0320 	and.w	r3, r3, #32
 81078e2:	2b00      	cmp	r3, #0
 81078e4:	d0ee      	beq.n	81078c4 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 81078e6:	2300      	movs	r3, #0
}
 81078e8:	4618      	mov	r0, r3
 81078ea:	3710      	adds	r7, #16
 81078ec:	46bd      	mov	sp, r7
 81078ee:	bd80      	pop	{r7, pc}
 81078f0:	0003ff5f 	.word	0x0003ff5f

081078f4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 81078f4:	b580      	push	{r7, lr}
 81078f6:	b084      	sub	sp, #16
 81078f8:	af00      	add	r7, sp, #0
 81078fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81078fc:	2300      	movs	r3, #0
 81078fe:	73fb      	strb	r3, [r7, #15]
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8107900:	687b      	ldr	r3, [r7, #4]
 8107902:	681b      	ldr	r3, [r3, #0]
 8107904:	68db      	ldr	r3, [r3, #12]
 8107906:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810790a:	2b00      	cmp	r3, #0
 810790c:	d120      	bne.n	8107950 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 810790e:	687b      	ldr	r3, [r7, #4]
 8107910:	681b      	ldr	r3, [r3, #0]
 8107912:	f04f 32ff 	mov.w	r2, #4294967295
 8107916:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8107918:	f7fa fdae 	bl	8102478 <HAL_GetTick>
 810791c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 810791e:	e00d      	b.n	810793c <RTC_EnterInitMode+0x48>
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8107920:	f7fa fdaa 	bl	8102478 <HAL_GetTick>
 8107924:	4602      	mov	r2, r0
 8107926:	68bb      	ldr	r3, [r7, #8]
 8107928:	1ad3      	subs	r3, r2, r3
 810792a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 810792e:	d905      	bls.n	810793c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8107930:	2303      	movs	r3, #3
 8107932:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8107934:	687b      	ldr	r3, [r7, #4]
 8107936:	2203      	movs	r2, #3
 8107938:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 810793c:	687b      	ldr	r3, [r7, #4]
 810793e:	681b      	ldr	r3, [r3, #0]
 8107940:	68db      	ldr	r3, [r3, #12]
 8107942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8107946:	2b00      	cmp	r3, #0
 8107948:	d102      	bne.n	8107950 <RTC_EnterInitMode+0x5c>
 810794a:	7bfb      	ldrb	r3, [r7, #15]
 810794c:	2b03      	cmp	r3, #3
 810794e:	d1e7      	bne.n	8107920 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8107950:	7bfb      	ldrb	r3, [r7, #15]
}
 8107952:	4618      	mov	r0, r3
 8107954:	3710      	adds	r7, #16
 8107956:	46bd      	mov	sp, r7
 8107958:	bd80      	pop	{r7, pc}
	...

0810795c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 810795c:	b580      	push	{r7, lr}
 810795e:	b084      	sub	sp, #16
 8107960:	af00      	add	r7, sp, #0
 8107962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8107964:	2300      	movs	r3, #0
 8107966:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8107968:	4b1a      	ldr	r3, [pc, #104]	@ (81079d4 <RTC_ExitInitMode+0x78>)
 810796a:	68db      	ldr	r3, [r3, #12]
 810796c:	4a19      	ldr	r2, [pc, #100]	@ (81079d4 <RTC_ExitInitMode+0x78>)
 810796e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8107972:	60d3      	str	r3, [r2, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8107974:	4b17      	ldr	r3, [pc, #92]	@ (81079d4 <RTC_ExitInitMode+0x78>)
 8107976:	689b      	ldr	r3, [r3, #8]
 8107978:	f003 0320 	and.w	r3, r3, #32
 810797c:	2b00      	cmp	r3, #0
 810797e:	d10c      	bne.n	810799a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8107980:	6878      	ldr	r0, [r7, #4]
 8107982:	f7ff ff93 	bl	81078ac <HAL_RTC_WaitForSynchro>
 8107986:	4603      	mov	r3, r0
 8107988:	2b00      	cmp	r3, #0
 810798a:	d01e      	beq.n	81079ca <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 810798c:	687b      	ldr	r3, [r7, #4]
 810798e:	2203      	movs	r2, #3
 8107990:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8107994:	2303      	movs	r3, #3
 8107996:	73fb      	strb	r3, [r7, #15]
 8107998:	e017      	b.n	81079ca <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 810799a:	4b0e      	ldr	r3, [pc, #56]	@ (81079d4 <RTC_ExitInitMode+0x78>)
 810799c:	689b      	ldr	r3, [r3, #8]
 810799e:	4a0d      	ldr	r2, [pc, #52]	@ (81079d4 <RTC_ExitInitMode+0x78>)
 81079a0:	f023 0320 	bic.w	r3, r3, #32
 81079a4:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 81079a6:	6878      	ldr	r0, [r7, #4]
 81079a8:	f7ff ff80 	bl	81078ac <HAL_RTC_WaitForSynchro>
 81079ac:	4603      	mov	r3, r0
 81079ae:	2b00      	cmp	r3, #0
 81079b0:	d005      	beq.n	81079be <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 81079b2:	687b      	ldr	r3, [r7, #4]
 81079b4:	2203      	movs	r2, #3
 81079b6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 81079ba:	2303      	movs	r3, #3
 81079bc:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 81079be:	4b05      	ldr	r3, [pc, #20]	@ (81079d4 <RTC_ExitInitMode+0x78>)
 81079c0:	689b      	ldr	r3, [r3, #8]
 81079c2:	4a04      	ldr	r2, [pc, #16]	@ (81079d4 <RTC_ExitInitMode+0x78>)
 81079c4:	f043 0320 	orr.w	r3, r3, #32
 81079c8:	6093      	str	r3, [r2, #8]
  }

  return status;
 81079ca:	7bfb      	ldrb	r3, [r7, #15]
}
 81079cc:	4618      	mov	r0, r3
 81079ce:	3710      	adds	r7, #16
 81079d0:	46bd      	mov	sp, r7
 81079d2:	bd80      	pop	{r7, pc}
 81079d4:	58004000 	.word	0x58004000

081079d8 <HAL_RTCEx_SetTamper>:
  * @param  hrtc RTC handle
  * @param  sTamper Pointer to Tamper Structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef * hrtc, const RTC_TamperTypeDef * sTamper)
{
 81079d8:	b480      	push	{r7}
 81079da:	b085      	sub	sp, #20
 81079dc:	af00      	add	r7, sp, #0
 81079de:	6078      	str	r0, [r7, #4]
 81079e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
  assert_param(IS_RTC_TAMPER_FILTER_CONFIG_CORRECT(sTamper->Filter, sTamper->Trigger));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 81079e2:	687b      	ldr	r3, [r7, #4]
 81079e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 81079e8:	2b01      	cmp	r3, #1
 81079ea:	d101      	bne.n	81079f0 <HAL_RTCEx_SetTamper+0x18>
 81079ec:	2302      	movs	r3, #2
 81079ee:	e0cc      	b.n	8107b8a <HAL_RTCEx_SetTamper+0x1b2>
 81079f0:	687b      	ldr	r3, [r7, #4]
 81079f2:	2201      	movs	r2, #1
 81079f4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 81079f8:	687b      	ldr	r3, [r7, #4]
 81079fa:	2202      	movs	r2, #2
 81079fc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Copy control register into temporary variable */
  tmpreg = hrtc->Instance->TAMPCR;
 8107a00:	687b      	ldr	r3, [r7, #4]
 8107a02:	681b      	ldr	r3, [r3, #0]
 8107a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107a06:	60fb      	str	r3, [r7, #12]

  /* Enable selected tamper */
  tmpreg |= (sTamper->Tamper);
 8107a08:	683b      	ldr	r3, [r7, #0]
 8107a0a:	681b      	ldr	r3, [r3, #0]
 8107a0c:	68fa      	ldr	r2, [r7, #12]
 8107a0e:	4313      	orrs	r3, r2
 8107a10:	60fb      	str	r3, [r7, #12]

  /* Configure the bit (located just next to the tamper enable bit) */
  if ((sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE))
 8107a12:	683b      	ldr	r3, [r7, #0]
 8107a14:	689b      	ldr	r3, [r3, #8]
 8107a16:	2b08      	cmp	r3, #8
 8107a18:	d003      	beq.n	8107a22 <HAL_RTCEx_SetTamper+0x4a>
 8107a1a:	683b      	ldr	r3, [r7, #0]
 8107a1c:	689b      	ldr	r3, [r3, #8]
 8107a1e:	2b02      	cmp	r3, #2
 8107a20:	d106      	bne.n	8107a30 <HAL_RTCEx_SetTamper+0x58>
  {
    /* Set the tamper trigger bit */
    tmpreg |= (uint32_t)(sTamper->Tamper << 1U);
 8107a22:	683b      	ldr	r3, [r7, #0]
 8107a24:	681b      	ldr	r3, [r3, #0]
 8107a26:	005b      	lsls	r3, r3, #1
 8107a28:	68fa      	ldr	r2, [r7, #12]
 8107a2a:	4313      	orrs	r3, r2
 8107a2c:	60fb      	str	r3, [r7, #12]
 8107a2e:	e006      	b.n	8107a3e <HAL_RTCEx_SetTamper+0x66>
  }
  else
  {
    /* Clear the tamper trigger bit */
    tmpreg &= (uint32_t)~(sTamper->Tamper << 1U);
 8107a30:	683b      	ldr	r3, [r7, #0]
 8107a32:	681b      	ldr	r3, [r3, #0]
 8107a34:	005b      	lsls	r3, r3, #1
 8107a36:	43db      	mvns	r3, r3
 8107a38:	68fa      	ldr	r2, [r7, #12]
 8107a3a:	4013      	ands	r3, r2
 8107a3c:	60fb      	str	r3, [r7, #12]
  }

#if defined(RTC_TAMPNOERASE_SUPPORT)
  /* Configure the tamper backup registers erasure bit */
  if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
 8107a3e:	683b      	ldr	r3, [r7, #0]
 8107a40:	68db      	ldr	r3, [r3, #12]
 8107a42:	2b00      	cmp	r3, #0
 8107a44:	d01e      	beq.n	8107a84 <HAL_RTCEx_SetTamper+0xac>
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107a46:	683b      	ldr	r3, [r7, #0]
 8107a48:	681b      	ldr	r3, [r3, #0]
 8107a4a:	f003 0301 	and.w	r3, r3, #1
 8107a4e:	2b00      	cmp	r3, #0
 8107a50:	d003      	beq.n	8107a5a <HAL_RTCEx_SetTamper+0x82>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1NOERASE);
 8107a52:	68fb      	ldr	r3, [r7, #12]
 8107a54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8107a58:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107a5a:	683b      	ldr	r3, [r7, #0]
 8107a5c:	681b      	ldr	r3, [r3, #0]
 8107a5e:	f003 0308 	and.w	r3, r3, #8
 8107a62:	2b00      	cmp	r3, #0
 8107a64:	d003      	beq.n	8107a6e <HAL_RTCEx_SetTamper+0x96>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2NOERASE);
 8107a66:	68fb      	ldr	r3, [r7, #12]
 8107a68:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8107a6c:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107a6e:	683b      	ldr	r3, [r7, #0]
 8107a70:	681b      	ldr	r3, [r3, #0]
 8107a72:	f003 0320 	and.w	r3, r3, #32
 8107a76:	2b00      	cmp	r3, #0
 8107a78:	d022      	beq.n	8107ac0 <HAL_RTCEx_SetTamper+0xe8>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3NOERASE);
 8107a7a:	68fb      	ldr	r3, [r7, #12]
 8107a7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8107a80:	60fb      	str	r3, [r7, #12]
 8107a82:	e01d      	b.n	8107ac0 <HAL_RTCEx_SetTamper+0xe8>
    }
  }
  else
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107a84:	683b      	ldr	r3, [r7, #0]
 8107a86:	681b      	ldr	r3, [r3, #0]
 8107a88:	f003 0301 	and.w	r3, r3, #1
 8107a8c:	2b00      	cmp	r3, #0
 8107a8e:	d003      	beq.n	8107a98 <HAL_RTCEx_SetTamper+0xc0>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1NOERASE);
 8107a90:	68fb      	ldr	r3, [r7, #12]
 8107a92:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8107a96:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107a98:	683b      	ldr	r3, [r7, #0]
 8107a9a:	681b      	ldr	r3, [r3, #0]
 8107a9c:	f003 0308 	and.w	r3, r3, #8
 8107aa0:	2b00      	cmp	r3, #0
 8107aa2:	d003      	beq.n	8107aac <HAL_RTCEx_SetTamper+0xd4>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2NOERASE);
 8107aa4:	68fb      	ldr	r3, [r7, #12]
 8107aa6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8107aaa:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107aac:	683b      	ldr	r3, [r7, #0]
 8107aae:	681b      	ldr	r3, [r3, #0]
 8107ab0:	f003 0320 	and.w	r3, r3, #32
 8107ab4:	2b00      	cmp	r3, #0
 8107ab6:	d003      	beq.n	8107ac0 <HAL_RTCEx_SetTamper+0xe8>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3NOERASE);
 8107ab8:	68fb      	ldr	r3, [r7, #12]
 8107aba:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8107abe:	60fb      	str	r3, [r7, #12]
  }
#endif /* RTC_TAMPNOERASE_SUPPORT */

#if defined(RTC_TAMPMASKFLAG_SUPPORT)  
  /* Configure the tamper flags masking bit */
  if (sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
 8107ac0:	683b      	ldr	r3, [r7, #0]
 8107ac2:	691b      	ldr	r3, [r3, #16]
 8107ac4:	2b00      	cmp	r3, #0
 8107ac6:	d01e      	beq.n	8107b06 <HAL_RTCEx_SetTamper+0x12e>
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107ac8:	683b      	ldr	r3, [r7, #0]
 8107aca:	681b      	ldr	r3, [r3, #0]
 8107acc:	f003 0301 	and.w	r3, r3, #1
 8107ad0:	2b00      	cmp	r3, #0
 8107ad2:	d003      	beq.n	8107adc <HAL_RTCEx_SetTamper+0x104>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1MF);
 8107ad4:	68fb      	ldr	r3, [r7, #12]
 8107ad6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8107ada:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107adc:	683b      	ldr	r3, [r7, #0]
 8107ade:	681b      	ldr	r3, [r3, #0]
 8107ae0:	f003 0308 	and.w	r3, r3, #8
 8107ae4:	2b00      	cmp	r3, #0
 8107ae6:	d003      	beq.n	8107af0 <HAL_RTCEx_SetTamper+0x118>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2MF);
 8107ae8:	68fb      	ldr	r3, [r7, #12]
 8107aea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8107aee:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107af0:	683b      	ldr	r3, [r7, #0]
 8107af2:	681b      	ldr	r3, [r3, #0]
 8107af4:	f003 0320 	and.w	r3, r3, #32
 8107af8:	2b00      	cmp	r3, #0
 8107afa:	d022      	beq.n	8107b42 <HAL_RTCEx_SetTamper+0x16a>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3MF);
 8107afc:	68fb      	ldr	r3, [r7, #12]
 8107afe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8107b02:	60fb      	str	r3, [r7, #12]
 8107b04:	e01d      	b.n	8107b42 <HAL_RTCEx_SetTamper+0x16a>
    }
  }
  else
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 8107b06:	683b      	ldr	r3, [r7, #0]
 8107b08:	681b      	ldr	r3, [r3, #0]
 8107b0a:	f003 0301 	and.w	r3, r3, #1
 8107b0e:	2b00      	cmp	r3, #0
 8107b10:	d003      	beq.n	8107b1a <HAL_RTCEx_SetTamper+0x142>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1MF);
 8107b12:	68fb      	ldr	r3, [r7, #12]
 8107b14:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8107b18:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 8107b1a:	683b      	ldr	r3, [r7, #0]
 8107b1c:	681b      	ldr	r3, [r3, #0]
 8107b1e:	f003 0308 	and.w	r3, r3, #8
 8107b22:	2b00      	cmp	r3, #0
 8107b24:	d003      	beq.n	8107b2e <HAL_RTCEx_SetTamper+0x156>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2MF);
 8107b26:	68fb      	ldr	r3, [r7, #12]
 8107b28:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8107b2c:	60fb      	str	r3, [r7, #12]
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 8107b2e:	683b      	ldr	r3, [r7, #0]
 8107b30:	681b      	ldr	r3, [r3, #0]
 8107b32:	f003 0320 	and.w	r3, r3, #32
 8107b36:	2b00      	cmp	r3, #0
 8107b38:	d003      	beq.n	8107b42 <HAL_RTCEx_SetTamper+0x16a>
    {
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3MF);
 8107b3a:	68fb      	ldr	r3, [r7, #12]
 8107b3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8107b40:	60fb      	str	r3, [r7, #12]
    }
  }
#endif /* RTC_TAMPMASKFLAG_SUPPORT */

  /* Clearing remaining fields before setting them */
  tmpreg &= ~(RTC_TAMPERFILTER_MASK            | RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK | \
 8107b42:	68fb      	ldr	r3, [r7, #12]
 8107b44:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8107b48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8107b4c:	60fb      	str	r3, [r7, #12]
              RTC_TAMPERPRECHARGEDURATION_MASK | RTC_TAMPER_PULLUP_MASK             | \
              RTC_TIMESTAMPONTAMPERDETECTION_MASK);

  /* Set remaining parameters of desired configuration into temporary variable */
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8107b4e:	683b      	ldr	r3, [r7, #0]
 8107b50:	695a      	ldr	r2, [r3, #20]
             (uint32_t)sTamper->SamplingFrequency | \
 8107b52:	683b      	ldr	r3, [r7, #0]
 8107b54:	699b      	ldr	r3, [r3, #24]
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8107b56:	431a      	orrs	r2, r3
             (uint32_t)sTamper->PrechargeDuration | \
 8107b58:	683b      	ldr	r3, [r7, #0]
 8107b5a:	69db      	ldr	r3, [r3, #28]
             (uint32_t)sTamper->SamplingFrequency | \
 8107b5c:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TamperPullUp      | \
 8107b5e:	683b      	ldr	r3, [r7, #0]
 8107b60:	6a1b      	ldr	r3, [r3, #32]
             (uint32_t)sTamper->PrechargeDuration | \
 8107b62:	431a      	orrs	r2, r3
             (uint32_t)sTamper->TimeStampOnTamperDetection);
 8107b64:	683b      	ldr	r3, [r7, #0]
 8107b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             (uint32_t)sTamper->TamperPullUp      | \
 8107b68:	4313      	orrs	r3, r2
  tmpreg |= ((uint32_t)sTamper->Filter            | \
 8107b6a:	68fa      	ldr	r2, [r7, #12]
 8107b6c:	4313      	orrs	r3, r2
 8107b6e:	60fb      	str	r3, [r7, #12]

  /* Copy desired configuration into configuration register */
  hrtc->Instance->TAMPCR = tmpreg;
 8107b70:	687b      	ldr	r3, [r7, #4]
 8107b72:	681b      	ldr	r3, [r3, #0]
 8107b74:	68fa      	ldr	r2, [r7, #12]
 8107b76:	641a      	str	r2, [r3, #64]	@ 0x40

  hrtc->State = HAL_RTC_STATE_READY;
 8107b78:	687b      	ldr	r3, [r7, #4]
 8107b7a:	2201      	movs	r2, #1
 8107b7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8107b80:	687b      	ldr	r3, [r7, #4]
 8107b82:	2200      	movs	r2, #0
 8107b84:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8107b88:	2300      	movs	r3, #0
}
 8107b8a:	4618      	mov	r0, r3
 8107b8c:	3714      	adds	r7, #20
 8107b8e:	46bd      	mov	sp, r7
 8107b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107b94:	4770      	bx	lr
	...

08107b98 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8107b98:	b580      	push	{r7, lr}
 8107b9a:	b08a      	sub	sp, #40	@ 0x28
 8107b9c:	af00      	add	r7, sp, #0
 8107b9e:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8107ba0:	687b      	ldr	r3, [r7, #4]
 8107ba2:	2b00      	cmp	r3, #0
 8107ba4:	d101      	bne.n	8107baa <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8107ba6:	2301      	movs	r3, #1
 8107ba8:	e290      	b.n	81080cc <HAL_SAI_Init+0x534>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8107baa:	f7fa fc95 	bl	81024d8 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 8107bae:	687b      	ldr	r3, [r7, #4]
 8107bb0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8107bb4:	2b01      	cmp	r3, #1
 8107bb6:	d113      	bne.n	8107be0 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8107bb8:	687b      	ldr	r3, [r7, #4]
 8107bba:	681b      	ldr	r3, [r3, #0]
 8107bbc:	4a96      	ldr	r2, [pc, #600]	@ (8107e18 <HAL_SAI_Init+0x280>)
 8107bbe:	4293      	cmp	r3, r2
 8107bc0:	d004      	beq.n	8107bcc <HAL_SAI_Init+0x34>
 8107bc2:	687b      	ldr	r3, [r7, #4]
 8107bc4:	681b      	ldr	r3, [r3, #0]
 8107bc6:	4a95      	ldr	r2, [pc, #596]	@ (8107e1c <HAL_SAI_Init+0x284>)
 8107bc8:	4293      	cmp	r3, r2
 8107bca:	d107      	bne.n	8107bdc <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8107bcc:	687b      	ldr	r3, [r7, #4]
 8107bce:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8107bd0:	2b01      	cmp	r3, #1
 8107bd2:	d103      	bne.n	8107bdc <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8107bd4:	687b      	ldr	r3, [r7, #4]
 8107bd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8107bd8:	2b00      	cmp	r3, #0
 8107bda:	d001      	beq.n	8107be0 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8107bdc:	2301      	movs	r3, #1
 8107bde:	e275      	b.n	81080cc <HAL_SAI_Init+0x534>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8107be0:	687b      	ldr	r3, [r7, #4]
 8107be2:	681b      	ldr	r3, [r3, #0]
 8107be4:	4a8c      	ldr	r2, [pc, #560]	@ (8107e18 <HAL_SAI_Init+0x280>)
 8107be6:	4293      	cmp	r3, r2
 8107be8:	d004      	beq.n	8107bf4 <HAL_SAI_Init+0x5c>
 8107bea:	687b      	ldr	r3, [r7, #4]
 8107bec:	681b      	ldr	r3, [r3, #0]
 8107bee:	4a8c      	ldr	r2, [pc, #560]	@ (8107e20 <HAL_SAI_Init+0x288>)
 8107bf0:	4293      	cmp	r3, r2
 8107bf2:	d102      	bne.n	8107bfa <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8107bf4:	4b8b      	ldr	r3, [pc, #556]	@ (8107e24 <HAL_SAI_Init+0x28c>)
 8107bf6:	61bb      	str	r3, [r7, #24]
 8107bf8:	e028      	b.n	8107c4c <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8107bfa:	687b      	ldr	r3, [r7, #4]
 8107bfc:	681b      	ldr	r3, [r3, #0]
 8107bfe:	4a8a      	ldr	r2, [pc, #552]	@ (8107e28 <HAL_SAI_Init+0x290>)
 8107c00:	4293      	cmp	r3, r2
 8107c02:	d004      	beq.n	8107c0e <HAL_SAI_Init+0x76>
 8107c04:	687b      	ldr	r3, [r7, #4]
 8107c06:	681b      	ldr	r3, [r3, #0]
 8107c08:	4a88      	ldr	r2, [pc, #544]	@ (8107e2c <HAL_SAI_Init+0x294>)
 8107c0a:	4293      	cmp	r3, r2
 8107c0c:	d102      	bne.n	8107c14 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8107c0e:	4b88      	ldr	r3, [pc, #544]	@ (8107e30 <HAL_SAI_Init+0x298>)
 8107c10:	61bb      	str	r3, [r7, #24]
 8107c12:	e01b      	b.n	8107c4c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8107c14:	687b      	ldr	r3, [r7, #4]
 8107c16:	681b      	ldr	r3, [r3, #0]
 8107c18:	4a86      	ldr	r2, [pc, #536]	@ (8107e34 <HAL_SAI_Init+0x29c>)
 8107c1a:	4293      	cmp	r3, r2
 8107c1c:	d004      	beq.n	8107c28 <HAL_SAI_Init+0x90>
 8107c1e:	687b      	ldr	r3, [r7, #4]
 8107c20:	681b      	ldr	r3, [r3, #0]
 8107c22:	4a85      	ldr	r2, [pc, #532]	@ (8107e38 <HAL_SAI_Init+0x2a0>)
 8107c24:	4293      	cmp	r3, r2
 8107c26:	d102      	bne.n	8107c2e <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8107c28:	4b84      	ldr	r3, [pc, #528]	@ (8107e3c <HAL_SAI_Init+0x2a4>)
 8107c2a:	61bb      	str	r3, [r7, #24]
 8107c2c:	e00e      	b.n	8107c4c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8107c2e:	687b      	ldr	r3, [r7, #4]
 8107c30:	681b      	ldr	r3, [r3, #0]
 8107c32:	4a7a      	ldr	r2, [pc, #488]	@ (8107e1c <HAL_SAI_Init+0x284>)
 8107c34:	4293      	cmp	r3, r2
 8107c36:	d004      	beq.n	8107c42 <HAL_SAI_Init+0xaa>
 8107c38:	687b      	ldr	r3, [r7, #4]
 8107c3a:	681b      	ldr	r3, [r3, #0]
 8107c3c:	4a80      	ldr	r2, [pc, #512]	@ (8107e40 <HAL_SAI_Init+0x2a8>)
 8107c3e:	4293      	cmp	r3, r2
 8107c40:	d102      	bne.n	8107c48 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8107c42:	4b80      	ldr	r3, [pc, #512]	@ (8107e44 <HAL_SAI_Init+0x2ac>)
 8107c44:	61bb      	str	r3, [r7, #24]
 8107c46:	e001      	b.n	8107c4c <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8107c48:	2301      	movs	r3, #1
 8107c4a:	e23f      	b.n	81080cc <HAL_SAI_Init+0x534>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8107c4c:	687b      	ldr	r3, [r7, #4]
 8107c4e:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8107c52:	b2db      	uxtb	r3, r3
 8107c54:	2b00      	cmp	r3, #0
 8107c56:	d106      	bne.n	8107c66 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8107c58:	687b      	ldr	r3, [r7, #4]
 8107c5a:	2200      	movs	r2, #0
 8107c5c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8107c60:	6878      	ldr	r0, [r7, #4]
 8107c62:	f7fa fa43 	bl	81020ec <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 8107c66:	6878      	ldr	r0, [r7, #4]
 8107c68:	f000 fa40 	bl	81080ec <SAI_Disable>
 8107c6c:	4603      	mov	r3, r0
 8107c6e:	2b00      	cmp	r3, #0
 8107c70:	d001      	beq.n	8107c76 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 8107c72:	2301      	movs	r3, #1
 8107c74:	e22a      	b.n	81080cc <HAL_SAI_Init+0x534>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8107c76:	687b      	ldr	r3, [r7, #4]
 8107c78:	2202      	movs	r2, #2
 8107c7a:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8107c7e:	687b      	ldr	r3, [r7, #4]
 8107c80:	68db      	ldr	r3, [r3, #12]
 8107c82:	2b02      	cmp	r3, #2
 8107c84:	d00c      	beq.n	8107ca0 <HAL_SAI_Init+0x108>
 8107c86:	2b02      	cmp	r3, #2
 8107c88:	d80d      	bhi.n	8107ca6 <HAL_SAI_Init+0x10e>
 8107c8a:	2b00      	cmp	r3, #0
 8107c8c:	d002      	beq.n	8107c94 <HAL_SAI_Init+0xfc>
 8107c8e:	2b01      	cmp	r3, #1
 8107c90:	d003      	beq.n	8107c9a <HAL_SAI_Init+0x102>
 8107c92:	e008      	b.n	8107ca6 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8107c94:	2300      	movs	r3, #0
 8107c96:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8107c98:	e008      	b.n	8107cac <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8107c9a:	2310      	movs	r3, #16
 8107c9c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8107c9e:	e005      	b.n	8107cac <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8107ca0:	2320      	movs	r3, #32
 8107ca2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8107ca4:	e002      	b.n	8107cac <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 8107ca6:	2300      	movs	r3, #0
 8107ca8:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8107caa:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8107cac:	687b      	ldr	r3, [r7, #4]
 8107cae:	689b      	ldr	r3, [r3, #8]
 8107cb0:	2b05      	cmp	r3, #5
 8107cb2:	d832      	bhi.n	8107d1a <HAL_SAI_Init+0x182>
 8107cb4:	a201      	add	r2, pc, #4	@ (adr r2, 8107cbc <HAL_SAI_Init+0x124>)
 8107cb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107cba:	bf00      	nop
 8107cbc:	08107cd5 	.word	0x08107cd5
 8107cc0:	08107cdb 	.word	0x08107cdb
 8107cc4:	08107ce3 	.word	0x08107ce3
 8107cc8:	08107ceb 	.word	0x08107ceb
 8107ccc:	08107cfb 	.word	0x08107cfb
 8107cd0:	08107d0b 	.word	0x08107d0b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8107cd4:	2300      	movs	r3, #0
 8107cd6:	61fb      	str	r3, [r7, #28]
      break;
 8107cd8:	e022      	b.n	8107d20 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8107cda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8107cde:	61fb      	str	r3, [r7, #28]
      break;
 8107ce0:	e01e      	b.n	8107d20 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107ce2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107ce6:	61fb      	str	r3, [r7, #28]
      break;
 8107ce8:	e01a      	b.n	8107d20 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107cea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107cee:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8107cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107cf2:	f043 0301 	orr.w	r3, r3, #1
 8107cf6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8107cf8:	e012      	b.n	8107d20 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107cfa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107cfe:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8107d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107d02:	f043 0302 	orr.w	r3, r3, #2
 8107d06:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8107d08:	e00a      	b.n	8107d20 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107d0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8107d0e:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8107d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8107d12:	f043 0303 	orr.w	r3, r3, #3
 8107d16:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8107d18:	e002      	b.n	8107d20 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8107d1a:	2300      	movs	r3, #0
 8107d1c:	61fb      	str	r3, [r7, #28]
      break;
 8107d1e:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8107d20:	69bb      	ldr	r3, [r7, #24]
 8107d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8107d24:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8107d26:	687b      	ldr	r3, [r7, #4]
 8107d28:	6a1b      	ldr	r3, [r3, #32]
 8107d2a:	2b00      	cmp	r3, #0
 8107d2c:	f000 80c5 	beq.w	8107eba <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8107d30:	2300      	movs	r3, #0
 8107d32:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8107d34:	687b      	ldr	r3, [r7, #4]
 8107d36:	681b      	ldr	r3, [r3, #0]
 8107d38:	4a37      	ldr	r2, [pc, #220]	@ (8107e18 <HAL_SAI_Init+0x280>)
 8107d3a:	4293      	cmp	r3, r2
 8107d3c:	d004      	beq.n	8107d48 <HAL_SAI_Init+0x1b0>
 8107d3e:	687b      	ldr	r3, [r7, #4]
 8107d40:	681b      	ldr	r3, [r3, #0]
 8107d42:	4a37      	ldr	r2, [pc, #220]	@ (8107e20 <HAL_SAI_Init+0x288>)
 8107d44:	4293      	cmp	r3, r2
 8107d46:	d106      	bne.n	8107d56 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8107d48:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8107d4c:	f04f 0100 	mov.w	r1, #0
 8107d50:	f7fe fa36 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8107d54:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8107d56:	687b      	ldr	r3, [r7, #4]
 8107d58:	681b      	ldr	r3, [r3, #0]
 8107d5a:	4a33      	ldr	r2, [pc, #204]	@ (8107e28 <HAL_SAI_Init+0x290>)
 8107d5c:	4293      	cmp	r3, r2
 8107d5e:	d004      	beq.n	8107d6a <HAL_SAI_Init+0x1d2>
 8107d60:	687b      	ldr	r3, [r7, #4]
 8107d62:	681b      	ldr	r3, [r3, #0]
 8107d64:	4a31      	ldr	r2, [pc, #196]	@ (8107e2c <HAL_SAI_Init+0x294>)
 8107d66:	4293      	cmp	r3, r2
 8107d68:	d106      	bne.n	8107d78 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8107d6a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8107d6e:	f04f 0100 	mov.w	r1, #0
 8107d72:	f7fe fa25 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8107d76:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8107d78:	687b      	ldr	r3, [r7, #4]
 8107d7a:	681b      	ldr	r3, [r3, #0]
 8107d7c:	4a2d      	ldr	r2, [pc, #180]	@ (8107e34 <HAL_SAI_Init+0x29c>)
 8107d7e:	4293      	cmp	r3, r2
 8107d80:	d004      	beq.n	8107d8c <HAL_SAI_Init+0x1f4>
 8107d82:	687b      	ldr	r3, [r7, #4]
 8107d84:	681b      	ldr	r3, [r3, #0]
 8107d86:	4a2c      	ldr	r2, [pc, #176]	@ (8107e38 <HAL_SAI_Init+0x2a0>)
 8107d88:	4293      	cmp	r3, r2
 8107d8a:	d106      	bne.n	8107d9a <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 8107d8c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8107d90:	f04f 0100 	mov.w	r1, #0
 8107d94:	f7fe fa14 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8107d98:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 8107d9a:	687b      	ldr	r3, [r7, #4]
 8107d9c:	681b      	ldr	r3, [r3, #0]
 8107d9e:	4a1f      	ldr	r2, [pc, #124]	@ (8107e1c <HAL_SAI_Init+0x284>)
 8107da0:	4293      	cmp	r3, r2
 8107da2:	d106      	bne.n	8107db2 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 8107da4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8107da8:	f04f 0100 	mov.w	r1, #0
 8107dac:	f7fe fa08 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8107db0:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 8107db2:	687b      	ldr	r3, [r7, #4]
 8107db4:	681b      	ldr	r3, [r3, #0]
 8107db6:	4a22      	ldr	r2, [pc, #136]	@ (8107e40 <HAL_SAI_Init+0x2a8>)
 8107db8:	4293      	cmp	r3, r2
 8107dba:	d106      	bne.n	8107dca <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 8107dbc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8107dc0:	f04f 0100 	mov.w	r1, #0
 8107dc4:	f7fe f9fc 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8107dc8:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8107dca:	687b      	ldr	r3, [r7, #4]
 8107dcc:	699b      	ldr	r3, [r3, #24]
 8107dce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8107dd2:	d139      	bne.n	8107e48 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8107dd4:	687b      	ldr	r3, [r7, #4]
 8107dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107dd8:	2b04      	cmp	r3, #4
 8107dda:	d102      	bne.n	8107de2 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8107ddc:	2340      	movs	r3, #64	@ 0x40
 8107dde:	60fb      	str	r3, [r7, #12]
 8107de0:	e00a      	b.n	8107df8 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8107de2:	687b      	ldr	r3, [r7, #4]
 8107de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107de6:	2b08      	cmp	r3, #8
 8107de8:	d103      	bne.n	8107df2 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8107dea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8107dee:	60fb      	str	r3, [r7, #12]
 8107df0:	e002      	b.n	8107df8 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8107df2:	687b      	ldr	r3, [r7, #4]
 8107df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8107df6:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8107df8:	697a      	ldr	r2, [r7, #20]
 8107dfa:	4613      	mov	r3, r2
 8107dfc:	009b      	lsls	r3, r3, #2
 8107dfe:	4413      	add	r3, r2
 8107e00:	005b      	lsls	r3, r3, #1
 8107e02:	4619      	mov	r1, r3
 8107e04:	687b      	ldr	r3, [r7, #4]
 8107e06:	6a1b      	ldr	r3, [r3, #32]
 8107e08:	68fa      	ldr	r2, [r7, #12]
 8107e0a:	fb02 f303 	mul.w	r3, r2, r3
 8107e0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8107e12:	613b      	str	r3, [r7, #16]
 8107e14:	e030      	b.n	8107e78 <HAL_SAI_Init+0x2e0>
 8107e16:	bf00      	nop
 8107e18:	40015804 	.word	0x40015804
 8107e1c:	58005404 	.word	0x58005404
 8107e20:	40015824 	.word	0x40015824
 8107e24:	40015800 	.word	0x40015800
 8107e28:	40015c04 	.word	0x40015c04
 8107e2c:	40015c24 	.word	0x40015c24
 8107e30:	40015c00 	.word	0x40015c00
 8107e34:	40016004 	.word	0x40016004
 8107e38:	40016024 	.word	0x40016024
 8107e3c:	40016000 	.word	0x40016000
 8107e40:	58005424 	.word	0x58005424
 8107e44:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8107e48:	687b      	ldr	r3, [r7, #4]
 8107e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107e4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8107e50:	d101      	bne.n	8107e56 <HAL_SAI_Init+0x2be>
 8107e52:	2302      	movs	r3, #2
 8107e54:	e000      	b.n	8107e58 <HAL_SAI_Init+0x2c0>
 8107e56:	2301      	movs	r3, #1
 8107e58:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8107e5a:	697a      	ldr	r2, [r7, #20]
 8107e5c:	4613      	mov	r3, r2
 8107e5e:	009b      	lsls	r3, r3, #2
 8107e60:	4413      	add	r3, r2
 8107e62:	005b      	lsls	r3, r3, #1
 8107e64:	4619      	mov	r1, r3
 8107e66:	687b      	ldr	r3, [r7, #4]
 8107e68:	6a1b      	ldr	r3, [r3, #32]
 8107e6a:	68ba      	ldr	r2, [r7, #8]
 8107e6c:	fb02 f303 	mul.w	r3, r2, r3
 8107e70:	021b      	lsls	r3, r3, #8
 8107e72:	fbb1 f3f3 	udiv	r3, r1, r3
 8107e76:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 8107e78:	693b      	ldr	r3, [r7, #16]
 8107e7a:	4a96      	ldr	r2, [pc, #600]	@ (81080d4 <HAL_SAI_Init+0x53c>)
 8107e7c:	fba2 2303 	umull	r2, r3, r2, r3
 8107e80:	08da      	lsrs	r2, r3, #3
 8107e82:	687b      	ldr	r3, [r7, #4]
 8107e84:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8107e86:	6939      	ldr	r1, [r7, #16]
 8107e88:	4b92      	ldr	r3, [pc, #584]	@ (81080d4 <HAL_SAI_Init+0x53c>)
 8107e8a:	fba3 2301 	umull	r2, r3, r3, r1
 8107e8e:	08da      	lsrs	r2, r3, #3
 8107e90:	4613      	mov	r3, r2
 8107e92:	009b      	lsls	r3, r3, #2
 8107e94:	4413      	add	r3, r2
 8107e96:	005b      	lsls	r3, r3, #1
 8107e98:	1aca      	subs	r2, r1, r3
 8107e9a:	2a08      	cmp	r2, #8
 8107e9c:	d904      	bls.n	8107ea8 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 8107e9e:	687b      	ldr	r3, [r7, #4]
 8107ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107ea2:	1c5a      	adds	r2, r3, #1
 8107ea4:	687b      	ldr	r3, [r7, #4]
 8107ea6:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8107ea8:	687b      	ldr	r3, [r7, #4]
 8107eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107eac:	2b04      	cmp	r3, #4
 8107eae:	d104      	bne.n	8107eba <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8107eb0:	687b      	ldr	r3, [r7, #4]
 8107eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107eb4:	085a      	lsrs	r2, r3, #1
 8107eb6:	687b      	ldr	r3, [r7, #4]
 8107eb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8107eba:	687b      	ldr	r3, [r7, #4]
 8107ebc:	685b      	ldr	r3, [r3, #4]
 8107ebe:	2b00      	cmp	r3, #0
 8107ec0:	d003      	beq.n	8107eca <HAL_SAI_Init+0x332>
 8107ec2:	687b      	ldr	r3, [r7, #4]
 8107ec4:	685b      	ldr	r3, [r3, #4]
 8107ec6:	2b02      	cmp	r3, #2
 8107ec8:	d109      	bne.n	8107ede <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8107eca:	687b      	ldr	r3, [r7, #4]
 8107ecc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107ece:	2b01      	cmp	r3, #1
 8107ed0:	d101      	bne.n	8107ed6 <HAL_SAI_Init+0x33e>
 8107ed2:	2300      	movs	r3, #0
 8107ed4:	e001      	b.n	8107eda <HAL_SAI_Init+0x342>
 8107ed6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8107eda:	623b      	str	r3, [r7, #32]
 8107edc:	e008      	b.n	8107ef0 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8107ede:	687b      	ldr	r3, [r7, #4]
 8107ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8107ee2:	2b01      	cmp	r3, #1
 8107ee4:	d102      	bne.n	8107eec <HAL_SAI_Init+0x354>
 8107ee6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8107eea:	e000      	b.n	8107eee <HAL_SAI_Init+0x356>
 8107eec:	2300      	movs	r3, #0
 8107eee:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8107ef0:	f7fa faf2 	bl	81024d8 <HAL_GetREVID>
 8107ef4:	4603      	mov	r3, r0
 8107ef6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8107efa:	d331      	bcc.n	8107f60 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8107efc:	687b      	ldr	r3, [r7, #4]
 8107efe:	681b      	ldr	r3, [r3, #0]
 8107f00:	6819      	ldr	r1, [r3, #0]
 8107f02:	687b      	ldr	r3, [r7, #4]
 8107f04:	681a      	ldr	r2, [r3, #0]
 8107f06:	4b74      	ldr	r3, [pc, #464]	@ (81080d8 <HAL_SAI_Init+0x540>)
 8107f08:	400b      	ands	r3, r1
 8107f0a:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107f0c:	687b      	ldr	r3, [r7, #4]
 8107f0e:	681b      	ldr	r3, [r3, #0]
 8107f10:	6819      	ldr	r1, [r3, #0]
 8107f12:	687b      	ldr	r3, [r7, #4]
 8107f14:	685a      	ldr	r2, [r3, #4]
 8107f16:	687b      	ldr	r3, [r7, #4]
 8107f18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107f1a:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8107f1c:	687b      	ldr	r3, [r7, #4]
 8107f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107f20:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8107f22:	687b      	ldr	r3, [r7, #4]
 8107f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107f26:	431a      	orrs	r2, r3
 8107f28:	6a3b      	ldr	r3, [r7, #32]
 8107f2a:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8107f2c:	69fb      	ldr	r3, [r7, #28]
 8107f2e:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107f30:	687b      	ldr	r3, [r7, #4]
 8107f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8107f34:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107f36:	687b      	ldr	r3, [r7, #4]
 8107f38:	695b      	ldr	r3, [r3, #20]
 8107f3a:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107f3c:	687b      	ldr	r3, [r7, #4]
 8107f3e:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107f40:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107f42:	687b      	ldr	r3, [r7, #4]
 8107f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107f46:	051b      	lsls	r3, r3, #20
 8107f48:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8107f4a:	687b      	ldr	r3, [r7, #4]
 8107f4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107f4e:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8107f50:	687b      	ldr	r3, [r7, #4]
 8107f52:	691b      	ldr	r3, [r3, #16]
 8107f54:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107f56:	687b      	ldr	r3, [r7, #4]
 8107f58:	681b      	ldr	r3, [r3, #0]
 8107f5a:	430a      	orrs	r2, r1
 8107f5c:	601a      	str	r2, [r3, #0]
 8107f5e:	e02d      	b.n	8107fbc <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8107f60:	687b      	ldr	r3, [r7, #4]
 8107f62:	681b      	ldr	r3, [r3, #0]
 8107f64:	6819      	ldr	r1, [r3, #0]
 8107f66:	687b      	ldr	r3, [r7, #4]
 8107f68:	681a      	ldr	r2, [r3, #0]
 8107f6a:	4b5c      	ldr	r3, [pc, #368]	@ (81080dc <HAL_SAI_Init+0x544>)
 8107f6c:	400b      	ands	r3, r1
 8107f6e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107f70:	687b      	ldr	r3, [r7, #4]
 8107f72:	681b      	ldr	r3, [r3, #0]
 8107f74:	6819      	ldr	r1, [r3, #0]
 8107f76:	687b      	ldr	r3, [r7, #4]
 8107f78:	685a      	ldr	r2, [r3, #4]
 8107f7a:	687b      	ldr	r3, [r7, #4]
 8107f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107f7e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8107f80:	687b      	ldr	r3, [r7, #4]
 8107f82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107f84:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8107f86:	687b      	ldr	r3, [r7, #4]
 8107f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107f8a:	431a      	orrs	r2, r3
 8107f8c:	6a3b      	ldr	r3, [r7, #32]
 8107f8e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8107f90:	69fb      	ldr	r3, [r7, #28]
 8107f92:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107f94:	687b      	ldr	r3, [r7, #4]
 8107f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8107f98:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107f9a:	687b      	ldr	r3, [r7, #4]
 8107f9c:	695b      	ldr	r3, [r3, #20]
 8107f9e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107fa0:	687b      	ldr	r3, [r7, #4]
 8107fa2:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107fa4:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107fa6:	687b      	ldr	r3, [r7, #4]
 8107fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8107faa:	051b      	lsls	r3, r3, #20
 8107fac:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 8107fae:	687b      	ldr	r3, [r7, #4]
 8107fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107fb2:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107fb4:	687b      	ldr	r3, [r7, #4]
 8107fb6:	681b      	ldr	r3, [r3, #0]
 8107fb8:	430a      	orrs	r2, r1
 8107fba:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8107fbc:	687b      	ldr	r3, [r7, #4]
 8107fbe:	681b      	ldr	r3, [r3, #0]
 8107fc0:	685b      	ldr	r3, [r3, #4]
 8107fc2:	687a      	ldr	r2, [r7, #4]
 8107fc4:	6812      	ldr	r2, [r2, #0]
 8107fc6:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8107fca:	f023 030f 	bic.w	r3, r3, #15
 8107fce:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8107fd0:	687b      	ldr	r3, [r7, #4]
 8107fd2:	681b      	ldr	r3, [r3, #0]
 8107fd4:	6859      	ldr	r1, [r3, #4]
 8107fd6:	687b      	ldr	r3, [r7, #4]
 8107fd8:	69da      	ldr	r2, [r3, #28]
 8107fda:	687b      	ldr	r3, [r7, #4]
 8107fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8107fde:	431a      	orrs	r2, r3
 8107fe0:	687b      	ldr	r3, [r7, #4]
 8107fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8107fe4:	431a      	orrs	r2, r3
 8107fe6:	687b      	ldr	r3, [r7, #4]
 8107fe8:	681b      	ldr	r3, [r3, #0]
 8107fea:	430a      	orrs	r2, r1
 8107fec:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8107fee:	687b      	ldr	r3, [r7, #4]
 8107ff0:	681b      	ldr	r3, [r3, #0]
 8107ff2:	6899      	ldr	r1, [r3, #8]
 8107ff4:	687b      	ldr	r3, [r7, #4]
 8107ff6:	681a      	ldr	r2, [r3, #0]
 8107ff8:	4b39      	ldr	r3, [pc, #228]	@ (81080e0 <HAL_SAI_Init+0x548>)
 8107ffa:	400b      	ands	r3, r1
 8107ffc:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8107ffe:	687b      	ldr	r3, [r7, #4]
 8108000:	681b      	ldr	r3, [r3, #0]
 8108002:	6899      	ldr	r1, [r3, #8]
 8108004:	687b      	ldr	r3, [r7, #4]
 8108006:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8108008:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 810800a:	687b      	ldr	r3, [r7, #4]
 810800c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 810800e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8108010:	687b      	ldr	r3, [r7, #4]
 8108012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8108014:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8108016:	687b      	ldr	r3, [r7, #4]
 8108018:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 810801a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 810801c:	687b      	ldr	r3, [r7, #4]
 810801e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108020:	3b01      	subs	r3, #1
 8108022:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8108024:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8108026:	687b      	ldr	r3, [r7, #4]
 8108028:	681b      	ldr	r3, [r3, #0]
 810802a:	430a      	orrs	r2, r1
 810802c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 810802e:	687b      	ldr	r3, [r7, #4]
 8108030:	681b      	ldr	r3, [r3, #0]
 8108032:	68d9      	ldr	r1, [r3, #12]
 8108034:	687b      	ldr	r3, [r7, #4]
 8108036:	681a      	ldr	r2, [r3, #0]
 8108038:	f24f 0320 	movw	r3, #61472	@ 0xf020
 810803c:	400b      	ands	r3, r1
 810803e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8108040:	687b      	ldr	r3, [r7, #4]
 8108042:	681b      	ldr	r3, [r3, #0]
 8108044:	68d9      	ldr	r1, [r3, #12]
 8108046:	687b      	ldr	r3, [r7, #4]
 8108048:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 810804a:	687b      	ldr	r3, [r7, #4]
 810804c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810804e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8108050:	687b      	ldr	r3, [r7, #4]
 8108052:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8108054:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8108056:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8108058:	687b      	ldr	r3, [r7, #4]
 810805a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810805c:	3b01      	subs	r3, #1
 810805e:	021b      	lsls	r3, r3, #8
 8108060:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8108062:	687b      	ldr	r3, [r7, #4]
 8108064:	681b      	ldr	r3, [r3, #0]
 8108066:	430a      	orrs	r2, r1
 8108068:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 810806a:	687b      	ldr	r3, [r7, #4]
 810806c:	681b      	ldr	r3, [r3, #0]
 810806e:	4a1d      	ldr	r2, [pc, #116]	@ (81080e4 <HAL_SAI_Init+0x54c>)
 8108070:	4293      	cmp	r3, r2
 8108072:	d004      	beq.n	810807e <HAL_SAI_Init+0x4e6>
 8108074:	687b      	ldr	r3, [r7, #4]
 8108076:	681b      	ldr	r3, [r3, #0]
 8108078:	4a1b      	ldr	r2, [pc, #108]	@ (81080e8 <HAL_SAI_Init+0x550>)
 810807a:	4293      	cmp	r3, r2
 810807c:	d119      	bne.n	81080b2 <HAL_SAI_Init+0x51a>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 810807e:	69bb      	ldr	r3, [r7, #24]
 8108080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108082:	f023 0201 	bic.w	r2, r3, #1
 8108086:	69bb      	ldr	r3, [r7, #24]
 8108088:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 810808a:	687b      	ldr	r3, [r7, #4]
 810808c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8108090:	2b01      	cmp	r3, #1
 8108092:	d10e      	bne.n	81080b2 <HAL_SAI_Init+0x51a>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8108094:	687b      	ldr	r3, [r7, #4]
 8108096:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8108098:	687b      	ldr	r3, [r7, #4]
 810809a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810809c:	3b01      	subs	r3, #1
 810809e:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 81080a0:	431a      	orrs	r2, r3
 81080a2:	69bb      	ldr	r3, [r7, #24]
 81080a4:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 81080a6:	69bb      	ldr	r3, [r7, #24]
 81080a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81080aa:	f043 0201 	orr.w	r2, r3, #1
 81080ae:	69bb      	ldr	r3, [r7, #24]
 81080b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 81080b2:	687b      	ldr	r3, [r7, #4]
 81080b4:	2200      	movs	r2, #0
 81080b6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 81080ba:	687b      	ldr	r3, [r7, #4]
 81080bc:	2201      	movs	r2, #1
 81080be:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 81080c2:	687b      	ldr	r3, [r7, #4]
 81080c4:	2200      	movs	r2, #0
 81080c6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 81080ca:	2300      	movs	r3, #0
}
 81080cc:	4618      	mov	r0, r3
 81080ce:	3728      	adds	r7, #40	@ 0x28
 81080d0:	46bd      	mov	sp, r7
 81080d2:	bd80      	pop	{r7, pc}
 81080d4:	cccccccd 	.word	0xcccccccd
 81080d8:	f005c010 	.word	0xf005c010
 81080dc:	f805c010 	.word	0xf805c010
 81080e0:	fff88000 	.word	0xfff88000
 81080e4:	40015804 	.word	0x40015804
 81080e8:	58005404 	.word	0x58005404

081080ec <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 81080ec:	b480      	push	{r7}
 81080ee:	b085      	sub	sp, #20
 81080f0:	af00      	add	r7, sp, #0
 81080f2:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 81080f4:	4b18      	ldr	r3, [pc, #96]	@ (8108158 <SAI_Disable+0x6c>)
 81080f6:	681b      	ldr	r3, [r3, #0]
 81080f8:	4a18      	ldr	r2, [pc, #96]	@ (810815c <SAI_Disable+0x70>)
 81080fa:	fba2 2303 	umull	r2, r3, r2, r3
 81080fe:	0b1b      	lsrs	r3, r3, #12
 8108100:	009b      	lsls	r3, r3, #2
 8108102:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8108104:	2300      	movs	r3, #0
 8108106:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8108108:	687b      	ldr	r3, [r7, #4]
 810810a:	681b      	ldr	r3, [r3, #0]
 810810c:	681a      	ldr	r2, [r3, #0]
 810810e:	687b      	ldr	r3, [r7, #4]
 8108110:	681b      	ldr	r3, [r3, #0]
 8108112:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8108116:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8108118:	68fb      	ldr	r3, [r7, #12]
 810811a:	2b00      	cmp	r3, #0
 810811c:	d10a      	bne.n	8108134 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 810811e:	687b      	ldr	r3, [r7, #4]
 8108120:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8108124:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8108128:	687b      	ldr	r3, [r7, #4]
 810812a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 810812e:	2303      	movs	r3, #3
 8108130:	72fb      	strb	r3, [r7, #11]
      break;
 8108132:	e009      	b.n	8108148 <SAI_Disable+0x5c>
    }
    count--;
 8108134:	68fb      	ldr	r3, [r7, #12]
 8108136:	3b01      	subs	r3, #1
 8108138:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 810813a:	687b      	ldr	r3, [r7, #4]
 810813c:	681b      	ldr	r3, [r3, #0]
 810813e:	681b      	ldr	r3, [r3, #0]
 8108140:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8108144:	2b00      	cmp	r3, #0
 8108146:	d1e7      	bne.n	8108118 <SAI_Disable+0x2c>

  return status;
 8108148:	7afb      	ldrb	r3, [r7, #11]
}
 810814a:	4618      	mov	r0, r3
 810814c:	3714      	adds	r7, #20
 810814e:	46bd      	mov	sp, r7
 8108150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108154:	4770      	bx	lr
 8108156:	bf00      	nop
 8108158:	10000000 	.word	0x10000000
 810815c:	95cbec1b 	.word	0x95cbec1b

08108160 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8108160:	b580      	push	{r7, lr}
 8108162:	b08a      	sub	sp, #40	@ 0x28
 8108164:	af00      	add	r7, sp, #0
 8108166:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 8108168:	687b      	ldr	r3, [r7, #4]
 810816a:	2b00      	cmp	r3, #0
 810816c:	d101      	bne.n	8108172 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 810816e:	2301      	movs	r3, #1
 8108170:	e075      	b.n	810825e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 8108172:	687b      	ldr	r3, [r7, #4]
 8108174:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8108178:	b2db      	uxtb	r3, r3
 810817a:	2b00      	cmp	r3, #0
 810817c:	d105      	bne.n	810818a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 810817e:	687b      	ldr	r3, [r7, #4]
 8108180:	2200      	movs	r2, #0
 8108182:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8108184:	6878      	ldr	r0, [r7, #4]
 8108186:	f7f9 fb9d 	bl	81018c4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 810818a:	687b      	ldr	r3, [r7, #4]
 810818c:	2204      	movs	r2, #4
 810818e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8108192:	6878      	ldr	r0, [r7, #4]
 8108194:	f000 f868 	bl	8108268 <HAL_SD_InitCard>
 8108198:	4603      	mov	r3, r0
 810819a:	2b00      	cmp	r3, #0
 810819c:	d001      	beq.n	81081a2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 810819e:	2301      	movs	r3, #1
 81081a0:	e05d      	b.n	810825e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 81081a2:	f107 0308 	add.w	r3, r7, #8
 81081a6:	4619      	mov	r1, r3
 81081a8:	6878      	ldr	r0, [r7, #4]
 81081aa:	f000 fa9d 	bl	81086e8 <HAL_SD_GetCardStatus>
 81081ae:	4603      	mov	r3, r0
 81081b0:	2b00      	cmp	r3, #0
 81081b2:	d001      	beq.n	81081b8 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 81081b4:	2301      	movs	r3, #1
 81081b6:	e052      	b.n	810825e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 81081b8:	7e3b      	ldrb	r3, [r7, #24]
 81081ba:	b2db      	uxtb	r3, r3
 81081bc:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 81081be:	7e7b      	ldrb	r3, [r7, #25]
 81081c0:	b2db      	uxtb	r3, r3
 81081c2:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 81081c4:	687b      	ldr	r3, [r7, #4]
 81081c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081c8:	2b01      	cmp	r3, #1
 81081ca:	d10a      	bne.n	81081e2 <HAL_SD_Init+0x82>
 81081cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81081ce:	2b00      	cmp	r3, #0
 81081d0:	d102      	bne.n	81081d8 <HAL_SD_Init+0x78>
 81081d2:	6a3b      	ldr	r3, [r7, #32]
 81081d4:	2b00      	cmp	r3, #0
 81081d6:	d004      	beq.n	81081e2 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 81081d8:	687b      	ldr	r3, [r7, #4]
 81081da:	f44f 7200 	mov.w	r2, #512	@ 0x200
 81081de:	659a      	str	r2, [r3, #88]	@ 0x58
 81081e0:	e00b      	b.n	81081fa <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 81081e2:	687b      	ldr	r3, [r7, #4]
 81081e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81081e6:	2b01      	cmp	r3, #1
 81081e8:	d104      	bne.n	81081f4 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 81081ea:	687b      	ldr	r3, [r7, #4]
 81081ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 81081f0:	659a      	str	r2, [r3, #88]	@ 0x58
 81081f2:	e002      	b.n	81081fa <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 81081f4:	687b      	ldr	r3, [r7, #4]
 81081f6:	2200      	movs	r2, #0
 81081f8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 81081fa:	687b      	ldr	r3, [r7, #4]
 81081fc:	68db      	ldr	r3, [r3, #12]
 81081fe:	4619      	mov	r1, r3
 8108200:	6878      	ldr	r0, [r7, #4]
 8108202:	f000 fb2f 	bl	8108864 <HAL_SD_ConfigWideBusOperation>
 8108206:	4603      	mov	r3, r0
 8108208:	2b00      	cmp	r3, #0
 810820a:	d001      	beq.n	8108210 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 810820c:	2301      	movs	r3, #1
 810820e:	e026      	b.n	810825e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 8108210:	f7fa f932 	bl	8102478 <HAL_GetTick>
 8108214:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 8108216:	e011      	b.n	810823c <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8108218:	f7fa f92e 	bl	8102478 <HAL_GetTick>
 810821c:	4602      	mov	r2, r0
 810821e:	69fb      	ldr	r3, [r7, #28]
 8108220:	1ad3      	subs	r3, r2, r3
 8108222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108226:	d109      	bne.n	810823c <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8108228:	687b      	ldr	r3, [r7, #4]
 810822a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 810822e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
 8108230:	687b      	ldr	r3, [r7, #4]
 8108232:	2201      	movs	r2, #1
 8108234:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 8108238:	2303      	movs	r3, #3
 810823a:	e010      	b.n	810825e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 810823c:	6878      	ldr	r0, [r7, #4]
 810823e:	f000 fc23 	bl	8108a88 <HAL_SD_GetCardState>
 8108242:	4603      	mov	r3, r0
 8108244:	2b04      	cmp	r3, #4
 8108246:	d1e7      	bne.n	8108218 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8108248:	687b      	ldr	r3, [r7, #4]
 810824a:	2200      	movs	r2, #0
 810824c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 810824e:	687b      	ldr	r3, [r7, #4]
 8108250:	2200      	movs	r2, #0
 8108252:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8108254:	687b      	ldr	r3, [r7, #4]
 8108256:	2201      	movs	r2, #1
 8108258:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 810825c:	2300      	movs	r3, #0
}
 810825e:	4618      	mov	r0, r3
 8108260:	3728      	adds	r7, #40	@ 0x28
 8108262:	46bd      	mov	sp, r7
 8108264:	bd80      	pop	{r7, pc}
	...

08108268 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8108268:	b590      	push	{r4, r7, lr}
 810826a:	b08d      	sub	sp, #52	@ 0x34
 810826c:	af02      	add	r7, sp, #8
 810826e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8108270:	2300      	movs	r3, #0
 8108272:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8108274:	2300      	movs	r3, #0
 8108276:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8108278:	2300      	movs	r3, #0
 810827a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 810827c:	2300      	movs	r3, #0
 810827e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8108280:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8108284:	f04f 0100 	mov.w	r1, #0
 8108288:	f7fd ff9a 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 810828c:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 810828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108290:	2b00      	cmp	r3, #0
 8108292:	d109      	bne.n	81082a8 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 8108294:	687b      	ldr	r3, [r7, #4]
 8108296:	2201      	movs	r2, #1
 8108298:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 810829c:	687b      	ldr	r3, [r7, #4]
 810829e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 81082a2:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 81082a4:	2301      	movs	r3, #1
 81082a6:	e070      	b.n	810838a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 81082a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81082aa:	0a1b      	lsrs	r3, r3, #8
 81082ac:	4a39      	ldr	r2, [pc, #228]	@ (8108394 <HAL_SD_InitCard+0x12c>)
 81082ae:	fba2 2303 	umull	r2, r3, r2, r3
 81082b2:	091b      	lsrs	r3, r3, #4
 81082b4:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 81082b6:	687b      	ldr	r3, [r7, #4]
 81082b8:	681c      	ldr	r4, [r3, #0]
 81082ba:	466a      	mov	r2, sp
 81082bc:	f107 0318 	add.w	r3, r7, #24
 81082c0:	e893 0003 	ldmia.w	r3, {r0, r1}
 81082c4:	e882 0003 	stmia.w	r2, {r0, r1}
 81082c8:	f107 030c 	add.w	r3, r7, #12
 81082cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 81082ce:	4620      	mov	r0, r4
 81082d0:	f003 fb0e 	bl	810b8f0 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 81082d4:	687b      	ldr	r3, [r7, #4]
 81082d6:	681b      	ldr	r3, [r3, #0]
 81082d8:	4618      	mov	r0, r3
 81082da:	f003 fb40 	bl	810b95e <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 81082de:	69fb      	ldr	r3, [r7, #28]
 81082e0:	2b00      	cmp	r3, #0
 81082e2:	d005      	beq.n	81082f0 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 81082e4:	69fb      	ldr	r3, [r7, #28]
 81082e6:	005b      	lsls	r3, r3, #1
 81082e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 81082ea:	fbb2 f3f3 	udiv	r3, r2, r3
 81082ee:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 81082f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81082f2:	2b00      	cmp	r3, #0
 81082f4:	d007      	beq.n	8108306 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 81082f6:	4a28      	ldr	r2, [pc, #160]	@ (8108398 <HAL_SD_InitCard+0x130>)
 81082f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 81082fa:	fbb2 f3f3 	udiv	r3, r2, r3
 81082fe:	3301      	adds	r3, #1
 8108300:	4618      	mov	r0, r3
 8108302:	f7fa f8c5 	bl	8102490 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8108306:	6878      	ldr	r0, [r7, #4]
 8108308:	f000 fcac 	bl	8108c64 <SD_PowerON>
 810830c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 810830e:	6a3b      	ldr	r3, [r7, #32]
 8108310:	2b00      	cmp	r3, #0
 8108312:	d00b      	beq.n	810832c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 8108314:	687b      	ldr	r3, [r7, #4]
 8108316:	2201      	movs	r2, #1
 8108318:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 810831c:	687b      	ldr	r3, [r7, #4]
 810831e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108320:	6a3b      	ldr	r3, [r7, #32]
 8108322:	431a      	orrs	r2, r3
 8108324:	687b      	ldr	r3, [r7, #4]
 8108326:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8108328:	2301      	movs	r3, #1
 810832a:	e02e      	b.n	810838a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 810832c:	6878      	ldr	r0, [r7, #4]
 810832e:	f000 fbcb 	bl	8108ac8 <SD_InitCard>
 8108332:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108334:	6a3b      	ldr	r3, [r7, #32]
 8108336:	2b00      	cmp	r3, #0
 8108338:	d00b      	beq.n	8108352 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 810833a:	687b      	ldr	r3, [r7, #4]
 810833c:	2201      	movs	r2, #1
 810833e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
 8108342:	687b      	ldr	r3, [r7, #4]
 8108344:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108346:	6a3b      	ldr	r3, [r7, #32]
 8108348:	431a      	orrs	r2, r3
 810834a:	687b      	ldr	r3, [r7, #4]
 810834c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 810834e:	2301      	movs	r3, #1
 8108350:	e01b      	b.n	810838a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8108352:	687b      	ldr	r3, [r7, #4]
 8108354:	681b      	ldr	r3, [r3, #0]
 8108356:	f44f 7100 	mov.w	r1, #512	@ 0x200
 810835a:	4618      	mov	r0, r3
 810835c:	f003 fb94 	bl	810ba88 <SDMMC_CmdBlockLength>
 8108360:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108362:	6a3b      	ldr	r3, [r7, #32]
 8108364:	2b00      	cmp	r3, #0
 8108366:	d00f      	beq.n	8108388 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8108368:	687b      	ldr	r3, [r7, #4]
 810836a:	681b      	ldr	r3, [r3, #0]
 810836c:	4a0b      	ldr	r2, [pc, #44]	@ (810839c <HAL_SD_InitCard+0x134>)
 810836e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8108370:	687b      	ldr	r3, [r7, #4]
 8108372:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108374:	6a3b      	ldr	r3, [r7, #32]
 8108376:	431a      	orrs	r2, r3
 8108378:	687b      	ldr	r3, [r7, #4]
 810837a:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 810837c:	687b      	ldr	r3, [r7, #4]
 810837e:	2201      	movs	r2, #1
 8108380:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8108384:	2301      	movs	r3, #1
 8108386:	e000      	b.n	810838a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 8108388:	2300      	movs	r3, #0
}
 810838a:	4618      	mov	r0, r3
 810838c:	372c      	adds	r7, #44	@ 0x2c
 810838e:	46bd      	mov	sp, r7
 8108390:	bd90      	pop	{r4, r7, pc}
 8108392:	bf00      	nop
 8108394:	014f8b59 	.word	0x014f8b59
 8108398:	00012110 	.word	0x00012110
 810839c:	1fe00fff 	.word	0x1fe00fff

081083a0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 81083a0:	b480      	push	{r7}
 81083a2:	b083      	sub	sp, #12
 81083a4:	af00      	add	r7, sp, #0
 81083a6:	6078      	str	r0, [r7, #4]
 81083a8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 81083aa:	687b      	ldr	r3, [r7, #4]
 81083ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81083ae:	0f9b      	lsrs	r3, r3, #30
 81083b0:	b2da      	uxtb	r2, r3
 81083b2:	683b      	ldr	r3, [r7, #0]
 81083b4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 81083b6:	687b      	ldr	r3, [r7, #4]
 81083b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81083ba:	0e9b      	lsrs	r3, r3, #26
 81083bc:	b2db      	uxtb	r3, r3
 81083be:	f003 030f 	and.w	r3, r3, #15
 81083c2:	b2da      	uxtb	r2, r3
 81083c4:	683b      	ldr	r3, [r7, #0]
 81083c6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 81083c8:	687b      	ldr	r3, [r7, #4]
 81083ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81083cc:	0e1b      	lsrs	r3, r3, #24
 81083ce:	b2db      	uxtb	r3, r3
 81083d0:	f003 0303 	and.w	r3, r3, #3
 81083d4:	b2da      	uxtb	r2, r3
 81083d6:	683b      	ldr	r3, [r7, #0]
 81083d8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 81083da:	687b      	ldr	r3, [r7, #4]
 81083dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81083de:	0c1b      	lsrs	r3, r3, #16
 81083e0:	b2da      	uxtb	r2, r3
 81083e2:	683b      	ldr	r3, [r7, #0]
 81083e4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 81083e6:	687b      	ldr	r3, [r7, #4]
 81083e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81083ea:	0a1b      	lsrs	r3, r3, #8
 81083ec:	b2da      	uxtb	r2, r3
 81083ee:	683b      	ldr	r3, [r7, #0]
 81083f0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 81083f2:	687b      	ldr	r3, [r7, #4]
 81083f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81083f6:	b2da      	uxtb	r2, r3
 81083f8:	683b      	ldr	r3, [r7, #0]
 81083fa:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 81083fc:	687b      	ldr	r3, [r7, #4]
 81083fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8108400:	0d1b      	lsrs	r3, r3, #20
 8108402:	b29a      	uxth	r2, r3
 8108404:	683b      	ldr	r3, [r7, #0]
 8108406:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8108408:	687b      	ldr	r3, [r7, #4]
 810840a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810840c:	0c1b      	lsrs	r3, r3, #16
 810840e:	b2db      	uxtb	r3, r3
 8108410:	f003 030f 	and.w	r3, r3, #15
 8108414:	b2da      	uxtb	r2, r3
 8108416:	683b      	ldr	r3, [r7, #0]
 8108418:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 810841a:	687b      	ldr	r3, [r7, #4]
 810841c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810841e:	0bdb      	lsrs	r3, r3, #15
 8108420:	b2db      	uxtb	r3, r3
 8108422:	f003 0301 	and.w	r3, r3, #1
 8108426:	b2da      	uxtb	r2, r3
 8108428:	683b      	ldr	r3, [r7, #0]
 810842a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 810842c:	687b      	ldr	r3, [r7, #4]
 810842e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8108430:	0b9b      	lsrs	r3, r3, #14
 8108432:	b2db      	uxtb	r3, r3
 8108434:	f003 0301 	and.w	r3, r3, #1
 8108438:	b2da      	uxtb	r2, r3
 810843a:	683b      	ldr	r3, [r7, #0]
 810843c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 810843e:	687b      	ldr	r3, [r7, #4]
 8108440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8108442:	0b5b      	lsrs	r3, r3, #13
 8108444:	b2db      	uxtb	r3, r3
 8108446:	f003 0301 	and.w	r3, r3, #1
 810844a:	b2da      	uxtb	r2, r3
 810844c:	683b      	ldr	r3, [r7, #0]
 810844e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8108450:	687b      	ldr	r3, [r7, #4]
 8108452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8108454:	0b1b      	lsrs	r3, r3, #12
 8108456:	b2db      	uxtb	r3, r3
 8108458:	f003 0301 	and.w	r3, r3, #1
 810845c:	b2da      	uxtb	r2, r3
 810845e:	683b      	ldr	r3, [r7, #0]
 8108460:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8108462:	683b      	ldr	r3, [r7, #0]
 8108464:	2200      	movs	r2, #0
 8108466:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 8108468:	687b      	ldr	r3, [r7, #4]
 810846a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810846c:	2b00      	cmp	r3, #0
 810846e:	d163      	bne.n	8108538 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8108470:	687b      	ldr	r3, [r7, #4]
 8108472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8108474:	009a      	lsls	r2, r3, #2
 8108476:	f640 73fc 	movw	r3, #4092	@ 0xffc
 810847a:	4013      	ands	r3, r2
 810847c:	687a      	ldr	r2, [r7, #4]
 810847e:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8108480:	0f92      	lsrs	r2, r2, #30
 8108482:	431a      	orrs	r2, r3
 8108484:	683b      	ldr	r3, [r7, #0]
 8108486:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8108488:	687b      	ldr	r3, [r7, #4]
 810848a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810848c:	0edb      	lsrs	r3, r3, #27
 810848e:	b2db      	uxtb	r3, r3
 8108490:	f003 0307 	and.w	r3, r3, #7
 8108494:	b2da      	uxtb	r2, r3
 8108496:	683b      	ldr	r3, [r7, #0]
 8108498:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 810849a:	687b      	ldr	r3, [r7, #4]
 810849c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810849e:	0e1b      	lsrs	r3, r3, #24
 81084a0:	b2db      	uxtb	r3, r3
 81084a2:	f003 0307 	and.w	r3, r3, #7
 81084a6:	b2da      	uxtb	r2, r3
 81084a8:	683b      	ldr	r3, [r7, #0]
 81084aa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 81084ac:	687b      	ldr	r3, [r7, #4]
 81084ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81084b0:	0d5b      	lsrs	r3, r3, #21
 81084b2:	b2db      	uxtb	r3, r3
 81084b4:	f003 0307 	and.w	r3, r3, #7
 81084b8:	b2da      	uxtb	r2, r3
 81084ba:	683b      	ldr	r3, [r7, #0]
 81084bc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 81084be:	687b      	ldr	r3, [r7, #4]
 81084c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81084c2:	0c9b      	lsrs	r3, r3, #18
 81084c4:	b2db      	uxtb	r3, r3
 81084c6:	f003 0307 	and.w	r3, r3, #7
 81084ca:	b2da      	uxtb	r2, r3
 81084cc:	683b      	ldr	r3, [r7, #0]
 81084ce:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 81084d0:	687b      	ldr	r3, [r7, #4]
 81084d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81084d4:	0bdb      	lsrs	r3, r3, #15
 81084d6:	b2db      	uxtb	r3, r3
 81084d8:	f003 0307 	and.w	r3, r3, #7
 81084dc:	b2da      	uxtb	r2, r3
 81084de:	683b      	ldr	r3, [r7, #0]
 81084e0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 81084e2:	683b      	ldr	r3, [r7, #0]
 81084e4:	691b      	ldr	r3, [r3, #16]
 81084e6:	1c5a      	adds	r2, r3, #1
 81084e8:	687b      	ldr	r3, [r7, #4]
 81084ea:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 81084ec:	683b      	ldr	r3, [r7, #0]
 81084ee:	7e1b      	ldrb	r3, [r3, #24]
 81084f0:	b2db      	uxtb	r3, r3
 81084f2:	f003 0307 	and.w	r3, r3, #7
 81084f6:	3302      	adds	r3, #2
 81084f8:	2201      	movs	r2, #1
 81084fa:	fa02 f303 	lsl.w	r3, r2, r3
 81084fe:	687a      	ldr	r2, [r7, #4]
 8108500:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8108502:	fb03 f202 	mul.w	r2, r3, r2
 8108506:	687b      	ldr	r3, [r7, #4]
 8108508:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 810850a:	683b      	ldr	r3, [r7, #0]
 810850c:	7a1b      	ldrb	r3, [r3, #8]
 810850e:	b2db      	uxtb	r3, r3
 8108510:	f003 030f 	and.w	r3, r3, #15
 8108514:	2201      	movs	r2, #1
 8108516:	409a      	lsls	r2, r3
 8108518:	687b      	ldr	r3, [r7, #4]
 810851a:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
 810851c:	687b      	ldr	r3, [r7, #4]
 810851e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8108520:	687a      	ldr	r2, [r7, #4]
 8108522:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8108524:	0a52      	lsrs	r2, r2, #9
 8108526:	fb03 f202 	mul.w	r2, r3, r2
 810852a:	687b      	ldr	r3, [r7, #4]
 810852c:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
 810852e:	687b      	ldr	r3, [r7, #4]
 8108530:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8108534:	655a      	str	r2, [r3, #84]	@ 0x54
 8108536:	e031      	b.n	810859c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8108538:	687b      	ldr	r3, [r7, #4]
 810853a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810853c:	2b01      	cmp	r3, #1
 810853e:	d11d      	bne.n	810857c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8108540:	687b      	ldr	r3, [r7, #4]
 8108542:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8108544:	041b      	lsls	r3, r3, #16
 8108546:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 810854a:	687b      	ldr	r3, [r7, #4]
 810854c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810854e:	0c1b      	lsrs	r3, r3, #16
 8108550:	431a      	orrs	r2, r3
 8108552:	683b      	ldr	r3, [r7, #0]
 8108554:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8108556:	683b      	ldr	r3, [r7, #0]
 8108558:	691b      	ldr	r3, [r3, #16]
 810855a:	3301      	adds	r3, #1
 810855c:	029a      	lsls	r2, r3, #10
 810855e:	687b      	ldr	r3, [r7, #4]
 8108560:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8108562:	687b      	ldr	r3, [r7, #4]
 8108564:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8108566:	687b      	ldr	r3, [r7, #4]
 8108568:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
 810856a:	687b      	ldr	r3, [r7, #4]
 810856c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8108570:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8108572:	687b      	ldr	r3, [r7, #4]
 8108574:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8108576:	687b      	ldr	r3, [r7, #4]
 8108578:	655a      	str	r2, [r3, #84]	@ 0x54
 810857a:	e00f      	b.n	810859c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 810857c:	687b      	ldr	r3, [r7, #4]
 810857e:	681b      	ldr	r3, [r3, #0]
 8108580:	4a58      	ldr	r2, [pc, #352]	@ (81086e4 <HAL_SD_GetCardCSD+0x344>)
 8108582:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108584:	687b      	ldr	r3, [r7, #4]
 8108586:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108588:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 810858c:	687b      	ldr	r3, [r7, #4]
 810858e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8108590:	687b      	ldr	r3, [r7, #4]
 8108592:	2201      	movs	r2, #1
 8108594:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8108598:	2301      	movs	r3, #1
 810859a:	e09d      	b.n	81086d8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 810859c:	687b      	ldr	r3, [r7, #4]
 810859e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81085a0:	0b9b      	lsrs	r3, r3, #14
 81085a2:	b2db      	uxtb	r3, r3
 81085a4:	f003 0301 	and.w	r3, r3, #1
 81085a8:	b2da      	uxtb	r2, r3
 81085aa:	683b      	ldr	r3, [r7, #0]
 81085ac:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 81085ae:	687b      	ldr	r3, [r7, #4]
 81085b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81085b2:	09db      	lsrs	r3, r3, #7
 81085b4:	b2db      	uxtb	r3, r3
 81085b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81085ba:	b2da      	uxtb	r2, r3
 81085bc:	683b      	ldr	r3, [r7, #0]
 81085be:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 81085c0:	687b      	ldr	r3, [r7, #4]
 81085c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81085c4:	b2db      	uxtb	r3, r3
 81085c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81085ca:	b2da      	uxtb	r2, r3
 81085cc:	683b      	ldr	r3, [r7, #0]
 81085ce:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 81085d0:	687b      	ldr	r3, [r7, #4]
 81085d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81085d4:	0fdb      	lsrs	r3, r3, #31
 81085d6:	b2da      	uxtb	r2, r3
 81085d8:	683b      	ldr	r3, [r7, #0]
 81085da:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 81085dc:	687b      	ldr	r3, [r7, #4]
 81085de:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81085e0:	0f5b      	lsrs	r3, r3, #29
 81085e2:	b2db      	uxtb	r3, r3
 81085e4:	f003 0303 	and.w	r3, r3, #3
 81085e8:	b2da      	uxtb	r2, r3
 81085ea:	683b      	ldr	r3, [r7, #0]
 81085ec:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 81085ee:	687b      	ldr	r3, [r7, #4]
 81085f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81085f2:	0e9b      	lsrs	r3, r3, #26
 81085f4:	b2db      	uxtb	r3, r3
 81085f6:	f003 0307 	and.w	r3, r3, #7
 81085fa:	b2da      	uxtb	r2, r3
 81085fc:	683b      	ldr	r3, [r7, #0]
 81085fe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8108600:	687b      	ldr	r3, [r7, #4]
 8108602:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108604:	0d9b      	lsrs	r3, r3, #22
 8108606:	b2db      	uxtb	r3, r3
 8108608:	f003 030f 	and.w	r3, r3, #15
 810860c:	b2da      	uxtb	r2, r3
 810860e:	683b      	ldr	r3, [r7, #0]
 8108610:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8108612:	687b      	ldr	r3, [r7, #4]
 8108614:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108616:	0d5b      	lsrs	r3, r3, #21
 8108618:	b2db      	uxtb	r3, r3
 810861a:	f003 0301 	and.w	r3, r3, #1
 810861e:	b2da      	uxtb	r2, r3
 8108620:	683b      	ldr	r3, [r7, #0]
 8108622:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8108626:	683b      	ldr	r3, [r7, #0]
 8108628:	2200      	movs	r2, #0
 810862a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 810862e:	687b      	ldr	r3, [r7, #4]
 8108630:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108632:	0c1b      	lsrs	r3, r3, #16
 8108634:	b2db      	uxtb	r3, r3
 8108636:	f003 0301 	and.w	r3, r3, #1
 810863a:	b2da      	uxtb	r2, r3
 810863c:	683b      	ldr	r3, [r7, #0]
 810863e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8108642:	687b      	ldr	r3, [r7, #4]
 8108644:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108646:	0bdb      	lsrs	r3, r3, #15
 8108648:	b2db      	uxtb	r3, r3
 810864a:	f003 0301 	and.w	r3, r3, #1
 810864e:	b2da      	uxtb	r2, r3
 8108650:	683b      	ldr	r3, [r7, #0]
 8108652:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8108656:	687b      	ldr	r3, [r7, #4]
 8108658:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810865a:	0b9b      	lsrs	r3, r3, #14
 810865c:	b2db      	uxtb	r3, r3
 810865e:	f003 0301 	and.w	r3, r3, #1
 8108662:	b2da      	uxtb	r2, r3
 8108664:	683b      	ldr	r3, [r7, #0]
 8108666:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 810866a:	687b      	ldr	r3, [r7, #4]
 810866c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 810866e:	0b5b      	lsrs	r3, r3, #13
 8108670:	b2db      	uxtb	r3, r3
 8108672:	f003 0301 	and.w	r3, r3, #1
 8108676:	b2da      	uxtb	r2, r3
 8108678:	683b      	ldr	r3, [r7, #0]
 810867a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 810867e:	687b      	ldr	r3, [r7, #4]
 8108680:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108682:	0b1b      	lsrs	r3, r3, #12
 8108684:	b2db      	uxtb	r3, r3
 8108686:	f003 0301 	and.w	r3, r3, #1
 810868a:	b2da      	uxtb	r2, r3
 810868c:	683b      	ldr	r3, [r7, #0]
 810868e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8108692:	687b      	ldr	r3, [r7, #4]
 8108694:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8108696:	0a9b      	lsrs	r3, r3, #10
 8108698:	b2db      	uxtb	r3, r3
 810869a:	f003 0303 	and.w	r3, r3, #3
 810869e:	b2da      	uxtb	r2, r3
 81086a0:	683b      	ldr	r3, [r7, #0]
 81086a2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 81086a6:	687b      	ldr	r3, [r7, #4]
 81086a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81086aa:	0a1b      	lsrs	r3, r3, #8
 81086ac:	b2db      	uxtb	r3, r3
 81086ae:	f003 0303 	and.w	r3, r3, #3
 81086b2:	b2da      	uxtb	r2, r3
 81086b4:	683b      	ldr	r3, [r7, #0]
 81086b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 81086ba:	687b      	ldr	r3, [r7, #4]
 81086bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 81086be:	085b      	lsrs	r3, r3, #1
 81086c0:	b2db      	uxtb	r3, r3
 81086c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81086c6:	b2da      	uxtb	r2, r3
 81086c8:	683b      	ldr	r3, [r7, #0]
 81086ca:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 81086ce:	683b      	ldr	r3, [r7, #0]
 81086d0:	2201      	movs	r2, #1
 81086d2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 81086d6:	2300      	movs	r3, #0
}
 81086d8:	4618      	mov	r0, r3
 81086da:	370c      	adds	r7, #12
 81086dc:	46bd      	mov	sp, r7
 81086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 81086e2:	4770      	bx	lr
 81086e4:	1fe00fff 	.word	0x1fe00fff

081086e8 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 81086e8:	b580      	push	{r7, lr}
 81086ea:	b094      	sub	sp, #80	@ 0x50
 81086ec:	af00      	add	r7, sp, #0
 81086ee:	6078      	str	r0, [r7, #4]
 81086f0:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 81086f2:	2300      	movs	r3, #0
 81086f4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 81086f8:	687b      	ldr	r3, [r7, #4]
 81086fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 81086fe:	b2db      	uxtb	r3, r3
 8108700:	2b03      	cmp	r3, #3
 8108702:	d101      	bne.n	8108708 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 8108704:	2301      	movs	r3, #1
 8108706:	e0a7      	b.n	8108858 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8108708:	f107 0308 	add.w	r3, r7, #8
 810870c:	4619      	mov	r1, r3
 810870e:	6878      	ldr	r0, [r7, #4]
 8108710:	f000 fb36 	bl	8108d80 <SD_SendSDStatus>
 8108714:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8108716:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8108718:	2b00      	cmp	r3, #0
 810871a:	d011      	beq.n	8108740 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 810871c:	687b      	ldr	r3, [r7, #4]
 810871e:	681b      	ldr	r3, [r3, #0]
 8108720:	4a4f      	ldr	r2, [pc, #316]	@ (8108860 <HAL_SD_GetCardStatus+0x178>)
 8108722:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8108724:	687b      	ldr	r3, [r7, #4]
 8108726:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108728:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 810872a:	431a      	orrs	r2, r3
 810872c:	687b      	ldr	r3, [r7, #4]
 810872e:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8108730:	687b      	ldr	r3, [r7, #4]
 8108732:	2201      	movs	r2, #1
 8108734:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 8108738:	2301      	movs	r3, #1
 810873a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 810873e:	e070      	b.n	8108822 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8108740:	68bb      	ldr	r3, [r7, #8]
 8108742:	099b      	lsrs	r3, r3, #6
 8108744:	b2db      	uxtb	r3, r3
 8108746:	f003 0303 	and.w	r3, r3, #3
 810874a:	b2da      	uxtb	r2, r3
 810874c:	683b      	ldr	r3, [r7, #0]
 810874e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8108750:	68bb      	ldr	r3, [r7, #8]
 8108752:	095b      	lsrs	r3, r3, #5
 8108754:	b2db      	uxtb	r3, r3
 8108756:	f003 0301 	and.w	r3, r3, #1
 810875a:	b2da      	uxtb	r2, r3
 810875c:	683b      	ldr	r3, [r7, #0]
 810875e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8108760:	68bb      	ldr	r3, [r7, #8]
 8108762:	0a1b      	lsrs	r3, r3, #8
 8108764:	b29b      	uxth	r3, r3
 8108766:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 810876a:	b29a      	uxth	r2, r3
 810876c:	68bb      	ldr	r3, [r7, #8]
 810876e:	0e1b      	lsrs	r3, r3, #24
 8108770:	b29b      	uxth	r3, r3
 8108772:	4313      	orrs	r3, r2
 8108774:	b29a      	uxth	r2, r3
 8108776:	683b      	ldr	r3, [r7, #0]
 8108778:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 810877a:	68fb      	ldr	r3, [r7, #12]
 810877c:	061a      	lsls	r2, r3, #24
 810877e:	68fb      	ldr	r3, [r7, #12]
 8108780:	021b      	lsls	r3, r3, #8
 8108782:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8108786:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8108788:	68fb      	ldr	r3, [r7, #12]
 810878a:	0a1b      	lsrs	r3, r3, #8
 810878c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8108790:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8108792:	68fb      	ldr	r3, [r7, #12]
 8108794:	0e1b      	lsrs	r3, r3, #24
 8108796:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8108798:	683b      	ldr	r3, [r7, #0]
 810879a:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 810879c:	693b      	ldr	r3, [r7, #16]
 810879e:	b2da      	uxtb	r2, r3
 81087a0:	683b      	ldr	r3, [r7, #0]
 81087a2:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 81087a4:	693b      	ldr	r3, [r7, #16]
 81087a6:	0a1b      	lsrs	r3, r3, #8
 81087a8:	b2da      	uxtb	r2, r3
 81087aa:	683b      	ldr	r3, [r7, #0]
 81087ac:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 81087ae:	693b      	ldr	r3, [r7, #16]
 81087b0:	0d1b      	lsrs	r3, r3, #20
 81087b2:	b2db      	uxtb	r3, r3
 81087b4:	f003 030f 	and.w	r3, r3, #15
 81087b8:	b2da      	uxtb	r2, r3
 81087ba:	683b      	ldr	r3, [r7, #0]
 81087bc:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 81087be:	693b      	ldr	r3, [r7, #16]
 81087c0:	0c1b      	lsrs	r3, r3, #16
 81087c2:	b29b      	uxth	r3, r3
 81087c4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 81087c8:	b29a      	uxth	r2, r3
 81087ca:	697b      	ldr	r3, [r7, #20]
 81087cc:	b29b      	uxth	r3, r3
 81087ce:	b2db      	uxtb	r3, r3
 81087d0:	b29b      	uxth	r3, r3
 81087d2:	4313      	orrs	r3, r2
 81087d4:	b29a      	uxth	r2, r3
 81087d6:	683b      	ldr	r3, [r7, #0]
 81087d8:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 81087da:	697b      	ldr	r3, [r7, #20]
 81087dc:	0a9b      	lsrs	r3, r3, #10
 81087de:	b2db      	uxtb	r3, r3
 81087e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 81087e4:	b2da      	uxtb	r2, r3
 81087e6:	683b      	ldr	r3, [r7, #0]
 81087e8:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 81087ea:	697b      	ldr	r3, [r7, #20]
 81087ec:	0a1b      	lsrs	r3, r3, #8
 81087ee:	b2db      	uxtb	r3, r3
 81087f0:	f003 0303 	and.w	r3, r3, #3
 81087f4:	b2da      	uxtb	r2, r3
 81087f6:	683b      	ldr	r3, [r7, #0]
 81087f8:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 81087fa:	697b      	ldr	r3, [r7, #20]
 81087fc:	091b      	lsrs	r3, r3, #4
 81087fe:	b2db      	uxtb	r3, r3
 8108800:	f003 030f 	and.w	r3, r3, #15
 8108804:	b2da      	uxtb	r2, r3
 8108806:	683b      	ldr	r3, [r7, #0]
 8108808:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 810880a:	697b      	ldr	r3, [r7, #20]
 810880c:	b2db      	uxtb	r3, r3
 810880e:	f003 030f 	and.w	r3, r3, #15
 8108812:	b2da      	uxtb	r2, r3
 8108814:	683b      	ldr	r3, [r7, #0]
 8108816:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8108818:	69bb      	ldr	r3, [r7, #24]
 810881a:	0e1b      	lsrs	r3, r3, #24
 810881c:	b2da      	uxtb	r2, r3
 810881e:	683b      	ldr	r3, [r7, #0]
 8108820:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8108822:	687b      	ldr	r3, [r7, #4]
 8108824:	681b      	ldr	r3, [r3, #0]
 8108826:	f44f 7100 	mov.w	r1, #512	@ 0x200
 810882a:	4618      	mov	r0, r3
 810882c:	f003 f92c 	bl	810ba88 <SDMMC_CmdBlockLength>
 8108830:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 8108832:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8108834:	2b00      	cmp	r3, #0
 8108836:	d00d      	beq.n	8108854 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8108838:	687b      	ldr	r3, [r7, #4]
 810883a:	681b      	ldr	r3, [r3, #0]
 810883c:	4a08      	ldr	r2, [pc, #32]	@ (8108860 <HAL_SD_GetCardStatus+0x178>)
 810883e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
 8108840:	687b      	ldr	r3, [r7, #4]
 8108842:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8108844:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
 8108846:	687b      	ldr	r3, [r7, #4]
 8108848:	2201      	movs	r2, #1
 810884a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
 810884e:	2301      	movs	r3, #1
 8108850:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
 8108854:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8108858:	4618      	mov	r0, r3
 810885a:	3750      	adds	r7, #80	@ 0x50
 810885c:	46bd      	mov	sp, r7
 810885e:	bd80      	pop	{r7, pc}
 8108860:	1fe00fff 	.word	0x1fe00fff

08108864 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8108864:	b590      	push	{r4, r7, lr}
 8108866:	b08d      	sub	sp, #52	@ 0x34
 8108868:	af02      	add	r7, sp, #8
 810886a:	6078      	str	r0, [r7, #4]
 810886c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
 810886e:	2300      	movs	r3, #0
 8108870:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8108874:	687b      	ldr	r3, [r7, #4]
 8108876:	2203      	movs	r2, #3
 8108878:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 810887c:	687b      	ldr	r3, [r7, #4]
 810887e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108880:	2b03      	cmp	r3, #3
 8108882:	d02e      	beq.n	81088e2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8108884:	683b      	ldr	r3, [r7, #0]
 8108886:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810888a:	d106      	bne.n	810889a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 810888c:	687b      	ldr	r3, [r7, #4]
 810888e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108890:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8108894:	687b      	ldr	r3, [r7, #4]
 8108896:	635a      	str	r2, [r3, #52]	@ 0x34
 8108898:	e029      	b.n	81088ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 810889a:	683b      	ldr	r3, [r7, #0]
 810889c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81088a0:	d10a      	bne.n	81088b8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 81088a2:	6878      	ldr	r0, [r7, #4]
 81088a4:	f000 fb64 	bl	8108f70 <SD_WideBus_Enable>
 81088a8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 81088aa:	687b      	ldr	r3, [r7, #4]
 81088ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81088ae:	6a3b      	ldr	r3, [r7, #32]
 81088b0:	431a      	orrs	r2, r3
 81088b2:	687b      	ldr	r3, [r7, #4]
 81088b4:	635a      	str	r2, [r3, #52]	@ 0x34
 81088b6:	e01a      	b.n	81088ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 81088b8:	683b      	ldr	r3, [r7, #0]
 81088ba:	2b00      	cmp	r3, #0
 81088bc:	d10a      	bne.n	81088d4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 81088be:	6878      	ldr	r0, [r7, #4]
 81088c0:	f000 fba1 	bl	8109006 <SD_WideBus_Disable>
 81088c4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 81088c6:	687b      	ldr	r3, [r7, #4]
 81088c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 81088ca:	6a3b      	ldr	r3, [r7, #32]
 81088cc:	431a      	orrs	r2, r3
 81088ce:	687b      	ldr	r3, [r7, #4]
 81088d0:	635a      	str	r2, [r3, #52]	@ 0x34
 81088d2:	e00c      	b.n	81088ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 81088d4:	687b      	ldr	r3, [r7, #4]
 81088d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81088d8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 81088dc:	687b      	ldr	r3, [r7, #4]
 81088de:	635a      	str	r2, [r3, #52]	@ 0x34
 81088e0:	e005      	b.n	81088ee <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 81088e2:	687b      	ldr	r3, [r7, #4]
 81088e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81088e6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 81088ea:	687b      	ldr	r3, [r7, #4]
 81088ec:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 81088ee:	687b      	ldr	r3, [r7, #4]
 81088f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81088f2:	2b00      	cmp	r3, #0
 81088f4:	d007      	beq.n	8108906 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 81088f6:	687b      	ldr	r3, [r7, #4]
 81088f8:	681b      	ldr	r3, [r3, #0]
 81088fa:	4a5f      	ldr	r2, [pc, #380]	@ (8108a78 <HAL_SD_ConfigWideBusOperation+0x214>)
 81088fc:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 81088fe:	2301      	movs	r3, #1
 8108900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8108904:	e096      	b.n	8108a34 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8108906:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 810890a:	f04f 0100 	mov.w	r1, #0
 810890e:	f7fd fc57 	bl	81061c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8108912:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 8108914:	69fb      	ldr	r3, [r7, #28]
 8108916:	2b00      	cmp	r3, #0
 8108918:	f000 8083 	beq.w	8108a22 <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 810891c:	687b      	ldr	r3, [r7, #4]
 810891e:	685b      	ldr	r3, [r3, #4]
 8108920:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8108922:	687b      	ldr	r3, [r7, #4]
 8108924:	689b      	ldr	r3, [r3, #8]
 8108926:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 8108928:	683b      	ldr	r3, [r7, #0]
 810892a:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 810892c:	687b      	ldr	r3, [r7, #4]
 810892e:	691b      	ldr	r3, [r3, #16]
 8108930:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8108932:	687b      	ldr	r3, [r7, #4]
 8108934:	695a      	ldr	r2, [r3, #20]
 8108936:	69fb      	ldr	r3, [r7, #28]
 8108938:	4950      	ldr	r1, [pc, #320]	@ (8108a7c <HAL_SD_ConfigWideBusOperation+0x218>)
 810893a:	fba1 1303 	umull	r1, r3, r1, r3
 810893e:	0e1b      	lsrs	r3, r3, #24
 8108940:	429a      	cmp	r2, r3
 8108942:	d303      	bcc.n	810894c <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8108944:	687b      	ldr	r3, [r7, #4]
 8108946:	695b      	ldr	r3, [r3, #20]
 8108948:	61bb      	str	r3, [r7, #24]
 810894a:	e05a      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 810894c:	687b      	ldr	r3, [r7, #4]
 810894e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8108954:	d103      	bne.n	810895e <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 8108956:	687b      	ldr	r3, [r7, #4]
 8108958:	695b      	ldr	r3, [r3, #20]
 810895a:	61bb      	str	r3, [r7, #24]
 810895c:	e051      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 810895e:	687b      	ldr	r3, [r7, #4]
 8108960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8108962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8108966:	d126      	bne.n	81089b6 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8108968:	687b      	ldr	r3, [r7, #4]
 810896a:	695b      	ldr	r3, [r3, #20]
 810896c:	2b00      	cmp	r3, #0
 810896e:	d10e      	bne.n	810898e <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 8108970:	69fb      	ldr	r3, [r7, #28]
 8108972:	4a43      	ldr	r2, [pc, #268]	@ (8108a80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8108974:	4293      	cmp	r3, r2
 8108976:	d906      	bls.n	8108986 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 8108978:	69fb      	ldr	r3, [r7, #28]
 810897a:	4a40      	ldr	r2, [pc, #256]	@ (8108a7c <HAL_SD_ConfigWideBusOperation+0x218>)
 810897c:	fba2 2303 	umull	r2, r3, r2, r3
 8108980:	0e5b      	lsrs	r3, r3, #25
 8108982:	61bb      	str	r3, [r7, #24]
 8108984:	e03d      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8108986:	687b      	ldr	r3, [r7, #4]
 8108988:	695b      	ldr	r3, [r3, #20]
 810898a:	61bb      	str	r3, [r7, #24]
 810898c:	e039      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 810898e:	687b      	ldr	r3, [r7, #4]
 8108990:	695b      	ldr	r3, [r3, #20]
 8108992:	005b      	lsls	r3, r3, #1
 8108994:	69fa      	ldr	r2, [r7, #28]
 8108996:	fbb2 f3f3 	udiv	r3, r2, r3
 810899a:	4a39      	ldr	r2, [pc, #228]	@ (8108a80 <HAL_SD_ConfigWideBusOperation+0x21c>)
 810899c:	4293      	cmp	r3, r2
 810899e:	d906      	bls.n	81089ae <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 81089a0:	69fb      	ldr	r3, [r7, #28]
 81089a2:	4a36      	ldr	r2, [pc, #216]	@ (8108a7c <HAL_SD_ConfigWideBusOperation+0x218>)
 81089a4:	fba2 2303 	umull	r2, r3, r2, r3
 81089a8:	0e5b      	lsrs	r3, r3, #25
 81089aa:	61bb      	str	r3, [r7, #24]
 81089ac:	e029      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 81089ae:	687b      	ldr	r3, [r7, #4]
 81089b0:	695b      	ldr	r3, [r3, #20]
 81089b2:	61bb      	str	r3, [r7, #24]
 81089b4:	e025      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 81089b6:	687b      	ldr	r3, [r7, #4]
 81089b8:	695b      	ldr	r3, [r3, #20]
 81089ba:	2b00      	cmp	r3, #0
 81089bc:	d10e      	bne.n	81089dc <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 81089be:	69fb      	ldr	r3, [r7, #28]
 81089c0:	4a30      	ldr	r2, [pc, #192]	@ (8108a84 <HAL_SD_ConfigWideBusOperation+0x220>)
 81089c2:	4293      	cmp	r3, r2
 81089c4:	d906      	bls.n	81089d4 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 81089c6:	69fb      	ldr	r3, [r7, #28]
 81089c8:	4a2c      	ldr	r2, [pc, #176]	@ (8108a7c <HAL_SD_ConfigWideBusOperation+0x218>)
 81089ca:	fba2 2303 	umull	r2, r3, r2, r3
 81089ce:	0e1b      	lsrs	r3, r3, #24
 81089d0:	61bb      	str	r3, [r7, #24]
 81089d2:	e016      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 81089d4:	687b      	ldr	r3, [r7, #4]
 81089d6:	695b      	ldr	r3, [r3, #20]
 81089d8:	61bb      	str	r3, [r7, #24]
 81089da:	e012      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 81089dc:	687b      	ldr	r3, [r7, #4]
 81089de:	695b      	ldr	r3, [r3, #20]
 81089e0:	005b      	lsls	r3, r3, #1
 81089e2:	69fa      	ldr	r2, [r7, #28]
 81089e4:	fbb2 f3f3 	udiv	r3, r2, r3
 81089e8:	4a26      	ldr	r2, [pc, #152]	@ (8108a84 <HAL_SD_ConfigWideBusOperation+0x220>)
 81089ea:	4293      	cmp	r3, r2
 81089ec:	d906      	bls.n	81089fc <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 81089ee:	69fb      	ldr	r3, [r7, #28]
 81089f0:	4a22      	ldr	r2, [pc, #136]	@ (8108a7c <HAL_SD_ConfigWideBusOperation+0x218>)
 81089f2:	fba2 2303 	umull	r2, r3, r2, r3
 81089f6:	0e1b      	lsrs	r3, r3, #24
 81089f8:	61bb      	str	r3, [r7, #24]
 81089fa:	e002      	b.n	8108a02 <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 81089fc:	687b      	ldr	r3, [r7, #4]
 81089fe:	695b      	ldr	r3, [r3, #20]
 8108a00:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 8108a02:	687b      	ldr	r3, [r7, #4]
 8108a04:	681c      	ldr	r4, [r3, #0]
 8108a06:	466a      	mov	r2, sp
 8108a08:	f107 0314 	add.w	r3, r7, #20
 8108a0c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8108a10:	e882 0003 	stmia.w	r2, {r0, r1}
 8108a14:	f107 0308 	add.w	r3, r7, #8
 8108a18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8108a1a:	4620      	mov	r0, r4
 8108a1c:	f002 ff68 	bl	810b8f0 <SDMMC_Init>
 8108a20:	e008      	b.n	8108a34 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8108a22:	687b      	ldr	r3, [r7, #4]
 8108a24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108a26:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8108a2a:	687b      	ldr	r3, [r7, #4]
 8108a2c:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
 8108a2e:	2301      	movs	r3, #1
 8108a30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8108a34:	687b      	ldr	r3, [r7, #4]
 8108a36:	681b      	ldr	r3, [r3, #0]
 8108a38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8108a3c:	4618      	mov	r0, r3
 8108a3e:	f003 f823 	bl	810ba88 <SDMMC_CmdBlockLength>
 8108a42:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108a44:	6a3b      	ldr	r3, [r7, #32]
 8108a46:	2b00      	cmp	r3, #0
 8108a48:	d00c      	beq.n	8108a64 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8108a4a:	687b      	ldr	r3, [r7, #4]
 8108a4c:	681b      	ldr	r3, [r3, #0]
 8108a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8108a78 <HAL_SD_ConfigWideBusOperation+0x214>)
 8108a50:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8108a52:	687b      	ldr	r3, [r7, #4]
 8108a54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108a56:	6a3b      	ldr	r3, [r7, #32]
 8108a58:	431a      	orrs	r2, r3
 8108a5a:	687b      	ldr	r3, [r7, #4]
 8108a5c:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8108a5e:	2301      	movs	r3, #1
 8108a60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8108a64:	687b      	ldr	r3, [r7, #4]
 8108a66:	2201      	movs	r2, #1
 8108a68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
 8108a6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8108a70:	4618      	mov	r0, r3
 8108a72:	372c      	adds	r7, #44	@ 0x2c
 8108a74:	46bd      	mov	sp, r7
 8108a76:	bd90      	pop	{r4, r7, pc}
 8108a78:	1fe00fff 	.word	0x1fe00fff
 8108a7c:	55e63b89 	.word	0x55e63b89
 8108a80:	02faf080 	.word	0x02faf080
 8108a84:	017d7840 	.word	0x017d7840

08108a88 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8108a88:	b580      	push	{r7, lr}
 8108a8a:	b086      	sub	sp, #24
 8108a8c:	af00      	add	r7, sp, #0
 8108a8e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8108a90:	2300      	movs	r3, #0
 8108a92:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8108a94:	f107 030c 	add.w	r3, r7, #12
 8108a98:	4619      	mov	r1, r3
 8108a9a:	6878      	ldr	r0, [r7, #4]
 8108a9c:	f000 fa40 	bl	8108f20 <SD_SendStatus>
 8108aa0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108aa2:	697b      	ldr	r3, [r7, #20]
 8108aa4:	2b00      	cmp	r3, #0
 8108aa6:	d005      	beq.n	8108ab4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8108aa8:	687b      	ldr	r3, [r7, #4]
 8108aaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108aac:	697b      	ldr	r3, [r7, #20]
 8108aae:	431a      	orrs	r2, r3
 8108ab0:	687b      	ldr	r3, [r7, #4]
 8108ab2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8108ab4:	68fb      	ldr	r3, [r7, #12]
 8108ab6:	0a5b      	lsrs	r3, r3, #9
 8108ab8:	f003 030f 	and.w	r3, r3, #15
 8108abc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8108abe:	693b      	ldr	r3, [r7, #16]
}
 8108ac0:	4618      	mov	r0, r3
 8108ac2:	3718      	adds	r7, #24
 8108ac4:	46bd      	mov	sp, r7
 8108ac6:	bd80      	pop	{r7, pc}

08108ac8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8108ac8:	b580      	push	{r7, lr}
 8108aca:	b090      	sub	sp, #64	@ 0x40
 8108acc:	af00      	add	r7, sp, #0
 8108ace:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 8108ad0:	2300      	movs	r3, #0
 8108ad2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 8108ad4:	f7f9 fcd0 	bl	8102478 <HAL_GetTick>
 8108ad8:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 8108ada:	687b      	ldr	r3, [r7, #4]
 8108adc:	681b      	ldr	r3, [r3, #0]
 8108ade:	4618      	mov	r0, r3
 8108ae0:	f002 ff4e 	bl	810b980 <SDMMC_GetPowerState>
 8108ae4:	4603      	mov	r3, r0
 8108ae6:	2b00      	cmp	r3, #0
 8108ae8:	d102      	bne.n	8108af0 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8108aea:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8108aee:	e0b5      	b.n	8108c5c <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8108af0:	687b      	ldr	r3, [r7, #4]
 8108af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108af4:	2b03      	cmp	r3, #3
 8108af6:	d02e      	beq.n	8108b56 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8108af8:	687b      	ldr	r3, [r7, #4]
 8108afa:	681b      	ldr	r3, [r3, #0]
 8108afc:	4618      	mov	r0, r3
 8108afe:	f003 f8cf 	bl	810bca0 <SDMMC_CmdSendCID>
 8108b02:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8108b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b06:	2b00      	cmp	r3, #0
 8108b08:	d001      	beq.n	8108b0e <SD_InitCard+0x46>
    {
      return errorstate;
 8108b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b0c:	e0a6      	b.n	8108c5c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8108b0e:	687b      	ldr	r3, [r7, #4]
 8108b10:	681b      	ldr	r3, [r3, #0]
 8108b12:	2100      	movs	r1, #0
 8108b14:	4618      	mov	r0, r3
 8108b16:	f002 ff78 	bl	810ba0a <SDMMC_GetResponse>
 8108b1a:	4602      	mov	r2, r0
 8108b1c:	687b      	ldr	r3, [r7, #4]
 8108b1e:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8108b20:	687b      	ldr	r3, [r7, #4]
 8108b22:	681b      	ldr	r3, [r3, #0]
 8108b24:	2104      	movs	r1, #4
 8108b26:	4618      	mov	r0, r3
 8108b28:	f002 ff6f 	bl	810ba0a <SDMMC_GetResponse>
 8108b2c:	4602      	mov	r2, r0
 8108b2e:	687b      	ldr	r3, [r7, #4]
 8108b30:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8108b32:	687b      	ldr	r3, [r7, #4]
 8108b34:	681b      	ldr	r3, [r3, #0]
 8108b36:	2108      	movs	r1, #8
 8108b38:	4618      	mov	r0, r3
 8108b3a:	f002 ff66 	bl	810ba0a <SDMMC_GetResponse>
 8108b3e:	4602      	mov	r2, r0
 8108b40:	687b      	ldr	r3, [r7, #4]
 8108b42:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8108b44:	687b      	ldr	r3, [r7, #4]
 8108b46:	681b      	ldr	r3, [r3, #0]
 8108b48:	210c      	movs	r1, #12
 8108b4a:	4618      	mov	r0, r3
 8108b4c:	f002 ff5d 	bl	810ba0a <SDMMC_GetResponse>
 8108b50:	4602      	mov	r2, r0
 8108b52:	687b      	ldr	r3, [r7, #4]
 8108b54:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 8108b56:	687b      	ldr	r3, [r7, #4]
 8108b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108b5a:	2b03      	cmp	r3, #3
 8108b5c:	d01d      	beq.n	8108b9a <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 8108b5e:	e019      	b.n	8108b94 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8108b60:	687b      	ldr	r3, [r7, #4]
 8108b62:	681b      	ldr	r3, [r3, #0]
 8108b64:	f107 020a 	add.w	r2, r7, #10
 8108b68:	4611      	mov	r1, r2
 8108b6a:	4618      	mov	r0, r3
 8108b6c:	f003 f8d7 	bl	810bd1e <SDMMC_CmdSetRelAdd>
 8108b70:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 8108b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b74:	2b00      	cmp	r3, #0
 8108b76:	d001      	beq.n	8108b7c <SD_InitCard+0xb4>
      {
        return errorstate;
 8108b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108b7a:	e06f      	b.n	8108c5c <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 8108b7c:	f7f9 fc7c 	bl	8102478 <HAL_GetTick>
 8108b80:	4602      	mov	r2, r0
 8108b82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8108b84:	1ad3      	subs	r3, r2, r3
 8108b86:	f241 3287 	movw	r2, #4999	@ 0x1387
 8108b8a:	4293      	cmp	r3, r2
 8108b8c:	d902      	bls.n	8108b94 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 8108b8e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8108b92:	e063      	b.n	8108c5c <SD_InitCard+0x194>
    while (sd_rca == 0U)
 8108b94:	897b      	ldrh	r3, [r7, #10]
 8108b96:	2b00      	cmp	r3, #0
 8108b98:	d0e2      	beq.n	8108b60 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 8108b9a:	687b      	ldr	r3, [r7, #4]
 8108b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8108b9e:	2b03      	cmp	r3, #3
 8108ba0:	d036      	beq.n	8108c10 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8108ba2:	897b      	ldrh	r3, [r7, #10]
 8108ba4:	461a      	mov	r2, r3
 8108ba6:	687b      	ldr	r3, [r7, #4]
 8108ba8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8108baa:	687b      	ldr	r3, [r7, #4]
 8108bac:	681a      	ldr	r2, [r3, #0]
 8108bae:	687b      	ldr	r3, [r7, #4]
 8108bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108bb2:	041b      	lsls	r3, r3, #16
 8108bb4:	4619      	mov	r1, r3
 8108bb6:	4610      	mov	r0, r2
 8108bb8:	f003 f891 	bl	810bcde <SDMMC_CmdSendCSD>
 8108bbc:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 8108bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108bc0:	2b00      	cmp	r3, #0
 8108bc2:	d001      	beq.n	8108bc8 <SD_InitCard+0x100>
    {
      return errorstate;
 8108bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108bc6:	e049      	b.n	8108c5c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8108bc8:	687b      	ldr	r3, [r7, #4]
 8108bca:	681b      	ldr	r3, [r3, #0]
 8108bcc:	2100      	movs	r1, #0
 8108bce:	4618      	mov	r0, r3
 8108bd0:	f002 ff1b 	bl	810ba0a <SDMMC_GetResponse>
 8108bd4:	4602      	mov	r2, r0
 8108bd6:	687b      	ldr	r3, [r7, #4]
 8108bd8:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8108bda:	687b      	ldr	r3, [r7, #4]
 8108bdc:	681b      	ldr	r3, [r3, #0]
 8108bde:	2104      	movs	r1, #4
 8108be0:	4618      	mov	r0, r3
 8108be2:	f002 ff12 	bl	810ba0a <SDMMC_GetResponse>
 8108be6:	4602      	mov	r2, r0
 8108be8:	687b      	ldr	r3, [r7, #4]
 8108bea:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8108bec:	687b      	ldr	r3, [r7, #4]
 8108bee:	681b      	ldr	r3, [r3, #0]
 8108bf0:	2108      	movs	r1, #8
 8108bf2:	4618      	mov	r0, r3
 8108bf4:	f002 ff09 	bl	810ba0a <SDMMC_GetResponse>
 8108bf8:	4602      	mov	r2, r0
 8108bfa:	687b      	ldr	r3, [r7, #4]
 8108bfc:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8108bfe:	687b      	ldr	r3, [r7, #4]
 8108c00:	681b      	ldr	r3, [r3, #0]
 8108c02:	210c      	movs	r1, #12
 8108c04:	4618      	mov	r0, r3
 8108c06:	f002 ff00 	bl	810ba0a <SDMMC_GetResponse>
 8108c0a:	4602      	mov	r2, r0
 8108c0c:	687b      	ldr	r3, [r7, #4]
 8108c0e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8108c10:	687b      	ldr	r3, [r7, #4]
 8108c12:	681b      	ldr	r3, [r3, #0]
 8108c14:	2104      	movs	r1, #4
 8108c16:	4618      	mov	r0, r3
 8108c18:	f002 fef7 	bl	810ba0a <SDMMC_GetResponse>
 8108c1c:	4603      	mov	r3, r0
 8108c1e:	0d1a      	lsrs	r2, r3, #20
 8108c20:	687b      	ldr	r3, [r7, #4]
 8108c22:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8108c24:	f107 030c 	add.w	r3, r7, #12
 8108c28:	4619      	mov	r1, r3
 8108c2a:	6878      	ldr	r0, [r7, #4]
 8108c2c:	f7ff fbb8 	bl	81083a0 <HAL_SD_GetCardCSD>
 8108c30:	4603      	mov	r3, r0
 8108c32:	2b00      	cmp	r3, #0
 8108c34:	d002      	beq.n	8108c3c <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108c36:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8108c3a:	e00f      	b.n	8108c5c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8108c3c:	687b      	ldr	r3, [r7, #4]
 8108c3e:	681a      	ldr	r2, [r3, #0]
 8108c40:	687b      	ldr	r3, [r7, #4]
 8108c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108c44:	041b      	lsls	r3, r3, #16
 8108c46:	4619      	mov	r1, r3
 8108c48:	4610      	mov	r0, r2
 8108c4a:	f002 ff40 	bl	810bace <SDMMC_CmdSelDesel>
 8108c4e:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 8108c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c52:	2b00      	cmp	r3, #0
 8108c54:	d001      	beq.n	8108c5a <SD_InitCard+0x192>
  {
    return errorstate;
 8108c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8108c58:	e000      	b.n	8108c5c <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8108c5a:	2300      	movs	r3, #0
}
 8108c5c:	4618      	mov	r0, r3
 8108c5e:	3740      	adds	r7, #64	@ 0x40
 8108c60:	46bd      	mov	sp, r7
 8108c62:	bd80      	pop	{r7, pc}

08108c64 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8108c64:	b580      	push	{r7, lr}
 8108c66:	b086      	sub	sp, #24
 8108c68:	af00      	add	r7, sp, #0
 8108c6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8108c6c:	2300      	movs	r3, #0
 8108c6e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8108c70:	2300      	movs	r3, #0
 8108c72:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8108c74:	2300      	movs	r3, #0
 8108c76:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8108c78:	687b      	ldr	r3, [r7, #4]
 8108c7a:	681b      	ldr	r3, [r3, #0]
 8108c7c:	4618      	mov	r0, r3
 8108c7e:	f002 ff49 	bl	810bb14 <SDMMC_CmdGoIdleState>
 8108c82:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108c84:	68fb      	ldr	r3, [r7, #12]
 8108c86:	2b00      	cmp	r3, #0
 8108c88:	d001      	beq.n	8108c8e <SD_PowerON+0x2a>
  {
    return errorstate;
 8108c8a:	68fb      	ldr	r3, [r7, #12]
 8108c8c:	e072      	b.n	8108d74 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8108c8e:	687b      	ldr	r3, [r7, #4]
 8108c90:	681b      	ldr	r3, [r3, #0]
 8108c92:	4618      	mov	r0, r3
 8108c94:	f002 ff5c 	bl	810bb50 <SDMMC_CmdOperCond>
 8108c98:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 8108c9a:	68fb      	ldr	r3, [r7, #12]
 8108c9c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8108ca0:	d10d      	bne.n	8108cbe <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8108ca2:	687b      	ldr	r3, [r7, #4]
 8108ca4:	2200      	movs	r2, #0
 8108ca6:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8108ca8:	687b      	ldr	r3, [r7, #4]
 8108caa:	681b      	ldr	r3, [r3, #0]
 8108cac:	4618      	mov	r0, r3
 8108cae:	f002 ff31 	bl	810bb14 <SDMMC_CmdGoIdleState>
 8108cb2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108cb4:	68fb      	ldr	r3, [r7, #12]
 8108cb6:	2b00      	cmp	r3, #0
 8108cb8:	d004      	beq.n	8108cc4 <SD_PowerON+0x60>
    {
      return errorstate;
 8108cba:	68fb      	ldr	r3, [r7, #12]
 8108cbc:	e05a      	b.n	8108d74 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8108cbe:	687b      	ldr	r3, [r7, #4]
 8108cc0:	2201      	movs	r2, #1
 8108cc2:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 8108cc4:	687b      	ldr	r3, [r7, #4]
 8108cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8108cc8:	2b01      	cmp	r3, #1
 8108cca:	d137      	bne.n	8108d3c <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8108ccc:	687b      	ldr	r3, [r7, #4]
 8108cce:	681b      	ldr	r3, [r3, #0]
 8108cd0:	2100      	movs	r1, #0
 8108cd2:	4618      	mov	r0, r3
 8108cd4:	f002 ff5c 	bl	810bb90 <SDMMC_CmdAppCommand>
 8108cd8:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108cda:	68fb      	ldr	r3, [r7, #12]
 8108cdc:	2b00      	cmp	r3, #0
 8108cde:	d02d      	beq.n	8108d3c <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108ce0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8108ce4:	e046      	b.n	8108d74 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8108ce6:	687b      	ldr	r3, [r7, #4]
 8108ce8:	681b      	ldr	r3, [r3, #0]
 8108cea:	2100      	movs	r1, #0
 8108cec:	4618      	mov	r0, r3
 8108cee:	f002 ff4f 	bl	810bb90 <SDMMC_CmdAppCommand>
 8108cf2:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108cf4:	68fb      	ldr	r3, [r7, #12]
 8108cf6:	2b00      	cmp	r3, #0
 8108cf8:	d001      	beq.n	8108cfe <SD_PowerON+0x9a>
    {
      return errorstate;
 8108cfa:	68fb      	ldr	r3, [r7, #12]
 8108cfc:	e03a      	b.n	8108d74 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 8108cfe:	687b      	ldr	r3, [r7, #4]
 8108d00:	681b      	ldr	r3, [r3, #0]
 8108d02:	491e      	ldr	r1, [pc, #120]	@ (8108d7c <SD_PowerON+0x118>)
 8108d04:	4618      	mov	r0, r3
 8108d06:	f002 ff66 	bl	810bbd6 <SDMMC_CmdAppOperCommand>
 8108d0a:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 8108d0c:	68fb      	ldr	r3, [r7, #12]
 8108d0e:	2b00      	cmp	r3, #0
 8108d10:	d002      	beq.n	8108d18 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8108d12:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8108d16:	e02d      	b.n	8108d74 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8108d18:	687b      	ldr	r3, [r7, #4]
 8108d1a:	681b      	ldr	r3, [r3, #0]
 8108d1c:	2100      	movs	r1, #0
 8108d1e:	4618      	mov	r0, r3
 8108d20:	f002 fe73 	bl	810ba0a <SDMMC_GetResponse>
 8108d24:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8108d26:	697b      	ldr	r3, [r7, #20]
 8108d28:	0fdb      	lsrs	r3, r3, #31
 8108d2a:	2b01      	cmp	r3, #1
 8108d2c:	d101      	bne.n	8108d32 <SD_PowerON+0xce>
 8108d2e:	2301      	movs	r3, #1
 8108d30:	e000      	b.n	8108d34 <SD_PowerON+0xd0>
 8108d32:	2300      	movs	r3, #0
 8108d34:	613b      	str	r3, [r7, #16]

    count++;
 8108d36:	68bb      	ldr	r3, [r7, #8]
 8108d38:	3301      	adds	r3, #1
 8108d3a:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8108d3c:	68bb      	ldr	r3, [r7, #8]
 8108d3e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8108d42:	4293      	cmp	r3, r2
 8108d44:	d802      	bhi.n	8108d4c <SD_PowerON+0xe8>
 8108d46:	693b      	ldr	r3, [r7, #16]
 8108d48:	2b00      	cmp	r3, #0
 8108d4a:	d0cc      	beq.n	8108ce6 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 8108d4c:	68bb      	ldr	r3, [r7, #8]
 8108d4e:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8108d52:	4293      	cmp	r3, r2
 8108d54:	d902      	bls.n	8108d5c <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8108d56:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8108d5a:	e00b      	b.n	8108d74 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 8108d5c:	687b      	ldr	r3, [r7, #4]
 8108d5e:	2200      	movs	r2, #0
 8108d60:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 8108d62:	697b      	ldr	r3, [r7, #20]
 8108d64:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8108d68:	2b00      	cmp	r3, #0
 8108d6a:	d002      	beq.n	8108d72 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8108d6c:	687b      	ldr	r3, [r7, #4]
 8108d6e:	2201      	movs	r2, #1
 8108d70:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 8108d72:	2300      	movs	r3, #0
}
 8108d74:	4618      	mov	r0, r3
 8108d76:	3718      	adds	r7, #24
 8108d78:	46bd      	mov	sp, r7
 8108d7a:	bd80      	pop	{r7, pc}
 8108d7c:	c1100000 	.word	0xc1100000

08108d80 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 8108d80:	b580      	push	{r7, lr}
 8108d82:	b08c      	sub	sp, #48	@ 0x30
 8108d84:	af00      	add	r7, sp, #0
 8108d86:	6078      	str	r0, [r7, #4]
 8108d88:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8108d8a:	f7f9 fb75 	bl	8102478 <HAL_GetTick>
 8108d8e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 8108d90:	683b      	ldr	r3, [r7, #0]
 8108d92:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8108d94:	687b      	ldr	r3, [r7, #4]
 8108d96:	681b      	ldr	r3, [r3, #0]
 8108d98:	2100      	movs	r1, #0
 8108d9a:	4618      	mov	r0, r3
 8108d9c:	f002 fe35 	bl	810ba0a <SDMMC_GetResponse>
 8108da0:	4603      	mov	r3, r0
 8108da2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8108da6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8108daa:	d102      	bne.n	8108db2 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8108dac:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8108db0:	e0b0      	b.n	8108f14 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 8108db2:	687b      	ldr	r3, [r7, #4]
 8108db4:	681b      	ldr	r3, [r3, #0]
 8108db6:	2140      	movs	r1, #64	@ 0x40
 8108db8:	4618      	mov	r0, r3
 8108dba:	f002 fe65 	bl	810ba88 <SDMMC_CmdBlockLength>
 8108dbe:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108dc0:	6a3b      	ldr	r3, [r7, #32]
 8108dc2:	2b00      	cmp	r3, #0
 8108dc4:	d005      	beq.n	8108dd2 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8108dc6:	687b      	ldr	r3, [r7, #4]
 8108dc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108dca:	687b      	ldr	r3, [r7, #4]
 8108dcc:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8108dce:	6a3b      	ldr	r3, [r7, #32]
 8108dd0:	e0a0      	b.n	8108f14 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8108dd2:	687b      	ldr	r3, [r7, #4]
 8108dd4:	681a      	ldr	r2, [r3, #0]
 8108dd6:	687b      	ldr	r3, [r7, #4]
 8108dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108dda:	041b      	lsls	r3, r3, #16
 8108ddc:	4619      	mov	r1, r3
 8108dde:	4610      	mov	r0, r2
 8108de0:	f002 fed6 	bl	810bb90 <SDMMC_CmdAppCommand>
 8108de4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108de6:	6a3b      	ldr	r3, [r7, #32]
 8108de8:	2b00      	cmp	r3, #0
 8108dea:	d005      	beq.n	8108df8 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8108dec:	687b      	ldr	r3, [r7, #4]
 8108dee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108df0:	687b      	ldr	r3, [r7, #4]
 8108df2:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8108df4:	6a3b      	ldr	r3, [r7, #32]
 8108df6:	e08d      	b.n	8108f14 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8108df8:	f04f 33ff 	mov.w	r3, #4294967295
 8108dfc:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8108dfe:	2340      	movs	r3, #64	@ 0x40
 8108e00:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 8108e02:	2360      	movs	r3, #96	@ 0x60
 8108e04:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8108e06:	2302      	movs	r3, #2
 8108e08:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8108e0a:	2300      	movs	r3, #0
 8108e0c:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8108e0e:	2301      	movs	r3, #1
 8108e10:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8108e12:	687b      	ldr	r3, [r7, #4]
 8108e14:	681b      	ldr	r3, [r3, #0]
 8108e16:	f107 0208 	add.w	r2, r7, #8
 8108e1a:	4611      	mov	r1, r2
 8108e1c:	4618      	mov	r0, r3
 8108e1e:	f002 fe07 	bl	810ba30 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 8108e22:	687b      	ldr	r3, [r7, #4]
 8108e24:	681b      	ldr	r3, [r3, #0]
 8108e26:	4618      	mov	r0, r3
 8108e28:	f002 ffbe 	bl	810bda8 <SDMMC_CmdStatusRegister>
 8108e2c:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108e2e:	6a3b      	ldr	r3, [r7, #32]
 8108e30:	2b00      	cmp	r3, #0
 8108e32:	d02b      	beq.n	8108e8c <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8108e34:	687b      	ldr	r3, [r7, #4]
 8108e36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8108e38:	687b      	ldr	r3, [r7, #4]
 8108e3a:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
 8108e3c:	6a3b      	ldr	r3, [r7, #32]
 8108e3e:	e069      	b.n	8108f14 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8108e40:	687b      	ldr	r3, [r7, #4]
 8108e42:	681b      	ldr	r3, [r3, #0]
 8108e44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108e46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8108e4a:	2b00      	cmp	r3, #0
 8108e4c:	d013      	beq.n	8108e76 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 8108e4e:	2300      	movs	r3, #0
 8108e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8108e52:	e00d      	b.n	8108e70 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 8108e54:	687b      	ldr	r3, [r7, #4]
 8108e56:	681b      	ldr	r3, [r3, #0]
 8108e58:	4618      	mov	r0, r3
 8108e5a:	f002 fd73 	bl	810b944 <SDMMC_ReadFIFO>
 8108e5e:	4602      	mov	r2, r0
 8108e60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108e62:	601a      	str	r2, [r3, #0]
        pData++;
 8108e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108e66:	3304      	adds	r3, #4
 8108e68:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
 8108e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8108e6c:	3301      	adds	r3, #1
 8108e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8108e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8108e72:	2b07      	cmp	r3, #7
 8108e74:	d9ee      	bls.n	8108e54 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8108e76:	f7f9 faff 	bl	8102478 <HAL_GetTick>
 8108e7a:	4602      	mov	r2, r0
 8108e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108e7e:	1ad3      	subs	r3, r2, r3
 8108e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108e84:	d102      	bne.n	8108e8c <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8108e86:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8108e8a:	e043      	b.n	8108f14 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8108e8c:	687b      	ldr	r3, [r7, #4]
 8108e8e:	681b      	ldr	r3, [r3, #0]
 8108e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108e92:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8108e96:	2b00      	cmp	r3, #0
 8108e98:	d0d2      	beq.n	8108e40 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8108e9a:	687b      	ldr	r3, [r7, #4]
 8108e9c:	681b      	ldr	r3, [r3, #0]
 8108e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108ea0:	f003 0308 	and.w	r3, r3, #8
 8108ea4:	2b00      	cmp	r3, #0
 8108ea6:	d001      	beq.n	8108eac <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8108ea8:	2308      	movs	r3, #8
 8108eaa:	e033      	b.n	8108f14 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8108eac:	687b      	ldr	r3, [r7, #4]
 8108eae:	681b      	ldr	r3, [r3, #0]
 8108eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108eb2:	f003 0302 	and.w	r3, r3, #2
 8108eb6:	2b00      	cmp	r3, #0
 8108eb8:	d001      	beq.n	8108ebe <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8108eba:	2302      	movs	r3, #2
 8108ebc:	e02a      	b.n	8108f14 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8108ebe:	687b      	ldr	r3, [r7, #4]
 8108ec0:	681b      	ldr	r3, [r3, #0]
 8108ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108ec4:	f003 0320 	and.w	r3, r3, #32
 8108ec8:	2b00      	cmp	r3, #0
 8108eca:	d017      	beq.n	8108efc <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8108ecc:	2320      	movs	r3, #32
 8108ece:	e021      	b.n	8108f14 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8108ed0:	687b      	ldr	r3, [r7, #4]
 8108ed2:	681b      	ldr	r3, [r3, #0]
 8108ed4:	4618      	mov	r0, r3
 8108ed6:	f002 fd35 	bl	810b944 <SDMMC_ReadFIFO>
 8108eda:	4602      	mov	r2, r0
 8108edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108ede:	601a      	str	r2, [r3, #0]
    pData++;
 8108ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8108ee2:	3304      	adds	r3, #4
 8108ee4:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8108ee6:	f7f9 fac7 	bl	8102478 <HAL_GetTick>
 8108eea:	4602      	mov	r2, r0
 8108eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8108eee:	1ad3      	subs	r3, r2, r3
 8108ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108ef4:	d102      	bne.n	8108efc <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8108ef6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8108efa:	e00b      	b.n	8108f14 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8108efc:	687b      	ldr	r3, [r7, #4]
 8108efe:	681b      	ldr	r3, [r3, #0]
 8108f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108f02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8108f06:	2b00      	cmp	r3, #0
 8108f08:	d1e2      	bne.n	8108ed0 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8108f0a:	687b      	ldr	r3, [r7, #4]
 8108f0c:	681b      	ldr	r3, [r3, #0]
 8108f0e:	4a03      	ldr	r2, [pc, #12]	@ (8108f1c <SD_SendSDStatus+0x19c>)
 8108f10:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
 8108f12:	2300      	movs	r3, #0
}
 8108f14:	4618      	mov	r0, r3
 8108f16:	3730      	adds	r7, #48	@ 0x30
 8108f18:	46bd      	mov	sp, r7
 8108f1a:	bd80      	pop	{r7, pc}
 8108f1c:	18000f3a 	.word	0x18000f3a

08108f20 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8108f20:	b580      	push	{r7, lr}
 8108f22:	b084      	sub	sp, #16
 8108f24:	af00      	add	r7, sp, #0
 8108f26:	6078      	str	r0, [r7, #4]
 8108f28:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 8108f2a:	683b      	ldr	r3, [r7, #0]
 8108f2c:	2b00      	cmp	r3, #0
 8108f2e:	d102      	bne.n	8108f36 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8108f30:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8108f34:	e018      	b.n	8108f68 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8108f36:	687b      	ldr	r3, [r7, #4]
 8108f38:	681a      	ldr	r2, [r3, #0]
 8108f3a:	687b      	ldr	r3, [r7, #4]
 8108f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108f3e:	041b      	lsls	r3, r3, #16
 8108f40:	4619      	mov	r1, r3
 8108f42:	4610      	mov	r0, r2
 8108f44:	f002 ff0d 	bl	810bd62 <SDMMC_CmdSendStatus>
 8108f48:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108f4a:	68fb      	ldr	r3, [r7, #12]
 8108f4c:	2b00      	cmp	r3, #0
 8108f4e:	d001      	beq.n	8108f54 <SD_SendStatus+0x34>
  {
    return errorstate;
 8108f50:	68fb      	ldr	r3, [r7, #12]
 8108f52:	e009      	b.n	8108f68 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8108f54:	687b      	ldr	r3, [r7, #4]
 8108f56:	681b      	ldr	r3, [r3, #0]
 8108f58:	2100      	movs	r1, #0
 8108f5a:	4618      	mov	r0, r3
 8108f5c:	f002 fd55 	bl	810ba0a <SDMMC_GetResponse>
 8108f60:	4602      	mov	r2, r0
 8108f62:	683b      	ldr	r3, [r7, #0]
 8108f64:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8108f66:	2300      	movs	r3, #0
}
 8108f68:	4618      	mov	r0, r3
 8108f6a:	3710      	adds	r7, #16
 8108f6c:	46bd      	mov	sp, r7
 8108f6e:	bd80      	pop	{r7, pc}

08108f70 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8108f70:	b580      	push	{r7, lr}
 8108f72:	b086      	sub	sp, #24
 8108f74:	af00      	add	r7, sp, #0
 8108f76:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8108f78:	2300      	movs	r3, #0
 8108f7a:	60fb      	str	r3, [r7, #12]
 8108f7c:	2300      	movs	r3, #0
 8108f7e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8108f80:	687b      	ldr	r3, [r7, #4]
 8108f82:	681b      	ldr	r3, [r3, #0]
 8108f84:	2100      	movs	r1, #0
 8108f86:	4618      	mov	r0, r3
 8108f88:	f002 fd3f 	bl	810ba0a <SDMMC_GetResponse>
 8108f8c:	4603      	mov	r3, r0
 8108f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8108f92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8108f96:	d102      	bne.n	8108f9e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8108f98:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8108f9c:	e02f      	b.n	8108ffe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8108f9e:	f107 030c 	add.w	r3, r7, #12
 8108fa2:	4619      	mov	r1, r3
 8108fa4:	6878      	ldr	r0, [r7, #4]
 8108fa6:	f000 f879 	bl	810909c <SD_FindSCR>
 8108faa:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8108fac:	697b      	ldr	r3, [r7, #20]
 8108fae:	2b00      	cmp	r3, #0
 8108fb0:	d001      	beq.n	8108fb6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8108fb2:	697b      	ldr	r3, [r7, #20]
 8108fb4:	e023      	b.n	8108ffe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8108fb6:	693b      	ldr	r3, [r7, #16]
 8108fb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8108fbc:	2b00      	cmp	r3, #0
 8108fbe:	d01c      	beq.n	8108ffa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8108fc0:	687b      	ldr	r3, [r7, #4]
 8108fc2:	681a      	ldr	r2, [r3, #0]
 8108fc4:	687b      	ldr	r3, [r7, #4]
 8108fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8108fc8:	041b      	lsls	r3, r3, #16
 8108fca:	4619      	mov	r1, r3
 8108fcc:	4610      	mov	r0, r2
 8108fce:	f002 fddf 	bl	810bb90 <SDMMC_CmdAppCommand>
 8108fd2:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108fd4:	697b      	ldr	r3, [r7, #20]
 8108fd6:	2b00      	cmp	r3, #0
 8108fd8:	d001      	beq.n	8108fde <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8108fda:	697b      	ldr	r3, [r7, #20]
 8108fdc:	e00f      	b.n	8108ffe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8108fde:	687b      	ldr	r3, [r7, #4]
 8108fe0:	681b      	ldr	r3, [r3, #0]
 8108fe2:	2102      	movs	r1, #2
 8108fe4:	4618      	mov	r0, r3
 8108fe6:	f002 fe16 	bl	810bc16 <SDMMC_CmdBusWidth>
 8108fea:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8108fec:	697b      	ldr	r3, [r7, #20]
 8108fee:	2b00      	cmp	r3, #0
 8108ff0:	d001      	beq.n	8108ff6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8108ff2:	697b      	ldr	r3, [r7, #20]
 8108ff4:	e003      	b.n	8108ffe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8108ff6:	2300      	movs	r3, #0
 8108ff8:	e001      	b.n	8108ffe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8108ffa:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8108ffe:	4618      	mov	r0, r3
 8109000:	3718      	adds	r7, #24
 8109002:	46bd      	mov	sp, r7
 8109004:	bd80      	pop	{r7, pc}

08109006 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8109006:	b580      	push	{r7, lr}
 8109008:	b086      	sub	sp, #24
 810900a:	af00      	add	r7, sp, #0
 810900c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 810900e:	2300      	movs	r3, #0
 8109010:	60fb      	str	r3, [r7, #12]
 8109012:	2300      	movs	r3, #0
 8109014:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8109016:	687b      	ldr	r3, [r7, #4]
 8109018:	681b      	ldr	r3, [r3, #0]
 810901a:	2100      	movs	r1, #0
 810901c:	4618      	mov	r0, r3
 810901e:	f002 fcf4 	bl	810ba0a <SDMMC_GetResponse>
 8109022:	4603      	mov	r3, r0
 8109024:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8109028:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810902c:	d102      	bne.n	8109034 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 810902e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8109032:	e02f      	b.n	8109094 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8109034:	f107 030c 	add.w	r3, r7, #12
 8109038:	4619      	mov	r1, r3
 810903a:	6878      	ldr	r0, [r7, #4]
 810903c:	f000 f82e 	bl	810909c <SD_FindSCR>
 8109040:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 8109042:	697b      	ldr	r3, [r7, #20]
 8109044:	2b00      	cmp	r3, #0
 8109046:	d001      	beq.n	810904c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8109048:	697b      	ldr	r3, [r7, #20]
 810904a:	e023      	b.n	8109094 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 810904c:	693b      	ldr	r3, [r7, #16]
 810904e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8109052:	2b00      	cmp	r3, #0
 8109054:	d01c      	beq.n	8109090 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8109056:	687b      	ldr	r3, [r7, #4]
 8109058:	681a      	ldr	r2, [r3, #0]
 810905a:	687b      	ldr	r3, [r7, #4]
 810905c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810905e:	041b      	lsls	r3, r3, #16
 8109060:	4619      	mov	r1, r3
 8109062:	4610      	mov	r0, r2
 8109064:	f002 fd94 	bl	810bb90 <SDMMC_CmdAppCommand>
 8109068:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 810906a:	697b      	ldr	r3, [r7, #20]
 810906c:	2b00      	cmp	r3, #0
 810906e:	d001      	beq.n	8109074 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8109070:	697b      	ldr	r3, [r7, #20]
 8109072:	e00f      	b.n	8109094 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8109074:	687b      	ldr	r3, [r7, #4]
 8109076:	681b      	ldr	r3, [r3, #0]
 8109078:	2100      	movs	r1, #0
 810907a:	4618      	mov	r0, r3
 810907c:	f002 fdcb 	bl	810bc16 <SDMMC_CmdBusWidth>
 8109080:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 8109082:	697b      	ldr	r3, [r7, #20]
 8109084:	2b00      	cmp	r3, #0
 8109086:	d001      	beq.n	810908c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8109088:	697b      	ldr	r3, [r7, #20]
 810908a:	e003      	b.n	8109094 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 810908c:	2300      	movs	r3, #0
 810908e:	e001      	b.n	8109094 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8109090:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8109094:	4618      	mov	r0, r3
 8109096:	3718      	adds	r7, #24
 8109098:	46bd      	mov	sp, r7
 810909a:	bd80      	pop	{r7, pc}

0810909c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 810909c:	b580      	push	{r7, lr}
 810909e:	b08e      	sub	sp, #56	@ 0x38
 81090a0:	af00      	add	r7, sp, #0
 81090a2:	6078      	str	r0, [r7, #4]
 81090a4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 81090a6:	f7f9 f9e7 	bl	8102478 <HAL_GetTick>
 81090aa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 81090ac:	2300      	movs	r3, #0
 81090ae:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 81090b0:	2300      	movs	r3, #0
 81090b2:	60bb      	str	r3, [r7, #8]
 81090b4:	2300      	movs	r3, #0
 81090b6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 81090b8:	683b      	ldr	r3, [r7, #0]
 81090ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 81090bc:	687b      	ldr	r3, [r7, #4]
 81090be:	681b      	ldr	r3, [r3, #0]
 81090c0:	2108      	movs	r1, #8
 81090c2:	4618      	mov	r0, r3
 81090c4:	f002 fce0 	bl	810ba88 <SDMMC_CmdBlockLength>
 81090c8:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 81090ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81090cc:	2b00      	cmp	r3, #0
 81090ce:	d001      	beq.n	81090d4 <SD_FindSCR+0x38>
  {
    return errorstate;
 81090d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81090d2:	e0ad      	b.n	8109230 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 81090d4:	687b      	ldr	r3, [r7, #4]
 81090d6:	681a      	ldr	r2, [r3, #0]
 81090d8:	687b      	ldr	r3, [r7, #4]
 81090da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81090dc:	041b      	lsls	r3, r3, #16
 81090de:	4619      	mov	r1, r3
 81090e0:	4610      	mov	r0, r2
 81090e2:	f002 fd55 	bl	810bb90 <SDMMC_CmdAppCommand>
 81090e6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 81090e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81090ea:	2b00      	cmp	r3, #0
 81090ec:	d001      	beq.n	81090f2 <SD_FindSCR+0x56>
  {
    return errorstate;
 81090ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81090f0:	e09e      	b.n	8109230 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 81090f2:	f04f 33ff 	mov.w	r3, #4294967295
 81090f6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 81090f8:	2308      	movs	r3, #8
 81090fa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 81090fc:	2330      	movs	r3, #48	@ 0x30
 81090fe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8109100:	2302      	movs	r3, #2
 8109102:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8109104:	2300      	movs	r3, #0
 8109106:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8109108:	2301      	movs	r3, #1
 810910a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 810910c:	687b      	ldr	r3, [r7, #4]
 810910e:	681b      	ldr	r3, [r3, #0]
 8109110:	f107 0210 	add.w	r2, r7, #16
 8109114:	4611      	mov	r1, r2
 8109116:	4618      	mov	r0, r3
 8109118:	f002 fc8a 	bl	810ba30 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 810911c:	687b      	ldr	r3, [r7, #4]
 810911e:	681b      	ldr	r3, [r3, #0]
 8109120:	4618      	mov	r0, r3
 8109122:	f002 fd9b 	bl	810bc5c <SDMMC_CmdSendSCR>
 8109126:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 8109128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810912a:	2b00      	cmp	r3, #0
 810912c:	d027      	beq.n	810917e <SD_FindSCR+0xe2>
  {
    return errorstate;
 810912e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8109130:	e07e      	b.n	8109230 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8109132:	687b      	ldr	r3, [r7, #4]
 8109134:	681b      	ldr	r3, [r3, #0]
 8109136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8109138:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 810913c:	2b00      	cmp	r3, #0
 810913e:	d113      	bne.n	8109168 <SD_FindSCR+0xcc>
 8109140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8109142:	2b00      	cmp	r3, #0
 8109144:	d110      	bne.n	8109168 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8109146:	687b      	ldr	r3, [r7, #4]
 8109148:	681b      	ldr	r3, [r3, #0]
 810914a:	4618      	mov	r0, r3
 810914c:	f002 fbfa 	bl	810b944 <SDMMC_ReadFIFO>
 8109150:	4603      	mov	r3, r0
 8109152:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8109154:	687b      	ldr	r3, [r7, #4]
 8109156:	681b      	ldr	r3, [r3, #0]
 8109158:	4618      	mov	r0, r3
 810915a:	f002 fbf3 	bl	810b944 <SDMMC_ReadFIFO>
 810915e:	4603      	mov	r3, r0
 8109160:	60fb      	str	r3, [r7, #12]
      index++;
 8109162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8109164:	3301      	adds	r3, #1
 8109166:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8109168:	f7f9 f986 	bl	8102478 <HAL_GetTick>
 810916c:	4602      	mov	r2, r0
 810916e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8109170:	1ad3      	subs	r3, r2, r3
 8109172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8109176:	d102      	bne.n	810917e <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8109178:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810917c:	e058      	b.n	8109230 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 810917e:	687b      	ldr	r3, [r7, #4]
 8109180:	681b      	ldr	r3, [r3, #0]
 8109182:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8109184:	f240 532a 	movw	r3, #1322	@ 0x52a
 8109188:	4013      	ands	r3, r2
 810918a:	2b00      	cmp	r3, #0
 810918c:	d0d1      	beq.n	8109132 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 810918e:	687b      	ldr	r3, [r7, #4]
 8109190:	681b      	ldr	r3, [r3, #0]
 8109192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8109194:	f003 0308 	and.w	r3, r3, #8
 8109198:	2b00      	cmp	r3, #0
 810919a:	d005      	beq.n	81091a8 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 810919c:	687b      	ldr	r3, [r7, #4]
 810919e:	681b      	ldr	r3, [r3, #0]
 81091a0:	2208      	movs	r2, #8
 81091a2:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 81091a4:	2308      	movs	r3, #8
 81091a6:	e043      	b.n	8109230 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 81091a8:	687b      	ldr	r3, [r7, #4]
 81091aa:	681b      	ldr	r3, [r3, #0]
 81091ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81091ae:	f003 0302 	and.w	r3, r3, #2
 81091b2:	2b00      	cmp	r3, #0
 81091b4:	d005      	beq.n	81091c2 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 81091b6:	687b      	ldr	r3, [r7, #4]
 81091b8:	681b      	ldr	r3, [r3, #0]
 81091ba:	2202      	movs	r2, #2
 81091bc:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 81091be:	2302      	movs	r3, #2
 81091c0:	e036      	b.n	8109230 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 81091c2:	687b      	ldr	r3, [r7, #4]
 81091c4:	681b      	ldr	r3, [r3, #0]
 81091c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81091c8:	f003 0320 	and.w	r3, r3, #32
 81091cc:	2b00      	cmp	r3, #0
 81091ce:	d005      	beq.n	81091dc <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 81091d0:	687b      	ldr	r3, [r7, #4]
 81091d2:	681b      	ldr	r3, [r3, #0]
 81091d4:	2220      	movs	r2, #32
 81091d6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 81091d8:	2320      	movs	r3, #32
 81091da:	e029      	b.n	8109230 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 81091dc:	687b      	ldr	r3, [r7, #4]
 81091de:	681b      	ldr	r3, [r3, #0]
 81091e0:	4a15      	ldr	r2, [pc, #84]	@ (8109238 <SD_FindSCR+0x19c>)
 81091e2:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 81091e4:	68fb      	ldr	r3, [r7, #12]
 81091e6:	061a      	lsls	r2, r3, #24
 81091e8:	68fb      	ldr	r3, [r7, #12]
 81091ea:	021b      	lsls	r3, r3, #8
 81091ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 81091f0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 81091f2:	68fb      	ldr	r3, [r7, #12]
 81091f4:	0a1b      	lsrs	r3, r3, #8
 81091f6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 81091fa:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
 81091fc:	68fb      	ldr	r3, [r7, #12]
 81091fe:	0e1b      	lsrs	r3, r3, #24
 8109200:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
 8109202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109204:	601a      	str	r2, [r3, #0]
    scr++;
 8109206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8109208:	3304      	adds	r3, #4
 810920a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 810920c:	68bb      	ldr	r3, [r7, #8]
 810920e:	061a      	lsls	r2, r3, #24
 8109210:	68bb      	ldr	r3, [r7, #8]
 8109212:	021b      	lsls	r3, r3, #8
 8109214:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8109218:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 810921a:	68bb      	ldr	r3, [r7, #8]
 810921c:	0a1b      	lsrs	r3, r3, #8
 810921e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 8109222:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
 8109224:	68bb      	ldr	r3, [r7, #8]
 8109226:	0e1b      	lsrs	r3, r3, #24
 8109228:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
 810922a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 810922c:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 810922e:	2300      	movs	r3, #0
}
 8109230:	4618      	mov	r0, r3
 8109232:	3738      	adds	r7, #56	@ 0x38
 8109234:	46bd      	mov	sp, r7
 8109236:	bd80      	pop	{r7, pc}
 8109238:	18000f3a 	.word	0x18000f3a

0810923c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 810923c:	b580      	push	{r7, lr}
 810923e:	b082      	sub	sp, #8
 8109240:	af00      	add	r7, sp, #0
 8109242:	6078      	str	r0, [r7, #4]
 8109244:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8109246:	687b      	ldr	r3, [r7, #4]
 8109248:	2b00      	cmp	r3, #0
 810924a:	d101      	bne.n	8109250 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 810924c:	2301      	movs	r3, #1
 810924e:	e02b      	b.n	81092a8 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8109250:	687b      	ldr	r3, [r7, #4]
 8109252:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8109256:	b2db      	uxtb	r3, r3
 8109258:	2b00      	cmp	r3, #0
 810925a:	d106      	bne.n	810926a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 810925c:	687b      	ldr	r3, [r7, #4]
 810925e:	2200      	movs	r2, #0
 8109260:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8109264:	6878      	ldr	r0, [r7, #4]
 8109266:	f7f8 ff37 	bl	81020d8 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 810926a:	687b      	ldr	r3, [r7, #4]
 810926c:	2202      	movs	r2, #2
 810926e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8109272:	687b      	ldr	r3, [r7, #4]
 8109274:	681a      	ldr	r2, [r3, #0]
 8109276:	687b      	ldr	r3, [r7, #4]
 8109278:	3304      	adds	r3, #4
 810927a:	4619      	mov	r1, r3
 810927c:	4610      	mov	r0, r2
 810927e:	f002 fa71 	bl	810b764 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8109282:	687b      	ldr	r3, [r7, #4]
 8109284:	6818      	ldr	r0, [r3, #0]
 8109286:	687b      	ldr	r3, [r7, #4]
 8109288:	685b      	ldr	r3, [r3, #4]
 810928a:	461a      	mov	r2, r3
 810928c:	6839      	ldr	r1, [r7, #0]
 810928e:	f002 fac6 	bl	810b81e <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 8109292:	4b07      	ldr	r3, [pc, #28]	@ (81092b0 <HAL_SDRAM_Init+0x74>)
 8109294:	681b      	ldr	r3, [r3, #0]
 8109296:	4a06      	ldr	r2, [pc, #24]	@ (81092b0 <HAL_SDRAM_Init+0x74>)
 8109298:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 810929c:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 810929e:	687b      	ldr	r3, [r7, #4]
 81092a0:	2201      	movs	r2, #1
 81092a2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 81092a6:	2300      	movs	r3, #0
}
 81092a8:	4618      	mov	r0, r3
 81092aa:	3708      	adds	r7, #8
 81092ac:	46bd      	mov	sp, r7
 81092ae:	bd80      	pop	{r7, pc}
 81092b0:	52004000 	.word	0x52004000

081092b4 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 81092b4:	b580      	push	{r7, lr}
 81092b6:	b084      	sub	sp, #16
 81092b8:	af00      	add	r7, sp, #0
 81092ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 81092bc:	687b      	ldr	r3, [r7, #4]
 81092be:	2b00      	cmp	r3, #0
 81092c0:	d101      	bne.n	81092c6 <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 81092c2:	2301      	movs	r3, #1
 81092c4:	e05e      	b.n	8109384 <HAL_SPDIFRX_Init+0xd0>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 81092c6:	687b      	ldr	r3, [r7, #4]
 81092c8:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 81092cc:	b2db      	uxtb	r3, r3
 81092ce:	2b00      	cmp	r3, #0
 81092d0:	d106      	bne.n	81092e0 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 81092d2:	687b      	ldr	r3, [r7, #4]
 81092d4:	2200      	movs	r2, #0
 81092d6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 81092da:	6878      	ldr	r0, [r7, #4]
 81092dc:	f7f8 fb80 	bl	81019e0 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 81092e0:	687b      	ldr	r3, [r7, #4]
 81092e2:	2202      	movs	r2, #2
 81092e4:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 81092e8:	687b      	ldr	r3, [r7, #4]
 81092ea:	681b      	ldr	r3, [r3, #0]
 81092ec:	681a      	ldr	r2, [r3, #0]
 81092ee:	687b      	ldr	r3, [r7, #4]
 81092f0:	681b      	ldr	r3, [r3, #0]
 81092f2:	f022 0203 	bic.w	r2, r2, #3
 81092f6:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 81092f8:	687b      	ldr	r3, [r7, #4]
 81092fa:	681b      	ldr	r3, [r3, #0]
 81092fc:	681b      	ldr	r3, [r3, #0]
 81092fe:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 8109300:	68fa      	ldr	r2, [r7, #12]
 8109302:	4b22      	ldr	r3, [pc, #136]	@ (810938c <HAL_SPDIFRX_Init+0xd8>)
 8109304:	4013      	ands	r3, r2
 8109306:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_CKSEN | SPDIFRX_CR_CKSBKPEN |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 8109308:	687b      	ldr	r3, [r7, #4]
 810930a:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 810930c:	687b      	ldr	r3, [r7, #4]
 810930e:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 8109310:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 8109312:	687b      	ldr	r3, [r7, #4]
 8109314:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 8109316:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 8109318:	687b      	ldr	r3, [r7, #4]
 810931a:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 810931c:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 810931e:	687b      	ldr	r3, [r7, #4]
 8109320:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 8109322:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 8109324:	687b      	ldr	r3, [r7, #4]
 8109326:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 8109328:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 810932a:	687b      	ldr	r3, [r7, #4]
 810932c:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 810932e:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 8109330:	687b      	ldr	r3, [r7, #4]
 8109332:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 8109334:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 8109336:	687b      	ldr	r3, [r7, #4]
 8109338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 810933a:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 810933c:	687b      	ldr	r3, [r7, #4]
 810933e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 8109340:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 8109342:	68fa      	ldr	r2, [r7, #12]
 8109344:	4313      	orrs	r3, r2
 8109346:	60fb      	str	r3, [r7, #12]
            );

  if (hspdif->Init.SymbolClockGen == ENABLE)
 8109348:	687b      	ldr	r3, [r7, #4]
 810934a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 810934e:	2b01      	cmp	r3, #1
 8109350:	d103      	bne.n	810935a <HAL_SPDIFRX_Init+0xa6>
  {
    tmpreg |= SPDIFRX_CR_CKSEN;
 8109352:	68fb      	ldr	r3, [r7, #12]
 8109354:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8109358:	60fb      	str	r3, [r7, #12]
  }

  if (hspdif->Init.BackupSymbolClockGen == ENABLE)
 810935a:	687b      	ldr	r3, [r7, #4]
 810935c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8109360:	2b01      	cmp	r3, #1
 8109362:	d103      	bne.n	810936c <HAL_SPDIFRX_Init+0xb8>
  {
    tmpreg |= SPDIFRX_CR_CKSBKPEN;
 8109364:	68fb      	ldr	r3, [r7, #12]
 8109366:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810936a:	60fb      	str	r3, [r7, #12]
  }

  hspdif->Instance->CR = tmpreg;
 810936c:	687b      	ldr	r3, [r7, #4]
 810936e:	681b      	ldr	r3, [r3, #0]
 8109370:	68fa      	ldr	r2, [r7, #12]
 8109372:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 8109374:	687b      	ldr	r3, [r7, #4]
 8109376:	2200      	movs	r2, #0
 8109378:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 810937a:	687b      	ldr	r3, [r7, #4]
 810937c:	2201      	movs	r2, #1
 810937e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 8109382:	2300      	movs	r3, #0
}
 8109384:	4618      	mov	r0, r3
 8109386:	3710      	adds	r7, #16
 8109388:	46bd      	mov	sp, r7
 810938a:	bd80      	pop	{r7, pc}
 810938c:	ffc88407 	.word	0xffc88407

08109390 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8109390:	b580      	push	{r7, lr}
 8109392:	b084      	sub	sp, #16
 8109394:	af00      	add	r7, sp, #0
 8109396:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8109398:	687b      	ldr	r3, [r7, #4]
 810939a:	2b00      	cmp	r3, #0
 810939c:	d101      	bne.n	81093a2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 810939e:	2301      	movs	r3, #1
 81093a0:	e10f      	b.n	81095c2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 81093a2:	687b      	ldr	r3, [r7, #4]
 81093a4:	2200      	movs	r2, #0
 81093a6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 81093a8:	687b      	ldr	r3, [r7, #4]
 81093aa:	681b      	ldr	r3, [r3, #0]
 81093ac:	4a87      	ldr	r2, [pc, #540]	@ (81095cc <HAL_SPI_Init+0x23c>)
 81093ae:	4293      	cmp	r3, r2
 81093b0:	d00f      	beq.n	81093d2 <HAL_SPI_Init+0x42>
 81093b2:	687b      	ldr	r3, [r7, #4]
 81093b4:	681b      	ldr	r3, [r3, #0]
 81093b6:	4a86      	ldr	r2, [pc, #536]	@ (81095d0 <HAL_SPI_Init+0x240>)
 81093b8:	4293      	cmp	r3, r2
 81093ba:	d00a      	beq.n	81093d2 <HAL_SPI_Init+0x42>
 81093bc:	687b      	ldr	r3, [r7, #4]
 81093be:	681b      	ldr	r3, [r3, #0]
 81093c0:	4a84      	ldr	r2, [pc, #528]	@ (81095d4 <HAL_SPI_Init+0x244>)
 81093c2:	4293      	cmp	r3, r2
 81093c4:	d005      	beq.n	81093d2 <HAL_SPI_Init+0x42>
 81093c6:	687b      	ldr	r3, [r7, #4]
 81093c8:	68db      	ldr	r3, [r3, #12]
 81093ca:	2b0f      	cmp	r3, #15
 81093cc:	d901      	bls.n	81093d2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 81093ce:	2301      	movs	r3, #1
 81093d0:	e0f7      	b.n	81095c2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 81093d2:	6878      	ldr	r0, [r7, #4]
 81093d4:	f000 f900 	bl	81095d8 <SPI_GetPacketSize>
 81093d8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 81093da:	687b      	ldr	r3, [r7, #4]
 81093dc:	681b      	ldr	r3, [r3, #0]
 81093de:	4a7b      	ldr	r2, [pc, #492]	@ (81095cc <HAL_SPI_Init+0x23c>)
 81093e0:	4293      	cmp	r3, r2
 81093e2:	d00c      	beq.n	81093fe <HAL_SPI_Init+0x6e>
 81093e4:	687b      	ldr	r3, [r7, #4]
 81093e6:	681b      	ldr	r3, [r3, #0]
 81093e8:	4a79      	ldr	r2, [pc, #484]	@ (81095d0 <HAL_SPI_Init+0x240>)
 81093ea:	4293      	cmp	r3, r2
 81093ec:	d007      	beq.n	81093fe <HAL_SPI_Init+0x6e>
 81093ee:	687b      	ldr	r3, [r7, #4]
 81093f0:	681b      	ldr	r3, [r3, #0]
 81093f2:	4a78      	ldr	r2, [pc, #480]	@ (81095d4 <HAL_SPI_Init+0x244>)
 81093f4:	4293      	cmp	r3, r2
 81093f6:	d002      	beq.n	81093fe <HAL_SPI_Init+0x6e>
 81093f8:	68fb      	ldr	r3, [r7, #12]
 81093fa:	2b08      	cmp	r3, #8
 81093fc:	d811      	bhi.n	8109422 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 81093fe:	687b      	ldr	r3, [r7, #4]
 8109400:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8109402:	4a72      	ldr	r2, [pc, #456]	@ (81095cc <HAL_SPI_Init+0x23c>)
 8109404:	4293      	cmp	r3, r2
 8109406:	d009      	beq.n	810941c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8109408:	687b      	ldr	r3, [r7, #4]
 810940a:	681b      	ldr	r3, [r3, #0]
 810940c:	4a70      	ldr	r2, [pc, #448]	@ (81095d0 <HAL_SPI_Init+0x240>)
 810940e:	4293      	cmp	r3, r2
 8109410:	d004      	beq.n	810941c <HAL_SPI_Init+0x8c>
 8109412:	687b      	ldr	r3, [r7, #4]
 8109414:	681b      	ldr	r3, [r3, #0]
 8109416:	4a6f      	ldr	r2, [pc, #444]	@ (81095d4 <HAL_SPI_Init+0x244>)
 8109418:	4293      	cmp	r3, r2
 810941a:	d104      	bne.n	8109426 <HAL_SPI_Init+0x96>
 810941c:	68fb      	ldr	r3, [r7, #12]
 810941e:	2b10      	cmp	r3, #16
 8109420:	d901      	bls.n	8109426 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8109422:	2301      	movs	r3, #1
 8109424:	e0cd      	b.n	81095c2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8109426:	687b      	ldr	r3, [r7, #4]
 8109428:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 810942c:	b2db      	uxtb	r3, r3
 810942e:	2b00      	cmp	r3, #0
 8109430:	d106      	bne.n	8109440 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8109432:	687b      	ldr	r3, [r7, #4]
 8109434:	2200      	movs	r2, #0
 8109436:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 810943a:	6878      	ldr	r0, [r7, #4]
 810943c:	f7f8 fb36 	bl	8101aac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8109440:	687b      	ldr	r3, [r7, #4]
 8109442:	2202      	movs	r2, #2
 8109444:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8109448:	687b      	ldr	r3, [r7, #4]
 810944a:	681b      	ldr	r3, [r3, #0]
 810944c:	681a      	ldr	r2, [r3, #0]
 810944e:	687b      	ldr	r3, [r7, #4]
 8109450:	681b      	ldr	r3, [r3, #0]
 8109452:	f022 0201 	bic.w	r2, r2, #1
 8109456:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8109458:	687b      	ldr	r3, [r7, #4]
 810945a:	681b      	ldr	r3, [r3, #0]
 810945c:	689b      	ldr	r3, [r3, #8]
 810945e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8109462:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8109464:	687b      	ldr	r3, [r7, #4]
 8109466:	699b      	ldr	r3, [r3, #24]
 8109468:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 810946c:	d119      	bne.n	81094a2 <HAL_SPI_Init+0x112>
 810946e:	687b      	ldr	r3, [r7, #4]
 8109470:	685b      	ldr	r3, [r3, #4]
 8109472:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8109476:	d103      	bne.n	8109480 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8109478:	687b      	ldr	r3, [r7, #4]
 810947a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 810947c:	2b00      	cmp	r3, #0
 810947e:	d008      	beq.n	8109492 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8109480:	687b      	ldr	r3, [r7, #4]
 8109482:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8109484:	2b00      	cmp	r3, #0
 8109486:	d10c      	bne.n	81094a2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8109488:	687b      	ldr	r3, [r7, #4]
 810948a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 810948c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8109490:	d107      	bne.n	81094a2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8109492:	687b      	ldr	r3, [r7, #4]
 8109494:	681b      	ldr	r3, [r3, #0]
 8109496:	681a      	ldr	r2, [r3, #0]
 8109498:	687b      	ldr	r3, [r7, #4]
 810949a:	681b      	ldr	r3, [r3, #0]
 810949c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 81094a0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 81094a2:	687b      	ldr	r3, [r7, #4]
 81094a4:	685b      	ldr	r3, [r3, #4]
 81094a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 81094aa:	2b00      	cmp	r3, #0
 81094ac:	d00f      	beq.n	81094ce <HAL_SPI_Init+0x13e>
 81094ae:	687b      	ldr	r3, [r7, #4]
 81094b0:	68db      	ldr	r3, [r3, #12]
 81094b2:	2b06      	cmp	r3, #6
 81094b4:	d90b      	bls.n	81094ce <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 81094b6:	687b      	ldr	r3, [r7, #4]
 81094b8:	681b      	ldr	r3, [r3, #0]
 81094ba:	681b      	ldr	r3, [r3, #0]
 81094bc:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 81094c0:	687b      	ldr	r3, [r7, #4]
 81094c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 81094c4:	687b      	ldr	r3, [r7, #4]
 81094c6:	681b      	ldr	r3, [r3, #0]
 81094c8:	430a      	orrs	r2, r1
 81094ca:	601a      	str	r2, [r3, #0]
 81094cc:	e007      	b.n	81094de <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 81094ce:	687b      	ldr	r3, [r7, #4]
 81094d0:	681b      	ldr	r3, [r3, #0]
 81094d2:	681a      	ldr	r2, [r3, #0]
 81094d4:	687b      	ldr	r3, [r7, #4]
 81094d6:	681b      	ldr	r3, [r3, #0]
 81094d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 81094dc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 81094de:	687b      	ldr	r3, [r7, #4]
 81094e0:	69da      	ldr	r2, [r3, #28]
 81094e2:	687b      	ldr	r3, [r7, #4]
 81094e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81094e6:	431a      	orrs	r2, r3
 81094e8:	68bb      	ldr	r3, [r7, #8]
 81094ea:	431a      	orrs	r2, r3
 81094ec:	687b      	ldr	r3, [r7, #4]
 81094ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81094f0:	ea42 0103 	orr.w	r1, r2, r3
 81094f4:	687b      	ldr	r3, [r7, #4]
 81094f6:	68da      	ldr	r2, [r3, #12]
 81094f8:	687b      	ldr	r3, [r7, #4]
 81094fa:	681b      	ldr	r3, [r3, #0]
 81094fc:	430a      	orrs	r2, r1
 81094fe:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8109500:	687b      	ldr	r3, [r7, #4]
 8109502:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8109504:	687b      	ldr	r3, [r7, #4]
 8109506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8109508:	431a      	orrs	r2, r3
 810950a:	687b      	ldr	r3, [r7, #4]
 810950c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810950e:	431a      	orrs	r2, r3
 8109510:	687b      	ldr	r3, [r7, #4]
 8109512:	699b      	ldr	r3, [r3, #24]
 8109514:	431a      	orrs	r2, r3
 8109516:	687b      	ldr	r3, [r7, #4]
 8109518:	691b      	ldr	r3, [r3, #16]
 810951a:	431a      	orrs	r2, r3
 810951c:	687b      	ldr	r3, [r7, #4]
 810951e:	695b      	ldr	r3, [r3, #20]
 8109520:	431a      	orrs	r2, r3
 8109522:	687b      	ldr	r3, [r7, #4]
 8109524:	6a1b      	ldr	r3, [r3, #32]
 8109526:	431a      	orrs	r2, r3
 8109528:	687b      	ldr	r3, [r7, #4]
 810952a:	685b      	ldr	r3, [r3, #4]
 810952c:	431a      	orrs	r2, r3
 810952e:	687b      	ldr	r3, [r7, #4]
 8109530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8109532:	431a      	orrs	r2, r3
 8109534:	687b      	ldr	r3, [r7, #4]
 8109536:	689b      	ldr	r3, [r3, #8]
 8109538:	431a      	orrs	r2, r3
 810953a:	687b      	ldr	r3, [r7, #4]
 810953c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810953e:	ea42 0103 	orr.w	r1, r2, r3
 8109542:	687b      	ldr	r3, [r7, #4]
 8109544:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8109546:	687b      	ldr	r3, [r7, #4]
 8109548:	681b      	ldr	r3, [r3, #0]
 810954a:	430a      	orrs	r2, r1
 810954c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 810954e:	687b      	ldr	r3, [r7, #4]
 8109550:	685b      	ldr	r3, [r3, #4]
 8109552:	2b00      	cmp	r3, #0
 8109554:	d113      	bne.n	810957e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8109556:	687b      	ldr	r3, [r7, #4]
 8109558:	681b      	ldr	r3, [r3, #0]
 810955a:	689b      	ldr	r3, [r3, #8]
 810955c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8109560:	687b      	ldr	r3, [r7, #4]
 8109562:	681b      	ldr	r3, [r3, #0]
 8109564:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8109568:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 810956a:	687b      	ldr	r3, [r7, #4]
 810956c:	681b      	ldr	r3, [r3, #0]
 810956e:	689b      	ldr	r3, [r3, #8]
 8109570:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8109574:	687b      	ldr	r3, [r7, #4]
 8109576:	681b      	ldr	r3, [r3, #0]
 8109578:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 810957c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 810957e:	687b      	ldr	r3, [r7, #4]
 8109580:	681b      	ldr	r3, [r3, #0]
 8109582:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8109584:	687b      	ldr	r3, [r7, #4]
 8109586:	681b      	ldr	r3, [r3, #0]
 8109588:	f022 0201 	bic.w	r2, r2, #1
 810958c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 810958e:	687b      	ldr	r3, [r7, #4]
 8109590:	685b      	ldr	r3, [r3, #4]
 8109592:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8109596:	2b00      	cmp	r3, #0
 8109598:	d00a      	beq.n	81095b0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 810959a:	687b      	ldr	r3, [r7, #4]
 810959c:	681b      	ldr	r3, [r3, #0]
 810959e:	68db      	ldr	r3, [r3, #12]
 81095a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 81095a4:	687b      	ldr	r3, [r7, #4]
 81095a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 81095a8:	687b      	ldr	r3, [r7, #4]
 81095aa:	681b      	ldr	r3, [r3, #0]
 81095ac:	430a      	orrs	r2, r1
 81095ae:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 81095b0:	687b      	ldr	r3, [r7, #4]
 81095b2:	2200      	movs	r2, #0
 81095b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 81095b8:	687b      	ldr	r3, [r7, #4]
 81095ba:	2201      	movs	r2, #1
 81095bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 81095c0:	2300      	movs	r3, #0
}
 81095c2:	4618      	mov	r0, r3
 81095c4:	3710      	adds	r7, #16
 81095c6:	46bd      	mov	sp, r7
 81095c8:	bd80      	pop	{r7, pc}
 81095ca:	bf00      	nop
 81095cc:	40013000 	.word	0x40013000
 81095d0:	40003800 	.word	0x40003800
 81095d4:	40003c00 	.word	0x40003c00

081095d8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 81095d8:	b480      	push	{r7}
 81095da:	b085      	sub	sp, #20
 81095dc:	af00      	add	r7, sp, #0
 81095de:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 81095e0:	687b      	ldr	r3, [r7, #4]
 81095e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81095e4:	095b      	lsrs	r3, r3, #5
 81095e6:	3301      	adds	r3, #1
 81095e8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 81095ea:	687b      	ldr	r3, [r7, #4]
 81095ec:	68db      	ldr	r3, [r3, #12]
 81095ee:	3301      	adds	r3, #1
 81095f0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 81095f2:	68bb      	ldr	r3, [r7, #8]
 81095f4:	3307      	adds	r3, #7
 81095f6:	08db      	lsrs	r3, r3, #3
 81095f8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 81095fa:	68bb      	ldr	r3, [r7, #8]
 81095fc:	68fa      	ldr	r2, [r7, #12]
 81095fe:	fb02 f303 	mul.w	r3, r2, r3
}
 8109602:	4618      	mov	r0, r3
 8109604:	3714      	adds	r7, #20
 8109606:	46bd      	mov	sp, r7
 8109608:	f85d 7b04 	ldr.w	r7, [sp], #4
 810960c:	4770      	bx	lr

0810960e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 810960e:	b580      	push	{r7, lr}
 8109610:	b082      	sub	sp, #8
 8109612:	af00      	add	r7, sp, #0
 8109614:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8109616:	687b      	ldr	r3, [r7, #4]
 8109618:	2b00      	cmp	r3, #0
 810961a:	d101      	bne.n	8109620 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810961c:	2301      	movs	r3, #1
 810961e:	e049      	b.n	81096b4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8109620:	687b      	ldr	r3, [r7, #4]
 8109622:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8109626:	b2db      	uxtb	r3, r3
 8109628:	2b00      	cmp	r3, #0
 810962a:	d106      	bne.n	810963a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810962c:	687b      	ldr	r3, [r7, #4]
 810962e:	2200      	movs	r2, #0
 8109630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8109634:	6878      	ldr	r0, [r7, #4]
 8109636:	f7f8 fb63 	bl	8101d00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 810963a:	687b      	ldr	r3, [r7, #4]
 810963c:	2202      	movs	r2, #2
 810963e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8109642:	687b      	ldr	r3, [r7, #4]
 8109644:	681a      	ldr	r2, [r3, #0]
 8109646:	687b      	ldr	r3, [r7, #4]
 8109648:	3304      	adds	r3, #4
 810964a:	4619      	mov	r1, r3
 810964c:	4610      	mov	r0, r2
 810964e:	f000 fa03 	bl	8109a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8109652:	687b      	ldr	r3, [r7, #4]
 8109654:	2201      	movs	r2, #1
 8109656:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810965a:	687b      	ldr	r3, [r7, #4]
 810965c:	2201      	movs	r2, #1
 810965e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8109662:	687b      	ldr	r3, [r7, #4]
 8109664:	2201      	movs	r2, #1
 8109666:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 810966a:	687b      	ldr	r3, [r7, #4]
 810966c:	2201      	movs	r2, #1
 810966e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8109672:	687b      	ldr	r3, [r7, #4]
 8109674:	2201      	movs	r2, #1
 8109676:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 810967a:	687b      	ldr	r3, [r7, #4]
 810967c:	2201      	movs	r2, #1
 810967e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8109682:	687b      	ldr	r3, [r7, #4]
 8109684:	2201      	movs	r2, #1
 8109686:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 810968a:	687b      	ldr	r3, [r7, #4]
 810968c:	2201      	movs	r2, #1
 810968e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8109692:	687b      	ldr	r3, [r7, #4]
 8109694:	2201      	movs	r2, #1
 8109696:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 810969a:	687b      	ldr	r3, [r7, #4]
 810969c:	2201      	movs	r2, #1
 810969e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 81096a2:	687b      	ldr	r3, [r7, #4]
 81096a4:	2201      	movs	r2, #1
 81096a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 81096aa:	687b      	ldr	r3, [r7, #4]
 81096ac:	2201      	movs	r2, #1
 81096ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 81096b2:	2300      	movs	r3, #0
}
 81096b4:	4618      	mov	r0, r3
 81096b6:	3708      	adds	r7, #8
 81096b8:	46bd      	mov	sp, r7
 81096ba:	bd80      	pop	{r7, pc}

081096bc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 81096bc:	b580      	push	{r7, lr}
 81096be:	b082      	sub	sp, #8
 81096c0:	af00      	add	r7, sp, #0
 81096c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 81096c4:	687b      	ldr	r3, [r7, #4]
 81096c6:	2b00      	cmp	r3, #0
 81096c8:	d101      	bne.n	81096ce <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 81096ca:	2301      	movs	r3, #1
 81096cc:	e049      	b.n	8109762 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 81096ce:	687b      	ldr	r3, [r7, #4]
 81096d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81096d4:	b2db      	uxtb	r3, r3
 81096d6:	2b00      	cmp	r3, #0
 81096d8:	d106      	bne.n	81096e8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 81096da:	687b      	ldr	r3, [r7, #4]
 81096dc:	2200      	movs	r2, #0
 81096de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 81096e2:	6878      	ldr	r0, [r7, #4]
 81096e4:	f7f8 faea 	bl	8101cbc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81096e8:	687b      	ldr	r3, [r7, #4]
 81096ea:	2202      	movs	r2, #2
 81096ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 81096f0:	687b      	ldr	r3, [r7, #4]
 81096f2:	681a      	ldr	r2, [r3, #0]
 81096f4:	687b      	ldr	r3, [r7, #4]
 81096f6:	3304      	adds	r3, #4
 81096f8:	4619      	mov	r1, r3
 81096fa:	4610      	mov	r0, r2
 81096fc:	f000 f9ac 	bl	8109a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8109700:	687b      	ldr	r3, [r7, #4]
 8109702:	2201      	movs	r2, #1
 8109704:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8109708:	687b      	ldr	r3, [r7, #4]
 810970a:	2201      	movs	r2, #1
 810970c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8109710:	687b      	ldr	r3, [r7, #4]
 8109712:	2201      	movs	r2, #1
 8109714:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8109718:	687b      	ldr	r3, [r7, #4]
 810971a:	2201      	movs	r2, #1
 810971c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8109720:	687b      	ldr	r3, [r7, #4]
 8109722:	2201      	movs	r2, #1
 8109724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8109728:	687b      	ldr	r3, [r7, #4]
 810972a:	2201      	movs	r2, #1
 810972c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8109730:	687b      	ldr	r3, [r7, #4]
 8109732:	2201      	movs	r2, #1
 8109734:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8109738:	687b      	ldr	r3, [r7, #4]
 810973a:	2201      	movs	r2, #1
 810973c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8109740:	687b      	ldr	r3, [r7, #4]
 8109742:	2201      	movs	r2, #1
 8109744:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8109748:	687b      	ldr	r3, [r7, #4]
 810974a:	2201      	movs	r2, #1
 810974c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8109750:	687b      	ldr	r3, [r7, #4]
 8109752:	2201      	movs	r2, #1
 8109754:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8109758:	687b      	ldr	r3, [r7, #4]
 810975a:	2201      	movs	r2, #1
 810975c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8109760:	2300      	movs	r3, #0
}
 8109762:	4618      	mov	r0, r3
 8109764:	3708      	adds	r7, #8
 8109766:	46bd      	mov	sp, r7
 8109768:	bd80      	pop	{r7, pc}

0810976a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 810976a:	b580      	push	{r7, lr}
 810976c:	b082      	sub	sp, #8
 810976e:	af00      	add	r7, sp, #0
 8109770:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8109772:	687b      	ldr	r3, [r7, #4]
 8109774:	2b00      	cmp	r3, #0
 8109776:	d101      	bne.n	810977c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8109778:	2301      	movs	r3, #1
 810977a:	e049      	b.n	8109810 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810977c:	687b      	ldr	r3, [r7, #4]
 810977e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8109782:	b2db      	uxtb	r3, r3
 8109784:	2b00      	cmp	r3, #0
 8109786:	d106      	bne.n	8109796 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8109788:	687b      	ldr	r3, [r7, #4]
 810978a:	2200      	movs	r2, #0
 810978c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8109790:	6878      	ldr	r0, [r7, #4]
 8109792:	f000 f841 	bl	8109818 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8109796:	687b      	ldr	r3, [r7, #4]
 8109798:	2202      	movs	r2, #2
 810979a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 810979e:	687b      	ldr	r3, [r7, #4]
 81097a0:	681a      	ldr	r2, [r3, #0]
 81097a2:	687b      	ldr	r3, [r7, #4]
 81097a4:	3304      	adds	r3, #4
 81097a6:	4619      	mov	r1, r3
 81097a8:	4610      	mov	r0, r2
 81097aa:	f000 f955 	bl	8109a58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81097ae:	687b      	ldr	r3, [r7, #4]
 81097b0:	2201      	movs	r2, #1
 81097b2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81097b6:	687b      	ldr	r3, [r7, #4]
 81097b8:	2201      	movs	r2, #1
 81097ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 81097be:	687b      	ldr	r3, [r7, #4]
 81097c0:	2201      	movs	r2, #1
 81097c2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 81097c6:	687b      	ldr	r3, [r7, #4]
 81097c8:	2201      	movs	r2, #1
 81097ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 81097ce:	687b      	ldr	r3, [r7, #4]
 81097d0:	2201      	movs	r2, #1
 81097d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 81097d6:	687b      	ldr	r3, [r7, #4]
 81097d8:	2201      	movs	r2, #1
 81097da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 81097de:	687b      	ldr	r3, [r7, #4]
 81097e0:	2201      	movs	r2, #1
 81097e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81097e6:	687b      	ldr	r3, [r7, #4]
 81097e8:	2201      	movs	r2, #1
 81097ea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 81097ee:	687b      	ldr	r3, [r7, #4]
 81097f0:	2201      	movs	r2, #1
 81097f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 81097f6:	687b      	ldr	r3, [r7, #4]
 81097f8:	2201      	movs	r2, #1
 81097fa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 81097fe:	687b      	ldr	r3, [r7, #4]
 8109800:	2201      	movs	r2, #1
 8109802:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8109806:	687b      	ldr	r3, [r7, #4]
 8109808:	2201      	movs	r2, #1
 810980a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 810980e:	2300      	movs	r3, #0
}
 8109810:	4618      	mov	r0, r3
 8109812:	3708      	adds	r7, #8
 8109814:	46bd      	mov	sp, r7
 8109816:	bd80      	pop	{r7, pc}

08109818 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8109818:	b480      	push	{r7}
 810981a:	b083      	sub	sp, #12
 810981c:	af00      	add	r7, sp, #0
 810981e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8109820:	bf00      	nop
 8109822:	370c      	adds	r7, #12
 8109824:	46bd      	mov	sp, r7
 8109826:	f85d 7b04 	ldr.w	r7, [sp], #4
 810982a:	4770      	bx	lr

0810982c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 810982c:	b580      	push	{r7, lr}
 810982e:	b086      	sub	sp, #24
 8109830:	af00      	add	r7, sp, #0
 8109832:	60f8      	str	r0, [r7, #12]
 8109834:	60b9      	str	r1, [r7, #8]
 8109836:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8109838:	2300      	movs	r3, #0
 810983a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 810983c:	68fb      	ldr	r3, [r7, #12]
 810983e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8109842:	2b01      	cmp	r3, #1
 8109844:	d101      	bne.n	810984a <HAL_TIM_OC_ConfigChannel+0x1e>
 8109846:	2302      	movs	r3, #2
 8109848:	e066      	b.n	8109918 <HAL_TIM_OC_ConfigChannel+0xec>
 810984a:	68fb      	ldr	r3, [r7, #12]
 810984c:	2201      	movs	r2, #1
 810984e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8109852:	687b      	ldr	r3, [r7, #4]
 8109854:	2b14      	cmp	r3, #20
 8109856:	d857      	bhi.n	8109908 <HAL_TIM_OC_ConfigChannel+0xdc>
 8109858:	a201      	add	r2, pc, #4	@ (adr r2, 8109860 <HAL_TIM_OC_ConfigChannel+0x34>)
 810985a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810985e:	bf00      	nop
 8109860:	081098b5 	.word	0x081098b5
 8109864:	08109909 	.word	0x08109909
 8109868:	08109909 	.word	0x08109909
 810986c:	08109909 	.word	0x08109909
 8109870:	081098c3 	.word	0x081098c3
 8109874:	08109909 	.word	0x08109909
 8109878:	08109909 	.word	0x08109909
 810987c:	08109909 	.word	0x08109909
 8109880:	081098d1 	.word	0x081098d1
 8109884:	08109909 	.word	0x08109909
 8109888:	08109909 	.word	0x08109909
 810988c:	08109909 	.word	0x08109909
 8109890:	081098df 	.word	0x081098df
 8109894:	08109909 	.word	0x08109909
 8109898:	08109909 	.word	0x08109909
 810989c:	08109909 	.word	0x08109909
 81098a0:	081098ed 	.word	0x081098ed
 81098a4:	08109909 	.word	0x08109909
 81098a8:	08109909 	.word	0x08109909
 81098ac:	08109909 	.word	0x08109909
 81098b0:	081098fb 	.word	0x081098fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 81098b4:	68fb      	ldr	r3, [r7, #12]
 81098b6:	681b      	ldr	r3, [r3, #0]
 81098b8:	68b9      	ldr	r1, [r7, #8]
 81098ba:	4618      	mov	r0, r3
 81098bc:	f000 f96c 	bl	8109b98 <TIM_OC1_SetConfig>
      break;
 81098c0:	e025      	b.n	810990e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 81098c2:	68fb      	ldr	r3, [r7, #12]
 81098c4:	681b      	ldr	r3, [r3, #0]
 81098c6:	68b9      	ldr	r1, [r7, #8]
 81098c8:	4618      	mov	r0, r3
 81098ca:	f000 f9f5 	bl	8109cb8 <TIM_OC2_SetConfig>
      break;
 81098ce:	e01e      	b.n	810990e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 81098d0:	68fb      	ldr	r3, [r7, #12]
 81098d2:	681b      	ldr	r3, [r3, #0]
 81098d4:	68b9      	ldr	r1, [r7, #8]
 81098d6:	4618      	mov	r0, r3
 81098d8:	f000 fa78 	bl	8109dcc <TIM_OC3_SetConfig>
      break;
 81098dc:	e017      	b.n	810990e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 81098de:	68fb      	ldr	r3, [r7, #12]
 81098e0:	681b      	ldr	r3, [r3, #0]
 81098e2:	68b9      	ldr	r1, [r7, #8]
 81098e4:	4618      	mov	r0, r3
 81098e6:	f000 faf9 	bl	8109edc <TIM_OC4_SetConfig>
      break;
 81098ea:	e010      	b.n	810990e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 81098ec:	68fb      	ldr	r3, [r7, #12]
 81098ee:	681b      	ldr	r3, [r3, #0]
 81098f0:	68b9      	ldr	r1, [r7, #8]
 81098f2:	4618      	mov	r0, r3
 81098f4:	f000 fb5c 	bl	8109fb0 <TIM_OC5_SetConfig>
      break;
 81098f8:	e009      	b.n	810990e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 81098fa:	68fb      	ldr	r3, [r7, #12]
 81098fc:	681b      	ldr	r3, [r3, #0]
 81098fe:	68b9      	ldr	r1, [r7, #8]
 8109900:	4618      	mov	r0, r3
 8109902:	f000 fbb9 	bl	810a078 <TIM_OC6_SetConfig>
      break;
 8109906:	e002      	b.n	810990e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8109908:	2301      	movs	r3, #1
 810990a:	75fb      	strb	r3, [r7, #23]
      break;
 810990c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 810990e:	68fb      	ldr	r3, [r7, #12]
 8109910:	2200      	movs	r2, #0
 8109912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8109916:	7dfb      	ldrb	r3, [r7, #23]
}
 8109918:	4618      	mov	r0, r3
 810991a:	3718      	adds	r7, #24
 810991c:	46bd      	mov	sp, r7
 810991e:	bd80      	pop	{r7, pc}

08109920 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8109920:	b580      	push	{r7, lr}
 8109922:	b086      	sub	sp, #24
 8109924:	af00      	add	r7, sp, #0
 8109926:	60f8      	str	r0, [r7, #12]
 8109928:	60b9      	str	r1, [r7, #8]
 810992a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 810992c:	2300      	movs	r3, #0
 810992e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8109930:	68fb      	ldr	r3, [r7, #12]
 8109932:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8109936:	2b01      	cmp	r3, #1
 8109938:	d101      	bne.n	810993e <HAL_TIM_IC_ConfigChannel+0x1e>
 810993a:	2302      	movs	r3, #2
 810993c:	e088      	b.n	8109a50 <HAL_TIM_IC_ConfigChannel+0x130>
 810993e:	68fb      	ldr	r3, [r7, #12]
 8109940:	2201      	movs	r2, #1
 8109942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8109946:	687b      	ldr	r3, [r7, #4]
 8109948:	2b00      	cmp	r3, #0
 810994a:	d11b      	bne.n	8109984 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 810994c:	68fb      	ldr	r3, [r7, #12]
 810994e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8109950:	68bb      	ldr	r3, [r7, #8]
 8109952:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8109954:	68bb      	ldr	r3, [r7, #8]
 8109956:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8109958:	68bb      	ldr	r3, [r7, #8]
 810995a:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 810995c:	f000 fbf2 	bl	810a144 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8109960:	68fb      	ldr	r3, [r7, #12]
 8109962:	681b      	ldr	r3, [r3, #0]
 8109964:	699a      	ldr	r2, [r3, #24]
 8109966:	68fb      	ldr	r3, [r7, #12]
 8109968:	681b      	ldr	r3, [r3, #0]
 810996a:	f022 020c 	bic.w	r2, r2, #12
 810996e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8109970:	68fb      	ldr	r3, [r7, #12]
 8109972:	681b      	ldr	r3, [r3, #0]
 8109974:	6999      	ldr	r1, [r3, #24]
 8109976:	68bb      	ldr	r3, [r7, #8]
 8109978:	689a      	ldr	r2, [r3, #8]
 810997a:	68fb      	ldr	r3, [r7, #12]
 810997c:	681b      	ldr	r3, [r3, #0]
 810997e:	430a      	orrs	r2, r1
 8109980:	619a      	str	r2, [r3, #24]
 8109982:	e060      	b.n	8109a46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8109984:	687b      	ldr	r3, [r7, #4]
 8109986:	2b04      	cmp	r3, #4
 8109988:	d11c      	bne.n	81099c4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 810998a:	68fb      	ldr	r3, [r7, #12]
 810998c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 810998e:	68bb      	ldr	r3, [r7, #8]
 8109990:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8109992:	68bb      	ldr	r3, [r7, #8]
 8109994:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8109996:	68bb      	ldr	r3, [r7, #8]
 8109998:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 810999a:	f000 fc47 	bl	810a22c <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 810999e:	68fb      	ldr	r3, [r7, #12]
 81099a0:	681b      	ldr	r3, [r3, #0]
 81099a2:	699a      	ldr	r2, [r3, #24]
 81099a4:	68fb      	ldr	r3, [r7, #12]
 81099a6:	681b      	ldr	r3, [r3, #0]
 81099a8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 81099ac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 81099ae:	68fb      	ldr	r3, [r7, #12]
 81099b0:	681b      	ldr	r3, [r3, #0]
 81099b2:	6999      	ldr	r1, [r3, #24]
 81099b4:	68bb      	ldr	r3, [r7, #8]
 81099b6:	689b      	ldr	r3, [r3, #8]
 81099b8:	021a      	lsls	r2, r3, #8
 81099ba:	68fb      	ldr	r3, [r7, #12]
 81099bc:	681b      	ldr	r3, [r3, #0]
 81099be:	430a      	orrs	r2, r1
 81099c0:	619a      	str	r2, [r3, #24]
 81099c2:	e040      	b.n	8109a46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 81099c4:	687b      	ldr	r3, [r7, #4]
 81099c6:	2b08      	cmp	r3, #8
 81099c8:	d11b      	bne.n	8109a02 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 81099ca:	68fb      	ldr	r3, [r7, #12]
 81099cc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 81099ce:	68bb      	ldr	r3, [r7, #8]
 81099d0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 81099d2:	68bb      	ldr	r3, [r7, #8]
 81099d4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 81099d6:	68bb      	ldr	r3, [r7, #8]
 81099d8:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 81099da:	f000 fc64 	bl	810a2a6 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 81099de:	68fb      	ldr	r3, [r7, #12]
 81099e0:	681b      	ldr	r3, [r3, #0]
 81099e2:	69da      	ldr	r2, [r3, #28]
 81099e4:	68fb      	ldr	r3, [r7, #12]
 81099e6:	681b      	ldr	r3, [r3, #0]
 81099e8:	f022 020c 	bic.w	r2, r2, #12
 81099ec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 81099ee:	68fb      	ldr	r3, [r7, #12]
 81099f0:	681b      	ldr	r3, [r3, #0]
 81099f2:	69d9      	ldr	r1, [r3, #28]
 81099f4:	68bb      	ldr	r3, [r7, #8]
 81099f6:	689a      	ldr	r2, [r3, #8]
 81099f8:	68fb      	ldr	r3, [r7, #12]
 81099fa:	681b      	ldr	r3, [r3, #0]
 81099fc:	430a      	orrs	r2, r1
 81099fe:	61da      	str	r2, [r3, #28]
 8109a00:	e021      	b.n	8109a46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8109a02:	687b      	ldr	r3, [r7, #4]
 8109a04:	2b0c      	cmp	r3, #12
 8109a06:	d11c      	bne.n	8109a42 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8109a08:	68fb      	ldr	r3, [r7, #12]
 8109a0a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8109a0c:	68bb      	ldr	r3, [r7, #8]
 8109a0e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8109a10:	68bb      	ldr	r3, [r7, #8]
 8109a12:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8109a14:	68bb      	ldr	r3, [r7, #8]
 8109a16:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8109a18:	f000 fc81 	bl	810a31e <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8109a1c:	68fb      	ldr	r3, [r7, #12]
 8109a1e:	681b      	ldr	r3, [r3, #0]
 8109a20:	69da      	ldr	r2, [r3, #28]
 8109a22:	68fb      	ldr	r3, [r7, #12]
 8109a24:	681b      	ldr	r3, [r3, #0]
 8109a26:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8109a2a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8109a2c:	68fb      	ldr	r3, [r7, #12]
 8109a2e:	681b      	ldr	r3, [r3, #0]
 8109a30:	69d9      	ldr	r1, [r3, #28]
 8109a32:	68bb      	ldr	r3, [r7, #8]
 8109a34:	689b      	ldr	r3, [r3, #8]
 8109a36:	021a      	lsls	r2, r3, #8
 8109a38:	68fb      	ldr	r3, [r7, #12]
 8109a3a:	681b      	ldr	r3, [r3, #0]
 8109a3c:	430a      	orrs	r2, r1
 8109a3e:	61da      	str	r2, [r3, #28]
 8109a40:	e001      	b.n	8109a46 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8109a42:	2301      	movs	r3, #1
 8109a44:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8109a46:	68fb      	ldr	r3, [r7, #12]
 8109a48:	2200      	movs	r2, #0
 8109a4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8109a4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8109a50:	4618      	mov	r0, r3
 8109a52:	3718      	adds	r7, #24
 8109a54:	46bd      	mov	sp, r7
 8109a56:	bd80      	pop	{r7, pc}

08109a58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8109a58:	b480      	push	{r7}
 8109a5a:	b085      	sub	sp, #20
 8109a5c:	af00      	add	r7, sp, #0
 8109a5e:	6078      	str	r0, [r7, #4]
 8109a60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8109a62:	687b      	ldr	r3, [r7, #4]
 8109a64:	681b      	ldr	r3, [r3, #0]
 8109a66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8109a68:	687b      	ldr	r3, [r7, #4]
 8109a6a:	4a43      	ldr	r2, [pc, #268]	@ (8109b78 <TIM_Base_SetConfig+0x120>)
 8109a6c:	4293      	cmp	r3, r2
 8109a6e:	d013      	beq.n	8109a98 <TIM_Base_SetConfig+0x40>
 8109a70:	687b      	ldr	r3, [r7, #4]
 8109a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8109a76:	d00f      	beq.n	8109a98 <TIM_Base_SetConfig+0x40>
 8109a78:	687b      	ldr	r3, [r7, #4]
 8109a7a:	4a40      	ldr	r2, [pc, #256]	@ (8109b7c <TIM_Base_SetConfig+0x124>)
 8109a7c:	4293      	cmp	r3, r2
 8109a7e:	d00b      	beq.n	8109a98 <TIM_Base_SetConfig+0x40>
 8109a80:	687b      	ldr	r3, [r7, #4]
 8109a82:	4a3f      	ldr	r2, [pc, #252]	@ (8109b80 <TIM_Base_SetConfig+0x128>)
 8109a84:	4293      	cmp	r3, r2
 8109a86:	d007      	beq.n	8109a98 <TIM_Base_SetConfig+0x40>
 8109a88:	687b      	ldr	r3, [r7, #4]
 8109a8a:	4a3e      	ldr	r2, [pc, #248]	@ (8109b84 <TIM_Base_SetConfig+0x12c>)
 8109a8c:	4293      	cmp	r3, r2
 8109a8e:	d003      	beq.n	8109a98 <TIM_Base_SetConfig+0x40>
 8109a90:	687b      	ldr	r3, [r7, #4]
 8109a92:	4a3d      	ldr	r2, [pc, #244]	@ (8109b88 <TIM_Base_SetConfig+0x130>)
 8109a94:	4293      	cmp	r3, r2
 8109a96:	d108      	bne.n	8109aaa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8109a98:	68fb      	ldr	r3, [r7, #12]
 8109a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8109a9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8109aa0:	683b      	ldr	r3, [r7, #0]
 8109aa2:	685b      	ldr	r3, [r3, #4]
 8109aa4:	68fa      	ldr	r2, [r7, #12]
 8109aa6:	4313      	orrs	r3, r2
 8109aa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8109aaa:	687b      	ldr	r3, [r7, #4]
 8109aac:	4a32      	ldr	r2, [pc, #200]	@ (8109b78 <TIM_Base_SetConfig+0x120>)
 8109aae:	4293      	cmp	r3, r2
 8109ab0:	d01f      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109ab2:	687b      	ldr	r3, [r7, #4]
 8109ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8109ab8:	d01b      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109aba:	687b      	ldr	r3, [r7, #4]
 8109abc:	4a2f      	ldr	r2, [pc, #188]	@ (8109b7c <TIM_Base_SetConfig+0x124>)
 8109abe:	4293      	cmp	r3, r2
 8109ac0:	d017      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109ac2:	687b      	ldr	r3, [r7, #4]
 8109ac4:	4a2e      	ldr	r2, [pc, #184]	@ (8109b80 <TIM_Base_SetConfig+0x128>)
 8109ac6:	4293      	cmp	r3, r2
 8109ac8:	d013      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109aca:	687b      	ldr	r3, [r7, #4]
 8109acc:	4a2d      	ldr	r2, [pc, #180]	@ (8109b84 <TIM_Base_SetConfig+0x12c>)
 8109ace:	4293      	cmp	r3, r2
 8109ad0:	d00f      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109ad2:	687b      	ldr	r3, [r7, #4]
 8109ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8109b88 <TIM_Base_SetConfig+0x130>)
 8109ad6:	4293      	cmp	r3, r2
 8109ad8:	d00b      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109ada:	687b      	ldr	r3, [r7, #4]
 8109adc:	4a2b      	ldr	r2, [pc, #172]	@ (8109b8c <TIM_Base_SetConfig+0x134>)
 8109ade:	4293      	cmp	r3, r2
 8109ae0:	d007      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109ae2:	687b      	ldr	r3, [r7, #4]
 8109ae4:	4a2a      	ldr	r2, [pc, #168]	@ (8109b90 <TIM_Base_SetConfig+0x138>)
 8109ae6:	4293      	cmp	r3, r2
 8109ae8:	d003      	beq.n	8109af2 <TIM_Base_SetConfig+0x9a>
 8109aea:	687b      	ldr	r3, [r7, #4]
 8109aec:	4a29      	ldr	r2, [pc, #164]	@ (8109b94 <TIM_Base_SetConfig+0x13c>)
 8109aee:	4293      	cmp	r3, r2
 8109af0:	d108      	bne.n	8109b04 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8109af2:	68fb      	ldr	r3, [r7, #12]
 8109af4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8109af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8109afa:	683b      	ldr	r3, [r7, #0]
 8109afc:	68db      	ldr	r3, [r3, #12]
 8109afe:	68fa      	ldr	r2, [r7, #12]
 8109b00:	4313      	orrs	r3, r2
 8109b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8109b04:	68fb      	ldr	r3, [r7, #12]
 8109b06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8109b0a:	683b      	ldr	r3, [r7, #0]
 8109b0c:	695b      	ldr	r3, [r3, #20]
 8109b0e:	4313      	orrs	r3, r2
 8109b10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8109b12:	683b      	ldr	r3, [r7, #0]
 8109b14:	689a      	ldr	r2, [r3, #8]
 8109b16:	687b      	ldr	r3, [r7, #4]
 8109b18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8109b1a:	683b      	ldr	r3, [r7, #0]
 8109b1c:	681a      	ldr	r2, [r3, #0]
 8109b1e:	687b      	ldr	r3, [r7, #4]
 8109b20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8109b22:	687b      	ldr	r3, [r7, #4]
 8109b24:	4a14      	ldr	r2, [pc, #80]	@ (8109b78 <TIM_Base_SetConfig+0x120>)
 8109b26:	4293      	cmp	r3, r2
 8109b28:	d00f      	beq.n	8109b4a <TIM_Base_SetConfig+0xf2>
 8109b2a:	687b      	ldr	r3, [r7, #4]
 8109b2c:	4a16      	ldr	r2, [pc, #88]	@ (8109b88 <TIM_Base_SetConfig+0x130>)
 8109b2e:	4293      	cmp	r3, r2
 8109b30:	d00b      	beq.n	8109b4a <TIM_Base_SetConfig+0xf2>
 8109b32:	687b      	ldr	r3, [r7, #4]
 8109b34:	4a15      	ldr	r2, [pc, #84]	@ (8109b8c <TIM_Base_SetConfig+0x134>)
 8109b36:	4293      	cmp	r3, r2
 8109b38:	d007      	beq.n	8109b4a <TIM_Base_SetConfig+0xf2>
 8109b3a:	687b      	ldr	r3, [r7, #4]
 8109b3c:	4a14      	ldr	r2, [pc, #80]	@ (8109b90 <TIM_Base_SetConfig+0x138>)
 8109b3e:	4293      	cmp	r3, r2
 8109b40:	d003      	beq.n	8109b4a <TIM_Base_SetConfig+0xf2>
 8109b42:	687b      	ldr	r3, [r7, #4]
 8109b44:	4a13      	ldr	r2, [pc, #76]	@ (8109b94 <TIM_Base_SetConfig+0x13c>)
 8109b46:	4293      	cmp	r3, r2
 8109b48:	d103      	bne.n	8109b52 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8109b4a:	683b      	ldr	r3, [r7, #0]
 8109b4c:	691a      	ldr	r2, [r3, #16]
 8109b4e:	687b      	ldr	r3, [r7, #4]
 8109b50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8109b52:	687b      	ldr	r3, [r7, #4]
 8109b54:	681b      	ldr	r3, [r3, #0]
 8109b56:	f043 0204 	orr.w	r2, r3, #4
 8109b5a:	687b      	ldr	r3, [r7, #4]
 8109b5c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8109b5e:	687b      	ldr	r3, [r7, #4]
 8109b60:	2201      	movs	r2, #1
 8109b62:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8109b64:	687b      	ldr	r3, [r7, #4]
 8109b66:	68fa      	ldr	r2, [r7, #12]
 8109b68:	601a      	str	r2, [r3, #0]
}
 8109b6a:	bf00      	nop
 8109b6c:	3714      	adds	r7, #20
 8109b6e:	46bd      	mov	sp, r7
 8109b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109b74:	4770      	bx	lr
 8109b76:	bf00      	nop
 8109b78:	40010000 	.word	0x40010000
 8109b7c:	40000400 	.word	0x40000400
 8109b80:	40000800 	.word	0x40000800
 8109b84:	40000c00 	.word	0x40000c00
 8109b88:	40010400 	.word	0x40010400
 8109b8c:	40014000 	.word	0x40014000
 8109b90:	40014400 	.word	0x40014400
 8109b94:	40014800 	.word	0x40014800

08109b98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8109b98:	b480      	push	{r7}
 8109b9a:	b087      	sub	sp, #28
 8109b9c:	af00      	add	r7, sp, #0
 8109b9e:	6078      	str	r0, [r7, #4]
 8109ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109ba2:	687b      	ldr	r3, [r7, #4]
 8109ba4:	6a1b      	ldr	r3, [r3, #32]
 8109ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8109ba8:	687b      	ldr	r3, [r7, #4]
 8109baa:	6a1b      	ldr	r3, [r3, #32]
 8109bac:	f023 0201 	bic.w	r2, r3, #1
 8109bb0:	687b      	ldr	r3, [r7, #4]
 8109bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109bb4:	687b      	ldr	r3, [r7, #4]
 8109bb6:	685b      	ldr	r3, [r3, #4]
 8109bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8109bba:	687b      	ldr	r3, [r7, #4]
 8109bbc:	699b      	ldr	r3, [r3, #24]
 8109bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8109bc0:	68fb      	ldr	r3, [r7, #12]
 8109bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8109bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8109bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8109bcc:	68fb      	ldr	r3, [r7, #12]
 8109bce:	f023 0303 	bic.w	r3, r3, #3
 8109bd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8109bd4:	683b      	ldr	r3, [r7, #0]
 8109bd6:	681b      	ldr	r3, [r3, #0]
 8109bd8:	68fa      	ldr	r2, [r7, #12]
 8109bda:	4313      	orrs	r3, r2
 8109bdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8109bde:	697b      	ldr	r3, [r7, #20]
 8109be0:	f023 0302 	bic.w	r3, r3, #2
 8109be4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8109be6:	683b      	ldr	r3, [r7, #0]
 8109be8:	689b      	ldr	r3, [r3, #8]
 8109bea:	697a      	ldr	r2, [r7, #20]
 8109bec:	4313      	orrs	r3, r2
 8109bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8109bf0:	687b      	ldr	r3, [r7, #4]
 8109bf2:	4a2c      	ldr	r2, [pc, #176]	@ (8109ca4 <TIM_OC1_SetConfig+0x10c>)
 8109bf4:	4293      	cmp	r3, r2
 8109bf6:	d00f      	beq.n	8109c18 <TIM_OC1_SetConfig+0x80>
 8109bf8:	687b      	ldr	r3, [r7, #4]
 8109bfa:	4a2b      	ldr	r2, [pc, #172]	@ (8109ca8 <TIM_OC1_SetConfig+0x110>)
 8109bfc:	4293      	cmp	r3, r2
 8109bfe:	d00b      	beq.n	8109c18 <TIM_OC1_SetConfig+0x80>
 8109c00:	687b      	ldr	r3, [r7, #4]
 8109c02:	4a2a      	ldr	r2, [pc, #168]	@ (8109cac <TIM_OC1_SetConfig+0x114>)
 8109c04:	4293      	cmp	r3, r2
 8109c06:	d007      	beq.n	8109c18 <TIM_OC1_SetConfig+0x80>
 8109c08:	687b      	ldr	r3, [r7, #4]
 8109c0a:	4a29      	ldr	r2, [pc, #164]	@ (8109cb0 <TIM_OC1_SetConfig+0x118>)
 8109c0c:	4293      	cmp	r3, r2
 8109c0e:	d003      	beq.n	8109c18 <TIM_OC1_SetConfig+0x80>
 8109c10:	687b      	ldr	r3, [r7, #4]
 8109c12:	4a28      	ldr	r2, [pc, #160]	@ (8109cb4 <TIM_OC1_SetConfig+0x11c>)
 8109c14:	4293      	cmp	r3, r2
 8109c16:	d10c      	bne.n	8109c32 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8109c18:	697b      	ldr	r3, [r7, #20]
 8109c1a:	f023 0308 	bic.w	r3, r3, #8
 8109c1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8109c20:	683b      	ldr	r3, [r7, #0]
 8109c22:	68db      	ldr	r3, [r3, #12]
 8109c24:	697a      	ldr	r2, [r7, #20]
 8109c26:	4313      	orrs	r3, r2
 8109c28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8109c2a:	697b      	ldr	r3, [r7, #20]
 8109c2c:	f023 0304 	bic.w	r3, r3, #4
 8109c30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8109c32:	687b      	ldr	r3, [r7, #4]
 8109c34:	4a1b      	ldr	r2, [pc, #108]	@ (8109ca4 <TIM_OC1_SetConfig+0x10c>)
 8109c36:	4293      	cmp	r3, r2
 8109c38:	d00f      	beq.n	8109c5a <TIM_OC1_SetConfig+0xc2>
 8109c3a:	687b      	ldr	r3, [r7, #4]
 8109c3c:	4a1a      	ldr	r2, [pc, #104]	@ (8109ca8 <TIM_OC1_SetConfig+0x110>)
 8109c3e:	4293      	cmp	r3, r2
 8109c40:	d00b      	beq.n	8109c5a <TIM_OC1_SetConfig+0xc2>
 8109c42:	687b      	ldr	r3, [r7, #4]
 8109c44:	4a19      	ldr	r2, [pc, #100]	@ (8109cac <TIM_OC1_SetConfig+0x114>)
 8109c46:	4293      	cmp	r3, r2
 8109c48:	d007      	beq.n	8109c5a <TIM_OC1_SetConfig+0xc2>
 8109c4a:	687b      	ldr	r3, [r7, #4]
 8109c4c:	4a18      	ldr	r2, [pc, #96]	@ (8109cb0 <TIM_OC1_SetConfig+0x118>)
 8109c4e:	4293      	cmp	r3, r2
 8109c50:	d003      	beq.n	8109c5a <TIM_OC1_SetConfig+0xc2>
 8109c52:	687b      	ldr	r3, [r7, #4]
 8109c54:	4a17      	ldr	r2, [pc, #92]	@ (8109cb4 <TIM_OC1_SetConfig+0x11c>)
 8109c56:	4293      	cmp	r3, r2
 8109c58:	d111      	bne.n	8109c7e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8109c5a:	693b      	ldr	r3, [r7, #16]
 8109c5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8109c60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8109c62:	693b      	ldr	r3, [r7, #16]
 8109c64:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8109c68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8109c6a:	683b      	ldr	r3, [r7, #0]
 8109c6c:	695b      	ldr	r3, [r3, #20]
 8109c6e:	693a      	ldr	r2, [r7, #16]
 8109c70:	4313      	orrs	r3, r2
 8109c72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8109c74:	683b      	ldr	r3, [r7, #0]
 8109c76:	699b      	ldr	r3, [r3, #24]
 8109c78:	693a      	ldr	r2, [r7, #16]
 8109c7a:	4313      	orrs	r3, r2
 8109c7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8109c7e:	687b      	ldr	r3, [r7, #4]
 8109c80:	693a      	ldr	r2, [r7, #16]
 8109c82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8109c84:	687b      	ldr	r3, [r7, #4]
 8109c86:	68fa      	ldr	r2, [r7, #12]
 8109c88:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8109c8a:	683b      	ldr	r3, [r7, #0]
 8109c8c:	685a      	ldr	r2, [r3, #4]
 8109c8e:	687b      	ldr	r3, [r7, #4]
 8109c90:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8109c92:	687b      	ldr	r3, [r7, #4]
 8109c94:	697a      	ldr	r2, [r7, #20]
 8109c96:	621a      	str	r2, [r3, #32]
}
 8109c98:	bf00      	nop
 8109c9a:	371c      	adds	r7, #28
 8109c9c:	46bd      	mov	sp, r7
 8109c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109ca2:	4770      	bx	lr
 8109ca4:	40010000 	.word	0x40010000
 8109ca8:	40010400 	.word	0x40010400
 8109cac:	40014000 	.word	0x40014000
 8109cb0:	40014400 	.word	0x40014400
 8109cb4:	40014800 	.word	0x40014800

08109cb8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8109cb8:	b480      	push	{r7}
 8109cba:	b087      	sub	sp, #28
 8109cbc:	af00      	add	r7, sp, #0
 8109cbe:	6078      	str	r0, [r7, #4]
 8109cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109cc2:	687b      	ldr	r3, [r7, #4]
 8109cc4:	6a1b      	ldr	r3, [r3, #32]
 8109cc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8109cc8:	687b      	ldr	r3, [r7, #4]
 8109cca:	6a1b      	ldr	r3, [r3, #32]
 8109ccc:	f023 0210 	bic.w	r2, r3, #16
 8109cd0:	687b      	ldr	r3, [r7, #4]
 8109cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109cd4:	687b      	ldr	r3, [r7, #4]
 8109cd6:	685b      	ldr	r3, [r3, #4]
 8109cd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8109cda:	687b      	ldr	r3, [r7, #4]
 8109cdc:	699b      	ldr	r3, [r3, #24]
 8109cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8109ce0:	68fb      	ldr	r3, [r7, #12]
 8109ce2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8109ce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8109cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8109cec:	68fb      	ldr	r3, [r7, #12]
 8109cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8109cf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8109cf4:	683b      	ldr	r3, [r7, #0]
 8109cf6:	681b      	ldr	r3, [r3, #0]
 8109cf8:	021b      	lsls	r3, r3, #8
 8109cfa:	68fa      	ldr	r2, [r7, #12]
 8109cfc:	4313      	orrs	r3, r2
 8109cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8109d00:	697b      	ldr	r3, [r7, #20]
 8109d02:	f023 0320 	bic.w	r3, r3, #32
 8109d06:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8109d08:	683b      	ldr	r3, [r7, #0]
 8109d0a:	689b      	ldr	r3, [r3, #8]
 8109d0c:	011b      	lsls	r3, r3, #4
 8109d0e:	697a      	ldr	r2, [r7, #20]
 8109d10:	4313      	orrs	r3, r2
 8109d12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8109d14:	687b      	ldr	r3, [r7, #4]
 8109d16:	4a28      	ldr	r2, [pc, #160]	@ (8109db8 <TIM_OC2_SetConfig+0x100>)
 8109d18:	4293      	cmp	r3, r2
 8109d1a:	d003      	beq.n	8109d24 <TIM_OC2_SetConfig+0x6c>
 8109d1c:	687b      	ldr	r3, [r7, #4]
 8109d1e:	4a27      	ldr	r2, [pc, #156]	@ (8109dbc <TIM_OC2_SetConfig+0x104>)
 8109d20:	4293      	cmp	r3, r2
 8109d22:	d10d      	bne.n	8109d40 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8109d24:	697b      	ldr	r3, [r7, #20]
 8109d26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8109d2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8109d2c:	683b      	ldr	r3, [r7, #0]
 8109d2e:	68db      	ldr	r3, [r3, #12]
 8109d30:	011b      	lsls	r3, r3, #4
 8109d32:	697a      	ldr	r2, [r7, #20]
 8109d34:	4313      	orrs	r3, r2
 8109d36:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8109d38:	697b      	ldr	r3, [r7, #20]
 8109d3a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8109d3e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8109d40:	687b      	ldr	r3, [r7, #4]
 8109d42:	4a1d      	ldr	r2, [pc, #116]	@ (8109db8 <TIM_OC2_SetConfig+0x100>)
 8109d44:	4293      	cmp	r3, r2
 8109d46:	d00f      	beq.n	8109d68 <TIM_OC2_SetConfig+0xb0>
 8109d48:	687b      	ldr	r3, [r7, #4]
 8109d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8109dbc <TIM_OC2_SetConfig+0x104>)
 8109d4c:	4293      	cmp	r3, r2
 8109d4e:	d00b      	beq.n	8109d68 <TIM_OC2_SetConfig+0xb0>
 8109d50:	687b      	ldr	r3, [r7, #4]
 8109d52:	4a1b      	ldr	r2, [pc, #108]	@ (8109dc0 <TIM_OC2_SetConfig+0x108>)
 8109d54:	4293      	cmp	r3, r2
 8109d56:	d007      	beq.n	8109d68 <TIM_OC2_SetConfig+0xb0>
 8109d58:	687b      	ldr	r3, [r7, #4]
 8109d5a:	4a1a      	ldr	r2, [pc, #104]	@ (8109dc4 <TIM_OC2_SetConfig+0x10c>)
 8109d5c:	4293      	cmp	r3, r2
 8109d5e:	d003      	beq.n	8109d68 <TIM_OC2_SetConfig+0xb0>
 8109d60:	687b      	ldr	r3, [r7, #4]
 8109d62:	4a19      	ldr	r2, [pc, #100]	@ (8109dc8 <TIM_OC2_SetConfig+0x110>)
 8109d64:	4293      	cmp	r3, r2
 8109d66:	d113      	bne.n	8109d90 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8109d68:	693b      	ldr	r3, [r7, #16]
 8109d6a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8109d6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8109d70:	693b      	ldr	r3, [r7, #16]
 8109d72:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8109d76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8109d78:	683b      	ldr	r3, [r7, #0]
 8109d7a:	695b      	ldr	r3, [r3, #20]
 8109d7c:	009b      	lsls	r3, r3, #2
 8109d7e:	693a      	ldr	r2, [r7, #16]
 8109d80:	4313      	orrs	r3, r2
 8109d82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8109d84:	683b      	ldr	r3, [r7, #0]
 8109d86:	699b      	ldr	r3, [r3, #24]
 8109d88:	009b      	lsls	r3, r3, #2
 8109d8a:	693a      	ldr	r2, [r7, #16]
 8109d8c:	4313      	orrs	r3, r2
 8109d8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8109d90:	687b      	ldr	r3, [r7, #4]
 8109d92:	693a      	ldr	r2, [r7, #16]
 8109d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8109d96:	687b      	ldr	r3, [r7, #4]
 8109d98:	68fa      	ldr	r2, [r7, #12]
 8109d9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8109d9c:	683b      	ldr	r3, [r7, #0]
 8109d9e:	685a      	ldr	r2, [r3, #4]
 8109da0:	687b      	ldr	r3, [r7, #4]
 8109da2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8109da4:	687b      	ldr	r3, [r7, #4]
 8109da6:	697a      	ldr	r2, [r7, #20]
 8109da8:	621a      	str	r2, [r3, #32]
}
 8109daa:	bf00      	nop
 8109dac:	371c      	adds	r7, #28
 8109dae:	46bd      	mov	sp, r7
 8109db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109db4:	4770      	bx	lr
 8109db6:	bf00      	nop
 8109db8:	40010000 	.word	0x40010000
 8109dbc:	40010400 	.word	0x40010400
 8109dc0:	40014000 	.word	0x40014000
 8109dc4:	40014400 	.word	0x40014400
 8109dc8:	40014800 	.word	0x40014800

08109dcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8109dcc:	b480      	push	{r7}
 8109dce:	b087      	sub	sp, #28
 8109dd0:	af00      	add	r7, sp, #0
 8109dd2:	6078      	str	r0, [r7, #4]
 8109dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109dd6:	687b      	ldr	r3, [r7, #4]
 8109dd8:	6a1b      	ldr	r3, [r3, #32]
 8109dda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8109ddc:	687b      	ldr	r3, [r7, #4]
 8109dde:	6a1b      	ldr	r3, [r3, #32]
 8109de0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8109de4:	687b      	ldr	r3, [r7, #4]
 8109de6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109de8:	687b      	ldr	r3, [r7, #4]
 8109dea:	685b      	ldr	r3, [r3, #4]
 8109dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8109dee:	687b      	ldr	r3, [r7, #4]
 8109df0:	69db      	ldr	r3, [r3, #28]
 8109df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8109df4:	68fb      	ldr	r3, [r7, #12]
 8109df6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8109dfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8109dfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8109e00:	68fb      	ldr	r3, [r7, #12]
 8109e02:	f023 0303 	bic.w	r3, r3, #3
 8109e06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8109e08:	683b      	ldr	r3, [r7, #0]
 8109e0a:	681b      	ldr	r3, [r3, #0]
 8109e0c:	68fa      	ldr	r2, [r7, #12]
 8109e0e:	4313      	orrs	r3, r2
 8109e10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8109e12:	697b      	ldr	r3, [r7, #20]
 8109e14:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8109e18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8109e1a:	683b      	ldr	r3, [r7, #0]
 8109e1c:	689b      	ldr	r3, [r3, #8]
 8109e1e:	021b      	lsls	r3, r3, #8
 8109e20:	697a      	ldr	r2, [r7, #20]
 8109e22:	4313      	orrs	r3, r2
 8109e24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8109e26:	687b      	ldr	r3, [r7, #4]
 8109e28:	4a27      	ldr	r2, [pc, #156]	@ (8109ec8 <TIM_OC3_SetConfig+0xfc>)
 8109e2a:	4293      	cmp	r3, r2
 8109e2c:	d003      	beq.n	8109e36 <TIM_OC3_SetConfig+0x6a>
 8109e2e:	687b      	ldr	r3, [r7, #4]
 8109e30:	4a26      	ldr	r2, [pc, #152]	@ (8109ecc <TIM_OC3_SetConfig+0x100>)
 8109e32:	4293      	cmp	r3, r2
 8109e34:	d10d      	bne.n	8109e52 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8109e36:	697b      	ldr	r3, [r7, #20]
 8109e38:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8109e3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8109e3e:	683b      	ldr	r3, [r7, #0]
 8109e40:	68db      	ldr	r3, [r3, #12]
 8109e42:	021b      	lsls	r3, r3, #8
 8109e44:	697a      	ldr	r2, [r7, #20]
 8109e46:	4313      	orrs	r3, r2
 8109e48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8109e4a:	697b      	ldr	r3, [r7, #20]
 8109e4c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8109e50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8109e52:	687b      	ldr	r3, [r7, #4]
 8109e54:	4a1c      	ldr	r2, [pc, #112]	@ (8109ec8 <TIM_OC3_SetConfig+0xfc>)
 8109e56:	4293      	cmp	r3, r2
 8109e58:	d00f      	beq.n	8109e7a <TIM_OC3_SetConfig+0xae>
 8109e5a:	687b      	ldr	r3, [r7, #4]
 8109e5c:	4a1b      	ldr	r2, [pc, #108]	@ (8109ecc <TIM_OC3_SetConfig+0x100>)
 8109e5e:	4293      	cmp	r3, r2
 8109e60:	d00b      	beq.n	8109e7a <TIM_OC3_SetConfig+0xae>
 8109e62:	687b      	ldr	r3, [r7, #4]
 8109e64:	4a1a      	ldr	r2, [pc, #104]	@ (8109ed0 <TIM_OC3_SetConfig+0x104>)
 8109e66:	4293      	cmp	r3, r2
 8109e68:	d007      	beq.n	8109e7a <TIM_OC3_SetConfig+0xae>
 8109e6a:	687b      	ldr	r3, [r7, #4]
 8109e6c:	4a19      	ldr	r2, [pc, #100]	@ (8109ed4 <TIM_OC3_SetConfig+0x108>)
 8109e6e:	4293      	cmp	r3, r2
 8109e70:	d003      	beq.n	8109e7a <TIM_OC3_SetConfig+0xae>
 8109e72:	687b      	ldr	r3, [r7, #4]
 8109e74:	4a18      	ldr	r2, [pc, #96]	@ (8109ed8 <TIM_OC3_SetConfig+0x10c>)
 8109e76:	4293      	cmp	r3, r2
 8109e78:	d113      	bne.n	8109ea2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8109e7a:	693b      	ldr	r3, [r7, #16]
 8109e7c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8109e80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8109e82:	693b      	ldr	r3, [r7, #16]
 8109e84:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8109e88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8109e8a:	683b      	ldr	r3, [r7, #0]
 8109e8c:	695b      	ldr	r3, [r3, #20]
 8109e8e:	011b      	lsls	r3, r3, #4
 8109e90:	693a      	ldr	r2, [r7, #16]
 8109e92:	4313      	orrs	r3, r2
 8109e94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8109e96:	683b      	ldr	r3, [r7, #0]
 8109e98:	699b      	ldr	r3, [r3, #24]
 8109e9a:	011b      	lsls	r3, r3, #4
 8109e9c:	693a      	ldr	r2, [r7, #16]
 8109e9e:	4313      	orrs	r3, r2
 8109ea0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8109ea2:	687b      	ldr	r3, [r7, #4]
 8109ea4:	693a      	ldr	r2, [r7, #16]
 8109ea6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8109ea8:	687b      	ldr	r3, [r7, #4]
 8109eaa:	68fa      	ldr	r2, [r7, #12]
 8109eac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8109eae:	683b      	ldr	r3, [r7, #0]
 8109eb0:	685a      	ldr	r2, [r3, #4]
 8109eb2:	687b      	ldr	r3, [r7, #4]
 8109eb4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8109eb6:	687b      	ldr	r3, [r7, #4]
 8109eb8:	697a      	ldr	r2, [r7, #20]
 8109eba:	621a      	str	r2, [r3, #32]
}
 8109ebc:	bf00      	nop
 8109ebe:	371c      	adds	r7, #28
 8109ec0:	46bd      	mov	sp, r7
 8109ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109ec6:	4770      	bx	lr
 8109ec8:	40010000 	.word	0x40010000
 8109ecc:	40010400 	.word	0x40010400
 8109ed0:	40014000 	.word	0x40014000
 8109ed4:	40014400 	.word	0x40014400
 8109ed8:	40014800 	.word	0x40014800

08109edc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8109edc:	b480      	push	{r7}
 8109ede:	b087      	sub	sp, #28
 8109ee0:	af00      	add	r7, sp, #0
 8109ee2:	6078      	str	r0, [r7, #4]
 8109ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109ee6:	687b      	ldr	r3, [r7, #4]
 8109ee8:	6a1b      	ldr	r3, [r3, #32]
 8109eea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8109eec:	687b      	ldr	r3, [r7, #4]
 8109eee:	6a1b      	ldr	r3, [r3, #32]
 8109ef0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8109ef4:	687b      	ldr	r3, [r7, #4]
 8109ef6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109ef8:	687b      	ldr	r3, [r7, #4]
 8109efa:	685b      	ldr	r3, [r3, #4]
 8109efc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8109efe:	687b      	ldr	r3, [r7, #4]
 8109f00:	69db      	ldr	r3, [r3, #28]
 8109f02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8109f04:	68fb      	ldr	r3, [r7, #12]
 8109f06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8109f0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8109f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8109f10:	68fb      	ldr	r3, [r7, #12]
 8109f12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8109f16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8109f18:	683b      	ldr	r3, [r7, #0]
 8109f1a:	681b      	ldr	r3, [r3, #0]
 8109f1c:	021b      	lsls	r3, r3, #8
 8109f1e:	68fa      	ldr	r2, [r7, #12]
 8109f20:	4313      	orrs	r3, r2
 8109f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8109f24:	693b      	ldr	r3, [r7, #16]
 8109f26:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8109f2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8109f2c:	683b      	ldr	r3, [r7, #0]
 8109f2e:	689b      	ldr	r3, [r3, #8]
 8109f30:	031b      	lsls	r3, r3, #12
 8109f32:	693a      	ldr	r2, [r7, #16]
 8109f34:	4313      	orrs	r3, r2
 8109f36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8109f38:	687b      	ldr	r3, [r7, #4]
 8109f3a:	4a18      	ldr	r2, [pc, #96]	@ (8109f9c <TIM_OC4_SetConfig+0xc0>)
 8109f3c:	4293      	cmp	r3, r2
 8109f3e:	d00f      	beq.n	8109f60 <TIM_OC4_SetConfig+0x84>
 8109f40:	687b      	ldr	r3, [r7, #4]
 8109f42:	4a17      	ldr	r2, [pc, #92]	@ (8109fa0 <TIM_OC4_SetConfig+0xc4>)
 8109f44:	4293      	cmp	r3, r2
 8109f46:	d00b      	beq.n	8109f60 <TIM_OC4_SetConfig+0x84>
 8109f48:	687b      	ldr	r3, [r7, #4]
 8109f4a:	4a16      	ldr	r2, [pc, #88]	@ (8109fa4 <TIM_OC4_SetConfig+0xc8>)
 8109f4c:	4293      	cmp	r3, r2
 8109f4e:	d007      	beq.n	8109f60 <TIM_OC4_SetConfig+0x84>
 8109f50:	687b      	ldr	r3, [r7, #4]
 8109f52:	4a15      	ldr	r2, [pc, #84]	@ (8109fa8 <TIM_OC4_SetConfig+0xcc>)
 8109f54:	4293      	cmp	r3, r2
 8109f56:	d003      	beq.n	8109f60 <TIM_OC4_SetConfig+0x84>
 8109f58:	687b      	ldr	r3, [r7, #4]
 8109f5a:	4a14      	ldr	r2, [pc, #80]	@ (8109fac <TIM_OC4_SetConfig+0xd0>)
 8109f5c:	4293      	cmp	r3, r2
 8109f5e:	d109      	bne.n	8109f74 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8109f60:	697b      	ldr	r3, [r7, #20]
 8109f62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8109f66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8109f68:	683b      	ldr	r3, [r7, #0]
 8109f6a:	695b      	ldr	r3, [r3, #20]
 8109f6c:	019b      	lsls	r3, r3, #6
 8109f6e:	697a      	ldr	r2, [r7, #20]
 8109f70:	4313      	orrs	r3, r2
 8109f72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8109f74:	687b      	ldr	r3, [r7, #4]
 8109f76:	697a      	ldr	r2, [r7, #20]
 8109f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8109f7a:	687b      	ldr	r3, [r7, #4]
 8109f7c:	68fa      	ldr	r2, [r7, #12]
 8109f7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8109f80:	683b      	ldr	r3, [r7, #0]
 8109f82:	685a      	ldr	r2, [r3, #4]
 8109f84:	687b      	ldr	r3, [r7, #4]
 8109f86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8109f88:	687b      	ldr	r3, [r7, #4]
 8109f8a:	693a      	ldr	r2, [r7, #16]
 8109f8c:	621a      	str	r2, [r3, #32]
}
 8109f8e:	bf00      	nop
 8109f90:	371c      	adds	r7, #28
 8109f92:	46bd      	mov	sp, r7
 8109f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109f98:	4770      	bx	lr
 8109f9a:	bf00      	nop
 8109f9c:	40010000 	.word	0x40010000
 8109fa0:	40010400 	.word	0x40010400
 8109fa4:	40014000 	.word	0x40014000
 8109fa8:	40014400 	.word	0x40014400
 8109fac:	40014800 	.word	0x40014800

08109fb0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8109fb0:	b480      	push	{r7}
 8109fb2:	b087      	sub	sp, #28
 8109fb4:	af00      	add	r7, sp, #0
 8109fb6:	6078      	str	r0, [r7, #4]
 8109fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8109fba:	687b      	ldr	r3, [r7, #4]
 8109fbc:	6a1b      	ldr	r3, [r3, #32]
 8109fbe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8109fc0:	687b      	ldr	r3, [r7, #4]
 8109fc2:	6a1b      	ldr	r3, [r3, #32]
 8109fc4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8109fc8:	687b      	ldr	r3, [r7, #4]
 8109fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8109fcc:	687b      	ldr	r3, [r7, #4]
 8109fce:	685b      	ldr	r3, [r3, #4]
 8109fd0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8109fd2:	687b      	ldr	r3, [r7, #4]
 8109fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8109fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8109fd8:	68fb      	ldr	r3, [r7, #12]
 8109fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8109fde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8109fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8109fe4:	683b      	ldr	r3, [r7, #0]
 8109fe6:	681b      	ldr	r3, [r3, #0]
 8109fe8:	68fa      	ldr	r2, [r7, #12]
 8109fea:	4313      	orrs	r3, r2
 8109fec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8109fee:	693b      	ldr	r3, [r7, #16]
 8109ff0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8109ff4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8109ff6:	683b      	ldr	r3, [r7, #0]
 8109ff8:	689b      	ldr	r3, [r3, #8]
 8109ffa:	041b      	lsls	r3, r3, #16
 8109ffc:	693a      	ldr	r2, [r7, #16]
 8109ffe:	4313      	orrs	r3, r2
 810a000:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810a002:	687b      	ldr	r3, [r7, #4]
 810a004:	4a17      	ldr	r2, [pc, #92]	@ (810a064 <TIM_OC5_SetConfig+0xb4>)
 810a006:	4293      	cmp	r3, r2
 810a008:	d00f      	beq.n	810a02a <TIM_OC5_SetConfig+0x7a>
 810a00a:	687b      	ldr	r3, [r7, #4]
 810a00c:	4a16      	ldr	r2, [pc, #88]	@ (810a068 <TIM_OC5_SetConfig+0xb8>)
 810a00e:	4293      	cmp	r3, r2
 810a010:	d00b      	beq.n	810a02a <TIM_OC5_SetConfig+0x7a>
 810a012:	687b      	ldr	r3, [r7, #4]
 810a014:	4a15      	ldr	r2, [pc, #84]	@ (810a06c <TIM_OC5_SetConfig+0xbc>)
 810a016:	4293      	cmp	r3, r2
 810a018:	d007      	beq.n	810a02a <TIM_OC5_SetConfig+0x7a>
 810a01a:	687b      	ldr	r3, [r7, #4]
 810a01c:	4a14      	ldr	r2, [pc, #80]	@ (810a070 <TIM_OC5_SetConfig+0xc0>)
 810a01e:	4293      	cmp	r3, r2
 810a020:	d003      	beq.n	810a02a <TIM_OC5_SetConfig+0x7a>
 810a022:	687b      	ldr	r3, [r7, #4]
 810a024:	4a13      	ldr	r2, [pc, #76]	@ (810a074 <TIM_OC5_SetConfig+0xc4>)
 810a026:	4293      	cmp	r3, r2
 810a028:	d109      	bne.n	810a03e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 810a02a:	697b      	ldr	r3, [r7, #20]
 810a02c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 810a030:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 810a032:	683b      	ldr	r3, [r7, #0]
 810a034:	695b      	ldr	r3, [r3, #20]
 810a036:	021b      	lsls	r3, r3, #8
 810a038:	697a      	ldr	r2, [r7, #20]
 810a03a:	4313      	orrs	r3, r2
 810a03c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a03e:	687b      	ldr	r3, [r7, #4]
 810a040:	697a      	ldr	r2, [r7, #20]
 810a042:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810a044:	687b      	ldr	r3, [r7, #4]
 810a046:	68fa      	ldr	r2, [r7, #12]
 810a048:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 810a04a:	683b      	ldr	r3, [r7, #0]
 810a04c:	685a      	ldr	r2, [r3, #4]
 810a04e:	687b      	ldr	r3, [r7, #4]
 810a050:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a052:	687b      	ldr	r3, [r7, #4]
 810a054:	693a      	ldr	r2, [r7, #16]
 810a056:	621a      	str	r2, [r3, #32]
}
 810a058:	bf00      	nop
 810a05a:	371c      	adds	r7, #28
 810a05c:	46bd      	mov	sp, r7
 810a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a062:	4770      	bx	lr
 810a064:	40010000 	.word	0x40010000
 810a068:	40010400 	.word	0x40010400
 810a06c:	40014000 	.word	0x40014000
 810a070:	40014400 	.word	0x40014400
 810a074:	40014800 	.word	0x40014800

0810a078 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 810a078:	b480      	push	{r7}
 810a07a:	b087      	sub	sp, #28
 810a07c:	af00      	add	r7, sp, #0
 810a07e:	6078      	str	r0, [r7, #4]
 810a080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 810a082:	687b      	ldr	r3, [r7, #4]
 810a084:	6a1b      	ldr	r3, [r3, #32]
 810a086:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 810a088:	687b      	ldr	r3, [r7, #4]
 810a08a:	6a1b      	ldr	r3, [r3, #32]
 810a08c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 810a090:	687b      	ldr	r3, [r7, #4]
 810a092:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 810a094:	687b      	ldr	r3, [r7, #4]
 810a096:	685b      	ldr	r3, [r3, #4]
 810a098:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 810a09a:	687b      	ldr	r3, [r7, #4]
 810a09c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a09e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 810a0a0:	68fb      	ldr	r3, [r7, #12]
 810a0a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 810a0a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 810a0aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 810a0ac:	683b      	ldr	r3, [r7, #0]
 810a0ae:	681b      	ldr	r3, [r3, #0]
 810a0b0:	021b      	lsls	r3, r3, #8
 810a0b2:	68fa      	ldr	r2, [r7, #12]
 810a0b4:	4313      	orrs	r3, r2
 810a0b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 810a0b8:	693b      	ldr	r3, [r7, #16]
 810a0ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 810a0be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 810a0c0:	683b      	ldr	r3, [r7, #0]
 810a0c2:	689b      	ldr	r3, [r3, #8]
 810a0c4:	051b      	lsls	r3, r3, #20
 810a0c6:	693a      	ldr	r2, [r7, #16]
 810a0c8:	4313      	orrs	r3, r2
 810a0ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 810a0cc:	687b      	ldr	r3, [r7, #4]
 810a0ce:	4a18      	ldr	r2, [pc, #96]	@ (810a130 <TIM_OC6_SetConfig+0xb8>)
 810a0d0:	4293      	cmp	r3, r2
 810a0d2:	d00f      	beq.n	810a0f4 <TIM_OC6_SetConfig+0x7c>
 810a0d4:	687b      	ldr	r3, [r7, #4]
 810a0d6:	4a17      	ldr	r2, [pc, #92]	@ (810a134 <TIM_OC6_SetConfig+0xbc>)
 810a0d8:	4293      	cmp	r3, r2
 810a0da:	d00b      	beq.n	810a0f4 <TIM_OC6_SetConfig+0x7c>
 810a0dc:	687b      	ldr	r3, [r7, #4]
 810a0de:	4a16      	ldr	r2, [pc, #88]	@ (810a138 <TIM_OC6_SetConfig+0xc0>)
 810a0e0:	4293      	cmp	r3, r2
 810a0e2:	d007      	beq.n	810a0f4 <TIM_OC6_SetConfig+0x7c>
 810a0e4:	687b      	ldr	r3, [r7, #4]
 810a0e6:	4a15      	ldr	r2, [pc, #84]	@ (810a13c <TIM_OC6_SetConfig+0xc4>)
 810a0e8:	4293      	cmp	r3, r2
 810a0ea:	d003      	beq.n	810a0f4 <TIM_OC6_SetConfig+0x7c>
 810a0ec:	687b      	ldr	r3, [r7, #4]
 810a0ee:	4a14      	ldr	r2, [pc, #80]	@ (810a140 <TIM_OC6_SetConfig+0xc8>)
 810a0f0:	4293      	cmp	r3, r2
 810a0f2:	d109      	bne.n	810a108 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 810a0f4:	697b      	ldr	r3, [r7, #20]
 810a0f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 810a0fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 810a0fc:	683b      	ldr	r3, [r7, #0]
 810a0fe:	695b      	ldr	r3, [r3, #20]
 810a100:	029b      	lsls	r3, r3, #10
 810a102:	697a      	ldr	r2, [r7, #20]
 810a104:	4313      	orrs	r3, r2
 810a106:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 810a108:	687b      	ldr	r3, [r7, #4]
 810a10a:	697a      	ldr	r2, [r7, #20]
 810a10c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 810a10e:	687b      	ldr	r3, [r7, #4]
 810a110:	68fa      	ldr	r2, [r7, #12]
 810a112:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 810a114:	683b      	ldr	r3, [r7, #0]
 810a116:	685a      	ldr	r2, [r3, #4]
 810a118:	687b      	ldr	r3, [r7, #4]
 810a11a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 810a11c:	687b      	ldr	r3, [r7, #4]
 810a11e:	693a      	ldr	r2, [r7, #16]
 810a120:	621a      	str	r2, [r3, #32]
}
 810a122:	bf00      	nop
 810a124:	371c      	adds	r7, #28
 810a126:	46bd      	mov	sp, r7
 810a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a12c:	4770      	bx	lr
 810a12e:	bf00      	nop
 810a130:	40010000 	.word	0x40010000
 810a134:	40010400 	.word	0x40010400
 810a138:	40014000 	.word	0x40014000
 810a13c:	40014400 	.word	0x40014400
 810a140:	40014800 	.word	0x40014800

0810a144 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 810a144:	b480      	push	{r7}
 810a146:	b087      	sub	sp, #28
 810a148:	af00      	add	r7, sp, #0
 810a14a:	60f8      	str	r0, [r7, #12]
 810a14c:	60b9      	str	r1, [r7, #8]
 810a14e:	607a      	str	r2, [r7, #4]
 810a150:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 810a152:	68fb      	ldr	r3, [r7, #12]
 810a154:	6a1b      	ldr	r3, [r3, #32]
 810a156:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 810a158:	68fb      	ldr	r3, [r7, #12]
 810a15a:	6a1b      	ldr	r3, [r3, #32]
 810a15c:	f023 0201 	bic.w	r2, r3, #1
 810a160:	68fb      	ldr	r3, [r7, #12]
 810a162:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810a164:	68fb      	ldr	r3, [r7, #12]
 810a166:	699b      	ldr	r3, [r3, #24]
 810a168:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 810a16a:	68fb      	ldr	r3, [r7, #12]
 810a16c:	4a28      	ldr	r2, [pc, #160]	@ (810a210 <TIM_TI1_SetConfig+0xcc>)
 810a16e:	4293      	cmp	r3, r2
 810a170:	d01b      	beq.n	810a1aa <TIM_TI1_SetConfig+0x66>
 810a172:	68fb      	ldr	r3, [r7, #12]
 810a174:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810a178:	d017      	beq.n	810a1aa <TIM_TI1_SetConfig+0x66>
 810a17a:	68fb      	ldr	r3, [r7, #12]
 810a17c:	4a25      	ldr	r2, [pc, #148]	@ (810a214 <TIM_TI1_SetConfig+0xd0>)
 810a17e:	4293      	cmp	r3, r2
 810a180:	d013      	beq.n	810a1aa <TIM_TI1_SetConfig+0x66>
 810a182:	68fb      	ldr	r3, [r7, #12]
 810a184:	4a24      	ldr	r2, [pc, #144]	@ (810a218 <TIM_TI1_SetConfig+0xd4>)
 810a186:	4293      	cmp	r3, r2
 810a188:	d00f      	beq.n	810a1aa <TIM_TI1_SetConfig+0x66>
 810a18a:	68fb      	ldr	r3, [r7, #12]
 810a18c:	4a23      	ldr	r2, [pc, #140]	@ (810a21c <TIM_TI1_SetConfig+0xd8>)
 810a18e:	4293      	cmp	r3, r2
 810a190:	d00b      	beq.n	810a1aa <TIM_TI1_SetConfig+0x66>
 810a192:	68fb      	ldr	r3, [r7, #12]
 810a194:	4a22      	ldr	r2, [pc, #136]	@ (810a220 <TIM_TI1_SetConfig+0xdc>)
 810a196:	4293      	cmp	r3, r2
 810a198:	d007      	beq.n	810a1aa <TIM_TI1_SetConfig+0x66>
 810a19a:	68fb      	ldr	r3, [r7, #12]
 810a19c:	4a21      	ldr	r2, [pc, #132]	@ (810a224 <TIM_TI1_SetConfig+0xe0>)
 810a19e:	4293      	cmp	r3, r2
 810a1a0:	d003      	beq.n	810a1aa <TIM_TI1_SetConfig+0x66>
 810a1a2:	68fb      	ldr	r3, [r7, #12]
 810a1a4:	4a20      	ldr	r2, [pc, #128]	@ (810a228 <TIM_TI1_SetConfig+0xe4>)
 810a1a6:	4293      	cmp	r3, r2
 810a1a8:	d101      	bne.n	810a1ae <TIM_TI1_SetConfig+0x6a>
 810a1aa:	2301      	movs	r3, #1
 810a1ac:	e000      	b.n	810a1b0 <TIM_TI1_SetConfig+0x6c>
 810a1ae:	2300      	movs	r3, #0
 810a1b0:	2b00      	cmp	r3, #0
 810a1b2:	d008      	beq.n	810a1c6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 810a1b4:	697b      	ldr	r3, [r7, #20]
 810a1b6:	f023 0303 	bic.w	r3, r3, #3
 810a1ba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 810a1bc:	697a      	ldr	r2, [r7, #20]
 810a1be:	687b      	ldr	r3, [r7, #4]
 810a1c0:	4313      	orrs	r3, r2
 810a1c2:	617b      	str	r3, [r7, #20]
 810a1c4:	e003      	b.n	810a1ce <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 810a1c6:	697b      	ldr	r3, [r7, #20]
 810a1c8:	f043 0301 	orr.w	r3, r3, #1
 810a1cc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 810a1ce:	697b      	ldr	r3, [r7, #20]
 810a1d0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 810a1d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 810a1d6:	683b      	ldr	r3, [r7, #0]
 810a1d8:	011b      	lsls	r3, r3, #4
 810a1da:	b2db      	uxtb	r3, r3
 810a1dc:	697a      	ldr	r2, [r7, #20]
 810a1de:	4313      	orrs	r3, r2
 810a1e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 810a1e2:	693b      	ldr	r3, [r7, #16]
 810a1e4:	f023 030a 	bic.w	r3, r3, #10
 810a1e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 810a1ea:	68bb      	ldr	r3, [r7, #8]
 810a1ec:	f003 030a 	and.w	r3, r3, #10
 810a1f0:	693a      	ldr	r2, [r7, #16]
 810a1f2:	4313      	orrs	r3, r2
 810a1f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 810a1f6:	68fb      	ldr	r3, [r7, #12]
 810a1f8:	697a      	ldr	r2, [r7, #20]
 810a1fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810a1fc:	68fb      	ldr	r3, [r7, #12]
 810a1fe:	693a      	ldr	r2, [r7, #16]
 810a200:	621a      	str	r2, [r3, #32]
}
 810a202:	bf00      	nop
 810a204:	371c      	adds	r7, #28
 810a206:	46bd      	mov	sp, r7
 810a208:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a20c:	4770      	bx	lr
 810a20e:	bf00      	nop
 810a210:	40010000 	.word	0x40010000
 810a214:	40000400 	.word	0x40000400
 810a218:	40000800 	.word	0x40000800
 810a21c:	40000c00 	.word	0x40000c00
 810a220:	40010400 	.word	0x40010400
 810a224:	40001800 	.word	0x40001800
 810a228:	40014000 	.word	0x40014000

0810a22c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810a22c:	b480      	push	{r7}
 810a22e:	b087      	sub	sp, #28
 810a230:	af00      	add	r7, sp, #0
 810a232:	60f8      	str	r0, [r7, #12]
 810a234:	60b9      	str	r1, [r7, #8]
 810a236:	607a      	str	r2, [r7, #4]
 810a238:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 810a23a:	68fb      	ldr	r3, [r7, #12]
 810a23c:	6a1b      	ldr	r3, [r3, #32]
 810a23e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 810a240:	68fb      	ldr	r3, [r7, #12]
 810a242:	6a1b      	ldr	r3, [r3, #32]
 810a244:	f023 0210 	bic.w	r2, r3, #16
 810a248:	68fb      	ldr	r3, [r7, #12]
 810a24a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 810a24c:	68fb      	ldr	r3, [r7, #12]
 810a24e:	699b      	ldr	r3, [r3, #24]
 810a250:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 810a252:	693b      	ldr	r3, [r7, #16]
 810a254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810a258:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 810a25a:	687b      	ldr	r3, [r7, #4]
 810a25c:	021b      	lsls	r3, r3, #8
 810a25e:	693a      	ldr	r2, [r7, #16]
 810a260:	4313      	orrs	r3, r2
 810a262:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 810a264:	693b      	ldr	r3, [r7, #16]
 810a266:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 810a26a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 810a26c:	683b      	ldr	r3, [r7, #0]
 810a26e:	031b      	lsls	r3, r3, #12
 810a270:	b29b      	uxth	r3, r3
 810a272:	693a      	ldr	r2, [r7, #16]
 810a274:	4313      	orrs	r3, r2
 810a276:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 810a278:	697b      	ldr	r3, [r7, #20]
 810a27a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 810a27e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 810a280:	68bb      	ldr	r3, [r7, #8]
 810a282:	011b      	lsls	r3, r3, #4
 810a284:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 810a288:	697a      	ldr	r2, [r7, #20]
 810a28a:	4313      	orrs	r3, r2
 810a28c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 810a28e:	68fb      	ldr	r3, [r7, #12]
 810a290:	693a      	ldr	r2, [r7, #16]
 810a292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 810a294:	68fb      	ldr	r3, [r7, #12]
 810a296:	697a      	ldr	r2, [r7, #20]
 810a298:	621a      	str	r2, [r3, #32]
}
 810a29a:	bf00      	nop
 810a29c:	371c      	adds	r7, #28
 810a29e:	46bd      	mov	sp, r7
 810a2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a2a4:	4770      	bx	lr

0810a2a6 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810a2a6:	b480      	push	{r7}
 810a2a8:	b087      	sub	sp, #28
 810a2aa:	af00      	add	r7, sp, #0
 810a2ac:	60f8      	str	r0, [r7, #12]
 810a2ae:	60b9      	str	r1, [r7, #8]
 810a2b0:	607a      	str	r2, [r7, #4]
 810a2b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 810a2b4:	68fb      	ldr	r3, [r7, #12]
 810a2b6:	6a1b      	ldr	r3, [r3, #32]
 810a2b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 810a2ba:	68fb      	ldr	r3, [r7, #12]
 810a2bc:	6a1b      	ldr	r3, [r3, #32]
 810a2be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 810a2c2:	68fb      	ldr	r3, [r7, #12]
 810a2c4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 810a2c6:	68fb      	ldr	r3, [r7, #12]
 810a2c8:	69db      	ldr	r3, [r3, #28]
 810a2ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 810a2cc:	693b      	ldr	r3, [r7, #16]
 810a2ce:	f023 0303 	bic.w	r3, r3, #3
 810a2d2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 810a2d4:	693a      	ldr	r2, [r7, #16]
 810a2d6:	687b      	ldr	r3, [r7, #4]
 810a2d8:	4313      	orrs	r3, r2
 810a2da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 810a2dc:	693b      	ldr	r3, [r7, #16]
 810a2de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 810a2e2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 810a2e4:	683b      	ldr	r3, [r7, #0]
 810a2e6:	011b      	lsls	r3, r3, #4
 810a2e8:	b2db      	uxtb	r3, r3
 810a2ea:	693a      	ldr	r2, [r7, #16]
 810a2ec:	4313      	orrs	r3, r2
 810a2ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 810a2f0:	697b      	ldr	r3, [r7, #20]
 810a2f2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 810a2f6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 810a2f8:	68bb      	ldr	r3, [r7, #8]
 810a2fa:	021b      	lsls	r3, r3, #8
 810a2fc:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 810a300:	697a      	ldr	r2, [r7, #20]
 810a302:	4313      	orrs	r3, r2
 810a304:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 810a306:	68fb      	ldr	r3, [r7, #12]
 810a308:	693a      	ldr	r2, [r7, #16]
 810a30a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 810a30c:	68fb      	ldr	r3, [r7, #12]
 810a30e:	697a      	ldr	r2, [r7, #20]
 810a310:	621a      	str	r2, [r3, #32]
}
 810a312:	bf00      	nop
 810a314:	371c      	adds	r7, #28
 810a316:	46bd      	mov	sp, r7
 810a318:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a31c:	4770      	bx	lr

0810a31e <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 810a31e:	b480      	push	{r7}
 810a320:	b087      	sub	sp, #28
 810a322:	af00      	add	r7, sp, #0
 810a324:	60f8      	str	r0, [r7, #12]
 810a326:	60b9      	str	r1, [r7, #8]
 810a328:	607a      	str	r2, [r7, #4]
 810a32a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 810a32c:	68fb      	ldr	r3, [r7, #12]
 810a32e:	6a1b      	ldr	r3, [r3, #32]
 810a330:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 810a332:	68fb      	ldr	r3, [r7, #12]
 810a334:	6a1b      	ldr	r3, [r3, #32]
 810a336:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 810a33a:	68fb      	ldr	r3, [r7, #12]
 810a33c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 810a33e:	68fb      	ldr	r3, [r7, #12]
 810a340:	69db      	ldr	r3, [r3, #28]
 810a342:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 810a344:	693b      	ldr	r3, [r7, #16]
 810a346:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810a34a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 810a34c:	687b      	ldr	r3, [r7, #4]
 810a34e:	021b      	lsls	r3, r3, #8
 810a350:	693a      	ldr	r2, [r7, #16]
 810a352:	4313      	orrs	r3, r2
 810a354:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 810a356:	693b      	ldr	r3, [r7, #16]
 810a358:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 810a35c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 810a35e:	683b      	ldr	r3, [r7, #0]
 810a360:	031b      	lsls	r3, r3, #12
 810a362:	b29b      	uxth	r3, r3
 810a364:	693a      	ldr	r2, [r7, #16]
 810a366:	4313      	orrs	r3, r2
 810a368:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 810a36a:	697b      	ldr	r3, [r7, #20]
 810a36c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 810a370:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 810a372:	68bb      	ldr	r3, [r7, #8]
 810a374:	031b      	lsls	r3, r3, #12
 810a376:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 810a37a:	697a      	ldr	r2, [r7, #20]
 810a37c:	4313      	orrs	r3, r2
 810a37e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 810a380:	68fb      	ldr	r3, [r7, #12]
 810a382:	693a      	ldr	r2, [r7, #16]
 810a384:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 810a386:	68fb      	ldr	r3, [r7, #12]
 810a388:	697a      	ldr	r2, [r7, #20]
 810a38a:	621a      	str	r2, [r3, #32]
}
 810a38c:	bf00      	nop
 810a38e:	371c      	adds	r7, #28
 810a390:	46bd      	mov	sp, r7
 810a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a396:	4770      	bx	lr

0810a398 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 810a398:	b480      	push	{r7}
 810a39a:	b085      	sub	sp, #20
 810a39c:	af00      	add	r7, sp, #0
 810a39e:	6078      	str	r0, [r7, #4]
 810a3a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 810a3a2:	687b      	ldr	r3, [r7, #4]
 810a3a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810a3a8:	2b01      	cmp	r3, #1
 810a3aa:	d101      	bne.n	810a3b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 810a3ac:	2302      	movs	r3, #2
 810a3ae:	e06d      	b.n	810a48c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 810a3b0:	687b      	ldr	r3, [r7, #4]
 810a3b2:	2201      	movs	r2, #1
 810a3b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 810a3b8:	687b      	ldr	r3, [r7, #4]
 810a3ba:	2202      	movs	r2, #2
 810a3bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 810a3c0:	687b      	ldr	r3, [r7, #4]
 810a3c2:	681b      	ldr	r3, [r3, #0]
 810a3c4:	685b      	ldr	r3, [r3, #4]
 810a3c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 810a3c8:	687b      	ldr	r3, [r7, #4]
 810a3ca:	681b      	ldr	r3, [r3, #0]
 810a3cc:	689b      	ldr	r3, [r3, #8]
 810a3ce:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 810a3d0:	687b      	ldr	r3, [r7, #4]
 810a3d2:	681b      	ldr	r3, [r3, #0]
 810a3d4:	4a30      	ldr	r2, [pc, #192]	@ (810a498 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810a3d6:	4293      	cmp	r3, r2
 810a3d8:	d004      	beq.n	810a3e4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 810a3da:	687b      	ldr	r3, [r7, #4]
 810a3dc:	681b      	ldr	r3, [r3, #0]
 810a3de:	4a2f      	ldr	r2, [pc, #188]	@ (810a49c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810a3e0:	4293      	cmp	r3, r2
 810a3e2:	d108      	bne.n	810a3f6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 810a3e4:	68fb      	ldr	r3, [r7, #12]
 810a3e6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 810a3ea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 810a3ec:	683b      	ldr	r3, [r7, #0]
 810a3ee:	685b      	ldr	r3, [r3, #4]
 810a3f0:	68fa      	ldr	r2, [r7, #12]
 810a3f2:	4313      	orrs	r3, r2
 810a3f4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 810a3f6:	68fb      	ldr	r3, [r7, #12]
 810a3f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 810a3fc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 810a3fe:	683b      	ldr	r3, [r7, #0]
 810a400:	681b      	ldr	r3, [r3, #0]
 810a402:	68fa      	ldr	r2, [r7, #12]
 810a404:	4313      	orrs	r3, r2
 810a406:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 810a408:	687b      	ldr	r3, [r7, #4]
 810a40a:	681b      	ldr	r3, [r3, #0]
 810a40c:	68fa      	ldr	r2, [r7, #12]
 810a40e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810a410:	687b      	ldr	r3, [r7, #4]
 810a412:	681b      	ldr	r3, [r3, #0]
 810a414:	4a20      	ldr	r2, [pc, #128]	@ (810a498 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 810a416:	4293      	cmp	r3, r2
 810a418:	d022      	beq.n	810a460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a41a:	687b      	ldr	r3, [r7, #4]
 810a41c:	681b      	ldr	r3, [r3, #0]
 810a41e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810a422:	d01d      	beq.n	810a460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a424:	687b      	ldr	r3, [r7, #4]
 810a426:	681b      	ldr	r3, [r3, #0]
 810a428:	4a1d      	ldr	r2, [pc, #116]	@ (810a4a0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 810a42a:	4293      	cmp	r3, r2
 810a42c:	d018      	beq.n	810a460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a42e:	687b      	ldr	r3, [r7, #4]
 810a430:	681b      	ldr	r3, [r3, #0]
 810a432:	4a1c      	ldr	r2, [pc, #112]	@ (810a4a4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 810a434:	4293      	cmp	r3, r2
 810a436:	d013      	beq.n	810a460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a438:	687b      	ldr	r3, [r7, #4]
 810a43a:	681b      	ldr	r3, [r3, #0]
 810a43c:	4a1a      	ldr	r2, [pc, #104]	@ (810a4a8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 810a43e:	4293      	cmp	r3, r2
 810a440:	d00e      	beq.n	810a460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a442:	687b      	ldr	r3, [r7, #4]
 810a444:	681b      	ldr	r3, [r3, #0]
 810a446:	4a15      	ldr	r2, [pc, #84]	@ (810a49c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 810a448:	4293      	cmp	r3, r2
 810a44a:	d009      	beq.n	810a460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a44c:	687b      	ldr	r3, [r7, #4]
 810a44e:	681b      	ldr	r3, [r3, #0]
 810a450:	4a16      	ldr	r2, [pc, #88]	@ (810a4ac <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 810a452:	4293      	cmp	r3, r2
 810a454:	d004      	beq.n	810a460 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 810a456:	687b      	ldr	r3, [r7, #4]
 810a458:	681b      	ldr	r3, [r3, #0]
 810a45a:	4a15      	ldr	r2, [pc, #84]	@ (810a4b0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 810a45c:	4293      	cmp	r3, r2
 810a45e:	d10c      	bne.n	810a47a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 810a460:	68bb      	ldr	r3, [r7, #8]
 810a462:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810a466:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 810a468:	683b      	ldr	r3, [r7, #0]
 810a46a:	689b      	ldr	r3, [r3, #8]
 810a46c:	68ba      	ldr	r2, [r7, #8]
 810a46e:	4313      	orrs	r3, r2
 810a470:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 810a472:	687b      	ldr	r3, [r7, #4]
 810a474:	681b      	ldr	r3, [r3, #0]
 810a476:	68ba      	ldr	r2, [r7, #8]
 810a478:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 810a47a:	687b      	ldr	r3, [r7, #4]
 810a47c:	2201      	movs	r2, #1
 810a47e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 810a482:	687b      	ldr	r3, [r7, #4]
 810a484:	2200      	movs	r2, #0
 810a486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 810a48a:	2300      	movs	r3, #0
}
 810a48c:	4618      	mov	r0, r3
 810a48e:	3714      	adds	r7, #20
 810a490:	46bd      	mov	sp, r7
 810a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a496:	4770      	bx	lr
 810a498:	40010000 	.word	0x40010000
 810a49c:	40010400 	.word	0x40010400
 810a4a0:	40000400 	.word	0x40000400
 810a4a4:	40000800 	.word	0x40000800
 810a4a8:	40000c00 	.word	0x40000c00
 810a4ac:	40001800 	.word	0x40001800
 810a4b0:	40014000 	.word	0x40014000

0810a4b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 810a4b4:	b480      	push	{r7}
 810a4b6:	b085      	sub	sp, #20
 810a4b8:	af00      	add	r7, sp, #0
 810a4ba:	6078      	str	r0, [r7, #4]
 810a4bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 810a4be:	2300      	movs	r3, #0
 810a4c0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 810a4c2:	687b      	ldr	r3, [r7, #4]
 810a4c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810a4c8:	2b01      	cmp	r3, #1
 810a4ca:	d101      	bne.n	810a4d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 810a4cc:	2302      	movs	r3, #2
 810a4ce:	e065      	b.n	810a59c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 810a4d0:	687b      	ldr	r3, [r7, #4]
 810a4d2:	2201      	movs	r2, #1
 810a4d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 810a4d8:	68fb      	ldr	r3, [r7, #12]
 810a4da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 810a4de:	683b      	ldr	r3, [r7, #0]
 810a4e0:	68db      	ldr	r3, [r3, #12]
 810a4e2:	4313      	orrs	r3, r2
 810a4e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 810a4e6:	68fb      	ldr	r3, [r7, #12]
 810a4e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 810a4ec:	683b      	ldr	r3, [r7, #0]
 810a4ee:	689b      	ldr	r3, [r3, #8]
 810a4f0:	4313      	orrs	r3, r2
 810a4f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 810a4f4:	68fb      	ldr	r3, [r7, #12]
 810a4f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 810a4fa:	683b      	ldr	r3, [r7, #0]
 810a4fc:	685b      	ldr	r3, [r3, #4]
 810a4fe:	4313      	orrs	r3, r2
 810a500:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 810a502:	68fb      	ldr	r3, [r7, #12]
 810a504:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 810a508:	683b      	ldr	r3, [r7, #0]
 810a50a:	681b      	ldr	r3, [r3, #0]
 810a50c:	4313      	orrs	r3, r2
 810a50e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 810a510:	68fb      	ldr	r3, [r7, #12]
 810a512:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 810a516:	683b      	ldr	r3, [r7, #0]
 810a518:	691b      	ldr	r3, [r3, #16]
 810a51a:	4313      	orrs	r3, r2
 810a51c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 810a51e:	68fb      	ldr	r3, [r7, #12]
 810a520:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 810a524:	683b      	ldr	r3, [r7, #0]
 810a526:	695b      	ldr	r3, [r3, #20]
 810a528:	4313      	orrs	r3, r2
 810a52a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 810a52c:	68fb      	ldr	r3, [r7, #12]
 810a52e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 810a532:	683b      	ldr	r3, [r7, #0]
 810a534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a536:	4313      	orrs	r3, r2
 810a538:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 810a53a:	68fb      	ldr	r3, [r7, #12]
 810a53c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 810a540:	683b      	ldr	r3, [r7, #0]
 810a542:	699b      	ldr	r3, [r3, #24]
 810a544:	041b      	lsls	r3, r3, #16
 810a546:	4313      	orrs	r3, r2
 810a548:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 810a54a:	687b      	ldr	r3, [r7, #4]
 810a54c:	681b      	ldr	r3, [r3, #0]
 810a54e:	4a16      	ldr	r2, [pc, #88]	@ (810a5a8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 810a550:	4293      	cmp	r3, r2
 810a552:	d004      	beq.n	810a55e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 810a554:	687b      	ldr	r3, [r7, #4]
 810a556:	681b      	ldr	r3, [r3, #0]
 810a558:	4a14      	ldr	r2, [pc, #80]	@ (810a5ac <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 810a55a:	4293      	cmp	r3, r2
 810a55c:	d115      	bne.n	810a58a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 810a55e:	68fb      	ldr	r3, [r7, #12]
 810a560:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 810a564:	683b      	ldr	r3, [r7, #0]
 810a566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810a568:	051b      	lsls	r3, r3, #20
 810a56a:	4313      	orrs	r3, r2
 810a56c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 810a56e:	68fb      	ldr	r3, [r7, #12]
 810a570:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 810a574:	683b      	ldr	r3, [r7, #0]
 810a576:	69db      	ldr	r3, [r3, #28]
 810a578:	4313      	orrs	r3, r2
 810a57a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 810a57c:	68fb      	ldr	r3, [r7, #12]
 810a57e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 810a582:	683b      	ldr	r3, [r7, #0]
 810a584:	6a1b      	ldr	r3, [r3, #32]
 810a586:	4313      	orrs	r3, r2
 810a588:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 810a58a:	687b      	ldr	r3, [r7, #4]
 810a58c:	681b      	ldr	r3, [r3, #0]
 810a58e:	68fa      	ldr	r2, [r7, #12]
 810a590:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 810a592:	687b      	ldr	r3, [r7, #4]
 810a594:	2200      	movs	r2, #0
 810a596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 810a59a:	2300      	movs	r3, #0
}
 810a59c:	4618      	mov	r0, r3
 810a59e:	3714      	adds	r7, #20
 810a5a0:	46bd      	mov	sp, r7
 810a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 810a5a6:	4770      	bx	lr
 810a5a8:	40010000 	.word	0x40010000
 810a5ac:	40010400 	.word	0x40010400

0810a5b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 810a5b0:	b580      	push	{r7, lr}
 810a5b2:	b082      	sub	sp, #8
 810a5b4:	af00      	add	r7, sp, #0
 810a5b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 810a5b8:	687b      	ldr	r3, [r7, #4]
 810a5ba:	2b00      	cmp	r3, #0
 810a5bc:	d101      	bne.n	810a5c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 810a5be:	2301      	movs	r3, #1
 810a5c0:	e042      	b.n	810a648 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 810a5c2:	687b      	ldr	r3, [r7, #4]
 810a5c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 810a5c8:	2b00      	cmp	r3, #0
 810a5ca:	d106      	bne.n	810a5da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 810a5cc:	687b      	ldr	r3, [r7, #4]
 810a5ce:	2200      	movs	r2, #0
 810a5d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 810a5d4:	6878      	ldr	r0, [r7, #4]
 810a5d6:	f7f7 fc17 	bl	8101e08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810a5da:	687b      	ldr	r3, [r7, #4]
 810a5dc:	2224      	movs	r2, #36	@ 0x24
 810a5de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 810a5e2:	687b      	ldr	r3, [r7, #4]
 810a5e4:	681b      	ldr	r3, [r3, #0]
 810a5e6:	681a      	ldr	r2, [r3, #0]
 810a5e8:	687b      	ldr	r3, [r7, #4]
 810a5ea:	681b      	ldr	r3, [r3, #0]
 810a5ec:	f022 0201 	bic.w	r2, r2, #1
 810a5f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 810a5f2:	687b      	ldr	r3, [r7, #4]
 810a5f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810a5f6:	2b00      	cmp	r3, #0
 810a5f8:	d002      	beq.n	810a600 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 810a5fa:	6878      	ldr	r0, [r7, #4]
 810a5fc:	f000 fd90 	bl	810b120 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 810a600:	6878      	ldr	r0, [r7, #4]
 810a602:	f000 f825 	bl	810a650 <UART_SetConfig>
 810a606:	4603      	mov	r3, r0
 810a608:	2b01      	cmp	r3, #1
 810a60a:	d101      	bne.n	810a610 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 810a60c:	2301      	movs	r3, #1
 810a60e:	e01b      	b.n	810a648 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 810a610:	687b      	ldr	r3, [r7, #4]
 810a612:	681b      	ldr	r3, [r3, #0]
 810a614:	685a      	ldr	r2, [r3, #4]
 810a616:	687b      	ldr	r3, [r7, #4]
 810a618:	681b      	ldr	r3, [r3, #0]
 810a61a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 810a61e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 810a620:	687b      	ldr	r3, [r7, #4]
 810a622:	681b      	ldr	r3, [r3, #0]
 810a624:	689a      	ldr	r2, [r3, #8]
 810a626:	687b      	ldr	r3, [r7, #4]
 810a628:	681b      	ldr	r3, [r3, #0]
 810a62a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 810a62e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 810a630:	687b      	ldr	r3, [r7, #4]
 810a632:	681b      	ldr	r3, [r3, #0]
 810a634:	681a      	ldr	r2, [r3, #0]
 810a636:	687b      	ldr	r3, [r7, #4]
 810a638:	681b      	ldr	r3, [r3, #0]
 810a63a:	f042 0201 	orr.w	r2, r2, #1
 810a63e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 810a640:	6878      	ldr	r0, [r7, #4]
 810a642:	f000 fe0f 	bl	810b264 <UART_CheckIdleState>
 810a646:	4603      	mov	r3, r0
}
 810a648:	4618      	mov	r0, r3
 810a64a:	3708      	adds	r7, #8
 810a64c:	46bd      	mov	sp, r7
 810a64e:	bd80      	pop	{r7, pc}

0810a650 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 810a650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 810a654:	b092      	sub	sp, #72	@ 0x48
 810a656:	af00      	add	r7, sp, #0
 810a658:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 810a65a:	2300      	movs	r3, #0
 810a65c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 810a660:	697b      	ldr	r3, [r7, #20]
 810a662:	689a      	ldr	r2, [r3, #8]
 810a664:	697b      	ldr	r3, [r7, #20]
 810a666:	691b      	ldr	r3, [r3, #16]
 810a668:	431a      	orrs	r2, r3
 810a66a:	697b      	ldr	r3, [r7, #20]
 810a66c:	695b      	ldr	r3, [r3, #20]
 810a66e:	431a      	orrs	r2, r3
 810a670:	697b      	ldr	r3, [r7, #20]
 810a672:	69db      	ldr	r3, [r3, #28]
 810a674:	4313      	orrs	r3, r2
 810a676:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 810a678:	697b      	ldr	r3, [r7, #20]
 810a67a:	681b      	ldr	r3, [r3, #0]
 810a67c:	681a      	ldr	r2, [r3, #0]
 810a67e:	4bbd      	ldr	r3, [pc, #756]	@ (810a974 <UART_SetConfig+0x324>)
 810a680:	4013      	ands	r3, r2
 810a682:	697a      	ldr	r2, [r7, #20]
 810a684:	6812      	ldr	r2, [r2, #0]
 810a686:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 810a688:	430b      	orrs	r3, r1
 810a68a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 810a68c:	697b      	ldr	r3, [r7, #20]
 810a68e:	681b      	ldr	r3, [r3, #0]
 810a690:	685b      	ldr	r3, [r3, #4]
 810a692:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 810a696:	697b      	ldr	r3, [r7, #20]
 810a698:	68da      	ldr	r2, [r3, #12]
 810a69a:	697b      	ldr	r3, [r7, #20]
 810a69c:	681b      	ldr	r3, [r3, #0]
 810a69e:	430a      	orrs	r2, r1
 810a6a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 810a6a2:	697b      	ldr	r3, [r7, #20]
 810a6a4:	699b      	ldr	r3, [r3, #24]
 810a6a6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 810a6a8:	697b      	ldr	r3, [r7, #20]
 810a6aa:	681b      	ldr	r3, [r3, #0]
 810a6ac:	4ab2      	ldr	r2, [pc, #712]	@ (810a978 <UART_SetConfig+0x328>)
 810a6ae:	4293      	cmp	r3, r2
 810a6b0:	d004      	beq.n	810a6bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 810a6b2:	697b      	ldr	r3, [r7, #20]
 810a6b4:	6a1b      	ldr	r3, [r3, #32]
 810a6b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810a6b8:	4313      	orrs	r3, r2
 810a6ba:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 810a6bc:	697b      	ldr	r3, [r7, #20]
 810a6be:	681b      	ldr	r3, [r3, #0]
 810a6c0:	689b      	ldr	r3, [r3, #8]
 810a6c2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 810a6c6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 810a6ca:	697a      	ldr	r2, [r7, #20]
 810a6cc:	6812      	ldr	r2, [r2, #0]
 810a6ce:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 810a6d0:	430b      	orrs	r3, r1
 810a6d2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 810a6d4:	697b      	ldr	r3, [r7, #20]
 810a6d6:	681b      	ldr	r3, [r3, #0]
 810a6d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810a6da:	f023 010f 	bic.w	r1, r3, #15
 810a6de:	697b      	ldr	r3, [r7, #20]
 810a6e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 810a6e2:	697b      	ldr	r3, [r7, #20]
 810a6e4:	681b      	ldr	r3, [r3, #0]
 810a6e6:	430a      	orrs	r2, r1
 810a6e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 810a6ea:	697b      	ldr	r3, [r7, #20]
 810a6ec:	681b      	ldr	r3, [r3, #0]
 810a6ee:	4aa3      	ldr	r2, [pc, #652]	@ (810a97c <UART_SetConfig+0x32c>)
 810a6f0:	4293      	cmp	r3, r2
 810a6f2:	d177      	bne.n	810a7e4 <UART_SetConfig+0x194>
 810a6f4:	4ba2      	ldr	r3, [pc, #648]	@ (810a980 <UART_SetConfig+0x330>)
 810a6f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a6f8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810a6fc:	2b28      	cmp	r3, #40	@ 0x28
 810a6fe:	d86d      	bhi.n	810a7dc <UART_SetConfig+0x18c>
 810a700:	a201      	add	r2, pc, #4	@ (adr r2, 810a708 <UART_SetConfig+0xb8>)
 810a702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a706:	bf00      	nop
 810a708:	0810a7ad 	.word	0x0810a7ad
 810a70c:	0810a7dd 	.word	0x0810a7dd
 810a710:	0810a7dd 	.word	0x0810a7dd
 810a714:	0810a7dd 	.word	0x0810a7dd
 810a718:	0810a7dd 	.word	0x0810a7dd
 810a71c:	0810a7dd 	.word	0x0810a7dd
 810a720:	0810a7dd 	.word	0x0810a7dd
 810a724:	0810a7dd 	.word	0x0810a7dd
 810a728:	0810a7b5 	.word	0x0810a7b5
 810a72c:	0810a7dd 	.word	0x0810a7dd
 810a730:	0810a7dd 	.word	0x0810a7dd
 810a734:	0810a7dd 	.word	0x0810a7dd
 810a738:	0810a7dd 	.word	0x0810a7dd
 810a73c:	0810a7dd 	.word	0x0810a7dd
 810a740:	0810a7dd 	.word	0x0810a7dd
 810a744:	0810a7dd 	.word	0x0810a7dd
 810a748:	0810a7bd 	.word	0x0810a7bd
 810a74c:	0810a7dd 	.word	0x0810a7dd
 810a750:	0810a7dd 	.word	0x0810a7dd
 810a754:	0810a7dd 	.word	0x0810a7dd
 810a758:	0810a7dd 	.word	0x0810a7dd
 810a75c:	0810a7dd 	.word	0x0810a7dd
 810a760:	0810a7dd 	.word	0x0810a7dd
 810a764:	0810a7dd 	.word	0x0810a7dd
 810a768:	0810a7c5 	.word	0x0810a7c5
 810a76c:	0810a7dd 	.word	0x0810a7dd
 810a770:	0810a7dd 	.word	0x0810a7dd
 810a774:	0810a7dd 	.word	0x0810a7dd
 810a778:	0810a7dd 	.word	0x0810a7dd
 810a77c:	0810a7dd 	.word	0x0810a7dd
 810a780:	0810a7dd 	.word	0x0810a7dd
 810a784:	0810a7dd 	.word	0x0810a7dd
 810a788:	0810a7cd 	.word	0x0810a7cd
 810a78c:	0810a7dd 	.word	0x0810a7dd
 810a790:	0810a7dd 	.word	0x0810a7dd
 810a794:	0810a7dd 	.word	0x0810a7dd
 810a798:	0810a7dd 	.word	0x0810a7dd
 810a79c:	0810a7dd 	.word	0x0810a7dd
 810a7a0:	0810a7dd 	.word	0x0810a7dd
 810a7a4:	0810a7dd 	.word	0x0810a7dd
 810a7a8:	0810a7d5 	.word	0x0810a7d5
 810a7ac:	2301      	movs	r3, #1
 810a7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a7b2:	e220      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a7b4:	2304      	movs	r3, #4
 810a7b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a7ba:	e21c      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a7bc:	2308      	movs	r3, #8
 810a7be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a7c2:	e218      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a7c4:	2310      	movs	r3, #16
 810a7c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a7ca:	e214      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a7cc:	2320      	movs	r3, #32
 810a7ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a7d2:	e210      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a7d4:	2340      	movs	r3, #64	@ 0x40
 810a7d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a7da:	e20c      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a7dc:	2380      	movs	r3, #128	@ 0x80
 810a7de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a7e2:	e208      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a7e4:	697b      	ldr	r3, [r7, #20]
 810a7e6:	681b      	ldr	r3, [r3, #0]
 810a7e8:	4a66      	ldr	r2, [pc, #408]	@ (810a984 <UART_SetConfig+0x334>)
 810a7ea:	4293      	cmp	r3, r2
 810a7ec:	d130      	bne.n	810a850 <UART_SetConfig+0x200>
 810a7ee:	4b64      	ldr	r3, [pc, #400]	@ (810a980 <UART_SetConfig+0x330>)
 810a7f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a7f2:	f003 0307 	and.w	r3, r3, #7
 810a7f6:	2b05      	cmp	r3, #5
 810a7f8:	d826      	bhi.n	810a848 <UART_SetConfig+0x1f8>
 810a7fa:	a201      	add	r2, pc, #4	@ (adr r2, 810a800 <UART_SetConfig+0x1b0>)
 810a7fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a800:	0810a819 	.word	0x0810a819
 810a804:	0810a821 	.word	0x0810a821
 810a808:	0810a829 	.word	0x0810a829
 810a80c:	0810a831 	.word	0x0810a831
 810a810:	0810a839 	.word	0x0810a839
 810a814:	0810a841 	.word	0x0810a841
 810a818:	2300      	movs	r3, #0
 810a81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a81e:	e1ea      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a820:	2304      	movs	r3, #4
 810a822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a826:	e1e6      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a828:	2308      	movs	r3, #8
 810a82a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a82e:	e1e2      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a830:	2310      	movs	r3, #16
 810a832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a836:	e1de      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a838:	2320      	movs	r3, #32
 810a83a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a83e:	e1da      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a840:	2340      	movs	r3, #64	@ 0x40
 810a842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a846:	e1d6      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a848:	2380      	movs	r3, #128	@ 0x80
 810a84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a84e:	e1d2      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a850:	697b      	ldr	r3, [r7, #20]
 810a852:	681b      	ldr	r3, [r3, #0]
 810a854:	4a4c      	ldr	r2, [pc, #304]	@ (810a988 <UART_SetConfig+0x338>)
 810a856:	4293      	cmp	r3, r2
 810a858:	d130      	bne.n	810a8bc <UART_SetConfig+0x26c>
 810a85a:	4b49      	ldr	r3, [pc, #292]	@ (810a980 <UART_SetConfig+0x330>)
 810a85c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a85e:	f003 0307 	and.w	r3, r3, #7
 810a862:	2b05      	cmp	r3, #5
 810a864:	d826      	bhi.n	810a8b4 <UART_SetConfig+0x264>
 810a866:	a201      	add	r2, pc, #4	@ (adr r2, 810a86c <UART_SetConfig+0x21c>)
 810a868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a86c:	0810a885 	.word	0x0810a885
 810a870:	0810a88d 	.word	0x0810a88d
 810a874:	0810a895 	.word	0x0810a895
 810a878:	0810a89d 	.word	0x0810a89d
 810a87c:	0810a8a5 	.word	0x0810a8a5
 810a880:	0810a8ad 	.word	0x0810a8ad
 810a884:	2300      	movs	r3, #0
 810a886:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a88a:	e1b4      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a88c:	2304      	movs	r3, #4
 810a88e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a892:	e1b0      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a894:	2308      	movs	r3, #8
 810a896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a89a:	e1ac      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a89c:	2310      	movs	r3, #16
 810a89e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a8a2:	e1a8      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a8a4:	2320      	movs	r3, #32
 810a8a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a8aa:	e1a4      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a8ac:	2340      	movs	r3, #64	@ 0x40
 810a8ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a8b2:	e1a0      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a8b4:	2380      	movs	r3, #128	@ 0x80
 810a8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a8ba:	e19c      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a8bc:	697b      	ldr	r3, [r7, #20]
 810a8be:	681b      	ldr	r3, [r3, #0]
 810a8c0:	4a32      	ldr	r2, [pc, #200]	@ (810a98c <UART_SetConfig+0x33c>)
 810a8c2:	4293      	cmp	r3, r2
 810a8c4:	d130      	bne.n	810a928 <UART_SetConfig+0x2d8>
 810a8c6:	4b2e      	ldr	r3, [pc, #184]	@ (810a980 <UART_SetConfig+0x330>)
 810a8c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a8ca:	f003 0307 	and.w	r3, r3, #7
 810a8ce:	2b05      	cmp	r3, #5
 810a8d0:	d826      	bhi.n	810a920 <UART_SetConfig+0x2d0>
 810a8d2:	a201      	add	r2, pc, #4	@ (adr r2, 810a8d8 <UART_SetConfig+0x288>)
 810a8d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a8d8:	0810a8f1 	.word	0x0810a8f1
 810a8dc:	0810a8f9 	.word	0x0810a8f9
 810a8e0:	0810a901 	.word	0x0810a901
 810a8e4:	0810a909 	.word	0x0810a909
 810a8e8:	0810a911 	.word	0x0810a911
 810a8ec:	0810a919 	.word	0x0810a919
 810a8f0:	2300      	movs	r3, #0
 810a8f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a8f6:	e17e      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a8f8:	2304      	movs	r3, #4
 810a8fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a8fe:	e17a      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a900:	2308      	movs	r3, #8
 810a902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a906:	e176      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a908:	2310      	movs	r3, #16
 810a90a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a90e:	e172      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a910:	2320      	movs	r3, #32
 810a912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a916:	e16e      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a918:	2340      	movs	r3, #64	@ 0x40
 810a91a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a91e:	e16a      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a920:	2380      	movs	r3, #128	@ 0x80
 810a922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a926:	e166      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a928:	697b      	ldr	r3, [r7, #20]
 810a92a:	681b      	ldr	r3, [r3, #0]
 810a92c:	4a18      	ldr	r2, [pc, #96]	@ (810a990 <UART_SetConfig+0x340>)
 810a92e:	4293      	cmp	r3, r2
 810a930:	d140      	bne.n	810a9b4 <UART_SetConfig+0x364>
 810a932:	4b13      	ldr	r3, [pc, #76]	@ (810a980 <UART_SetConfig+0x330>)
 810a934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a936:	f003 0307 	and.w	r3, r3, #7
 810a93a:	2b05      	cmp	r3, #5
 810a93c:	d836      	bhi.n	810a9ac <UART_SetConfig+0x35c>
 810a93e:	a201      	add	r2, pc, #4	@ (adr r2, 810a944 <UART_SetConfig+0x2f4>)
 810a940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a944:	0810a95d 	.word	0x0810a95d
 810a948:	0810a965 	.word	0x0810a965
 810a94c:	0810a96d 	.word	0x0810a96d
 810a950:	0810a995 	.word	0x0810a995
 810a954:	0810a99d 	.word	0x0810a99d
 810a958:	0810a9a5 	.word	0x0810a9a5
 810a95c:	2300      	movs	r3, #0
 810a95e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a962:	e148      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a964:	2304      	movs	r3, #4
 810a966:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a96a:	e144      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a96c:	2308      	movs	r3, #8
 810a96e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a972:	e140      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a974:	cfff69f3 	.word	0xcfff69f3
 810a978:	58000c00 	.word	0x58000c00
 810a97c:	40011000 	.word	0x40011000
 810a980:	58024400 	.word	0x58024400
 810a984:	40004400 	.word	0x40004400
 810a988:	40004800 	.word	0x40004800
 810a98c:	40004c00 	.word	0x40004c00
 810a990:	40005000 	.word	0x40005000
 810a994:	2310      	movs	r3, #16
 810a996:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a99a:	e12c      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a99c:	2320      	movs	r3, #32
 810a99e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a9a2:	e128      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a9a4:	2340      	movs	r3, #64	@ 0x40
 810a9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a9aa:	e124      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a9ac:	2380      	movs	r3, #128	@ 0x80
 810a9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810a9b2:	e120      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810a9b4:	697b      	ldr	r3, [r7, #20]
 810a9b6:	681b      	ldr	r3, [r3, #0]
 810a9b8:	4acb      	ldr	r2, [pc, #812]	@ (810ace8 <UART_SetConfig+0x698>)
 810a9ba:	4293      	cmp	r3, r2
 810a9bc:	d176      	bne.n	810aaac <UART_SetConfig+0x45c>
 810a9be:	4bcb      	ldr	r3, [pc, #812]	@ (810acec <UART_SetConfig+0x69c>)
 810a9c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810a9c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 810a9c6:	2b28      	cmp	r3, #40	@ 0x28
 810a9c8:	d86c      	bhi.n	810aaa4 <UART_SetConfig+0x454>
 810a9ca:	a201      	add	r2, pc, #4	@ (adr r2, 810a9d0 <UART_SetConfig+0x380>)
 810a9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810a9d0:	0810aa75 	.word	0x0810aa75
 810a9d4:	0810aaa5 	.word	0x0810aaa5
 810a9d8:	0810aaa5 	.word	0x0810aaa5
 810a9dc:	0810aaa5 	.word	0x0810aaa5
 810a9e0:	0810aaa5 	.word	0x0810aaa5
 810a9e4:	0810aaa5 	.word	0x0810aaa5
 810a9e8:	0810aaa5 	.word	0x0810aaa5
 810a9ec:	0810aaa5 	.word	0x0810aaa5
 810a9f0:	0810aa7d 	.word	0x0810aa7d
 810a9f4:	0810aaa5 	.word	0x0810aaa5
 810a9f8:	0810aaa5 	.word	0x0810aaa5
 810a9fc:	0810aaa5 	.word	0x0810aaa5
 810aa00:	0810aaa5 	.word	0x0810aaa5
 810aa04:	0810aaa5 	.word	0x0810aaa5
 810aa08:	0810aaa5 	.word	0x0810aaa5
 810aa0c:	0810aaa5 	.word	0x0810aaa5
 810aa10:	0810aa85 	.word	0x0810aa85
 810aa14:	0810aaa5 	.word	0x0810aaa5
 810aa18:	0810aaa5 	.word	0x0810aaa5
 810aa1c:	0810aaa5 	.word	0x0810aaa5
 810aa20:	0810aaa5 	.word	0x0810aaa5
 810aa24:	0810aaa5 	.word	0x0810aaa5
 810aa28:	0810aaa5 	.word	0x0810aaa5
 810aa2c:	0810aaa5 	.word	0x0810aaa5
 810aa30:	0810aa8d 	.word	0x0810aa8d
 810aa34:	0810aaa5 	.word	0x0810aaa5
 810aa38:	0810aaa5 	.word	0x0810aaa5
 810aa3c:	0810aaa5 	.word	0x0810aaa5
 810aa40:	0810aaa5 	.word	0x0810aaa5
 810aa44:	0810aaa5 	.word	0x0810aaa5
 810aa48:	0810aaa5 	.word	0x0810aaa5
 810aa4c:	0810aaa5 	.word	0x0810aaa5
 810aa50:	0810aa95 	.word	0x0810aa95
 810aa54:	0810aaa5 	.word	0x0810aaa5
 810aa58:	0810aaa5 	.word	0x0810aaa5
 810aa5c:	0810aaa5 	.word	0x0810aaa5
 810aa60:	0810aaa5 	.word	0x0810aaa5
 810aa64:	0810aaa5 	.word	0x0810aaa5
 810aa68:	0810aaa5 	.word	0x0810aaa5
 810aa6c:	0810aaa5 	.word	0x0810aaa5
 810aa70:	0810aa9d 	.word	0x0810aa9d
 810aa74:	2301      	movs	r3, #1
 810aa76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aa7a:	e0bc      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aa7c:	2304      	movs	r3, #4
 810aa7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aa82:	e0b8      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aa84:	2308      	movs	r3, #8
 810aa86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aa8a:	e0b4      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aa8c:	2310      	movs	r3, #16
 810aa8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aa92:	e0b0      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aa94:	2320      	movs	r3, #32
 810aa96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aa9a:	e0ac      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aa9c:	2340      	movs	r3, #64	@ 0x40
 810aa9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aaa2:	e0a8      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aaa4:	2380      	movs	r3, #128	@ 0x80
 810aaa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aaaa:	e0a4      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aaac:	697b      	ldr	r3, [r7, #20]
 810aaae:	681b      	ldr	r3, [r3, #0]
 810aab0:	4a8f      	ldr	r2, [pc, #572]	@ (810acf0 <UART_SetConfig+0x6a0>)
 810aab2:	4293      	cmp	r3, r2
 810aab4:	d130      	bne.n	810ab18 <UART_SetConfig+0x4c8>
 810aab6:	4b8d      	ldr	r3, [pc, #564]	@ (810acec <UART_SetConfig+0x69c>)
 810aab8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810aaba:	f003 0307 	and.w	r3, r3, #7
 810aabe:	2b05      	cmp	r3, #5
 810aac0:	d826      	bhi.n	810ab10 <UART_SetConfig+0x4c0>
 810aac2:	a201      	add	r2, pc, #4	@ (adr r2, 810aac8 <UART_SetConfig+0x478>)
 810aac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810aac8:	0810aae1 	.word	0x0810aae1
 810aacc:	0810aae9 	.word	0x0810aae9
 810aad0:	0810aaf1 	.word	0x0810aaf1
 810aad4:	0810aaf9 	.word	0x0810aaf9
 810aad8:	0810ab01 	.word	0x0810ab01
 810aadc:	0810ab09 	.word	0x0810ab09
 810aae0:	2300      	movs	r3, #0
 810aae2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aae6:	e086      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aae8:	2304      	movs	r3, #4
 810aaea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aaee:	e082      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aaf0:	2308      	movs	r3, #8
 810aaf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aaf6:	e07e      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810aaf8:	2310      	movs	r3, #16
 810aafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810aafe:	e07a      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab00:	2320      	movs	r3, #32
 810ab02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab06:	e076      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab08:	2340      	movs	r3, #64	@ 0x40
 810ab0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab0e:	e072      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab10:	2380      	movs	r3, #128	@ 0x80
 810ab12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab16:	e06e      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab18:	697b      	ldr	r3, [r7, #20]
 810ab1a:	681b      	ldr	r3, [r3, #0]
 810ab1c:	4a75      	ldr	r2, [pc, #468]	@ (810acf4 <UART_SetConfig+0x6a4>)
 810ab1e:	4293      	cmp	r3, r2
 810ab20:	d130      	bne.n	810ab84 <UART_SetConfig+0x534>
 810ab22:	4b72      	ldr	r3, [pc, #456]	@ (810acec <UART_SetConfig+0x69c>)
 810ab24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810ab26:	f003 0307 	and.w	r3, r3, #7
 810ab2a:	2b05      	cmp	r3, #5
 810ab2c:	d826      	bhi.n	810ab7c <UART_SetConfig+0x52c>
 810ab2e:	a201      	add	r2, pc, #4	@ (adr r2, 810ab34 <UART_SetConfig+0x4e4>)
 810ab30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ab34:	0810ab4d 	.word	0x0810ab4d
 810ab38:	0810ab55 	.word	0x0810ab55
 810ab3c:	0810ab5d 	.word	0x0810ab5d
 810ab40:	0810ab65 	.word	0x0810ab65
 810ab44:	0810ab6d 	.word	0x0810ab6d
 810ab48:	0810ab75 	.word	0x0810ab75
 810ab4c:	2300      	movs	r3, #0
 810ab4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab52:	e050      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab54:	2304      	movs	r3, #4
 810ab56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab5a:	e04c      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab5c:	2308      	movs	r3, #8
 810ab5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab62:	e048      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab64:	2310      	movs	r3, #16
 810ab66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab6a:	e044      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab6c:	2320      	movs	r3, #32
 810ab6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab72:	e040      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab74:	2340      	movs	r3, #64	@ 0x40
 810ab76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab7a:	e03c      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab7c:	2380      	movs	r3, #128	@ 0x80
 810ab7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810ab82:	e038      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810ab84:	697b      	ldr	r3, [r7, #20]
 810ab86:	681b      	ldr	r3, [r3, #0]
 810ab88:	4a5b      	ldr	r2, [pc, #364]	@ (810acf8 <UART_SetConfig+0x6a8>)
 810ab8a:	4293      	cmp	r3, r2
 810ab8c:	d130      	bne.n	810abf0 <UART_SetConfig+0x5a0>
 810ab8e:	4b57      	ldr	r3, [pc, #348]	@ (810acec <UART_SetConfig+0x69c>)
 810ab90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810ab92:	f003 0307 	and.w	r3, r3, #7
 810ab96:	2b05      	cmp	r3, #5
 810ab98:	d826      	bhi.n	810abe8 <UART_SetConfig+0x598>
 810ab9a:	a201      	add	r2, pc, #4	@ (adr r2, 810aba0 <UART_SetConfig+0x550>)
 810ab9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810aba0:	0810abb9 	.word	0x0810abb9
 810aba4:	0810abc1 	.word	0x0810abc1
 810aba8:	0810abc9 	.word	0x0810abc9
 810abac:	0810abd1 	.word	0x0810abd1
 810abb0:	0810abd9 	.word	0x0810abd9
 810abb4:	0810abe1 	.word	0x0810abe1
 810abb8:	2302      	movs	r3, #2
 810abba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810abbe:	e01a      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810abc0:	2304      	movs	r3, #4
 810abc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810abc6:	e016      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810abc8:	2308      	movs	r3, #8
 810abca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810abce:	e012      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810abd0:	2310      	movs	r3, #16
 810abd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810abd6:	e00e      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810abd8:	2320      	movs	r3, #32
 810abda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810abde:	e00a      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810abe0:	2340      	movs	r3, #64	@ 0x40
 810abe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810abe6:	e006      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810abe8:	2380      	movs	r3, #128	@ 0x80
 810abea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 810abee:	e002      	b.n	810abf6 <UART_SetConfig+0x5a6>
 810abf0:	2380      	movs	r3, #128	@ 0x80
 810abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 810abf6:	697b      	ldr	r3, [r7, #20]
 810abf8:	681b      	ldr	r3, [r3, #0]
 810abfa:	4a3f      	ldr	r2, [pc, #252]	@ (810acf8 <UART_SetConfig+0x6a8>)
 810abfc:	4293      	cmp	r3, r2
 810abfe:	f040 80f8 	bne.w	810adf2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 810ac02:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 810ac06:	2b20      	cmp	r3, #32
 810ac08:	dc46      	bgt.n	810ac98 <UART_SetConfig+0x648>
 810ac0a:	2b02      	cmp	r3, #2
 810ac0c:	f2c0 8082 	blt.w	810ad14 <UART_SetConfig+0x6c4>
 810ac10:	3b02      	subs	r3, #2
 810ac12:	2b1e      	cmp	r3, #30
 810ac14:	d87e      	bhi.n	810ad14 <UART_SetConfig+0x6c4>
 810ac16:	a201      	add	r2, pc, #4	@ (adr r2, 810ac1c <UART_SetConfig+0x5cc>)
 810ac18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ac1c:	0810ac9f 	.word	0x0810ac9f
 810ac20:	0810ad15 	.word	0x0810ad15
 810ac24:	0810aca7 	.word	0x0810aca7
 810ac28:	0810ad15 	.word	0x0810ad15
 810ac2c:	0810ad15 	.word	0x0810ad15
 810ac30:	0810ad15 	.word	0x0810ad15
 810ac34:	0810acb7 	.word	0x0810acb7
 810ac38:	0810ad15 	.word	0x0810ad15
 810ac3c:	0810ad15 	.word	0x0810ad15
 810ac40:	0810ad15 	.word	0x0810ad15
 810ac44:	0810ad15 	.word	0x0810ad15
 810ac48:	0810ad15 	.word	0x0810ad15
 810ac4c:	0810ad15 	.word	0x0810ad15
 810ac50:	0810ad15 	.word	0x0810ad15
 810ac54:	0810acc7 	.word	0x0810acc7
 810ac58:	0810ad15 	.word	0x0810ad15
 810ac5c:	0810ad15 	.word	0x0810ad15
 810ac60:	0810ad15 	.word	0x0810ad15
 810ac64:	0810ad15 	.word	0x0810ad15
 810ac68:	0810ad15 	.word	0x0810ad15
 810ac6c:	0810ad15 	.word	0x0810ad15
 810ac70:	0810ad15 	.word	0x0810ad15
 810ac74:	0810ad15 	.word	0x0810ad15
 810ac78:	0810ad15 	.word	0x0810ad15
 810ac7c:	0810ad15 	.word	0x0810ad15
 810ac80:	0810ad15 	.word	0x0810ad15
 810ac84:	0810ad15 	.word	0x0810ad15
 810ac88:	0810ad15 	.word	0x0810ad15
 810ac8c:	0810ad15 	.word	0x0810ad15
 810ac90:	0810ad15 	.word	0x0810ad15
 810ac94:	0810ad07 	.word	0x0810ad07
 810ac98:	2b40      	cmp	r3, #64	@ 0x40
 810ac9a:	d037      	beq.n	810ad0c <UART_SetConfig+0x6bc>
 810ac9c:	e03a      	b.n	810ad14 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 810ac9e:	f7fc f80f 	bl	8106cc0 <HAL_RCCEx_GetD3PCLK1Freq>
 810aca2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810aca4:	e03c      	b.n	810ad20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810aca6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810acaa:	4618      	mov	r0, r3
 810acac:	f7fc f81e 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810acb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810acb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810acb4:	e034      	b.n	810ad20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810acb6:	f107 0318 	add.w	r3, r7, #24
 810acba:	4618      	mov	r0, r3
 810acbc:	f7fc f96a 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810acc0:	69fb      	ldr	r3, [r7, #28]
 810acc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810acc4:	e02c      	b.n	810ad20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810acc6:	4b09      	ldr	r3, [pc, #36]	@ (810acec <UART_SetConfig+0x69c>)
 810acc8:	681b      	ldr	r3, [r3, #0]
 810acca:	f003 0320 	and.w	r3, r3, #32
 810acce:	2b00      	cmp	r3, #0
 810acd0:	d016      	beq.n	810ad00 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810acd2:	4b06      	ldr	r3, [pc, #24]	@ (810acec <UART_SetConfig+0x69c>)
 810acd4:	681b      	ldr	r3, [r3, #0]
 810acd6:	08db      	lsrs	r3, r3, #3
 810acd8:	f003 0303 	and.w	r3, r3, #3
 810acdc:	4a07      	ldr	r2, [pc, #28]	@ (810acfc <UART_SetConfig+0x6ac>)
 810acde:	fa22 f303 	lsr.w	r3, r2, r3
 810ace2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810ace4:	e01c      	b.n	810ad20 <UART_SetConfig+0x6d0>
 810ace6:	bf00      	nop
 810ace8:	40011400 	.word	0x40011400
 810acec:	58024400 	.word	0x58024400
 810acf0:	40007800 	.word	0x40007800
 810acf4:	40007c00 	.word	0x40007c00
 810acf8:	58000c00 	.word	0x58000c00
 810acfc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 810ad00:	4b9d      	ldr	r3, [pc, #628]	@ (810af78 <UART_SetConfig+0x928>)
 810ad02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810ad04:	e00c      	b.n	810ad20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810ad06:	4b9d      	ldr	r3, [pc, #628]	@ (810af7c <UART_SetConfig+0x92c>)
 810ad08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810ad0a:	e009      	b.n	810ad20 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810ad0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810ad10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810ad12:	e005      	b.n	810ad20 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 810ad14:	2300      	movs	r3, #0
 810ad16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810ad18:	2301      	movs	r3, #1
 810ad1a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810ad1e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 810ad20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810ad22:	2b00      	cmp	r3, #0
 810ad24:	f000 81de 	beq.w	810b0e4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810ad28:	697b      	ldr	r3, [r7, #20]
 810ad2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810ad2c:	4a94      	ldr	r2, [pc, #592]	@ (810af80 <UART_SetConfig+0x930>)
 810ad2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810ad32:	461a      	mov	r2, r3
 810ad34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810ad36:	fbb3 f3f2 	udiv	r3, r3, r2
 810ad3a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810ad3c:	697b      	ldr	r3, [r7, #20]
 810ad3e:	685a      	ldr	r2, [r3, #4]
 810ad40:	4613      	mov	r3, r2
 810ad42:	005b      	lsls	r3, r3, #1
 810ad44:	4413      	add	r3, r2
 810ad46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810ad48:	429a      	cmp	r2, r3
 810ad4a:	d305      	bcc.n	810ad58 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 810ad4c:	697b      	ldr	r3, [r7, #20]
 810ad4e:	685b      	ldr	r3, [r3, #4]
 810ad50:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 810ad52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810ad54:	429a      	cmp	r2, r3
 810ad56:	d903      	bls.n	810ad60 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 810ad58:	2301      	movs	r3, #1
 810ad5a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810ad5e:	e1c1      	b.n	810b0e4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810ad60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810ad62:	2200      	movs	r2, #0
 810ad64:	60bb      	str	r3, [r7, #8]
 810ad66:	60fa      	str	r2, [r7, #12]
 810ad68:	697b      	ldr	r3, [r7, #20]
 810ad6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810ad6c:	4a84      	ldr	r2, [pc, #528]	@ (810af80 <UART_SetConfig+0x930>)
 810ad6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810ad72:	b29b      	uxth	r3, r3
 810ad74:	2200      	movs	r2, #0
 810ad76:	603b      	str	r3, [r7, #0]
 810ad78:	607a      	str	r2, [r7, #4]
 810ad7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810ad7e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 810ad82:	f7f5 faa9 	bl	81002d8 <__aeabi_uldivmod>
 810ad86:	4602      	mov	r2, r0
 810ad88:	460b      	mov	r3, r1
 810ad8a:	4610      	mov	r0, r2
 810ad8c:	4619      	mov	r1, r3
 810ad8e:	f04f 0200 	mov.w	r2, #0
 810ad92:	f04f 0300 	mov.w	r3, #0
 810ad96:	020b      	lsls	r3, r1, #8
 810ad98:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 810ad9c:	0202      	lsls	r2, r0, #8
 810ad9e:	6979      	ldr	r1, [r7, #20]
 810ada0:	6849      	ldr	r1, [r1, #4]
 810ada2:	0849      	lsrs	r1, r1, #1
 810ada4:	2000      	movs	r0, #0
 810ada6:	460c      	mov	r4, r1
 810ada8:	4605      	mov	r5, r0
 810adaa:	eb12 0804 	adds.w	r8, r2, r4
 810adae:	eb43 0905 	adc.w	r9, r3, r5
 810adb2:	697b      	ldr	r3, [r7, #20]
 810adb4:	685b      	ldr	r3, [r3, #4]
 810adb6:	2200      	movs	r2, #0
 810adb8:	469a      	mov	sl, r3
 810adba:	4693      	mov	fp, r2
 810adbc:	4652      	mov	r2, sl
 810adbe:	465b      	mov	r3, fp
 810adc0:	4640      	mov	r0, r8
 810adc2:	4649      	mov	r1, r9
 810adc4:	f7f5 fa88 	bl	81002d8 <__aeabi_uldivmod>
 810adc8:	4602      	mov	r2, r0
 810adca:	460b      	mov	r3, r1
 810adcc:	4613      	mov	r3, r2
 810adce:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 810add0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810add2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810add6:	d308      	bcc.n	810adea <UART_SetConfig+0x79a>
 810add8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810adda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810adde:	d204      	bcs.n	810adea <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 810ade0:	697b      	ldr	r3, [r7, #20]
 810ade2:	681b      	ldr	r3, [r3, #0]
 810ade4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 810ade6:	60da      	str	r2, [r3, #12]
 810ade8:	e17c      	b.n	810b0e4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810adea:	2301      	movs	r3, #1
 810adec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810adf0:	e178      	b.n	810b0e4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 810adf2:	697b      	ldr	r3, [r7, #20]
 810adf4:	69db      	ldr	r3, [r3, #28]
 810adf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 810adfa:	f040 80c5 	bne.w	810af88 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 810adfe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 810ae02:	2b20      	cmp	r3, #32
 810ae04:	dc48      	bgt.n	810ae98 <UART_SetConfig+0x848>
 810ae06:	2b00      	cmp	r3, #0
 810ae08:	db7b      	blt.n	810af02 <UART_SetConfig+0x8b2>
 810ae0a:	2b20      	cmp	r3, #32
 810ae0c:	d879      	bhi.n	810af02 <UART_SetConfig+0x8b2>
 810ae0e:	a201      	add	r2, pc, #4	@ (adr r2, 810ae14 <UART_SetConfig+0x7c4>)
 810ae10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810ae14:	0810ae9f 	.word	0x0810ae9f
 810ae18:	0810aea7 	.word	0x0810aea7
 810ae1c:	0810af03 	.word	0x0810af03
 810ae20:	0810af03 	.word	0x0810af03
 810ae24:	0810aeaf 	.word	0x0810aeaf
 810ae28:	0810af03 	.word	0x0810af03
 810ae2c:	0810af03 	.word	0x0810af03
 810ae30:	0810af03 	.word	0x0810af03
 810ae34:	0810aebf 	.word	0x0810aebf
 810ae38:	0810af03 	.word	0x0810af03
 810ae3c:	0810af03 	.word	0x0810af03
 810ae40:	0810af03 	.word	0x0810af03
 810ae44:	0810af03 	.word	0x0810af03
 810ae48:	0810af03 	.word	0x0810af03
 810ae4c:	0810af03 	.word	0x0810af03
 810ae50:	0810af03 	.word	0x0810af03
 810ae54:	0810aecf 	.word	0x0810aecf
 810ae58:	0810af03 	.word	0x0810af03
 810ae5c:	0810af03 	.word	0x0810af03
 810ae60:	0810af03 	.word	0x0810af03
 810ae64:	0810af03 	.word	0x0810af03
 810ae68:	0810af03 	.word	0x0810af03
 810ae6c:	0810af03 	.word	0x0810af03
 810ae70:	0810af03 	.word	0x0810af03
 810ae74:	0810af03 	.word	0x0810af03
 810ae78:	0810af03 	.word	0x0810af03
 810ae7c:	0810af03 	.word	0x0810af03
 810ae80:	0810af03 	.word	0x0810af03
 810ae84:	0810af03 	.word	0x0810af03
 810ae88:	0810af03 	.word	0x0810af03
 810ae8c:	0810af03 	.word	0x0810af03
 810ae90:	0810af03 	.word	0x0810af03
 810ae94:	0810aef5 	.word	0x0810aef5
 810ae98:	2b40      	cmp	r3, #64	@ 0x40
 810ae9a:	d02e      	beq.n	810aefa <UART_SetConfig+0x8aa>
 810ae9c:	e031      	b.n	810af02 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810ae9e:	f7f9 ff19 	bl	8104cd4 <HAL_RCC_GetPCLK1Freq>
 810aea2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810aea4:	e033      	b.n	810af0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810aea6:	f7f9 ff2b 	bl	8104d00 <HAL_RCC_GetPCLK2Freq>
 810aeaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810aeac:	e02f      	b.n	810af0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810aeae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810aeb2:	4618      	mov	r0, r3
 810aeb4:	f7fb ff1a 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810aeb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810aeba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810aebc:	e027      	b.n	810af0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810aebe:	f107 0318 	add.w	r3, r7, #24
 810aec2:	4618      	mov	r0, r3
 810aec4:	f7fc f866 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810aec8:	69fb      	ldr	r3, [r7, #28]
 810aeca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810aecc:	e01f      	b.n	810af0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810aece:	4b2d      	ldr	r3, [pc, #180]	@ (810af84 <UART_SetConfig+0x934>)
 810aed0:	681b      	ldr	r3, [r3, #0]
 810aed2:	f003 0320 	and.w	r3, r3, #32
 810aed6:	2b00      	cmp	r3, #0
 810aed8:	d009      	beq.n	810aeee <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810aeda:	4b2a      	ldr	r3, [pc, #168]	@ (810af84 <UART_SetConfig+0x934>)
 810aedc:	681b      	ldr	r3, [r3, #0]
 810aede:	08db      	lsrs	r3, r3, #3
 810aee0:	f003 0303 	and.w	r3, r3, #3
 810aee4:	4a24      	ldr	r2, [pc, #144]	@ (810af78 <UART_SetConfig+0x928>)
 810aee6:	fa22 f303 	lsr.w	r3, r2, r3
 810aeea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810aeec:	e00f      	b.n	810af0e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 810aeee:	4b22      	ldr	r3, [pc, #136]	@ (810af78 <UART_SetConfig+0x928>)
 810aef0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810aef2:	e00c      	b.n	810af0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810aef4:	4b21      	ldr	r3, [pc, #132]	@ (810af7c <UART_SetConfig+0x92c>)
 810aef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810aef8:	e009      	b.n	810af0e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810aefa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810aefe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810af00:	e005      	b.n	810af0e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 810af02:	2300      	movs	r3, #0
 810af04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810af06:	2301      	movs	r3, #1
 810af08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810af0c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 810af0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810af10:	2b00      	cmp	r3, #0
 810af12:	f000 80e7 	beq.w	810b0e4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810af16:	697b      	ldr	r3, [r7, #20]
 810af18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810af1a:	4a19      	ldr	r2, [pc, #100]	@ (810af80 <UART_SetConfig+0x930>)
 810af1c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810af20:	461a      	mov	r2, r3
 810af22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810af24:	fbb3 f3f2 	udiv	r3, r3, r2
 810af28:	005a      	lsls	r2, r3, #1
 810af2a:	697b      	ldr	r3, [r7, #20]
 810af2c:	685b      	ldr	r3, [r3, #4]
 810af2e:	085b      	lsrs	r3, r3, #1
 810af30:	441a      	add	r2, r3
 810af32:	697b      	ldr	r3, [r7, #20]
 810af34:	685b      	ldr	r3, [r3, #4]
 810af36:	fbb2 f3f3 	udiv	r3, r2, r3
 810af3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810af3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810af3e:	2b0f      	cmp	r3, #15
 810af40:	d916      	bls.n	810af70 <UART_SetConfig+0x920>
 810af42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810af44:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810af48:	d212      	bcs.n	810af70 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 810af4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810af4c:	b29b      	uxth	r3, r3
 810af4e:	f023 030f 	bic.w	r3, r3, #15
 810af52:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 810af54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810af56:	085b      	lsrs	r3, r3, #1
 810af58:	b29b      	uxth	r3, r3
 810af5a:	f003 0307 	and.w	r3, r3, #7
 810af5e:	b29a      	uxth	r2, r3
 810af60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 810af62:	4313      	orrs	r3, r2
 810af64:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 810af66:	697b      	ldr	r3, [r7, #20]
 810af68:	681b      	ldr	r3, [r3, #0]
 810af6a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 810af6c:	60da      	str	r2, [r3, #12]
 810af6e:	e0b9      	b.n	810b0e4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810af70:	2301      	movs	r3, #1
 810af72:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 810af76:	e0b5      	b.n	810b0e4 <UART_SetConfig+0xa94>
 810af78:	03d09000 	.word	0x03d09000
 810af7c:	003d0900 	.word	0x003d0900
 810af80:	0810c34c 	.word	0x0810c34c
 810af84:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 810af88:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 810af8c:	2b20      	cmp	r3, #32
 810af8e:	dc49      	bgt.n	810b024 <UART_SetConfig+0x9d4>
 810af90:	2b00      	cmp	r3, #0
 810af92:	db7c      	blt.n	810b08e <UART_SetConfig+0xa3e>
 810af94:	2b20      	cmp	r3, #32
 810af96:	d87a      	bhi.n	810b08e <UART_SetConfig+0xa3e>
 810af98:	a201      	add	r2, pc, #4	@ (adr r2, 810afa0 <UART_SetConfig+0x950>)
 810af9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810af9e:	bf00      	nop
 810afa0:	0810b02b 	.word	0x0810b02b
 810afa4:	0810b033 	.word	0x0810b033
 810afa8:	0810b08f 	.word	0x0810b08f
 810afac:	0810b08f 	.word	0x0810b08f
 810afb0:	0810b03b 	.word	0x0810b03b
 810afb4:	0810b08f 	.word	0x0810b08f
 810afb8:	0810b08f 	.word	0x0810b08f
 810afbc:	0810b08f 	.word	0x0810b08f
 810afc0:	0810b04b 	.word	0x0810b04b
 810afc4:	0810b08f 	.word	0x0810b08f
 810afc8:	0810b08f 	.word	0x0810b08f
 810afcc:	0810b08f 	.word	0x0810b08f
 810afd0:	0810b08f 	.word	0x0810b08f
 810afd4:	0810b08f 	.word	0x0810b08f
 810afd8:	0810b08f 	.word	0x0810b08f
 810afdc:	0810b08f 	.word	0x0810b08f
 810afe0:	0810b05b 	.word	0x0810b05b
 810afe4:	0810b08f 	.word	0x0810b08f
 810afe8:	0810b08f 	.word	0x0810b08f
 810afec:	0810b08f 	.word	0x0810b08f
 810aff0:	0810b08f 	.word	0x0810b08f
 810aff4:	0810b08f 	.word	0x0810b08f
 810aff8:	0810b08f 	.word	0x0810b08f
 810affc:	0810b08f 	.word	0x0810b08f
 810b000:	0810b08f 	.word	0x0810b08f
 810b004:	0810b08f 	.word	0x0810b08f
 810b008:	0810b08f 	.word	0x0810b08f
 810b00c:	0810b08f 	.word	0x0810b08f
 810b010:	0810b08f 	.word	0x0810b08f
 810b014:	0810b08f 	.word	0x0810b08f
 810b018:	0810b08f 	.word	0x0810b08f
 810b01c:	0810b08f 	.word	0x0810b08f
 810b020:	0810b081 	.word	0x0810b081
 810b024:	2b40      	cmp	r3, #64	@ 0x40
 810b026:	d02e      	beq.n	810b086 <UART_SetConfig+0xa36>
 810b028:	e031      	b.n	810b08e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810b02a:	f7f9 fe53 	bl	8104cd4 <HAL_RCC_GetPCLK1Freq>
 810b02e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810b030:	e033      	b.n	810b09a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810b032:	f7f9 fe65 	bl	8104d00 <HAL_RCC_GetPCLK2Freq>
 810b036:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810b038:	e02f      	b.n	810b09a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810b03a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 810b03e:	4618      	mov	r0, r3
 810b040:	f7fb fe54 	bl	8106cec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810b044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810b046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810b048:	e027      	b.n	810b09a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810b04a:	f107 0318 	add.w	r3, r7, #24
 810b04e:	4618      	mov	r0, r3
 810b050:	f7fb ffa0 	bl	8106f94 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810b054:	69fb      	ldr	r3, [r7, #28]
 810b056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810b058:	e01f      	b.n	810b09a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810b05a:	4b2d      	ldr	r3, [pc, #180]	@ (810b110 <UART_SetConfig+0xac0>)
 810b05c:	681b      	ldr	r3, [r3, #0]
 810b05e:	f003 0320 	and.w	r3, r3, #32
 810b062:	2b00      	cmp	r3, #0
 810b064:	d009      	beq.n	810b07a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810b066:	4b2a      	ldr	r3, [pc, #168]	@ (810b110 <UART_SetConfig+0xac0>)
 810b068:	681b      	ldr	r3, [r3, #0]
 810b06a:	08db      	lsrs	r3, r3, #3
 810b06c:	f003 0303 	and.w	r3, r3, #3
 810b070:	4a28      	ldr	r2, [pc, #160]	@ (810b114 <UART_SetConfig+0xac4>)
 810b072:	fa22 f303 	lsr.w	r3, r2, r3
 810b076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 810b078:	e00f      	b.n	810b09a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 810b07a:	4b26      	ldr	r3, [pc, #152]	@ (810b114 <UART_SetConfig+0xac4>)
 810b07c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810b07e:	e00c      	b.n	810b09a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810b080:	4b25      	ldr	r3, [pc, #148]	@ (810b118 <UART_SetConfig+0xac8>)
 810b082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810b084:	e009      	b.n	810b09a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810b086:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810b08a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810b08c:	e005      	b.n	810b09a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 810b08e:	2300      	movs	r3, #0
 810b090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 810b092:	2301      	movs	r3, #1
 810b094:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 810b098:	bf00      	nop
    }

    if (pclk != 0U)
 810b09a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810b09c:	2b00      	cmp	r3, #0
 810b09e:	d021      	beq.n	810b0e4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810b0a0:	697b      	ldr	r3, [r7, #20]
 810b0a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810b0a4:	4a1d      	ldr	r2, [pc, #116]	@ (810b11c <UART_SetConfig+0xacc>)
 810b0a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810b0aa:	461a      	mov	r2, r3
 810b0ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810b0ae:	fbb3 f2f2 	udiv	r2, r3, r2
 810b0b2:	697b      	ldr	r3, [r7, #20]
 810b0b4:	685b      	ldr	r3, [r3, #4]
 810b0b6:	085b      	lsrs	r3, r3, #1
 810b0b8:	441a      	add	r2, r3
 810b0ba:	697b      	ldr	r3, [r7, #20]
 810b0bc:	685b      	ldr	r3, [r3, #4]
 810b0be:	fbb2 f3f3 	udiv	r3, r2, r3
 810b0c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 810b0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810b0c6:	2b0f      	cmp	r3, #15
 810b0c8:	d909      	bls.n	810b0de <UART_SetConfig+0xa8e>
 810b0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810b0cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810b0d0:	d205      	bcs.n	810b0de <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 810b0d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810b0d4:	b29a      	uxth	r2, r3
 810b0d6:	697b      	ldr	r3, [r7, #20]
 810b0d8:	681b      	ldr	r3, [r3, #0]
 810b0da:	60da      	str	r2, [r3, #12]
 810b0dc:	e002      	b.n	810b0e4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 810b0de:	2301      	movs	r3, #1
 810b0e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 810b0e4:	697b      	ldr	r3, [r7, #20]
 810b0e6:	2201      	movs	r2, #1
 810b0e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 810b0ec:	697b      	ldr	r3, [r7, #20]
 810b0ee:	2201      	movs	r2, #1
 810b0f0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 810b0f4:	697b      	ldr	r3, [r7, #20]
 810b0f6:	2200      	movs	r2, #0
 810b0f8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 810b0fa:	697b      	ldr	r3, [r7, #20]
 810b0fc:	2200      	movs	r2, #0
 810b0fe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 810b100:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 810b104:	4618      	mov	r0, r3
 810b106:	3748      	adds	r7, #72	@ 0x48
 810b108:	46bd      	mov	sp, r7
 810b10a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 810b10e:	bf00      	nop
 810b110:	58024400 	.word	0x58024400
 810b114:	03d09000 	.word	0x03d09000
 810b118:	003d0900 	.word	0x003d0900
 810b11c:	0810c34c 	.word	0x0810c34c

0810b120 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 810b120:	b480      	push	{r7}
 810b122:	b083      	sub	sp, #12
 810b124:	af00      	add	r7, sp, #0
 810b126:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 810b128:	687b      	ldr	r3, [r7, #4]
 810b12a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b12c:	f003 0308 	and.w	r3, r3, #8
 810b130:	2b00      	cmp	r3, #0
 810b132:	d00a      	beq.n	810b14a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 810b134:	687b      	ldr	r3, [r7, #4]
 810b136:	681b      	ldr	r3, [r3, #0]
 810b138:	685b      	ldr	r3, [r3, #4]
 810b13a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 810b13e:	687b      	ldr	r3, [r7, #4]
 810b140:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 810b142:	687b      	ldr	r3, [r7, #4]
 810b144:	681b      	ldr	r3, [r3, #0]
 810b146:	430a      	orrs	r2, r1
 810b148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810b14a:	687b      	ldr	r3, [r7, #4]
 810b14c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b14e:	f003 0301 	and.w	r3, r3, #1
 810b152:	2b00      	cmp	r3, #0
 810b154:	d00a      	beq.n	810b16c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 810b156:	687b      	ldr	r3, [r7, #4]
 810b158:	681b      	ldr	r3, [r3, #0]
 810b15a:	685b      	ldr	r3, [r3, #4]
 810b15c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 810b160:	687b      	ldr	r3, [r7, #4]
 810b162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 810b164:	687b      	ldr	r3, [r7, #4]
 810b166:	681b      	ldr	r3, [r3, #0]
 810b168:	430a      	orrs	r2, r1
 810b16a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 810b16c:	687b      	ldr	r3, [r7, #4]
 810b16e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b170:	f003 0302 	and.w	r3, r3, #2
 810b174:	2b00      	cmp	r3, #0
 810b176:	d00a      	beq.n	810b18e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 810b178:	687b      	ldr	r3, [r7, #4]
 810b17a:	681b      	ldr	r3, [r3, #0]
 810b17c:	685b      	ldr	r3, [r3, #4]
 810b17e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 810b182:	687b      	ldr	r3, [r7, #4]
 810b184:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 810b186:	687b      	ldr	r3, [r7, #4]
 810b188:	681b      	ldr	r3, [r3, #0]
 810b18a:	430a      	orrs	r2, r1
 810b18c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 810b18e:	687b      	ldr	r3, [r7, #4]
 810b190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b192:	f003 0304 	and.w	r3, r3, #4
 810b196:	2b00      	cmp	r3, #0
 810b198:	d00a      	beq.n	810b1b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 810b19a:	687b      	ldr	r3, [r7, #4]
 810b19c:	681b      	ldr	r3, [r3, #0]
 810b19e:	685b      	ldr	r3, [r3, #4]
 810b1a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 810b1a4:	687b      	ldr	r3, [r7, #4]
 810b1a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 810b1a8:	687b      	ldr	r3, [r7, #4]
 810b1aa:	681b      	ldr	r3, [r3, #0]
 810b1ac:	430a      	orrs	r2, r1
 810b1ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 810b1b0:	687b      	ldr	r3, [r7, #4]
 810b1b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b1b4:	f003 0310 	and.w	r3, r3, #16
 810b1b8:	2b00      	cmp	r3, #0
 810b1ba:	d00a      	beq.n	810b1d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 810b1bc:	687b      	ldr	r3, [r7, #4]
 810b1be:	681b      	ldr	r3, [r3, #0]
 810b1c0:	689b      	ldr	r3, [r3, #8]
 810b1c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 810b1c6:	687b      	ldr	r3, [r7, #4]
 810b1c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 810b1ca:	687b      	ldr	r3, [r7, #4]
 810b1cc:	681b      	ldr	r3, [r3, #0]
 810b1ce:	430a      	orrs	r2, r1
 810b1d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 810b1d2:	687b      	ldr	r3, [r7, #4]
 810b1d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b1d6:	f003 0320 	and.w	r3, r3, #32
 810b1da:	2b00      	cmp	r3, #0
 810b1dc:	d00a      	beq.n	810b1f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 810b1de:	687b      	ldr	r3, [r7, #4]
 810b1e0:	681b      	ldr	r3, [r3, #0]
 810b1e2:	689b      	ldr	r3, [r3, #8]
 810b1e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 810b1e8:	687b      	ldr	r3, [r7, #4]
 810b1ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 810b1ec:	687b      	ldr	r3, [r7, #4]
 810b1ee:	681b      	ldr	r3, [r3, #0]
 810b1f0:	430a      	orrs	r2, r1
 810b1f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 810b1f4:	687b      	ldr	r3, [r7, #4]
 810b1f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b1f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810b1fc:	2b00      	cmp	r3, #0
 810b1fe:	d01a      	beq.n	810b236 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 810b200:	687b      	ldr	r3, [r7, #4]
 810b202:	681b      	ldr	r3, [r3, #0]
 810b204:	685b      	ldr	r3, [r3, #4]
 810b206:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 810b20a:	687b      	ldr	r3, [r7, #4]
 810b20c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 810b20e:	687b      	ldr	r3, [r7, #4]
 810b210:	681b      	ldr	r3, [r3, #0]
 810b212:	430a      	orrs	r2, r1
 810b214:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810b216:	687b      	ldr	r3, [r7, #4]
 810b218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810b21a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 810b21e:	d10a      	bne.n	810b236 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 810b220:	687b      	ldr	r3, [r7, #4]
 810b222:	681b      	ldr	r3, [r3, #0]
 810b224:	685b      	ldr	r3, [r3, #4]
 810b226:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 810b22a:	687b      	ldr	r3, [r7, #4]
 810b22c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 810b22e:	687b      	ldr	r3, [r7, #4]
 810b230:	681b      	ldr	r3, [r3, #0]
 810b232:	430a      	orrs	r2, r1
 810b234:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810b236:	687b      	ldr	r3, [r7, #4]
 810b238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810b23a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810b23e:	2b00      	cmp	r3, #0
 810b240:	d00a      	beq.n	810b258 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 810b242:	687b      	ldr	r3, [r7, #4]
 810b244:	681b      	ldr	r3, [r3, #0]
 810b246:	685b      	ldr	r3, [r3, #4]
 810b248:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 810b24c:	687b      	ldr	r3, [r7, #4]
 810b24e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 810b250:	687b      	ldr	r3, [r7, #4]
 810b252:	681b      	ldr	r3, [r3, #0]
 810b254:	430a      	orrs	r2, r1
 810b256:	605a      	str	r2, [r3, #4]
  }
}
 810b258:	bf00      	nop
 810b25a:	370c      	adds	r7, #12
 810b25c:	46bd      	mov	sp, r7
 810b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b262:	4770      	bx	lr

0810b264 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 810b264:	b580      	push	{r7, lr}
 810b266:	b098      	sub	sp, #96	@ 0x60
 810b268:	af02      	add	r7, sp, #8
 810b26a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 810b26c:	687b      	ldr	r3, [r7, #4]
 810b26e:	2200      	movs	r2, #0
 810b270:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 810b274:	f7f7 f900 	bl	8102478 <HAL_GetTick>
 810b278:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 810b27a:	687b      	ldr	r3, [r7, #4]
 810b27c:	681b      	ldr	r3, [r3, #0]
 810b27e:	681b      	ldr	r3, [r3, #0]
 810b280:	f003 0308 	and.w	r3, r3, #8
 810b284:	2b08      	cmp	r3, #8
 810b286:	d12f      	bne.n	810b2e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810b288:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 810b28c:	9300      	str	r3, [sp, #0]
 810b28e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810b290:	2200      	movs	r2, #0
 810b292:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 810b296:	6878      	ldr	r0, [r7, #4]
 810b298:	f000 f88e 	bl	810b3b8 <UART_WaitOnFlagUntilTimeout>
 810b29c:	4603      	mov	r3, r0
 810b29e:	2b00      	cmp	r3, #0
 810b2a0:	d022      	beq.n	810b2e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 810b2a2:	687b      	ldr	r3, [r7, #4]
 810b2a4:	681b      	ldr	r3, [r3, #0]
 810b2a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810b2aa:	e853 3f00 	ldrex	r3, [r3]
 810b2ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 810b2b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810b2b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 810b2b6:	653b      	str	r3, [r7, #80]	@ 0x50
 810b2b8:	687b      	ldr	r3, [r7, #4]
 810b2ba:	681b      	ldr	r3, [r3, #0]
 810b2bc:	461a      	mov	r2, r3
 810b2be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 810b2c0:	647b      	str	r3, [r7, #68]	@ 0x44
 810b2c2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b2c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 810b2c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 810b2c8:	e841 2300 	strex	r3, r2, [r1]
 810b2cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 810b2ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 810b2d0:	2b00      	cmp	r3, #0
 810b2d2:	d1e6      	bne.n	810b2a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 810b2d4:	687b      	ldr	r3, [r7, #4]
 810b2d6:	2220      	movs	r2, #32
 810b2d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 810b2dc:	687b      	ldr	r3, [r7, #4]
 810b2de:	2200      	movs	r2, #0
 810b2e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810b2e4:	2303      	movs	r3, #3
 810b2e6:	e063      	b.n	810b3b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810b2e8:	687b      	ldr	r3, [r7, #4]
 810b2ea:	681b      	ldr	r3, [r3, #0]
 810b2ec:	681b      	ldr	r3, [r3, #0]
 810b2ee:	f003 0304 	and.w	r3, r3, #4
 810b2f2:	2b04      	cmp	r3, #4
 810b2f4:	d149      	bne.n	810b38a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810b2f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 810b2fa:	9300      	str	r3, [sp, #0]
 810b2fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 810b2fe:	2200      	movs	r2, #0
 810b300:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 810b304:	6878      	ldr	r0, [r7, #4]
 810b306:	f000 f857 	bl	810b3b8 <UART_WaitOnFlagUntilTimeout>
 810b30a:	4603      	mov	r3, r0
 810b30c:	2b00      	cmp	r3, #0
 810b30e:	d03c      	beq.n	810b38a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810b310:	687b      	ldr	r3, [r7, #4]
 810b312:	681b      	ldr	r3, [r3, #0]
 810b314:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810b318:	e853 3f00 	ldrex	r3, [r3]
 810b31c:	623b      	str	r3, [r7, #32]
   return(result);
 810b31e:	6a3b      	ldr	r3, [r7, #32]
 810b320:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 810b324:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810b326:	687b      	ldr	r3, [r7, #4]
 810b328:	681b      	ldr	r3, [r3, #0]
 810b32a:	461a      	mov	r2, r3
 810b32c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810b32e:	633b      	str	r3, [r7, #48]	@ 0x30
 810b330:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b332:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 810b334:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 810b336:	e841 2300 	strex	r3, r2, [r1]
 810b33a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 810b33c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810b33e:	2b00      	cmp	r3, #0
 810b340:	d1e6      	bne.n	810b310 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 810b342:	687b      	ldr	r3, [r7, #4]
 810b344:	681b      	ldr	r3, [r3, #0]
 810b346:	3308      	adds	r3, #8
 810b348:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b34a:	693b      	ldr	r3, [r7, #16]
 810b34c:	e853 3f00 	ldrex	r3, [r3]
 810b350:	60fb      	str	r3, [r7, #12]
   return(result);
 810b352:	68fb      	ldr	r3, [r7, #12]
 810b354:	f023 0301 	bic.w	r3, r3, #1
 810b358:	64bb      	str	r3, [r7, #72]	@ 0x48
 810b35a:	687b      	ldr	r3, [r7, #4]
 810b35c:	681b      	ldr	r3, [r3, #0]
 810b35e:	3308      	adds	r3, #8
 810b360:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810b362:	61fa      	str	r2, [r7, #28]
 810b364:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b366:	69b9      	ldr	r1, [r7, #24]
 810b368:	69fa      	ldr	r2, [r7, #28]
 810b36a:	e841 2300 	strex	r3, r2, [r1]
 810b36e:	617b      	str	r3, [r7, #20]
   return(result);
 810b370:	697b      	ldr	r3, [r7, #20]
 810b372:	2b00      	cmp	r3, #0
 810b374:	d1e5      	bne.n	810b342 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 810b376:	687b      	ldr	r3, [r7, #4]
 810b378:	2220      	movs	r2, #32
 810b37a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 810b37e:	687b      	ldr	r3, [r7, #4]
 810b380:	2200      	movs	r2, #0
 810b382:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 810b386:	2303      	movs	r3, #3
 810b388:	e012      	b.n	810b3b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 810b38a:	687b      	ldr	r3, [r7, #4]
 810b38c:	2220      	movs	r2, #32
 810b38e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 810b392:	687b      	ldr	r3, [r7, #4]
 810b394:	2220      	movs	r2, #32
 810b396:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810b39a:	687b      	ldr	r3, [r7, #4]
 810b39c:	2200      	movs	r2, #0
 810b39e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 810b3a0:	687b      	ldr	r3, [r7, #4]
 810b3a2:	2200      	movs	r2, #0
 810b3a4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 810b3a6:	687b      	ldr	r3, [r7, #4]
 810b3a8:	2200      	movs	r2, #0
 810b3aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810b3ae:	2300      	movs	r3, #0
}
 810b3b0:	4618      	mov	r0, r3
 810b3b2:	3758      	adds	r7, #88	@ 0x58
 810b3b4:	46bd      	mov	sp, r7
 810b3b6:	bd80      	pop	{r7, pc}

0810b3b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810b3b8:	b580      	push	{r7, lr}
 810b3ba:	b084      	sub	sp, #16
 810b3bc:	af00      	add	r7, sp, #0
 810b3be:	60f8      	str	r0, [r7, #12]
 810b3c0:	60b9      	str	r1, [r7, #8]
 810b3c2:	603b      	str	r3, [r7, #0]
 810b3c4:	4613      	mov	r3, r2
 810b3c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810b3c8:	e04f      	b.n	810b46a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810b3ca:	69bb      	ldr	r3, [r7, #24]
 810b3cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 810b3d0:	d04b      	beq.n	810b46a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 810b3d2:	f7f7 f851 	bl	8102478 <HAL_GetTick>
 810b3d6:	4602      	mov	r2, r0
 810b3d8:	683b      	ldr	r3, [r7, #0]
 810b3da:	1ad3      	subs	r3, r2, r3
 810b3dc:	69ba      	ldr	r2, [r7, #24]
 810b3de:	429a      	cmp	r2, r3
 810b3e0:	d302      	bcc.n	810b3e8 <UART_WaitOnFlagUntilTimeout+0x30>
 810b3e2:	69bb      	ldr	r3, [r7, #24]
 810b3e4:	2b00      	cmp	r3, #0
 810b3e6:	d101      	bne.n	810b3ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 810b3e8:	2303      	movs	r3, #3
 810b3ea:	e04e      	b.n	810b48a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 810b3ec:	68fb      	ldr	r3, [r7, #12]
 810b3ee:	681b      	ldr	r3, [r3, #0]
 810b3f0:	681b      	ldr	r3, [r3, #0]
 810b3f2:	f003 0304 	and.w	r3, r3, #4
 810b3f6:	2b00      	cmp	r3, #0
 810b3f8:	d037      	beq.n	810b46a <UART_WaitOnFlagUntilTimeout+0xb2>
 810b3fa:	68bb      	ldr	r3, [r7, #8]
 810b3fc:	2b80      	cmp	r3, #128	@ 0x80
 810b3fe:	d034      	beq.n	810b46a <UART_WaitOnFlagUntilTimeout+0xb2>
 810b400:	68bb      	ldr	r3, [r7, #8]
 810b402:	2b40      	cmp	r3, #64	@ 0x40
 810b404:	d031      	beq.n	810b46a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810b406:	68fb      	ldr	r3, [r7, #12]
 810b408:	681b      	ldr	r3, [r3, #0]
 810b40a:	69db      	ldr	r3, [r3, #28]
 810b40c:	f003 0308 	and.w	r3, r3, #8
 810b410:	2b08      	cmp	r3, #8
 810b412:	d110      	bne.n	810b436 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 810b414:	68fb      	ldr	r3, [r7, #12]
 810b416:	681b      	ldr	r3, [r3, #0]
 810b418:	2208      	movs	r2, #8
 810b41a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810b41c:	68f8      	ldr	r0, [r7, #12]
 810b41e:	f000 f838 	bl	810b492 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 810b422:	68fb      	ldr	r3, [r7, #12]
 810b424:	2208      	movs	r2, #8
 810b426:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810b42a:	68fb      	ldr	r3, [r7, #12]
 810b42c:	2200      	movs	r2, #0
 810b42e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 810b432:	2301      	movs	r3, #1
 810b434:	e029      	b.n	810b48a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810b436:	68fb      	ldr	r3, [r7, #12]
 810b438:	681b      	ldr	r3, [r3, #0]
 810b43a:	69db      	ldr	r3, [r3, #28]
 810b43c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 810b440:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810b444:	d111      	bne.n	810b46a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810b446:	68fb      	ldr	r3, [r7, #12]
 810b448:	681b      	ldr	r3, [r3, #0]
 810b44a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 810b44e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 810b450:	68f8      	ldr	r0, [r7, #12]
 810b452:	f000 f81e 	bl	810b492 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 810b456:	68fb      	ldr	r3, [r7, #12]
 810b458:	2220      	movs	r2, #32
 810b45a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 810b45e:	68fb      	ldr	r3, [r7, #12]
 810b460:	2200      	movs	r2, #0
 810b462:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 810b466:	2303      	movs	r3, #3
 810b468:	e00f      	b.n	810b48a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810b46a:	68fb      	ldr	r3, [r7, #12]
 810b46c:	681b      	ldr	r3, [r3, #0]
 810b46e:	69da      	ldr	r2, [r3, #28]
 810b470:	68bb      	ldr	r3, [r7, #8]
 810b472:	4013      	ands	r3, r2
 810b474:	68ba      	ldr	r2, [r7, #8]
 810b476:	429a      	cmp	r2, r3
 810b478:	bf0c      	ite	eq
 810b47a:	2301      	moveq	r3, #1
 810b47c:	2300      	movne	r3, #0
 810b47e:	b2db      	uxtb	r3, r3
 810b480:	461a      	mov	r2, r3
 810b482:	79fb      	ldrb	r3, [r7, #7]
 810b484:	429a      	cmp	r2, r3
 810b486:	d0a0      	beq.n	810b3ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 810b488:	2300      	movs	r3, #0
}
 810b48a:	4618      	mov	r0, r3
 810b48c:	3710      	adds	r7, #16
 810b48e:	46bd      	mov	sp, r7
 810b490:	bd80      	pop	{r7, pc}

0810b492 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 810b492:	b480      	push	{r7}
 810b494:	b095      	sub	sp, #84	@ 0x54
 810b496:	af00      	add	r7, sp, #0
 810b498:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 810b49a:	687b      	ldr	r3, [r7, #4]
 810b49c:	681b      	ldr	r3, [r3, #0]
 810b49e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b4a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810b4a2:	e853 3f00 	ldrex	r3, [r3]
 810b4a6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 810b4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810b4aa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 810b4ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 810b4b0:	687b      	ldr	r3, [r7, #4]
 810b4b2:	681b      	ldr	r3, [r3, #0]
 810b4b4:	461a      	mov	r2, r3
 810b4b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 810b4b8:	643b      	str	r3, [r7, #64]	@ 0x40
 810b4ba:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b4bc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 810b4be:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 810b4c0:	e841 2300 	strex	r3, r2, [r1]
 810b4c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 810b4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810b4c8:	2b00      	cmp	r3, #0
 810b4ca:	d1e6      	bne.n	810b49a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 810b4cc:	687b      	ldr	r3, [r7, #4]
 810b4ce:	681b      	ldr	r3, [r3, #0]
 810b4d0:	3308      	adds	r3, #8
 810b4d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b4d4:	6a3b      	ldr	r3, [r7, #32]
 810b4d6:	e853 3f00 	ldrex	r3, [r3]
 810b4da:	61fb      	str	r3, [r7, #28]
   return(result);
 810b4dc:	69fb      	ldr	r3, [r7, #28]
 810b4de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 810b4e2:	f023 0301 	bic.w	r3, r3, #1
 810b4e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 810b4e8:	687b      	ldr	r3, [r7, #4]
 810b4ea:	681b      	ldr	r3, [r3, #0]
 810b4ec:	3308      	adds	r3, #8
 810b4ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 810b4f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 810b4f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b4f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 810b4f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 810b4f8:	e841 2300 	strex	r3, r2, [r1]
 810b4fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 810b4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 810b500:	2b00      	cmp	r3, #0
 810b502:	d1e3      	bne.n	810b4cc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810b504:	687b      	ldr	r3, [r7, #4]
 810b506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 810b508:	2b01      	cmp	r3, #1
 810b50a:	d118      	bne.n	810b53e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 810b50c:	687b      	ldr	r3, [r7, #4]
 810b50e:	681b      	ldr	r3, [r3, #0]
 810b510:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810b512:	68fb      	ldr	r3, [r7, #12]
 810b514:	e853 3f00 	ldrex	r3, [r3]
 810b518:	60bb      	str	r3, [r7, #8]
   return(result);
 810b51a:	68bb      	ldr	r3, [r7, #8]
 810b51c:	f023 0310 	bic.w	r3, r3, #16
 810b520:	647b      	str	r3, [r7, #68]	@ 0x44
 810b522:	687b      	ldr	r3, [r7, #4]
 810b524:	681b      	ldr	r3, [r3, #0]
 810b526:	461a      	mov	r2, r3
 810b528:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 810b52a:	61bb      	str	r3, [r7, #24]
 810b52c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810b52e:	6979      	ldr	r1, [r7, #20]
 810b530:	69ba      	ldr	r2, [r7, #24]
 810b532:	e841 2300 	strex	r3, r2, [r1]
 810b536:	613b      	str	r3, [r7, #16]
   return(result);
 810b538:	693b      	ldr	r3, [r7, #16]
 810b53a:	2b00      	cmp	r3, #0
 810b53c:	d1e6      	bne.n	810b50c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 810b53e:	687b      	ldr	r3, [r7, #4]
 810b540:	2220      	movs	r2, #32
 810b542:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810b546:	687b      	ldr	r3, [r7, #4]
 810b548:	2200      	movs	r2, #0
 810b54a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 810b54c:	687b      	ldr	r3, [r7, #4]
 810b54e:	2200      	movs	r2, #0
 810b550:	675a      	str	r2, [r3, #116]	@ 0x74
}
 810b552:	bf00      	nop
 810b554:	3754      	adds	r7, #84	@ 0x54
 810b556:	46bd      	mov	sp, r7
 810b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b55c:	4770      	bx	lr

0810b55e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 810b55e:	b480      	push	{r7}
 810b560:	b085      	sub	sp, #20
 810b562:	af00      	add	r7, sp, #0
 810b564:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 810b566:	687b      	ldr	r3, [r7, #4]
 810b568:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810b56c:	2b01      	cmp	r3, #1
 810b56e:	d101      	bne.n	810b574 <HAL_UARTEx_DisableFifoMode+0x16>
 810b570:	2302      	movs	r3, #2
 810b572:	e027      	b.n	810b5c4 <HAL_UARTEx_DisableFifoMode+0x66>
 810b574:	687b      	ldr	r3, [r7, #4]
 810b576:	2201      	movs	r2, #1
 810b578:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810b57c:	687b      	ldr	r3, [r7, #4]
 810b57e:	2224      	movs	r2, #36	@ 0x24
 810b580:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810b584:	687b      	ldr	r3, [r7, #4]
 810b586:	681b      	ldr	r3, [r3, #0]
 810b588:	681b      	ldr	r3, [r3, #0]
 810b58a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810b58c:	687b      	ldr	r3, [r7, #4]
 810b58e:	681b      	ldr	r3, [r3, #0]
 810b590:	681a      	ldr	r2, [r3, #0]
 810b592:	687b      	ldr	r3, [r7, #4]
 810b594:	681b      	ldr	r3, [r3, #0]
 810b596:	f022 0201 	bic.w	r2, r2, #1
 810b59a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 810b59c:	68fb      	ldr	r3, [r7, #12]
 810b59e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 810b5a2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 810b5a4:	687b      	ldr	r3, [r7, #4]
 810b5a6:	2200      	movs	r2, #0
 810b5a8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810b5aa:	687b      	ldr	r3, [r7, #4]
 810b5ac:	681b      	ldr	r3, [r3, #0]
 810b5ae:	68fa      	ldr	r2, [r7, #12]
 810b5b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810b5b2:	687b      	ldr	r3, [r7, #4]
 810b5b4:	2220      	movs	r2, #32
 810b5b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810b5ba:	687b      	ldr	r3, [r7, #4]
 810b5bc:	2200      	movs	r2, #0
 810b5be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810b5c2:	2300      	movs	r3, #0
}
 810b5c4:	4618      	mov	r0, r3
 810b5c6:	3714      	adds	r7, #20
 810b5c8:	46bd      	mov	sp, r7
 810b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b5ce:	4770      	bx	lr

0810b5d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810b5d0:	b580      	push	{r7, lr}
 810b5d2:	b084      	sub	sp, #16
 810b5d4:	af00      	add	r7, sp, #0
 810b5d6:	6078      	str	r0, [r7, #4]
 810b5d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810b5da:	687b      	ldr	r3, [r7, #4]
 810b5dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810b5e0:	2b01      	cmp	r3, #1
 810b5e2:	d101      	bne.n	810b5e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810b5e4:	2302      	movs	r3, #2
 810b5e6:	e02d      	b.n	810b644 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 810b5e8:	687b      	ldr	r3, [r7, #4]
 810b5ea:	2201      	movs	r2, #1
 810b5ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810b5f0:	687b      	ldr	r3, [r7, #4]
 810b5f2:	2224      	movs	r2, #36	@ 0x24
 810b5f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810b5f8:	687b      	ldr	r3, [r7, #4]
 810b5fa:	681b      	ldr	r3, [r3, #0]
 810b5fc:	681b      	ldr	r3, [r3, #0]
 810b5fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810b600:	687b      	ldr	r3, [r7, #4]
 810b602:	681b      	ldr	r3, [r3, #0]
 810b604:	681a      	ldr	r2, [r3, #0]
 810b606:	687b      	ldr	r3, [r7, #4]
 810b608:	681b      	ldr	r3, [r3, #0]
 810b60a:	f022 0201 	bic.w	r2, r2, #1
 810b60e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 810b610:	687b      	ldr	r3, [r7, #4]
 810b612:	681b      	ldr	r3, [r3, #0]
 810b614:	689b      	ldr	r3, [r3, #8]
 810b616:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 810b61a:	687b      	ldr	r3, [r7, #4]
 810b61c:	681b      	ldr	r3, [r3, #0]
 810b61e:	683a      	ldr	r2, [r7, #0]
 810b620:	430a      	orrs	r2, r1
 810b622:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810b624:	6878      	ldr	r0, [r7, #4]
 810b626:	f000 f84f 	bl	810b6c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810b62a:	687b      	ldr	r3, [r7, #4]
 810b62c:	681b      	ldr	r3, [r3, #0]
 810b62e:	68fa      	ldr	r2, [r7, #12]
 810b630:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810b632:	687b      	ldr	r3, [r7, #4]
 810b634:	2220      	movs	r2, #32
 810b636:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810b63a:	687b      	ldr	r3, [r7, #4]
 810b63c:	2200      	movs	r2, #0
 810b63e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810b642:	2300      	movs	r3, #0
}
 810b644:	4618      	mov	r0, r3
 810b646:	3710      	adds	r7, #16
 810b648:	46bd      	mov	sp, r7
 810b64a:	bd80      	pop	{r7, pc}

0810b64c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 810b64c:	b580      	push	{r7, lr}
 810b64e:	b084      	sub	sp, #16
 810b650:	af00      	add	r7, sp, #0
 810b652:	6078      	str	r0, [r7, #4]
 810b654:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 810b656:	687b      	ldr	r3, [r7, #4]
 810b658:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 810b65c:	2b01      	cmp	r3, #1
 810b65e:	d101      	bne.n	810b664 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 810b660:	2302      	movs	r3, #2
 810b662:	e02d      	b.n	810b6c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 810b664:	687b      	ldr	r3, [r7, #4]
 810b666:	2201      	movs	r2, #1
 810b668:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 810b66c:	687b      	ldr	r3, [r7, #4]
 810b66e:	2224      	movs	r2, #36	@ 0x24
 810b670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 810b674:	687b      	ldr	r3, [r7, #4]
 810b676:	681b      	ldr	r3, [r3, #0]
 810b678:	681b      	ldr	r3, [r3, #0]
 810b67a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 810b67c:	687b      	ldr	r3, [r7, #4]
 810b67e:	681b      	ldr	r3, [r3, #0]
 810b680:	681a      	ldr	r2, [r3, #0]
 810b682:	687b      	ldr	r3, [r7, #4]
 810b684:	681b      	ldr	r3, [r3, #0]
 810b686:	f022 0201 	bic.w	r2, r2, #1
 810b68a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 810b68c:	687b      	ldr	r3, [r7, #4]
 810b68e:	681b      	ldr	r3, [r3, #0]
 810b690:	689b      	ldr	r3, [r3, #8]
 810b692:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 810b696:	687b      	ldr	r3, [r7, #4]
 810b698:	681b      	ldr	r3, [r3, #0]
 810b69a:	683a      	ldr	r2, [r7, #0]
 810b69c:	430a      	orrs	r2, r1
 810b69e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810b6a0:	6878      	ldr	r0, [r7, #4]
 810b6a2:	f000 f811 	bl	810b6c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 810b6a6:	687b      	ldr	r3, [r7, #4]
 810b6a8:	681b      	ldr	r3, [r3, #0]
 810b6aa:	68fa      	ldr	r2, [r7, #12]
 810b6ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810b6ae:	687b      	ldr	r3, [r7, #4]
 810b6b0:	2220      	movs	r2, #32
 810b6b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 810b6b6:	687b      	ldr	r3, [r7, #4]
 810b6b8:	2200      	movs	r2, #0
 810b6ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 810b6be:	2300      	movs	r3, #0
}
 810b6c0:	4618      	mov	r0, r3
 810b6c2:	3710      	adds	r7, #16
 810b6c4:	46bd      	mov	sp, r7
 810b6c6:	bd80      	pop	{r7, pc}

0810b6c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 810b6c8:	b480      	push	{r7}
 810b6ca:	b085      	sub	sp, #20
 810b6cc:	af00      	add	r7, sp, #0
 810b6ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 810b6d0:	687b      	ldr	r3, [r7, #4]
 810b6d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810b6d4:	2b00      	cmp	r3, #0
 810b6d6:	d108      	bne.n	810b6ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 810b6d8:	687b      	ldr	r3, [r7, #4]
 810b6da:	2201      	movs	r2, #1
 810b6dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 810b6e0:	687b      	ldr	r3, [r7, #4]
 810b6e2:	2201      	movs	r2, #1
 810b6e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 810b6e8:	e031      	b.n	810b74e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 810b6ea:	2310      	movs	r3, #16
 810b6ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 810b6ee:	2310      	movs	r3, #16
 810b6f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 810b6f2:	687b      	ldr	r3, [r7, #4]
 810b6f4:	681b      	ldr	r3, [r3, #0]
 810b6f6:	689b      	ldr	r3, [r3, #8]
 810b6f8:	0e5b      	lsrs	r3, r3, #25
 810b6fa:	b2db      	uxtb	r3, r3
 810b6fc:	f003 0307 	and.w	r3, r3, #7
 810b700:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 810b702:	687b      	ldr	r3, [r7, #4]
 810b704:	681b      	ldr	r3, [r3, #0]
 810b706:	689b      	ldr	r3, [r3, #8]
 810b708:	0f5b      	lsrs	r3, r3, #29
 810b70a:	b2db      	uxtb	r3, r3
 810b70c:	f003 0307 	and.w	r3, r3, #7
 810b710:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810b712:	7bbb      	ldrb	r3, [r7, #14]
 810b714:	7b3a      	ldrb	r2, [r7, #12]
 810b716:	4911      	ldr	r1, [pc, #68]	@ (810b75c <UARTEx_SetNbDataToProcess+0x94>)
 810b718:	5c8a      	ldrb	r2, [r1, r2]
 810b71a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 810b71e:	7b3a      	ldrb	r2, [r7, #12]
 810b720:	490f      	ldr	r1, [pc, #60]	@ (810b760 <UARTEx_SetNbDataToProcess+0x98>)
 810b722:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 810b724:	fb93 f3f2 	sdiv	r3, r3, r2
 810b728:	b29a      	uxth	r2, r3
 810b72a:	687b      	ldr	r3, [r7, #4]
 810b72c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810b730:	7bfb      	ldrb	r3, [r7, #15]
 810b732:	7b7a      	ldrb	r2, [r7, #13]
 810b734:	4909      	ldr	r1, [pc, #36]	@ (810b75c <UARTEx_SetNbDataToProcess+0x94>)
 810b736:	5c8a      	ldrb	r2, [r1, r2]
 810b738:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 810b73c:	7b7a      	ldrb	r2, [r7, #13]
 810b73e:	4908      	ldr	r1, [pc, #32]	@ (810b760 <UARTEx_SetNbDataToProcess+0x98>)
 810b740:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 810b742:	fb93 f3f2 	sdiv	r3, r3, r2
 810b746:	b29a      	uxth	r2, r3
 810b748:	687b      	ldr	r3, [r7, #4]
 810b74a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 810b74e:	bf00      	nop
 810b750:	3714      	adds	r7, #20
 810b752:	46bd      	mov	sp, r7
 810b754:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b758:	4770      	bx	lr
 810b75a:	bf00      	nop
 810b75c:	0810c364 	.word	0x0810c364
 810b760:	0810c36c 	.word	0x0810c36c

0810b764 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 810b764:	b480      	push	{r7}
 810b766:	b083      	sub	sp, #12
 810b768:	af00      	add	r7, sp, #0
 810b76a:	6078      	str	r0, [r7, #4]
 810b76c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 810b76e:	683b      	ldr	r3, [r7, #0]
 810b770:	681b      	ldr	r3, [r3, #0]
 810b772:	2b00      	cmp	r3, #0
 810b774:	d123      	bne.n	810b7be <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810b776:	687b      	ldr	r3, [r7, #4]
 810b778:	681b      	ldr	r3, [r3, #0]
 810b77a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 810b77e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 810b782:	683a      	ldr	r2, [r7, #0]
 810b784:	6851      	ldr	r1, [r2, #4]
 810b786:	683a      	ldr	r2, [r7, #0]
 810b788:	6892      	ldr	r2, [r2, #8]
 810b78a:	4311      	orrs	r1, r2
 810b78c:	683a      	ldr	r2, [r7, #0]
 810b78e:	68d2      	ldr	r2, [r2, #12]
 810b790:	4311      	orrs	r1, r2
 810b792:	683a      	ldr	r2, [r7, #0]
 810b794:	6912      	ldr	r2, [r2, #16]
 810b796:	4311      	orrs	r1, r2
 810b798:	683a      	ldr	r2, [r7, #0]
 810b79a:	6952      	ldr	r2, [r2, #20]
 810b79c:	4311      	orrs	r1, r2
 810b79e:	683a      	ldr	r2, [r7, #0]
 810b7a0:	6992      	ldr	r2, [r2, #24]
 810b7a2:	4311      	orrs	r1, r2
 810b7a4:	683a      	ldr	r2, [r7, #0]
 810b7a6:	69d2      	ldr	r2, [r2, #28]
 810b7a8:	4311      	orrs	r1, r2
 810b7aa:	683a      	ldr	r2, [r7, #0]
 810b7ac:	6a12      	ldr	r2, [r2, #32]
 810b7ae:	4311      	orrs	r1, r2
 810b7b0:	683a      	ldr	r2, [r7, #0]
 810b7b2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 810b7b4:	430a      	orrs	r2, r1
 810b7b6:	431a      	orrs	r2, r3
 810b7b8:	687b      	ldr	r3, [r7, #4]
 810b7ba:	601a      	str	r2, [r3, #0]
 810b7bc:	e028      	b.n	810b810 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 810b7be:	687b      	ldr	r3, [r7, #4]
 810b7c0:	681b      	ldr	r3, [r3, #0]
 810b7c2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 810b7c6:	683b      	ldr	r3, [r7, #0]
 810b7c8:	69d9      	ldr	r1, [r3, #28]
 810b7ca:	683b      	ldr	r3, [r7, #0]
 810b7cc:	6a1b      	ldr	r3, [r3, #32]
 810b7ce:	4319      	orrs	r1, r3
 810b7d0:	683b      	ldr	r3, [r7, #0]
 810b7d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810b7d4:	430b      	orrs	r3, r1
 810b7d6:	431a      	orrs	r2, r3
 810b7d8:	687b      	ldr	r3, [r7, #4]
 810b7da:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 810b7dc:	687b      	ldr	r3, [r7, #4]
 810b7de:	685b      	ldr	r3, [r3, #4]
 810b7e0:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 810b7e4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 810b7e8:	683a      	ldr	r2, [r7, #0]
 810b7ea:	6851      	ldr	r1, [r2, #4]
 810b7ec:	683a      	ldr	r2, [r7, #0]
 810b7ee:	6892      	ldr	r2, [r2, #8]
 810b7f0:	4311      	orrs	r1, r2
 810b7f2:	683a      	ldr	r2, [r7, #0]
 810b7f4:	68d2      	ldr	r2, [r2, #12]
 810b7f6:	4311      	orrs	r1, r2
 810b7f8:	683a      	ldr	r2, [r7, #0]
 810b7fa:	6912      	ldr	r2, [r2, #16]
 810b7fc:	4311      	orrs	r1, r2
 810b7fe:	683a      	ldr	r2, [r7, #0]
 810b800:	6952      	ldr	r2, [r2, #20]
 810b802:	4311      	orrs	r1, r2
 810b804:	683a      	ldr	r2, [r7, #0]
 810b806:	6992      	ldr	r2, [r2, #24]
 810b808:	430a      	orrs	r2, r1
 810b80a:	431a      	orrs	r2, r3
 810b80c:	687b      	ldr	r3, [r7, #4]
 810b80e:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 810b810:	2300      	movs	r3, #0
}
 810b812:	4618      	mov	r0, r3
 810b814:	370c      	adds	r7, #12
 810b816:	46bd      	mov	sp, r7
 810b818:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b81c:	4770      	bx	lr

0810b81e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 810b81e:	b480      	push	{r7}
 810b820:	b085      	sub	sp, #20
 810b822:	af00      	add	r7, sp, #0
 810b824:	60f8      	str	r0, [r7, #12]
 810b826:	60b9      	str	r1, [r7, #8]
 810b828:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 810b82a:	687b      	ldr	r3, [r7, #4]
 810b82c:	2b00      	cmp	r3, #0
 810b82e:	d128      	bne.n	810b882 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810b830:	68fb      	ldr	r3, [r7, #12]
 810b832:	689b      	ldr	r3, [r3, #8]
 810b834:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 810b838:	68bb      	ldr	r3, [r7, #8]
 810b83a:	681b      	ldr	r3, [r3, #0]
 810b83c:	1e59      	subs	r1, r3, #1
 810b83e:	68bb      	ldr	r3, [r7, #8]
 810b840:	685b      	ldr	r3, [r3, #4]
 810b842:	3b01      	subs	r3, #1
 810b844:	011b      	lsls	r3, r3, #4
 810b846:	4319      	orrs	r1, r3
 810b848:	68bb      	ldr	r3, [r7, #8]
 810b84a:	689b      	ldr	r3, [r3, #8]
 810b84c:	3b01      	subs	r3, #1
 810b84e:	021b      	lsls	r3, r3, #8
 810b850:	4319      	orrs	r1, r3
 810b852:	68bb      	ldr	r3, [r7, #8]
 810b854:	68db      	ldr	r3, [r3, #12]
 810b856:	3b01      	subs	r3, #1
 810b858:	031b      	lsls	r3, r3, #12
 810b85a:	4319      	orrs	r1, r3
 810b85c:	68bb      	ldr	r3, [r7, #8]
 810b85e:	691b      	ldr	r3, [r3, #16]
 810b860:	3b01      	subs	r3, #1
 810b862:	041b      	lsls	r3, r3, #16
 810b864:	4319      	orrs	r1, r3
 810b866:	68bb      	ldr	r3, [r7, #8]
 810b868:	695b      	ldr	r3, [r3, #20]
 810b86a:	3b01      	subs	r3, #1
 810b86c:	051b      	lsls	r3, r3, #20
 810b86e:	4319      	orrs	r1, r3
 810b870:	68bb      	ldr	r3, [r7, #8]
 810b872:	699b      	ldr	r3, [r3, #24]
 810b874:	3b01      	subs	r3, #1
 810b876:	061b      	lsls	r3, r3, #24
 810b878:	430b      	orrs	r3, r1
 810b87a:	431a      	orrs	r2, r3
 810b87c:	68fb      	ldr	r3, [r7, #12]
 810b87e:	609a      	str	r2, [r3, #8]
 810b880:	e02f      	b.n	810b8e2 <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 810b882:	68fb      	ldr	r3, [r7, #12]
 810b884:	689b      	ldr	r3, [r3, #8]
 810b886:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 810b88a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 810b88e:	68ba      	ldr	r2, [r7, #8]
 810b890:	68d2      	ldr	r2, [r2, #12]
 810b892:	3a01      	subs	r2, #1
 810b894:	0311      	lsls	r1, r2, #12
 810b896:	68ba      	ldr	r2, [r7, #8]
 810b898:	6952      	ldr	r2, [r2, #20]
 810b89a:	3a01      	subs	r2, #1
 810b89c:	0512      	lsls	r2, r2, #20
 810b89e:	430a      	orrs	r2, r1
 810b8a0:	431a      	orrs	r2, r3
 810b8a2:	68fb      	ldr	r3, [r7, #12]
 810b8a4:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 810b8a6:	68fb      	ldr	r3, [r7, #12]
 810b8a8:	68db      	ldr	r3, [r3, #12]
 810b8aa:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 810b8ae:	68bb      	ldr	r3, [r7, #8]
 810b8b0:	681b      	ldr	r3, [r3, #0]
 810b8b2:	1e59      	subs	r1, r3, #1
 810b8b4:	68bb      	ldr	r3, [r7, #8]
 810b8b6:	685b      	ldr	r3, [r3, #4]
 810b8b8:	3b01      	subs	r3, #1
 810b8ba:	011b      	lsls	r3, r3, #4
 810b8bc:	4319      	orrs	r1, r3
 810b8be:	68bb      	ldr	r3, [r7, #8]
 810b8c0:	689b      	ldr	r3, [r3, #8]
 810b8c2:	3b01      	subs	r3, #1
 810b8c4:	021b      	lsls	r3, r3, #8
 810b8c6:	4319      	orrs	r1, r3
 810b8c8:	68bb      	ldr	r3, [r7, #8]
 810b8ca:	691b      	ldr	r3, [r3, #16]
 810b8cc:	3b01      	subs	r3, #1
 810b8ce:	041b      	lsls	r3, r3, #16
 810b8d0:	4319      	orrs	r1, r3
 810b8d2:	68bb      	ldr	r3, [r7, #8]
 810b8d4:	699b      	ldr	r3, [r3, #24]
 810b8d6:	3b01      	subs	r3, #1
 810b8d8:	061b      	lsls	r3, r3, #24
 810b8da:	430b      	orrs	r3, r1
 810b8dc:	431a      	orrs	r2, r3
 810b8de:	68fb      	ldr	r3, [r7, #12]
 810b8e0:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 810b8e2:	2300      	movs	r3, #0
}
 810b8e4:	4618      	mov	r0, r3
 810b8e6:	3714      	adds	r7, #20
 810b8e8:	46bd      	mov	sp, r7
 810b8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b8ee:	4770      	bx	lr

0810b8f0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 810b8f0:	b084      	sub	sp, #16
 810b8f2:	b480      	push	{r7}
 810b8f4:	b085      	sub	sp, #20
 810b8f6:	af00      	add	r7, sp, #0
 810b8f8:	6078      	str	r0, [r7, #4]
 810b8fa:	f107 001c 	add.w	r0, r7, #28
 810b8fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 810b902:	2300      	movs	r3, #0
 810b904:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 810b906:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 810b908:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 810b90a:	431a      	orrs	r2, r3
             Init.BusWide             | \
 810b90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 810b90e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 810b910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 810b912:	431a      	orrs	r2, r3
             Init.ClockDiv
 810b914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 810b916:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 810b918:	68fa      	ldr	r2, [r7, #12]
 810b91a:	4313      	orrs	r3, r2
 810b91c:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 810b91e:	687b      	ldr	r3, [r7, #4]
 810b920:	685a      	ldr	r2, [r3, #4]
 810b922:	4b07      	ldr	r3, [pc, #28]	@ (810b940 <SDMMC_Init+0x50>)
 810b924:	4013      	ands	r3, r2
 810b926:	68fa      	ldr	r2, [r7, #12]
 810b928:	431a      	orrs	r2, r3
 810b92a:	687b      	ldr	r3, [r7, #4]
 810b92c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 810b92e:	2300      	movs	r3, #0
}
 810b930:	4618      	mov	r0, r3
 810b932:	3714      	adds	r7, #20
 810b934:	46bd      	mov	sp, r7
 810b936:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b93a:	b004      	add	sp, #16
 810b93c:	4770      	bx	lr
 810b93e:	bf00      	nop
 810b940:	ffc02c00 	.word	0xffc02c00

0810b944 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 810b944:	b480      	push	{r7}
 810b946:	b083      	sub	sp, #12
 810b948:	af00      	add	r7, sp, #0
 810b94a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 810b94c:	687b      	ldr	r3, [r7, #4]
 810b94e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 810b952:	4618      	mov	r0, r3
 810b954:	370c      	adds	r7, #12
 810b956:	46bd      	mov	sp, r7
 810b958:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b95c:	4770      	bx	lr

0810b95e <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 810b95e:	b480      	push	{r7}
 810b960:	b083      	sub	sp, #12
 810b962:	af00      	add	r7, sp, #0
 810b964:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 810b966:	687b      	ldr	r3, [r7, #4]
 810b968:	681b      	ldr	r3, [r3, #0]
 810b96a:	f043 0203 	orr.w	r2, r3, #3
 810b96e:	687b      	ldr	r3, [r7, #4]
 810b970:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 810b972:	2300      	movs	r3, #0
}
 810b974:	4618      	mov	r0, r3
 810b976:	370c      	adds	r7, #12
 810b978:	46bd      	mov	sp, r7
 810b97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b97e:	4770      	bx	lr

0810b980 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 810b980:	b480      	push	{r7}
 810b982:	b083      	sub	sp, #12
 810b984:	af00      	add	r7, sp, #0
 810b986:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 810b988:	687b      	ldr	r3, [r7, #4]
 810b98a:	681b      	ldr	r3, [r3, #0]
 810b98c:	f003 0303 	and.w	r3, r3, #3
}
 810b990:	4618      	mov	r0, r3
 810b992:	370c      	adds	r7, #12
 810b994:	46bd      	mov	sp, r7
 810b996:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b99a:	4770      	bx	lr

0810b99c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 810b99c:	b480      	push	{r7}
 810b99e:	b085      	sub	sp, #20
 810b9a0:	af00      	add	r7, sp, #0
 810b9a2:	6078      	str	r0, [r7, #4]
 810b9a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 810b9a6:	2300      	movs	r3, #0
 810b9a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 810b9aa:	683b      	ldr	r3, [r7, #0]
 810b9ac:	681a      	ldr	r2, [r3, #0]
 810b9ae:	687b      	ldr	r3, [r7, #4]
 810b9b0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 810b9b2:	683b      	ldr	r3, [r7, #0]
 810b9b4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 810b9b6:	683b      	ldr	r3, [r7, #0]
 810b9b8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 810b9ba:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 810b9bc:	683b      	ldr	r3, [r7, #0]
 810b9be:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 810b9c0:	431a      	orrs	r2, r3
                       Command->CPSM);
 810b9c2:	683b      	ldr	r3, [r7, #0]
 810b9c4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 810b9c6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 810b9c8:	68fa      	ldr	r2, [r7, #12]
 810b9ca:	4313      	orrs	r3, r2
 810b9cc:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 810b9ce:	687b      	ldr	r3, [r7, #4]
 810b9d0:	68da      	ldr	r2, [r3, #12]
 810b9d2:	4b06      	ldr	r3, [pc, #24]	@ (810b9ec <SDMMC_SendCommand+0x50>)
 810b9d4:	4013      	ands	r3, r2
 810b9d6:	68fa      	ldr	r2, [r7, #12]
 810b9d8:	431a      	orrs	r2, r3
 810b9da:	687b      	ldr	r3, [r7, #4]
 810b9dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 810b9de:	2300      	movs	r3, #0
}
 810b9e0:	4618      	mov	r0, r3
 810b9e2:	3714      	adds	r7, #20
 810b9e4:	46bd      	mov	sp, r7
 810b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 810b9ea:	4770      	bx	lr
 810b9ec:	fffee0c0 	.word	0xfffee0c0

0810b9f0 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 810b9f0:	b480      	push	{r7}
 810b9f2:	b083      	sub	sp, #12
 810b9f4:	af00      	add	r7, sp, #0
 810b9f6:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 810b9f8:	687b      	ldr	r3, [r7, #4]
 810b9fa:	691b      	ldr	r3, [r3, #16]
 810b9fc:	b2db      	uxtb	r3, r3
}
 810b9fe:	4618      	mov	r0, r3
 810ba00:	370c      	adds	r7, #12
 810ba02:	46bd      	mov	sp, r7
 810ba04:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba08:	4770      	bx	lr

0810ba0a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 810ba0a:	b480      	push	{r7}
 810ba0c:	b085      	sub	sp, #20
 810ba0e:	af00      	add	r7, sp, #0
 810ba10:	6078      	str	r0, [r7, #4]
 810ba12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 810ba14:	687b      	ldr	r3, [r7, #4]
 810ba16:	3314      	adds	r3, #20
 810ba18:	461a      	mov	r2, r3
 810ba1a:	683b      	ldr	r3, [r7, #0]
 810ba1c:	4413      	add	r3, r2
 810ba1e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 810ba20:	68fb      	ldr	r3, [r7, #12]
 810ba22:	681b      	ldr	r3, [r3, #0]
}
 810ba24:	4618      	mov	r0, r3
 810ba26:	3714      	adds	r7, #20
 810ba28:	46bd      	mov	sp, r7
 810ba2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba2e:	4770      	bx	lr

0810ba30 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 810ba30:	b480      	push	{r7}
 810ba32:	b085      	sub	sp, #20
 810ba34:	af00      	add	r7, sp, #0
 810ba36:	6078      	str	r0, [r7, #4]
 810ba38:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 810ba3a:	2300      	movs	r3, #0
 810ba3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 810ba3e:	683b      	ldr	r3, [r7, #0]
 810ba40:	681a      	ldr	r2, [r3, #0]
 810ba42:	687b      	ldr	r3, [r7, #4]
 810ba44:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 810ba46:	683b      	ldr	r3, [r7, #0]
 810ba48:	685a      	ldr	r2, [r3, #4]
 810ba4a:	687b      	ldr	r3, [r7, #4]
 810ba4c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 810ba4e:	683b      	ldr	r3, [r7, #0]
 810ba50:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 810ba52:	683b      	ldr	r3, [r7, #0]
 810ba54:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 810ba56:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 810ba58:	683b      	ldr	r3, [r7, #0]
 810ba5a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 810ba5c:	431a      	orrs	r2, r3
                       Data->DPSM);
 810ba5e:	683b      	ldr	r3, [r7, #0]
 810ba60:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 810ba62:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 810ba64:	68fa      	ldr	r2, [r7, #12]
 810ba66:	4313      	orrs	r3, r2
 810ba68:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 810ba6a:	687b      	ldr	r3, [r7, #4]
 810ba6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810ba6e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 810ba72:	68fb      	ldr	r3, [r7, #12]
 810ba74:	431a      	orrs	r2, r3
 810ba76:	687b      	ldr	r3, [r7, #4]
 810ba78:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 810ba7a:	2300      	movs	r3, #0

}
 810ba7c:	4618      	mov	r0, r3
 810ba7e:	3714      	adds	r7, #20
 810ba80:	46bd      	mov	sp, r7
 810ba82:	f85d 7b04 	ldr.w	r7, [sp], #4
 810ba86:	4770      	bx	lr

0810ba88 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 810ba88:	b580      	push	{r7, lr}
 810ba8a:	b088      	sub	sp, #32
 810ba8c:	af00      	add	r7, sp, #0
 810ba8e:	6078      	str	r0, [r7, #4]
 810ba90:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 810ba92:	683b      	ldr	r3, [r7, #0]
 810ba94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 810ba96:	2310      	movs	r3, #16
 810ba98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810ba9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810ba9e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810baa0:	2300      	movs	r3, #0
 810baa2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810baa4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810baa8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810baaa:	f107 0308 	add.w	r3, r7, #8
 810baae:	4619      	mov	r1, r3
 810bab0:	6878      	ldr	r0, [r7, #4]
 810bab2:	f7ff ff73 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 810bab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 810baba:	2110      	movs	r1, #16
 810babc:	6878      	ldr	r0, [r7, #4]
 810babe:	f000 f995 	bl	810bdec <SDMMC_GetCmdResp1>
 810bac2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bac4:	69fb      	ldr	r3, [r7, #28]
}
 810bac6:	4618      	mov	r0, r3
 810bac8:	3720      	adds	r7, #32
 810baca:	46bd      	mov	sp, r7
 810bacc:	bd80      	pop	{r7, pc}

0810bace <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 810bace:	b580      	push	{r7, lr}
 810bad0:	b088      	sub	sp, #32
 810bad2:	af00      	add	r7, sp, #0
 810bad4:	6078      	str	r0, [r7, #4]
 810bad6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 810bad8:	683b      	ldr	r3, [r7, #0]
 810bada:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 810badc:	2307      	movs	r3, #7
 810bade:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bae0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bae4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bae6:	2300      	movs	r3, #0
 810bae8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810baea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810baee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810baf0:	f107 0308 	add.w	r3, r7, #8
 810baf4:	4619      	mov	r1, r3
 810baf6:	6878      	ldr	r0, [r7, #4]
 810baf8:	f7ff ff50 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 810bafc:	f241 3288 	movw	r2, #5000	@ 0x1388
 810bb00:	2107      	movs	r1, #7
 810bb02:	6878      	ldr	r0, [r7, #4]
 810bb04:	f000 f972 	bl	810bdec <SDMMC_GetCmdResp1>
 810bb08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bb0a:	69fb      	ldr	r3, [r7, #28]
}
 810bb0c:	4618      	mov	r0, r3
 810bb0e:	3720      	adds	r7, #32
 810bb10:	46bd      	mov	sp, r7
 810bb12:	bd80      	pop	{r7, pc}

0810bb14 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 810bb14:	b580      	push	{r7, lr}
 810bb16:	b088      	sub	sp, #32
 810bb18:	af00      	add	r7, sp, #0
 810bb1a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 810bb1c:	2300      	movs	r3, #0
 810bb1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 810bb20:	2300      	movs	r3, #0
 810bb22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 810bb24:	2300      	movs	r3, #0
 810bb26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bb28:	2300      	movs	r3, #0
 810bb2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bb2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bb30:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bb32:	f107 0308 	add.w	r3, r7, #8
 810bb36:	4619      	mov	r1, r3
 810bb38:	6878      	ldr	r0, [r7, #4]
 810bb3a:	f7ff ff2f 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 810bb3e:	6878      	ldr	r0, [r7, #4]
 810bb40:	f000 fb96 	bl	810c270 <SDMMC_GetCmdError>
 810bb44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bb46:	69fb      	ldr	r3, [r7, #28]
}
 810bb48:	4618      	mov	r0, r3
 810bb4a:	3720      	adds	r7, #32
 810bb4c:	46bd      	mov	sp, r7
 810bb4e:	bd80      	pop	{r7, pc}

0810bb50 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 810bb50:	b580      	push	{r7, lr}
 810bb52:	b088      	sub	sp, #32
 810bb54:	af00      	add	r7, sp, #0
 810bb56:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 810bb58:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 810bb5c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 810bb5e:	2308      	movs	r3, #8
 810bb60:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bb62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bb66:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bb68:	2300      	movs	r3, #0
 810bb6a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bb6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bb70:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bb72:	f107 0308 	add.w	r3, r7, #8
 810bb76:	4619      	mov	r1, r3
 810bb78:	6878      	ldr	r0, [r7, #4]
 810bb7a:	f7ff ff0f 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 810bb7e:	6878      	ldr	r0, [r7, #4]
 810bb80:	f000 fb28 	bl	810c1d4 <SDMMC_GetCmdResp7>
 810bb84:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bb86:	69fb      	ldr	r3, [r7, #28]
}
 810bb88:	4618      	mov	r0, r3
 810bb8a:	3720      	adds	r7, #32
 810bb8c:	46bd      	mov	sp, r7
 810bb8e:	bd80      	pop	{r7, pc}

0810bb90 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810bb90:	b580      	push	{r7, lr}
 810bb92:	b088      	sub	sp, #32
 810bb94:	af00      	add	r7, sp, #0
 810bb96:	6078      	str	r0, [r7, #4]
 810bb98:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 810bb9a:	683b      	ldr	r3, [r7, #0]
 810bb9c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 810bb9e:	2337      	movs	r3, #55	@ 0x37
 810bba0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bba2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bba6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bba8:	2300      	movs	r3, #0
 810bbaa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bbac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bbb0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bbb2:	f107 0308 	add.w	r3, r7, #8
 810bbb6:	4619      	mov	r1, r3
 810bbb8:	6878      	ldr	r0, [r7, #4]
 810bbba:	f7ff feef 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 810bbbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 810bbc2:	2137      	movs	r1, #55	@ 0x37
 810bbc4:	6878      	ldr	r0, [r7, #4]
 810bbc6:	f000 f911 	bl	810bdec <SDMMC_GetCmdResp1>
 810bbca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bbcc:	69fb      	ldr	r3, [r7, #28]
}
 810bbce:	4618      	mov	r0, r3
 810bbd0:	3720      	adds	r7, #32
 810bbd2:	46bd      	mov	sp, r7
 810bbd4:	bd80      	pop	{r7, pc}

0810bbd6 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810bbd6:	b580      	push	{r7, lr}
 810bbd8:	b088      	sub	sp, #32
 810bbda:	af00      	add	r7, sp, #0
 810bbdc:	6078      	str	r0, [r7, #4]
 810bbde:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 810bbe0:	683b      	ldr	r3, [r7, #0]
 810bbe2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 810bbe4:	2329      	movs	r3, #41	@ 0x29
 810bbe6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bbe8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bbec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bbee:	2300      	movs	r3, #0
 810bbf0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bbf2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bbf6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bbf8:	f107 0308 	add.w	r3, r7, #8
 810bbfc:	4619      	mov	r1, r3
 810bbfe:	6878      	ldr	r0, [r7, #4]
 810bc00:	f7ff fecc 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 810bc04:	6878      	ldr	r0, [r7, #4]
 810bc06:	f000 fa2d 	bl	810c064 <SDMMC_GetCmdResp3>
 810bc0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bc0c:	69fb      	ldr	r3, [r7, #28]
}
 810bc0e:	4618      	mov	r0, r3
 810bc10:	3720      	adds	r7, #32
 810bc12:	46bd      	mov	sp, r7
 810bc14:	bd80      	pop	{r7, pc}

0810bc16 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 810bc16:	b580      	push	{r7, lr}
 810bc18:	b088      	sub	sp, #32
 810bc1a:	af00      	add	r7, sp, #0
 810bc1c:	6078      	str	r0, [r7, #4]
 810bc1e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 810bc20:	683b      	ldr	r3, [r7, #0]
 810bc22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 810bc24:	2306      	movs	r3, #6
 810bc26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bc28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bc2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bc2e:	2300      	movs	r3, #0
 810bc30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bc32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bc36:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bc38:	f107 0308 	add.w	r3, r7, #8
 810bc3c:	4619      	mov	r1, r3
 810bc3e:	6878      	ldr	r0, [r7, #4]
 810bc40:	f7ff feac 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 810bc44:	f241 3288 	movw	r2, #5000	@ 0x1388
 810bc48:	2106      	movs	r1, #6
 810bc4a:	6878      	ldr	r0, [r7, #4]
 810bc4c:	f000 f8ce 	bl	810bdec <SDMMC_GetCmdResp1>
 810bc50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bc52:	69fb      	ldr	r3, [r7, #28]
}
 810bc54:	4618      	mov	r0, r3
 810bc56:	3720      	adds	r7, #32
 810bc58:	46bd      	mov	sp, r7
 810bc5a:	bd80      	pop	{r7, pc}

0810bc5c <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 810bc5c:	b580      	push	{r7, lr}
 810bc5e:	b088      	sub	sp, #32
 810bc60:	af00      	add	r7, sp, #0
 810bc62:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 810bc64:	2300      	movs	r3, #0
 810bc66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 810bc68:	2333      	movs	r3, #51	@ 0x33
 810bc6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bc6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bc70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bc72:	2300      	movs	r3, #0
 810bc74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bc76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bc7a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bc7c:	f107 0308 	add.w	r3, r7, #8
 810bc80:	4619      	mov	r1, r3
 810bc82:	6878      	ldr	r0, [r7, #4]
 810bc84:	f7ff fe8a 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 810bc88:	f241 3288 	movw	r2, #5000	@ 0x1388
 810bc8c:	2133      	movs	r1, #51	@ 0x33
 810bc8e:	6878      	ldr	r0, [r7, #4]
 810bc90:	f000 f8ac 	bl	810bdec <SDMMC_GetCmdResp1>
 810bc94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bc96:	69fb      	ldr	r3, [r7, #28]
}
 810bc98:	4618      	mov	r0, r3
 810bc9a:	3720      	adds	r7, #32
 810bc9c:	46bd      	mov	sp, r7
 810bc9e:	bd80      	pop	{r7, pc}

0810bca0 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 810bca0:	b580      	push	{r7, lr}
 810bca2:	b088      	sub	sp, #32
 810bca4:	af00      	add	r7, sp, #0
 810bca6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 810bca8:	2300      	movs	r3, #0
 810bcaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 810bcac:	2302      	movs	r3, #2
 810bcae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 810bcb0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 810bcb4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bcb6:	2300      	movs	r3, #0
 810bcb8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bcba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bcbe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bcc0:	f107 0308 	add.w	r3, r7, #8
 810bcc4:	4619      	mov	r1, r3
 810bcc6:	6878      	ldr	r0, [r7, #4]
 810bcc8:	f7ff fe68 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 810bccc:	6878      	ldr	r0, [r7, #4]
 810bcce:	f000 f97f 	bl	810bfd0 <SDMMC_GetCmdResp2>
 810bcd2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bcd4:	69fb      	ldr	r3, [r7, #28]
}
 810bcd6:	4618      	mov	r0, r3
 810bcd8:	3720      	adds	r7, #32
 810bcda:	46bd      	mov	sp, r7
 810bcdc:	bd80      	pop	{r7, pc}

0810bcde <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810bcde:	b580      	push	{r7, lr}
 810bce0:	b088      	sub	sp, #32
 810bce2:	af00      	add	r7, sp, #0
 810bce4:	6078      	str	r0, [r7, #4]
 810bce6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 810bce8:	683b      	ldr	r3, [r7, #0]
 810bcea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 810bcec:	2309      	movs	r3, #9
 810bcee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 810bcf0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 810bcf4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bcf6:	2300      	movs	r3, #0
 810bcf8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bcfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bcfe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bd00:	f107 0308 	add.w	r3, r7, #8
 810bd04:	4619      	mov	r1, r3
 810bd06:	6878      	ldr	r0, [r7, #4]
 810bd08:	f7ff fe48 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 810bd0c:	6878      	ldr	r0, [r7, #4]
 810bd0e:	f000 f95f 	bl	810bfd0 <SDMMC_GetCmdResp2>
 810bd12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bd14:	69fb      	ldr	r3, [r7, #28]
}
 810bd16:	4618      	mov	r0, r3
 810bd18:	3720      	adds	r7, #32
 810bd1a:	46bd      	mov	sp, r7
 810bd1c:	bd80      	pop	{r7, pc}

0810bd1e <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 810bd1e:	b580      	push	{r7, lr}
 810bd20:	b088      	sub	sp, #32
 810bd22:	af00      	add	r7, sp, #0
 810bd24:	6078      	str	r0, [r7, #4]
 810bd26:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 810bd28:	2300      	movs	r3, #0
 810bd2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 810bd2c:	2303      	movs	r3, #3
 810bd2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bd30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bd34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bd36:	2300      	movs	r3, #0
 810bd38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bd3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bd3e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bd40:	f107 0308 	add.w	r3, r7, #8
 810bd44:	4619      	mov	r1, r3
 810bd46:	6878      	ldr	r0, [r7, #4]
 810bd48:	f7ff fe28 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 810bd4c:	683a      	ldr	r2, [r7, #0]
 810bd4e:	2103      	movs	r1, #3
 810bd50:	6878      	ldr	r0, [r7, #4]
 810bd52:	f000 f9c7 	bl	810c0e4 <SDMMC_GetCmdResp6>
 810bd56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bd58:	69fb      	ldr	r3, [r7, #28]
}
 810bd5a:	4618      	mov	r0, r3
 810bd5c:	3720      	adds	r7, #32
 810bd5e:	46bd      	mov	sp, r7
 810bd60:	bd80      	pop	{r7, pc}

0810bd62 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810bd62:	b580      	push	{r7, lr}
 810bd64:	b088      	sub	sp, #32
 810bd66:	af00      	add	r7, sp, #0
 810bd68:	6078      	str	r0, [r7, #4]
 810bd6a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 810bd6c:	683b      	ldr	r3, [r7, #0]
 810bd6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 810bd70:	230d      	movs	r3, #13
 810bd72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bd74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bd78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bd7a:	2300      	movs	r3, #0
 810bd7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bd7e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bd82:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bd84:	f107 0308 	add.w	r3, r7, #8
 810bd88:	4619      	mov	r1, r3
 810bd8a:	6878      	ldr	r0, [r7, #4]
 810bd8c:	f7ff fe06 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 810bd90:	f241 3288 	movw	r2, #5000	@ 0x1388
 810bd94:	210d      	movs	r1, #13
 810bd96:	6878      	ldr	r0, [r7, #4]
 810bd98:	f000 f828 	bl	810bdec <SDMMC_GetCmdResp1>
 810bd9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bd9e:	69fb      	ldr	r3, [r7, #28]
}
 810bda0:	4618      	mov	r0, r3
 810bda2:	3720      	adds	r7, #32
 810bda4:	46bd      	mov	sp, r7
 810bda6:	bd80      	pop	{r7, pc}

0810bda8 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 810bda8:	b580      	push	{r7, lr}
 810bdaa:	b088      	sub	sp, #32
 810bdac:	af00      	add	r7, sp, #0
 810bdae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 810bdb0:	2300      	movs	r3, #0
 810bdb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 810bdb4:	230d      	movs	r3, #13
 810bdb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810bdb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810bdbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810bdbe:	2300      	movs	r3, #0
 810bdc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 810bdc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bdc6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810bdc8:	f107 0308 	add.w	r3, r7, #8
 810bdcc:	4619      	mov	r1, r3
 810bdce:	6878      	ldr	r0, [r7, #4]
 810bdd0:	f7ff fde4 	bl	810b99c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 810bdd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 810bdd8:	210d      	movs	r1, #13
 810bdda:	6878      	ldr	r0, [r7, #4]
 810bddc:	f000 f806 	bl	810bdec <SDMMC_GetCmdResp1>
 810bde0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 810bde2:	69fb      	ldr	r3, [r7, #28]
}
 810bde4:	4618      	mov	r0, r3
 810bde6:	3720      	adds	r7, #32
 810bde8:	46bd      	mov	sp, r7
 810bdea:	bd80      	pop	{r7, pc}

0810bdec <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 810bdec:	b580      	push	{r7, lr}
 810bdee:	b088      	sub	sp, #32
 810bdf0:	af00      	add	r7, sp, #0
 810bdf2:	60f8      	str	r0, [r7, #12]
 810bdf4:	460b      	mov	r3, r1
 810bdf6:	607a      	str	r2, [r7, #4]
 810bdf8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 810bdfa:	4b70      	ldr	r3, [pc, #448]	@ (810bfbc <SDMMC_GetCmdResp1+0x1d0>)
 810bdfc:	681b      	ldr	r3, [r3, #0]
 810bdfe:	4a70      	ldr	r2, [pc, #448]	@ (810bfc0 <SDMMC_GetCmdResp1+0x1d4>)
 810be00:	fba2 2303 	umull	r2, r3, r2, r3
 810be04:	0a5a      	lsrs	r2, r3, #9
 810be06:	687b      	ldr	r3, [r7, #4]
 810be08:	fb02 f303 	mul.w	r3, r2, r3
 810be0c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 810be0e:	69fb      	ldr	r3, [r7, #28]
 810be10:	1e5a      	subs	r2, r3, #1
 810be12:	61fa      	str	r2, [r7, #28]
 810be14:	2b00      	cmp	r3, #0
 810be16:	d102      	bne.n	810be1e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 810be18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810be1c:	e0c9      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 810be1e:	68fb      	ldr	r3, [r7, #12]
 810be20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810be22:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 810be24:	69ba      	ldr	r2, [r7, #24]
 810be26:	4b67      	ldr	r3, [pc, #412]	@ (810bfc4 <SDMMC_GetCmdResp1+0x1d8>)
 810be28:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810be2a:	2b00      	cmp	r3, #0
 810be2c:	d0ef      	beq.n	810be0e <SDMMC_GetCmdResp1+0x22>
 810be2e:	69bb      	ldr	r3, [r7, #24]
 810be30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810be34:	2b00      	cmp	r3, #0
 810be36:	d1ea      	bne.n	810be0e <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810be38:	68fb      	ldr	r3, [r7, #12]
 810be3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810be3c:	f003 0304 	and.w	r3, r3, #4
 810be40:	2b00      	cmp	r3, #0
 810be42:	d004      	beq.n	810be4e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810be44:	68fb      	ldr	r3, [r7, #12]
 810be46:	2204      	movs	r2, #4
 810be48:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810be4a:	2304      	movs	r3, #4
 810be4c:	e0b1      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810be4e:	68fb      	ldr	r3, [r7, #12]
 810be50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810be52:	f003 0301 	and.w	r3, r3, #1
 810be56:	2b00      	cmp	r3, #0
 810be58:	d004      	beq.n	810be64 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810be5a:	68fb      	ldr	r3, [r7, #12]
 810be5c:	2201      	movs	r2, #1
 810be5e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810be60:	2301      	movs	r3, #1
 810be62:	e0a6      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810be64:	68fb      	ldr	r3, [r7, #12]
 810be66:	4a58      	ldr	r2, [pc, #352]	@ (810bfc8 <SDMMC_GetCmdResp1+0x1dc>)
 810be68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 810be6a:	68f8      	ldr	r0, [r7, #12]
 810be6c:	f7ff fdc0 	bl	810b9f0 <SDMMC_GetCommandResponse>
 810be70:	4603      	mov	r3, r0
 810be72:	461a      	mov	r2, r3
 810be74:	7afb      	ldrb	r3, [r7, #11]
 810be76:	4293      	cmp	r3, r2
 810be78:	d001      	beq.n	810be7e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 810be7a:	2301      	movs	r3, #1
 810be7c:	e099      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 810be7e:	2100      	movs	r1, #0
 810be80:	68f8      	ldr	r0, [r7, #12]
 810be82:	f7ff fdc2 	bl	810ba0a <SDMMC_GetResponse>
 810be86:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 810be88:	697a      	ldr	r2, [r7, #20]
 810be8a:	4b50      	ldr	r3, [pc, #320]	@ (810bfcc <SDMMC_GetCmdResp1+0x1e0>)
 810be8c:	4013      	ands	r3, r2
 810be8e:	2b00      	cmp	r3, #0
 810be90:	d101      	bne.n	810be96 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 810be92:	2300      	movs	r3, #0
 810be94:	e08d      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 810be96:	697b      	ldr	r3, [r7, #20]
 810be98:	2b00      	cmp	r3, #0
 810be9a:	da02      	bge.n	810bea2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 810be9c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 810bea0:	e087      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 810bea2:	697b      	ldr	r3, [r7, #20]
 810bea4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 810bea8:	2b00      	cmp	r3, #0
 810beaa:	d001      	beq.n	810beb0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 810beac:	2340      	movs	r3, #64	@ 0x40
 810beae:	e080      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 810beb0:	697b      	ldr	r3, [r7, #20]
 810beb2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810beb6:	2b00      	cmp	r3, #0
 810beb8:	d001      	beq.n	810bebe <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 810beba:	2380      	movs	r3, #128	@ 0x80
 810bebc:	e079      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 810bebe:	697b      	ldr	r3, [r7, #20]
 810bec0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 810bec4:	2b00      	cmp	r3, #0
 810bec6:	d002      	beq.n	810bece <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 810bec8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 810becc:	e071      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 810bece:	697b      	ldr	r3, [r7, #20]
 810bed0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810bed4:	2b00      	cmp	r3, #0
 810bed6:	d002      	beq.n	810bede <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 810bed8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 810bedc:	e069      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 810bede:	697b      	ldr	r3, [r7, #20]
 810bee0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 810bee4:	2b00      	cmp	r3, #0
 810bee6:	d002      	beq.n	810beee <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 810bee8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 810beec:	e061      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 810beee:	697b      	ldr	r3, [r7, #20]
 810bef0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 810bef4:	2b00      	cmp	r3, #0
 810bef6:	d002      	beq.n	810befe <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 810bef8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 810befc:	e059      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 810befe:	697b      	ldr	r3, [r7, #20]
 810bf00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 810bf04:	2b00      	cmp	r3, #0
 810bf06:	d002      	beq.n	810bf0e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 810bf08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810bf0c:	e051      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 810bf0e:	697b      	ldr	r3, [r7, #20]
 810bf10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 810bf14:	2b00      	cmp	r3, #0
 810bf16:	d002      	beq.n	810bf1e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 810bf18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 810bf1c:	e049      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 810bf1e:	697b      	ldr	r3, [r7, #20]
 810bf20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 810bf24:	2b00      	cmp	r3, #0
 810bf26:	d002      	beq.n	810bf2e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 810bf28:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 810bf2c:	e041      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 810bf2e:	697b      	ldr	r3, [r7, #20]
 810bf30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 810bf34:	2b00      	cmp	r3, #0
 810bf36:	d002      	beq.n	810bf3e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 810bf38:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 810bf3c:	e039      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 810bf3e:	697b      	ldr	r3, [r7, #20]
 810bf40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 810bf44:	2b00      	cmp	r3, #0
 810bf46:	d002      	beq.n	810bf4e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 810bf48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 810bf4c:	e031      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 810bf4e:	697b      	ldr	r3, [r7, #20]
 810bf50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810bf54:	2b00      	cmp	r3, #0
 810bf56:	d002      	beq.n	810bf5e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 810bf58:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 810bf5c:	e029      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 810bf5e:	697b      	ldr	r3, [r7, #20]
 810bf60:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810bf64:	2b00      	cmp	r3, #0
 810bf66:	d002      	beq.n	810bf6e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 810bf68:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 810bf6c:	e021      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 810bf6e:	697b      	ldr	r3, [r7, #20]
 810bf70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810bf74:	2b00      	cmp	r3, #0
 810bf76:	d002      	beq.n	810bf7e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 810bf78:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 810bf7c:	e019      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 810bf7e:	697b      	ldr	r3, [r7, #20]
 810bf80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810bf84:	2b00      	cmp	r3, #0
 810bf86:	d002      	beq.n	810bf8e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 810bf88:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 810bf8c:	e011      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 810bf8e:	697b      	ldr	r3, [r7, #20]
 810bf90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 810bf94:	2b00      	cmp	r3, #0
 810bf96:	d002      	beq.n	810bf9e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 810bf98:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 810bf9c:	e009      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 810bf9e:	697b      	ldr	r3, [r7, #20]
 810bfa0:	f003 0308 	and.w	r3, r3, #8
 810bfa4:	2b00      	cmp	r3, #0
 810bfa6:	d002      	beq.n	810bfae <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 810bfa8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 810bfac:	e001      	b.n	810bfb2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 810bfae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 810bfb2:	4618      	mov	r0, r3
 810bfb4:	3720      	adds	r7, #32
 810bfb6:	46bd      	mov	sp, r7
 810bfb8:	bd80      	pop	{r7, pc}
 810bfba:	bf00      	nop
 810bfbc:	10000000 	.word	0x10000000
 810bfc0:	10624dd3 	.word	0x10624dd3
 810bfc4:	00200045 	.word	0x00200045
 810bfc8:	002000c5 	.word	0x002000c5
 810bfcc:	fdffe008 	.word	0xfdffe008

0810bfd0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 810bfd0:	b480      	push	{r7}
 810bfd2:	b085      	sub	sp, #20
 810bfd4:	af00      	add	r7, sp, #0
 810bfd6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810bfd8:	4b1f      	ldr	r3, [pc, #124]	@ (810c058 <SDMMC_GetCmdResp2+0x88>)
 810bfda:	681b      	ldr	r3, [r3, #0]
 810bfdc:	4a1f      	ldr	r2, [pc, #124]	@ (810c05c <SDMMC_GetCmdResp2+0x8c>)
 810bfde:	fba2 2303 	umull	r2, r3, r2, r3
 810bfe2:	0a5b      	lsrs	r3, r3, #9
 810bfe4:	f241 3288 	movw	r2, #5000	@ 0x1388
 810bfe8:	fb02 f303 	mul.w	r3, r2, r3
 810bfec:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810bfee:	68fb      	ldr	r3, [r7, #12]
 810bff0:	1e5a      	subs	r2, r3, #1
 810bff2:	60fa      	str	r2, [r7, #12]
 810bff4:	2b00      	cmp	r3, #0
 810bff6:	d102      	bne.n	810bffe <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810bff8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810bffc:	e026      	b.n	810c04c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 810bffe:	687b      	ldr	r3, [r7, #4]
 810c000:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c002:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c004:	68bb      	ldr	r3, [r7, #8]
 810c006:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 810c00a:	2b00      	cmp	r3, #0
 810c00c:	d0ef      	beq.n	810bfee <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c00e:	68bb      	ldr	r3, [r7, #8]
 810c010:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c014:	2b00      	cmp	r3, #0
 810c016:	d1ea      	bne.n	810bfee <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c018:	687b      	ldr	r3, [r7, #4]
 810c01a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c01c:	f003 0304 	and.w	r3, r3, #4
 810c020:	2b00      	cmp	r3, #0
 810c022:	d004      	beq.n	810c02e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c024:	687b      	ldr	r3, [r7, #4]
 810c026:	2204      	movs	r2, #4
 810c028:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c02a:	2304      	movs	r3, #4
 810c02c:	e00e      	b.n	810c04c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810c02e:	687b      	ldr	r3, [r7, #4]
 810c030:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c032:	f003 0301 	and.w	r3, r3, #1
 810c036:	2b00      	cmp	r3, #0
 810c038:	d004      	beq.n	810c044 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810c03a:	687b      	ldr	r3, [r7, #4]
 810c03c:	2201      	movs	r2, #1
 810c03e:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c040:	2301      	movs	r3, #1
 810c042:	e003      	b.n	810c04c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c044:	687b      	ldr	r3, [r7, #4]
 810c046:	4a06      	ldr	r2, [pc, #24]	@ (810c060 <SDMMC_GetCmdResp2+0x90>)
 810c048:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 810c04a:	2300      	movs	r3, #0
}
 810c04c:	4618      	mov	r0, r3
 810c04e:	3714      	adds	r7, #20
 810c050:	46bd      	mov	sp, r7
 810c052:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c056:	4770      	bx	lr
 810c058:	10000000 	.word	0x10000000
 810c05c:	10624dd3 	.word	0x10624dd3
 810c060:	002000c5 	.word	0x002000c5

0810c064 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 810c064:	b480      	push	{r7}
 810c066:	b085      	sub	sp, #20
 810c068:	af00      	add	r7, sp, #0
 810c06a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c06c:	4b1a      	ldr	r3, [pc, #104]	@ (810c0d8 <SDMMC_GetCmdResp3+0x74>)
 810c06e:	681b      	ldr	r3, [r3, #0]
 810c070:	4a1a      	ldr	r2, [pc, #104]	@ (810c0dc <SDMMC_GetCmdResp3+0x78>)
 810c072:	fba2 2303 	umull	r2, r3, r2, r3
 810c076:	0a5b      	lsrs	r3, r3, #9
 810c078:	f241 3288 	movw	r2, #5000	@ 0x1388
 810c07c:	fb02 f303 	mul.w	r3, r2, r3
 810c080:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810c082:	68fb      	ldr	r3, [r7, #12]
 810c084:	1e5a      	subs	r2, r3, #1
 810c086:	60fa      	str	r2, [r7, #12]
 810c088:	2b00      	cmp	r3, #0
 810c08a:	d102      	bne.n	810c092 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c08c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810c090:	e01b      	b.n	810c0ca <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 810c092:	687b      	ldr	r3, [r7, #4]
 810c094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c096:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c098:	68bb      	ldr	r3, [r7, #8]
 810c09a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 810c09e:	2b00      	cmp	r3, #0
 810c0a0:	d0ef      	beq.n	810c082 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c0a2:	68bb      	ldr	r3, [r7, #8]
 810c0a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c0a8:	2b00      	cmp	r3, #0
 810c0aa:	d1ea      	bne.n	810c082 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c0ac:	687b      	ldr	r3, [r7, #4]
 810c0ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c0b0:	f003 0304 	and.w	r3, r3, #4
 810c0b4:	2b00      	cmp	r3, #0
 810c0b6:	d004      	beq.n	810c0c2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c0b8:	687b      	ldr	r3, [r7, #4]
 810c0ba:	2204      	movs	r2, #4
 810c0bc:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c0be:	2304      	movs	r3, #4
 810c0c0:	e003      	b.n	810c0ca <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c0c2:	687b      	ldr	r3, [r7, #4]
 810c0c4:	4a06      	ldr	r2, [pc, #24]	@ (810c0e0 <SDMMC_GetCmdResp3+0x7c>)
 810c0c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 810c0c8:	2300      	movs	r3, #0
}
 810c0ca:	4618      	mov	r0, r3
 810c0cc:	3714      	adds	r7, #20
 810c0ce:	46bd      	mov	sp, r7
 810c0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c0d4:	4770      	bx	lr
 810c0d6:	bf00      	nop
 810c0d8:	10000000 	.word	0x10000000
 810c0dc:	10624dd3 	.word	0x10624dd3
 810c0e0:	002000c5 	.word	0x002000c5

0810c0e4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 810c0e4:	b580      	push	{r7, lr}
 810c0e6:	b088      	sub	sp, #32
 810c0e8:	af00      	add	r7, sp, #0
 810c0ea:	60f8      	str	r0, [r7, #12]
 810c0ec:	460b      	mov	r3, r1
 810c0ee:	607a      	str	r2, [r7, #4]
 810c0f0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c0f2:	4b35      	ldr	r3, [pc, #212]	@ (810c1c8 <SDMMC_GetCmdResp6+0xe4>)
 810c0f4:	681b      	ldr	r3, [r3, #0]
 810c0f6:	4a35      	ldr	r2, [pc, #212]	@ (810c1cc <SDMMC_GetCmdResp6+0xe8>)
 810c0f8:	fba2 2303 	umull	r2, r3, r2, r3
 810c0fc:	0a5b      	lsrs	r3, r3, #9
 810c0fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 810c102:	fb02 f303 	mul.w	r3, r2, r3
 810c106:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 810c108:	69fb      	ldr	r3, [r7, #28]
 810c10a:	1e5a      	subs	r2, r3, #1
 810c10c:	61fa      	str	r2, [r7, #28]
 810c10e:	2b00      	cmp	r3, #0
 810c110:	d102      	bne.n	810c118 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c112:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810c116:	e052      	b.n	810c1be <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 810c118:	68fb      	ldr	r3, [r7, #12]
 810c11a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c11c:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c11e:	69bb      	ldr	r3, [r7, #24]
 810c120:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 810c124:	2b00      	cmp	r3, #0
 810c126:	d0ef      	beq.n	810c108 <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c128:	69bb      	ldr	r3, [r7, #24]
 810c12a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c12e:	2b00      	cmp	r3, #0
 810c130:	d1ea      	bne.n	810c108 <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c132:	68fb      	ldr	r3, [r7, #12]
 810c134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c136:	f003 0304 	and.w	r3, r3, #4
 810c13a:	2b00      	cmp	r3, #0
 810c13c:	d004      	beq.n	810c148 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c13e:	68fb      	ldr	r3, [r7, #12]
 810c140:	2204      	movs	r2, #4
 810c142:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c144:	2304      	movs	r3, #4
 810c146:	e03a      	b.n	810c1be <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810c148:	68fb      	ldr	r3, [r7, #12]
 810c14a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c14c:	f003 0301 	and.w	r3, r3, #1
 810c150:	2b00      	cmp	r3, #0
 810c152:	d004      	beq.n	810c15e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810c154:	68fb      	ldr	r3, [r7, #12]
 810c156:	2201      	movs	r2, #1
 810c158:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c15a:	2301      	movs	r3, #1
 810c15c:	e02f      	b.n	810c1be <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 810c15e:	68f8      	ldr	r0, [r7, #12]
 810c160:	f7ff fc46 	bl	810b9f0 <SDMMC_GetCommandResponse>
 810c164:	4603      	mov	r3, r0
 810c166:	461a      	mov	r2, r3
 810c168:	7afb      	ldrb	r3, [r7, #11]
 810c16a:	4293      	cmp	r3, r2
 810c16c:	d001      	beq.n	810c172 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c16e:	2301      	movs	r3, #1
 810c170:	e025      	b.n	810c1be <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c172:	68fb      	ldr	r3, [r7, #12]
 810c174:	4a16      	ldr	r2, [pc, #88]	@ (810c1d0 <SDMMC_GetCmdResp6+0xec>)
 810c176:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 810c178:	2100      	movs	r1, #0
 810c17a:	68f8      	ldr	r0, [r7, #12]
 810c17c:	f7ff fc45 	bl	810ba0a <SDMMC_GetResponse>
 810c180:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 810c182:	697b      	ldr	r3, [r7, #20]
 810c184:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 810c188:	2b00      	cmp	r3, #0
 810c18a:	d106      	bne.n	810c19a <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 810c18c:	697b      	ldr	r3, [r7, #20]
 810c18e:	0c1b      	lsrs	r3, r3, #16
 810c190:	b29a      	uxth	r2, r3
 810c192:	687b      	ldr	r3, [r7, #4]
 810c194:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 810c196:	2300      	movs	r3, #0
 810c198:	e011      	b.n	810c1be <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 810c19a:	697b      	ldr	r3, [r7, #20]
 810c19c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 810c1a0:	2b00      	cmp	r3, #0
 810c1a2:	d002      	beq.n	810c1aa <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 810c1a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 810c1a8:	e009      	b.n	810c1be <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 810c1aa:	697b      	ldr	r3, [r7, #20]
 810c1ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 810c1b0:	2b00      	cmp	r3, #0
 810c1b2:	d002      	beq.n	810c1ba <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 810c1b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 810c1b8:	e001      	b.n	810c1be <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 810c1ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 810c1be:	4618      	mov	r0, r3
 810c1c0:	3720      	adds	r7, #32
 810c1c2:	46bd      	mov	sp, r7
 810c1c4:	bd80      	pop	{r7, pc}
 810c1c6:	bf00      	nop
 810c1c8:	10000000 	.word	0x10000000
 810c1cc:	10624dd3 	.word	0x10624dd3
 810c1d0:	002000c5 	.word	0x002000c5

0810c1d4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 810c1d4:	b480      	push	{r7}
 810c1d6:	b085      	sub	sp, #20
 810c1d8:	af00      	add	r7, sp, #0
 810c1da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c1dc:	4b22      	ldr	r3, [pc, #136]	@ (810c268 <SDMMC_GetCmdResp7+0x94>)
 810c1de:	681b      	ldr	r3, [r3, #0]
 810c1e0:	4a22      	ldr	r2, [pc, #136]	@ (810c26c <SDMMC_GetCmdResp7+0x98>)
 810c1e2:	fba2 2303 	umull	r2, r3, r2, r3
 810c1e6:	0a5b      	lsrs	r3, r3, #9
 810c1e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 810c1ec:	fb02 f303 	mul.w	r3, r2, r3
 810c1f0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810c1f2:	68fb      	ldr	r3, [r7, #12]
 810c1f4:	1e5a      	subs	r2, r3, #1
 810c1f6:	60fa      	str	r2, [r7, #12]
 810c1f8:	2b00      	cmp	r3, #0
 810c1fa:	d102      	bne.n	810c202 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c1fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810c200:	e02c      	b.n	810c25c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 810c202:	687b      	ldr	r3, [r7, #4]
 810c204:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c206:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c208:	68bb      	ldr	r3, [r7, #8]
 810c20a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 810c20e:	2b00      	cmp	r3, #0
 810c210:	d0ef      	beq.n	810c1f2 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 810c212:	68bb      	ldr	r3, [r7, #8]
 810c214:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810c218:	2b00      	cmp	r3, #0
 810c21a:	d1ea      	bne.n	810c1f2 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 810c21c:	687b      	ldr	r3, [r7, #4]
 810c21e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c220:	f003 0304 	and.w	r3, r3, #4
 810c224:	2b00      	cmp	r3, #0
 810c226:	d004      	beq.n	810c232 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 810c228:	687b      	ldr	r3, [r7, #4]
 810c22a:	2204      	movs	r2, #4
 810c22c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 810c22e:	2304      	movs	r3, #4
 810c230:	e014      	b.n	810c25c <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 810c232:	687b      	ldr	r3, [r7, #4]
 810c234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c236:	f003 0301 	and.w	r3, r3, #1
 810c23a:	2b00      	cmp	r3, #0
 810c23c:	d004      	beq.n	810c248 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 810c23e:	687b      	ldr	r3, [r7, #4]
 810c240:	2201      	movs	r2, #1
 810c242:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 810c244:	2301      	movs	r3, #1
 810c246:	e009      	b.n	810c25c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 810c248:	687b      	ldr	r3, [r7, #4]
 810c24a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c24c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810c250:	2b00      	cmp	r3, #0
 810c252:	d002      	beq.n	810c25a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 810c254:	687b      	ldr	r3, [r7, #4]
 810c256:	2240      	movs	r2, #64	@ 0x40
 810c258:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 810c25a:	2300      	movs	r3, #0

}
 810c25c:	4618      	mov	r0, r3
 810c25e:	3714      	adds	r7, #20
 810c260:	46bd      	mov	sp, r7
 810c262:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c266:	4770      	bx	lr
 810c268:	10000000 	.word	0x10000000
 810c26c:	10624dd3 	.word	0x10624dd3

0810c270 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 810c270:	b480      	push	{r7}
 810c272:	b085      	sub	sp, #20
 810c274:	af00      	add	r7, sp, #0
 810c276:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 810c278:	4b11      	ldr	r3, [pc, #68]	@ (810c2c0 <SDMMC_GetCmdError+0x50>)
 810c27a:	681b      	ldr	r3, [r3, #0]
 810c27c:	4a11      	ldr	r2, [pc, #68]	@ (810c2c4 <SDMMC_GetCmdError+0x54>)
 810c27e:	fba2 2303 	umull	r2, r3, r2, r3
 810c282:	0a5b      	lsrs	r3, r3, #9
 810c284:	f241 3288 	movw	r2, #5000	@ 0x1388
 810c288:	fb02 f303 	mul.w	r3, r2, r3
 810c28c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810c28e:	68fb      	ldr	r3, [r7, #12]
 810c290:	1e5a      	subs	r2, r3, #1
 810c292:	60fa      	str	r2, [r7, #12]
 810c294:	2b00      	cmp	r3, #0
 810c296:	d102      	bne.n	810c29e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 810c298:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 810c29c:	e009      	b.n	810c2b2 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 810c29e:	687b      	ldr	r3, [r7, #4]
 810c2a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810c2a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 810c2a6:	2b00      	cmp	r3, #0
 810c2a8:	d0f1      	beq.n	810c28e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810c2aa:	687b      	ldr	r3, [r7, #4]
 810c2ac:	4a06      	ldr	r2, [pc, #24]	@ (810c2c8 <SDMMC_GetCmdError+0x58>)
 810c2ae:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 810c2b0:	2300      	movs	r3, #0
}
 810c2b2:	4618      	mov	r0, r3
 810c2b4:	3714      	adds	r7, #20
 810c2b6:	46bd      	mov	sp, r7
 810c2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 810c2bc:	4770      	bx	lr
 810c2be:	bf00      	nop
 810c2c0:	10000000 	.word	0x10000000
 810c2c4:	10624dd3 	.word	0x10624dd3
 810c2c8:	002000c5 	.word	0x002000c5

0810c2cc <memset>:
 810c2cc:	4402      	add	r2, r0
 810c2ce:	4603      	mov	r3, r0
 810c2d0:	4293      	cmp	r3, r2
 810c2d2:	d100      	bne.n	810c2d6 <memset+0xa>
 810c2d4:	4770      	bx	lr
 810c2d6:	f803 1b01 	strb.w	r1, [r3], #1
 810c2da:	e7f9      	b.n	810c2d0 <memset+0x4>

0810c2dc <__libc_init_array>:
 810c2dc:	b570      	push	{r4, r5, r6, lr}
 810c2de:	4d0d      	ldr	r5, [pc, #52]	@ (810c314 <__libc_init_array+0x38>)
 810c2e0:	4c0d      	ldr	r4, [pc, #52]	@ (810c318 <__libc_init_array+0x3c>)
 810c2e2:	1b64      	subs	r4, r4, r5
 810c2e4:	10a4      	asrs	r4, r4, #2
 810c2e6:	2600      	movs	r6, #0
 810c2e8:	42a6      	cmp	r6, r4
 810c2ea:	d109      	bne.n	810c300 <__libc_init_array+0x24>
 810c2ec:	4d0b      	ldr	r5, [pc, #44]	@ (810c31c <__libc_init_array+0x40>)
 810c2ee:	4c0c      	ldr	r4, [pc, #48]	@ (810c320 <__libc_init_array+0x44>)
 810c2f0:	f000 f818 	bl	810c324 <_init>
 810c2f4:	1b64      	subs	r4, r4, r5
 810c2f6:	10a4      	asrs	r4, r4, #2
 810c2f8:	2600      	movs	r6, #0
 810c2fa:	42a6      	cmp	r6, r4
 810c2fc:	d105      	bne.n	810c30a <__libc_init_array+0x2e>
 810c2fe:	bd70      	pop	{r4, r5, r6, pc}
 810c300:	f855 3b04 	ldr.w	r3, [r5], #4
 810c304:	4798      	blx	r3
 810c306:	3601      	adds	r6, #1
 810c308:	e7ee      	b.n	810c2e8 <__libc_init_array+0xc>
 810c30a:	f855 3b04 	ldr.w	r3, [r5], #4
 810c30e:	4798      	blx	r3
 810c310:	3601      	adds	r6, #1
 810c312:	e7f2      	b.n	810c2fa <__libc_init_array+0x1e>
 810c314:	0810c37c 	.word	0x0810c37c
 810c318:	0810c37c 	.word	0x0810c37c
 810c31c:	0810c37c 	.word	0x0810c37c
 810c320:	0810c380 	.word	0x0810c380

0810c324 <_init>:
 810c324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c326:	bf00      	nop
 810c328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810c32a:	bc08      	pop	{r3}
 810c32c:	469e      	mov	lr, r3
 810c32e:	4770      	bx	lr

0810c330 <_fini>:
 810c330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810c332:	bf00      	nop
 810c334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810c336:	bc08      	pop	{r3}
 810c338:	469e      	mov	lr, r3
 810c33a:	4770      	bx	lr
