Timing Analyzer report for top
Wed Apr 26 22:55:29 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'clk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.7%      ;
;     Processors 3-10        ;   2.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; clk    ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 69.56 MHz ; 69.56 MHz       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 81.13 MHz ; 81.13 MHz       ; clk                                                    ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; -5.066 ; -37.586       ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 96.734 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
; clk                                                    ; 0.453 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.784  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.246 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -5.066 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 9.325      ;
; -4.930 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 9.191      ;
; -4.920 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 9.179      ;
; -4.890 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 9.149      ;
; -4.824 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 9.084      ;
; -4.800 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 9.061      ;
; -4.784 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 9.045      ;
; -4.774 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 9.033      ;
; -4.754 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 9.015      ;
; -4.744 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 9.003      ;
; -4.726 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.987      ;
; -4.681 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.942      ;
; -4.678 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.939      ;
; -4.678 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.938      ;
; -4.658 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.903      ;
; -4.654 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.915      ;
; -4.650 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.895      ;
; -4.648 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.908      ;
; -4.638 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.899      ;
; -4.628 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 8.887      ;
; -4.624 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.885      ;
; -4.608 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.869      ;
; -4.598 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 8.857      ;
; -4.580 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.841      ;
; -4.550 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.811      ;
; -4.535 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.796      ;
; -4.532 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.793      ;
; -4.532 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.792      ;
; -4.512 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.757      ;
; -4.508 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.769      ;
; -4.505 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.766      ;
; -4.505 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.766      ;
; -4.504 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.749      ;
; -4.502 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.763      ;
; -4.502 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.762      ;
; -4.492 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.753      ;
; -4.482 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.727      ;
; -4.478 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.739      ;
; -4.474 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.719      ;
; -4.462 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.723      ;
; -4.434 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.695      ;
; -4.410 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.670      ;
; -4.404 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.665      ;
; -4.389 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.650      ;
; -4.386 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.647      ;
; -4.386 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.646      ;
; -4.366 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.611      ;
; -4.362 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.623      ;
; -4.359 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.620      ;
; -4.359 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.620      ;
; -4.358 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.603      ;
; -4.356 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.617      ;
; -4.356 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.616      ;
; -4.336 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.581      ;
; -4.332 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.593      ;
; -4.329 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.590      ;
; -4.328 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.573      ;
; -4.317 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.577      ;
; -4.264 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.525      ;
; -4.264 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.524      ;
; -4.259 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.504      ;
; -4.250 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.495      ;
; -4.240 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.501      ;
; -4.234 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.494      ;
; -4.220 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.465      ;
; -4.220 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.465      ;
; -4.213 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.474      ;
; -4.212 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.457      ;
; -4.210 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.471      ;
; -4.190 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.435      ;
; -4.183 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.444      ;
; -4.182 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.427      ;
; -4.171 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.431      ;
; -4.160 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.405      ;
; -4.141 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.401      ;
; -4.118 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.379      ;
; -4.118 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.378      ;
; -4.113 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.358      ;
; -4.104 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.349      ;
; -4.091 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.352      ;
; -4.088 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.349      ;
; -4.088 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.348      ;
; -4.087 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.651      ; 7.882      ;
; -4.083 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.328      ;
; -4.074 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.319      ;
; -4.074 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.319      ;
; -4.060 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 8.319      ;
; -4.044 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.289      ;
; -4.025 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.285      ;
; -4.014 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.259      ;
; -3.995 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.255      ;
; -3.984 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.229      ;
; -3.972 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.233      ;
; -3.972 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.232      ;
; -3.967 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.212      ;
; -3.966 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.115      ; 8.225      ;
; -3.958 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.101      ; 8.203      ;
; -3.945 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.206      ;
; -3.942 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.117      ; 8.203      ;
; -3.942 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.116      ; 8.202      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 96.734 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.499     ; 13.879     ;
; 96.790 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.499     ; 13.823     ;
; 96.937 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 14.095     ;
; 96.937 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 14.095     ;
; 97.076 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.494     ; 13.542     ;
; 97.117 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.496     ; 13.499     ;
; 97.265 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.767     ;
; 97.265 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.767     ;
; 97.447 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.479     ; 13.186     ;
; 97.449 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.479     ; 13.184     ;
; 97.449 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.479     ; 13.184     ;
; 97.456 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.576     ;
; 97.456 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.576     ;
; 97.456 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.576     ;
; 97.456 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.576     ;
; 97.474 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a5~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.501     ; 13.137     ;
; 97.503 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.479     ; 13.130     ;
; 97.505 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.479     ; 13.128     ;
; 97.505 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.479     ; 13.128     ;
; 97.513 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.502     ; 13.097     ;
; 97.528 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a11~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.501     ; 13.083     ;
; 97.539 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a0~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.487     ; 13.086     ;
; 97.569 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.502     ; 13.041     ;
; 97.696 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.939     ;
; 97.696 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.939     ;
; 97.698 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.937     ;
; 97.698 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.937     ;
; 97.752 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.883     ;
; 97.752 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.883     ;
; 97.754 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.881     ;
; 97.754 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.881     ;
; 97.768 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.867     ;
; 97.769 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.866     ;
; 97.769 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.866     ;
; 97.770 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.865     ;
; 97.772 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.863     ;
; 97.772 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.863     ;
; 97.772 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.260     ;
; 97.772 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 13.260     ;
; 97.789 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.849     ;
; 97.791 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.847     ;
; 97.791 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.847     ;
; 97.803 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.483     ; 12.826     ;
; 97.824 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.811     ;
; 97.825 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.810     ;
; 97.825 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.810     ;
; 97.826 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.809     ;
; 97.828 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.807     ;
; 97.828 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.477     ; 12.807     ;
; 97.830 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.476     ; 12.806     ;
; 97.832 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.476     ; 12.804     ;
; 97.832 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.476     ; 12.804     ;
; 97.833 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a15~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.495     ; 12.784     ;
; 97.837 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.483     ; 12.792     ;
; 97.855 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.497     ; 12.760     ;
; 97.859 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.483     ; 12.770     ;
; 97.896 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.150     ;
; 97.896 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.150     ;
; 97.896 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.150     ;
; 97.896 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.150     ;
; 97.896 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.499     ; 12.717     ;
; 97.936 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.482     ; 12.694     ;
; 97.938 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.108     ;
; 97.938 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.108     ;
; 97.938 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.108     ;
; 97.938 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.066     ; 13.108     ;
; 97.980 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[17]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.500     ; 12.632     ;
; 98.019 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a8~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 12.612     ;
; 98.036 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[17]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.500     ; 12.576     ;
; 98.038 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.602     ;
; 98.038 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.602     ;
; 98.040 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.600     ;
; 98.040 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.600     ;
; 98.055 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.483     ; 12.574     ;
; 98.055 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data_cnt[0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.502     ; 12.555     ;
; 98.079 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.559     ;
; 98.079 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.559     ;
; 98.081 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.557     ;
; 98.081 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.557     ;
; 98.100 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 12.932     ;
; 98.100 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 12.932     ;
; 98.110 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.530     ;
; 98.111 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.529     ;
; 98.111 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.529     ;
; 98.111 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.483     ; 12.518     ;
; 98.111 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data_cnt[0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.502     ; 12.499     ;
; 98.112 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.528     ;
; 98.114 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.526     ;
; 98.114 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.472     ; 12.526     ;
; 98.145 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.478     ; 12.489     ;
; 98.151 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[59]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.482     ; 12.479     ;
; 98.151 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.487     ;
; 98.152 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.486     ;
; 98.152 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.486     ;
; 98.153 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.485     ;
; 98.155 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.483     ;
; 98.155 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.474     ; 12.483     ;
; 98.186 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.480     ; 12.446     ;
; 98.187 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a5~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 12.444     ;
; 98.189 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a5~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.481     ; 12.442     ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.434 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.166      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[61]    ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[59]    ; thres_scan:thres_scan_m0|bar_data[59]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[63]    ; thres_scan:thres_scan_m0|bar_data[63]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[30]    ; thres_scan:thres_scan_m0|bar_data[30]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[44]    ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[71]    ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[85]    ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[9]     ; thres_scan:thres_scan_m0|bar_data[9]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[23]    ; thres_scan:thres_scan_m0|bar_data[23]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[16]    ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[10]    ; thres_scan:thres_scan_m0|bar_data[10]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[42]    ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[87]    ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[73]    ; thres_scan:thres_scan_m0|bar_data[73]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[14]    ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[82]    ; thres_scan:thres_scan_m0|bar_data[82]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[8]     ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[22]    ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[83]    ; thres_scan:thres_scan_m0|bar_data[83]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[62]    ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[72]    ; thres_scan:thres_scan_m0|bar_data[72]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[86]    ; thres_scan:thres_scan_m0|bar_data[86]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[15]    ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[13]    ; thres_scan:thres_scan_m0|bar_data[13]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[74]    ; thres_scan:thres_scan_m0|bar_data[74]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[88]    ; thres_scan:thres_scan_m0|bar_data[88]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[89]    ; thres_scan:thres_scan_m0|bar_data[89]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[40]    ; thres_scan:thres_scan_m0|bar_data[40]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|bar_data[12]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[32]    ; thres_scan:thres_scan_m0|bar_data[32]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[39]    ; thres_scan:thres_scan_m0|bar_data[39]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; thres_scan:thres_scan_m0|bar_data[11]    ; thres_scan:thres_scan_m0|bar_data[11]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|v_active        ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|h_active        ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|rgb_vs          ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|rgb_hs          ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[84]    ; thres_scan:thres_scan_m0|bar_data[84]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[70]    ; thres_scan:thres_scan_m0|bar_data[70]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[50]    ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[37]    ; thres_scan:thres_scan_m0|bar_data[37]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[64]    ; thres_scan:thres_scan_m0|bar_data[64]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[57]    ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[38]    ; thres_scan:thres_scan_m0|bar_data[38]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[24]    ; thres_scan:thres_scan_m0|bar_data[24]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[17]    ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[3]     ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[28]    ; thres_scan:thres_scan_m0|bar_data[28]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[52]    ; thres_scan:thres_scan_m0|bar_data[52]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[35]    ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[68]    ; thres_scan:thres_scan_m0|bar_data[68]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[69]    ; thres_scan:thres_scan_m0|bar_data[69]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[43]    ; thres_scan:thres_scan_m0|bar_data[43]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[29]    ; thres_scan:thres_scan_m0|bar_data[29]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[36]    ; thres_scan:thres_scan_m0|bar_data[36]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[51]    ; thres_scan:thres_scan_m0|bar_data[51]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[60]    ; thres_scan:thres_scan_m0|bar_data[60]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[34]    ; thres_scan:thres_scan_m0|bar_data[34]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[53]    ; thres_scan:thres_scan_m0|bar_data[53]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[27]    ; thres_scan:thres_scan_m0|bar_data[27]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[41]    ; thres_scan:thres_scan_m0|bar_data[41]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[81]    ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[67]    ; thres_scan:thres_scan_m0|bar_data[67]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[75]    ; thres_scan:thres_scan_m0|bar_data[75]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[54]    ; thres_scan:thres_scan_m0|bar_data[54]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[33]    ; thres_scan:thres_scan_m0|bar_data[33]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[26]    ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[55]    ; thres_scan:thres_scan_m0|bar_data[55]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[25]    ; thres_scan:thres_scan_m0|bar_data[25]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[90]    ; thres_scan:thres_scan_m0|bar_data[90]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|bar_data[76]    ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; thres_scan:thres_scan_m0|scan_state[1]   ; thres_scan:thres_scan_m0|scan_state[1]                                                                     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[78]    ; thres_scan:thres_scan_m0|bar_data[78]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[91]    ; thres_scan:thres_scan_m0|bar_data[91]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[77]    ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[31]    ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[56]    ; thres_scan:thres_scan_m0|bar_data[56]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[21]    ; thres_scan:thres_scan_m0|bar_data[21]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[7]     ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[20]    ; thres_scan:thres_scan_m0|bar_data[20]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[6]     ; thres_scan:thres_scan_m0|bar_data[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[5]     ; thres_scan:thres_scan_m0|bar_data[5]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[19]    ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[66]    ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[80]    ; thres_scan:thres_scan_m0|bar_data[80]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[18]    ; thres_scan:thres_scan_m0|bar_data[18]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[4]     ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[58]    ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[65]    ; thres_scan:thres_scan_m0|bar_data[65]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data[79]    ; thres_scan:thres_scan_m0|bar_data[79]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; thres_scan:thres_scan_m0|bar_data_cnt[1] ; thres_scan:thres_scan_m0|bar_data_cnt[1]                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.470 ; rgb_timing:rgb_timing_m0|rgb_x[1]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.202      ;
; 0.504 ; rgb_timing:rgb_timing_m0|rgb_x[4]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.236      ;
; 0.740 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.472      ;
; 0.745 ; rgb_timing:rgb_timing_m0|h_cnt[11]       ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; rgb_timing:rgb_timing_m0|h_cnt[10]       ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; rgb_timing:rgb_timing_m0|v_cnt[11]       ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; rgb_timing:rgb_timing_m0|h_cnt[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750 ; rgb_timing:rgb_timing_m0|v_cnt[10]       ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                          ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.785      ;
; 0.501 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.517 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.810      ;
; 0.526 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.526 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.819      ;
; 0.542 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.835      ;
; 0.543 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.836      ;
; 0.694 ; uart_top:uart_top_m0|send_data[2]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.987      ;
; 0.724 ; uart_top:uart_top_m0|send_data[5]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.742 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.042      ;
; 0.755 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.048      ;
; 0.757 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.050      ;
; 0.760 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.773 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.066      ;
; 0.777 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.070      ;
; 0.782 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.075      ;
; 0.782 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.075      ;
; 0.786 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.079      ;
; 0.796 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.089      ;
; 0.802 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.095      ;
; 0.802 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.095      ;
; 0.859 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.152      ;
; 0.900 ; uart_top:uart_top_m0|send_data[4]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[4] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.193      ;
; 0.927 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.220      ;
; 0.929 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.222      ;
; 0.942 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.081      ; 1.235      ;
; 0.947 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.240      ;
; 0.949 ; uart_top:uart_top_m0|send_data[0]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[0] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.242      ;
; 1.019 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.312      ;
; 1.046 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.339      ;
; 1.098 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]     ; clk          ; clk         ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]     ; clk          ; clk         ; 0.000        ; 0.079      ; 1.394      ;
; 1.104 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]     ; clk          ; clk         ; 0.000        ; 0.079      ; 1.395      ;
; 1.107 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.400      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 73.49 MHz ; 73.49 MHz       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 85.08 MHz ; 85.08 MHz       ; clk                                                    ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; -4.888 ; -36.512       ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 97.504 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; clk                                                    ; 0.401 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.772  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.225 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -4.888 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.870      ;
; -4.767 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.751      ;
; -4.762 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.744      ;
; -4.723 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.705      ;
; -4.641 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.625      ;
; -4.636 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.618      ;
; -4.629 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.613      ;
; -4.623 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.605      ;
; -4.602 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.586      ;
; -4.597 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.579      ;
; -4.592 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.576      ;
; -4.544 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.528      ;
; -4.515 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.499      ;
; -4.510 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.492      ;
; -4.503 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.487      ;
; -4.497 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.479      ;
; -4.492 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.475      ;
; -4.478 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.445      ;
; -4.476 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.460      ;
; -4.471 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.453      ;
; -4.466 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.450      ;
; -4.464 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.448      ;
; -4.458 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.440      ;
; -4.451 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.418      ;
; -4.427 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.411      ;
; -4.418 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.402      ;
; -4.389 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.373      ;
; -4.379 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.363      ;
; -4.377 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.361      ;
; -4.371 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.353      ;
; -4.366 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.349      ;
; -4.352 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.319      ;
; -4.351 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.334      ;
; -4.350 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.334      ;
; -4.340 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.324      ;
; -4.338 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.322      ;
; -4.332 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.314      ;
; -4.327 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.310      ;
; -4.325 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.292      ;
; -4.313 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.280      ;
; -4.301 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.285      ;
; -4.292 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.276      ;
; -4.286 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.253      ;
; -4.253 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.237      ;
; -4.251 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.235      ;
; -4.245 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.227      ;
; -4.240 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.223      ;
; -4.230 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.212      ;
; -4.226 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.193      ;
; -4.225 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.208      ;
; -4.212 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.839      ; 8.196      ;
; -4.206 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.188      ;
; -4.201 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.184      ;
; -4.199 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.166      ;
; -4.193 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.175      ;
; -4.187 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.154      ;
; -4.186 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.169      ;
; -4.160 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.127      ;
; -4.119 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.086      ;
; -4.114 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.097      ;
; -4.104 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.086      ;
; -4.100 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.067      ;
; -4.099 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.082      ;
; -4.099 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.082      ;
; -4.091 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.058      ;
; -4.075 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.058      ;
; -4.073 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.040      ;
; -4.067 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.049      ;
; -4.065 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.047      ;
; -4.061 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.028      ;
; -4.060 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 8.043      ;
; -4.049 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 8.015      ;
; -4.034 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 8.001      ;
; -4.028 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 8.010      ;
; -4.012 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 7.978      ;
; -3.993 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 7.960      ;
; -3.978 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.960      ;
; -3.973 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 7.956      ;
; -3.965 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 7.932      ;
; -3.958 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 7.941      ;
; -3.954 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 7.921      ;
; -3.941 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.923      ;
; -3.939 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.921      ;
; -3.934 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 7.917      ;
; -3.926 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 7.893      ;
; -3.925 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.907      ;
; -3.923 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 7.889      ;
; -3.913 ; thres_scan:thres_scan_m0|scan_data[3][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.895      ;
; -3.902 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.884      ;
; -3.886 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.402      ; 7.433      ;
; -3.886 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 7.852      ;
; -3.884 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 7.850      ;
; -3.867 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 7.834      ;
; -3.852 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.834      ;
; -3.847 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 7.830      ;
; -3.847 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.821      ; 7.813      ;
; -3.839 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 7.806      ;
; -3.832 ; thres_scan:thres_scan_m0|scan_data[4][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.838      ; 7.815      ;
; -3.828 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.822      ; 7.795      ;
; -3.813 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.837      ; 7.795      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 97.504 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.441     ; 13.168     ;
; 97.567 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 13.475     ;
; 97.567 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 13.475     ;
; 97.587 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.441     ; 13.085     ;
; 97.854 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.439     ; 12.820     ;
; 97.881 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.441     ; 12.791     ;
; 97.894 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 13.147     ;
; 97.894 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 13.147     ;
; 98.059 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 12.983     ;
; 98.059 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 12.983     ;
; 98.059 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 12.983     ;
; 98.059 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 12.983     ;
; 98.188 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.504     ;
; 98.189 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.503     ;
; 98.190 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.502     ;
; 98.220 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a5~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.445     ; 12.448     ;
; 98.271 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.421     ;
; 98.272 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.420     ;
; 98.273 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.419     ;
; 98.275 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.444     ; 12.394     ;
; 98.280 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a11~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.444     ; 12.389     ;
; 98.304 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a0~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.432     ; 12.377     ;
; 98.358 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.444     ; 12.311     ;
; 98.415 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.281     ;
; 98.416 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.280     ;
; 98.418 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.278     ;
; 98.418 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.278     ;
; 98.491 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.203     ;
; 98.491 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.203     ;
; 98.492 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.202     ;
; 98.493 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.201     ;
; 98.495 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.199     ;
; 98.495 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.199     ;
; 98.495 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 12.547     ;
; 98.495 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 12.547     ;
; 98.498 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.198     ;
; 98.499 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.197     ;
; 98.501 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.195     ;
; 98.501 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 12.195     ;
; 98.526 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.530     ;
; 98.526 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.530     ;
; 98.526 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.530     ;
; 98.526 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.530     ;
; 98.534 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.154     ;
; 98.538 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.156     ;
; 98.539 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.155     ;
; 98.540 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.154     ;
; 98.555 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.501     ;
; 98.555 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.501     ;
; 98.555 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.501     ;
; 98.555 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.501     ;
; 98.564 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a4~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.427     ; 12.122     ;
; 98.565 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.127     ;
; 98.566 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.126     ;
; 98.567 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.421     ; 12.125     ;
; 98.574 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.120     ;
; 98.574 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.120     ;
; 98.575 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.119     ;
; 98.576 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a15~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.440     ; 12.097     ;
; 98.576 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.118     ;
; 98.578 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.116     ;
; 98.578 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 12.116     ;
; 98.617 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.425     ; 12.071     ;
; 98.625 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.442     ; 12.046     ;
; 98.652 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.444     ; 12.017     ;
; 98.673 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[17]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.439     ; 12.001     ;
; 98.678 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.429     ; 12.006     ;
; 98.726 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a8~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.429     ; 11.958     ;
; 98.756 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[17]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.439     ; 11.918     ;
; 98.758 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.424     ; 11.931     ;
; 98.765 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.415     ; 11.933     ;
; 98.766 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.415     ; 11.932     ;
; 98.768 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.415     ; 11.930     ;
; 98.768 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.415     ; 11.930     ;
; 98.792 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.904     ;
; 98.793 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.903     ;
; 98.795 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.901     ;
; 98.795 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.901     ;
; 98.822 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 12.219     ;
; 98.822 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 12.219     ;
; 98.824 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data_cnt[0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.444     ; 11.845     ;
; 98.841 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.855     ;
; 98.841 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.855     ;
; 98.841 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[13]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.424     ; 11.848     ;
; 98.842 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.854     ;
; 98.843 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.853     ;
; 98.845 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.851     ;
; 98.845 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.417     ; 11.851     ;
; 98.853 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.203     ;
; 98.853 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.203     ;
; 98.853 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.203     ;
; 98.853 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.057     ; 12.203     ;
; 98.865 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[59]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.423     ; 11.825     ;
; 98.868 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 11.826     ;
; 98.868 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 11.826     ;
; 98.869 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 11.825     ;
; 98.870 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 11.824     ;
; 98.872 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 11.822     ;
; 98.872 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.419     ; 11.822     ;
; 98.884 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.423     ; 11.806     ;
+--------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.400 ; thres_scan:thres_scan_m0|bar_data[87]     ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[82]     ; thres_scan:thres_scan_m0|bar_data[82]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[88]     ; thres_scan:thres_scan_m0|bar_data[88]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; thres_scan:thres_scan_m0|bar_data[89]     ; thres_scan:thres_scan_m0|bar_data[89]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[61]     ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[59]     ; thres_scan:thres_scan_m0|bar_data[59]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|v_active         ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rgb_timing:rgb_timing_m0|rgb_vs           ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[84]     ; thres_scan:thres_scan_m0|bar_data[84]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[70]     ; thres_scan:thres_scan_m0|bar_data[70]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[63]     ; thres_scan:thres_scan_m0|bar_data[63]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[30]     ; thres_scan:thres_scan_m0|bar_data[30]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[44]     ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[37]     ; thres_scan:thres_scan_m0|bar_data[37]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[71]     ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[85]     ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[9]      ; thres_scan:thres_scan_m0|bar_data[9]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[23]     ; thres_scan:thres_scan_m0|bar_data[23]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[16]     ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[10]     ; thres_scan:thres_scan_m0|bar_data[10]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[64]     ; thres_scan:thres_scan_m0|bar_data[64]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[57]     ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[38]     ; thres_scan:thres_scan_m0|bar_data[38]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[24]     ; thres_scan:thres_scan_m0|bar_data[24]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[42]     ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[28]     ; thres_scan:thres_scan_m0|bar_data[28]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[35]     ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[73]     ; thres_scan:thres_scan_m0|bar_data[73]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[14]     ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[68]     ; thres_scan:thres_scan_m0|bar_data[68]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[8]      ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[22]     ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[69]     ; thres_scan:thres_scan_m0|bar_data[69]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[83]     ; thres_scan:thres_scan_m0|bar_data[83]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[62]     ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[72]     ; thres_scan:thres_scan_m0|bar_data[72]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[86]     ; thres_scan:thres_scan_m0|bar_data[86]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[43]     ; thres_scan:thres_scan_m0|bar_data[43]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[29]     ; thres_scan:thres_scan_m0|bar_data[29]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[36]     ; thres_scan:thres_scan_m0|bar_data[36]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[15]     ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[13]     ; thres_scan:thres_scan_m0|bar_data[13]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[60]     ; thres_scan:thres_scan_m0|bar_data[60]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[74]     ; thres_scan:thres_scan_m0|bar_data[74]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[34]     ; thres_scan:thres_scan_m0|bar_data[34]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[53]     ; thres_scan:thres_scan_m0|bar_data[53]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[27]     ; thres_scan:thres_scan_m0|bar_data[27]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[41]     ; thres_scan:thres_scan_m0|bar_data[41]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[81]     ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[67]     ; thres_scan:thres_scan_m0|bar_data[67]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[75]     ; thres_scan:thres_scan_m0|bar_data[75]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[54]     ; thres_scan:thres_scan_m0|bar_data[54]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[26]     ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[40]     ; thres_scan:thres_scan_m0|bar_data[40]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[12]     ; thres_scan:thres_scan_m0|bar_data[12]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[55]     ; thres_scan:thres_scan_m0|bar_data[55]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[32]     ; thres_scan:thres_scan_m0|bar_data[32]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[39]     ; thres_scan:thres_scan_m0|bar_data[39]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[25]     ; thres_scan:thres_scan_m0|bar_data[25]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[76]     ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; thres_scan:thres_scan_m0|bar_data[11]     ; thres_scan:thres_scan_m0|bar_data[11]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; rgb_timing:rgb_timing_m0|h_active         ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rgb_timing:rgb_timing_m0|rgb_hs           ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[50]     ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[78]     ; thres_scan:thres_scan_m0|bar_data[78]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[91]     ; thres_scan:thres_scan_m0|bar_data[91]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[77]     ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[31]     ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[56]     ; thres_scan:thres_scan_m0|bar_data[56]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[17]     ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[3]      ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[52]     ; thres_scan:thres_scan_m0|bar_data[52]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[21]     ; thres_scan:thres_scan_m0|bar_data[21]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[7]      ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[51]     ; thres_scan:thres_scan_m0|bar_data[51]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[20]     ; thres_scan:thres_scan_m0|bar_data[20]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[6]      ; thres_scan:thres_scan_m0|bar_data[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[33]     ; thres_scan:thres_scan_m0|bar_data[33]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[5]      ; thres_scan:thres_scan_m0|bar_data[5]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[19]     ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[66]     ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[80]     ; thres_scan:thres_scan_m0|bar_data[80]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[18]     ; thres_scan:thres_scan_m0|bar_data[18]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[4]      ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[90]     ; thres_scan:thres_scan_m0|bar_data[90]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[58]     ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[65]     ; thres_scan:thres_scan_m0|bar_data[65]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data[79]     ; thres_scan:thres_scan_m0|bar_data[79]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|scan_state[1]    ; thres_scan:thres_scan_m0|scan_state[1]                                                                     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; thres_scan:thres_scan_m0|bar_data_cnt[1]  ; thres_scan:thres_scan_m0|bar_data_cnt[1]                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.412 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.065      ;
; 0.445 ; rgb_timing:rgb_timing_m0|rgb_x[1]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.098      ;
; 0.477 ; rgb_timing:rgb_timing_m0|rgb_x[4]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.130      ;
; 0.674 ; rgb_timing:rgb_timing_m0|rgb_x[0]         ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.328      ;
; 0.692 ; rgb_timing:rgb_timing_m0|h_cnt[11]        ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.697 ; rgb_timing:rgb_timing_m0|v_cnt[11]        ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; rgb_timing:rgb_timing_m0|h_cnt[10]        ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.700 ; rgb_timing:rgb_timing_m0|v_cnt[10]        ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.703 ; thres_scan:thres_scan_m0|bar_bit_witdh[5] ; thres_scan:thres_scan_m0|bar_bit_witdh[5]                                                                  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                           ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.457 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.725      ;
; 0.463 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.730      ;
; 0.478 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.746      ;
; 0.483 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.751      ;
; 0.483 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.775      ;
; 0.508 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.776      ;
; 0.619 ; uart_top:uart_top_m0|send_data[2]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[2] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.887      ;
; 0.644 ; uart_top:uart_top_m0|send_data[5]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[5] ; clk          ; clk         ; 0.000        ; 0.073      ; 0.912      ;
; 0.691 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.960      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.967      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.981      ;
; 0.717 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.985      ;
; 0.721 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.989      ;
; 0.727 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.995      ;
; 0.727 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.995      ;
; 0.732 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.073      ; 1.000      ;
; 0.738 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.006      ;
; 0.742 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.009      ;
; 0.749 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.016      ;
; 0.802 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.070      ;
; 0.820 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.088      ;
; 0.844 ; uart_top:uart_top_m0|send_data[4]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[4] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.112      ;
; 0.868 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.136      ;
; 0.869 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.137      ;
; 0.871 ; uart_top:uart_top_m0|send_data[0]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[0] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.139      ;
; 0.875 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.073      ; 1.143      ;
; 0.946 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.214      ;
; 0.964 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.073      ; 1.232      ;
; 0.978 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.071      ; 1.244      ;
; 0.979 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]     ; clk          ; clk         ; 0.000        ; 0.071      ; 1.245      ;
; 0.979 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]     ; clk          ; clk         ; 0.000        ; 0.071      ; 1.245      ;
; 0.980 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]     ; clk          ; clk         ; 0.000        ; 0.071      ; 1.246      ;
; 1.013 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.013 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; uart_top:uart_top_m0|send_data[3]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[3] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; uart_top:uart_top_m0|send_data[7]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[7] ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk                                                    ; -1.004  ; -7.017        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 104.342 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
; clk                                                    ; 0.186 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; clk                                                    ; 9.435  ; 0.000         ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 55.289 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                           ; Launch Clock                                           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+
; -1.004 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 4.204      ;
; -1.000 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 4.200      ;
; -0.945 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.148      ;
; -0.941 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.144      ;
; -0.936 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 4.136      ;
; -0.932 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 4.132      ;
; -0.932 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.135      ;
; -0.928 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.131      ;
; -0.895 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 4.088      ;
; -0.895 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 4.096      ;
; -0.891 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 4.084      ;
; -0.891 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 4.092      ;
; -0.877 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.080      ;
; -0.874 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 4.067      ;
; -0.873 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.076      ;
; -0.870 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 4.063      ;
; -0.868 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 4.068      ;
; -0.864 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 4.064      ;
; -0.864 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.067      ;
; -0.860 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.063      ;
; -0.830 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 4.032      ;
; -0.827 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 4.020      ;
; -0.827 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 4.028      ;
; -0.826 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 4.028      ;
; -0.823 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 4.016      ;
; -0.823 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 4.024      ;
; -0.809 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.012      ;
; -0.806 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.999      ;
; -0.805 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 4.008      ;
; -0.802 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.995      ;
; -0.800 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 4.000      ;
; -0.796 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.999      ;
; -0.792 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.995      ;
; -0.762 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.964      ;
; -0.759 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.952      ;
; -0.759 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.960      ;
; -0.758 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.960      ;
; -0.755 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.948      ;
; -0.755 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.956      ;
; -0.741 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.944      ;
; -0.738 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.931      ;
; -0.734 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.927      ;
; -0.728 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.931      ;
; -0.725 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.926      ;
; -0.724 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.916      ;
; -0.721 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.922      ;
; -0.720 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.912      ;
; -0.694 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.896      ;
; -0.691 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.884      ;
; -0.691 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.892      ;
; -0.690 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.892      ;
; -0.673 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.876      ;
; -0.670 ; thres_scan:thres_scan_m0|scan_data[10][0] ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.863      ;
; -0.669 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.872      ;
; -0.660 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.862      ;
; -0.658 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.861      ;
; -0.657 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.858      ;
; -0.656 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.858      ;
; -0.656 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.848      ;
; -0.654 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.857      ;
; -0.653 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.854      ;
; -0.652 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.844      ;
; -0.626 ; thres_scan:thres_scan_m0|scan_data[6][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.828      ;
; -0.624 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 0.880      ; 3.634      ;
; -0.620 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 0.880      ; 3.630      ;
; -0.613 ; thres_scan:thres_scan_m0|scan_data[1][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.070      ; 3.813      ;
; -0.605 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.808      ;
; -0.601 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.804      ;
; -0.592 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.794      ;
; -0.590 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.793      ;
; -0.589 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.790      ;
; -0.588 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.790      ;
; -0.588 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.780      ;
; -0.586 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.789      ;
; -0.585 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.786      ;
; -0.584 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.776      ;
; -0.556 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 0.880      ; 3.566      ;
; -0.556 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.758      ;
; -0.554 ; thres_scan:thres_scan_m0|scan_data[7][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.757      ;
; -0.552 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 0.880      ; 3.562      ;
; -0.552 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.754      ;
; -0.541 ; thres_scan:thres_scan_m0|scan_data[5][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.744      ;
; -0.537 ; thres_scan:thres_scan_m0|scan_data[5][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.740      ;
; -0.527 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.720      ;
; -0.525 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.717      ;
; -0.524 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.726      ;
; -0.523 ; thres_scan:thres_scan_m0|scan_data[11][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.716      ;
; -0.522 ; thres_scan:thres_scan_m0|scan_data[7][2]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.073      ; 3.725      ;
; -0.521 ; thres_scan:thres_scan_m0|scan_data[2][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.722      ;
; -0.521 ; thres_scan:thres_scan_m0|scan_data[9][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.713      ;
; -0.520 ; thres_scan:thres_scan_m0|scan_data[4][0]  ; uart_top:uart_top_m0|send_data[2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.722      ;
; -0.520 ; thres_scan:thres_scan_m0|scan_data[9][0]  ; uart_top:uart_top_m0|send_data[1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.062      ; 3.712      ;
; -0.504 ; thres_scan:thres_scan_m0|scan_data[11][0] ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.697      ;
; -0.504 ; thres_scan:thres_scan_m0|scan_data[3][0]  ; uart_top:uart_top_m0|send_data[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.705      ;
; -0.503 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.696      ;
; -0.499 ; thres_scan:thres_scan_m0|scan_data[10][2] ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.063      ; 3.692      ;
; -0.491 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.692      ;
; -0.488 ; thres_scan:thres_scan_m0|scan_data[8][0]  ; uart_top:uart_top_m0|send_data[3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 0.880      ; 3.498      ;
; -0.488 ; thres_scan:thres_scan_m0|scan_data[6][2]  ; uart_top:uart_top_m0|send_data[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.072      ; 3.690      ;
; -0.487 ; thres_scan:thres_scan_m0|scan_data[2][2]  ; uart_top:uart_top_m0|send_data[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.071      ; 3.688      ;
+--------+-------------------------------------------+-----------------------------------+--------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                  ; To Node                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 104.342 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 6.722      ;
; 104.342 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 6.722      ;
; 104.489 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 6.574      ;
; 104.489 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 6.574      ;
; 104.623 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 6.441      ;
; 104.623 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 6.441      ;
; 104.623 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 6.441      ;
; 104.623 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[1][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 6.441      ;
; 104.733 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.338      ;
; 104.733 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.338      ;
; 104.733 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.338      ;
; 104.733 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[10][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.338      ;
; 104.778 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.293      ;
; 104.778 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.293      ;
; 104.778 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.293      ;
; 104.778 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[11][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.027     ; 6.293      ;
; 104.935 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.026     ; 6.137      ;
; 104.935 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.026     ; 6.137      ;
; 104.935 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.026     ; 6.137      ;
; 104.935 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[9][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.026     ; 6.137      ;
; 104.943 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.237     ; 5.918      ;
; 104.959 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.237     ; 5.902      ;
; 104.988 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[6][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 6.075      ;
; 104.988 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[6][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 6.075      ;
; 104.988 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[6][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 6.075      ;
; 104.988 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[6][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 6.075      ;
; 105.063 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.235     ; 5.800      ;
; 105.068 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.995      ;
; 105.068 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.995      ;
; 105.068 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.995      ;
; 105.068 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[2][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.995      ;
; 105.077 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[5][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.985      ;
; 105.077 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[5][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.985      ;
; 105.077 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[5][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.985      ;
; 105.077 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[5][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.985      ;
; 105.112 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.236     ; 5.750      ;
; 105.136 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[7][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.926      ;
; 105.136 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[7][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.926      ;
; 105.136 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[7][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.926      ;
; 105.136 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[7][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 5.926      ;
; 105.156 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[8][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.152      ; 6.094      ;
; 105.156 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[8][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.152      ; 6.094      ;
; 105.170 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[4][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.893      ;
; 105.170 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[4][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.893      ;
; 105.170 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[4][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.893      ;
; 105.170 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[4][3]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 5.893      ;
; 105.192 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.221     ; 5.685      ;
; 105.194 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.221     ; 5.683      ;
; 105.194 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.221     ; 5.683      ;
; 105.208 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.221     ; 5.669      ;
; 105.210 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.221     ; 5.667      ;
; 105.210 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.221     ; 5.667      ;
; 105.242 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.238     ; 5.618      ;
; 105.243 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a5~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.241     ; 5.614      ;
; 105.258 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.238     ; 5.602      ;
; 105.269 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a11~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.236     ; 5.593      ;
; 105.306 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 5.758      ;
; 105.306 ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 5.758      ;
; 105.312 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.567      ;
; 105.313 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.565      ;
; 105.314 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.564      ;
; 105.314 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.565      ;
; 105.314 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.565      ;
; 105.316 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.562      ;
; 105.316 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.562      ;
; 105.317 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a0~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.232     ; 5.549      ;
; 105.329 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.549      ;
; 105.330 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.548      ;
; 105.332 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.546      ;
; 105.332 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.546      ;
; 105.342 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.537      ;
; 105.343 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.536      ;
; 105.343 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.536      ;
; 105.345 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.534      ;
; 105.347 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.532      ;
; 105.347 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.532      ;
; 105.358 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[63]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.521      ;
; 105.359 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[22]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.520      ;
; 105.359 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[62]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.520      ;
; 105.361 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[74]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.517      ;
; 105.361 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[8]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.518      ;
; 105.362 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.236     ; 5.500      ;
; 105.363 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[73]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.515      ;
; 105.363 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[72]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.220     ; 5.515      ;
; 105.363 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[9]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.516      ;
; 105.363 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a2~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[23]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.219     ; 5.516      ;
; 105.374 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[12][1] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.164      ; 5.888      ;
; 105.374 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[12][2] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.164      ; 5.888      ;
; 105.374 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[12][3] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.164      ; 5.888      ;
; 105.374 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[12][0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.164      ; 5.888      ;
; 105.400 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[8][0]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.148      ; 5.846      ;
; 105.400 ; rgb_timing:rgb_timing_m0|rgb_x[1]                                                                          ; thres_scan:thres_scan_m0|scan_data[8][2]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; 0.148      ; 5.846      ;
; 105.411 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a1~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[77]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.237     ; 5.450      ;
; 105.430 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a10~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[81]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.227     ; 5.441      ;
; 105.433 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[83]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.218     ; 5.447      ;
; 105.434 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[85]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.218     ; 5.446      ;
; 105.436 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[71]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.218     ; 5.444      ;
; 105.436 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a3~porta_address_reg0  ; thres_scan:thres_scan_m0|bar_data[86]     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.218     ; 5.444      ;
; 105.437 ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a15~porta_address_reg0 ; thres_scan:thres_scan_m0|bar_data[5]      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.236     ; 5.425      ;
; 105.440 ; rgb_timing:rgb_timing_m0|rgb_x[3]                                                                          ; thres_scan:thres_scan_m0|scan_data[3][1]  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 5.624      ;
+---------+------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                    ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.155 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.164 ; rgb_timing:rgb_timing_m0|rgb_x[1]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.491      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[84]    ; thres_scan:thres_scan_m0|bar_data[84]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[70]    ; thres_scan:thres_scan_m0|bar_data[70]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[30]    ; thres_scan:thres_scan_m0|bar_data[30]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[44]    ; thres_scan:thres_scan_m0|bar_data[44]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[71]    ; thres_scan:thres_scan_m0|bar_data[71]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[85]    ; thres_scan:thres_scan_m0|bar_data[85]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[16]    ; thres_scan:thres_scan_m0|bar_data[16]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[10]    ; thres_scan:thres_scan_m0|bar_data[10]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[64]    ; thres_scan:thres_scan_m0|bar_data[64]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[78]    ; thres_scan:thres_scan_m0|bar_data[78]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[31]    ; thres_scan:thres_scan_m0|bar_data[31]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[56]    ; thres_scan:thres_scan_m0|bar_data[56]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[42]    ; thres_scan:thres_scan_m0|bar_data[42]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[14]    ; thres_scan:thres_scan_m0|bar_data[14]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[68]    ; thres_scan:thres_scan_m0|bar_data[68]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[69]    ; thres_scan:thres_scan_m0|bar_data[69]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[83]    ; thres_scan:thres_scan_m0|bar_data[83]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[86]    ; thres_scan:thres_scan_m0|bar_data[86]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[15]    ; thres_scan:thres_scan_m0|bar_data[15]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[13]    ; thres_scan:thres_scan_m0|bar_data[13]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[60]    ; thres_scan:thres_scan_m0|bar_data[60]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[81]    ; thres_scan:thres_scan_m0|bar_data[81]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[67]    ; thres_scan:thres_scan_m0|bar_data[67]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[75]    ; thres_scan:thres_scan_m0|bar_data[75]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[40]    ; thres_scan:thres_scan_m0|bar_data[40]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[66]    ; thres_scan:thres_scan_m0|bar_data[66]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[80]    ; thres_scan:thres_scan_m0|bar_data[80]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[12]    ; thres_scan:thres_scan_m0|bar_data[12]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[32]    ; thres_scan:thres_scan_m0|bar_data[32]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[39]    ; thres_scan:thres_scan_m0|bar_data[39]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[76]    ; thres_scan:thres_scan_m0|bar_data[76]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[58]    ; thres_scan:thres_scan_m0|bar_data[58]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[65]    ; thres_scan:thres_scan_m0|bar_data[65]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[79]    ; thres_scan:thres_scan_m0|bar_data[79]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; thres_scan:thres_scan_m0|bar_data[11]    ; thres_scan:thres_scan_m0|bar_data[11]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[61]    ; thres_scan:thres_scan_m0|bar_data[61]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[59]    ; thres_scan:thres_scan_m0|bar_data[59]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|v_active        ; rgb_timing:rgb_timing_m0|v_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|h_active        ; rgb_timing:rgb_timing_m0|h_active                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|rgb_vs          ; rgb_timing:rgb_timing_m0|rgb_vs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|rgb_hs          ; rgb_timing:rgb_timing_m0|rgb_hs                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[63]    ; thres_scan:thres_scan_m0|bar_data[63]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[50]    ; thres_scan:thres_scan_m0|bar_data[50]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[37]    ; thres_scan:thres_scan_m0|bar_data[37]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[9]     ; thres_scan:thres_scan_m0|bar_data[9]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[23]    ; thres_scan:thres_scan_m0|bar_data[23]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[57]    ; thres_scan:thres_scan_m0|bar_data[57]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[91]    ; thres_scan:thres_scan_m0|bar_data[91]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[77]    ; thres_scan:thres_scan_m0|bar_data[77]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[38]    ; thres_scan:thres_scan_m0|bar_data[38]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[24]    ; thres_scan:thres_scan_m0|bar_data[24]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[17]    ; thres_scan:thres_scan_m0|bar_data[17]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[3]     ; thres_scan:thres_scan_m0|bar_data[3]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[28]    ; thres_scan:thres_scan_m0|bar_data[28]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[52]    ; thres_scan:thres_scan_m0|bar_data[52]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[35]    ; thres_scan:thres_scan_m0|bar_data[35]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[87]    ; thres_scan:thres_scan_m0|bar_data[87]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[73]    ; thres_scan:thres_scan_m0|bar_data[73]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[21]    ; thres_scan:thres_scan_m0|bar_data[21]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[7]     ; thres_scan:thres_scan_m0|bar_data[7]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[82]    ; thres_scan:thres_scan_m0|bar_data[82]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[8]     ; thres_scan:thres_scan_m0|bar_data[8]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[22]    ; thres_scan:thres_scan_m0|bar_data[22]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[62]    ; thres_scan:thres_scan_m0|bar_data[62]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[72]    ; thres_scan:thres_scan_m0|bar_data[72]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[43]    ; thres_scan:thres_scan_m0|bar_data[43]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[29]    ; thres_scan:thres_scan_m0|bar_data[29]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[36]    ; thres_scan:thres_scan_m0|bar_data[36]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[51]    ; thres_scan:thres_scan_m0|bar_data[51]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[74]    ; thres_scan:thres_scan_m0|bar_data[74]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[88]    ; thres_scan:thres_scan_m0|bar_data[88]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[34]    ; thres_scan:thres_scan_m0|bar_data[34]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[53]    ; thres_scan:thres_scan_m0|bar_data[53]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[27]    ; thres_scan:thres_scan_m0|bar_data[27]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[41]    ; thres_scan:thres_scan_m0|bar_data[41]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[20]    ; thres_scan:thres_scan_m0|bar_data[20]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[6]     ; thres_scan:thres_scan_m0|bar_data[6]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[89]    ; thres_scan:thres_scan_m0|bar_data[89]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[54]    ; thres_scan:thres_scan_m0|bar_data[54]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[33]    ; thres_scan:thres_scan_m0|bar_data[33]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[26]    ; thres_scan:thres_scan_m0|bar_data[26]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[5]     ; thres_scan:thres_scan_m0|bar_data[5]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[19]    ; thres_scan:thres_scan_m0|bar_data[19]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[18]    ; thres_scan:thres_scan_m0|bar_data[18]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[4]     ; thres_scan:thres_scan_m0|bar_data[4]                                                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[55]    ; thres_scan:thres_scan_m0|bar_data[55]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[25]    ; thres_scan:thres_scan_m0|bar_data[25]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data[90]    ; thres_scan:thres_scan_m0|bar_data[90]                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|scan_state[1]   ; thres_scan:thres_scan_m0|scan_state[1]                                                                     ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; thres_scan:thres_scan_m0|bar_data_cnt[1] ; thres_scan:thres_scan_m0|bar_data_cnt[1]                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rgb_timing:rgb_timing_m0|rgb_x[4]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a6~porta_address_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.514      ;
; 0.187 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.275 ; rgb_timing:rgb_timing_m0|rgb_x[0]        ; pic:pic_m0|altsyncram:altsyncram_component|altsyncram_dp91:auto_generated|ram_block1a13~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.603      ;
; 0.295 ; rgb_timing:rgb_timing_m0|h_cnt[0]        ; rgb_timing:rgb_timing_m0|rgb_x[0]                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; rgb_timing:rgb_timing_m0|h_cnt[11]       ; rgb_timing:rgb_timing_m0|h_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; rgb_timing:rgb_timing_m0|v_cnt[11]       ; rgb_timing:rgb_timing_m0|v_cnt[11]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; rgb_timing:rgb_timing_m0|h_cnt[10]       ; rgb_timing:rgb_timing_m0|h_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; rgb_timing:rgb_timing_m0|v_cnt[10]       ; rgb_timing:rgb_timing_m0|v_cnt[10]                                                                         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
+-------+------------------------------------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                           ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin      ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|send_en                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[1]                    ; uart_top:uart_top_m0|send_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[2]                    ; uart_top:uart_top_m0|send_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|send_cnt[4]                    ; uart_top:uart_top_m0|send_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_top:uart_top_m0|state.WAIT                     ; uart_top:uart_top_m0|state.WAIT                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.200 ; uart_top:uart_top_m0|send_cnt[7]                    ; uart_top:uart_top_m0|send_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.210 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.335      ;
; 0.260 ; uart_top:uart_top_m0|send_data[2]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[2] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.382      ;
; 0.271 ; uart_top:uart_top_m0|send_data[5]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[5] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.393      ;
; 0.295 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.297 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[3]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[10]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[6]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[17]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[18]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[9]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_top:uart_top_m0|send_cnt[5]                    ; uart_top:uart_top_m0|send_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_top:uart_top_m0|wait_cnt[15]                   ; uart_top:uart_top_m0|wait_cnt[15]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; uart_top:uart_top_m0|send_cnt[6]                    ; uart_top:uart_top_m0|send_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[31]                   ; uart_top:uart_top_m0|wait_cnt[31]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[13]                   ; uart_top:uart_top_m0|wait_cnt[13]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[5]                    ; uart_top:uart_top_m0|wait_cnt[5]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_top:uart_top_m0|wait_cnt[3]                    ; uart_top:uart_top_m0|wait_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[29]                   ; uart_top:uart_top_m0|wait_cnt[29]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[27]                   ; uart_top:uart_top_m0|wait_cnt[27]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[21]                   ; uart_top:uart_top_m0|wait_cnt[21]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[19]                   ; uart_top:uart_top_m0|wait_cnt[19]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[17]                   ; uart_top:uart_top_m0|wait_cnt[17]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[11]                   ; uart_top:uart_top_m0|wait_cnt[11]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[7]                    ; uart_top:uart_top_m0|wait_cnt[7]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[6]                    ; uart_top:uart_top_m0|wait_cnt[6]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_top:uart_top_m0|wait_cnt[1]                    ; uart_top:uart_top_m0|wait_cnt[1]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[0]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[25]                   ; uart_top:uart_top_m0|wait_cnt[25]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[23]                   ; uart_top:uart_top_m0|wait_cnt[23]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[22]                   ; uart_top:uart_top_m0|wait_cnt[22]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[16]                   ; uart_top:uart_top_m0|wait_cnt[16]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[14]                   ; uart_top:uart_top_m0|wait_cnt[14]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[9]                    ; uart_top:uart_top_m0|wait_cnt[9]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[8]                    ; uart_top:uart_top_m0|wait_cnt[8]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_top:uart_top_m0|wait_cnt[2]                    ; uart_top:uart_top_m0|wait_cnt[2]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[30]                   ; uart_top:uart_top_m0|wait_cnt[30]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[24]                   ; uart_top:uart_top_m0|wait_cnt[24]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[20]                   ; uart_top:uart_top_m0|wait_cnt[20]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[18]                   ; uart_top:uart_top_m0|wait_cnt[18]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[12]                   ; uart_top:uart_top_m0|wait_cnt[12]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[10]                   ; uart_top:uart_top_m0|wait_cnt[10]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; uart_top:uart_top_m0|wait_cnt[4]                    ; uart_top:uart_top_m0|wait_cnt[4]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[26]                   ; uart_top:uart_top_m0|wait_cnt[26]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; uart_top:uart_top_m0|wait_cnt[28]                   ; uart_top:uart_top_m0|wait_cnt[28]                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.432      ;
; 0.316 ; uart_top:uart_top_m0|wait_cnt[0]                    ; uart_top:uart_top_m0|wait_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.437      ;
; 0.320 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.STOP  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.441      ;
; 0.324 ; uart_top:uart_top_m0|send_cnt[3]                    ; uart_top:uart_top_m0|send_cnt[3]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; uart_top:uart_top_m0|send_cnt[0]                    ; uart_top:uart_top_m0|send_cnt[0]                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.446      ;
; 0.333 ; uart_top:uart_top_m0|send_data[4]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[4] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.455      ;
; 0.346 ; uart_top:uart_top_m0|send_data[1]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[1] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.468      ;
; 0.346 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; uart_top:uart_top_m0|send_data[0]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[0] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.469      ;
; 0.364 ; uart_top:uart_top_m0|send_data[6]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[6] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.486      ;
; 0.367 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|tx_pin         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.488      ;
; 0.372 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[0] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.SEND     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.493      ;
; 0.419 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.540      ;
; 0.426 ; uart_top:uart_top_m0|send_data[7]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[7] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.548      ;
; 0.427 ; uart_top:uart_top_m0|send_data[3]                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[3] ; clk          ; clk         ; 0.000        ; 0.038      ; 0.549      ;
; 0.430 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.550      ;
; 0.441 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.560      ;
; 0.442 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[5]     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[4]     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.561      ;
; 0.443 ; uart_top:uart_top_m0|send_en                        ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.START    ; clk          ; clk         ; 0.000        ; 0.038      ; 0.565      ;
; 0.443 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[7]     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.562      ;
; 0.446 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[1]  ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[2]     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[11] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[12]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[13] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[14]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[15] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[16]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[19] ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
+-------+-----------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -5.066  ; 0.155 ; N/A      ; N/A     ; 9.435               ;
;  clk                                                    ; -5.066  ; 0.186 ; N/A      ; N/A     ; 9.435               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 96.734  ; 0.155 ; N/A      ; N/A     ; 55.225              ;
; Design-wide TNS                                         ; -37.586 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                    ; -37.586 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rgb[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rgb[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_rgb[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 3490     ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 312      ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 76952    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; clk                                                    ; clk                                                    ; 3490     ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; clk                                                    ; 312      ; 0        ; 0        ; 0        ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 76952    ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 790   ; 790  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; Target                                                 ; Clock                                                  ; Type      ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+
; clk                                                    ; clk                                                    ; Base      ; Constrained ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lcd_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_de      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_hs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_rgb[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lcd_vs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_tx     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Apr 26 22:55:27 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.066             -37.586 clk 
    Info (332119):    96.734               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.784               0.000 clk 
    Info (332119):    55.246               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.888
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.888             -36.512 clk 
    Info (332119):    97.504               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.772               0.000 clk 
    Info (332119):    55.225               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.004              -7.017 clk 
    Info (332119):   104.342               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.435
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.435               0.000 clk 
    Info (332119):    55.289               0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Wed Apr 26 22:55:29 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


