// Seed: 703964715
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_1.id_15 = 0;
  output wire id_2;
  output wire id_1;
  logic id_5;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    input wire id_6,
    input wor id_7,
    output tri0 id_8,
    input wand id_9,
    output wire id_10,
    input uwire id_11,
    input wor id_12,
    output uwire id_13,
    output wand id_14,
    output supply1 id_15,
    input wire id_16,
    output wire id_17,
    input wire id_18
);
  tri1 id_20 = 1'b0;
  xnor primCall (
      id_13, id_0, id_9, id_11, id_1, id_7, id_16, id_6, id_2, id_20, id_18, id_12, id_3
  );
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
endmodule
