---
COUNT: 1
DESCRIPTION: PC_CMH PC Clock CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: FTG FCI command error. See pc_cmh_pc_ftg_fci_cmd_errs register for detail.
      NAME: pc_ftg_fci_cmd_err
      WIDTH: 1
    - DESCRIPTION: FTG core 5 received error from FIU
      NAME: pc_ftg_fci_core5_fiu_err
      WIDTH: 1
    - DESCRIPTION: FTG core 4 received error from FIU
      NAME: pc_ftg_fci_core4_fiu_err
      WIDTH: 1
    - DESCRIPTION: FTG core 3 received error from FIU
      NAME: pc_ftg_fci_core3_fiu_err
      WIDTH: 1
    - DESCRIPTION: FTG core 2 received error from FIU
      NAME: pc_ftg_fci_core2_fiu_err
      WIDTH: 1
    - DESCRIPTION: FTG core 1 received error from FIU
      NAME: pc_ftg_fci_core1_fiu_err
      WIDTH: 1
    - DESCRIPTION: FTG core 0 received error from FIU
      NAME: pc_ftg_fci_core0_fiu_err
      WIDTH: 1
    - DESCRIPTION: Count overflow.  See pc_cmh_pc_cnt_oflow_errs register for detail.
      NAME: pc_cnt_oflow_err
      WIDTH: 1
    - DESCRIPTION: FIFO overflow.  See pc_cmh_pc_fifo_oflow_errs register for detail.
      NAME: pc_fifo_oflow_err
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: FTG core 4 received error from FIU
      NAME: pc_ftg_fci_sbp_fiu_err
      WIDTH: 1
  SRAM_FATAL:
    - DESCRIPTION: N/A
      NAME: pc_rsm_sts_sram_uerr
      WIDTH: 1
    - DESCRIPTION: pc_mpf_handle_sram Memory Double Bit ECC Error
      NAME: pc_mpf_handle_sram_uerr
      WIDTH: 1
  SRAM_NON_FATAL:
    - DESCRIPTION: pc_rsm_sts_sram Memory Parity Error
      NAME: pc_rsm_sts_sram_cerr
      WIDTH: 1
    - DESCRIPTION: pc_mpf_handle_sram Memory Single Bit ECC Error
      NAME: pc_mpf_handle_sram_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: PC_CMH_PC_AN
PARENTNAME: pc_pc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: pc_cmh_pc_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: pc_cmh_pc_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: pc_cmh_pc_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: FTG FCI command error. See pc_cmh_pc_ftg_fci_cmd_errs register for detail.
        NAME: pc_ftg_fci_cmd_err
        WIDTH: 1
      - &2
        DESCRIPTION: FTG core 5 received error from FIU
        NAME: pc_ftg_fci_core5_fiu_err
        WIDTH: 1
      - &3
        DESCRIPTION: FTG core 4 received error from FIU
        NAME: pc_ftg_fci_core4_fiu_err
        WIDTH: 1
      - &4
        DESCRIPTION: FTG core 3 received error from FIU
        NAME: pc_ftg_fci_core3_fiu_err
        WIDTH: 1
      - &5
        DESCRIPTION: FTG core 2 received error from FIU
        NAME: pc_ftg_fci_core2_fiu_err
        WIDTH: 1
      - &6
        DESCRIPTION: FTG core 1 received error from FIU
        NAME: pc_ftg_fci_core1_fiu_err
        WIDTH: 1
      - &7
        DESCRIPTION: FTG core 0 received error from FIU
        NAME: pc_ftg_fci_core0_fiu_err
        WIDTH: 1
      - &8
        DESCRIPTION: Count overflow.  See pc_cmh_pc_cnt_oflow_errs register for detail.
        NAME: pc_cnt_oflow_err
        WIDTH: 1
      - &9
        DESCRIPTION: FIFO overflow.  See pc_cmh_pc_fifo_oflow_errs register for detail.
        NAME: pc_fifo_oflow_err
        WIDTH: 1
    NAME: pc_cmh_pc_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: pc_cmh_pc_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: pc_cmh_pc_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: pc_cmh_pc_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
    NAME: pc_cmh_pc_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &10
        DESCRIPTION: FTG core 4 received error from FIU
        NAME: pc_ftg_fci_sbp_fiu_err
        WIDTH: 1
    NAME: pc_cmh_pc_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *10
    NAME: pc_cmh_pc_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *10
    NAME: pc_cmh_pc_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *10
    NAME: pc_cmh_pc_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *10
    NAME: pc_cmh_pc_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &11
        DESCRIPTION: N/A
        NAME: pc_rsm_sts_sram_uerr
        WIDTH: 1
      - &12
        DESCRIPTION: pc_mpf_handle_sram Memory Double Bit ECC Error
        NAME: pc_mpf_handle_sram_uerr
        WIDTH: 1
    NAME: pc_cmh_pc_sram_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *11
      - *12
    NAME: pc_cmh_pc_sram_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *11
      - *12
    NAME: pc_cmh_pc_sram_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *11
      - *12
    NAME: pc_cmh_pc_sram_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *11
      - *12
    NAME: pc_cmh_pc_sram_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &13
        DESCRIPTION: pc_rsm_sts_sram Memory Parity Error
        NAME: pc_rsm_sts_sram_cerr
        WIDTH: 1
      - &14
        DESCRIPTION: pc_mpf_handle_sram Memory Single Bit ECC Error
        NAME: pc_mpf_handle_sram_cerr
        WIDTH: 1
    NAME: pc_cmh_pc_sram_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *13
      - *14
    NAME: pc_cmh_pc_sram_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *13
      - *14
    NAME: pc_cmh_pc_sram_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *13
      - *14
    NAME: pc_cmh_pc_sram_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *13
      - *14
    NAME: pc_cmh_pc_sram_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for PC_CMH PC Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 251
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 251
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 1
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 1
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: pc_cmh_pc_features
    TEST_ATTR: 0
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_pc_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_pc_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CMH Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Per-core FCI enable.
                                           
        NAME: fci_en
        WIDTH: 6
    NAME: pc_cmh_pc_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: RSM STS Configuration
    FLDLST:
      - DEFAULT: 1023
        DESCRIPTION: |-2
          
                                            When a color update is available and not able to be processed for this amount of pc_clk cycles, the color update is given higher priority than the VP color read request.
                                           
        NAME: update_override_timer
        WIDTH: 10
    NAME: pc_cmh_pc_rsm_sts_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: RSM Parity Error Override Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            When a parity error is detected, force xoff status to this value.
                                            Default is 1.
                                           
        NAME: xoff
        WIDTH: 1
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            When a parity error is detected, force color status to this value.
                                            Default is 2.
                                           
        NAME: color
        WIDTH: 2
    NAME: pc_cmh_pc_rsm_err_override_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: RSM SRAM Init
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Start the SRAM init process.
                                            Writing a 1 to this register will trigger an init.
                                            HW will clear this register.
                                            NOTE: This can only issued when there is no traffic.
                                           
        NAME: start
        WIDTH: 1
    NAME: pc_cmh_pc_rsm_sram_init
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: &15
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This pfm_sel entry is valid.
                                           
        NAME: pfm_sel6_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: pfm_sel6
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This pfm_sel entry is valid.
                                           
        NAME: pfm_sel5_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: pfm_sel5
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This pfm_sel entry is valid.
                                           
        NAME: pfm_sel4_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: pfm_sel4
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This pfm_sel entry is valid.
                                           
        NAME: pfm_sel3_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: pfm_sel3
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This pfm_sel entry is valid.
                                           
        NAME: pfm_sel2_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: pfm_sel2
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This pfm_sel entry is valid.
                                           
        NAME: pfm_sel1_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: pfm_sel1
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This pfm_sel entry is valid.
                                           
        NAME: pfm_sel0_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: pfm_sel0
        WIDTH: 3
    NAME: pc_cmh_pc_mpf_pfs_cfg_0
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: *15
    NAME: pc_cmh_pc_mpf_pfs_cfg_1
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: *15
    NAME: pc_cmh_pc_mpf_pfs_cfg_2
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: *15
    NAME: pc_cmh_pc_mpf_pfs_cfg_3
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: *15
    NAME: pc_cmh_pc_mpf_pfs_cfg_4
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: *15
    NAME: pc_cmh_pc_mpf_pfs_cfg_5
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: *15
    NAME: pc_cmh_pc_mpf_pfs_cfg_6
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      Preferred PFM Select Configuration
                                 When the preferred PFM cannot service the request, this table is searched in order (pfm_sel0 -> pfm_sel_1 -> ...) for another PFM which can service the request.
                                
    FLDLST: *15
    NAME: pc_cmh_pc_mpf_pfs_cfg_7
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: &16
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Handle write pointer.
                                            The handle memory address is equal to handle_base_addr + handle_wr_ptr.
                                           
        NAME: handle_wr_ptr
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Handle read pointer.
                                            The handle memory address is equal to handle_base_addr + handle_rd_ptr.
                                           
        NAME: handle_rd_ptr
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Handle count
                                           
        NAME: handle_cnt
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            AU count
                                           
        NAME: au_cnt
        WIDTH: 8
    NAME: pc_cmh_pc_mpf_pfm_status_0
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_1
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_2
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_3
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_4
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_5
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_6
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_7
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_8
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_9
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_10
  - ATTR: 9
    COUNT: 12
    DESCRIPTION: "MPF PFM Status\n                          "
    FLDLST: *16
    NAME: pc_cmh_pc_mpf_pfm_status_11
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FLA Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular core ftg_fci fla.
                                           
        NAME: ftg_fci_sel
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular core frg_fci fla.
                                           
        NAME: frg_fci_sel
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            PC FLA module ID.
                                           
        NAME: pc_fla_module_id
        WIDTH: 8
    NAME: pc_cmh_pc_fla_cfg
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      FTG FIU Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Error flag\n                                 "
        NAME: err_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Error flag\n                                 "
        NAME: err_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_mask
        STRUCT_NAME: pc_fci_chan_vc_union_t
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_match
        STRUCT_NAME: pc_fci_chan_vc_union_t
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "VP\n                                 "
        NAME: vp_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "VP\n                                 "
        NAME: vp_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "First 32-bit data of FIU transfer\n                                 "
        NAME: data_mask
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: "First 32-bit data of FIU transfer\n                                 "
        NAME: data_match
        WIDTH: 32
    NAME: pc_cmh_pc_ftg_fiu_stat_cnt_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      FRG FIU Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Error flag\n                                 "
        NAME: err_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Error flag\n                                 "
        NAME: err_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_mask
        STRUCT_NAME: pc_fci_chan_vc_union_t
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_match
        STRUCT_NAME: pc_fci_chan_vc_union_t
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "VP\n                                 "
        NAME: vp_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "VP\n                                 "
        NAME: vp_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "First 32-bit data of FIU transfer\n                                 "
        NAME: data_mask
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: "First 32-bit data of FIU transfer\n                                 "
        NAME: data_match
        WIDTH: 32
    NAME: pc_cmh_pc_frg_fiu_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      MPF Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Pool ID\n                                 "
        NAME: pool_id_mask
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: "Pool ID\n                                 "
        NAME: pool_id_match
        WIDTH: 6
      - DEFAULT: 4095
        DESCRIPTION: "PFM Enable Vector\n                                 "
        NAME: pfm_vec
        WIDTH: 12
    NAME: pc_cmh_pc_mpf_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MPF 0 Stat Counter Enable
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Allocate responses AU count from BM.
        NAME: bm_au
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Allocate responses handle count from BM.
        NAME: bm_handle
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Allocate responses AU count to FIU.
        NAME: fiu_au
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses handle count to FIU.
        NAME: fiu_handle
        WIDTH: 1
    NAME: pc_cmh_pc_mpf_0_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: MPF 0 Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 36
    NAME: pc_cmh_pc_mpf_0_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: MPF 1 Stat Counter Enable
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Allocate responses AU count from BM.
        NAME: bm_au
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Allocate responses handle count from BM.
        NAME: bm_handle
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses AU count to FIU.
        NAME: fiu_au
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Allocate responses handle count to FIU.
        NAME: fiu_handle
        WIDTH: 1
    NAME: pc_cmh_pc_mpf_1_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: MPF 1 Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 36
    NAME: pc_cmh_pc_mpf_1_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG Credit Counter Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_pc_frg_crd_cnt_sel_cfg
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Credit Counters
    FLDLST:
      - DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_sn_resp_crd_cnt
        WIDTH: 2
      - DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_nm_crd_cnt
        WIDTH: 3
      - DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_tm_id_crd_cnt
        WIDTH: 3
      - DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_wu_crd_cnt
        WIDTH: 3
      - DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_nm_bd_al_crd_cnt
        WIDTH: 3
      - DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_nm_rs_crd_cnt
        WIDTH: 3
    NAME: pc_cmh_pc_crd_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: "FTG FCI Command Error Detail Log\n                          "
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1st data flit
                                           
        NAME: data
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            EOP flag
                                           
        NAME: eop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            SOP flag
                                           
        NAME: sop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            FCI VP number
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Core number
                                           
        NAME: core
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            FCI VC number
                                           
        NAME: vc
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Error type encoding.
                                            vp_err => 0;tx_priv_noic_cmd_err => 1;tx_priv_noic_bd_al_cmd_err => 2;nm_rs_flit_cnt_err => 3;
                                           
        NAME: type_enc
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Indicates the log is valid.
                                            Write 0 to arm.
                                           
        NAME: vld
        WIDTH: 1
    NAME: pc_cmh_pc_ftg_fci_cmd_err_detail_log
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      FTG FCI Command Error Log
                                 Write-1 to clear.
                                
    FLDLST:
      - &17
        DEFAUL: 0
        DESCRIPTION: FTG received inconsistent number of transfers for resource status request
        NAME: pc_ftg_fci_nm_rs_flit_cnt_err
        WIDTH: 1
      - &18
        DEFAUL: 0
        DESCRIPTION: FTG received unknown command on TX_PRIV_NOIC_BD_AL channel
        NAME: pc_ftg_fci_tx_priv_noic_bd_al_cmd_err
        WIDTH: 1
      - &19
        DEFAUL: 0
        DESCRIPTION: FTG received unknown command on TX_PRIV_NOIC channel
        NAME: pc_ftg_fci_tx_priv_noic_cmd_err
        WIDTH: 1
      - &20
        DEFAUL: 0
        DESCRIPTION: FTG received invalid VP
        NAME: pc_ftg_fci_vp_err
        WIDTH: 1
    NAME: pc_cmh_pc_ftg_fci_cmd_err_log
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-
      FTG FCI Command 1st Error Log
                                 The log is armed when the pc_ftg_fci_cmd_err interrupt bit is cleared.
                                
    FLDLST:
      - *17
      - *18
      - *19
      - *20
    NAME: pc_cmh_pc_ftg_fci_cmd_1st_err_log
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG FIFO Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_pc_ftg_fifo_oflow_err_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG FIFO Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_pc_frg_fifo_oflow_err_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      FIFO Overflow Error Log
                                 Write-1 to clear.
                                
    FLDLST:
      - &21
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_bp_occupancy_async_fifo_oflow_err
        WIDTH: 1
      - &22
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_stat_cnts_req_async_fifo_oflow_err
        WIDTH: 1
      - &23
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_stat_cnt_cfg_async_fifo_oflow_err
        WIDTH: 1
      - &24
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fci_nm_bd_al_fifo_oflow_err
        WIDTH: 1
      - &25
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fci_nm_rs_fifo_oflow_err
        WIDTH: 1
      - &26
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_fiu_stat_cnts_req_async_fifo_oflow_err
        WIDTH: 1
      - &27
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_fiu_stat_cnt_cfg_async_fifo_oflow_err
        WIDTH: 1
      - &28
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_fci_fiu_req_async_fifo_oflow_err
        WIDTH: 1
      - &29
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_fci_nm_bd_al_fifo_oflow_err
        WIDTH: 1
      - &30
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_fci_nm_rs_fifo_oflow_err
        WIDTH: 1
    NAME: pc_cmh_pc_fifo_oflow_err_log
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-
      FIFO Overflow 1st Error Log
                                 The log is armed when the pc_fifo_oflow interrupt bit is cleared.
                                
    FLDLST:
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
    NAME: pc_cmh_pc_fifo_oflow_1st_err_log
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG Credit Count Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_pc_frg_crd_cnt_oflow_err_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Count Overflow Error Log
                                 Write-1 to clear.
                                
    FLDLST:
      - &31
        DEFAUL: 0
        DESCRIPTION: MPF PFM11 AU count overflow.
        NAME: mpf_pfm11_au_cnt_oflow_err
        WIDTH: 1
      - &32
        DEFAUL: 0
        DESCRIPTION: MPF PFM10 AU count overflow.
        NAME: mpf_pfm10_au_cnt_oflow_err
        WIDTH: 1
      - &33
        DEFAUL: 0
        DESCRIPTION: MPF PFM9 AU count overflow.
        NAME: mpf_pfm9_au_cnt_oflow_err
        WIDTH: 1
      - &34
        DEFAUL: 0
        DESCRIPTION: MPF PFM8 AU count overflow.
        NAME: mpf_pfm8_au_cnt_oflow_err
        WIDTH: 1
      - &35
        DEFAUL: 0
        DESCRIPTION: MPF PFM7 AU count overflow.
        NAME: mpf_pfm7_au_cnt_oflow_err
        WIDTH: 1
      - &36
        DEFAUL: 0
        DESCRIPTION: MPF PFM6 AU count overflow.
        NAME: mpf_pfm6_au_cnt_oflow_err
        WIDTH: 1
      - &37
        DEFAUL: 0
        DESCRIPTION: MPF PFM5 AU count overflow.
        NAME: mpf_pfm5_au_cnt_oflow_err
        WIDTH: 1
      - &38
        DEFAUL: 0
        DESCRIPTION: MPF PFM4 AU count overflow.
        NAME: mpf_pfm4_au_cnt_oflow_err
        WIDTH: 1
      - &39
        DEFAUL: 0
        DESCRIPTION: MPF PFM3 AU count overflow.
        NAME: mpf_pfm3_au_cnt_oflow_err
        WIDTH: 1
      - &40
        DEFAUL: 0
        DESCRIPTION: MPF PFM2 AU count overflow.
        NAME: mpf_pfm2_au_cnt_oflow_err
        WIDTH: 1
      - &41
        DEFAUL: 0
        DESCRIPTION: MPF PFM1 AU count overflow.
        NAME: mpf_pfm1_au_cnt_oflow_err
        WIDTH: 1
      - &42
        DEFAUL: 0
        DESCRIPTION: MPF PFM0 AU count overflow.
        NAME: mpf_pfm0_au_cnt_oflow_err
        WIDTH: 1
      - &43
        DEFAUL: 0
        DESCRIPTION: MPF PFM11 handle count overflow.
        NAME: mpf_pfm11_handle_cnt_oflow_err
        WIDTH: 1
      - &44
        DEFAUL: 0
        DESCRIPTION: MPF PFM10 handle count overflow.
        NAME: mpf_pfm10_handle_cnt_oflow_err
        WIDTH: 1
      - &45
        DEFAUL: 0
        DESCRIPTION: MPF PFM9 handle count overflow.
        NAME: mpf_pfm9_handle_cnt_oflow_err
        WIDTH: 1
      - &46
        DEFAUL: 0
        DESCRIPTION: MPF PFM8 handle count overflow.
        NAME: mpf_pfm8_handle_cnt_oflow_err
        WIDTH: 1
      - &47
        DEFAUL: 0
        DESCRIPTION: MPF PFM7 handle count overflow.
        NAME: mpf_pfm7_handle_cnt_oflow_err
        WIDTH: 1
      - &48
        DEFAUL: 0
        DESCRIPTION: MPF PFM6 handle count overflow.
        NAME: mpf_pfm6_handle_cnt_oflow_err
        WIDTH: 1
      - &49
        DEFAUL: 0
        DESCRIPTION: MPF PFM5 handle count overflow.
        NAME: mpf_pfm5_handle_cnt_oflow_err
        WIDTH: 1
      - &50
        DEFAUL: 0
        DESCRIPTION: MPF PFM4 handle count overflow.
        NAME: mpf_pfm4_handle_cnt_oflow_err
        WIDTH: 1
      - &51
        DEFAUL: 0
        DESCRIPTION: MPF PFM3 handle count overflow.
        NAME: mpf_pfm3_handle_cnt_oflow_err
        WIDTH: 1
      - &52
        DEFAUL: 0
        DESCRIPTION: MPF PFM2 handle count overflow.
        NAME: mpf_pfm2_handle_cnt_oflow_err
        WIDTH: 1
      - &53
        DEFAUL: 0
        DESCRIPTION: MPF PFM1 handle count overflow.
        NAME: mpf_pfm1_handle_cnt_oflow_err
        WIDTH: 1
      - &54
        DEFAUL: 0
        DESCRIPTION: MPF PFM0 handle count overflow.
        NAME: mpf_pfm0_handle_cnt_oflow_err
        WIDTH: 1
      - &55
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_sn_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &56
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_nm_crd_cnt_oflow_err
        WIDTH: 1
      - &57
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_tm_id_crd_cnt_oflow_err
        WIDTH: 1
      - &58
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_frg_fiu_ret_wu_crd_cnt_oflow_err
        WIDTH: 1
      - &59
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_nm_bd_al_crd_cnt_oflow_err
        WIDTH: 1
      - &60
        DEFAUL: 0
        DESCRIPTION: ''
        NAME: pc_ftg_nm_rs_crd_cnt_oflow_err
        WIDTH: 1
    NAME: pc_cmh_pc_cnt_oflow_err_log
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-
      Count Overflow 1st Error Log
                                 The log is armed when the pc_cnt_oflow_err interrupt bit is cleared.
                                
    FLDLST:
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
      - *53
      - *54
      - *55
      - *56
      - *57
      - *58
      - *59
      - *60
    NAME: pc_cmh_pc_cnt_oflow_1st_err_log
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into pc_rsm_sts_sram memory
        NAME: pc_rsm_sts_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into pc_mpf_handle_sram memory
        NAME: pc_mpf_handle_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                            
        NAME: err_type
        WIDTH: 1
    NAME: pc_cmh_pc_sram_err_inj_cfg
    TEST_ATTR: 2
  - ATTR: 10
    DESCRIPTION: |-
      SRAM bit vector that has ECC/parity error
                                 First SRAM ECC/parity error detected (1-hot)
                                 Set when first error is detected
                                 Reset when corresponding interrupt status bit is cleared
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: pc_rsm_sts_sram Memory Parity Error
        NAME: pc_rsm_sts_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pc_mpf_handle_sram Memory Single Bit ECC Error
        NAME: pc_mpf_handle_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: N/A
        NAME: pc_rsm_sts_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pc_mpf_handle_sram Memory Double Bit ECC Error
        NAME: pc_mpf_handle_sram_uerr
        WIDTH: 1
    NAME: pc_cmh_pc_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 6
    NAME: pc_cmh_pc_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC/parity error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 13
    NAME: pc_cmh_pc_sram_log_addr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: RSM NCV Memory
    ENTRIES: 8192
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            NCVs
                                            {color_parity[3:0], xoff_parity[3:0], color_bit1[3:0], xoff[3:0], color_bit0[3:0]}
                                           
        NAME: val
        WIDTH: 20
    NAME: pc_cmh_pc_rsm_sts_mem
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: "MPF PFM Configuration\n                          "
    ENTRIES: 12
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            DGID
                                           
        NAME: dgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            DLID
                                           
        NAME: dlid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Flags.
                                            NOTE : For DAM, xpnd bit must be set to 0.
                                           
        NAME: bm_flags
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Pool ID[5:0] or DAM Pool Vector[7:0]
                                           
        NAME: pool_vec
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BM Cookie or DAM Init Val
                                           
        NAME: cookie
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This is the maximum number of handles this PFM can prefetch.
                                            This is a static configuration which should not be changed once traffic start.
                                           
        NAME: handle_storage
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This is the handle base address for this PFM.  This value is equal to the sum of the handle_storage of previous PFM.
                                            For example: pfm3.handle_base_addr = pfm0.handle_storage + pfm1.handle_storage + pfm2.handle_storage
                                            This is a static configuration which should not be changed once traffic start.
                                           
        NAME: handle_base_addr
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            For expandable BM (i.e. bfm_flags.xpnd = 1), this is the maximum number of AUs this PFM can prefetch.
                                            For fixed BM (i.e. bfm_flags.xpnd = 0), this is number of AUs associated with each handle.
                                            For DAM, this must be 0.
                                            This is a static configuration which should not be changed once traffic start.
                                           
        NAME: au_storage
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: "\n                                 "
        NAME: dry_wait_timer
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This must be less than or equal to handle_storage.
                                           
        NAME: dry_wait_handle_cnt_th
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            For fixed BM and DAM this must be 0.
                                            For expandable BM, this must be less than or equal to au_storage.
                                           
        NAME: dry_wait_au_cnt_th
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enable prefetch command to BM/DAM.
                                           
        NAME: prefetch_en
        WIDTH: 1
    NAME: pc_cmh_pc_mpf_pfm_cfg
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DQC BDC LBUF Next Pointer Memory
    ENTRIES: 128
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Handle
                                            {pool_id, handle}
                                           
        NAME: val
        WIDTH: 22
    NAME: pc_cmh_pc_mpf_handle_mem
    TEST_ATTR: 4
  - ATTR: 38
    DESCRIPTION: FTG FIU Stat Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 5
        SFX: core5
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 4
        SFX: core4
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 3
        SFX: core3
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 2
        SFX: core2
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 1
        SFX: core1
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 0
        SFX: core0
        SWA: 8388608
        TYPE: 8192
    ENTRIES: 6
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FTG FIU Stat Counters
        NAME: fld_count
        WIDTH: 36
    NAME: pc_cmh_pc_ftg_fiu_stat_cnts
    TEST_ATTR: 0
  - ATTR: 38
    DESCRIPTION: FRG FIU Stat Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 5
        SFX: core5
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 4
        SFX: core4
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 3
        SFX: core3
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 2
        SFX: core2
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 1
        SFX: core1
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count FIU transaction
        OFFSET: 0
        SFX: core0
        SWA: 8388608
        TYPE: 8192
    ENTRIES: 6
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FRG FIU Stat Counters
        NAME: fld_count
        WIDTH: 36
    NAME: pc_cmh_pc_frg_fiu_stat_cnts
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: FLA Data
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 128
    NAME: pc_cmh_pc_fla
    TEST_ATTR: 0
XASIZE: 0
