// Seed: 3757716753
module module_0;
  assign id_1[1] = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2
);
  module_0();
  assign id_2 = 1;
  assign id_0 = 1;
  assign id_0 = id_1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  id_5(
      .id_0(id_3), .id_1(id_4)
  ); module_0();
  always @(id_2 or posedge 1) begin
    $display;
  end
endmodule
