{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517335353846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517335353855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 31 02:02:33 2018 " "Processing started: Wed Jan 31 02:02:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517335353855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335353855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WS2812 -c WS2812 " "Command: quartus_map --read_settings_files=on --write_settings_files=off WS2812 -c WS2812" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335353855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517335354209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517335354209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/code/top.v 1 1 " "Found 1 design units, including 1 entities, in source file design/code/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Design/Code/TOP.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517335371376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/code/rz_code.v 1 1 " "Found 1 design units, including 1 entities, in source file design/code/rz_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RZ_Code " "Found entity 1: RZ_Code" {  } { { "Design/Code/RZ_Code.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RZ_Code.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517335371378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/code/rgb_control.v 1 1 " "Found 1 design units, including 1 entities, in source file design/code/rgb_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Control " "Found entity 1: RGB_Control" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517335371379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371379 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RGB_Control " "Elaborating entity \"RGB_Control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517335371419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 RGB_Control.v(26) " "Verilog HDL assignment warning at RGB_Control.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517335371426 "|RGB_Control"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RGB_Control.v(27) " "Verilog HDL or VHDL warning at the RGB_Control.v(27): index expression is not wide enough to address all of the elements in the array" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 27 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1517335371426 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[0\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[0\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[1\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[1\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[2\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[2\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[3\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[3\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[4\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[4\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[5\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[5\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[6\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[6\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[7\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[7\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[8\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[8\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371430 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[9\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[9\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[10\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[10\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[11\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[11\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[12\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[12\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[13\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[13\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[14\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[14\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[15\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[15\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[16\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[16\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[17\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[17\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[18\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[18\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371431 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[19\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[19\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[20\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[20\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[21\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[21\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[22\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[22\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[0\]\[23\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[0\]\[23\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[0\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[0\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[1\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[1\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[2\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[2\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[3\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[3\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[4\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[4\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[5\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[5\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371432 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[6\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[6\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[7\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[7\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[8\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[8\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[9\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[9\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[10\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[10\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[11\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[11\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[12\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[12\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[13\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[13\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[14\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[14\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[15\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[15\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[16\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[16\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[17\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[17\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[18\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[18\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[19\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[19\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371433 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[20\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[20\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[21\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[21\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[22\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[22\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[1\]\[23\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[1\]\[23\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[0\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[0\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[1\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[1\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[2\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[2\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[3\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[3\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[4\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[4\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[5\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[5\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[6\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[6\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[7\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[7\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371434 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[8\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[8\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[9\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[9\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[10\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[10\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[11\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[11\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[12\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[12\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[13\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[13\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[14\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[14\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[15\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[15\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[16\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[16\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[17\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[17\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[18\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[18\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371435 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[19\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[19\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[20\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[20\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[21\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[21\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[22\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[22\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[2\]\[23\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[2\]\[23\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[0\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[0\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[1\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[1\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[2\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[2\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[3\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[3\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[4\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[4\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[5\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[5\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[6\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[6\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[7\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[7\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371436 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[8\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[8\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[9\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[9\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[10\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[10\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[11\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[11\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[12\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[12\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[13\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[13\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[14\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[14\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[15\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[15\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[16\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[16\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[17\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[17\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[18\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[18\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[19\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[19\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371437 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[20\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[20\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371438 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[21\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[21\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371438 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[22\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[22\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371438 "|RGB_Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB_reg\[3\]\[23\] RGB_Control.v(16) " "Inferred latch for \"RGB_reg\[3\]\[23\]\" at RGB_Control.v(16)" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335371438 "|RGB_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RZ_Code RZ_Code:RZ_Code_inst " "Elaborating entity \"RZ_Code\" for hierarchy \"RZ_Code:RZ_Code_inst\"" {  } { { "Design/Code/RGB_Control.v" "RZ_Code_inst" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517335371471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RZ_done RZ_Code.v(18) " "Verilog HDL or VHDL warning at RZ_Code.v(18): object \"RZ_done\" assigned a value but never read" {  } { { "Design/Code/RZ_Code.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RZ_Code.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1517335371472 "|RGB_Control|RZ_Code:RZ_Code_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RZ_Code.v(50) " "Verilog HDL assignment warning at RZ_Code.v(50): truncated value with size 32 to match size of target (5)" {  } { { "Design/Code/RZ_Code.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RZ_Code.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1517335371473 "|RGB_Control|RZ_Code:RZ_Code_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RZ_data 0 RZ_Code.v(13) " "Net \"RZ_data\" at RZ_Code.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Design/Code/RZ_Code.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RZ_Code.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1517335371478 "|RGB_Control|RZ_Code:RZ_Code_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RZ_data GND " "Pin \"RZ_data\" is stuck at GND" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517335371923 "|RGB_Control|RZ_data"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1517335371923 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517335372128 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517335372128 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1517335372198 "|RGB_Control|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "Design/Code/RGB_Control.v" "" { Text "E:/Workspace/Quartues_16.1/Learning/2017_12_5_WS2812/Design/Code/RGB_Control.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1517335372198 "|RGB_Control|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1517335372198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517335372199 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517335372199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517335372199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517335372216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 31 02:02:52 2018 " "Processing ended: Wed Jan 31 02:02:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517335372216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517335372216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517335372216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517335372216 ""}
