Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Apr 15 18:08:18 2023
| Host         : P1-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.611        0.000                      0                   91        0.244        0.000                      0                   91        9.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        11.611        0.000                      0                   91        0.244        0.000                      0                   91        9.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       11.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.611ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.051ns  (logic 3.208ns (39.845%)  route 4.843ns (60.155%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT5 (Prop_lut5_I4_O)        0.354    12.287 r  ProcMem/counter_limit[10]_i_1/O
                         net (fo=1, routed)           1.037    13.324    io/stepper/D[0]
    SLICE_X7Y82          FDRE                                         r  io/stepper/counter_limit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.595    25.018    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  io/stepper/counter_limit_reg[10]/C
                         clock pessimism              0.259    25.277    
                         clock uncertainty           -0.035    25.241    
    SLICE_X7Y82          FDRE (Setup_fdre_C_D)       -0.306    24.935    io/stepper/counter_limit_reg[10]
  -------------------------------------------------------------------
                         required time                         24.935    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                 11.611    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 3.186ns (40.943%)  route 4.596ns (59.057%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.790    13.055    io/stepper/counter_limit_reg[0]_0
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    24.936    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[1]/C
                         clock pessimism              0.277    25.213    
                         clock uncertainty           -0.035    25.177    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    24.748    io/stepper/counter_limit_reg[1]
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 3.186ns (40.943%)  route 4.596ns (59.057%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.790    13.055    io/stepper/counter_limit_reg[0]_0
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    24.936    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[2]/C
                         clock pessimism              0.277    25.213    
                         clock uncertainty           -0.035    25.177    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    24.748    io/stepper/counter_limit_reg[2]
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 3.186ns (40.943%)  route 4.596ns (59.057%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.790    13.055    io/stepper/counter_limit_reg[0]_0
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    24.936    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[3]/C
                         clock pessimism              0.277    25.213    
                         clock uncertainty           -0.035    25.177    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    24.748    io/stepper/counter_limit_reg[3]
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 3.186ns (40.943%)  route 4.596ns (59.057%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.790    13.055    io/stepper/counter_limit_reg[0]_0
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    24.936    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[8]/C
                         clock pessimism              0.277    25.213    
                         clock uncertainty           -0.035    25.177    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    24.748    io/stepper/counter_limit_reg[8]
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             11.694ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 3.186ns (40.943%)  route 4.596ns (59.057%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 24.936 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.790    13.055    io/stepper/counter_limit_reg[0]_0
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.513    24.936    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  io/stepper/counter_limit_reg[9]/C
                         clock pessimism              0.277    25.213    
                         clock uncertainty           -0.035    25.177    
    SLICE_X9Y80          FDRE (Setup_fdre_C_R)       -0.429    24.748    io/stepper/counter_limit_reg[9]
  -------------------------------------------------------------------
                         required time                         24.748    
                         arrival time                         -13.055    
  -------------------------------------------------------------------
                         slack                                 11.694    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 3.186ns (41.731%)  route 4.449ns (58.269%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.643    12.908    io/stepper/counter_limit_reg[0]_0
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    24.937    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[0]/C
                         clock pessimism              0.277    25.214    
                         clock uncertainty           -0.035    25.178    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524    24.654    io/stepper/counter_limit_reg[0]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                 11.747    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 3.186ns (41.731%)  route 4.449ns (58.269%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.643    12.908    io/stepper/counter_limit_reg[0]_0
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    24.937    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[11]/C
                         clock pessimism              0.277    25.214    
                         clock uncertainty           -0.035    25.178    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524    24.654    io/stepper/counter_limit_reg[11]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                 11.747    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 3.186ns (41.731%)  route 4.449ns (58.269%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.643    12.908    io/stepper/counter_limit_reg[0]_0
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    24.937    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[12]/C
                         clock pessimism              0.277    25.214    
                         clock uncertainty           -0.035    25.178    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524    24.654    io/stepper/counter_limit_reg[12]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                 11.747    

Slack (MET) :             11.747ns  (required time - arrival time)
  Source:                 ProcMem/MemoryArray_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_limit_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 3.186ns (41.731%)  route 4.449ns (58.269%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 24.937 - 20.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.671     5.273    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.727 r  ProcMem/MemoryArray_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.435     9.162    ProcMem/MemoryArray_reg_1_0[2]
    SLICE_X9Y80          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  ProcMem/counter_limit[10]_i_9/O
                         net (fo=1, routed)           0.738    10.023    ProcMem/counter_limit[10]_i_9_n_0
    SLICE_X8Y80          LUT6 (Prop_lut6_I3_O)        0.124    10.147 r  ProcMem/counter_limit[10]_i_8/O
                         net (fo=1, routed)           0.808    10.955    ProcMem/counter_limit[10]_i_8_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I2_O)        0.152    11.107 r  ProcMem/counter_limit[10]_i_3/O
                         net (fo=10, routed)          0.826    11.933    ProcMem/counter_limit[10]_i_3_n_0
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.332    12.265 r  ProcMem/counter_limit[16]_i_1/O
                         net (fo=9, routed)           0.643    12.908    io/stepper/counter_limit_reg[0]_0
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    24.937    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y81          FDRE                                         r  io/stepper/counter_limit_reg[16]/C
                         clock pessimism              0.277    25.214    
                         clock uncertainty           -0.035    25.178    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524    24.654    io/stepper/counter_limit_reg[16]
  -------------------------------------------------------------------
                         required time                         24.654    
                         arrival time                         -12.908    
  -------------------------------------------------------------------
                         slack                                 11.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.453%)  route 0.232ns (58.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.573     1.492    ProcMem/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDCE                                         r  ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=4, routed)           0.232     1.888    ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y17         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.883     2.048    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.500     1.548    
    RAMB36_X0Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.644    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  io/stepper/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  io/stepper/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.806    io/stepper/counter_reg[18]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  io/stepper/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    io/stepper/counter_reg[16]_i_1_n_5
    SLICE_X6Y82          FDRE                                         r  io/stepper/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.031    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  io/stepper/counter_reg[18]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.134     1.650    io/stepper/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  io/stepper/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  io/stepper/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.806    io/stepper/counter_reg[14]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  io/stepper/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    io/stepper/counter_reg[12]_i_1_n_5
    SLICE_X6Y81          FDRE                                         r  io/stepper/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     2.030    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  io/stepper/counter_reg[14]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    io/stepper/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.514    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  io/stepper/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  io/stepper/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.805    io/stepper/counter_reg[10]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  io/stepper/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    io/stepper/counter_reg[8]_i_1_n_5
    SLICE_X6Y80          FDRE                                         r  io/stepper/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.029    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  io/stepper/counter_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.134     1.648    io/stepper/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.513    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  io/stepper/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  io/stepper/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.804    io/stepper/counter_reg[6]
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  io/stepper/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    io/stepper/counter_reg[4]_i_1_n_5
    SLICE_X6Y79          FDRE                                         r  io/stepper/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     2.028    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  io/stepper/counter_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.134     1.647    io/stepper/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.823%)  route 0.281ns (63.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.573     1.492    ProcMem/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y89          FDCE                                         r  ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     1.656 r  ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=4, routed)           0.281     1.938    ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_sig_1
    RAMB36_X0Y18         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.887     2.052    ProcMem/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.500     1.552    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.648    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.597     1.516    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  io/stepper/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  io/stepper/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.806    io/stepper/counter_reg[18]
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  io/stepper/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    io/stepper/counter_reg[16]_i_1_n_4
    SLICE_X6Y82          FDRE                                         r  io/stepper/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.866     2.031    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  io/stepper/counter_reg[19]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y82          FDRE (Hold_fdre_C_D)         0.134     1.650    io/stepper/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.595     1.514    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  io/stepper/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  io/stepper/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.805    io/stepper/counter_reg[10]
    SLICE_X6Y80          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.951 r  io/stepper/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.951    io/stepper/counter_reg[8]_i_1_n_4
    SLICE_X6Y80          FDRE                                         r  io/stepper/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     2.029    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  io/stepper/counter_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X6Y80          FDRE (Hold_fdre_C_D)         0.134     1.648    io/stepper/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.596     1.515    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  io/stepper/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  io/stepper/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.806    io/stepper/counter_reg[14]
    SLICE_X6Y81          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.952 r  io/stepper/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.952    io/stepper/counter_reg[12]_i_1_n_4
    SLICE_X6Y81          FDRE                                         r  io/stepper/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     2.030    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  io/stepper/counter_reg[15]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.134     1.649    io/stepper/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 io/stepper/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io/stepper/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.513    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  io/stepper/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  io/stepper/counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.804    io/stepper/counter_reg[6]
    SLICE_X6Y79          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.950 r  io/stepper/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.950    io/stepper/counter_reg[4]_i_1_n_4
    SLICE_X6Y79          FDRE                                         r  io/stepper/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.863     2.028    io/stepper/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  io/stepper/counter_reg[7]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y79          FDRE (Hold_fdre_C_D)         0.134     1.647    io/stepper/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15    ProcMem/MemoryArray_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16    ProcMem/MemoryArray_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17    ProcMem/MemoryArray_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    ProcMem/MemoryArray_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X8Y89     ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89     ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89     ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y81     io/stepper/counter_limit_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y81     io/stepper/counter_limit_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y82     io/stepper/counter_limit_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y82     io/stepper/counter_limit_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89     ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X8Y89     ProcMem/ProcMem/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X0Y105    io/stepper/EN_A_reg_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y81     io/stepper/counter_limit_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y81     io/stepper/counter_limit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y82     io/stepper/counter_limit_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y82     io/stepper/counter_limit_reg[10]/C



