// Seed: 1746146061
module module_0 (
    output tri1 id_0
    , id_2
);
  wire id_3;
  id_4(
      .id_0(id_2), .id_1(1), .id_2((id_5)), .id_3(1'd0), .id_4(1)
  );
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input tri0 id_2,
    inout tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9,
    output tri0 id_10,
    input tri1 id_11,
    output wire id_12,
    output tri0 id_13,
    input wire id_14
);
  assign id_8 = id_2;
  wand id_16 = id_5;
  module_0 modCall_1 (id_16);
  wire id_17;
  wire id_18;
endmodule
