Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Sep  2 23:39:17 2022
| Host         : machine running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              59 |           15 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             118 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |               Enable Signal               |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/Clock_divider_4hz/U0/CLK_OUT_BUFG |                                           |                                                      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                | design_1_i/lighting_0/U0/Dout04_out       | design_1_i/lighting_0/U0/Dout0                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                |                                           |                                                      |                5 |              5 |         1.00 |
|  clk_IBUF_BUFG                                | enable_IBUF                               |                                                      |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                | enable_IBUF                               | design_1_i/lighting_0/U0/vram_part0                  |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG                                |                                           | design_1_i/Clock_divider_4hz/U0/clear                |                7 |             28 |         4.00 |
|  design_1_i/Clock_divider_4hz/U0/CLK_OUT_BUFG |                                           | design_1_i/lighting_0/U0/marker[31]_i_1_n_0          |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                | design_1_i/lighting_0/U0/led_bit_counter0 | design_1_i/lighting_0/U0/led_bit_counter[31]_i_1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                | design_1_i/lighting_0/U0/led_counter0     | design_1_i/lighting_0/U0/led_counter[31]_i_1_n_0     |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                | enable_IBUF                               | design_1_i/lighting_0/U0/clock_counter0              |                8 |             32 |         4.00 |
+-----------------------------------------------+-------------------------------------------+------------------------------------------------------+------------------+----------------+--------------+


