.comment arachne-pnr 0.1+ (git sha1 ebe5a35, x86_64-w64-mingw32-g++ 5.3.0 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000010000
000000000000000000
000001010000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000001100001
000000000000000010
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000001100000
000100000000010000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000001111000000000
000100000001100000
000100000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 17 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000001100000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
001000000000000000
000000000000000000
000100000000000000
000000000000111000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 6 1
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000001
000010000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000110000001000001000010100000000010
000000000110000000000000000101101001000001100000000000
001000000000000000000000010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000110000000000111000000000000000000000100000000
000001000000000000000011101011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000001000000000001001100001000001010001000000
000100000000001011000000000001001010000010010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 14 1
000000000000000111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
110000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010101000000000101100000001001001100000110000000000100
010010000000000000100010010101111100000101000000000000
000000000000000011000000001101000001000001010000000000
000000000000000000100000000001001101000010010000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000010000000010000000010010000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000000111000000000010000000000100
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 17 1
000000001110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000011101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000100000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000001010000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 19 1
000000000000001000000000000000000000000000000000000000
000010000110001111000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000010
000000000001010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 20 1
000001000000000000000000000000000000000000000110000000
000010000000000000000000001011000000000010000000000000
001000000001110000000000001000000000000000000101000000
000000000001110000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000110000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
110000000000000000000000000111000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000101000000000010100000000000
000001000000000000000000001101101000000001100000000000
110000000000000000000011011000000000000000000100000000
010000000000000000000110000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000101100000000010100000000000
010000000000000000000000001111101101000001100000000000
000000000000000000000000011000000000000000000100000000
000100000000000000000010000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000010001100000000010100000000000
000000000000001111000010001001001000000001100000000000
001010000000000001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000001000000000000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000101100000000010100000000001
010000000000000000010000001101001110000001100000000000
000010000000001000000000000000000000000000000100000000
000001000000000001000000000011000000000010000000000000
000000100000000011100000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 4 2
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000101000000
000000000000000000000010011101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000011100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000001
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011100000001000000000000000000101000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000001100000011001100000000010100000000000
000000100000000000000010000001101010000001100000000001
010000000000000000000111101000000000000000000100000010
110000000000001111000100000011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000101000000
000000000000000000100000001001000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000001001000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000110000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000100000000000000111011101011100101000000000000010
010001000000000000000010110101101011100100000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000001000011101001100000000010100000000100
000000000000000001000000000101101110000001100000000000
001001000000000000000110001101001110001001000001000000
000010100001010000000000000101101001001010000000000000
110000000000000000000011000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000100000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000011110001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000000000000001000000001000000000000000000100000000
000100000110000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000100000000000000000000001000000000010000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000100000000001000010010000000000000000000000000000
110000000000000111000000011101011110010100000000000000
110000000110000000000010110001111010011000000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000100100000011100000001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 13 2
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
110000001010000001000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 2
000000000000001000000110000001000001000001010000000010
000000000000001011000000000001101110000010010000000000
001000000000000111000000001101111111101000000000000010
000000000000000111100000001101101000100100000000000000
110000000000000000000000000000000000000000000110000000
110000000100010000000000000111000000000010000000000000
000000000000011000000110011000000000000000000100000000
000000000000100011000010000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000100000000001001000010001000000000000000000100000001
000000000000001011100100000011000000000010000000000000
000000000000000111000011101000000000000000000100000000
000010000000000000000000000011000000000010000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 15 2
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000001001000000000010000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000100000100
000000100000000000000000001001000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 16 2
000000000001001000000000010000000000000000000000000000
000000000000101011000011100000000000000000000000000000
001000000010010000010011101101101011111001000000000010
000000100000000000000000001101111001111010000000000000
010000000010000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000110010000000000000000000101000000
000000000000100000000010001011000000000010000000000000
000000000000010111100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 17 2
000000000000000000000010010000000000000000000000000000
000011000000000000000011100000000000000000000000000000
001010100001000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001001000000000000000000001100000000001010000100000
010000000000000000000000001001101100000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000010000000000000000000000000000
000010100000001111000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 18 2
000000000000101111100010000101001000101000000000000001
000000000000000111100000000101111000100100000000000000
001000000001000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 19 2
000001000000000000000011110001101100001001000000000010
000010100000000000000011101101101110001010000000000000
001000000000000000000110100000000000000000000100000000
000000001100000000000100001001000000000010000001000000
110000000000000000000110000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100011101001000000000010000001000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000100000000
000000000000000000000100001011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000100000000000000000000011000000000010000000000001
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 2
000000000000000001100000001001011101101000000000000010
000000000001010001000011100001011110100100000000000000
001000000000001111100111101000000000000000000100000000
000000000000000001000100000001000000000010000000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000100000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000001001000000000010000000000000
000000000001000000000111000000000000000000000100000010
000000000000001001000100000111000000000010000000000000
000000000000000000000010001000000000000000000100000010
000000000000001111000000000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
110001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 2
000000000000000000000011101000000000000000000110000000
000000000000000000000000000011000000000010000000000000
001011000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000001001000000000010000000000001
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000101000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010001000000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000001110000000000000000000000000000000110000000
000000000000100000000000000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100100000
000000000000100000000000000101000000000010000000000000
.logic_tile 27 2
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001100000000001111100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010000000000000101000010010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000001100000011101100001000010100000000100
000000000000100000000010001101001000000001100000000000
000000000000000000000000000101011111010100000000000100
000000000000000000000000000101101000011000000000000000
000000000000000011100000000000000000000000000100000000
000000000000001001100000000001000000000010000000000000
000010100000000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000001001000000000011000000000010000000000000
.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110010100000000000000010000000000000000000000100000001
010000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000101000000
000000000000000000000100001111000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000010000000011010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000001000000000011101100001000001010000000000
000000000000001101000010000101001100000010010000000000
001010000000000001100000001001101101101100010000000000
000001000000001001010010010011101110101100100000000010
010000000000000000000011101001100001000001010000000000
110000000000000101000000001101001100000010010000000000
000100000000001001000110000001001000001111110000000010
000100001100000001100000000101011100000110100000000000
000000000000001111100000001000000000000000000100000000
000000000000001111000000001011000000000010000000000000
000000000000000101100010010000000000000000000100000000
000000000000001111000111001111000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000010010001000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000001111000000001011000000000010000000000000
.logic_tile 3 3
000000000000000011000111000011001000111001000000000010
000000000110000000000010011011111110111010000000000000
001000000000010000000110011001101110101000000010000000
010000000000100000000010001001111100100100000000000000
010000000010000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000000000000101000000000001000000000000000000100000000
000000000000011011000000000101000000000010000000000000
000000000000000111100110011000000000000000000100000010
000000000000000000100010000011000000000010000000000000
000000000000001000000000010000000000000000000100000000
000000000000000011000011010111000000000010000000000000
000000000000001111100011001000000000000000000100000000
000000000000001011100100001111000000000010000000000000
000010000010000000000011100000000000000000000100000000
000001000000000000000000000001000000000010000000000000
.logic_tile 4 3
000000000000100111100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
001000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000000000000
110000000000000000000000000000000000000010000000000000
000000001100001001000000000011000000000000000000000000
000000000110001101100000000000000000000010000000000000
000000000000001111100000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011100000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000101000000000010000000000001
.logic_tile 5 3
000001000000001111100000000000000000000000000101000000
000000000000001111000000000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
.logic_tile 6 3
000000000000000000000000001001100000000001010010000000
000000000000000000000000001101001110000010010000000000
001000000000000001100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000011000000000010000000000000
.logic_tile 7 3
000010000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000001000000000000110100000000000000000000110000000
110000000000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000111100000010000000000000000000000000000
000000100000000000100011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000100000000111000011000000000000000000000000000000
000000000000000000000000001001000000000010100000100000
000000000000000000000000000111101000000001100000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000100010001111000000000000000000000000000000000000
.logic_tile 10 3
001000000000000011000110000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
001010100000000000000000000011001101010100000000000010
000001000000000000000000001001101011011000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000011011101100001000010100000000000
000000000000000000000010111111101110000001100000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000100000000000000000000000000000000000000000100100000
000100001000000000000000000001000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000001111000010100000000000000000000000000000
.logic_tile 11 3
000001000000000011000111110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000101000000001000000001101100000000010100000000000
110001000000000000100000001101001110000001100000000000
000010000000001000000110001001001010010100000000000000
000001001110000001000011011101101000011000000001000000
000010100000000001000000000000000000000000000100000000
000001000000000111000011011011000000000010000000000000
000100000000000000000000000000000000000000000110000000
000100000000100000000000001001000000000010000000000000
000000000000000111100011000000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 12 3
000000000000000000000000001101101011101100010000000000
000000000000000000000000001101111000101100100010000000
001000000000001111100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001100000000000011000000000000000000000000000000
000000000000010000000110000000000000000000000000000000
000001000000100000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 13 3
000000000000000000000110010000000000000000000000000000
000000000001010011000011100000000000000000000000000000
001010000110000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
010000000010000111100000000001000000000001010001000000
010100000000000000100000000001101110000010010000000000
000000100001000000000000001000000000000000000100000000
000000000010000000010000000011000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001000001010000000000000101000000000010000000000100
000010000000000001000010001000000000000000000100100000
000000000010000000000000001011000000000010000000000000
000000000001000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
.logic_tile 14 3
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000000000001000000001000000000000000000100000010
000010000000000000000000000011000000000010000000000000
000110100000000000000010000000000000000000000000000000
000000001100000000010100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 3
000000000000000001100010000000000000000000000000000000
000010100000001011000111100000000000000000000000000000
001000000001011111000000000001100001000001010000000000
000000000000100001100011010111101101000010010000000000
010001000000001000000110000000000000000000000000000000
010010000000000111000000000000000000000000000000000000
000101000000010000000000000011000001000001010000000000
000000100000100000000000001001101101000010010000000000
000000000100000101100000000011001011101100010000000000
000000000000100000000010110001001101101100100000000000
000000000000000000000010010101011001111001000000100000
000000000000000000000111110001101111111010000000000000
000000000000000000000000000000000000000000000000000000
000000001010001001000000000000000000000000000000000000
000010001110010000000000011000000000000000000101000000
000001000000100000000011110001000000000010000000000000
.logic_tile 16 3
000000000000000001000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000001001000000000001001100001000001010000000000
000000000000100011000000001101001111000010010000000000
110000000000000000000111001011000000000001010010000000
110000000000000000000100000101101011000010010000000000
000100001101010001100000011000000000000000000100000000
000100000001100000000010000011000000000010000000000000
000010101110100000000110000000000000000000000101000000
000001000001010000000000001001000000000010000000000000
001000000000000111100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
001010100000010000000111001000000000000000000100000000
000000000111100000000000000111000000000010000000000000
000000000000000111000000000000000000000000000100000001
000001000000000000100011101001000000000010000000000000
.logic_tile 17 3
000000000000000001000000010101100001000001010000000000
000000000000001111000011111101001001000010010000000000
001001000000000001100111011011100001000001010000000010
000010101000000000000111110001101111000010010000000000
010000000000000000000110000101000001000001010000000000
010000000000000000000011000001101001000010010000000100
000000000000001000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001011001111000000000011000000000010000000000000
000000000000000101100000011000000000000000000100000000
000000000000000000100010101001000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100111000000000000011000000000000000000100000010
000000000000000000000011000011000000000010000000000000
.logic_tile 18 3
000000001111010001000011110000000000000000000100000000
000000000000000001100011110111000000000010000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
010000000000000000000000000000000000000000000000000000
010100000001000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001010000000000001011000000000010000000000100
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000010000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
.logic_tile 19 3
000010000000110000000011100000000000000000000100000000
000000000000000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
110000100001010000000000000000000000000000000000000000
110001000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000101110101011100000000000000000000000000000000000
000001000001010111100000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100000000100000000000000011000000000010000000000100
000010100110000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 20 3
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001010100000000011000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000001101000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 3
000010100000000001000011111001100000000010100000000010
000000000000000000000011111101001001000001100000000000
001000100000001001100111100000000000000000000000000000
000011101100001011000100000000000000000000000000000000
110000000000000000000000001001100000000001010000000000
010000000000000000000000000001101001000010010000000100
000000000000000000000110000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000001110000000000011010000000000000000000000000000
000000001101010000000000000000000000000000000100000000
000000000000100000000000000111000000000010000000000000
000000001000001000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 22 3
000000000010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
010000000000000000000000001000000000000000000100000010
010000000001000011000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100100000000000010000000000000000000000000100000000
000100000000000000000000000101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 23 3
000010000000001000000110001001001110000110000000000000
000000000000001111000010011001111010000101000000000100
001000000000000000000000011001111100001001000000000010
000000000000101011000010000011011111001010000000000000
110000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000111100000010000000000000000000100000000
000000000001000000000011100001000000000010000001000000
000100000000000001000000000000000000000000000101000000
000000000000000000100010010011000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011111001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000011010000000000000000000000000000
.logic_tile 24 3
000000000000000011000011001101100000000010100000000001
000000001110000111100110000101001010000001100000000000
001000000000010000000000010000000000000000000000000000
000000000100100000000010000000000000000000000000000000
010000000000000011100011101001001000111001000000000000
110000000000000000000000001001011010111010000001000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000111000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000010000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000001110000000000000000001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000001
.logic_tile 27 3
000000000001100000000000010000000000000000000000000000
000000001011100000000011000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000010
010000000010000000000000001111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 28 3
000000000000000011100000000000000000000000000100000000
000000000100000000000010010111000000000010000001000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000100001000000000000000000001000000000010000001000000
.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000010000111000000001000000000000000000101000000
000000000000000000010000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
.logic_tile 31 3
000001000000000000000000000001101100101100010001000000
000000001010000000000000000101001101101100100000000000
001000000000000001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000111010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000101100111110000000000000000000000000000
000000000000000000100111110000000000000000000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000001000000000000000000000010000001000000
000000000000000101100011101001000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000010000000000000
010000000100000000000000000111000000000000000010000000
000010000000000001100110000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000100000001000000000010011111011000111110001000000
000001000000010011000010110001111010001111110000000000
000000000000000000000010001101101101001001000000000000
000000000000000000000100001111101101001010000000000000
000000000000000001000000001000000000000000000100000000
000010000000000000100000000001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000
.logic_tile 3 4
000010000000001001100110010101000000000000001000000000
000000000100000101100110010000100000000000000000001000
000000000000000001100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000111100000010000000000000000001000000000
000000000000010000100011100000001010000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000010000000000000000001001000000000000000000
000000000000000000000010000011100001000000001000000000
000010000000000000000010000000101011000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 4 4
000000000000000101000010100011000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000101000111000000000001000000001000000000
000000001110000011000100000000001000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000000000
000001000000000101100000000001100000000000001000000000
000010100000000000000000000000101001000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000001111000000000000101011000000000000000000
000010000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000100000000001000000000000000000000
.logic_tile 5 4
000000000000000111000011111101001001011100100001000000
000000000000000000100011110101111100011100010000000000
001000000000000111000000000000000000000010000000000000
000000000000000000000000000001000000000000000001000000
110001000010000000000000000000000000000000000100000010
010000100000000000000011011001000000000010000000000000
000000000000000001000000001000000000000000000100000001
000000000000000000110000000011000000000010000000000000
000000100000001011000000000000000000000000000100000000
000000000000000011100010010011000000000010000000000001
000000000000000111000000000000000000000000000100100000
000000000000000111100011110011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000001000000000000000000000001000000000010000000000000
.logic_tile 6 4
000000000001010111100000010000000000000000000000000000
000000000000100000100011000000000000000000000000000000
001000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
010001000100000000000000001000000000000000000101000000
010000000001010000000000000011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000000000000001011000000000000000000000000000100000000
000000000000000011110000000011000000000010000000000001
000010000000000111100000000000000000000000000100000000
000000000000001001100000000011000000000010000010000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 4
000000000000000001000000001101011011110110000000000000
000000000000000011000010000101101111110101000001000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001010000000011000000000000000000000000000000
000000000000000001100000011001000000000001010010000000
000000000000000011000010001101001000000010010000000000
000000100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000001000000100000000000000001000000000010000000000000
000011100000000011100000000000000000000000000100000000
000000100000000000100000000111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
001000001000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110100001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000011000000000010000000000010
000000000000000111100000000000000000000000000100000010
000001000000000111100000000011000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000001010000000100001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 4
000000001110001000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
001010100000001111100000000001111010101000000010000000
000000000000000001000010011101001110100100000000000000
010000000000100000000000010000000000000000000100000000
010000000000000000000010000001000000000010000000000000
000000000000000111100000001000000000000000000101000000
000001000010000000100000000001000000000010000000000000
000000000110100000000000001000000000000000000100000000
000000000000010000000000001001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001000001000000000001000000000000000000101000000
000000000000000011000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000001001000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
001000001110000000000000011101111101101000000000000010
000000000000000011000011011101001110100100000000000000
010000000000000001000000001011111110010100000000000000
010000000001000000100000000001001010011000000000100000
000000000000001001100000011001100000000001010000000010
000000000000000111000010000101101000000010010000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000101100000001000000000000000000100000000
000000000000000111100000001111000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000001001000011100000000000000000000000000000
.logic_tile 12 4
000011101100001001100010001001001000000100000000000000
000001100100001111000100001001011101000000000000000001
001010100000000000000000010011011101101000000000000000
000001000000000000000010001101001110100100000000000000
010001000000000000000010000000000000000000000000000000
110110100000000011000011010000000000000000000000000000
000000001010001000000010000000000000000000000000000000
000000000010001011010100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000000001010000000010000101111111001001000000000100
000000000010101001000100000101111111001010000000000000
000010100000000001000000000011111010010100000000000000
000001000000001001100000000001101110011000000000000000
000000000000000000000011100000000000000000000100000000
000000000000010111000010010111000000000010000000000000
.logic_tile 13 4
000000000000000000000000011001100000000010100000000000
000000100000000001000011101001101000000001100000000000
001000001000100000000110110001011111010100000000000100
000010000000011001000011110101101111011000000000000000
010001100000001000000011101101100000000010100001000000
110001100000000001000000001101101000000001100000000000
001000000000000000000110010000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000100000000000000011110001000000000010000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000100000000011110000001000000000000000000100000000
000100000000000111100011100111000000000010000000000000
.logic_tile 14 4
000010000001010011100000000000000000000000000000000000
000000001110100000000011100000000000000000000000000000
001000000000001011100110101001100001000010100000000010
000000000000000101100100001001001101000001100000000000
010000000000000000000000001000000000000000000100000000
010110100000000000000000000011000000000010000000000000
000000100000000000000000001000000000000000000100000100
000000000000000111000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000001
000000001110100001000111010101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
.logic_tile 15 4
000000100000000011100000000000000000000000000000000000
000011000000000000100000000000000000000000000000000000
001000000000000001100000011001100001000010100000000000
000000000000000000000010000001101101000001100001000000
110001000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000001100000000000000011100000000000000000000100000000
000011100000000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
.logic_tile 16 4
000000000100000000000000001101111101101000000000000010
000010000000000000000011100001101111100100000000000000
001000000000001000000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000100000001
000000000001010000100000001011000000000010000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 17 4
000000000001000000000000001001111110101000000000000010
000000100000100101000000000101001101100100000000000000
001100001010000011100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000100000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100101100000000011011110010100000000000100
000000000101010000000010010001011011011000000000000000
000000000000000000000000000000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000001000000000000000010011000000000000000000110000000
000010000000000000000110110111000000000010000000000000
000000000000001111000000000000000000000000000000000000
000000000001001011100011100000000000000000000000000000
.logic_tile 18 4
000000000000001000000000010000000000000000000000000000
000000000000001011000011100000000000000000000000000000
001000000110000000000000010001000000000001010000000000
000000000010000000000011000101001111000010010000000000
010011000000000000000111100000000000000000000000000000
010001000000000101000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001100010010000000000000000000000000000000000000000
000011000001000000000000000000000000000000000000000000
000100100000000000000000001101000000000001010000000000
000001000100000000000000001101101111000010010000000001
000000000000000000000000011000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 4
000000000000000000000000000101000000000010100001000000
000000000000000000000000001101001110000001100000000000
001000000000000000000000001000000000000000000100000010
000001000000000000000000001101000000000010000000000000
110011000000000000000110100000000000000000000000000000
010001000000010101000100000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000100001111010000000011000000000000000000000000000000
000010100000000000000000001000000000000000000100100000
000001000000000000000011100011000000000010000000000000
000010100000001111100000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000100000000000001000000000000000000100000000
000000000001000000000000000011000000000010000000000000
.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000101000000000001010000000000
000000000001000000000000000111001100000010010000000100
110000000110000101000000000000000000000000000100000100
000010000000000000000000000011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000001000000000000000000101000000
000000001110001111100000000011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000010000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 21 4
000001000010000000000000000000000000000000000100000000
000010000000000000000000000111000000000010000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000010000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000100000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000001
.logic_tile 22 4
000010100000000000000000011000000000000000000100000000
000001000000000000000011010101000000000010000000000100
001000000000000000000000000000000000000000000100000100
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
001000000000000000000011101000000000000000000110000000
000000001100000000000100001111000000000010000000000000
000000000000000000000010000000000000000000000000000000
000100000000100000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000100000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000010000000
.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001001000000000000000000001000000000000010000000000000
000010100000000000000000000011000000000000000000000000
010000000000000000000010001000000000000000000101000000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000001010000000000000001000000000010000000000001
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 4
000010000000000000000010000101100000000000001000000000
000010100000000111000000000000000000000000000000001000
001000000000000101000010100001100000000000001000000000
000000000000000000100110110000101010000000000000000000
110010100010010000000110010001101000111100001000000000
110000100000000111000010000000001000111100000000000000
000000000000000000000000000011001000111100001000000000
000000000000001101000000000000101010111100000000000000
000000100000000000000000000001101000000011110000000000
000000000000000000000010010000100000111100000000000000
000000000001000000000000000011001010000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000000000010000001101010000011110000000000
000000000000000000000100000000010000111100000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.ramt_tile 25 4
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 4
000000000000000000000110000001011110101100010000000000
000000001000000000000000001111101100101100100000000000
001000000000001000000110001101101110101100010000000010
000000000000000001000000001111001110101100100000000000
010000000001011000000111101001101010111001000000000010
110000000000100001000100000001101100111010000000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000000000000001000000111011000000000000000000100000000
000000000000001011000111010011000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000000000001011100000001101000000000010000000000000
000000000000001001000010000000000000000000000100000000
000000000000001011100000001011000000000010000000000000
000100000000000000000000010000000000000000000100000000
000110100000001001000010001011000000000010000000000000
.logic_tile 27 4
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000010001000000000000000000100000001
110000000000100000000100001011000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000101000000
000001000000000000000010010011000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 4
000000000000000000000000010000000000000000000000000000
000010100000001111000011100000000000000000000000000000
001010000110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
010000000000000000000000000001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100100000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 4
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000111100000000101100000000001010000000010
000000001000000000000000001101101000000010010000000000
010000000000000000000000011000000000000000000100000000
010000001100000000000010000011000000000010000000000000
000010000000000000000110000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000100000000000000000000000000000000000110000000
000000100000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 30 4
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
.logic_tile 31 4
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000111100000010000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000001000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 5
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000010000001000000
000000000000101111000000000101000000000000000000000000
000010100001010111000000000000000000000010000001000000
000000000000100000100000001111000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000001000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000010000001000000
000000000000000000000000000101000000000000000000000000
.logic_tile 3 5
000010000000001000000000010101100000000000001000000000
000000000000000111000011100000001011000000000000010000
000000000000000101100110110001100000000000001000000000
000000000000001011000011100000001010000000000000000000
000000000000001000000110110000000000000000001000000000
000000001010001101000010100000001001000000000000000000
000000000000000000010000000001100000000000001000000000
000000000000001011000000000000001011000000000000000000
000000100001000000000000000101100001000000001000000000
000001000000000000000000000000001001000000000000000000
000100000000000000000000000000000001000000001000000000
000000001110000000000000000000001000000000000000000000
001000000000000000000000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 4 5
000000001001000000000110100000000000000000001000000000
000000000110100000000111010000001001000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000110100001000000000000000000000000000000001000000000
000011000000001011000011000000001110000000000000000000
000010000000000000000011000101100000000000001000000000
000000000000000000000111010000101010000000000000000000
000000000000011000000000000000000000000000001000000000
000000000000000101000000000000001111000000000000000000
000010100000000000000000000000000001000000001000000000
000001000000000000000000000000001011000000000000000000
000010100010000101100110100000000000000000001000000000
000000000000000000010000000000001100000000000000000000
000000001101010000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 5 5
000010101110000101100000001000000000000010000000000000
000000000000000000100000000011000000000000000001000000
001110000000000000000110000000000000000010000000000000
000001000000000000000000000001000000000000000001000000
110000000000001000000000001001100000000001010000000010
000000000000000011000000001101101111000010010000000000
000000100000100000000011100000000000000010000000000000
000000000001000000000000000101000000000000000001000000
000010100000010000000111101000000000000000000100100000
000000000000000000000100001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000011000000000111000010010000000000000000000000000000
000100000100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 6 5
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001100000000010000001000000000000000000100000000
000000100000010000000000001001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000001110000000010000000000000000000000000000000000
.logic_tile 7 5
000000100000000000000000000000000000000000000000000000
000001001100000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010001000000000000000000101000000
110000000100000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000100000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 5
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 5
000000000001010011100000010000000000000000000000000000
000000001010000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001000000000000000001000000000000010000001000000
010000000000000000000000001011000000000000000000000000
000000100000000000000000000000000000000000000100000010
000100001110000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 5
000001001100100000000000000000000000000000000000000000
000000000000011001000010010000000000000000000000000000
001000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
010000000001110000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001001101001101000000010000000
000000000000000011000000000111111000100100000000000000
000000000011000000000000000000000000000000000100000000
000010100100100111000000000011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000001000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000100000010000010000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 11 5
000000000110001000000000000101100000000010100000000010
000000000000001011000010010001101001000001100000000000
001000100000001000000000001000000000000000000100000000
000001000000001111000000001011000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000011100001000000000010000000100000
000000000000000000000011000000000000000000000000000000
000000001100000111000000000000000000000000000000000000
000000000011000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000110001001000011010000000000000000000000000000
000000000000001000000011010000000000000000000000000000
000010100100100001000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000001011011000001001000000000000
000000000000000000010000001001011100001010000000000100
000000001010001011100000000111011100010100000000000000
000000000000001111100010001001001000011000000000000000
000000000100000111000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000001111111100000010000000000010
000000000000010011000000000001111101000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
.logic_tile 13 5
000000000000000000000000001011011110101000000000000000
000000001000000000000010011101101101100100000000000100
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001000000001000000001011000000000001010000000000
010000000000000000100010000111001111000010010000000000
000000000001010000000110000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000010100000000111000111111000000000000000000100100000
000010000000000000100111101011000000000010000000000000
000000100001000001000000011000000000000000000100000100
000000000000100000100011110011000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000010000000000100000101000000000010000010000000
000110100000001011000000000000000000000000000100000000
000000000000000011000000001101000000000010000000000000
.logic_tile 14 5
000010001100010111100111100101101001101000000010000000
000001001110000000100110011011111010100100000000000000
001000000000000011100000000111001100101000000001000000
000000001000000000000010101101101010011000000000000000
010000000111010001000010010011011010000110000000000100
110010001011100111100110101001101010000101000000000000
000000000000001011100000011111100000000001010000000000
000000000000000111100010000111001010000010010000000000
000000100000100000000110010000000000000000000000000000
000001000010000111000011000000000000000000000000000000
000100000001000000000000000001100001000001010000000000
000100000010101001000000000001101010000010010010000000
001010000000000000000011001000000000000000000100000000
000001100000000000000000000011000000000010000000000000
000000000000000101100000001000000000000000000100000100
000000000110000011100000000001000000000010000000000000
.logic_tile 15 5
000010101100000000000000001101000000000001010001000000
000001001010100000000010001101101001000010010000000000
001010000001010011000000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
010001000000000111100010000000000000000000000000000000
110000100000000000100111010000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000110100101010011100000001000000000000000000100100000
000100000000100000000000000011000000000010000000000000
000001000000000000000111000000000000000000000100000000
000010001100000000000100001111000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 16 5
000000000000001111100011100001100001000001010000100000
000100000000001111100010010001101110000010010000000000
001010000000000111000011000011001000010100000000000010
000000000000000111000110010101111111011000000000000000
110010000000000000000110011001001100000011010000000000
110000000100000011000010000001011110000011110000000000
000000001010000000000010011101101000101000000000000000
000000000000000000000110001101111111100100000000000000
000000000000100011100011110001001011011100000010000000
000000001100000000100011101101111001001100000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000111000010011000000000000000000100000000
000010100001000000000111001111000000000010000000000000
000000000000000011100010001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
.logic_tile 17 5
000000000000100111000110000000000000000000000000000000
000000000100010001100000000000000000000000000000000000
001000001000000000000000001001101110010100000000000010
000000000000000011000000000101011000011000000000000000
010000000001000000000011100001011010011100100000000000
110000000000100000000000000001111111011100010010000000
000110100000001000000000011000000000000000000100000000
000100000110001011000011000011000000000010000000000000
000001100001000000000000001000000000000000000100000010
000100000000100000000000000011000000000010000000000000
000000000000001111100010001000000000000000000100000000
000000000000001111100000001011000000000010000000000100
000000000000000000000111000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
.logic_tile 18 5
000001000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
001000000000101000000011100000000000000000000000000000
000001000100010111000100000000000000000000000000000000
110000000000000000000000001101100001000001010001000000
010000000000000000000000000011101000000010010000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.logic_tile 19 5
000010000000000001100000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001001000000000111100111001101100001000010100000000000
000010000001010000100111011001101010000001100000000000
010000001111000000000000001001011000010100000000000010
010000000000100000000000001111001100011000000000000000
000000001011100000000010111001101101101100010000000100
000000000000111001000010001101101010101100100000000000
000000000000001000000111000000000000000000000000000000
000000001110001011000111110000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000100000000
000001000000000000000000001011000000000010000000000000
000000000000000000000011000000000000000000000100100000
000000000001000000000100001011000000000010000000000000
.logic_tile 20 5
000001000000000111000000000000000000000000000000000000
000010000000000111100010010000000000000000000000000000
001000000000001000000000000001100001000001010000000010
000000000110100001000000001011001010000010010000000000
110000000000000000000000001101101100110110000000000000
010000000000000000000000000101101001110101000000000100
000000000001000011000000010000000000000000000000000000
000000000000100111100010000000000000000000000000000000
000000001010100111100011100000000000000000000100000000
000000000000000000100011100001000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000100000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 5
000010100000010001100111101001001011101000000001000000
000001000000000000000100000101011100100100000000000000
001000001110001000000000000000000000000000000100000000
000000000000000111000000001001000000000010000000000000
010000000110000000000010011000000000000000000100000000
110000000000000000000011000001000000000010000000000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011110000000000001000000000000000000100000010
000000000001100000000000001011000000000010000000000000
000010000001000111100000001000000000000000000100000000
000000000000000001000010010011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 22 5
001010001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001100000000000111100000010000000000000000000000000000
000000000010000000100010000000000000000000000000000000
110110100000001111100010010101000000000010100000000000
110000000000000011100111000011101010000001100001000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010000000100000000000001011111010001001000000000010
000000000000001111000000001001001011001010000000000000
000000000000000001100000001000000000000000000100000000
000100000000001001000000000001000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000010000000011000000000010000000000000
001010100000000000000000000000000000000000000100000000
000000001101010000000000000101000000000010000001000000
.logic_tile 23 5
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000101100000000000000001000000001000000000
000000101001000000100000000000001000000000000000000000
110000001000000101000011100000000000000000001000000000
010000000000000000000100000000001010000000000000000000
000010100000000000000000010000000001000000001000000000
000001001110000000000010000000001011000000000000000000
000000100110000000000000010000000000000000001000000000
000000000000000000000011110000001011000000000000000000
000111000000100000000000000000001000111100000000000010
000010100000000000000000000000000000111100000000000000
000000000000001000000110110000000000000010000000000000
000000000000000011000010101111000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000100000000000000111000000000010000000000100
.logic_tile 24 5
000000000100000000000111000101100000001111000000000000
000000001100000000000010010000000000110000110000000000
001000001010000000000011101011001100010111110000000000
000000000000000101000110101001011100011011110001000000
010110000000001000000111001000000000000010000000000000
010000000000000001000000000011000000000000000000000000
000000000000001101000000010101100000000000000100000001
000000000000000001000010001001000000000001000100000000
001010100000001011100000010101000000000000000100000000
000000000001001111000011111101000000000001000100000000
000001000000001000000000000001100000000000000100000000
000010100000000001000000001001100000000001000100000000
000010100100000000000000000101100001000010000100000000
000000000000000000010000001101101100000000010101000000
010000000000000000000000000001100000000001000100100000
100000000000000000000000001001000000000011000100000000
.ramb_tile 25 5
000001000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 5
000000001000001111000111100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
001000000000000000010111110000000000000010000001000000
000000000000001001000110110101000000000000000000000000
010000001010001000000011110111011001101000000000000001
110000000000001111000010110001011010100100000000000000
000001000000000111000000000000000000000010000000000000
000010000000000000000000001101000000000000000001000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000000000000000001111000101000000000000010
000000000000000000000000001001101000100100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 27 5
000000001000000111100000010101000001000010100000000000
000000000000000000100011100101101011000001100000000000
001011000000100000000000000000000000000000000100000000
000010000000000000000000000001000000000010000000000000
010000100000000011100000010000000000000000000100000000
010000000000000000000010000011000000000010000000000000
000000000000100000000010000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001011000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 28 5
000000000000100001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
001100100000000000000000000000000000000000000100100000
000001000000000000000000000001000000000010000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010101000000000000000000000000000000000000100100000
000010100000000000000000000011000000000010000000000000
000000000001000000000000000000000000000000000100000001
000000000000100000000000000011000000000010000000000000
.logic_tile 29 5
000000000000110000000000001101001110001001000000000010
000000000000010000000010011101111110001010000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000011000000000000000000100000000
010000000000000000000010000011000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000111000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001000001001000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000100100000001000000000001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
.logic_tile 30 5
000000000000000000000000001000000000000000000101000000
000010100000000000000000001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
110000000110000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000010000100000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
.logic_tile 31 5
000010000000001111100000001011100000000001010000000000
000010000000000011100000001111001010000001100000000001
001000000001010111100010000011101011011100100000000001
000000000000100000000100001101101001011100010000000000
010000000000000101100111110000000000000000000100000000
110000000000000000100110001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000000000000000010000000000000000000100000000
000001000000000000000011010001000000000010000010000000
000000100100000001100111110000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000100010000000110101000000000000000000100000100
000010000000100000000000000001000000000010000000000000
.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111101000000000000010000000000000
000000000000000000000000001011000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000111000000000010000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000011000000000000010000000100000
000000000000000000000011011011000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000100000000000000000000001000000000000000000100100000
000000000000010000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 6
000000000001000000000000000111100001000000001000000000
000010000000100000000011000000101001000000000000010000
000010100000001000000000010011100000000000001000000000
000001000000000101000010110000101011000000000000000000
000000000010101000000010100000000000000000001000000000
000000000000000111000110110000001011000000000000000000
001000000000000000000000000000000000000000001000000000
000010000000000000000000000000001010000000000000000000
000100000000000000000000000000000001000000001000000000
000100000100000000000000000000001000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010010000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000010010000001101000000000000000000
.logic_tile 4 6
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001110000000000000010000
000000000000000000000010100000000000000000001000000000
000000000000001011000100000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000100000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001000000000000000000000
000010000000000000000000000000000001000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000001101100110100000000000000000001000000000
000000000000000101000010110000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 5 6
000010000000000000000111000000000000000010000000000000
000000000000000000000100000011000000000000000001000000
001000000000000111100000001000000000000010000001000000
000000000000000000000000000001000000000000000000000000
110000000000100000000000000000000000000000000000000000
010000001011010000000000000000000000000000000000000000
000000000000000111100000000000000000000010000001000000
000000000000000000000000001011000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000111010000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000010000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 6 6
000010100000000001000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100001010000000000001001100001000001010000000000
010000000000100000000000001101101100000010010000000001
000000100000000000000110000000000000000000000100000001
000001000000000000000000000001000000000010000000000000
000000000000000000010000001000000000000000000100100000
000000000010000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010001001000000000000000000000000000000000000
000000100000000011000000000000000000000000000100000000
000001000000000000000000000111000000000010000000000000
.logic_tile 7 6
001001000000000000000110001001000001000010100000000000
000000100000000000000000001101101100000001100001000000
001000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010100000001000000000000000000000000000000000000000000
000000000001010000000110000000000000000000000100000000
000000000000000000000010011011000000000010000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000010011110000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000010100000000001000000001101000000000010000000000100
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
001000100000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.ramt_tile 8 6
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 6
000000001010000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000111000011011001111000001001000000000000
000000000010000101000111101001011010001010000000000000
110000000000000011100000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
001000000000011011100000011011000000000010100000000000
000000000000000111000010001101001010000001100000100000
000000000000000000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000000000000000000001101000001000001010001000000
000000000000000000000000000001001010000010010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000100
.logic_tile 10 6
000000100110000000000000000111101011011100000000000000
000011000000000000000011100011011100001100000000000000
001000000000110000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
010001000000001000000111100011001011110100000010000000
110000000000000001000010011001001100110000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000010000001000000000000000000100000010
000000000010000011000000000011000000000010000000000000
.logic_tile 11 6
000000000001010000000110001101100001000001010000000000
000000000000000000000000000101001111000010010000100000
001000000000000111000000000111011101101000000000000000
000000000000000000000000001001001110100100000000000000
110000000001010111000000000101000001000001010000000010
010000000010100011000000000101001111000010010000000000
000000000000001001100000001000000000000000000100000000
000000000000000001010000000001000000000010000000000000
000001000000000011100000011000000000000000000100000000
000000100000000000000011111011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000010010011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 12 6
000000000000000000000111100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000001000000000000000110000101100001000010100000000010
000000001010000111000000000101101010000001100000000000
000000000001011000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000100000010
000000000001010000000100000011000000000010000000000000
000000001000000000000000000000000000000000000100000000
000000100000000000000000001001000000000010000000000000
.logic_tile 13 6
000000100000000011100010001101000001000001010001000000
000000001100000000000100001001101101000010010000000000
001000000001000000010000010000000000000000000100000000
000000000000000000000010000001000000000010000010000000
110100000000000000000000011000000000000000000100000000
110000000000000000000010000011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000000000000010000000000000000000101000000
000000000010001001000011101111000000000010000000000000
000100000100000000000011110000000000000000000100000000
000000001000000000000010110011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 6
000010100000001000000000000000000000000000000000000000
000000100000000011000011100000000000000000000000000000
001100000000100000000000000000000000000000000000000000
000100001001000000010011100000000000000000000000000000
011000000100000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000011000111101101100000000001010000100000
000000000000000000000000001001101000000010010000000000
000000000000001000000000000011101110101000000000000000
000000000000000101000000000011011101100100000000000100
000000000000000000000010001000000000000000000100000000
000000000000000000010000000111000000000010000000000010
000100000000000001000000000000000000000000000000000000
000100001101010000110000000000000000000000000000000000
.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000111011001000011110000000000000000000000000000
001101000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110001000001010000000000000000000000000000000100000000
010000100000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000001110000000000000000011000000000010000000000100
000010000000000011100000010000000000000000000100000000
000000000000000000100011100111000000000010000000000000
000100000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 6
000000000000100000000011110001100000000001010000000010
000000000000010000000111000011101001000010010000000000
001010101111000000000110000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
010100000000101011000110100001011111010100000000000000
110000000000001101100100000101111011011000000000000100
000000000000000000000111010000000000000000000000000000
000000001110000000000111100000000000000000000000000000
000000000001000011100000001101101011111001000000000001
000000000000100001000000001011101011111010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000010100001100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000010100110000000000010000011000000000010000000000000
.logic_tile 17 6
000000000000001011100000010001111011000110000000000010
000000000000000011100011110001111001000101000000000000
001000000000000111000011001011000000000010100000000010
000000000000000000000111100011101100000001100000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
001000000001010000010000010000000000000000000100000000
000001000000000000000011110001000000000010000000000010
000000100000000111100011110000000000000000000000000000
000001001110000000100010000000000000000000000000000000
000000100000000001100000000000000000000000000100000000
000000000000001001000010011011000000000010000000000000
000000001010000000000000001000000000000000000110000000
000000000110000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000110000000000000000001000000000010000000000000
.logic_tile 18 6
000000000000000000010010010001100000000001010000000000
000000000000000001000011010101001101000010010001000000
001000000000000001100110000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110001000000000101100000001001101100101100010010000000
110010000000000000100000001101111001101100100000000000
000001000000000000000111100000000000000000000100000100
000010001000000000010100001001000000000010000000000000
000010100000000011100111100000000000000000000100100000
000001000000000000000011110001000000000010000000000000
000010000000010000000010000000000000000000000100000000
000001000000100001010000000011000000000010000000000000
000000000000000000000010001000000000000000000100000000
000100000000000000000100000011000000000010000001000000
000000001000000000000000001000000000000000000100000000
000000001010000000000000001011000000000010000000000000
.logic_tile 19 6
000010101001001000000000000011111101001001000000000000
000001000000100011000010000001101010001010000010000000
001010001111000000000011101101011011101000000000000000
000001000000000000000100001001001100100100000010000000
010010100000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
001010000000001111000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000110001000000111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000100000001010001000110100000000000000000000100000000
000000000000100000000000001011000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000001
.logic_tile 20 6
000000000000000001100010001001011110010100000000000010
000000000000100111000111111101001010011000000000000000
001000000111000011100000001111100001000001010000000000
000000000000000000100000000101001000000010010000000000
010000000000110011100000000000000000000000000100000000
010000000000110000100000000001000000000010000001000000
000100000000000000000011000000000000000000000100000010
000010000010001011000100001001000000000010000000000000
000000000000100000000111000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100010001000000000000000000000000000100000000
000000000000100001000000001011000000000010000000000000
.logic_tile 21 6
000000000000001000000110101101011000010111110000000010
000000000000001011000100001101111010011011110000000000
001000000001000111100011100001000000000010100000000000
010000000000000000100000001001001010000001100000000100
110000000000001001000000010000000000000000000100000000
110000000000001111000010000111000000000010000000000000
000000000001010000000110001000000000000000000100000000
000000001010100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000111001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000111000000000010000000000000
.logic_tile 22 6
000000000000001011100110111101100000000010100000000000
000000000000000011000010001001001010000001100000000000
001001000000000000000110010011101110101000000000000010
000010100000000000000010001001111000100100000000000000
110000000000001011100000000001100000000010100000000000
010000000000000001000000000001101010000001100000000000
000000000000001000000000000001011100010100000010000000
000001001010001111000000000101101101011000000000000000
000001000000001000000010000000000000000000000000000000
000000000000001011000111110000000000000000000000000000
000000000000101111000000010000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000100000000000000000110100000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000001000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 23 6
000000000000000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 6
000000001010001000000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
001100000000101111100000000000000000000000000000000000
000000000000011011000000000000000000000000000000000000
010010100000000111000111100001100001000010100000000001
110000001000000000100000001001001000000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000111000000000010100010000000
000000000000001011000100000001101010000001100000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011010011000000000010000001000000
000000101010100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000010000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 26 6
000000000010001000000000010000000000000000000000000000
000000000000010011000011110000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000000
010000000110000000000000000001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 27 6
000000000000000101000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
001101000000001000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010010011100000000001011101010100000001000000
000000001100001001100000001101001001011000000000000000
000000000000000000000011100001000001000010100000000000
000000100000000000000000001001001000000001100000000100
000000000000000000000000001000000000000000000100000010
000000000100000000000000000011000000000010000000000000
.logic_tile 28 6
000000100100000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000100
000000000000100000000000000001000000000010000000000000
010000100000000000000011101000000000000000000100000000
110001000000000000000000000011000000000010000001000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000001000000001000000000000000000100000100
000001000000000001100000000011000000000010000000000000
000000000000000000000011000000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 29 6
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101100001000010100000000000
000000000000000000000000001101001110000001100001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000111100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000100
000000101100000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000001000100000000000000011000000000010000000000010
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 6
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000001000000000000000000110000000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000101000000
000000000000100000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100010000011100010000000000000000000000000000000
000001000110000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 7
000000000000000000000010000000001000111100000001000000
000000000000001111000100000000000000111100000000010000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000001000000000000010000000000000
110000000110110000000000000111000000000000000000000000
000000000001010111000000010000000000000010000000000000
000000000100000000000011101001000000000000000000000010
000000000000101000010011000101101101101000000000000100
000000000000001101010000000011111100100100000000000000
000010100001011001000000001101100001000010100001000000
000001001110101111000000001001001110000001100000000000
000000000000010000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000001011000000001000000000000000000100000000
000000000000001111100000000011000000000010000000000000
.logic_tile 4 7
000000000000000000000000010111001000000011100000000000
000000000000000000000010001111101001000011110001010000
000000000001000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000001000110001001100000000000000000000000
000001000000000001000000001011001011000000010000000000
000000000000000000000000010011001101010000000000000000
000000000000000000000010110011101011000000000000000000
000000000010000011100000010000000000000010000000000000
000000000000001111100011010101000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000001000000000000010000000000000000000010000000000000
000010100000000000000000000101000000000000000000000000
.logic_tile 5 7
000010100000100011100000010011011001000100000000000000
000000000100000000000010000011001110000000000000000000
001000000000000001000111010111001100011100100000000000
000001000000000000100010001011011011011100010000100000
010000000000001101000010011101000000000001000000000000
110000000000000001100111111001000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000000000011000110110000000000000000000000000000
000000001110000111100111111101100000000000000000000001
000000001010001111000111010101000000000001000000000000
000000000000000111000000001001001010100000000000000000
000000000000000001110000001101101111000000000000000000
000000100000000011000000011001011001000010000000000000
000001000000000000000010100011011011000000000000000000
000000000000000011000000001000000000000000000100000000
000000000000000000100000000011000000000010000000000001
.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
010000000000000000000110001111000000000000000000000000
010000000000000000000011001111101011000000010000000000
000000000000000000000000000011001110010000000000000000
000000000000001001000000001101001100000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000001110100111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 7
000000000001000000000000010000000000000000000000000000
000001000010001111000011110000000000000000000000000000
001010001000010000000000010000000000000000000000000000
000001100000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000110000000
010000000001010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000100000100
000000001010000000000000001011000000000010000000000000
000000001100100011100000000000000000000000000100000001
000000000000010000100000000111000000000010000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 7
000001001100000000000000000000000000000000
000010101110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 9 7
000000000000000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000001000111001101001111110010100001000000
000000000000000000100100000101001001110000000000000000
110000000000000101000000000111111000101000000001000000
100000000000000000000000001001001110011000000000000000
001000000000001000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000001001010000000000010001011010101000000000000000
000000000000100111000011101011011111100100000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000111100111000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
.logic_tile 10 7
000001000100000000000000010000000000000000000000000000
000000100100000000000011110000000000000000000000000000
001000000001000000000000001101011100101100010000000000
000010100000000000000000000101001111101100100000000000
110000000000000101100000000101101100111001000001000000
110000000000000000100000000011101110111010000000000000
000001000000001000000000010000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000010100000000001100000000000000000000000000100000000
000001000000001111000011101001000000000010000000000000
000000000110001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100000000000111000010010000000000000000000100000000
000000001011000000100011101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 11 7
001000000000000000000011110101001001101000000000000000
000011001000000000000110001001011111100100000000000000
001000000110000111110000001000000000000000000100000000
000011000000000000000000000101000000000010000000000001
110001000000001000010000000000000000000000000100000000
110010100000001101000000000011000000000010000000000000
000010001100000000000000000000000000000000000000000000
000001000010000111000000000000000000000000000000000000
000000000010001000000000000000000000000000000101000000
000000000000001111000011001011000000000010000000000000
000000000001000000000000001000000000000000000100000000
000000000001110000000000000111000000000010000001000000
000010100001110000000011100000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000100000010000000111101000000000000000000100000000
000010101100001001000100000001000000000010000000100000
.logic_tile 12 7
000010101010000000000111010101011011101000000000000000
000001000000000111000011111101101001100100000000000000
001000000000000111100111011011111001101100000000000000
000000000000001111100011001101001010111100000000000000
010000000000001001100011100001111000011100000000000100
010000000000000101000011100011101000001100000000000000
000000000000001000000000010000000000000000000000000000
000001000000000111000011010000000000000000000000000000
000010101010001000000000010001001010000010000000000000
000010100000000001000010100101101101000000000001000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000001100000000000000000111000000000010000000000000
000010000001000011100000000000000000000000000000000000
000000001000110000100000000000000000000000000000000000
.logic_tile 13 7
000000001010001101000000010000000000000000000000000000
000000000000011011110011110000000000000000000000000000
001000000001000111000000010000000000000000000000000000
000000001010100000000010000000000000000000000000000000
110000000000000000000000001111111000101000000000000000
010000000000000000000000001001001001100100000000000000
000000100000000000000000000001001001010100110010000000
000001000000000111000000000001011010000000110000000000
000001000000000000000000010000000000000000000100000000
000100100000000000000011001111000000000010000000000000
000000000001001000000000000000000000000000000000000000
000000000100100111000000000000000000000000000000000000
000010001110000000000111001000000000000000000100000000
000100000000000000000000000011000000000010000000000000
000000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 14 7
000000000000010000000111000001000001000001010000000001
000000001100010011000011100001101001000010010000000000
001000000000000000000000000000000000000000000101000000
000001000000000000000010010011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000001111000000000000000000000000000100100000
000001001011011011100000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010000000
000010000001000000000000000000000000000000000000000000
000000000001100001000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
.logic_tile 15 7
000000001100100000000000000101100000000000001000000000
000000000110010000000000000000100000000000000000001000
000000000101000000000000000000000001000000001000000000
000000000000100000000000000000001111000000000000000000
000000100000000101000010100000000000000000001000000000
000100000000000000100100000000001110000000000000000000
000000100001000000000000000000000001000000001000000000
000001000010100000000010110000001110000000000000000000
000000100000000000000000000000000000000000001000000000
000000000100000000000000000000001010000000000000000000
000000000000100000000000000000000000000000001000000000
000000000000010000000000000000001110000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000010100110001000000000010000001000111100000000000101
000000001100000101000010100000000000111100000000000000
.logic_tile 16 7
000000000000001111100011101000000000000010000000000000
000000000100001101100110010101000000000000000000000000
001000000000001001100000011000000000000010000000000000
000000000000000111000011000111000000000000000000000000
110010000110000000000010011101011001111001000000000001
110110001000000011000011001001001011111010000000000000
000000000110000111100111001001001000000100000000000100
000000001110000000100010001101011000001100000000000000
000000001010100000000000001000000000000010000000000000
000000001101011111000000001011000000000000000000000000
000000000000000000000000000101011000101100010000000000
000001000000000000000011111001101011101100100000000000
000001000000001000000111100000000000000010000000000000
000100100000001011000100000011000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000111000000000010000000000100
.logic_tile 17 7
000000100000000001100110000101011101001001000000000001
000000000000001001000000000101101010001010000000000000
001000000001001111100000001001100001000001010000000000
000000000110100001100010010111101000000010010000000000
110001000110000011000000011001001000111001000000000000
110010100110000000100011000001011110111010000000000100
000000000000001111100000000001011100101100010000000000
000000000000001111100000001011001100101100100000000000
000001001111010111000111101011100001000001010000000000
000010000010100111100000000111101010000010010000000000
000010000000001011100111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000001010000111010011100000000000000000000100000000
000000000000010000100000000011000000000010000000000000
000000000000001001000000001000000000000000000100000000
000000001000001101100000000101000000000010000000000000
.logic_tile 18 7
000000000000000000000010001011111000111001000000000010
000100000001000000000100000101001110111010000000000000
001000000001010111100010000000000000000000000000000000
000010000000100000100100000000000000000000000000000000
110000001010000000000011000001011001001001000000000010
110000000000000000000100001101111100001010000000000000
000000001100001011100000001000000000000000000100000000
000000000000001011100000000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000001000000001101100111101000000000000000000100000100
000000100000000111100000001011000000000010000000000000
000000000000000111000010000000000000000000000100100000
000000000001000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000001111000000000111000000000010000000000000
.logic_tile 19 7
000011000000111111100110111101011100101000000000000000
000000000001110001100011101101101110100100000000000000
001000000000000000000011000000000000000000000000000000
000100000000100000000110100000000000000000000000000000
010010100000000111000110000011111110000001110000000000
010000000000000000100010000001101111000011110001000000
000100000101110000000010010011000001000010100000000000
000100001011100000000010001001001100000001100000000000
000000000000000000000111100101101100010100000001000000
000000001000010111000000001101111111011000000000000000
000000000100000111100110101001100000000001010000000000
000000000001000000100100001111101111000010010000000001
000001000111000001000011100001100001000010100000000000
000010100010000000100110010101101110000001100000000000
000000000101000111100000000000000000000000000100000100
000000000110111001110011110001000000000010000000000000
.logic_tile 20 7
000000000000000111100000001011011001101011110000000010
000010100000001001100010010101001001100111110000000000
001000100000000011100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
010000000000010000000110000000000000000000000000000000
010000000000100000000011010000000000000000000000000000
001000000001101001100011100001001101101000000000000000
000000000000010011000111001101011010100100000000000000
000000000000101111110000010000000000000000000000000000
000000001011001011100011110000000000000000000000000000
000000000000000000000010000101011011000010000000000000
000000001110000000000000000001111101000000000000000000
000010000000100000000000000000000000000000000100000010
000001100000010000000000000011000000000010000000000000
000100101000000000000000001000000000000000000100000000
000100000000000000000000001101000000000010000000000001
.logic_tile 21 7
000000000000001111000111011011001110101000000000000000
000000000000000011100111010101011110100100000000000000
001100000001100000010110011011001001101000000000000010
000100000100110000000011101111011011100100000000000000
111000000000001111100110001001100000000010100000000000
110000001110000001000000001011101110000001100000000000
000000000001011011000000010011011100010100000000000000
000000000000000001000011110001101111011000000000000000
000000001000001011100110110011101110101100010000000000
000000000110001011000110000001011110101100100000000000
000000000000000101100000010001101010000011100001000000
000000001001000001000011110101111001000011000000000000
000010100010010001000010000011011010111001000000000000
000001001010101111100111110101101110111010000000000001
000100000000000000000000010000000000000000000100000000
000000001000000000000011100111000000000010000000000000
.logic_tile 22 7
000100000000100000000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
001000000000000000000000001111001000101000000000000000
000000001010000000000000001101111101100100000001000000
010000000000000000000011101000000000000000000110000000
110010000000001001000100000011000000000010000000000000
000100000000000000000000010000000000000000000100000000
000000001000000000000010000011000000000010000000000000
000000000001011111100111100000000000000000000100000000
000000000000100111000000000011000000000010000010000000
000001000000001000000000010000000000000000000100000000
000010000011001111000011010101000000000010000000000000
000000000000000000000110001000000000000000000100000000
000000000000001111000000001011000000000010000000000000
000100000000000000000000000000000000000000000100100000
000100000000000000000000000111000000000010000000000000
.logic_tile 23 7
000010100010000000000000010011001111101100010000000000
000001100000000111000011111001111101101100100001000000
001010101010010000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000100000001000000011100000000000000000000000000000
110000000110001011000000000000000000000000000000000000
000000001101110001100000001101111100001001000000000000
000000000001010000000000001001011010001010000001000000
000000000001010000000011000000000000000000000100000000
000000000000100000000100000001000000000010000000000001
000010001100000001000000011000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000011001010100000000000000000000000000000000000000000
000011000000000000000010010000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
.logic_tile 24 7
000000000010000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001100000110100000000000000000000000000000000000000000
000100000011000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010010000000000000000011110000000000000000000000000000
000000000000000111000111100101111010101000000000000010
000000000110000000100100001101011000100100000000000000
000010100010000000000111001011000000000001000000000000
000001000000000000000011110011100000000011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000100000000000000000000000000000000000000000000000000
000101000110000000010000000000000000000000000000000000
.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001100010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000101000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
.logic_tile 26 7
000000000000000000000000000011100001000000000001000010
000000000100000001000010001001101001000000010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000011100000000000000000000000000101000000
110000100000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000010000110010000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 7
000010000110010011100000011111111011000110000000000000
000011000100000111000010000111101100000101000000000000
001010000000001000000000000001000000000000100000000010
000000000000000011000000000101101101000000000000000000
010000000110001000000111000111111101010100000000000000
110000001110000001000110011111001000011000000000000000
000100000000001101100000000000000000000000000100000000
000101000110000011100000001101000000000010000000000000
000001000010100000000011001000000000000000000100000000
000010101001000000000000000101000000000010000001000000
000000100000101111100000000000000000000000000100000000
000000000000010111000000000001000000000010000000000000
000000000100010000000110000000000000000000000100100000
000000001100100000000000000001000000000010000000000000
000000000000000001100000000000000000000000000000000000
000001000000000011000011000000000000000000000000000000
.logic_tile 28 7
000000000001100000000111100011011101000110000000000000
000000001110110000000110011101101011000101000000000000
001000000000100000000000000000000000000000000100000100
000011000010010000000000001001000000000010000000000000
010010001110000000000110010000000000000000000100000000
010001000100000000000011000111000000000010000000100000
000010100000000000000111000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010100000001000000111101000000000000000000100000100
000000001110001011000000000011000000000010000000000000
000000000000100111000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
001000000000000001000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000110001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 29 7
000000000000000111100000001011001101101000000000000000
000000000110000000100000001011101111100100000000000000
001000000000000001100000011101100001000010100001000000
000000000000000000000011010001001101000001100000000000
110000000000000011000000000000000000000000000100000000
010000001100000000000000000101000000000010000000000100
000000000000000111100000000000000000000000000101000000
000010100000000000100000000001000000000010000000000000
000000000000000111000110110000000000000000000100100000
000000000000001111100111100011000000000010000000000000
000010100000000000000111010000000000000000000100000000
000001000000000000000010000111000000000010000000000000
000010100010001000000000001000000000000000000100000000
000000000000000111000000001001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 30 7
000000000000000000000000000011101101111001000000000010
000000000100000000000010001001111100111010000000000000
001100000000000011100000001000000000000000000110000000
000000000000000000100000000011000000000010000000000000
110001000000000000000000000000000000000000000101000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000000000000001111100010101000000000000000000100000000
000010100000001011100100000001000000000010000010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 7
000010100000000000000011111101101001101000000001000000
000001100000000000000011001001011011100100000000000000
001000000001010011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000101000000010001111111110101100010000000000
000000000000000001000011101101101010101100100000000000
000010100000000000000000010000000000000000000100000000
000001000000000000000011101011000000000010000000000000
000110100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000010011100000000000000000000000000100000000
000000001110100000000000000111000000000010000000000000
000000000000000011000110101000000000000000000100000000
000000000000000000100000000001000000000010000001000000
.logic_tile 32 7
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
001000000000000000000011101000000000000000000100000010
000000001110000000000100001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000010000000101000000000010000000000000
.logic_tile 2 8
000100000000000111100000000101100000000000001000000000
000100000000010111100011010000100000000000000000001000
001000000000000000000111110001000000000000001000000000
000000000000000000000111100000101010000000000000000000
110000000000000000000010000101101000111100001000000000
110000001010000111000000000000001000111100000000000000
000000100000000000000000000001101000111100001010000000
000001000000000011000011000000101010111100000000000000
000000000000000000000000000001101000000011110000100000
000000010000000000000000000000100000111100000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000100
000000000010000000000100001101000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.logic_tile 3 8
001011000000000000000000000111101010000011110000000000
000000001000000000000011000000010000111100000000000000
001000001010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110110000000000000000000010101100001000001010010000000
010000000000000000000010101001101101000010010000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000001100000000000000001000000000000000000101000000
000000000000000000000010011111000000000010000000000000
000001000110000000000000001000000000000000000100000010
000000100000000000010000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000011010000000000000000000000000000
.logic_tile 4 8
000011100000001000000000000001100000001111000000000000
000000000000000001000010000000000000110000110000000000
001000000000000001100000000101011100000011110000000000
000000000000000000000000000000110000111100000000000000
010010000000001001100110000101100000000001000100000100
010011000000000101000000000011000000000011000100000010
000000000000000000000110000101000000000000000100000000
000000000000001011000000000111000000000001000101000000
000000000000001000010000000101000000000000000100100000
000000110000000111000000000011000000000001000100000000
000000100000000000000000010001000000000000000100100000
000011001110000000000011110111000000000001000100000000
000110111100001000000000000000000000000000000000000000
000001010000000111000000000000000000000000000000000000
110000000000000000000000000101100001000010000100100010
000000000000000000010000000111101000000000010100000000
.logic_tile 5 8
000000000001000111000111110101111001000100000000000000
000000000000000111000111100001101111000000000000000000
001000000000000001100111010101000001000010000000000000
000000000000000111000011101001101010000000000000000000
010011000000001001100011110001001101000000000000000000
010010100000000001010010000011001101100000000000000000
000000000010001001000111110101000000000001000000000000
000000000000001101100111100101000000000000000000000000
000000000000001111000111001011111001110110000000000000
000000010000000011100100001101111010110101000010000000
000000000000000000000110111001101110000010000000000000
000000000000000000000011101111001110000000000000000000
000001010110001111000000010101001111000000000000000000
000010100000000011100011100001111001100000000000000000
000000000010000000000011110000000000000000000100000010
000000000000000000000111101011000000000010000000000000
.logic_tile 6 8
000000000000000000000111001101100000000001010000000010
000010001000000001000010010001101110000010010000000000
001000000000000001000000000000000000000000000100100000
000000001000100011100000001011000000000010000000000000
110110000000000000000000000000000000000000000101000000
010000001010000000000000001001000000000010000000000000
000001000001000011100000011000000000000000000100000000
000000001010100000100010000001000000000010000010000000
000000000000000000000111011000000000000000000100000100
000000010000000000000011000101000000000010000000000000
000010000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000100001010000100000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 7 8
000001001000001000000000000000000000000000000100000000
000010001110001011000000000111000000000010000000000010
001000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000010100000100000000000001000000000000000000100000000
000001000001010000000000000011000000000010000000000010
000001000000000000000000010000000000000000000000000000
000000010110000000000011010000000000000000000000000000
000010000000000111110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111100000000000000000000000000101000000
000001000000001001000000000001000000000010000000000000
000010100000000000000000000000000000000000000100000010
000000000110000000000000000111000000000010000000000000
.ramt_tile 8 8
000010001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 8
000000000011011000000000001001100000000010100000000010
000000000000101011000010001001101011000001100000000000
001000000000001011100110010001000001000010100000000000
000000000000001101100011000101001000000001100000100000
011000000000000000000010001101100000000010100000000000
010000000001010011000100000001001011000001100000100000
000100000000001000000000001000000000000000000100000000
000000000100000001000000000111000000000010000000000010
000000000000000111100000010000000000000000000100000000
000000010000000000000011011011000000000010000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000100010000000000000000000000000000000000000100000000
000100000000000001000000000011000000000010000000000000
.logic_tile 10 8
000000001110000111100011101011101111001001000000000000
000000000000000000100011111001001010001010000000000000
001000001101001000000111010001001110110010100000000010
000001000000000001000110000101101011110000000000000000
110001001111011000000000011111001101110110000000000000
010010100000110001000010000001101010110101000000000000
000000000000010001000000000000000000000000000100000100
000000000000000000100000000001000000000010000000000000
000100000000000101100000001000000000000000000100000000
000010010000000000100011101011000000000010000000000000
000000000001011111100000001000000000000000000101000000
000000001010001011000011111001000000000010000000000000
000001000000000011100000001000000000000000000100000000
000010000000000001100010000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
.logic_tile 11 8
000100001100000000000010011101000001000001010000100000
000110001100000000000010000011101011000010010000000000
001010000000001011100110011001011001110100000000000000
000100000000001101100011100001101100110000000000000100
010000000000000111100011111001011011000110000000000000
110000000000000000100011011001101111000101000000000000
000010000001010001100010001101100001000001010010000000
000000000000001001000100001001001110000010010000000000
000000000000000000010000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000000001001011100000000000000000000000000100000000
000000000000000111000000001111000000000010000000000000
000001000000000000000000000000000000000000000100000000
000110000010000111000011100101000000000010000000000010
000000000000000000000010000000000000000000000100000000
000010000000001001000100000111000000000010000000000000
.logic_tile 12 8
000000000000000001000000001000000000000000000100000100
000010001110000000000000000001000000000010000000000000
001000100000001111100000001000000000000000000100000000
000000000000001111000000000001000000000010000001000000
111100000000010000010000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000010010000000010001000000000000000000100000000
000000001010100000000000000011000000000010000001000000
000100001011000000000000000000000000000000000100000000
000100000000100000000000000001000000000010000010000000
.logic_tile 13 8
000000100000000000000111100000000000000000000000000000
000001000000000111000010000000000000000000000000000000
001000000000000111000000000111011001001001000000000000
000000001000000111000000001001101101001010000000000000
010000000000000000000000000000000000000000000000000000
010000000001001111000000000000000000000000000000000000
000000001110000011000111000111011011111001000000000010
000000000100001001000000001011001010111010000000000000
000000001110010111100010001001111011001001000000000000
000000010000000000000100000111001111001010000000000000
000000000000000000000111000101100001000001010000000000
000000000000000000000100000101101010000010010000000000
000000000000000011000111000000000000000000000100000000
000000100000000000100000000001000000000010000000000010
000100000000000011010111000000000000000000000100000000
000000000000000000000100000011000000000010000000000000
.logic_tile 14 8
000010101010001000000000001101101110000011100000000000
000001000000001111000011101011011101000011000010000000
001100000000100000000110000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000010101100000010001100000000010100000000000
010100000001110000100011110101101111000001100010000000
000000000000001000000000000000000000000000000100000010
000000000010000101000000001101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000010110000000000000011100001000000000010000001000000
000000100000010001000000010000000000000000000000000000
000001000110000000100010110000000000000000000000000000
000000000000000001010010000000000000000000000100000010
000100000000000000100010000111000000000010000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 15 8
000000000000000111000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
001000000001000000000000010000000000000010000000000000
000001000000000000000011010001000000000000000000000000
010111000000010011000010000000000000000000000000000000
110010000000001111000000000000000000000000000000000000
000000000000001011100000000000000000000010000000000000
000000000000001011100000000101000000000000000000000000
000010101000000011100000000101100000000010100000000000
000001011110000000000000000101001001000001100000000000
000010000000000000000000000001101000001001000000100000
000000001010000000000000000011111110001010000000000000
000010100000010000000000001000000000000010000000000000
000000000001110111000000000101000000000000000000000000
000000000001010000000000001000000000000000000100000100
000000000000100001000000000111000000000010000000000000
.logic_tile 16 8
000001000000000111000000010001100000000000001000000000
000010100000000000000011110000100000000000000000001000
001000000001010111100111000101100000000000001000000000
000000000000000000000100000000001000000000000000000000
010010000000000111000111100011001000111100001000000000
010000001110000000000100000000001010111100000000000000
000000000000000111100000000111001000111100001000000000
000000000000000000100000000000101000111100000000000000
000011100000000111100010000011101000111100001000000000
000001010100010000000100000000001010111100000000000000
000000000000000001000000000101001000111100001000000000
000000000000000000000000000000101000111100000000000000
000001000000000000000111100001101000000011110000000000
000000010000000000000000000000000000111100000000000001
110000000000000000000000000000000000000010000100100000
000100000000000000000000001011000000000000000100000000
.logic_tile 17 8
000001000000000111000000000111101010000011110000000001
000010000000000000100011100000110000111100000000000000
001000100000001001100000000000000000000000000000000000
000000000000001011000010100000000000000000000000000000
010001000000010111000110010000000000000000000000000000
010000000000000111000010100000000000000000000000000000
000000000000000001000010100001101011000110000000000000
000000000000001001100000000001101010000101000000000000
000000000000000000000000000001111101000011100000100000
000000011100000000000000001101011111000011000000000000
000000100000010011000010001101111010010100000000000000
000001000000000000100000000011101010011000000000000000
000000000101010000000000001000000000000000000100000100
000000000000100000000000000001000000000010000000000000
000010100000000000000111000000000000000000000000000000
000100000001000000010110100000000000000000000000000000
.logic_tile 18 8
000011100101010000000000011111011001010010100000000000
000011100000001011000011111101001000110011110000100000
001000000001010101000110101001011110010010100000000000
000001001000001001100110111001001010110011110000100000
010010000000000000000111001101000001000001010000000000
010000000000001101000110010101101100000010010010000000
000000000000010111100110101111001010010010100000000001
000000000000100000000100001001111010110011110000000000
000000000111100000000000001011111101010010100000000001
000000010000010000000000001101011000110011110000000000
000000000001010101110011101111011000010010100000000010
000000001010100001000000001001011010110011110000000000
000000000000011101100110101000000000000000000100000000
000100000000100101010010011111000000000010000000000001
000001000000100111100010000000000000000000000100000100
000000101011000000000100001111000000000010000000000000
.logic_tile 19 8
000000000000000000000000000101111100000011110000000000
000000000000000111000010000000100000111100000000000000
001001000000001111100000000101101010000011110000000000
000000101110000011100000000000100000111100000000000000
010011000000000111100000000011000001000010100001000000
010001100000000000000000000001101111000001100000000000
000000100000000000000110010011001110000011110000000000
000000001111001001000010000000010000111100000000000000
000000000000001000000111111001111011000110000000000010
000000010000000111000111100001001111000101000000000000
000001000000101101100000000011111100000011110000000000
000100100001010101000011110000100000111100000000000000
000000000000000000000110100000000000000010000000000000
000000000000100000000000001011000000000000000000000010
000010001010000000000010000000000000000000000100000000
000000001110100000010100000000000000000010000000000000
.logic_tile 20 8
000010000001010111100111000001000000000000001000000000
000001000000100000000110010000000000000000000000001000
001000100000001000000110110001100001000000001000000000
000001000000001011000010110000101010000000000000000000
010101000000101000000000000001101001111100001010000000
010010000001010111000000000000101000111100000000000000
000000000001001011100000000111101001111100001000000000
000001001010001011100000000000001010111100000000000000
000000000000000000000111100011001001111100001000000000
000000010000000000000100000000101000111100000000000000
000000000000010000000000000101101001111100001000000000
000000000000000000000000000000001010111100000000000000
000010110000000000000000000101001000000011110000100000
000001101010000000000000000000000000111100000000000000
000110100000000111100000000000000000000000000100000010
000101000000000000100000001001000000000010000000000000
.logic_tile 21 8
000000000000101111000110010001001111101100010000000001
000000000111010011100010000011101000101100100000000000
001000100000000101100011100001001010000011000000000000
000001000000001001100011110101111111000001000001000000
110000000000001000000111110001011011000110000000000000
110000000000001101000111010111001110000101000000000000
000000000000000000000000001001100001000001010000000000
000000000000001001000000000001101001000010010000000000
000011000000001111000000010101011011001001000000000000
000010011010000101000011111011101110001010000000000100
000001001101100000000011101000000000000000000110000000
000010000000110000000000001011000000000010000000000000
000000000000000111110111000000000000000000000100000000
000010000000000111100011010001000000000010000000000001
000000000000000111000000000000000000000000000100100000
000000000001000000100000000011000000000010000000000000
.logic_tile 22 8
000100000001000111100111101111000001000001010000000000
000100001100100000100000001001001111000010010000000000
001000000000101000000000010101011000010100000000000010
000001000000001011000010000001101101011000000000000000
110000000000001000000011000000000000000000000000000000
010000000000001011000100000000000000000000000000000000
000000000000000000010000001000000000000000000110000000
000000000000010000000000000011000000000010000000000000
000000001110000000000010000000000000000000000000000000
000010010000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000100100000
000000000000001001100000000101000000000010000000000000
000100000000001000000000001000000000000000000100000000
000000000000011101000000000011000000000010000000000000
000000000000000000000010000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 23 8
000000000000000000000111100000000000000000000000000000
000000000100000000000100000000000000000000000000000000
001100000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
110000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001110100011100000000000000000000000000100000000
000001000000010000000000001001000000000010000000000100
000010000000000000000000001000000000000000000100000001
000000010000000000000000000101000000000010000000000000
000000000011000111000111001000000000000000000100000001
000000000000100000000100001011000000000010000000000000
000000000001110111100010000000000000000000000100000001
000000000001110000000000000111000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 24 8
000000100000001111000000001001100001000001010000000000
000100000000001111100011011101101111000010010000000010
001000000000000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110000000001010111100111101101111100000110000000000000
110000000001001011000100000101011011000101000000100000
000100000000001001100110000000000000000010000000000000
000100000000000111000000000101000000000000000001000000
000000000000000000000000000000000000000010000000000000
000000010010000000000000001001000000000000000001000000
000101000000100111000111000101000001000001010000000000
000100110001010000000000000111001100000010010000000000
000000000000011000000010000000000000000010000000000010
000000000000001101000000000001000000000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000100000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000010100011100000000001010000000000
110000000000000000000100001101001100000010010001000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000010000001011000000000001000000000010000001000000
000000000001010111000000000000000000000000000101100000
000000001000100000000000000000000000000010000000000000
000100000000000000000111001000000000000000000100100000
000000000000000000000100000001000000000010000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
.logic_tile 27 8
000000000000001001100011110000000000000000000000000000
000000000000001001000110110000000000000000000000000000
001000000000100000000111011001011101010100000000000000
000000000000010000000110001101111001011000000000000000
000001000001010000000000000001011110000011100001000000
000010100000100000000000000001011100000011000000000000
000000000000011111000000000000000000000010000010000000
000000000010100011000011010111000000000000000000000000
000001000000000000000000001101111100010100000000000000
000000010000000111000000001001001100011000000000000100
000000000000000001000010000000000000000000000000000000
000010110000000000000110010000000000000000000000000000
000000001010000011100000000001000001000010100000000000
000000000000001011000000000111101101000001100000000000
010000101100000000000000011101100000000001000101000000
100000000000000000000011001011000000000011000101100000
.logic_tile 28 8
000000001000010011100000011111111111101100010001000000
000000001100100001000011000011011011101100100000000000
001010001110000000010000000101111101110010100000000010
000000001110000000000010010101011010110000000000000000
010000000000001000000000001000000000000010000000000000
010000000001001001000011100111000000000000000000000000
000000000000011011000111110000000000000000000000000000
000000000000000111100111110000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000001101010000000000010001101101111001000010000000
000100000000101111000011011101101011111010000000000000
000000000010000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000001000001010001000000010000000000000000000100000000
000000000010001001000011010001000000000010000000100000
.logic_tile 29 8
000000000000000011100000000011000000000000001000000000
000000000000000000000010010000000000000000000000001000
001110000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
010000000000000000000010110000000001000000001000000000
010000000000001101000110100000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000000101000000000000000000000000001000000000
000000010000000000100000000000001011000000000000000000
000000100000000000000000010000001000111100000000100001
000001000000100000000011110000000000111100000000000000
000000000000000000000011100000000000000000000100000000
000000000100000000000000001111000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 30 8
000010000000000000000000010000000000000000000000000000
000000000110000000010011100000000000000000000000000000
001000000001000001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
110000000000000000000000000001101110110110000000000000
110000001010000000000000001001011110110101000001000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000111000000001000000000000000000100100000
000000010000000000100000000011000000000010000000000000
000000000000000000010000000000000000000000000110000000
000000001110001001000000000011000000000010000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000100110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 8
000110000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000011001111101010100000000000001
000000000000000000000010000101111100011000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000010010001100000000000000000000000000000000000
000000100000001000000000001000000000000000000100000000
000001010000001111000011100101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 32 8
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000100000010
000000000000000000000000000111000000000010000000000000
001000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000100000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000011000000000010001111111101000000000000000
000000000000001111000010001001101001100100000000000001
001000000000000000000110010000000000000000000100000010
000000000000000000000011011111000000000010000000000000
110001000000100000000000001000000000000000000100000000
110000000001000000000000001101000000000010000000000000
000010000000000000000111111000000000000000000101000000
000000000000000000010110111101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000001001000000000001000000000010000000000000
000000000010000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000001
000000000000000000000010000000000000000000000100000000
000000000000001001000010010011000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000011000000000011000000000010000000000000
.logic_tile 3 9
000000100000000000000000000000000000000000000000000000
000001000100000000000011110000000000000000000000000000
001001100000000101100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100100000
000000100000000000000000000001000000000010000000000000
.logic_tile 4 9
000000000000000000000010101101100001000010100000000001
000000001110000000000000001101101111000001100000000000
001000000000000000000000001000000000000010000000000000
010000000000000000000000000101000000000000000000000000
110000000001110000000010001000000000000010000000000000
110000000001010000000011010111000000000000000000000000
000100000110000101000110010011001100101000000000000000
000100000000000101000010001101101101100100000000000100
000000000000001000000111001000000000000010000000000000
000000010000000011000011100101000000000000000000000000
000000000000000011100000000000000000000010000000000000
000000000000000000100000001001000000000000000000000000
000010000000000000000010000000000000000000000100000000
000000001110000000000100001101000000000010000000000000
000000000000000011000111001000000000000000000100000000
000100000000000000000000000011000000000010000000000000
.logic_tile 5 9
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001110001100000011100000000000000000000000000000000000
000001001010000000100000000000000000000000000000000000
110000000000000000000000001000000000000000000101000000
110000001000000000000000000011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000110000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000000001000000000010000000000100
000000100000000000000111000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 9
000010100000000000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
001000000000000000000010001001000001000010100000000010
010000000100000000000100001001101010000001100000000000
010001100001000000000011100000000000000000000000000000
110011100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000101010000000000000000000000000000000000100000000
000001010000000000000000000111000000000010000010000000
000000000000000001000000001000000000000000000100000000
000000000000000000100000000011000000000010000010000000
000111110000100111000000000000000000000000000100100000
000001000001010000100000000001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000100100000010000000000000000000000000000000000
.logic_tile 7 9
000000000000000000000000000000000000000000000100000001
000010000000100000000000000000000000000010000000000000
001010000001111000000000000000000000000000000000000000
000000000001111101000000000000000000000000000000000000
010000000001110000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000000000000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001000000000001000000000000000000100000000
000001000000001111000000000001000000000010000000100000
000000110000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
.ramb_tile 8 9
000010101010000000000000000000000000000000
000001000001000000000000000000000000000000
000000001110100000000000000000000000000000
010000000111010000000000000000000000000000
000000001100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 9
000010100000100001000110100001000000000001010000000100
000000001010010000100110001011001010000010010000000000
001010100000000000000110000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
010100001010001011100111100000000000000000000000000000
110100000000000011000100000000000000000000000000000000
000000000000000000000000001111000000000001010001000000
000000000000000000000000001001001010000010010000000000
000001100000000000000000000001001011011100100000100000
000001010000000000000011011001101101011100010000000000
000000001001000111000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000001000000000011000000001000000000000000000100000010
000000101110000000000000000011000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 10 9
000011100001000000000000000000000000000000000000000000
000010001000100000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001110000000000000011101100010100000000000000
010000000001000000000000000011001110011000000010000000
000000000000000001000000001000000000000000000100000000
000000000000001001100000000101000000000010000000100000
000000000000001111100000000000000000000000000000000000
000010011100001101000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000100001000000001000000000000000000100000000
000001000000010000000000000101000000000010000000000100
001000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000001000111000000000000000000000000000000
000000000000000000100110010000000000000000000000000000
001010000000101000000000001001111010101100010000100000
000001000001000001000000001101011000101100100000000000
110000000000010000000000001011000000000010100000000010
010100000010100000000000000101101001000001100000000000
000010000001000001100111011000000000000000000100000000
000001000000100000000110000111000000000010000000000000
000010110000000000000110010000000000000000000100000000
000001010000000111000011011111000000000010000000000000
000100000000000000000000000000000000000000000100000000
000000001111110000000000001001000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000010000001001000000000000000000000000000000000000000
000001001100100011000000000000000000000000000000000000
.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000001111011010110110000000000000
000000000110000000000000001101111111110101000000000000
110000000111010001100000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
000000100001000000000011000000000000000000000000000000
000001001000100000000110010000000000000000000000000000
001010000000001111100000000000000000000000000000000000
000000010000001101100000000000000000000000000000000000
000001000000000000000000000101001101101100000000000000
000010000010000000000000001101001110001100000010000000
000000000000000000000111110000000000000000000100000000
000010000000000000000011010001000000000010000000000100
001001010000010000000000000000000000000000000100000000
000000100000000011010000000011000000000010000000000100
.logic_tile 13 9
000100000110100111000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
001000000000000111100000010001100000000010100001000000
000000000000000000000010000001101111000001100000000000
010000100000000000000010001011011000111001000000000000
110000000001010000000011010101101101111010000000000000
000010100000000101000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011100111111101000000000010100000000000
000100110000000000100111001101101110000001100000000000
000000000110001000000000000000000000000000000100000010
000000000010001011000000000011000000000010000000000000
000000000000100001000000011000000000000000000100000000
000000000111010000000011000011000000000010000000000000
000010100000010000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
.logic_tile 14 9
000000000001000000000011111111101001000110000000000100
000000000000110111000011101101111010000101000000000000
001000001000001001110010001001100000000001010001000000
000000000000000001000100000001001100000010010000000000
010100100000000000000000001000000000000000000100000000
010100000000000000000000000011000000000010000010000000
000000100000000001000110011000000000000000000100000000
000001000000100000100011111101000000000010000000000000
001000000110000001000000000000000000000000000100000000
000010010001010000100000000001000000000010000000000000
000000000000010111000000001000000000000000000100000000
000000000000001001000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
001000000000000001000000011000000000000000000100000000
000100000000000000000010000011000000000010000000000000
.logic_tile 15 9
000001000000000011100110100000000000000000000000000000
000010000000011001100011000000000000000000000000000000
001000001010010111100000000000000000000000000000000000
000011000110000101000010010000000000000000000000000000
010000000000000111100010000101111001111001000000000000
110000001100000000100000001001001001111010000000000000
000000001011010000000000010000000000000000000000000000
000000000000100011000010000000000000000000000000000000
000000000000000011100000000001001111101000000000000000
000000011000000000100000000101101001100100000000000000
000110110000000011100000001001111000010100000000000010
000001000000000000100000001101011100011000000000000000
000000000000001000000000000001000001000010100000000000
000000001100000111000000000001001111000001100000000000
000000000001010000000010001000000000000000000100000000
000000000001110000000000000011000000000010000000000001
.logic_tile 16 9
001000000111011111000010001101100001000000100000000001
000000000000100011000011101111001000000000000000000000
001100000000010001000111000101011010000011110001000000
000010100100101011100110010000000000111100000000000000
010001100000000111100011110011111000101100010000000000
010001001100100000100010100001111101101100100010000000
000011100000001101000000001111101010010111000000000000
000000000000000101000000001001011011111111000000100000
000000000001001000000000000000000000000000000000000000
000000010000101111000010010000000000000000000000000000
000100000001000000000010000011011001010100000000000000
000100001101110000000100001001011000011000000000000000
000010000100000000000000000000000000000000000100000100
000001000000000000000000000000000000000010000010000000
000000100000000101100110100000000000000000000100000000
000001000000000000100100000001000000000010000000000001
.logic_tile 17 9
000000100001010001000011100011101100000011110000000000
000000001100000001100100000000110000111100000000000000
001100000001001101100111110101100000000010100000000000
000000000100101111000111101001101111000001100000000000
110000000001001001100000000101101010110000000000000000
010000000001011111000011010001101111011000000000000000
000000101000000101100011110101011101010100000010000000
000010000000000000100010001101001111011000000000000000
000000100000000001000110000001011110000011110000000000
000000010110000000000111110000000000111100000000000000
000000000000100000000110101101111110000100000000000000
000001000011001001000000000001001110000000000000100000
000010000000100000000110111001100001000000000000000000
000001010000001011000011001001101000000000010000000010
000010010000001001000000000000000000000000000100000010
000000000000001001100010000011000000000010000000000000
.logic_tile 18 9
000000000000110000000110001001100001000011000000000001
000000000000100000000010111011001110000001000000000000
001100001000001011100111011001111100100011110110000000
000110100010000011100010100101101111000011110100000110
010000000000001000000111110001111001100011110100000000
010000000000000101000110101101011101000011110100000001
000000100001011011100000000111101100111101110100000100
000101001010000101000011001001011011111100110100000001
000010000000101011000000010001111101100011110110000000
000001010001000101000010100011001101000011110100000110
000010100000000101100000001001111010100011110100000001
000001010000000001000010001101101111000011110100000011
000001000111000000000000001001101101100011110100000100
000110110000100000000010000001001101000011110100000100
010000000101010001000111100001111110100011110100000100
100000000000100000100100000101111111000011110100000100
.logic_tile 19 9
000010000000010000000000000101100000001111000000000000
000000100010100000000000000000000000110000110000000000
001000000000011000000000000101000000000000000010000010
000000000000100101000000000111000000000001000001000000
110000000110001111000110001011000001000000110000000000
010000000000000101100000001101001101000000000000000000
000000000010001000000011100101100000001111000000000000
000000101010000101010100000000100000110000110000000000
000000000000001111100000010000000000000000000000000000
000000011010000011000011110000000000000000000000000000
000010111100000001000000001101011000010010100000000000
000001001110010000100010010011101010110011110000000000
000000000000000000000000000000000000000000000110000000
000000000000001001000000000011000000000010000000000000
000000000100000000000000000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
.logic_tile 20 9
000000000000001000000111001101011000111001000000000000
000000000000000001000111110101101101111010000000000000
001000000000100011100000010001111010101000000001000000
000000001010010111100010000101111111100100000000000000
110000000110000000000000011011001000000001110000000010
110000000000000011000010110001111001000011110000000000
000000000000100111000010001001001101101011110010000000
000000000000000111000111100111001010011011110000000000
000000010000001000000011010000000000000000000000000000
000000010100001111000011010000000000000000000000000000
000001010010000000010000001111111010101000000000000001
000000000000000001000000001101111111100100000000000000
000000000000010000000111111000000000000000000100000000
000000100000100000000011010011000000000010000000000000
001001000001001000010010000000000000000000000000000000
000000101010000101000000000000000000000000000000000000
.logic_tile 21 9
000000000000010111000111111001011001000110000000000000
000000000110000000000111000001011110000101000000000100
001000001010000111000111000011001000101000000000000010
000010000000000011100011001101011110100100000000000000
110000000000000001000000010101100000000001010001000000
110000000000010000100011110101001110000010010000000000
000001100000000111100011001001101101010100000000000000
000010000000001011000000001011111100011000000000000001
000000000000001000000000011001011001110010100000000000
000010011010001101000011001101111010110000000000000000
000001000000000011100011001000000000000000000100000001
000000000100000000000000000001000000000010000000000000
000010000000000001000111000000000000000000000000000000
000000001011000001000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 22 9
000000000000110000000000010001100000001111000000000000
000000000000110000000011000000000000110000110000000000
001000101001001001100000001001100000000010000000000000
000110001010101011000000000001000000000000000000000000
010100000100001001100010010101111010111000000000000000
110000000000000001000011000011011111110000000000000010
000000000100001001000110010011111111000011000000000000
000000001011001011000010001011001111000010000000100000
000000000000010101100010010101111000111000000000000000
000010110110100001000010100011001111110000000000000000
000000000000010000000010000111001001111101110100100000
000000010000001111000000000101011110111100111100000000
000000000001011101100010000011001011111101110101000000
000000100000001111000000001011011010111100111100000000
010000000000101101100000001101011010111000010100000000
100000000001000001000011101011011110010100010110000000
.logic_tile 23 9
000010100000001011100111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
001010101000000111000110111001000000000000000000000000
000000001010000000000111100011000000000001000010000000
110000001000000000000110010001101010000011110000000000
110000000000000000000011110000110000111100000000000000
000000000000100101100000010101101100001001000000000000
000000100001010000110010000001001111001010000000000000
000000000000000000000011010000000000000000000000000000
000010110100101001000011010000000000000000000000000000
000010000110100001010010011101011000001100000000000000
000000000001000000100010111101111001001000000000000000
000000000000000000000111011011011100000011010000000000
000000001000000000000111011011111101000011110000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000001
.logic_tile 24 9
000010100010000001000000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
001100000000000000000110001101100000000001010000000000
000000100000011001000000001001001000000010010000000000
110010100000000000000000001000000000000000000100000000
010001000000000000000000000001000000000010000010000000
000010100000000001100000000000000000000000000100000001
000001000000000000000000000011000000000010000000000000
000000100000000111100111101000000000000000000100100000
000000010000000000000111110111000000000010000000000000
000000000110000000000000000000000000000000000100000000
000000100000000000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000110001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000001000000110000001011000000000010000000000000
.ramb_tile 25 9
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 9
000000000000001000000000010111011110000011100000000000
000000000000001111000011110001101101000011000010000000
001000001000000011000000001011100001000001010000000000
000000000000000000000010010001101111000010010000000000
010000000000000001100000000011011101101000000000000010
010000000000000000000000000101101010011000000000000000
000001000000100111000010001000000000000000000100000000
000010001000010001000100001011000000000010000000000000
000000000000000000000111101000000000000000000100000000
000010010000000000010111101001000000000010000000000000
000100011010000001000010000000000000000000000100100000
000100000000000000100010000111000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000001001000010111101000000000010000000000100
000000010000001000000000001000000000000000000100000000
000000000000000111000010000101000000000010000000000001
.logic_tile 27 9
000000000100010000000111110001100000000000001000000000
000000000000000000000111010000000000000000000000001000
001010101010000101100010100011100000000000001000000000
000000000000000000100100000000101001000000000000000000
010000000010000000000111100101101000111100001000000000
010000000000000000000100000000101011111100000000000100
000000000000000000000011000101101000111100001010000000
000000000000000000000010110000101001111100000000000000
000001000011010000000010000001101000000011110000000000
000010110000100000000111100000100000111100000000000000
000000100000000000000000000000000000000000000100000000
000001010010010000000011111011000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010011011000000000010000000100000
000000000110000000000000000000000000000000000100000100
000000001100000000000000001111000000000010000000000000
.logic_tile 28 9
000000000000001111000111100000000000000000000000000000
000000000100001111000100000000000000000000000000000000
001001000001000111000111101000000000000010000000000000
000010100000100000000000001001000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000110001111100001000010100001000000
000000000000000000000010111101001000000001100000000000
000000000000100000000000010000000000000000000000000000
000000010001010000000011110000000000000000000000000000
000100000000010000000000000101100001000001010000100000
000100100000000000000000000101101000000010010000000000
000000000000000000000000000001000000000000000000100100
000000010000000000000000000001000000000001000000000000
000001000001110111010000000000000000000000000100000000
000000001101010000000000001001000000000010000000000000
.logic_tile 29 9
000000000000010000000000000000000000000010000000000000
000000001111010000000011111001000000000000000000000000
001000000000101111100000000000000000000000000000000000
000000000000011011100000000000000000000000000000000000
110000000000000000000000001011011100011100100000000000
010000000000000000000000000001111110011100010000000000
000000100000000000000000001000000000000010000000000000
000001000000000000000000000111000000000000000000000000
000000000001010000000011000000000000000000000000000000
000000010000100000000110000000000000000000000000000000
000000000000000000000011101000000000000000000100100000
000000001000000000000100000001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010001111000000000000000000000000000000000000
.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000000110000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 9
000010100000000101100111100000000000000000000000000000
000001001100000000100000000000000000000000000000000000
001010100001001001100000001011100000000010100001000000
000001000000101111000000000001001000000001100000000000
110000000000001000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000000011000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000010100000000000000000001000000000010000000000000
000000000000001011100000000000000000000000000100000000
000000000000000001100000000101000000000010000000000000
000100000000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
001000000000000001000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000100
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010000000001111100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000001110000111000010001001001010101000000000000100
000000000000100000000011101001001011100100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
010100000000000000000111001101100000000001010000000010
010100000000000001000000000001101011000010010000000000
000000000000000000000000000000000000000000000100100000
000000000000010000000010101001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000010100000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 3 10
000000000001010001000000001101100001000010100000000100
000000000000000000100011101101001000000001100000000000
001000001110001001100000011001100001000010100000000000
000000000000001011000010000001101101000001100000000000
010100000000000000000011100000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000100000001000000111000000000000000000000100000000
000000001110000011000000001101000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000010000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010010011000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 4 10
000000000010000000000000010101100000000000001000000000
000000000000000000000011110000000000000000000000001000
001000000001010101000000010000000000000000001000000000
000000000000000000000010000000001011000000000000000000
010000000000100101000000000000000000000000001000000000
010000000000000000000010100000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001000000000000000000000
000000000100001111000000000000000001000000001000000000
000000000000001101100000000000001001000000000000000000
000000000000000000000000000000001000111100000001000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
001000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 5 10
000010100000010000000000000000000000000010000000000000
000001000100000000000000001101000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 6 10
000000000000010000000110100001000000000000001000000000
000000000000101101000000000000100000000000000000001000
000010000000000000000000000000000000000000001000000000
000001000110000000000000000000001010000000000000000000
000000001110011011000000000000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000001010000000000000011000000000000001000000000
000010100000000000000000000000001101000000000000000000
000010000000000000000110100111000000000000001000000000
000000001110000111000000000000001110000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000010000000000001111000000000000000000
000100000000000101100000010111000000000000001000000000
000000000000000111000010100000001010000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000100000
.logic_tile 7 10
000000000000000000000000001111100000000001010000000000
000000000000010000000000001001101101000010010000000100
001000001000100000000000011000000000000010000000000000
000000000000000000000011111011000000000000000000000000
111000000000000000000000001000000000000010000000000000
110000000000010000000000000011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010001101000000000000000000000000
000000101110000011100111010000000000000000000000000000
000011100000000000100111110000000000000000000000000000
000000000010001000000111000000000000000000000100000001
000000000100001101000100000011000000000010000000000000
000000000000100000000010000000000000000000000000000000
000000000111000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000100000010
000000001000000000000011101011000000000010000000000000
.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000100000000000000000000000000000
000001000001010000010000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 10
000000000110001011100111000001001011011100100000000000
000000000000001111100000001011011000011100010000000000
001000000000001111000000001111111011000110100000000010
000000000100001011000000001011011000001111110000000000
110010000000101000000000010000000000000000000000000000
100000000001000001000011110000000000000000000000000000
000000000000000000000111110000000000000010000001000000
000000000000000000000110001001000000000000000000000000
001000000000000000000000010101101011110110000010000000
000000000000000000000011010111101000110101000000000000
000000000000010000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000001010101110000000000000000000000000000000000
000000000100100000100000000000000000000000000000000000
.logic_tile 10 10
000001000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001001100000000000000010101101111110101100010000000000
000011000000001111000111101001011011101100100000000000
010000000000000000000000001101100001000001010000000000
010010000000000000000010001001001000000010010000000100
000010000000001001100000001011100001000001010000000010
000000000000000001000010111101101101000010010000000000
000000000000000111010000000000000000000000000100000000
000000001100000000000000000111000000000010000000000000
001000000000000000000011111000000000000000000100000000
000000001110000000000110000111000000000010000000000000
000000100010000011100010000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000100000000011100000000000000000000100000000
000000000000000001000100000011000000000010000010000000
.logic_tile 11 10
000100001010110000000011010101100001000010100000000010
000100000000011001000111011101101111000001100000000000
001010100000001011100011000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
110000000001000101100111101001000001000000010000000010
110000000110100000000000001011101100000000110000000000
000000000001000001100000001001001011111001000000000000
000000000000000000000010001001001000111010000000000001
000010000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000111000110011111011001101000000000000000
000000000010101001100011011011001110100100000000000000
000000000000000111100010000011001111000100000001000000
000000000000001111110100001001101010000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000001000000000011000000000010000000000000
.logic_tile 12 10
000000000000010000000000011001100001000001010000000001
000001001010100000010011100001101011000010010000000000
001000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000101010000000000000000000000000000000000000000000
010001000001000111000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000001000100100000000000000000000000000000000000000000
000001000000001000000000000000000000000000000100000000
000100001100001111000000000011000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 13 10
000010000000001001000010010001000001000010100000000000
000000000100000001000011000111001110000001100000000000
001100000000001111100111011001101100101000000000000000
000010000000000111000111011101001100100100000000000010
110110000110001011100111100101011110001100000001000000
010001000110000011100110101101101001101100000000000000
000000000000000000000000001001011001010100000000000000
000000000000000101000010010101011001011000000000000001
000011100000001111100010000001001010001100000000000000
000011100000001011100110001101101010101100000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000000000000100111000000001000000000000000000100000000
000000001010000000000000001011000000000010000010000000
000000100000001111100000001000000000000000000100000000
000001000000000001000000000001000000000010000001000000
.logic_tile 14 10
000000000000001111100111011101001100101000000000000000
000000000000000001100011110101111010100100000000000000
001000000000100000000000001101101101010100000000000000
000000001100010000000000001111101010011000000000000010
011000000000000111000110000000000000000000000000000000
010000101100000000100011000000000000000000000000000000
000000000111001101100011000111101100010100000000000000
000000001010000011000100000001001110011000000000000000
000000101110000000000011000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000010000000000010001011100000010000001000000
000000000000100001000011001101101000000000000000000000
001001000000000011000000010000000000000000000100000000
000000101000000000100010111111000000000010000001000000
.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000001100000001000000000000000000000000000000000000
001000000000001000000000000001011000001111110000000000
000000000000100001000000000011001110000110100000000000
010000000001110000000000000000000000000000000000000000
100000000001010000000000000000000000000000000000000000
000000000000100001100110000101111011000110100000000000
000000000000110000000000001111101101001111110000000000
000000100000000111100000000000000000000000000100000000
000000000000000000100011100000000000000010000000000000
000001100000000000000010000000000000000000000100000000
000011001100000000000000000000000000000010000000000000
000011101110000000000000000000000000000000000100000000
000000000000000001000010001011000000000010000000100000
000000000001000000000000000000000000000000000100000000
000100001110100000000000000000000000000010000000000000
.logic_tile 16 10
000001000000001111000010000000000000000000000000000000
000010100000011111000111110000000000000000000000000000
001001000000000111000000000111000000000011110000000010
000000100010000111000000000001001010000011100000000000
010000000000111101100110100001001101101100000001000000
010000000001110011000000001111111011001100000000000000
000100000000010000000011000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000111100011100001000000100001000000
000001000100000000000100000001101000000000110000000000
000000000000000011000011101101000000000001000100000000
000000000001010000000000000011100000000000000000000010
000101001100000101100010000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000110000000000000001101000000000001000100000010
000000000000000000000000000001000000000000000000000000
.logic_tile 17 10
000000000000110011100010001001001000000011000000000100
000000000000010000000100000001011011000011010000000000
001000000000001000000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110100000000000000000011000101111001110110000000000000
100110100000000000000010011011011100110101000000000000
000000100000000000000000000000000000000000000100000000
000000001110000111010000001101000000000010000000100000
000000000000001000000000000000000000000000000100000100
000010000000000111000011010011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
.logic_tile 18 10
000000000000000001000000010011011110110101110000000010
000000000000001001100010101001111100110110110000000000
001010101010001111000111110000000000000000000000000000
000000001010000001100011000000000000000000000000000000
010000000000000000000111101001100000000001000000000000
110000000000100000000100001101100000000011000000000000
000000000000000111000010011001011001000110110010000000
000000001110000000100010001011001000001010110000000000
000000000000000111000011001001001111101100010000000000
000000000000001111000000001001011010101100100000000000
000000000001000000000010011011100000000001010000000000
000000000000000000000110101101101111000010010001000000
000000000110010001000000010000000000000000000100000000
000000000000010000000011100111000000000010000000000000
001010100001110000000000000000000000000000000100100000
000000001011110000000010000011000000000010000000000000
.logic_tile 19 10
000000000000001000000011000111001000000100000000000000
000000000000000111000111000001011100001100000000000010
001000001110110001000000000000000000000000000000000000
000000001011110000100000000000000000000000000000000000
110000000000011111000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000100100110000000000000000000000000000000000000000000
000001001010000000000000011001100000000010000011100001
000010100000001011000011111111000000000000000000000000
000010100000100000000000001001000000000010100001000000
000001000001010000000000001111101010000001100000000000
000000000000001000000000000000000000000000000100000000
000000001110001111000000000101000000000010000000000000
000000000000100000000011110000000000000000000000000000
000001001001000000000010110000000000000000000000000000
.logic_tile 20 10
000010000000000001000000000111100001000010100000000000
000000000000010111010011101101101110000001100000000000
001000000001011111010000010001111110000110000000000100
000000000000000001100011100011001110000101000000000000
010000000000000111000011001101111101101000000001000000
010000000001010000100011011101111110100100000000000000
000000000000001111000110010011011110001001000000000010
000000001010001011000010001101001110001010000000000000
000000000000000011000000001101100000000001010000000000
000000000000001001000000000101001110000010010000000000
000000100110000111000010001001001010100000000000000000
000000000000000000000100000001001000110000000000000100
000010000000000001000000001000000000000000000100000000
000001000000000001100000001001000000000010000000000000
000000000000000111000000001000000000000000000100000000
000001000000100000100011000011000000000010000000000000
.logic_tile 21 10
000000000000001000010110101001101110010100110000000000
000000001010000011000110011011011100000000110000000001
001000000000000001100111111001100000000010100000000000
000001000000000000000011000111101110000001100000000000
110010000000001001100110010001011000001101010000000000
010001000000000101000011100001111001001111110000000000
000000000001000000000111000101011011010100000000000000
000000000000101011000100000101011101011000000000000000
001000000000000011000000010101011011000100000010000000
000000000000000001000011111101101110000000000000000000
000100001001000011100011110111011110010100000000000000
000101000000101111100110110011111110011000000000000000
000000100001011000000111101000000000000000000100000000
000001000001001111000011100011000000000010000000000010
000000000000010011000011101000000000000000000100000000
000000000000001011000100000011000000000010000010000000
.logic_tile 22 10
000000000000000000000111100000000000000000000000000000
000000000010000000000010000000000000000000000000000000
001000000000010000000000010001101000101000000000000000
000000000000100000000010001011111011100100000000000100
110000000000010000000000000000000000000000000000000000
110010000001100000010011110000000000000000000000000000
000000100000100000000000000000000000000000000100000000
000000000010110000000000000111000000000010000000000000
000000001000001000000110001000000000000000000100000000
000001000000000011000000000011000000000010000000000000
000000001111010000010000000000000000000000000100000000
000000000110100001000000001001000000000010000010000000
000001000000000000000010000000000000000000000100000000
000010100000000001000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 10
000000000001100001000110000000000000000000000000000000
000000000001010000100011100000000000000000000000000000
001000000000100000000111010011101100101000000000000000
010000000001010111000011010001111010100100000001000000
010010100000001000000010001001000000000010000000000000
010000000000001111000000000011100000000000000001000000
001001001100000000000000001101011000101000000000000000
000000000000000000000000000011101010100100000000000000
000000001100010111000000011011001111101000000000000000
000000000000000000100011001001011110100100000000000000
000100000000101001000010001000000000000000000100100000
000101000000010001110010001011000000000010000000000000
000000000110000000000000011000000000000000000100000100
000000000000000000000011001111000000000010000000000000
000100000000100001000010001000000000000000000100000001
000000000001000000000100001001000000000010000000000000
.logic_tile 24 10
000000001010011101000011010011101001000100000010000000
000010000000100111000010001001011000001100000000000000
001010100001001111100010010000000000000000000000000000
000000000000000111000111110000000000000000000000000000
110000000000000000000000001001100001000001010000000000
110000000000000000000000001001001010000010010000000000
000000001110000111010000000000000000000000000000000000
000000001010100111000000000000000000000000000000000000
001000000000000011100000000001001101101000000000000100
000000000100000000000000000001001010011000000000000000
000100000000000001000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000100000000000000000010000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
.ramt_tile 25 10
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111010000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 26 10
000000000001111111100111011001000001000001010000000000
000000000000011011100011001011001111000010010001000000
001000000000100011100000000001101100011100100010000000
000000000001000101000000001001001010011100010000000000
010000100000001000000000000001101110101000000001000000
010011100001011011000000000111001000100100000000000000
000000000000000000000000001000000000000000000100000000
000100000000000000000000000011000000000010000000100000
000000001001010001000000001000000000000000000100000000
000000000110101111100000000011000000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000011000001100011110000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
000000100000100000000111100000000000000000000100000100
000000000001000000000100000011000000000010000000000000
.logic_tile 27 10
000000000000111001100111100101101100000011110000000000
000000000001100011000000000000100000111100000000000000
001100100010000111100011011111111001101000000000000000
000011000000001001100111011111111100100100000000000000
110010001110001001000110010001111100111000000000000000
110011100000000001100010000101011110110000000000000000
000000000000000111100111110101111101111000000000000000
000000000000000101100110001011011001110000000000000000
000010100000000011100011100001001111000100000000000100
000000000000000000000011100001011000000000000000000000
000000000000000001010110010101100001000001010000000001
000000000000000001000010001001101100000010010000000000
000101000001010001000010010101000000000001110100000010
000000000000000000000011111011001011000000110100000000
010000000001110000000111111011011100111101110100000100
100000000001110000000010110101101011111100111100000000
.logic_tile 28 10
000001100000000111100000010001001011111001000010000000
000010001010000001100011000001001001111010000000000000
001000100001110000010000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000010001101000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000100
000000000000100000000000000011000000000010000000000000
000001100000001000000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
000010000101010000000000001000000000000000000100000000
000001000000000000000000001111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 29 10
000010000001011001000000010001100000000001010000000000
000001000000001111000011001101101000000001100000000000
001010000000000111000111001000000000000000000100000010
000001000000000000000100001011000000000010000000000000
110000000000000000000110000000000000000000000100000000
010000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000001000000011110000000000000000000100000000
000000000010001011000111111001000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000100001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 30 10
000000001100001000000111111001111100101100010000000010
000000000000000101000111001101101010101100100000000000
001000000000000001000110100001001011000110000000000000
000000000100000111100000001101001000000101000000000100
010000000000110011100000011101000001000001010000000000
010000000000111011000010000001001110000001100000000000
000000000000000000000010001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000100100000
000000000000010000100000001001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000111010000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
.logic_tile 31 10
000011000000001001000011111101101101101000000000000001
000010000000001111100011111101011000100100000000000000
001000000000001000000000000000000000000000000100000000
000000000000100111000000000001000000000010000000000100
010000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
001000000000001000000110000000000000000000000100000000
000000000000000001000000001001000000000010000001000000
000000000000000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100010000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000001011000000000010000000000000
.logic_tile 32 10
000000000000011000000000010000000000000000000000000000
000000000000001111000011000000000000000000000000000000
001000000000000000000000001000000000000000000100000010
000001000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000010000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
010000000100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000001010000000000000001011000000000010000000000000
.logic_tile 3 11
000010100001001000000000001101000000000010100000000000
000000000110100011000000000001101011000001100000000010
001010100000011000000000001111100001000010100000000100
000000000110101111000000001101001101000001100000000000
110101000000000000000010011000000000000000000100000000
110110100000000000000010000101000000000010000000000000
000000000000000011100000011000000000000000000100000000
000000000000000000110010000011000000000010000010000000
000000000000000111000000000000000000000000000100000000
000000000000000000100011011011000000000010000010000000
000000000000000011000111100000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000010000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000001000000
.logic_tile 4 11
000010000000000011100111000000000000000000000000000000
000010000000000000100010000000000000000000000000000000
001000000000100001100000010000000000000000000000000000
000000000100001001000011100000000000000000000000000000
010110100100000000000110010101111111000100000000000000
010000000000000000000011111101101001000000000000000100
000000000000000011100000011111011000010100000000000000
000000000000000000100011010001001011011000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000111000000000010100000000000
000000000000000000000000000001101001000001100000000000
000010000000000001100110001000000000000000000100000000
000000000000000000100100000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
.logic_tile 5 11
000000000000000101000000000001011001000110000001000000
000000001100000000100010001101001111000101000000000000
001000000000000111100000010000000000000000000000000000
000000001000001101000011010000000000000000000000000000
110000100000000000000110001011100000000001010001000000
110001000010000000000000001101101101000010010000000000
000010000000000000000111011001100000000001010000000000
000001000000000000000010101101001111000010010000000000
000000101110000000000111011000000000000000000100000000
000000000110000000000011011001000000000010000010000000
000000000001110001000110101000000000000000000101000000
000000001111010000000100000011000000000010000000000000
000000000000100000000010010000000000000000000100000000
000000000000010000000011011001000000000010000010000000
000010000000000000000011100000000000000000000100100000
000001000000000000000100001011000000000010000000000000
.logic_tile 6 11
000001000000000001100000000000000000000010000000000000
000000100000000111000011101101000000000000000000000000
001010000000000000000000011001100000000010100000000000
000001000101011001000010000101101110000001100000000000
110001000000000000000010000011100001000001010000000000
010000100000000000000110000001001100000010010000000000
000000000000001000000000000011101000010100000001000000
000000000000000001000000000001111011011000000000000000
000000000000000001010000010000000000000000000100000000
000000000000000011100011010011000000000010000000000000
000000000001000011100000000000000000000000000000000000
000000000000101111100011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000100000000001111000000000001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000001100000000000000000011000000000010000000000000
.logic_tile 7 11
001000000000001001100000010001000001000001010000000000
000000000000000011000011101101001111000010010010000000
001000000000000111100000001000000000000000000100000000
000000000001000000000000000011000000000010000000000000
010100000000000000000111000000000000000000000110000000
010000000000000001000100000111000000000010000000000000
000000000000000000000010001000000000000000000110000000
000000000000000000000100000001000000000010000000000000
000001001000000000000111100000000000000000000100000000
000000000000000000000000000001000000000010000010000000
000000000010000001000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000001000000100011100000001000000000000000000100000100
000010000000010000100000001101000000000010000000000000
000100000000000000000010000000000000000000000110000000
000100000110000000000100001011000000000010000000000000
.ramb_tile 8 11
000000000100000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000001000000000000000000000000000000
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 11
000000001110000111000000001001011101010111110001000000
000000000110001001000000000101001111011011110000000000
001000000100011001100111111001111100101000000010000000
000000000100101111000110110001111111100100000000000000
110100000000000111100110000101111101010100000000000000
110000000000000000100000001101011101011000000010000000
000001000000000011000000011101000000000001010000000000
000010100000001011000010001101001111000010010000000000
000000000000000011100000011001100000000001010000000100
000000000000100000000011010001101101000010010000000000
000000000000000001000011100000000000000000000100000000
000000001000000000000110010011000000000010000000000000
000000000010100000000111110000000000000000000100000000
000000000000010000000111010001000000000010000000000000
001001000001000000000011101000000000000000000100000010
000010000000000000000111101111000000000010000000000000
.logic_tile 10 11
000000000000000000000110000001001110000110000000100000
000000001010000000000011101001101101000101000000000000
001010000001000111100000010101101110010100000000000000
000000000000001001000011110011001111011000000000000000
010000000000001000000011101011100001000001010000000000
110000000000001111000100001111001000000010010000000000
000000000000000001100000000001100001000001010000000000
000000000000101001000000000101101010000010010000000000
001000000000101111000111110000000000000000000000000000
000000000101001111000111110000000000000000000000000000
000001000000000111100000011011100000000010100000000000
000010000000000000100011110001101110000001100000000000
000100001111000011100000010000000000000000000100000000
000100000001011111100011110011000000000010000000000000
000010101010000000000110100000000000000000000100000000
000000000000100000000000001011000000000010000000000000
.logic_tile 11 11
000000001010001000000111001011101001101000000000000000
000000000100100001000000001001011110100100000000000000
001000000001100111100000010000000000000000000000000000
000001000000100000100011010000000000000000000000000000
110001000000010101100000000011111000000100000010000000
010000000001010000000000000101101000000000000000000000
001100101010100000000000000000000000000000000000000000
000101001000000000000000000000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000000000100001111000011000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000100000000000000000010110011000000000010000001000000
000000001001000111100000000000000000000000000100000000
000000000000100000000000001111000000000010000000000000
.logic_tile 12 11
000010000000001111100111001011000000000010100000000000
000001000001010011100010010101101000000001100000000000
001000100001000011100000000001100000000001010000000000
000000001000100011100000001001001100000010010000000000
110000001110110001100000011001011100010100000000000000
010000000000100011000010001111011000011000000000000000
000100000000000111000011001101101000111000000000000100
000000000000000000100100001111111011111100000000000000
001101000000001111000110100101011100010100000000000000
000100100000000001000111110101011000011000000000000100
000000000000000011000111101011001111010100000000000100
000010001010000000000000000011001101011000000000000000
000000001010100011100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000100000000000000000111011000000000000000000100000000
000000000000000000000011010001000000000010000000000010
.logic_tile 13 11
000000000000000111000010001001000000000010100000000000
000000000000000000000011100011101010000001100010000000
001000000001101000000000000000000000000000000000000000
000010001000001011000000000000000000000000000000000000
011100000000000111100011100001000000000001010000000000
110000000000000000100000000111001101000010010010000000
000000100001100000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000110100000000000010000000000000000000100000000
000001000001000000000011011001000000000010000000000000
000000000000101000010010000000000000000000000000000000
000010001011000001000000000000000000000000000000000000
000010000000000111000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000001000000000000000000100100000
000000000110000000000000001011000000000010000000000000
.logic_tile 14 11
000101000001010001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000100111100000000011000001000010100000000000
000000000011000000100000000001001110000001100000000100
110000100000001000000010000101000001000001010001000000
010000001001011111010000001101001111000010010000000000
000000100000100000000000001000000000000000000100000001
000000100011010111000000000001000000000010000000000000
000000000001111000000000000000000000000000000000000000
000000000000011111000011110000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000001110100000000011100000000000000000000000000000
000010100000000000000000001000000000000000000100000100
000101000000000000000000001011000000000010000000000000
000000000000000000000011101000000000000000000100000000
000000000000001111000000000101000000000010000001000000
.logic_tile 15 11
000000000000000000000011110101101010110011110001000000
000001000000000000000011001101001010010010100000000000
001000000001100111100000010101111000101000000000000000
000000000000010000000011011101111100100100000000000001
111000000000000011100111110000000000000000000100000000
110000000000001011000110001001000000000010000000000000
001100000110011000000110000000000000000000000110000000
000100000010001101000000001001000000000010000000000000
000001000000000111100000001000000000000000000100000000
000010001110000000100000000011000000000010000010000000
000000000000000011000000001000000000000000000100000010
000000000001010111100011100001000000000010000000000000
000000000010000000000111001000000000000000000100000000
000010100000000000000100001011000000000010000010000000
000000000110010000000000001000000000000000000100000000
000000000100000000000000000011000000000010000000000000
.logic_tile 16 11
000000000111101000000000001111011010111000000000100000
000010100100010111000011100011101011111100000000000000
001000100000000101100111101001000000000010100000000000
000000000000001111100100000001001010000001100000000010
110010101000000000000110000000000000000000000000000000
110000000000101111000000000000000000000000000000000000
000001100000011000000000000111111001000110000000000000
000011100000001011000000000011101001000101000000000000
000000000001000111100000000000000000000000000100000000
000000001100001111100000001001000000000010000001000000
000000000001001000000010001000000000000000000110000000
000000000010001011010100001011000000000010000000000000
000000100001000000000010010000000000000000000100100000
000001000110101001000011110011000000000010000000000000
000000000001000000000110100000000000000000000100000000
000000000000000000000100000111000000000010000000000100
.logic_tile 17 11
001000000000001011100000001101001111101000000000000000
000000000000000001000010010001101010100100000000000000
001000000000001111000111101001011100010100000000000000
000000000000000111100000000001101111011000000000000000
110001001010010001100000000000000000000000000000000000
110010000000001001000010000000000000000000000000000000
000000000001000111100000000000000000000000000000000000
000100000000100000010000000000000000000000000000000000
001000001100001011100110100000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000011000000011000000000000111101100000111110000000000
000010100000101101000000000101101000000011110000000001
000000000100001000000010010011001100000100000000000000
000000000000001011000011100101101000000000000000000100
000000000000010000000110101000000000000000000100000000
000000000000000000000100001001000000000010000000100000
.logic_tile 18 11
000000000000000111000110000111101110000011010000000000
000000000000000000000011101001111110000011110000000010
001000100000000011100110011111101110010100000000000000
000000000010101001000011010001101110011000000000000000
110000000001010001100000000001000001000001010000000000
010000000000100000000010000011001000000010010001000000
001001001110000000000000001011101111000110000000000000
000000100000000000000000000011011101000101000000000000
000001000000010000000010111001100000000001010000000100
000000000000100001000011111011101111000010010000000000
000000000000010111100111110101011000110010100000000000
000000000110100001100110001001001101110000000000000000
000000000000000111100111111000000000000000000100000000
000000000000001111100011011001000000000010000000000000
000100000111000000000011100000000000000000000100000000
000000000000100000000111001101000000000010000000000000
.logic_tile 19 11
000011100110001111000000010001011111110110110000000000
000011000000001101000010001001001111110101110000100000
001000000000001000000000000001011001001111110000000000
000010000000000001000000001011001010000110100000000010
010000000000100011100000000111011101000011000000000000
100100000001010000000000000101011101000001000000000000
000001000010000000000000000000000000000000000100000000
000110100000001011000000000011000000000010000000000000
000000000000000011110110010000000000000000000100000000
000000000100010000000011101011000000000010000000000000
001100001111000011100110100000000000000000000100000001
000100000000000000100111110000000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010000000111001000000000000000000100100000
000000001001110001000000000011000000000010000000000000
.logic_tile 20 11
000000000000001011000000010001001011001001000000000000
000000000000000111000010001001011000001010000000000000
001010000001001000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
010000000000000000000111110011000001000010100000000000
110000001010000000000011011011001111000001100000000000
000001000000000000000011110000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000010011100000001101100000000001010000100000
000000000001010000000010011101101000000010010000000000
000010000011110000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000101110000000000000001001000000000010000000000000
000100000000100000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 21 11
000001000000001011100010011101111001101000000000000000
000000000000000001100011001001111110100100000000000000
001000000000000111100111010101101000010100000000000000
000000000100000111000011010001111100011000000000000000
110000001100001001100011000001101100000100000001000000
010000001100001011000110100101011000000000000000000000
000110100000001001100011011101101110000110100000000000
000100001110010001000011100101011011001111110000000000
000100000000000111000111110001111101000100000000000000
000100000000001111100111111101101111001100000000000000
000000000000000011100000000001101110000001110000000000
000000001000010000100000000101001001000011110000000000
000010100001000101100111100000000000000000000100000000
000001000000100000100111100011000000000010000010000000
000000000000000001010010000000000000000000000110000000
000000000001110000100000001111000000000010000000000000
.logic_tile 22 11
000001000000000000000000001101101110000110000000000001
000000100000100000000011111001001100000101000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000011000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000010000000
000110000000000000000000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000000001111100000001000000000000000000100000000
000000000000001111000000000011000000000010000010000000
000000001111000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000001110001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000100000
.logic_tile 23 11
000000000000000111100010001001011001101000000000000010
000000001000001111000011100011111110100100000000000000
001010100000000111000111001001001100010100000000000001
000001000110000000000100000101001000011000000000000000
010000000000000000000000011111100001000010100000000000
010000001000000000000011100101001110000001100000000100
000001000001011001100010010011000000000010100001000000
000000100000000001000011111101101111000001100000000000
000000001010010000000000011101100001000010100000000000
000000100111111111000011001011101110000001100000000000
000010000000001000000000011000000000000000000100000000
000000000000000111000011010001000000000010000000000000
000000000000100000000000001000000000000000000100000100
000010101011000000000010011101000000000010000000000000
000110000000100111100000001000000000000000000100000100
000000000000010111100010001111000000000010000000000000
.logic_tile 24 11
000000000001100011100000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
001010100001000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000101000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000100000000
000010001011000000000000000011000000000010000001000000
000000001010010111100000010000000000000000000000000000
000000000111100000100011000000000000000000000000000000
000101000000000000000000000000000000000000000100000001
000000000110100000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.ramb_tile 25 11
000001000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 11
000000000110000000000000001001101110010111110001000000
000000000110000000000000000001001100011011110000000000
001100000000001001110000000000000000000000000000000000
000100001011010001000000000000000000000000000000000000
110001000000000000000000000000000000000000000100000000
010010000000000001000000000111000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000111000011110111000000000010000000000000
000010000000000111100000000000000000000000000100000000
000000000000100000100000000101000000000010000000000000
000000000010000001000000000000000000000000000000000000
000000001110000011000000000000000000000000000000000000
000000000000110111000000001000000000000000000100100000
000000000000100000100000000011000000000010000000000000
.logic_tile 27 11
000101000001000011110000011001111001101000000000000001
000000001110100111100011110101101110100100000000000000
001001001000000111000110000000000000000000000100000000
000010100000000000000000000001000000000010000000000000
110000000000010000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010101110000001110000000000000000000000000100000000
000001000100000000000000000011000000000010000000000000
000000000000000011100000010000000000000000000100000000
000010001100000000000011110001000000000010000000100000
000000000000010000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000010000000000000000000000000000000000100000000
000000000001000000000000001001000000000010000000000001
000010101010000111100000001000000000000000000100000000
000001000000000000100010001111000000000010000000000000
.logic_tile 28 11
000101000000001111000011101001001110101100010000000000
000000100000000011100000000111111000101100100000000000
001000100000001000010110001001100000000010100000000000
000011100000000001000000001001001010000001100000000000
010100000000001001100111100111001101000011100010000000
110000001100000011000100001011011011000011000000000000
000000000000000011100111100101011100010100000001000000
000000000000000000100100000001011111011000000000000000
000000001000000111000011111000000000000000000100000000
000000000000000000100010100101000000000010000000000000
000000000000000000000111111000000000000000000100000000
000000000010100000000011101011000000000010000000000000
000000000001011001000000010000000000000000000100000000
000000000110100101010011110111000000000010000000000100
000000001001010001100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 29 11
000000000001000000000110101101111001010100000000000000
000000001110100001000110100001101100100100000000000000
001000100000000111100000000001000001000001010000000010
000000000000100101000000001011001110000010010000000000
110000000001000000000000000101011111000110000000000000
010000000000100000000010111001101010001010000000000000
000000000001000111100000001000000000000000000100000000
000001000110000000000010110011000000000010000000000000
000000000001000000000110001000000000000000000100100000
000000000000001111000011101111000000000010000000000000
000000001100001001010000000000000000000000000110000000
000000000000000011000000001111000000000010000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000010000011000000000010000000100000
000100000100001000000111100000000000000000000100100000
000100000000000011000100001001000000000010000000000000
.logic_tile 30 11
000000000000000000000000000001100000000010100001000000
000000001100000001000010000001101100000001100000000000
001000000000000000000010100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
010010100000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000000101000000000010000010000000
000001001100000000000010001000000000000000000101000000
000000100000000000000000001011000000000010000000000000
000011100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
.logic_tile 31 11
000010000000000000000110001001011011101000000000000000
000001001100000000000000000001111110100100000010000000
001000000000011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000000010000000000000000000000000000000000
000001000000000000000000010000000000000000000100000000
000010000000000000000011011011000000000010000000000000
000000001010000000000111011000000000000000000100000000
000000000000000000000111111111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 32 11
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000011011010101000000001000000
000000000001010000000011101101111001100100000000000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000001110000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000010010001000000000010000000000000
000000000000000011100011000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000001000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001010100001010000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000001000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000000100000010000000000000000000000000000000100000000
000001000000101001000000000101000000000010000010000000
000000000001000000000010000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 12
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010100100000000000000111100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001010000000000000000000001000000000000000000100000000
000010100000000000000000000001000000000010000001000000
000101000000000000000000000000000000000000000000000000
000100100000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 12
000011100000001000000000000000000000000000000100000000
000001100000001111000000000001000000000010000000100000
001000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110100000000000000010000011000000000000000000100000100
110000001010000000000011110011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000001000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000001101000000000010000000000000
000000000110000000000010001000000000000000000100000000
000000000110000000000000000101000000000010000000100000
000000000001000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
.logic_tile 5 12
001001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000101100111101101100001000001010000000000
000000000000100000000111010001001010000010010000000000
110010101000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001100000001011100001000001010000000000
000000000000001011000000001001101010000010010000000000
000110100000000000000000011000000000000000000100000000
000000000000000000000011101001000000000010000000000000
000100000000000000000011111000000000000000000100000000
000001000000000000000111001011000000000010000000000000
000100001000000001000000000000000000000000000100000000
000000000001000000000000000111000000000010000010000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 6 12
000000001100000001000110001001011001010100000001000000
000011000000000000000010101001001111011000000000000000
001010100000000111000111110001011110010100000001000000
000000000000000000000010111001111110011000000000000000
110010100000000000000110110011111001000110110000000000
010001000000000000000011001101011110001010110000100000
000100000001000000000000000011100000000001010000000000
000000000000000000000000001101001100000010010000000000
000100000110001011100000000000000000000000000000000000
000010101110001111000010010000000000000000000000000000
000110000000001001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000100000000000000000000000000000000110000000
000000000000010001000000000011000000000010000000000000
000000000000000011100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 7 12
000101000000001001000111100001000000000001010010000000
000110000110001011000010000011101101000010010000000000
001000000000000000000111110101000000000001010001000000
000000000000000001000110001011101111000010010000000000
010000000000000000000010000001100000000001010000000001
010010000000000000000000001111101101000010010000000000
110001000000101001100110000001011110010100000001000000
100000000011001011000000000111011111011000000000000000
000000000000000000000011001101111100101000000000100000
000000000000001111000010011011001110100100000000000000
000000100000000011100000000101100000000001000100100100
000001000000000000100010010001000000000000000000000000
000000001101000001000111101001000001000011000100000000
000000000000100011100010011001001000000010000000000100
000000001010000000000011100101100000000001000100000000
000000000000010000000000000001100000000000000000000100
.ramt_tile 8 12
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000010000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 12
000010000000001111100010000101000000000001010001000000
000010100000000011100011100011001010000010010000000000
001000000000000111000111101001101011000110000001000000
000000000001011011000111000011101101000101000000000000
010000000000001111000010011101111001000100000000000000
010100000000001111000111111101001000000000000010000000
000100000000001000010011010001011100101100010000000000
000000000001010001000010000111001001101100100010000000
000100000000001000000000001101111000101000000000000000
000000000000001011000011101111111011100100000000000000
000000000000001001100111010011100000000001010000000000
000000000000001011000111001101101001000010010000000000
000000000000001000000000000000000000000000000100000000
000000001100001111000000001011000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 10 12
000000000000101000000010011111011101100100000001000000
000000001000011011000111001011111110010100000000000000
001000000000000111000000000000000000000000000000000000
000000000110001011110000000000000000000000000000000000
111000000000000000000110000101001000010100000000000000
010010100000000000000010101101111111011000000000000100
000000100000000000000010000101100001000001010000000000
000001000010000111000100000011101100000010010000000000
000000000000000111000111010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000011100011010001011100101000000000000000
000000000000001001000011100111001101100100000010000000
000101000000100000000111000001011011000111110000000000
000110000001011111000011001001101000001111110000000000
000000001100000101100000001000000000000000000100000010
000100000000000000100000000001000000000010000000000000
.logic_tile 11 12
000100000000001000000110011101101000111000000000000000
000000000000001101000011111001111011111100000000000010
001010000000000001000011101011011000000110000001000000
000000000001011001100010010001001111000101000000000000
010100000000101000000010110111111110010100000000000000
010000001011001011000110001111101101011000000000000000
000000000000010011100000000111111010000010000000000000
000000000000000000100011001101001100000000000000000000
000100000010000011100000010000000000000000000000000000
000100000101010011000011000000000000000000000000000000
000000001110000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000110110000000000000000000100100000
000000000000000000010111000001000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000001001010001100011000101000000000010000001000000
.logic_tile 12 12
000000001100101111000000000011001111101000000001000000
000000000000011111000000001101001100100100000000000000
001100000000001111100000001001111100001001000000000000
000100000000000001100000001111001110001010000000000000
110010100000010000000110001001101111101000000000000000
110000000001010000000000001101001100100100000010000000
000010100101010000000110001000000000000000000100000000
000000000000100000000011001101000000000010000000000000
000000000000000111100111100000000000000000000100000000
000000001000000000000011110001000000000010000000000000
000000000001000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000010000000
000000000000000000010011000000000000000000000100000000
000100000000001001000000001011000000000010000000000000
000000001110000000010000010000000000000000000100000000
000000000000000000000010001011000000000010000000000000
.logic_tile 13 12
000010000000001101100000000001101100001110100000000000
000000000000000011000011101011011000001111110010000000
001000000000010111000011111101011101000100000001000000
000000000100101011000010001101101101000000000000000000
011101001000001111100010000001001111000011100000000000
010010000000001111100100000101001000000011000000000000
000000000000000001000000010000000000000000000000000000
000000000000001001100010110000000000000000000000000000
000000100001000000000111111101011001101100010000000010
000010001100100000000010001001011010101100100000000000
000000000000000000000111101000000000000000000100000000
000000000000001001000100000101000000000010000000000100
001000100110000000000000001000000000000000000100000000
000101000000001001000000000111000000000010000000000000
000010000000000001000000000000000000000000000000000000
000011100110000000000000000000000000000000000000000000
.logic_tile 14 12
000100000010110011000011111001001000111000000001000000
000100000001111101100010110001011001111100000000000000
001010100000000001000011000011111101010100000010000000
000000000000000111100000001111011100011000000000000000
110000000100001000000111000101011000000100000000000000
110001000000000111000100000001011110001100000000000000
000000000000100111100000001101101101111100110010000000
000000000000100000000000001001011000111101110000000000
000001001010001000000000010000000000000000000110000000
000010000000001111000010001101000000000010000000000000
000000001010010011100000000000000000000000000000000000
000000000100000111000010010000000000000000000000000000
000000000110010111000011100000000000000000000100000000
000000000000100000110111010011000000000010000000100000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 12
000000000000100111100000000101011011111000000000000000
000000001111001111100000000101011111111100000001000000
001000000000000000000111100001101101010100000000000100
000001000000001111000000001101001010011000000000000000
010010000000111001000111110011000000000001010000000000
110110100001110111100010001011101000000010010000000000
000000000000000000000000000000000000000000000000000000
000010000000001001000011000000000000000000000000000000
001000001100000000000011100000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000001000000000000000000000000000000000000000100000010
000000100010000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000100000000011101000000000000000000100000000
000100001001010000000100001001000000000010000000000000
.logic_tile 16 12
000000100000001111000111111011001110110110110000000000
000001001010001111100011110001001101111010110001000000
001000000001001111100000000001111100000100000000000000
000000001100100111000010010001111101001100000000000001
110111000000100011000011010101011000000110000000000000
110011000000011111000010001001001000000101000000000000
000001000001000000000000000011001111111000000000000000
000000100000100000000000001111001100111100000000000000
000010000000000001000110010101001000111000000000000010
000000001010001001000011011011111010111100000000000000
000000000000000101100000001000000000000000000101000000
000000001100000000100011000111000000000010000000000000
000000001000000111100010010000000000000000000100000100
000000000000001001100011011101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 17 12
000001001111000111100000000011001010000110000000000000
000000000001111101100011100001001110000101000001000000
001010000000000000000000010011101110010100000000000000
000000000010100000000011100001111110011000000000000100
011000000001100000000000001111100000000001010000000001
010100000100101001000000001001001100000010010000000000
000000000000001011000111000000000000000000000000000000
000001000000001011100100000000000000000000000000000000
000000001010000101100000000000000000000000000000000000
000010100000001111100000000000000000000000000000000000
000000000000000011000000011101111010000110000000000100
000000000000000000100010110011011010000101000000000000
000000000000000111000110100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000010000000000111000000000101000000000010000000000000
.logic_tile 18 12
000001001100000001000000010001011110101100010000000000
000000100001010000100011101011011111101100100000000000
001000100000001101000011101001111101011000000000000000
000000001000001011000000000001011001101000000000100000
010000100000001000000011110101001010111001000000000000
110101001000010001000011010011101111111010000001000000
000001000000001011100000011101111100101000000000000000
000000100000000111000010001101001110100100000000000001
000010000110001000000000000000000000000000000100000100
000010100000000111000011111001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000010000000000000000000000000000000
001000000010001001000111000000000000000000000100000000
000000000000000011100100000111000000000010000000000000
000000000000100000000000001000000000000000000100000000
000001000001000000000010000101000000000010000010000000
.logic_tile 19 12
000000000010100011100011010001011010101000000000000001
000000000000001111100110000101001110100100000000000000
001100000001000000000110000001101100001100000001000000
000110000000000000000010011101101111000100000000000000
010000000000101111100111101111011100101100010000000000
110000000000011101000110000011011110101100100000000000
000100001010001011100000001111001001111001000000000000
000000000000000111000000001001111110111010000000000000
000000000000001011100000000000000000000000000000000000
000000000100001011100000000000000000000000000000000000
000100100001001000000011110001011010101011110000000000
000101000000001111000011011001001010100111110010000000
001000000000001001000111101000000000000000000100000000
000000000000001111100110011011000000000010000001000000
000000000000100000000000000000000000000000000100000000
000001000001001001000000000011000000000010000000000000
.logic_tile 20 12
000000000000000001000010100000000000000000000000000000
000000000000000011000110000000000000000000000000000000
001001000100100011000111100111001001000011010000000000
000000101001001001000100000001011101000011110000100000
111000000010100001000110000001001011001100000000000000
110000000001000000100010010101111100000100000000000000
000000000110000000000011111001100000000000100000000000
000000000100001111000011000101001101000000110000000000
000010101110001001000111010001101111111100100100000100
000000001100001011100111110101111011111100110000000000
000001000000101000000110101011001000001100000100000001
000010000000000101000100000001111100001101010000000000
000000000001011111100111010101101010101000110100000000
000000001100001111000010001101111100111100110001000000
000000000001111000000000001001001000101000110100000100
000000000000110011000000000111011110111100110000000000
.logic_tile 21 12
000001000000000011000010111101100000000001010000000000
000010001010000001000011111011101100000010010001000000
001010000000000001100110110011111001100000000000000000
000000001000101001000111010001011110000000000000000000
110011000001010101000111000101100000000000100000000000
010011001010000011100110011101001001000000110010000000
000010100000000111000010011001001111000111110000000000
000000000000000011100111111011001000000011110000000000
000010000000000011100000001001101101010000000000000000
000001001010001001000010011101101010000000000000000000
000100000000000111010010000101011110010100000000000000
000100000000000001100010010101011011011000000000000000
000000101010010001100110001001001100000011100000000100
000001000000100000000000000001101111000011110000000000
000000000001001000000011101000000000000000000110000000
000000000000001101000000000011000000000010000000000000
.logic_tile 22 12
000000000000000000000000000101011001000100000000000000
000000001110000000000000001011001101000000000001000000
001000000000010011100000000000000000000000000000000000
000001000000000000110000000000000000000000000000000000
110000000000001000000010001000000000000000000110000000
110000000000000111000000000101000000000010000000000000
000000000110000111010000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000011001101000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000000000010000000010110000000000000000000000000000
000000001011110000000011000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101000000000000000000000000000000000000000000000
.logic_tile 23 12
001000000100010000000000001000000000000000000100000000
000010001100100000000000000011000000000010000000000001
001010100000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
110100000000000000000110010000000000000000000000000000
001000000000000000000000000000000000000000000101000000
000100000000000000000000001101000000000010000000000000
000010000000100000000011100000000000000000000100000010
000000001011010000000100001101000000000010000000000000
000100000000001000000000000000000000000000000100000000
000000000000001011000000001011000000000010000000100000
000001000111100000000010000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000011100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 24 12
000000000000000000000000001011000001000001010001000000
000000000110000001000000000101101111000001100000000000
001100000110001000000000000000000000000000000100000000
000100001100000111000000000011000000000010000000000010
110000000000000000000000001000000000000000000100100000
110000000000000000000000000001000000000010000000000000
000001000000000101000000000000000000000000000000000000
000010000100000000100000000000000000000000000000000000
000000001000000111010111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000110100001010000000011100000000000000000000100000001
000000000000010000000100000001000000000010000000000000
000000000000100000000111001000000000000000000100000000
000000000001001001000000000111000000000010000010000000
.ramt_tile 25 12
000000000110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000100000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000010000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
.logic_tile 26 12
000000000000000111000011111011011100101000000000000010
000000000000001001000111010011001101100100000000000000
001100001000001111100111010001011111010000000001000000
000000000000000001000110110001001000110000000000000000
110001000000000111000011110101011111010011110010000000
100010100000000000000011000101101001110011110000000000
000001000000000000000000000001011111101000000000000000
000000100000000000000000001001111101100100000000000001
000000001100000011000011010111000000000001010000000000
000000000000000000000011001101101101000010010000000000
000000000000111111100111010001101010011011110000100000
000000000001011111100011111011001110010111110000000000
000000000000000000000000001000000000000000000100000000
000000001100001001000011111011000000000010000000000100
000000000001000101100110101000000000000000000100000010
000000000010000111000100001001000000000010000000000000
.logic_tile 27 12
001000001001010101000010111101111110101100010000000000
000100000000100000000011001101111111101100100000000000
001000000000000111000000000000000000000000000000000000
000000000010001001000000000000000000000000000000000000
110000000000100000010010011001000001000001010000000000
010000000001010000000010000111001000000010010000000000
000000000001010111000011101101101100111001000000000100
000000000000000000100011000001001101111010000000000000
000000000000011000000111000101001110010111110000000000
000010101110100001000011101101101111011011110000000001
000000100001000000000000000011101001010111110000000000
000000000000100000000010001001111111011011110000000000
000000001110001111000111000000000000000000000100000000
000000000000001101000000000111000000000010000010000000
000010000000000111000000000000000000000000000000000000
000001000000100000000010010000000000000000000000000000
.logic_tile 28 12
000100000000000000000000010001111111001001000001000000
000010000000000001000010001001011000001010000000000000
001000100111101001100111001101000001000010100000000000
000000001010101111000000000101101111000001100010000000
110000000000000000000110000000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000000001000010000001000000000000000000100000000
000000000010000001000000001011000000000010000000000000
000001100000000000000000001000000000000000000100000000
000010100100000000000000001011000000000010000000000000
000010000001000000000010001000000000000000000100000000
000001000000100000000110001001000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001010010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
.logic_tile 29 12
001000000000101001000000011011011000011100100000000000
000000000000011011000011000011111010011100010000000000
001000000000000111100011101001001100110110000000000000
000000000010000011000000000011101000110101000000000000
110000000000000001000000000000000000000000000100000000
110000000000000001100000000001000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000001000000000000000000101000000000010000000000000
000001000000001111000011001000000000000000000100000000
000000100000000001100100000001000000000010000000000000
000000100000001001100000010000000000000000000100000000
000000000000000001000011000011000000000010000000000000
001000000000000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000010100000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.logic_tile 30 12
000000000000000001000010010011101001001010000000000010
000011000000000000100011000101111011001001000000000000
001000100000001001000111110000000000000000000000000000
000000000000000001100011110000000000000000000000000000
110000000000010101100000010000000000000000000000000000
110000000100100000000011010000000000000000000000000000
000010100000000000000010000001101100000001110001000000
000000000000000000000100000001011011000011110000000000
000000000100000011000000001001101000010100000000000000
000000000000000000000010111001011110011000000000000000
000000000000000000000110100001011100111001000000000000
000000000000000011000111110011101110111010000000000100
001000000000001011100111101000000000000000000100000000
000000000000000011000100001011000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000010000000000000001001000000000010000000000000
.logic_tile 31 12
000010000001011000000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
001110100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000001000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000010000000000000000000001111000000000010000000000000
.logic_tile 32 12
000000100000000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 13
000001000000000111100000000000000000000000000110000000
000000100001010000100000000011000000000010000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000100000001011000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000100
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000010011100000010101011110101000000000000100
000000000100010000000011110111101011100100000000000000
001000000100001000000000000000000000000000000100000000
000000000000001111000000000011000000000010000000000000
010000000000000001000011110000000000000000000100000000
010000000000000000100010000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000111000000001000000000000000000110000000
000001000000000000000000000001000000000010000000000000
000010000000000101100000001000000000000000000100000000
000000000000000000100000000011000000000010000001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000000000000000000000000000100000001
000000000000001101000000000001000000000010000000000000
.logic_tile 3 13
000000000000001000000000010000000000000000000000000000
000000000110000011000011110000000000000000000000000000
001010000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000100000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000001100000000010100001000000
000100000000000000000000001011001111000001100000000000
000010001000000000000110100000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000010001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000111100110001001011000010100000001000000
000010000000000000000011100011111001011000000000000000
001000000000001001100010010001100001000001010001000000
000000001100000001000110001011001011000010010000000000
110011100000000001000010001001100001000001010010000000
110000000001000000100110011001001111000010010000000000
000000000101000000000000010101000001000001010000000000
000000000000000000000011010011101101000010010000000000
000000001110000011000110100000000000000000000100000000
000000001110000111100100000101000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
000000000000100000000010000000000000000000000100000000
000001000001010000000100000011000000000010000000000000
000010000000000000000111000000000000000000000101000000
000001000000000000000000001101000000000010000000000000
.logic_tile 5 13
000001000000011000000000010111100000000010100000000000
000010000000100011000011100101001001000001100000000000
001000000000000000010000010001001010110110000001000000
000000000000000111000011101101011110110101000000000000
110100000000001111100110000000000000000000000000000000
110000000110000001110011010000000000000000000000000000
000000000001000000000000000001111110011100100000000000
000000000000000000000000000101111110011100010000000000
000010001000000000000000001000000000000000000100100000
000001000000000000000011100001000000000010000000000000
000010101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000001000000001010010011011000000000010000001000000
000001000000001000000111000000000000000000000101000000
000000101100000111000000001111000000000010000000000000
.logic_tile 6 13
000011100000010001000010010111101001010100000001000000
000011000000100111000010001001011001011000000000000000
001000000001000111100000000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
010110000000100000000111100001000000000001010000000000
110000000101000000000100001111001000000010010000000000
000000000001000000000000001000000000000000000110000000
000000000000100000000000000001000000000010000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000110000000000111101000000000000000000100000000
000000000000001001000000000111000000000010000000000010
001000000000001001000000000000000000000000000100000100
000000000000001111100000000111000000000010000000000000
.logic_tile 7 13
000000000010000011100000000001111101101100010000000000
000010101110000000100000000101001011101100100000000000
001010100000000111100111100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
010100100000010001000111000011000001000001010000000000
110000000000000000000111100111101011000010010010000000
000010000000000000000010010001101101111001000000000010
000001000000001001000110001101001010111010000000000000
000000100001001000000010010101100001000001010000000001
000000001010000001000111111011101011000010010000000000
000100000000000001000000010000000000000000000100000000
000100100000000000000011000001000000000010000000000000
000000000001000011000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000110000000000000001000000000000000000101000000
000000001100000000010000001001000000000010000000000000
.ramb_tile 8 13
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
.logic_tile 9 13
000000000000100011000000001011100001000001010000000100
000000000000000000100011001001001101000010010000000000
001000000000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
110010101110000000000000000001000001000001010000000000
110000001110000011000000001001001010000010010000000000
000000100000000101100000000000000000000000000000000000
000001000010000000100010010000000000000000000000000000
000000000000000000000000001101101011010100000000100000
000000001101010000000010010001101110011000000000000000
000011100000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000111100000000000000000000100000000
000000001100000000000000001011000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 13
000000000001000001000111100000000000000000000000000000
000000000000000001110100000000000000000000000000000000
001000100000000011100000001111001011000110000001000000
000000000000000111100010101101001101000101000000000000
110001001110000111100110000011011010000111110001000000
110000101111000000100011101101001101000011110000000000
000000000001001011110110011001011011000110000000000000
000000000000100001100010000011001101000101000000000000
000000001010000011100000011001001011010000000000000000
000000000000000000000010111011011001110000000000000000
000011000000000011100010010101100001000001010000000000
000001100001110000100011010111101000000010010010000000
000111100000100111100111101001000001000001010000000000
000011100000000111100100000001101010000010010000000000
000000000000001000000000001000000000000000000100000000
000000000111010111000000000111000000000010000000000000
.logic_tile 11 13
000000000000011111000000001101111111000110000000000000
000000000010000001010011111001001011000101000000000000
001000100000001011100011000000000000000000000000000000
000001000000000111010111100000000000000000000000000000
010000000000000011100011110101111000111001000000000100
110000001000000000000111110101101100111010000000000000
000010100000001111000111010101111011010100000000000000
000000100000000001100111110001011110011000000000000000
000010100000000000000000001111100000000001010000000000
000001000000001001000000000001101100000010010000000000
000001000100000000000011010001001001111000000000000000
000000100000000000000111001101011001111100000010000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000001011000000000010000010000000
000010001101100000000000011000000000000000000100000000
000100001111111111000011111011000000000010000001000000
.logic_tile 12 13
000000000000001000000011101101001110001010000000000000
000000000000001101000010000001101110001001000000000000
001000000000001101110110100101101001000010000000000000
010000000000010111100110010101111001000000000000000100
110000000000101000000111110001101001000001110000000100
110010100001010001000111000001011010000011110000000000
000000100110000001000011010000000000000000000000000000
000001001010000000100110000000000000000000000000000000
000010100000001111000000000101101100101000000010000000
000000000000001011000000001101101100100100000000000000
000010001111000011100010001000000000000000000110000000
000001000010100000100100000011000000000010000000000000
000000000000101111100010001000000000000000000100000000
000101000000011011000000001001000000000010000000000000
000000000001010000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
.logic_tile 13 13
000000000000000001000010000011001111010100000000100000
000010000000100000100000000011001010011000000000000000
001010001110000011000000010001100000000001010000000000
010000000010000000000010001001101110000010010000000000
110000000110100000000000001101101011000001110000000001
110000000001010000000010001101011101000011110000000000
000010000000001011000011000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
001000001011110111100000001001011001000110000000000000
000000000000101111100000001111001110000101000000000000
000011100000001000000000010000000000000000000000000000
000010000000000011000011100000000000000000000000000000
000100000000000000000010001000000000000000000100000000
000000001110000001000100000011000000000010000000000000
000000000000011011100111101000000000000000000100000100
000000000000001011000100000111000000000010000000000000
.logic_tile 14 13
000001000010000001100011101111001011000100000000000000
000010000000001011000010000101001001000000000000000000
001000100001011111100010011111100000000001010000000000
000001000110100111100110000111001001000010010000000000
110000001010100111000111110001011000010100000001000000
010000000000000001100111010001011011011000000000000000
001000000000000001100111001011101001111000000000000000
000000000000101111000111010101011011111100000000000100
000010100000000111000110101011000001000001010000000000
000000000000000000000110010001101011000010010001000000
000001000000000111000000000111001111010100000000000000
000000100001010011100000001101101001011000000000000000
000010001010101111100011000011111001101000000000000000
000101000000101101000100000101001011100100000000000000
000000000000000011010000000000000000000000000100000000
000000000000001111000000000011000000000010000000000100
.logic_tile 15 13
000100001110001111000011100011101111000110000000000000
000000000000000001000011101001001111000101000000000000
001100000110101011100011110000000000000000000000000000
000010100000010011000010000000000000000000000000000000
010000000000000000000110101001101011000011000000000001
110000001110000111000110001001001000101011000000000000
000101000001000111100010110000000000000000000000000000
000110000000100000000011000000000000000000000000000000
000000001010000011100000001001001000000001110000000000
000000001010000000000000000101011000000011110010000000
000011000001110111000111000111101111110110000000000000
000111000000010000000000001101001101110101000010000000
000110100000000011100000001011011011010100000000000000
000001000000001111100000001101011010100100000000000000
000000100000000101100111001000000000000000000100000000
000000000000000000100000001001000000000010000000100000
.logic_tile 16 13
000001100110000000000011101101000000000000010000000100
000010100000001011000010001011101011000000000001000000
001000001011000000000111001101001101001101010000000001
000000001110101001000111111111001100001111110000000000
010000000000010011100111011001001101000110000000000001
010100000000001111000011010101101000000101000000000000
000010000000000001100111000000000000000000000000000000
000001000000000001000111010000000000000000000000000000
000001000000100111100000000101111010111000000000000010
000010000001001111100000000011101000111100000000000000
000000000000000111000000011001100001000001010000000000
000010100000000000010011000111101001000010010000000000
000001000000000000000000001101000001000001010000000000
000010101010000000000011101111001011000010010000000100
000010000100001000000110100000000000000000000100000000
000000001010101101000011001111000000000010000001000000
.logic_tile 17 13
000000000000100000000000000011100001000001010000000000
000100000001011111000000000001101010000010010000000000
001000001010001111100000001001111111000011110000000000
010000000000000111100000000101011000000011100000000000
110100000000000000000000001000000000000000000100000000
010000000000000000010000000011000000000010000010000000
000000100001011011000000001000000000000000000100000000
000000101010001111100000000011000000000010000000000001
000000001110110011000000000000000000000000000100000000
000000000000110000000010010111000000000010000000000100
000000100000000001000011110000000000000000000100000010
000001000000101001100111110111000000000010000000000000
000001000111000001000000001000000000000000000110000000
000000100001001001000000001011000000000010000000000000
000000000010000000010011100000000000000000000100000000
000000000010000000010000000011000000000010000000000000
.logic_tile 18 13
000010000001011111000011100001001101001100000000000000
000001000000100011100111101111001010001101010000000000
001000000000001011100000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
010100000000000111100111010111001101111001000000000000
010000000000000000100010000101111011111010000000000000
000000100000001001100111010001100001000001010000000000
000001000000000001000110001101101111000010010000000100
000000000000100001000111111101111110111001110000000000
000000000000011001000011000001111000111010110000000000
000010000000000000000111001011001011111001010000000000
000001000110000000000100000111011010110000000000000000
000010101000000000000010100011101001000110110000000000
000000001110000000000011111011111011001010110000000000
000000000000000000000000001000000000000000000100000000
000100001010000111000010000001000000000010000000000000
.logic_tile 19 13
000011000000000111100111101001001001101000000000000000
000010001100000000000111101101011000100100000000000000
001001000000000000000111010101111000000100000000000010
000010101100001001000111000111011010000000000000000000
010010001010001101100010001101100000000001010000000000
010000000000010001100010010011101010000010010000000001
000000000001110101000110111111101010000110100000000010
000100100100010000100010000111111011001111110000000000
000000000000001000000111001000000000000000000100100000
000000000000000111000100001011000000000010000000000000
000100000000000000000000000000000000000000000100000000
000110100000000001000010011011000000000010000010000000
000000000001101000000000000000000000000000000100000000
000000000100000011000000000011000000000010000000000000
000101000000100000000110101000000000000000000100000000
000100001010011011000000001001000000000010000000100000
.logic_tile 20 13
000000000000000111100010011011111001111000000000000000
000000000000000011100010001001001101110000000000000000
001010100001001111100011110001011110101100000000000000
000000000000100001000011000011101000111100000000000000
010000000000101001100011100011101001101000000000000000
100000000000000001000111001101111100100100000000000000
000000000000100000000010010001001011000011110000000000
000000000000010000000111110101001011000011100000000000
000010100001001111100000001111000001000001010000000000
000000000000100111000010011101101100000010010000000000
000100001100001011000111100001101101010100000000000000
000000001110000011000111101101011001011000000000000001
000000100000000000000000000000000000000000000100000000
000001000000000000000011100011000000000010000010000000
000000101000100001000000000000000000000000000100000000
000000000000010000100000000000000000000010000000000000
.logic_tile 21 13
000010000010010011100110011101001011101000000000000100
000000001110101001000010001001011110100100000000000000
001000001101000101100000010001100001000001010000000000
000100100000001011100010000011001000000010010000000000
010000000001011000000111110011100001000010100000000000
110000000110000111000111000001101110000001100000000000
000010000001000000000110011111100000000010100000000000
000010100011100000000011111101101110000001100000000000
000000000000000101100111001011001011101000000000000000
000100000000000000000100001101111110100100000000000000
000001000000000000000011100001011100010100000000000100
000000101010001001000111101001101111011000000000000000
000000001010100000000000011000000000000000000100000000
000001000000010001000011011011000000000010000000000000
000000000000000001000111100000000000000000000100000000
000000001010000000000100000001000000000010000000000000
.logic_tile 22 13
000000000000000000000000001101011001010100000000000000
000000000001010000000000001011001000011000000010000000
001010000110001111000000011000000000000000000100000000
000001000000000111000011010101000000000010000000000000
010000000000000000000010000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000010100110100001000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000001001111000000001001000000000010000000000100
000001000000000000000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000010000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 23 13
000000000001000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
001000000001011111000000000000000000000000000000000000
000001000000111111000000000000000000000000000000000000
010001000000000000000000001000000000000000000100000000
010010000010000000000000000001000000000010000010000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000001000000000000000000100000010
000000001000000000000000001011000000000010000000000000
000100000111110101100000001000000000000000000100000000
000010000000110000100011100001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000000
000011101100000000000000000011000000000010000001000000
.logic_tile 24 13
000010100001011000000000001101101110101000000000000100
000000000000000111000011100001001001100100000000000000
001001001000000000000000000000000000000000000000000000
000100100001011111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000010100010100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000001000000100000010000000000000000000000000100000000
000000100001000000000000001111000000000010000000000000
000000000000001000010111010000000000000000000101000000
000000001110001011010011000001000000000010000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 13
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 26 13
000000000001000000000010010000000000000000000000000000
000000000100100011000010000000000000000000000000000000
001100000001000001000111011101001000110011110000000000
000000000010100000100111110001111001010011110010000000
110000000000001011000110001101011100000100000000000000
010000000000000111000000001011011111000000000000000000
000000000001010000000000000001001011110110000000000000
000000000000100000000000000011001001110101000000000000
000010000000000011100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001001100000011100011101000000000000000000100000000
000010000000000000000010010011000000000010000000000000
000001001010000000000011001000000000000000000100000000
000000000000000000000100001001000000000010000010000000
000100001010000000000000001000000000000000000110000000
000000000000001011000000000111000000000010000000000000
.logic_tile 27 13
000000000001000000000000000000000000000000000000000000
000000000100001001000000000000000000000000000000000000
001100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000001111100000000010100000000100
010000000000000000000000000101001000000001100000000000
000000000000101001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000010000000000011000000000000000000100000000
000010100000000000000011111011000000000010000000000000
000000001100000000000000001000000000000000000100000000
000000000001010000000011000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000101000000000000000000000000000000000000000
000001000001010001000000000000000000000000000000000000
.logic_tile 28 13
000000000000001000000000010101111000101000000000000000
000000000100001011000011111001101100100100000001000000
001010101110010001000110001101011010101100010000000010
000010100000000000100000001001111110101100100000000000
110010000000000000000110000000000000000000000100000000
010000000000000000000000000111000000000010000000000001
000000000010000000000010010000000000000000000100000000
000000000000000000000110001011000000000010000000000000
000000000100001000000011110000000000000000000100000001
000000000000001011000011000001000000000010000000000000
000010100000000111010000001000000000000000000101000000
000000000000000000000000001111000000000010000000000000
000000000000001111110010000000000000000000000100000000
000000000000001011000000001111000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011110011000000000010000000000000
.logic_tile 29 13
000000000001011001100000001001100001000010100000000000
000000000000000001010000001001001100000001100000000000
001000000000000011100111011101100001000010100000000000
000000001010000000010110000101001110000001100000000000
110000000001000000000010000001011100010100000000000000
010000001010100000000100000001001100011000000000000000
000110000000101001100000001111101111011100100001000000
000000000001000001000000001001001110011100010000000000
000000000000001111000000001000000000000000000100000000
000000000000000011000010011111000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000001010000001100000000011000000000010000000000000
000000000000000111100000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000000000011000010000000000000000000000000000000
000010001010100001000000000000000000000000000000000000
.logic_tile 30 13
000000000000000000000000000101101111101000000000000000
000000000000000000000000000101011111100100000010000000
001000000001000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
010000000000000001100011100000000000000000000101000000
110000000000000000000010010011000000000010000000000000
000001100000001000000011100000000000000000000101000000
000010000000000001000000001101000000000010000000000000
000000000000001000000111000000000000000000000100000000
000000000000001111000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000110000000
000000000000000000000110011101000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 13
000000000000000101000011100001100000000000001000000000
000000000000000000100000000000100000000000000000001000
001000000000000101000010100000000000000000001000000000
000000000000001101110110110000001000000000000000000000
110000000001010000000010100000001000001100111000000000
010000000000000000000110110000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000010000000000001000110011000000000000
000000000010000000000000010000001001001100111000000000
000000001000000000000011110000001001110011000000000000
000100001100000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000010000000000000000001001001100110000000000
000000000000000000000000000000001000110011000000100000
000001000000000000000000000000000000000000000110000000
000010100000000000000000001001000000000010000000000000
.logic_tile 32 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000001100000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000010010011000001000010100000000000
000000001000000000000111101101101000000001100000000000
001000000000001000000110001111000001000010100000000000
000000000100000111000000001001001010000001100000000000
010001000000000000000110000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000000011000000000010000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 2 14
000000000100001101100111011001100000000001010001000000
000000001110000101000010000001001010000010010000000000
001000000001011001000000000001001010001001000001000000
000000000000000001100010010001001110001010000000000000
110010000000100011100000001001000000000001010000000000
110000000000000000100000001001101010000010010000000000
000000000000000000000000001001001100101000000000000100
000000000000000000000000000111101110011000000000000000
000000000000000000000111010000000000000000000100000000
000000000000001001000111011011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000010000000000000000000000000000000
000011100000000001000000000000000000000000000000000000
000110100000000000000000000000000000000000000100000000
000000000100000011000000001011000000000010000001000000
.logic_tile 3 14
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001101001100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000001000000000000000000000000000000000000000
000000101010000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000010000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 4 14
000000001100000111000110000101001111010100000001000000
000000000000000111000010000001111011011000000000000000
001000001110000111100000000101100000000001010000000001
000000000000000000000000001001001000000010010000000000
010010100000010111000000010111100000000001010000000000
010000000000000000000010001011101010000010010000000000
000000000000000001100111001000000000000000000100000000
000000000010000000000000000111000000000010000000000000
000000000001010000000000011000000000000000000100000000
000000000100000000000011010011000000000010000000000001
000000000010000000000110101000000000000000000100000000
000000000000001001000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010000000000011000000000000000000101000000
000000000110101011000010110001000000000010000000000000
.logic_tile 5 14
000000000000000000000000000000000000000000000110000000
000000000100000000000000000011000000000010000000000000
001010101110000111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010100000000000000000000000000000000000000100000000
000000000000000111000000000111000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 14
000000000110001101000000001011111000010000000001000000
000000000000001101100010001001101110000000000000000000
001000000000000001100011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010100000110001101000011000001000000000000000000000001
110000000101011101100010011001000000000001000000000000
000000000000011001100000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000100000100011100000010101100000000001000100000000
000001000000010000000010000001000000000000000000000000
000000000001000000000110000101011010111001010100000000
000000000000100000000000001101001010110000000000000000
000100000000000101100000000011011010110000000100000000
000000000000000000000000001001011000111001010000000000
000000000000000000000000001001001101111101110100000000
000000000000000000000000001011011001111100110000000000
.logic_tile 7 14
000000000001010000000000011001100001000001010001000000
000000000100010000000011000101001011000010010000000000
001101000000001011000000011001111000000010000000000000
000000100000000101000011000101011011000000000000000000
010011101100000000000000000000000000000000000110000000
010011000001010000000011100011000000000010000000000000
000000000000001101000010000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001100100000000000000000000000000000000000000000000
.ramt_tile 8 14
000001000001010000000000000000000000000000
000000100010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000001010000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 14
000000000010100000000000001001111000010100000000000100
000000000000000000000010100101011011011000000000000000
001000000000000011100111001001001011000110000010000000
000000001010000000000100000101111001000101000000000000
110100000000000000000010001000000000000000000100000000
010101000000010000000000001011000000000010000000100000
000000000000000111000000001000000000000000000100000000
000000000000000011000000000111000000000010000010000000
000010100000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000000000000000000000000000000000100000010
000000000000000001000000001011000000000010000000000000
.logic_tile 10 14
000000000010000001000111000000000000000010000000000000
000000000000011001100000000111000000000000000000000001
001000000000000000000010010001101010000110000001000000
000000000000001111000111000001111011000101000000000000
110000000000010000000111000000000000000000000000000000
110000001100110000000010000000000000000000000000000000
000010000000010001110000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000001100000000000011000011101101000100000001000000
000000000000000000000000000001011010000000000000000000
000000100000000111000000001001111100101000000000000000
000100000100000001000000001101001001100100000000000000
000011000000100111100010000000000000000000000000000000
000011100110010000100100000000000000000000000000000000
000000000001010000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000100000
.logic_tile 11 14
000001000001001111000111011001101100000001110000000000
000000000000001011000011011111011001000011110000000000
001000000000001111000000011011111000000001110000000010
000000000000000001000010001011111011000011110000000000
010000000000001011100111111001011110000110000000000000
110000101010000001100110000001101000000101000000000000
000000000000010001000110000111011100010011110000000000
000000000000000111100011111111101010110011110000000000
000101100000001000000010001101100001000001010000000000
000011100000001101000000001101001110000010010000000000
000000000000000001000111100101011011010100000000000000
000000000010000111100110010111001011011000000000000010
000000100000110000000110100011101110010100000000000000
000001001100100011000110010011011000011000000000000000
000001000000000111100111100000000000000000000100000000
000000100010000001000100000001000000000010000000000000
.logic_tile 12 14
000001100000100011100110101101101000111000000010000000
000011101111011011100011110011011110111100000000000000
001000000001010011100000011101011000000001110001000000
000000000100000111100011000001111110000011110000000000
110000000000001000000110001101011011111001000000000000
110110000000001011000011101111111101111010000010000000
000010100001001000010010011101101000001001000000000000
000000001000000001000111111111111100001010000000000000
000010000001001111100011011111101100111000000000000000
000000000000101011000111011001011000111100000000000000
000000000000101000000000000011011000101000000000000000
000000000001000111000010000001101010100100000000100000
000011000000100101100011100000000000000000000100000000
000011000000000001100100000011000000000010000000000000
000001000000000000000110110000000000000000000000000000
000010000000001011000010000000000000000000000000000000
.logic_tile 13 14
000000100000000001000010000111000000000000001000000000
000000000100000000000111100000100000000000000000001000
001100000000010001100110110111000000000000001000000000
000000000000000000000111110000001110000000000000000000
110000000000100000000110000011001000000011110001000000
110000100100011001000000000000000000111100000000000000
000000000000001111100011110001011011010100000000000000
000010100000000111000011010001111010011000000000000000
000000100001010011110010001001111000111000000000100000
000001000100000111100100000101011011111100000000000000
000000000001000000000000000011011001000110000000000000
000000000000001011000000000101011011000101000000000000
000000000001010001000010001011000000000001000001000000
000000000000101001100111110011100000000000000000000000
001010001000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 14 14
000000000000111111000111000001000001000001010000000000
000010000000000001000110001111101001000010010000000000
001000000001001000000111010001001110000110000000000000
000000000000000001000011000011001111000101000000000000
110000100000100000000010011001011011001100000000000000
010000000000011001010111110001011010101100000000000000
000001001010001101100000011111100000000000100010000000
000110101010001011100010100111001000000000000000000100
000100000000000001100000011101101010000000000000000000
000100000000000000100011111001011011100000000000000000
000001000000010000000000001101101001101100000000000000
000000101000000000010000000111011011001100000000000100
000000000001010111000010001001101110010100000000100000
000010100001100000100110001111111110011000000000000000
000000000000001101100011000000000000000000000110000000
000000000000000001100000000101000000000010000000000000
.logic_tile 15 14
000000100000100101100111111111111100000110000000000010
000000001111000111000110100001111000000101000000000000
001010000000001111000111111011111110001001000000000000
010000001101010111100010110001011010001010000000000000
010001000000000001100000011001001001111000000000000000
010000100100000111000010100111011011111100000000000000
000000000001000000000110110011001100101000000001000000
000000000000000000000110110011101101011000000000000000
000000000000100101010011100000000000000000000000000000
000000000000010001100111010000000000000000000000000000
000000001100001000000111100001100000000001000000000000
000000000000001111000000001101100000000000000001000001
000010100000101111100000000111011000101000110000000000
000001000000001101110000000101011110111100110000100000
000111000000000111100111101000000000000000000100100100
000011100000000000000010001101000000000010000010000000
.logic_tile 16 14
000000100000010111100000010000000000000000000000000000
000001000000101011100010100000000000000000000000000000
001000001100000011100011010011001110010100000000000000
000000000000001101100110110011111000011000000000000000
010010001010000001100111000111011010111100000000000010
110011101010000111000000000101001100011100000000000000
000000000000001101000111111001111101000010000000000000
000000000000000001100011110111011101000000000000000001
000000100100000111100010011001111011000100000000000000
000000000110001111000010101011111010000000000000000000
000000000001101001110110110101111001000110100000000000
000000000001101111000111100101111000001111110000000000
000010101010101000000010010011001111110000000000000001
000001000111000101000011111001111100110001010000000000
110000000000001111000000001001000000000010000100000010
110100001000001101100000000011000000000011001000000000
.logic_tile 17 14
000000000000111101000000011101011100000001110000000000
000000001010111111010011100001011101000011110000000000
001000100000001000000111100011100000000010000001000000
000001001011011111000100000001100000000000000000000000
010000001010000001000110000111000001000010100000000000
010000000001001011000000000101101111000001100000000000
000010000000000000000110000101100000001111000000000000
000000000000001011000011100000100000110000110000000000
000000000000000000000000000101111001011100100000000000
000000000000000001000011010011111111011100010010000000
001001001010100000010111011001000000000001000000000000
000010001011000001000011101111000000000011000010000000
000000000000000000000000011101100000000001000100000000
000100000000000000010011110011000000000011001100000100
110001001101000000000111101101000000000001000110000101
000000100000000000000010001111100000000011001100000000
.logic_tile 18 14
000000000000010111000110010101001010101000000000000000
000000000000100101000011110101011011100100000000000000
001000000001011011100010001111100001000000110010000000
000000000000101101100100001011001010000001110000000000
010010100000001011100111001011111010001100000010000000
010000000000001111100110010101011000001101010000000000
000000000000001001010110011111101111101000000000000000
000000000000001011100011111111111001100100000000000000
000000000000001000000111100000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000010101000000111100111000011011100000100000000000000
000010100001011001100010010001011001000000000010000000
000000000000000000000011101011011001110011110000100000
000100000001000000000000000001101100010010100000000000
110000101100000111000011111101100000000011000100000110
000000000000000000100110110101100000000010001100000000
.logic_tile 19 14
000111000000000011110111111001001100000011010000000000
000010100000000111000111100101111110000011110000000000
001000000011010000000000000000000000000000000000000000
000000101000100011000000000000000000000000000000000000
110000000000001101100111100000000000000000000000000000
110000100000100001100000000000000000000000000000000000
000010000011001101100000010101011000110000000000000000
000000000001010011100010110011001010100000000000000000
000000000000000101100010011101101101001000000000000010
000100000010100000100111001111111101001100000000000000
000000101000000000000111101001001101101000000000000000
000000000110000000000110111111111110100100000000000000
000100000001000001000010000101111100010111000000000000
000000000000000000100000001101011000000011000000000001
000000000000000000000011110000000000000000000100000000
000010100110000001000011000001000000000010000010000000
.logic_tile 20 14
000010000000000000000011100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
001000000000011011100000001101011000000001000010000000
000000000000001001100000000001001001000011000000000000
110010000000000011100000000000000000000000000100000100
010001000000000000100000001111000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000011111100000001000000000000000000101000000
000000000000101011100011100011000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000001100000111000000000011000000000010000000000100
000000000000000000000111100000000000000000000100000000
000000001100000000000100000011000000000010000000100000
000101100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 21 14
000000000000010001000000010111100000000001010000000000
000000000110100111100010110001101001000010010000000000
001010101011000000000000010000000000000000000000000000
000001000110100000000011010000000000000000000000000000
010000001000001000000111111011100000000001010000000000
110000000110000001000110001011101001000010010000000000
000001000001010000000000000000000000000000000000000000
000010000010100000000000000000000000000000000000000000
000000000000000000000000011101001010000110100000100000
000000001111000111000011001001101100001111110000000000
000001000000000000000110110000000000000000000100000000
000000100000000000000011110001000000000010000001000000
000110000000000000000000000000000000000000000100000010
000001001110000000000000001011000000000010000000000000
000000000001000000000000010000000000000000000000000000
000000001011100000000010100000000000000000000000000000
.logic_tile 22 14
000110100000000111100011101011001111010100110000000000
000000000100000000100100000011011000000000110000000000
001000000000111111100000000000000000000000000000000000
000010100000010001100000000000000000000000000000000000
110100000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000000011000000000001011001110110000000000000
000100000000000000100000000101101010110101000000000000
000101000000011000000000000000000000000000000000000000
000000100001010011000000000000000000000000000000000000
000010100000000000010011101000000000000000000100000000
000001000100000000010010001101000000000010000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 23 14
000100000000001101100111101011001011101000000000000000
000000000000001111100011100101101001100100000000000000
001000001010100001000011110001011001101000000000000000
000000000001000111100010111111001011100100000000000010
010010000000000000000111111011111001101000000000000000
110101001010000111000110001111111001100100000000000000
000000000000100011100111010011101110000010000001000000
000000001011010000100110110001111110000000000000000000
000000000000010000000011101001011010001001000000000000
000000001000000000000000001101111001001010000000000000
000001000000001000000111100011100001000000010000000000
000010000001000001000010011101001000000000110001000000
000000000000001000000011001000000000000000000101000000
000000000000000001000011010111000000000010000000000000
000000001100000011000110100000000000000000000000000000
000010100000010000100100000000000000000000000000000000
.logic_tile 24 14
000000000000000001000011101000000000000000000100000000
000000000000000000100111101001000000000010000000000000
001000000000000011000000000000000000000000000100000000
000000000111011001100011100001000000000010000010000000
010000000000000000000000001000000000000000000101000000
010000000000000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000110000000000000001111000000000010000010000000
000001000001110000000000001000000000000000000100000000
000010101011010000000011000001000000000010000010000000
000001000000000000000111001000000000000000000100100000
000110000000000000000000000001000000000010000000000000
000010000000010000000000000000000000000000000100000000
000000000000100000000000001001000000000010000000000010
.ramt_tile 25 14
000000101000100000000000000000000000000000
000011100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000001010000000000000000000000000000000
000100000000000000000000000000000000000000
000100100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001110000000000000000000000000000
.logic_tile 26 14
000010100001011011000000001011001011110110000000000000
000000000000001111000000000101001101110101000000000000
001000000000000011000000000101000001000010100000000001
000010100000000000000011111101101000000001100000000000
010000000000001000000011000101101101011100100000000000
100100000000000111000010001111011101011100010010000000
000001000111111101000000000001011000001010000000000001
000000100001010011000000000111011000001001000000000000
000010000000000111100111100000000000000000000100000000
000001000000000111100000000011000000000010000001000000
000111000000001000000000010000000000000000000101000000
000011100000001011000011100000000000000010000000000000
000000000001001000000110101000000000000000000100100000
000100000000100001000000000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000100001000000000000000000000000000010000000000000
.logic_tile 27 14
000000000111000001000000010011101011101000000000000100
000000000000000000000010110101001010100100000000000000
001110000110000000000000000000000000000000000100000000
000100000000000000000000000001000000000010000000000000
110000000000010001100000000000000000000000000110000000
010001000000000111000010011001000000000010000000000000
001000001000000001000000000000000000000000000100000000
000000100000000000000000001011000000000010000000000000
000000000000000000000111011000000000000000000101000000
000000000000000000000111001011000000000010000000000000
001000001110000011000000010000000000000000000100000000
000000001101000000100010111101000000000010000010000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
.logic_tile 28 14
000000000000000011000111010001001011111001000000000000
000000000000000111100111000001111101111010000000000000
001010000001011001100011110000000000000000000000000000
000000000000000111000111100000000000000000000000000000
110010100001111111100110011101111001101100010000000000
010001000100110001000010000101011101101100100000000000
000000100000100111100011110111101000110110000000000000
000010000001011011000111100011011000110101000000000000
000000001010000111100011110111011001111001000000000000
000000000000000000100011110111101001111010000001000000
000000000000000000000000000101011011101100010000000000
000000101100100000000011111011011011101100100000000000
000000000000000011000000010101011011001010000000000001
000000000000000000000010111101011000001001000000000000
000000000000000101000000001000000000000000000100000000
000000000001010000000010011111000000000010000001000000
.logic_tile 29 14
000000000001011000000010100001001100111001000000000000
000000000000001111000111011101101001111010000000000100
001110000000000000000000010001011000101100010000000000
000000001000000000000011100111011011101100100000000000
110000000000100000000111001000000000000000000110000000
110000000000010000000011010011000000000010000000000000
000001000000010000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000010100000000001100000000000000000000000000100000100
000001001110000000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000010000000000011000010000000000000000000000000000000
000000000000000011100011101000000000000000000110000000
000000000000000101000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 30 14
000010100000000000000000010000000000000000000000000000
000001000000000011000011000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000000101000000000001010000000000
010000000000000000000010110001101111000001100000000010
000000000000000000000000001001001111001001000001000000
000000000100000000000000000111101100000101000000000000
000000100000000000000011111000000000000000000100000000
000000000000000000000011101001000000000010000000100000
000000000000000101100000001000000000000000000100000000
000000000000000000000000001111000000000010000000000010
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000010101000010011011000000000010000000000000
.logic_tile 31 14
000010000000001011100110000000000001011010010000000000
000000000000000001000010100000001011100101100000000000
001001000000011101000110001101111000011000000100000100
000010100000001111000011001101101100110000000000000000
110000000000000000000010101001101011101000000100000010
010000000000001011000000000101001001100100000000000010
000001000000000001000110000001011001101000000100000110
000000000000000101000011001001101011100100000001000100
001000000000000001100000001001001011101000000110000000
000000000000000000000010010011001001100100000000000000
000000000101001001100000011101011001101000000100100010
000000000001010001000010000011101011100100000000100000
000000000000000000000000001101101011101000000110000100
000000000000000000000000001011001001100100000000100100
000001000000100000000000001001011001101000000100100010
000010100000000000000000001001001011100100000000000000
.logic_tile 32 14
000000000110010000000000010000000000000000000000000000
000100000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000010000000000000000000000000000
000000000000000000010011010000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000011011000001000001010000000000
010000000000000000000011111111101000000010010010000000
000000000000001000000000001001000000000001010010000000
000000000000000001000000000101101011000010010000000000
000000000000010000000010001000000000000000000100000000
000000000000000000000011110011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
.logic_tile 2 15
000000000000000000000010000011001111101000000000000010
000000000000000000010000000111101111100100000000000000
001010000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110100000000000111000000000000000000000000000000000000
010100000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000011100110010000000000000000000100000100
000000000000000000100011000101000000000010000000000000
000000000000001000000000000000000000000000000110000000
000000000000000011000000000011000000000010000000000000
000000001100001001100000001000000000000000000100000010
000000000000001101000000000011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 3 15
000001000000000001100110101001001001101000000000000100
000000100000000000000100000101011100100100000000000000
001010000000100111100000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
110100000001010011000000000000000000000000000000000000
010100001010000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100001100000000010000010000000000000000000000000000
000001000000010000000011010000000000000000000000000000
000011000001011011100000001000000000000000000100000000
000000000000100111000000000011000000000010000000000000
000001000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 4 15
000011100000100011100010010011011111000100000000000010
000000000000000000000110001001101100000000000000000000
001000001100001111100111010101000001000010100000000000
010000000000001101100011100011101001000001100000000000
110000000001110001100111010001001001010100000000000000
010000001010110111000111110101011001011000000000000000
000000000000000000000111001111011001101000000000000000
000000001100001111000000000011001001100100000000000000
000000001000000111000110010101011011101000000000000000
000000001110000000000011101111101011100100000000000000
000000001110001011110000001000000000000000000100000000
000000000000000001000010000001000000000010000000000010
000010100000000111100111001000000000000000000110000000
000001000000000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000011000000000101000000000010000000000000
.logic_tile 5 15
000000101011000000000000010101001110101100010000000001
000011100000000000000011110011111110101100100000000000
001000100000000000000000001111100000000001010000000000
000001000000000000010000001101001111000010010010000000
110000000000000000000000010101100000000001010000000000
010000000000000000000010001111001001000010010000000000
000010100000000000000000010000000000000000000101000000
000001000000010101000010001011000000000010000000000000
000001000000001000000111000000000000000000000000000000
000000100000001101000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000100000000000111100011111000000000000000000100000000
000100000000000000000011011011000000000010000000000000
001000000001000101000000000000000000000000000000000000
000001001010000000100000000000000000000000000000000000
.logic_tile 6 15
000100001100001000000111101001011000000110000010000000
000010100000001011000111000111101101000101000000000000
001001000000001001000110011001100000000001000000000000
000000000000000011100011110101100000000000000000000000
010100000000000000000011100011011100001001000001000000
110000001010000000000000000011111101001010000000000000
000000000000001001000000000000000000000000000000000000
000000000000001011100010010000000000000000000000000000
000000000000000000000011000001100001000001010000000000
000000000000001111000110001001101010000010010010000000
000000000000000000000011101001011011101100010000000000
000100000000000000000100001101001101101100100010000000
000000000000000000000000011111011100000110000001000000
000000000000000001000010110001111101000101000000000000
000001000000000101100000000000000000000000000100000000
000000100000000000100000000111000000000010000000000000
.logic_tile 7 15
000000100010100000000011100000000000000000000000000000
000010100110000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000001001011010000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000101100000000000000001001000000000010000000000001
000000001100000111100000000000000000000000000100000000
000000000001010000000000000111000000000010000000000010
000110100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001100000000000000000000000000000000
000010100001000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000010000000000000000000000
.logic_tile 9 15
000000000000000111000110000011011100111001000000000000
000000100000000000000010011001011010111010000001000000
001000000000011000000010000000000000000000000000000000
000000000000000001000111010000000000000000000000000000
110000000001000111100111001001011010000110000000000001
110000000001100000100110000001111101000101000000000000
000000000000000000000110011101000001000001010000000000
000000000000000000000011101001101111000010010000000000
000000000001010011100000011101000001000001010000000000
000010000000110000000011101001101101000010010000000000
000000100000000000000111110000000000000000000000000000
000000001100000000000111000000000000000000000000000000
000000000000000000000010001001000000000010100000000000
000000000000000000000111111101001010000001100000000001
000001000000100000000000010000000000000000000100000000
000000100001000000000011001111000000000010000000000000
.logic_tile 10 15
000100000000001000000000011111011111010100000000000000
000100000000000011000011110001011100011000000000000000
001000000000000011110000010111101001101000000000000000
000000001000001111000011011011111111011000000000000000
010001001010001000000010001001111010101111110000000000
110010000110000001000100001001001101001111110000000100
000010000000001000000010001011101110101000000000000000
000000000000000001000100000011101111100100000010000000
000100000000000001100010001101001100000001110000000000
000000000100000000000011100111001000000011110000000000
000000000000000001100010011000000000000000000100000000
000000000000001111000010001011000000000010000000000000
001001000000001111000000011000000000000000000100000000
000000000100001101100011101101000000000010000000000000
000000000000011011110011011000000000000000000101000000
000000000000000111000111110111000000000010000000000000
.logic_tile 11 15
000000000000000000000111001011101101000011010000000000
000000001110000000000010011101111100000011110010000000
001100000000010000000011100111101111000110000000000000
000000000000000000000100001111001001000101000010000000
010001001010100000000000001000000000000000000100000100
010000100000110000000000001111000000000010000000000000
000010000000010111000011000000000000000000000100000001
000000000010100000100000001001000000000010000000000000
000010101010000000000011001000000000000000000100000001
000001001110100000000000000101000000000010000000000000
000100000000000000000011000000000000000000000101000000
000100100000000001000100000111000000000010000000000000
000010101000001111110000000000000000000000000000000000
000000000100000111100011010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 12 15
000000000110000011100011110101111011001001000000000001
000000000000001001000111011001011001001010000000000000
001000101100001111000010110011111011101000000000000000
000001000000000111100111011101011000100100000000000000
110000000001110001100011010001101111011100100010000000
100000000000000000000011001111101011011100010000000000
000000000000001000000111110101011010010100000000000000
000000001000000001000111110001111110011000000000000000
000000000111101000000110010111101000011100000000000000
000000000000111111000011110101111101001100000000000000
000001000000000000000111001011011000111000000000000000
000000100010001011000100001011001101111100000000000100
000010100100000000000011100000000000000000000100000000
000001000000000111000100000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
.logic_tile 13 15
000000000000001011100111100001111101101000000000000000
000000000000000111000011011001011000100100000001000000
001000000000001001100011100111101100101000000000000000
000000000000100111000100000101111011100100000000000000
010001000000001001100111110001001001010100000000000000
110110001010001101000111111111011010011000000001000000
000000000000000011100111101101111101011100100000000000
000000000000001011000111101101111101011100010010000000
000010000000000000000011100101100001000000100000000000
000001000000000111000110110101001100000000000000000000
000000001010000000000011111001000001000010100000000000
000000001110000111000111001001001111000001100000000000
000010000001010000000011000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000001010000000111110000000000000000000100000000
000000000100000000000111001011000000000010000000000000
.logic_tile 14 15
000010000000011101000110001001111100101000000000000000
000011000000000001100010001101101011100100000000000000
001000000000001001100110110001101011000011110000000000
000000000000000101000011110001001000000011100000000000
110001000110000111100010001001011011001111110010000000
110000000000000000100100001111111001000110100000000000
000000000000000000000110001001001100000011010000000000
000100000110000001000011011011001111000011110000000000
000100001100001111100000010000000000000000000000000000
000000100000000011100011110000000000000000000000000000
001000000001010111000110110011101100110110110000000000
000000000000100000100110000011111110111010110000000000
000010100100001000000111110101111111111001000000000000
000000000010010011000111111001001110111010000000000000
000000000110001111000111011000000000000000000100000000
000001000000001101100011101111000000000010000000000000
.logic_tile 15 15
000000100000000000000000001011100001000001010010000000
000000000000000000000011011101001100000010010000000000
001010000011000111100000011001111011010100000000000000
000000001100100000000011100101101110011000000000000000
010001100000100001100011101101111111000110000001000000
110010000000010000000000001111101010000101000000000000
000000000000000011100110001101001000000001110000000000
000000000000000001000010111011011110000011110001000000
000110000000001000000011101001100001000001010000100000
000000001100000011000000001011001100000010010000000000
000101000000001111000010010000000000000000000000000000
000110100000000111000110000000000000000000000000000000
000011000110001000000000000000000000000000000100000000
000001000001011101010000000011000000000010000000000000
000000000000101000000010000000000000000000000100000000
000000000100010111000100001011000000000010000000000000
.logic_tile 16 15
000001000000011001000111001101111001000100000000000000
000000000110001111000010010011101011000000000000000001
001000000000000001000111110111011101010100000000000000
000000000000000000100111100001011001011000000000000000
110000000000000001100110010001001011000000110000000000
110000000001000111000011010101101010000001110010000000
000000000000000111100111111011011111000011100000000000
000000001100000000000010110011011001000011000000000000
000000100100000111000000000101011111110000000000000000
000000000000000011010000001101101001100000000000000000
000101000000000111100111011001001000111000000000000000
000110000100001111000111111011011100111100000000000000
000000000000100111000111101000000000000000000100000000
000000000000010000100000000111000000000010000010000000
000000000000000011100111000000000000000000000000000000
000000000000000011000100000000000000000000000000000000
.logic_tile 17 15
000001000000011011100111010000000000000000000000000000
000010000001111011000011110000000000000000000000000000
001000001010101001100010000011101100000110000000000000
000010000110011011000100001001101100000101000000000000
010010000000001001100010001101011101000010000000000000
010001001010001111000111000101111000000000000010000000
000110000110010111110110001101100000000001010000000010
000101000000000000000000001001101010000010010000000000
000001000000001111100111100001011000111000000000000100
000000100000000011000100001101001010111100000000000000
000000001100010011000111001001001110000100000000000000
000000000000100000010111010011011101000000000000000000
000000000010000000000011110000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000100100000000000000000000000000000000000000100000000
000101000000010000000000001111000000000010000000000000
.logic_tile 18 15
000000000000001111000011110111111101110010100000000000
000000000000001011100110001001001101110000000000000000
001000000000000001000000010101111001101000000001000000
000000000000011001100011100111011100100100000000000000
010010000000001111100111000101111101101000000000000000
110000001010000001100000000001111000100100000000000000
000100000000000011100110000111101010001100000000000000
000100000000000000000010001011001000101100000000000100
000001000000000111100111001001000001000001010000100000
000000100000001001000000001101101000000010010000000000
000100000000000111000111100000000000000000000000000000
000100000100000000100111000000000000000000000000000000
000000100000001000000111000101011000100100000000000000
000001001100000011000000000011001111010100000000000000
000000000000001111000000000000000000000000000100000000
000000000000001101000000000011000000000010000000000000
.logic_tile 19 15
000000000000000001000111110001001000011100000000000000
000000000110000001000111010001011001001100000000000000
001000000000101111000000000011101101110110000000000000
000000100000001111000010111011111010110101000000000000
110010000101001001100000010000000000000000000000000000
110000001100100001010011110000000000000000000000000000
000100000010000111100111100101011010001100000001000000
000100000000001111110100000111011011101100000000000000
000100001010000001000010001011001011110011110000000000
000001000110000000100111110101001001111011110000000000
000000001100000000000000011000000000000000000100000010
000000001111110000000011010001000000000010000000000000
001010101000001000000111111000000000000000000100000100
000000000000011111000111000001000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000001
.logic_tile 20 15
000000000000001111000010011101101001101100010000000010
000000000000000111000111111111111101101100100000000000
001010001101001000000000000001011001010000000000000000
000001000000101011000000001011001100110000000000000000
010000000110000000000000001001001101101100000000000000
000000000000000000000000001011001100001100000001000000
000010100000000000000000010000000000000000000000000000
000001100010000000000010000000000000000000000000000000
000000000000000001100111100000000000000000000100000000
000000000100000000000100001111000000000010000001000000
000000000000001001000000000000000000000000000000000000
000001100000001101000011010000000000000000000000000000
000010001110100000000010000000000000000000000100000000
000000000001010000000100001001000000000010000000000000
000100000000000000000110100000000000000000000000000000
000000100010000000000100000000000000000000000000000000
.logic_tile 21 15
000010100000001011100110001001000001000000100000000000
000001100000000011000010011011101100000000000000000000
001000100000001001000111101101100000000010100001000000
000001000000000011100100001011101111000001100000000000
010000000001000000000111100001001100000100000000000000
110000000000101001000000000001011100001100000000000010
000011000000000000000110001001101101010100000000000000
000000000000000000000000000111011001011000000000000000
000000000001001000000111010000000000000000000000000000
000000100000100001000011100000000000000000000000000000
000000000000100000010110110001001101000110000000000000
000001000000010001000111110101111000000101000001000000
000000000000000000000000010000000000000000000000000000
000000001100000001000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000010100001001011000000000111000000000010000000000000
.logic_tile 22 15
000100000000000111100111101101011001111000000000000000
000000001010000101100110010111101001111100000000000000
001010001010001011100000011001001001011000000000000000
000000000000000001100010111111011010101000000000000000
110000001010001001100110000111011010000010000000000000
110000000000000001000010110011111011000011000000100000
000001000000000111100000010001111010000000000000000000
000000100000001111000011010011001110100000000000000000
000000000000000001000000011001011100010111110000000000
000000000000000101100011100011011101011011110000000000
000000000000100000000010000011101010000011010000000001
000000000000100111000010001001101010000011000000000000
000001000000000000000111010000000000000000000000000000
000010000000001011000011000000000000000000000000000000
001000000011001011100000011000000000000000000100000001
000010100000000011000011110111000000000010000000000000
.logic_tile 23 15
000000000000001001000111100101101001010100000000000000
000000000000000001110011110101111111011000000000000000
001001001100001000000111010001000000000000100001000000
000010000000001111000111110001001110000000000000000000
010010100000000001000000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000011000000000010011111001001100000000000001
000000001000000001000011001101001010001000000000000000
000100000010000011100000010111011001101000000000000000
000000001010000000000011011011111111100100000000000000
000011100000000000000110000000000000000000000000000000
000110000000001001000000000000000000000000000000000000
000000000111010000000000011011100001000010100000000100
000000001110010001000011001001101111000001100000000000
000000100001010000000111100000000000000000000100000000
000000000000000000000100000011000000000010000000000000
.logic_tile 24 15
000000000110000001000010001001100000000001010001000000
000000001010000101000010010011001010000010010000000000
001001000000001111000110010001011100101100010000000000
000000000000001011000010000001011010101100100010000000
010000101101001111000000001001101000101000000000000000
010001000000001011100000001001111010100100000000100000
000001000000000000010000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000100000000
000000000001010000000000000111000000000010000000000001
000001000000100000000000000000000000000000000000000000
000000101011010111000011100000000000000000000000000000
000010100001110011100000001000000000000000000100000000
000000001111000000000010000001000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000001111000000000010000000000000
.ramb_tile 25 15
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001011010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
.logic_tile 26 15
000000000000100001000111000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
001000101000000000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
110000000101010111000000010001000000000001010000000000
110000000000000000000010000101101110000010010000000000
000100000000000000000000000001101001000110000001000000
000000000001010000000000001101011111000101000000000000
000000000000101000000000001000000000000000000110000000
000000000001000111000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001010001001000000000001000000000010000000000001
000010000000000111000011000000000000000000000100100000
000001000000000000100100000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011110000000000000000000000000000
.logic_tile 27 15
000010100110001011100000011111011011111001000000000000
000010000100000111100011100101111100111010000000000000
001000000000100001100000000001011010101000110001000000
000100000001010000000011100111111010111100110000000000
110000000001011000000000001001011100000100000010000000
010000000000100001000000000111001000000000000000000000
000001000000010111100011110000000000000000000000000000
000000100000000000100110110000000000000000000000000000
000000001010100000000000011001100001000001010000100000
000000001101010000000011001011001100000010010000000000
000000000000001001000000011000000000000000000100000000
000100000000000111000010001111000000000010000000000000
000000000001001000000000001000000000000000000100000000
000000000000100101000011111001000000000010000000000000
000001000000000101100000010000000000000000000000000000
000010001000100000000011110000000000000000000000000000
.logic_tile 28 15
000000001000111111000110001101101110001001000000000000
000000001101000011000000001111111010000101000000000000
001010100000000000000111111111100000000001010000000000
000000000000000000000011100011001111000001100000000000
000000001001101011100010000011011110010100000000000000
000010000000001011000011000001011010011000000000000000
000000000000000000000000011011000000000010100000000000
000100000010000000000011111001001010000001100000000000
000000001000001001100000001101000000000001010000000000
000000000000000011000011101011101101000001100000000000
000000100000000111000000010001101011010100000000000000
000000000100000000000011011001111111011000000000000000
000000001010100001000000000000000000000000000100100000
000000000000010000100011100111000000000010000100000000
110000000000010011000110110000000000000000000100100100
000000000000000000000011110001000000000010000100000000
.logic_tile 29 15
000000000000000001100011111001011001111001000000000000
000000100000000000000011111011011000111010000000000000
001100000000011000000111100000000000000000000100000000
000000000000000111000100001001000000000010000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000111000000000010000000000000
000010000000000000000000000000000000000000000100000000
000000000101000000000000001111000000000010000000000000
000000000000000000000111001000000000000000000100100000
000000000110000000000000000011000000000010000000000000
000000000000100101100000010000000000000000000100000000
000000000001000111100010101011000000000010000000000000
000000000000000001000000001000000000000000000100000010
000000000000000000000010001111000000000010000000000000
000000000000100000000010001000000000000000000100000000
000000000001000000000000000011000000000010000000000000
.logic_tile 30 15
000000001100000000000000000000000000000000000100000000
000000000000001001000000000001000000000010000000000000
001000001100000111100000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000010000011000000000010000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000100000000000000000000000000000000000000110000000
000001000110000000000011000111000000000010000000000000
000000000000001001000000000000000000000000000100000000
000000000010000111000010000111000000000010000000000001
000010001010000001000000001000000000000000000100000000
000000001110000001100000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
.logic_tile 31 15
000010000000001001000010101111100001000010100000000000
000001000000000011000010110101001100000001100010000000
001000000000100000000010110000000000000000000000000000
000000000001010000000010010000000000000000000000000000
110000000000000000000010110001001001101100010000000000
010000000000000000000110001001011100101100100000000000
000001000001000001000110011101101111101100010001000000
000010000000101011100010000011111001101100100000000000
000000000000000111100000010101101011111001000000000000
000000001110000000100011111101011100111010000000000000
000000000000001001000000001001111100101000000000000000
000010000000000111000000001101101001011000000000100000
000000000000000000000111000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000100000000000000000000000000000000000100000000
000000000000001011000000000011000000000010000000000000
.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000111000000011000000000000000000100000000
000000000000000000100011101101000000000010000001000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000100000000000000011000000000010000000100000
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 16
000100000000000011100111100001000001000001010001000000
000000000000000111000010010011001001000010010000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000100000000000010010000000000000000000000000000
000000000000000000000110011101100000000010100001000000
000000000000000000000010000001101011000001100000000000
000000000000001000000000010101100001000010100000100000
000000000000011101000010111011101001000001100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010111111000000000010000000000000
.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110010111100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
110000000000000000000010000000000000000000000100000000
110000000110000000000000001101000000000010000000000010
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000001000000000010000000000000000000000000000000
000000001000100000000100000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 3 16
000110100000000000000000000000000000000000000000000000
000100000000010000000011010000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001001011101010100000000000000
000000000000001011000000000101101110011000000000000001
000000000000001000000000000000000000000000000101000000
000000000000000011000010010111000000000010000000000000
000000000000000111000000001000000000000000000110000000
000000000000000001000000000011000000000010000000000000
000011100000000111000000000000000000000000000100000010
000000100000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
.logic_tile 4 16
000000000001010000000000001101100001000001010000000000
000000000100000000000000001001101100000010010000000010
001000000000000000000010001000000000000000000101000000
000000000000000000000111010111000000000010000000000000
110000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000001001000000001000000000000000000100000000
000001000110001011110000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000001000000000011000000000010000000000000
.logic_tile 5 16
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100100000000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 6 16
001001000100000000000011000000000000000000000000000000
000010100110000000000111100000000000000000000000000000
001010000001001001100000000011011111000110000000000010
000000000000100011000000001001011111000101000000000000
110000001010000000000000010001100001000001010000000000
000000000000000000000010001001001110000010010000000000
000000000000000000000000000111011001111001000000000000
000000000000000000000010001101001111111010000010000000
000000001100001000000000000000000000000000000000000000
000000001010001101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000100011100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000011100010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 7 16
000100000001100000000000010000000000000000000000000000
000000000001110000000011110000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000110000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000100000000
000000101010000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.ramt_tile 8 16
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000100000010111100001000000000001010000100000
000000000000000111010000000011101000000010010000000000
001000000000001000000000000101101011000110000000000010
000000001110001111000000001101011101000101000000000000
110000000000000000000010011000000000000000000100000000
010010001110000000000110001011000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100000011000000000000000000100000000
000000000000000111000011100001000000000010000000100000
000010000000000000000111011000000000000000000100000000
000001000000000000000111011101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 10 16
000000000000000011100000001101000001000001010000100000
000010100001010000000000000011101111000010010000000000
001010100000001000000111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
010001000111010111000011100001100001000001010000000000
110010000000100000000011010101101111000010010000000000
000000000001000000000000010000000000000000000101000000
000000000000100000010011000001000000000010000000000000
000000001000100001000000000000000000000000000101000000
000000000001000000100000000111000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000001111000000001101000000000010000000000100
000001001110000001000000001000000000000000000100000100
000000000100000000000000000001000000000010000000000000
001000000000000000000010000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 11 16
000000001010011000000000010101001100010100000000000000
000000001010100011000010101001101110011000000000000000
001000000001010011100000011001001110000110000001000000
000000000110100000000011000011001100000101000000000000
010000000000100000000000011011000001000001010000000000
000000000000010000000010001101101010000010010000000000
000010100000000001000010001001100000000010100000000100
000001000000001111100100000101101110000001100000000000
000110000000000111000011100000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000101100000001000000000000000000100000000
000000000000000000100000000001000000000010000000000100
000000000001000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000100000000001001000000001111001010111000000000000000
000101000110000101000000001011011000111100000000000000
001000000000000000000000001001101111101000000010000000
000000000000000000000010100101101100100100000000000000
110001000000000000000000011011100001000000100010100101
110010000000000000000010111111001101000000000000000110
001000000000011000000000000000000000000000000100000000
000000001110001101000000001111000000000010000000000010
000000000000100000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
001000000001000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000100000000111000111100000000000000000000000000000
000001000001010000000010000000000000000000000100000000
000000100000100000000100000001000000000010000000000000
.logic_tile 13 16
000000100000000111100000000000000000000000000000000000
000010000000001001000010010000000000000000000000000000
001000100000010000000111011001101011001001000000000000
010001000000101001000111101001111101001010000000000100
010100001100000000000011100011001101101000000001000000
010100100000000000000000000001011000100100000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000100000000111000000000000000000000000000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000100000000000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
.logic_tile 14 16
000000000000001011100010000011100001000010100000000000
000000001010000001100010001011001100000001100000000000
001100000000011001100111001001011000010100000000000000
000000001100001011000000000001001001011000000000000000
011000000000100000000111001001011010000010000000000000
010000001111000000000000001101001011000011000010000000
000000000000100001000010000000000000000000000000000000
000000000000110111100000000000000000000000000000000000
000101100110001111100000001001111101101000000001000000
000011000001010111000010000101111100100100000000000000
000010100000001111100011000011000001000010100000000000
000001001000000011000100001111001110000001100000000000
000010001010010000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000000011000000000010000000000000
.logic_tile 15 16
000000000001100011100111100000000000000000000000000000
000010001100100111010011100000000000000000000000000000
001001100000001111100110101101100001000001010000000010
000010100000000011100000000001001110000010010000000000
110010100001001001000010000101001000111000000000000000
110001000100101111100111011101111001111100000000000001
000100001110000101000000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
001000100000000000000000001001100000000001010000000000
000001000000000000000000000001101010000010010000100000
000000000000000000000000000001011111010100000000000000
000000000000000000000000000001001010011000000010000000
000000000000000111110011000000000000000000000100000000
000000000000000000000100000111000000000010000000000000
000000000000000001000000000000000000000000000100000001
000000000000001001100000000101000000000010000000000000
.logic_tile 16 16
000000000000000001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001010100000010111100000000011101010000100000001000000
000011000000000000000011100001101101000000000000000000
110011100000000011100010000101100000000001010000000000
010000000100000000000000001101101110000010010000000100
000010100000000000000000010000000000000000000000000000
000000000001110000000010000000000000000000000000000000
000100101100000000000011101011100000000001010000000000
000000000000100000000011101001001110000010010000000100
000000000110000001100011011000000000000000000100000000
000000000000000000000011011011000000000010000000000000
000000000000000011100000001000000000000000000100000000
000010001110000000000000000111000000000010000000000000
000000000010010111000000001000000000000000000100000000
000001001000100000100000000001000000000010000001000000
.logic_tile 17 16
000001000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
001100000000110011000000011001101001110110000000000000
000000000000010000100011010001111110110101000000000001
010001001000000000000111110000000000000000000000000000
110010000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000001000000000000001101000000000010000010000000
000100000000001000000000000000000000000000000100000000
000000001100001011000000000001000000000010000010000000
000001000000001000000000000000000000000000000100000000
000010100000001011000000000111000000000010000000000001
.logic_tile 18 16
000000001110000111100111110101111010000011110000000010
000000000000000111100111010001011001000011100000000000
001010001001011111100111010011101011101000000001000000
000000000000010111100111011001111100100100000000000000
110000000000010001000011110001111001011000000000000000
010010100000100000100010000011101001101000000000000000
000000000000001111000000000001101010000100000000000000
000000000000001001000010010001001011000000000000000000
000110000000000011000000011011011101010100000000000000
000101000000001001000011110011011001100100000001000000
000000000000001011100111101000000000000000000100000000
000000000000001111000011001111000000000010000000000001
000000001001010000000000001000000000000000000100000000
000000101110000000000000000101000000000010000001000000
000010000000000000010000001000000000000000000110000000
000000000000001001000010010111000000000010000000000000
.logic_tile 19 16
000000001010100001000110011111001101110100000001000000
000000100001010000000011111011001100110000000000000000
001000000000011001100111100001111011000011100000000000
000001001110000011010110010101001101000011000000000000
010000000000000011100011101001111001110011110000000000
110000001110001011100011110101101111111011110000000010
000000000000001001000111011111001011101000000000000000
000000001100000001100011101101001110100100000000000000
000000000000100001110111000011011101101000000000000000
000000000001000000000110011011111011100100000000000000
000000001010001000000111001001011110000100000000000000
000000000000000011000010000101101001001100000000000000
000000000000000111100000001001000001000001000000000000
000000000000101011000000001001001100000011000000000000
000010000000000101100110100000000000000000000100000000
000001000001011001100100001101000000000010000001000000
.logic_tile 20 16
000000000000000000000010000011101010000100000000000000
000000000000001001000010011011101100001100000000000001
001100000000000001000011111111111011111001000000000000
000000000100000011100110111101111110111010000000000000
010011100000001011100010010001001010000100000000000000
110001100000000111100011101111111110001100000001000000
000000000110101000000011000000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000001001111111000000000010111011001000100000000000000
000010000110110101000010100001011000000000000000000000
000100000000100111110010001001101001000100000000000000
000000000111000000000000000101111000001100000000100000
000010100000000111100010000000000000000000000110000000
000001000000010111000100000101000000000010000000000000
000000000000000000000010001000000000000000000100100000
000000000000000111000100000011000000000010000000000000
.logic_tile 21 16
000000000000000101100110000001001011000100000000000000
000000000000001001000010001101101011000000000000000000
001000000000011111000000000001001110001001000000000000
000001000100000001000000000001001110000101000000000000
110000000000001001100010100111111011000010000000000000
010000001000001011000110010101011110000000000000000000
000010000000000111100111000001101110101000000000000000
000001000000000000000010001111011100011000000000000000
000000000000010111000011011011000000000001010000000000
000010000000100000000011100101101001000010010000000000
000000000001000111000010011011111100101000000000000000
000000000000000111100111011111011011100100000000000010
000010100000000111000011101011111000000110000000100000
000001000000000001000010101111101001000101000000000000
000100000000111101100110011000000000000000000100000000
000100101101110101100010110011000000000010000000000000
.logic_tile 22 16
000000000000001001100111001011011110000010000000000001
000000000100001111000111101101011101000000000000000000
001000000000000111000011101001101001010100000000000000
000000000000001001000011101001011110011000000000000000
110000100000100000000011001001111111010100000000000000
110000000000000000000000000101001110011000000000000000
000000000000000001100011010101011100000100000000000000
000000001000000000000010000001111001000000000001000000
000010100000001101100011100111011100101000000000000000
000010000000001011000111110001111100100100000000000000
000000001110000000000110101111100000000001010000000000
000000000000000000000111101101101110000010010000000000
000000000000101000000110101000000000000000000100000000
000000000000001011000110001001000000000010000000000000
000000000000000001000110000000000000000000000100000000
000000000110001001010011011011000000000010000000000000
.logic_tile 23 16
000000000000001111000111110001001011000100000000000000
000000000000001111100111010001001010000000000000000000
001010000000001000000010001111001101101000000000000000
010000000000000111000100001001001111100100000000000000
110000100001110111100000000000000000000000000000000000
010010001011011111100000000000000000000000000000000000
000000000011000011000000001111001001111001000000000000
000000000001000001100000000101111110111010000000000001
000010000001000111000000010000000000000000000000000000
000000001110110111100011000000000000000000000000000000
000000001010000000000000000001111110000100000000100000
000000000000100000010000001001011100001100000000000000
000000000000000111100111000000000000000000000100000000
000000001010000000100000000101000000000010000000000000
000001000010100000000011000000000000000000000000000000
000000000001000111000010010000000000000000000000000000
.logic_tile 24 16
000010100000101000000000000000000000000000000100000000
000001000000000011000000001101000000000010000001000000
001100001100000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
110010000001110000000111000000000000000000000000000000
110001000001100000000000000000000000000000000000000000
000000001110000000000000000000000000000000000110000000
000000001010000000000000001011000000000010000000000000
000000000001000000010111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000100000000000000001000000000010000001000000
000000000101010000000000001000000000000000000100000000
000000000000000000000000000011000000000010000001000000
.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100111010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010101100100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000011000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 16
000000000000100001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
001000000010001000000000010001101011101000000000100000
000000000000000001000010000001001111100100000000000000
110000101010000001000000001011001101101000000000000000
110001000110000000000000001001011101100100000001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001011000111100000000000000000000100000000
000000000000001011100100000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111010011000000000000000000000000000000
000000000000100000000010001000000000000000000100000000
000000000001000000000100000011000000000010000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 27 16
000000000001010000000000000000000000000000000100000000
000000000000100000000011100111000000000010000000000001
001000000000000000000000010000000000000000000000000000
000000101100000000000011000000000000000000000000000000
010011000000000000000000001000000000000000000100000010
010011100000000000010000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000111000000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 16
000000001100000000000000000101011100111001000000000001
000000000000000000000010101101001111111010000000000000
001000100001000000000000010000000000000000000000000000
000001000000100101000011100000000000000000000000000000
110000000000000011100111100000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000001000000001000000111000001001011111000000001000000
000010100000100001000000001111101010111100000000000000
000001000000000101100011101011001101000110000000000000
000000101010000000000011100001011001000101000000000000
000000000000000011000010000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000001010000000000011111000000000000000000100000000
000000000000000000000011001101000000000010000000000001
000000000000000000000000001000000000000000000100000000
000000000111010000000000001011000000000010000000100000
.logic_tile 29 16
000000000000000000000000000101011110001001000000000000
000000000000000101000011100001011110000101000000000000
001100000001011001100000000011000001000001010000000000
000000000010001111000000001101001010000001100000000000
110000000000001000000111101001100000000001010000000010
010000000000001011000110100001001001000010010000000000
000000000001011000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111000111100000000000000000000100000010
000000000000001001000011101101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000100000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000011101011000000000010000010000000
.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011100001000001010000000000
000000001010000111000000000011101101000010010000000100
000100100000000000000110000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000001001000000000010000000000000
.logic_tile 31 16
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001011101100000000000000010000000000000000000000000000
000000100000000000000011000000000000000000000000000000
010000000001010000000000001000000000000000000100000000
010000000000100000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000001001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 16
000000000000000000000111100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
001000000000000000000000000000000000000000000100000010
000100001000000000000000001001000000000010000000000000
110000000001000000000000000000000000000000000000000000
010000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000101001000000000000000000000000000000000000000000
.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000111000000000
000100000000000000
000000000000000000
000000000001100000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100001
000000000000000000
000000000000000000
.logic_tile 1 17
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000101000000
010000000001000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
.logic_tile 2 17
000000000000000000000010000001101101111001000000000000
000000001010100000000010010011001011111010000010000000
001001000001010001100111001111001001101100010000000000
000010000000000000000100001101111001101100100000000000
010000000000000000000111100000000000000000000000000000
110110001000000000000100000000000000000000000000000000
000000000000000000000111010000000000000000000100000000
000000001100000000000110001001000000000010000000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000110000000000000000111000000000010000000000000
000100100110000001000110000000000000000000000100000000
000101000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 3 17
000000000000001001000010001001001110101100010000000000
000000000000000011010011001001111110101100100000000000
001000000001010000000111001001000000000010100000000000
000000000000101001010111101001101111000001100000000010
110000100001000001000000001011011010101000000000100000
010000000000000000100000000111101010100100000000000000
000010000000000001000110011101111000101000000001000000
000001000000001001100011100111101000100100000000000000
000101100000000011100111010000000000000000000100000000
000000001010000000000111100001000000000010000000000000
000001000001010000000000000000000000000000000100000000
000010000110100000000000000011000000000010000000000000
000100000001010011100000001000000000000000000100000000
000100000000000000100010000101000000000010000000000010
000000000000001001100000001000000000000000000100000000
000000000000000001000000001101000000000010000000000000
.logic_tile 4 17
000100000000000000000011101001001011111001000001000000
000000000000000111000010010001101001111010000000000000
001010000110000000000000000000000000000000000000000000
000001000000000011000010010000000000000000000000000000
010000000100001000000000010000000000000000000101000000
010010000000000101000010111011000000000010000000000000
000000100000000000000000000000000000000000000101000000
000001000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001100000000000011100001000000000010000000100000
000000001110010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
001010000000000000010000001000000000000000000100000000
000000000000000000000011111111000000000010000000000000
.logic_tile 5 17
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000001100000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
110000000100000000000000011001111011001001000000000000
110000000000000000000010001101011110001010000000000000
000000000000010000000110110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000100001010000000000111011101000000000010000001000000
000000000000000000000011011001101101000000000000000000
000101100000000000010000000000000000000000000000000000
000011101010000000000000000000000000000000000000000000
000000000001100000000011100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000010000000000000001011000000000010000000100000
.logic_tile 6 17
000001000100000111100010000111000001000001010000000010
000000000001010001100100001101101010000010010000000000
001000000000101000000000011001111000011100100000000010
000000000110011111000011111101101101011100010000000000
110001100000100000000110000000000000000000000100000000
110010000100000000000010010001000000000010000000000000
000000001100000111000000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000100000000000000000010000000000000000000000000000000
000000000100001111000100000000000000000000000000000000
000001000000000000000000000000000000000000000110000000
000000100000000000000000001001000000000010000000000000
000000001000000000000010010000000000000000000100000000
000010000000000000000010000011000000000010000000000000
000001000000000000000000000000000000000000000100000000
000010100110000000000000001101000000000010000001000000
.logic_tile 7 17
000000000000000011100000001001011100101100010001000000
000100000000001001100000000111011111101100100000000000
001011001000001011000000011001111000111001000000000000
000010100000100001100010000001101100111010000001000000
010000000001000011000111000000000000000000000000000000
110010000110000000000000000000000000000000000000000000
000001000001000000000000000011101111110110110001000000
000000001010000000000000001011111111111010110000000000
000010000001010011100110100011111100101100010000000000
000001000000100000000100000001011111101100100000000000
000000000000000001100010000000000000000000000100000000
000000000001010000000011001111000000000010000000000000
000110001000000000000111000000000000000000000100000000
000000000001000000000111010101000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
.ramb_tile 8 17
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000
000010100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 17
000000000000001000000011010111111010111001000000000000
000000000000011111000111010001001101111010000000000010
001010100111010111100000000001011101110110110000100000
000000001110000000100000001001111100110101110000000000
110000001001010000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000010000000000000000000011000000000000000000100000000
000000000000000011000011101101000000000010000000000001
000001000000000011100000011000000000000000000100100000
000010101100000000100011000011000000000010000000000000
000000000000001111110000000000000000000000000100000000
000000000000001011100010000011000000000010000000000001
000000000000000011100011100000000000000000000100000000
000010101100000000000000000111000000000010000000000010
000001100000000000000000001000000000000000000101000000
000001100000001111000000000001000000000010000000000000
.logic_tile 10 17
000000000011001000000000010101111111111011110000000001
000000100001100011000011000001111010111111110000000000
001000000000000001100011111101011000110101110000000100
000000001000001001000011010101011011110110110000000000
111110100110100011100000010111111001000100000000000001
010001000100001001000011010001101100000000000000000000
000000000000001001100111110111011011101100010000000000
000000000000000001000010001111111001101100100010000000
000000000000000000000011001111011101110110000000000000
000000000000000000000011101011011000110101000000000000
000000000001101000000011010000000000000000000101000000
000000000001101111000011111011000000000010000000000000
000000101001010000010111000000000000000000000100000000
000001000001110111000111011001000000000010000001000001
000000000000000000000000000000000000000000000110000000
000001000101010000000011110101000000000010000000000000
.logic_tile 11 17
000000000000010011100000001001111110101100010000000000
000000000100000001000010001011111000101100100000000100
001001001010111000000111010001101011101100000000000000
000011000001100001000111110111111100001100000001000000
111100000001001011000111000101001011000100000000000000
000000000110000011100111011001101000000000000000000000
000000000110000111100000000011101101000011000000000000
000000000100000001000010000001001011000001000000000000
000110000000000000000000001111111011010100000000000000
000010101010001001000000000101001111011000000000000000
000000000000000011000000010000000000000000000100000000
000000000010000001010010001111000000000010000000000000
000000000010000000000000010000000000000000000100000000
000000000001011001000011000101000000000010000000000000
000000000000001000000111000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
.logic_tile 12 17
000110101110000111000110111011011101101100010000000000
000100000000000101000010100101011100101100100000000000
001010100000000001000010000001101101010000000000000000
000000000000001001100100000001001010110000000010000000
110001000000101001000010010001101011111001000000000100
010010000001010001100011001111101100111010000000000000
000001000000001101100000001001011110000010000001000000
000010100000000001000010111101101011000000000000000000
000000000000001111110010010001011000000010000000000000
000000000000000111000011101101101000000011000000000000
000010000000001000000111100000000000000000000000000000
000001000010000011000000000000000000000000000000000000
000000100000000000010111100000000000000000000100000000
000100000110000000000100000101000000000010000010000000
000000000001000001000000000000000000000000000100000000
000000000000100000000000001011000000000010000000000100
.logic_tile 13 17
000001001100001000000110001101011110000011100000000000
000010000000100001000011000011001111000011000000000000
001000100000000111100110011101111001000110110010000000
000000000000000000000011100101011101001010110000000000
110001000001101011100011100011101000110011110000000000
010100000001110011000100001111011000010011110000000000
000000000000001111100000010001001101000100000000000000
000000001010100011100011000011101000000000000000000000
000001000110001101100011101011011010000110000000000000
000000100101010111100110011011111011000101000000000000
001100000000001011000010011111000001000001010000000001
000100000000000001100010001001001011000010010000000000
000101000100001111000111000000000000000000000100000000
000000000000001011000100000101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000000111000000000111000000000010000000000000
.logic_tile 14 17
000000000000000111100111000101111111101100010000000100
000000000001001011100011100001101001101100100000000000
001000000000010101100011110111011101111100000000000000
000000000000001001100111100001001000011100000000000000
000000000000000001100111010101001110011000000000000000
000000001000000111000010101111001100010100000000000000
000001000000001001100110110101101010010000000010000000
000110000000101011000111011111011011000000000000000000
000000100001010111000000001101101000111100000001000000
000000101100000001100000001011011010011100000000000000
000000000000000001000000010101101001010000000000000000
000000001110010001000010000011111100110000000000000000
000010100001110011000011110001101111001000000000000000
000000000010010111100010000011101110001100000000000000
110000100000001111000000011001100000000000000110000010
000000100000001111000011111111000000000001000100000000
.logic_tile 15 17
000010100001000111000111000001001000011100100000000000
000001000000000000100010011101011001011100010000000000
001010000001000111100000010011001111111001110001000000
000001000001100000100010001101101000111010110000000000
111010100000001000000110011111101010110110000000000000
110001001110000001000010001001101001110101000000000000
000000000000000101100000001000000000000000000100000000
000010101011000000100000000011000000000010000000000000
000000000000000000000000011000000000000000000100100000
000010000110010111000011110101000000000010000000000000
000000100000100111000011100000000000000000000100000000
000001000001000000100100000111000000000010000000000000
000000000000000011100111000000000000000000000100000000
000000000000001001100100000011000000000010000000000000
000111100000000000000000001000000000000000000100100000
000001000010000000000010011011000000000010000000000000
.logic_tile 16 17
001001001010000011100010001001001000101000000000100000
000010100000000000100000001111011110100100000000000000
001101000000000111000110001111101011001100000000000000
000100001010000000000010010111001010001000000010000000
110000000111110111100000000000000000000000000000000000
110000000000010000100000000000000000000000000000000000
000000001110000000000000011011101110010100000000000000
000000001010000011000010111001001101011000000010000000
001000000000100000000111101000000000000000000100100000
000000000111010000000100001001000000000010000000000000
000000100000001000000000011000000000000000000100000000
000001000000001111000011010001000000000010000000000000
000000000000000011100010001000000000000000000100100000
000000100000000000100100001011000000000010000000000000
000101000000001111100111101000000000000000000100000000
000010000000000011000100001101000000000010000000000000
.logic_tile 17 17
000010100010100000000000001101000001000010100000000000
000001000110010001000010001011001100000001100000000010
001010100000100111100000011001111000000011010000000000
000000000010011101100011111101101011000011000000000000
110000000000000111000000010011001101111001000000000000
100000000000001111000011000011011100111010000000000000
000100101000000111000000000101011111110110110000000010
000101001110000000000011001111001100111010110000000000
000001000000001001000111100001101110000100000000000000
000000000000011011000100000001001001000000000001000000
000000100000000111100111000000000000000000000000000000
000000000110000001100111110000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000100000000001111000010000101000000000010000000000010
000000100001000011100000001000000000000000000101000000
000001000000100000000000001011000000000010000000000000
.logic_tile 18 17
000010000000001011000010111001111100101100000000000000
000010000000101111000010111011011110111100000000000000
001010100111001011100111110111011000000010000000000000
000001100000100111000010110011101011000011000000000000
110000000001010101110000010001011011101000000000000000
010000000000101101000011010001001010100100000000000100
000000000010000111100010011111101101110011110100000000
000000000000001001100011010011101001010010100001000000
000000000001011111000000010000000000000000000000000000
000000000001100001000011100000000000000000000000000000
000000000000000111010010000000000000000000000000000000
000000000000010000100011100000000000000000000000000000
000000100000100001100110100001011000010100110100000000
000101000001010000000100001001101010000000110000000100
001001000001010000000011000101111001110011110100000000
000010101100000000000000000101111011010010100000000100
.logic_tile 19 17
000000100001110001000000010101101100101000000000000000
000001000001001001100010001001101000100100000000000010
001000001000100000000011101101101110101000000000000001
000000100001000000000000001111001000100100000000000000
111000001010000000000000001000000000000000000100000000
010000000000000000000000001011000000000010000000000000
000010001010000001100000010000000000000000000100000000
000100000000000000000010000111000000000010000001000000
000000000000001111100111000000000000000000000110000000
000001001000000011100011100011000000000010000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000011111011000000000010000000000000
000000001101000111100000001000000000000000000100000000
000000000000101001100000000111000000000010000000000000
000000000001010011110000011000000000000000000100000000
000000000000000000100011101001000000000010000000000000
.logic_tile 20 17
000100001000000111100110001011000000000001000001000000
000000000000000001100000000111000000000011000000000000
001010100000001111000111111101001110000011110001000000
000000000000101111000111100111011110000011100000000000
011011101001110001000011100000000000000000000000000000
110011001101000000100100000000000000000000000000000000
000000000000000111100110101011101101111111000000000000
000000001000000000000011100001011001110111000000000000
000000100000001011100010101101101001101100100000000001
000001000000001011000111100001111010101100010000000000
000000000000001001100011101001101110011000000000000000
000000000000001101000000001011101111010100000000000000
000000000000000001000111101001000000000010100010000000
000000000000100001000011101101001100000001100000000000
000000001011100011100000001001001110110001010100000010
000000000110111001100000000011011101110011110000000000
.logic_tile 21 17
000010100000000111100111011001011110111011110000000000
000011000110001111000111110011011000110011110001000000
001100000000001001000111010000000000000000000000000000
000100000110000111100010000000000000000000000000000000
010000000000001000000111110101111001101100010000000000
010000000000001111000110001101011110101100100000000000
000000001010101111100111000001101111001001000000000000
000000000110010011000000001001111100000101000000000000
000010101100010000000000001111011101010100000000000000
000000000000100000000000000101111011011000000000000010
000010000000000111100010000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000100001010000000111001001101011111001000000000000
000000000000000000000110010001011110111010000000000000
000000000000000001000000000000000000000000000100000001
000000000001000000000011010101000000000010000000000000
.logic_tile 22 17
000101000000000011000110010000000000000000000000000000
000010001110001111000011110000000000000000000000000000
001000000000001011100111000001111001110101110000100000
000000000000000001010110010011011000110110110000000000
010000100000001011100010001101100001000001010000000000
110001000000001111000100001101101010000010010000000000
000000000000000111010110010101001001101100010000000000
000000000001010000000010000111011001101100100000000000
000010100011001011000000000001001001111001000000000000
000001000000100011000000000011011010111010000000000000
000001000000000000000111100111001001001001000000000010
000000100000100000000000000101111001001010000000000000
000001001001010000000011000000000000000000000100000000
000000001110100001000000000001000000000010000000000000
000000001110000000010000001000000000000000000100000000
000010001010000000000000001011000000000010000000000000
.logic_tile 23 17
000000000000000111100010001001001100010100000000000000
000000000111010000100000000001001110011000000001000000
001001001100000111000010010000000000000000000000000000
000000000000000111000110000000000000000000000000000000
110000000000000000000000001101111110101100010001000000
110000000000000000000000001001111100101100100000000000
000001000000000111100000000000000000000000000100000000
000000000010000000000010101001000000000010000000000010
000000100010000111100000000000000000000000000000000000
000101000000001001100000000000000000000000000000000000
000101000000000000010000001000000000000000000100000000
000010100000000000000000000001000000000010000000000010
000000000000000011100111001000000000000000000100000000
000000000000000000100100000101000000000010000000000000
000000000000100000000000001000000000000000000100000000
000010000001000000000010001001000000000010000000000010
.logic_tile 24 17
000010100001000000000000000000000000000000000000000000
000100000110100000000000000000000000000000000000000000
001110000000000001000000001000000000000000000101000000
000011000000010000100011010011000000000010000000000000
110010000000000000000000000000000000000000000000000000
010000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100110000000000000010000000000000000000100000000
000000000000000000000011100111000000000010000001000000
000001001100100001000000000000000000000000000000000000
000000100000010000100000000000000000000000000000000000
000010100000000111100000001000000000000000000100000000
000001000000000000000000001001000000000010000000000010
000000000000100000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
.ramb_tile 25 17
000010100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000100000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
.logic_tile 26 17
000100000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000010000000000001000000000000000000100000000
000000000000100000010000001111000000000010000010000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000111000000000000000000000000000000000100100000
000000000000100000000000000001000000000010000000000000
000100001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000101000000011100000000000000000000000000000
000001000001000111010000000000000000000000000000000000
000000000000010000000000000000000000000000000100000100
000001000000000000000010010111000000000010000000000000
.logic_tile 27 17
000100000000010001000110001001011011111001000000000001
000000001110110001010011111101011110111010000000000000
001000000000000001100000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000000000000000000000001011100010000000000000000
010000000000000000000000001011101000110000000000000010
000000000000000000000110001001101100101100010000000000
000000000000000000000010010001101101101100100000000000
000100000000001111000111011000000000000000000100000000
000000000000000001000111110001000000000010000000100000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000000001111000000000010000000000000
000000000000001011100111001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000100000001010011000000000000000000000000000000000000
000000000100000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 17
000000000001000001000000010000000000000000000000000000
000000000000100101100011010000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000001001100000000001010000000000
000000000000000000000000000011101100000010010000000000
000010001010001111100000000001001010000010000000100000
000001000000000101000000000001011100000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000110100000000000000000000000000000000000000000000000
000010001110000000000000000000000000000000000000000000
.logic_tile 30 17
000000000000000000000111011101001000101000000000000000
000000000000000111000011111101011000100100000000000000
001000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000010000000000000001011000000000010000000000010
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011111000000000010000000000000
.logic_tile 31 17
000000000000010000000110010001011001101000000000000000
000000000000100000000010001001101001100100000000100000
001000000000000111000000000111001101101000000000000000
000000000000000000000010010111011011100100000001000000
010000000000000000000010001000000000000000000100000000
110000000000000000000100001011000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000010011011000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000111101101000000000010000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000001101101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000100000
.logic_tile 32 17
000000001110000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000010000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000111100000011000000000000000000100000000
000000001010000000000011001101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
.io_tile 33 17
000000000000000010
000000000001100000
000000000000000000
000000000000000001
000000000000010110
000000000000111100
001000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000000000000000001100001000010100000000000
000000000000000000000010000101101101000001100000000010
001000000000000000000110000000000000000000000100000000
000000000000001111000000001011000000000010000000000000
010000000000000001100000000000000000000000000100000001
010000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000011000000000000000000100100000
000000000000000000000011100001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 2 18
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000001
001000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110100100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001011000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000111000000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
.logic_tile 3 18
000000100000000011100000010000000000000000000000000000
000001000000000000100011010000000000000000000000000000
001010100000000000000000000000000000000000000100100000
000000000000000000010000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010100001110000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001010001100000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 4 18
000000000000000111000111000000000000000000000000000000
000100000000000001100100000000000000000000000000000000
001000000000001000000110101001000000000001010001000000
000000001100001011000000001001001000000010010000000000
110100000001011111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010100000000001100000011111101011001001000000000000
000000000000000000000010001101001111001010000000000000
000010100000000000000010001001001011101100010000000000
000000001010010000000100000101101000101100100000000100
000100000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000001111000000000010000000000000
000000000000000101100011000000000000000000000100000000
000000000000000000000110001011000000000010000000000000
.logic_tile 5 18
000000000000000000000000010101100000000001010000000000
000000000010000001000010001001001100000010010000000010
001000000000000000010000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000110001000000000000000000000000000000100100000
000000000000000001000000000011000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000110000001000000000001000000000010000000000000
000000100000000000000011101000000000000000000100000000
000001000000000000000000001011000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 18
000000000000000000000000001001101111101000000000000100
000000000000000001000000000001011010100100000000000000
001000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110100100010000001000000000000000000000000000100000000
010100001010000000100000000101000000000010000000100000
000000000000000011100000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000100111000000000000000000000000000100000000
000000000001000000000010001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000000000000010000000000000000000000100000000
000000000000000000000110000001000000000010000000100000
000000000000001000000000001000000000000000000100000000
000000000000000011000000000111000000000010000001000000
.logic_tile 7 18
000111000100000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000001011000000000010000010000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000101000000000010000000000000
000001000000000000000111000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 18
000100000001010000000000000000000000000000
000000000000100000010000000000000000000000
000000000111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 18
000000100000011000000011010001001100110101110000000000
000001000000001111000010001001111000110110110000000001
001000000100000011100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010000000000000000000011111101111001000110110000000000
110000000000000000000011111011101011001010110000000000
000000000000000000000111010000000000000000000000000000
000000001010000000000110000000000000000000000000000000
000000000000000000000010001101011001101100010000000001
000000000000101111000000000011111110101100100000000000
000000000000000000000000010000000000000000000000000000
000000000001010011000010110000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 10 18
000100001100000001100110010001011100101100000000000000
000100000000000101000010000011111010111100000010000000
001000000001001101000010100001000000000000000000000000
000000000010101011000010101101000000000001000000000000
010001001000000001100111111001111001000010000000000000
110000100000010000000010000001101001000000000000000000
000010000000111000000000001001100001000010000000000000
000000000001011011000000000101101000000000000000000000
000000000000100000000000000000000000000000000100000010
000000000000010001000000000101000000000010000000000000
000010101011000000000111000000000000000000000100100000
000001001010100000000000001101000000000010001000000000
000010000110000000000000000000000000000000000100000000
000000100110010000000000001001000000000010001000000010
110000000110000111100000000000000000000000000101000000
110000000000000000100000000001000000000010000000000000
.logic_tile 11 18
000010100000000111100111110111111100101100010001000000
000001001100000111100111111011111010101100100000000000
001000000000001111100000001101111110101100010000000000
000000000000001101100011100001111110101100100010000000
010010101100000111000000001001011100010100000000000001
010010100001000000000000000001001010011000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000010000000000000000000100000000
000101000000000000000011000001000000000010000000000010
000000000000100001000111101000000000000000000100000000
000000000000000000100100000111000000000010000001000000
000000000010100000000000001000000000000000000100000000
000001000001010001000000001001000000000010000000100000
000000000000000000000111100000000000000000000100000000
000001000000001001000111101001000000000010000000000000
.logic_tile 12 18
000000001010000111100110000111001101000100000000000000
000000000000000111100011101101001000000000000010000000
001000000000000001100011110000000000000000000000000000
000000000000000011000111100000000000000000000000000000
110000000100000101100111011011011010101000000000000100
010000000000000000100011001001101000100100000000000000
000100100000001011100000000011111011001001000000000000
000000000000001011100000001111101111001010000000000000
000010100000000001000111010001011001011100000000000000
000010000100011001110011100101101110001100000000000000
000000000000001111100000000111001001000001110000000000
000000000000000011100011101101111001000011110000000000
000000000001011000000011000111111101001001000000000000
000000000110000011000111010011001100000101000000000000
000010001000001011100000000000000000000000000101000000
000001000010000001000010000001000000000010000000000000
.logic_tile 13 18
000000100110100001100000011111000000000000100010000100
000001000111001001000011010111101000000001000000000000
001001000000000111100010001011011011101000000000000000
000010000000000011100100000011011000100100000000000000
110001100000010111100111100011101101111001000000000000
110011100000000000100110001101101101111010000010000000
000010000000000000000011101111111001111001000001000000
000001000000000000000011100111101011111010000000000000
000000000000000001000111000001001010010100110000100000
000100000100001111100000001001011010000000110000000000
000010000000100011000110010000000000000010000000100000
000001000001010000100011101011000000000000000000000000
001000000000000000000010011111000000000000000000000010
000000000000000000000011100111100000000001000000000000
000000000000000011100011001000000000000000000100000000
000000000000000001000100001001000000000010000000000000
.logic_tile 14 18
000010100000101000000000010000000000000000000000000000
000100001101000011000011000000000000000000000000000000
001000000000010000000110101101100000000001010000000000
000000000000000000000100001001101011000010010000000100
010010100000010000000111110000000000000000000000000000
110001000000100000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000111100011000000000010100000000010
000000000001000000000000000001101001000001100000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100000010000000000000000000000000000000000000000
000010000100000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
.logic_tile 15 18
000000000000000001100010011001011101010100000000000000
000000000000101111000111111011001100100100000000100000
001000100000000000000000010101011110010100110000000000
010011100000000111000011010111101011000000110000000000
010000000000000000000110000101100001000010100001000000
010001001010000000000011010001101110000001100000000000
000010100000000111100000010101111001010100000000000000
000000000010000000010010001001001101011000000000000000
000100000001100001000000000000000000000000000000000000
000001001000110000100000000000000000000000000000000000
000000000000101011100111100000000000000000000101000000
000000001001000111100111010011000000000010000000000000
000000001010110000000000001000000000000000000100000000
000000000000010011000000001001000000000010000000000000
000011000000000001000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
.logic_tile 16 18
000100000001011111100111011101101111010100000000000000
000000001010010011000011000001001010011000000000000000
001000000000001101000011011001011010000110000000000000
000001000000000111000111000011001110000101000000000000
110000100100001001100110000111001010011000000000000000
110000001010000001000010110011111001101000000000000000
000000000001001111000010000101011010111000000000000000
000000000000101011000111111001011010111100000000000000
000100100000001111100011110001001100000010000000000000
000011100000000011000110001101011101000000000000000010
000000101100001001110000001011100001000001010000000000
000000000000100111000000000001001011000010010000000000
000000100011010000000011101001101010011000000000000000
000100000000100001000011101001111001101000000000000001
000000000110000000000000000000000000000000000100000000
000010101000000000000000000011000000000010000001000000
.logic_tile 17 18
000001000001001000000111010101100001000010010010000000
000000000000000011000110001001101011000001010000000000
001000000000010011100110010001001011111100000000000000
000010100000100111000011111001011100011100000000000000
000000000000000101100111100101011101010100110000000000
000000001100000111100010110101111101000000110000000000
000010100001000001000111100011011000010100000000000100
000000000000000001100111101011101010011000000000000000
000001000000110001100110111001101100000100000000000000
000011000001011101000011010101001100000000000000000000
000000100000001101100111110001101111001001000100100000
000011100011001011000011110111101010001010000000000000
000000000000101111000000000000000000000000000000000000
000000001000011111000000000000000000000000000000000000
000010100000000000000000001011101111001001000110000001
000011100000100000000000001001001010001010000000000000
.logic_tile 18 18
000000000100001011100111111001001010010000000000000000
000000000110000111100011110001111110110000000000000000
001011001010000111000110011111100001000001010000000000
000001000000101011000010000001101010000010010000000000
110000000011000001100000010111101111000010000000000000
110000000000100111000010001011101010000011000000000000
000010000000000111100010001001100001000010100000000000
000011101111011111100000001001101010000001100000000000
000100000000000101100000000101001101111001000000000000
000000000010000000000011110101001011111010000000100000
000010001100000000000000000001011010111001110000000000
000000000000000000010000000001111111111010110000000000
000000000000101101000111010000000000000000000100000000
000010000000010101000011100001000000000010000000000000
000000000000100000000010001000000000000000000100000000
000000000000001111000010010111000000000010000000000000
.logic_tile 19 18
000000100000000111000111100101101111000100000000000000
000001000001010000000111101101001011000000000000000000
001001000110100101000000000111001100101100010000000000
000010001111000000100000001101111000101100100000000000
010000000010000111000010011101100001000001010000000000
010000001010000000000010001111101110000010010000000000
000000000110011000000010011011101111001111110000000000
000010100100000001000010000001001101001110100000000000
000000001100010000000000010001011100010100000000000000
000010100000100111000011110011101010011000000000000000
000000001010010001010010000000000000000000000000000000
000000000000101001100110000000000000000000000000000000
000000000000010111110011001000000000000000000100000000
000100000000101111000100001011000000000010000000000000
001101000000001001000110001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
.logic_tile 20 18
001011100000001001000011110101101011010100000000000000
000000000110000001000111000111111011011000000000000000
001100101010000011100011101001011000111000000000000000
000100000000001001100110011001011111111100000000000000
110000100000000011100111111111101101011100000000100000
010000000000001011100111110001101101001100000000000000
000000000000000111100011100000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000001100000000101001001101100010000000100
000010000000100000010011101001011010101100100000000000
000000001010000000000000011111001011111001000010000000
000000001110000000000011000001111010111010000000000000
000001000101010111000011100000000000000000000100100000
000000100000100000100011000101000000000010000000000000
000010100000100000000000010000000000000000000100000010
000011000001000000000010110001000000000010000000000000
.logic_tile 21 18
000101000000001111000000010101100000000001010000000000
000110100000000011100011011111001110000010010000000000
001000001010010000000000010001100001000001010000000000
000000000101000000000010000001101011000010010001000000
010000101110001000000111100101011101010100000000000010
110001000000000001000100000001011010011000000000000000
000000001000001111100000011000000000000000000100000000
000000100000000001000011110111000000000010000000000000
000010000001001000000000000000000000000000000100000000
000000000000101011000000000011000000000010000000000000
000000001001000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100110010000000000000000000100000000
000100000000000000100011001001000000000010000000000000
000000001010000000000000000000000000000000000100000000
000010001100001001000000001111000000000010000000000010
.logic_tile 22 18
000001000000000000000010001101011100010100000000000000
000000000110000000000100001011011110011000000001000000
001000000000000000000000001101001101001001000001000000
000000000000000111000000000101101110001010000000000000
110000000000000000000110001000000000000000000100000000
100000001000001011000000000101000000000010000001000000
000001000000101001000000000000000000000000000100000000
000000000001011111100000000111000000000010000000000000
000000000000000000000000001000000000000000000100000010
000100000000001111000000000011000000000010000000000000
000100001000010000000011100000000000000000000000000000
000010100001000111000011010000000000000000000000000000
000000000001010001000000001000000000000000000100000000
000000000010001001000000000001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001001000000000010000000000001
.logic_tile 23 18
000010100000000000000000001000000000000000000100000100
000000001010110000000000000011000000000010000000000000
001010000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
110010101000011000000000000000000000000000000000000000
010010000000101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000001100101111000011110000000000000000000000000000
000010100000100000000000001000000000000000000100000000
000001000000011111000000000111000000000010000000000001
000000000000010000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000100000100
000010000001000011000000000101000000000010000000000000
.logic_tile 24 18
000110000000000111100000000001000000000001000000000000
000000000000000000100010010011000000000011000000000001
001100000011011000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000000101110000000000000001000000000000010000100000000
000001000001010011000000000001000000000000000101000000
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramt_tile 25 18
000000000000010000000000000000000000000000
000000000000110000000000000000000000000000
000010001010100000000000000000000000000000
000001000011010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000110000000000000000000000000000000
000010100000000000000000000000000000000000
000100000100100000000000000000000000000000
000100000001010000000000000000000000000000
000000000000000000010000000000000000000000
000001000000000000000000000000000000000000
000001000010010000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 18
000100100000000000000110100001011110001100000000000000
000001000000000000010111100101101111001000000010000000
001100000000000011110000001011111010000010110000000000
000100000000000000100000000011111110000000110000000000
110001000000000001100000000011011001000100000001000000
010010001010000000000000000111101100001100000000000000
000000001110100000000010010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000001000001011000000011010000000000000000000000000000
000100100000000111000111110000000000000000000000000000
000000000110101001100000000001001101000110000000000000
000000000000001101000010011111101011000101000000000000
000000000000000011100110101000000000000000000100100000
000000000000100001000110011111000000000010000000000000
000000000010001000000010000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 27 18
000100000000001000000111110000000000000000000000000000
000000000000000011000111100000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
110000000001000000000000010011001001001001000000000000
010000000000001001000010000001011001001010000000000000
000000000000000000010111000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000000000000000111000000000101001011011100000000000000
000000000000000000100011111001101100001100000000000000
000001000000000000000011101000000000000000000100100000
000000000000001001000100001111000000000010000000000000
000011100000000000000000001000000000000000000100100000
000001101010010000000000001101000000000010000000000000
001000001110100000000000001000000000000000000100000000
000000000001000000000011011011000000000010000000100000
.logic_tile 28 18
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100100000000000010000001000000000000000000100000000
000001000000010000000000000011000000000010000001000000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 29 18
000000000000000000000010110001001100010100000001000000
000100000000001001000010001101101111011000000000000000
001001001110001000000011101001001110111001000001000000
000000000000000111000000000011111100111010000000000000
110000000000101011100110001011100001000001010000000000
010000001011001111100000001011101000000010010000000000
000000000000001000010000001001000001000001010000000000
000010000000000111000000001001001010000010010000000000
000000101110000111000000000000000000000000000110000000
000001000000000000100011100101000000000010000000000000
000000000000000101100010110000000000000000000000000000
000000000000000000100110100000000000000000000000000000
000010000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000100000000000000000000101000000000010000001000000
.logic_tile 30 18
000000000110000001000000011101100001000010100001000000
000000000000000000100011111101001010000001100000000000
001000000000000000000110001001100000000001010001000000
000000000000000000010011001001101100000010010000000000
010000000000010000000110010101000000000001010001000000
010000000000000000000011101101101110000010010000000000
000000101010001011100010101000000000000000000100000000
000001000000001001000100001011000000000010000000000000
000000000001010111000000001000000000000000000100000000
000000000001010000110000001011000000000010000001000000
000000000000000000000010010000000000000000000000000000
000000001010000000010011110000000000000000000000000000
000000000000000111000010000000000000000000000100000000
000000000000000000100100001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 31 18
000010100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
001000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000100
010000000100000000000000001111000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 32 18
000000000001010111000000000000000000000000000100000000
000000000000100000000000000011000000000010000000000000
001000000000000000000000000000000000000000000100000000
000000001000000000000000000011000000000010000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000010000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000010011101000000000010000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000100000000100000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 19
000000000000000011100000001101000000000001010001000000
000000100010000000100000000001101010000010010000000000
001010000001111111100000001101001110101100010000000000
000010101110000001000000000011101000101100100001000000
110000000000101001000110010000000000000000000100000000
110000000000000111000010000011000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000101000000001111100000001000000000000000000100000000
000010100000001011000000001011000000000010000000000000
000010000001010101000000010000000000000000000100000000
000010100000100001100011010101000000000010000000000000
000000001010000001000111001000000000000000000100000000
000000000000000000100000000011000000000010000001000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000001
.logic_tile 4 19
000000100000001111100010101011101100011100100000000000
000001000010001111100000001101001000011100010000000000
001000000000000111100000010011001010000110000000000100
000000000100000000000010001011101000000101000000000000
010010100001001011100010000000000000000000000000000000
110001000000100001000110010000000000000000000000000000
000000000000001101100010100101100000000001010000000000
000000001010000001000010010111001100000010010000000000
000000000000001111000110001111101010110110000000000000
000000001100000111000010110111001000110101000000000000
000000000000001101100000000001101011010100110001000000
000000000000001011000000001001101010000000110000000000
000000001110001000000000000101111001101000000000000000
000000000000001011000000000011101100100100000000000000
000000000000001111000000000000000000000000000100000010
000000000000000101000000001101000000000010000000000000
.logic_tile 5 19
000000000010000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000010100010010000000000000101000000000010000000000000
000010100010100011000000001000000000000000000100000000
000000000001000000110000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 6 19
000000000010000000000000001101101110101000000001000000
000000000000000000000010001101011100100100000000000000
001000000000000000000000000000000000000000000100000100
000010000000000000000000000011000000000010000000000000
110000000100000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000101000000
000000000000000001000000000111000000000010000000000000
000000000000001111000000000000000000000000000100000000
000000000000000111100000001001000000000010000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000011110000000000000000000100000000
000000000000000001000111100101000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000010011111000000000010000000000000
.logic_tile 7 19
000100001111010111100000010000000000000000000000000000
000010100001110000100011000000000000000000000000000000
001100000001010000000000000000000000000000000100000000
000100000000110000000000000001000000000010000000100000
010000000000000000000011100000000000000000000101000000
110000000000100000000000000011000000000010000000000000
000000100010000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100001000000000000001000000000000000000100000100
000001000000101111000000000101000000000010000000000000
000000000100100011100000000000000000000000000000000000
000000001011000000100000000000000000000000000000000000
000000000001110000000000000000000000000000000100000010
000000000001100000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000000000011000000000010000010000000
.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000001100000000000000000000000000000000
000001000110000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 19
000110100000001001000011100101100000000010100000000000
000001001100001011000111100011001110000001100000000100
001000000000110000000010000101101110011100100000000000
000000000011010000000100001111001101011100010000000100
110001000001110000000000001001100000000010010000000000
110011000000100000000000001011101101000010100000000001
000100000000001001100000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000001110011000000111100000000000000000000100000000
000000000000100011000010010001000000000010000000000000
000000000000000000010000010000000000000000000100000000
000100000000000000000011100001000000000010000000000000
000000100001010011100011110000000000000000000110000000
000000000000000000110010111001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000001001000000000010000000000100
.logic_tile 10 19
000100000000001111100010001101100001000010000000000000
000100000000001111100010001001101011000000000000000000
001000000000000000000000001001001101011100100000000100
000000001000000000000010111011001111011100010000000000
010000000010001000000011000001001010011000000000000010
010000000000001101000110001101101101101000000000000000
000010000000000000000010110000000000000000000100000100
000000000000000000000111010001000000000010000000000000
000000000000000011100000011000000000000000000100000000
000000001000000111100011010011000000000010000000100000
001000000000000000000110100000000000000000000100000000
000000000000001111000000001101000000000010000001000000
000000001100000001000000000000000000000000000100000000
000000001110000000000000000111000000000010000000000100
000000000000000000000000010000000000000000000100000010
000000001000000000000011110011000000000010000000000000
.logic_tile 11 19
000000000000100001000111011001101010111001000000000000
000010000000010000000011111001001100111010000000000000
001000000000001011100010000000000000000000000000000000
000000000110000011100111110000000000000000000000000000
010000001100001000000000001001000001000010100001000000
010110100000001011000000000101001101000001100000000000
000000000001100001100000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000100110001011100011000001101101110110000000000000
000000001010001111100100001111111000110101000000000001
000000100000000000000000000000000000000000000100000000
000000000010010000000010010011000000000010000000000000
000000000001010000000111100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100001000000000000000001001000000000010000000000000
.logic_tile 12 19
000000000000001111110000001101001010111001000010000000
000000000000100101100011010101011010111010000000000000
001000000000001000000000001101011101001100000001000000
000000000000001011000011011011111100101100000000000000
110000000000110111100110010011100001000000010000000001
110000100000100001100011101001101000000000110000000000
000110100000000111000000000001000000000001010000000000
000101001001010000000000000111001000000001100000000000
000000001000000000000000010000000000000000000100000000
000000000000000000000011111011000000000010000010000000
000000000000000011000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000001000000010001000000000000000000100000010
000000000110001101000000001001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 19
000010100000100011100000001101101101111001000000000000
000000001111000000110010010101101000111010000001000000
001000100000001000000000000101111101101100010000000000
000000000010001111000000000101101010101100100000000000
110000000001011000000010001000000000000000000100000000
010000000110001111000111101011000000000010000010000000
000010000110001001100110011000000000000000000101000000
000001000000001111000010000111000000000010000000000000
000000100000010001100000010000000000000000000100000000
000001000000100000000011101101000000000010000000000000
000010100000000000000000000000000000000000000100000000
000000001110001111000010010001000000000010000000000000
000010100110000000000000000000000000000000000100000000
000101000000000000000000001001000000000010000000000000
000000000000101000010000000000000000000000000100000000
000000000100010011000000001101000000000010000000000000
.logic_tile 14 19
000000000001010111100000011011000001000010100000000000
000000001100000000100011111101101001000001100000000000
001010100110001000000110000001101111101100010000000000
000000000000001111000010010001001101101100100001000000
010100000000001011000011011111100000000001010000000100
010000000000000001100110110011101110000010010000000000
000000000000001111100010000101011110000110000010000000
000000000000000101000010010101111100000101000000000000
000000100000000111100111000101101110101000000010000000
000010100010000000000100000101001110100100000000000000
000000001000011000000111100101100001000001010000000000
000000000000001111000000001111001011000010010010000000
000001000000100111100000011001101101010100000000100000
000000001110001011010011010111101001011000000000000000
000000000000000001000111110000000000000000000100000000
000000000000000000000011101101000000000010000000000000
.logic_tile 15 19
001000000000000000000010010011100001000001010000000100
000000100000000000000011001001101100000010010000000000
001000000100000011100000000011101111000011000000000010
000000000000001111100000000111111100000011010000000000
111000001000100000000000000000000000000000000000000000
010001001011000000000000000000000000000000000000000000
000100000000000011000000001101111000110010100000000000
000000001000000000100000000001001001110000000000000000
000010000000000000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000001000000001001000110110000000000000000000000000000
000010101000001111100011100000000000000000000000000000
000000100000000011100011110000000000000000000101000001
000000000000101001100011110111000000000010000100000000
010000000100000000000000000000000000000010000100000000
100000101110100000000000001111000000000000000101000000
.logic_tile 16 19
000000000101010111000110100001001010011000000000000000
000100000000100000000011101011111100101000000000000000
001000100001011101000011101111001101001110100010000000
000001000000100111100010011111101000001100000000000000
010000000000000000000000011001100000000001000001000101
010001000000100000000010000001100000000000000000000001
000110100001010000000000000000000000000000000101000000
000101001100100000000000000111000000000010000000000000
000010100011010000000000011000000000000000000100000000
000001000000000111000011001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000110100000000000000000000000000000
000001000001001001000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000100000000000010011110001000000000010000000000000
.logic_tile 17 19
000000001010000000000000000011100000000010100000000000
000000000000000111000011000001001111000001100000000000
001000000000001000000110011011101111001001000000000000
000010100000001111000010001001011110001010000000000000
110000000000001000000011001111111110101000000000000000
010000000000000001000000001001101111100100000000000000
000001000001010000000000000001011001010100000000000000
000000000000000000000000000101101110011000000000000000
000010100000001011100111100000000000000000000100000000
000000000110000011100110010011000000000010000010000000
000100001010001001000000000000000000000000000100000000
000100000011001111100000001011000000000010000000000000
000000001001010000000111000000000000000000000100000000
000010000000000000000000001101000000000010000000000000
000001000000000000000000010000000000000000000100000000
000010000000001111010011110011000000000010000000000000
.logic_tile 18 19
000100100000010101100011100001011010000100000000000000
000101000010000001000110001011101100001100000001000000
001000001000101101100111100001101111101000110000000100
000000000000011011000111110001001100111100110000000000
010000100000010000000111001101000000000001010000000000
010000000000100000000111011111101000000010010000000100
000100000000000011110000001111011100110100000000000000
000100000100000111100000000111101101110000000000100000
000000000000011111100111010000000000000000000000000000
000000000000101111100111100000000000000000000000000000
000000100000000001100000001001101010111001000000000000
000000000101010111000000000001111100111010000000000000
000001000000000111100110101000000000000000000100000000
000010000000000000000000000101000000000010000001000000
000000000000000000000010001000000000000000000100000000
000000000100001011010000001001000000000010000000000000
.logic_tile 19 19
000011000001011001000011101011000001000001010000000000
000001001110100001100000000111101100000010010000000000
001100000011011000000000010101001100000111110000000000
000100000000100011000011010101001001000011110000000000
110010000001101101000000000000000000000000000000000000
110001001101111111100000000000000000000000000000000000
000000000000001000000011001001011001101000000000000000
000000001110000001000011010101001100011000000000000000
000001000000000000000111100001000001000001010000000000
000110000000000111000100000111001100000010010000000000
000000000000001001000000010001111101111000000000000000
000000000000001111100010110101111011111100000000000000
000000000001010111000011101000000000000000000110000000
000000000000000000110100001101000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 20 19
000000000000000001000011101011000001000001010000000000
000000001100000111000010000001101101000010010000000000
001000000001001000000110010101001010000110100000000010
000000000000000011000010000101101000001111110000000000
010000000000001101000010000000000000000000000000000000
010000000000100001100000000000000000000000000000000000
000100001000100000000000000000000000000000000000000000
000100000000010011000000000000000000000000000000000000
000000000000000000000010001001101001101000000000000100
000000001100110000000100001001111101100100000000000000
000111000000000000010000000000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000011000000000000000000001000000000000000000100000000
000001000110000000000000000101000000000010000000000000
.logic_tile 21 19
001001000001000011000000001000000000000000000100000000
000000000000100000100000000111000000000010000000000000
001100000001010011100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
110001000001010000010000000000000000000000000000000000
110000000100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000100000000000000000000001000000000010000000100000
000010000001010000000111100000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000001101000000100000000001000000000010000001000000
.logic_tile 22 19
000000000000000111100011101001101101000000000000000010
000000000000000000000110011011101001100000000000000010
001001000000000000000010000011001000001001000001000000
000010100000000000000111000001111110001010000000000000
010001100011000000000110001011001101000000000000000010
110011100000100000010000001011101001100000000000000000
000101000000100000000010000101100001000000010000000000
000010100001010000000100000011101110000000000000100011
000000000000000111000111000011011111100000000010000100
000000000000000000000110010111111001000000000000000000
000100000000010001000000001101100001000000010010000000
000010000101010000100011110011101110000000000000000000
000010000000001001000010000000000000000000000110000000
000011001000000111100100001111000000000010000000000000
000000001101000000000000000000000000000000000100000000
000000000000100101000011111001000000000010000000000000
.logic_tile 23 19
000000000011000111000110001001000000000000010001000000
000000000000100001100010110011101010000000000010000100
001000000000000000000000000001001110100000000000000010
000001000000000000000000001111011011000000000011000000
110110101110000011000000001001000000000000010000000000
010000000000000000100010110011101001000000000000000001
000001000000010001000000001111000000000001000001000010
000010100100100000100000001011100000000000000000000000
000000000000100000000000011001000000000000010000000000
000000000000010000000011111011101010000000000000000111
000000000000000000010111011000000000000000000110000000
000001000001011001000011011111000000000010000000000000
000001000000000000000111101000000000000000000100000010
000000100110000000000110010101000000000010000000000000
000010100010100000000000000000000000000000000101000000
000000000001000000000010000001000000000010000000000000
.logic_tile 24 19
000010000000000111110000010011101011000110000000000010
000001000110000001100011111111101000000101000000000000
001100000000001000000111001001000000000000010000000010
000000000110001111000000000111101110000000000001000001
010110100001011111100110110101000000000000010000000010
110000000000001011000111110011101000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000110000000000000000001000000000010000000000000
000010100000010000000000001000000000000000000100000000
000000000000100111000000001011000000000010000000000001
000001000111010000000110001000000000000000000100000000
000110000000100000000010001111000000000010000000100000
000000000100011000000110000000000000000000000100000000
000000000000000011000000000101000000000010000000100000
000010100000001000000000001000000000000000000100000000
000011000000001011000010001001000000000010000000000000
.ramb_tile 25 19
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000100000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 19
000001001100001111000000001001100000000000010001000000
000000100000001111000011101111001001000000000000100011
001001000000000011000000001001011101101100010000000000
000000100000000000100000001101001101101100100000000000
110000000000000001100000001001011101101100010001000000
010000001110000000000000001101011100101100100000100000
000000000000000011000110011101101011111001000000000001
000000001100000000000010111111001101111010000000000000
000000000000001011100011111011100000000000010000100000
000000000000001011100111101111001100000000000000000000
000000000000001001100011100001000000000000000010000000
000000001010001111000100001011100000000001000001000000
000010100010001000000000001111001100100000000010000110
000001000000001011000000001111011001000000000000000000
000000100000000000000010000000000000000000000100000000
000000000000000000000110100011000000000010000000000000
.logic_tile 27 19
000000000000000111100000000000000000000000000000000000
000000100000100000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100001100100000000000000000000000000000000000000000
110000000000000000000000000101000001000000010001000100
100000001100001001000000000111001010000000000010000010
000000000000100111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000110100000000000000000000000000000000000000100000010
000001001000100000010000000001000000000010000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 28 19
000100000000010001000111000101011001000100000000000001
000100001000000111100111101101111000001100000000000000
001100100000000111100111010011111010101000000000000000
000001000000001001100111001011011001100100000000000000
010000000000001001100010011101011011111001000000000000
010000000000001011000010000101001001111010000000000000
000001000000001111000111101011000000000000010000000001
000000100000000001100110001111001100000000000000000000
000000001000001011000111100001111101101100010000000000
000000000000000011100000000111001001101100100000000000
000010101110000111100000000000000000000000000000000000
000000001010000001110000000000000000000000000000000000
000000101100000111000000000101101110011100000000000000
000000001110001111100000000101101000001100000000000001
000101000000000000010000000000000000000000000100000000
000000000000000000000011100001000000000010000000000000
.logic_tile 29 19
000000000000000000000011010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001110100000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000010100000000001
000000001100000000000000000101101001000001100000000000
000000000000000000000110001000000000000000000100000000
000000000000100000000000001001000000000010000000000000
001000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 30 19
000000001110000000000000000000000000000000000000000000
000100000110000000000011100000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
010000000100000000000000001001000000000010000000000000
000000000010000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000010001111000000000010000000000000
.logic_tile 31 19
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000001101000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000001000011000000000000000000000100000000
110000000000000000000100000101000000000010000001000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000111000000000011000000000010000000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 19
000000000000000101100000001001001010111001000001000000
000000000000000101100011100011001011111010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010010100000001101000100000000000000000000000000000000
000010000010101000000000001001000001000001010000000100
000001000011000001000000000101001110000010010000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000001000000000000000000000000000000000000000
000001001110001111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.io_tile 33 19
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000100000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 20
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000001000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
110000000000000001000000001001011100001001000000000010
110000000000000000000000000001111101001010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001111000000000000010000000000000000000100000000
000000001010000000000011000111000000000010000000000000
000000100000000000010010001000000000000000000100000000
000001000000000000000000000101000000000010000000000000
000000000010000011100010000000000000000000000100000000
000000000000000000000100000101000000000010000000000010
000100000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
.logic_tile 3 20
000100000000000111000010001101101001101100010000000001
000000001000000000100011100101011100101100100000000000
001100000000000011100010101101101010101100010000000000
000000000000000000100100000001101110101100100000000010
010000000000000001010010100111100000000001010000000000
010000000010010000100100001101101010000010010000000000
000000100000001101000110001011011100101000000000000001
000001001010000001100010001001101001100100000000000000
000100000000000000000000011000000000000000000100000000
000010000000000000000011110111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000011101101000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000111000000001011000000000010000000000000
000000000000000011100000010000000000000000000100000000
000000000000000000110010000001000000000010000000000000
.logic_tile 4 20
000000000000000000000111000000000000000000000000000000
000000001100101001000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001101101000111001000000000010
010000000000000000000000000011111111111010000000000000
000000100000000000000000000000000000000000000000000000
000001000010000000000010010000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000010010000000000000000000000100000010
000000000000000000000100000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 20
000010101100000000010110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000011000000000000001100001000010100000000000
000000000000100001010000001001001010000001100000000001
010000000000000000000000001000000000000000000101000000
010000000110000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000000000000000011000000000000000000000000000100000000
000000000100000000000000000111000000000010000000000000
000000000000000111000000001000000000000000000110000000
000000001100000001000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 6 20
000100000000001000000111110011000001000001010000000000
000000000000001011000110001001101100000010010000000001
001000101010001000000110001001100001000001010000000000
000000000000000001000000001001001110000010010000000000
010000000001000000000000001000000000000000000100000000
000000000010100000000000000111000000000010000000000000
000000100000000000010000000000000000000000000100000000
000001000100000000000000000111000000000010000000000000
000000000001010000000110000000000000000000000100000000
000010100000000000000000000001000000000010000000000000
000000000001001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000001001000000000111000000000010000001000000
000000000000001001000000000000000000000000000100000000
000000000110000011100000001001000000000010000000000000
.logic_tile 7 20
000011100000001000000000000000000000000000000000000000
000011001100000111000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
000000000000000000000000000011100000000001000000000001
000000000000000011000000000111000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001001010010000000000000000000000000000000100000001
000000000000001001000000000001000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000000000101000000000010000001000000
.ramt_tile 8 20
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 20
000000000000001001100000011101100001000001010000000000
000000000000001111000010111001101011000010010000000000
001000000000001000000000010001000001000001110101100010
000000000101011011000011101101101010000000111100000000
000000000110000000000000000000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000100001100001000000111000000000000000000000101000000
000000000000001101000110001011000000000010000100000000
000000000000000000000111101001000000000011100100000000
000000001110000000000100000001001000000011001111000000
001000001000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
.logic_tile 10 20
000100000000100000000000000011000000000000001000000000
000000000001000101000010010000000000000000000000001000
001000100000001001100110000001000000000000001000000000
000000001110000111000000000000101110000000000000000000
000010000000100000000110000011101000000011110000000000
000001000000000000010000000000100000111100000010000000
000000000000000000000011111011100000000001000010000000
000010101010001101000110000001000000000011000000000000
001001000000000011000000000000000000000000000100000000
000010100100000000000000000000000000000010000000000000
000000000000001000000111100000000000000000000100000000
000000000000000001000000000000000000000010000000000000
000000000000000000000000000101100000000010000110000001
000000000110000001000000001101001000000000000000000000
010000000000000000000000001101101011000010110100000000
010000000001000000000000001101111001000000110010000000
.logic_tile 11 20
000010000110000011100111100000000000000000000100000000
000001000000000000000111101011000000000010000000000000
001010000000000000000010110000000000000000000100000000
000001000000010000000111111001000000000010000000000000
010000000000000000000000000000000000000000000101000000
010100000110000000000000000011000000000010000000000000
000011000000100000000000001000000000000000000100000000
000010000111010000000000001011000000000010000010000000
000000000000000000000000001000000000000000000100000001
000000000000000011000011101001000000000010000000000000
000000000000101000000011100000000000000000000100000000
000000000001001011010100000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001000000000000000000011000000000010000010000000
000000000000000000000000001000000000000000000100000001
000001000000000000000000001001000000000010000000000000
.logic_tile 12 20
000000000000000101100000001001100001000011010011000000
000000001000010000000000001011101110000011110000000000
001000000001000011000011100000000000000000000000000000
010000000000100000000100000000000000000000000000000000
110010001010000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010101100000000101100001000001010000000000
000010000001010000000000000001001111000010010000000000
000000000110000000000111010001101100000110000000000010
000000000000000000000011101101011111000101000000000000
000001000000000000000000010000000000000000000100000000
000110100000000000000011111111000000000010000000100000
000000101010000000010010000000000000000000000000000000
000001000000000000000110010000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 13 20
000001001100000000000111001011000000000010100000000100
000010000000011011000110000011001001000001100000000000
001100001100110011100000000000000000000000000000000000
000000000111000011100000000000000000000000000000000000
000010001001010000000111101001111100000011100010000000
000111100101100111000010000001011011000011000000000000
000000000000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000001111000000000101101010101100010000000000
000000000110001111100000000001001001101100100000000010
000001001101010000010010000011000000000011000100000000
000000000000001111000000001001001011000011010001000010
000000001100110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 14 20
000100001000001001100011111101001001110000000000000000
000100000000000001000010000101111100011000000000000000
001010000000001000000011100101100000001111000000000000
000111000100001111000110110000000000110000110000000000
010001100010100111000011100001100000000001000000000000
010010000010010111000010111101100000000011000000000000
000000000000000001100010011101111100100101010000000000
000000001000000000000110001101111010100110100000000000
000100000010000011100000001011011100100100000000000000
000000000000000000000010010001001010010100000000100000
000000000000001001000000000111011000100011110100000100
000001000000001111000010010001011001000011110100000000
000001001000000011100110000001100000000001110100000000
000010000000000011100000001111101000000000110101000000
110010001010100000000000000111001100100011110100000000
000001000001010000000000000111011001000011110100000100
.logic_tile 15 20
000000000000000001100010011001100000000000010000000100
000000000000100000000111101001101111000000000000000010
001000000000100000000111001011011110101000000000000000
000000000001000000000111011111111001100100000000000000
010000000000000000000011000011101000010111000001000000
010001001000000000000100001101111110000011000000000000
000000000000001000000000000011111111000010110000000000
000000000000001101000000000001001100000000110000000000
000010000001010000000011100001100001000000100000100000
000000000110100000000111101111101001000000110000000000
000100000000000001000111101000000000000000000100000000
000100000000000011100011110101000000000010000000100000
000001000001010111000111101000000000000000000100000000
000010000000100000100000001011000000000010000000100000
000000001000000011000011100000000000000000000100000000
000001000000000000000011011011000000000010000000100000
.logic_tile 16 20
000000000000000000000110110000000000000000000000000000
000010100000000000000010110000000000000000000000000000
001000001011010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111100011101001011001011000000001000000
000000000010001111000100001101111101101000000000000000
000000000000000000010000010000000000000000000100000000
000000001100000000000011000011000000000010000000000000
000000001000100000000000000000000000000000000100000000
000010000000000000000000000011000000000010000001000000
000010100000000000000000000000000000000000000100000000
000000000110000000000000001011000000000010000000000000
.logic_tile 17 20
000000100010000000000111101011100001000001010000000000
000001000000001011000110000011001001000010010000000000
001010100000000000010111111111100000000010100001000000
000000000000000111000111011001101011000001100000000000
110010000000011111000000000011101000101000000000000000
010001000000100001100010010001111100011000000000000010
000000100000000000000110010101001000000110000000000100
000000000000000000000111010101011101000101000000000000
000010100000000111100011111111000001000001010000000000
000001001100001111000011001101101001000010010010000000
000011001110011101000011000111100001000010100001000000
000011000000100111000000000011001011000001100000000000
000000001010001000000000001000000000000000000110000000
000000000111011011000011010001000000000010000000000000
000100100000000111000010000000000000000000000100000100
000000000000000000000100000111000000000010000000000000
.logic_tile 18 20
000000001010000001000000000001100000000001010000000000
000000000000000000100000001011101111000010010000000000
001100000001100111100111100000000000000000000000000000
000110000000010000000111100000000000000000000000000000
010000101000000111000000000001011001000111110000000001
000000000110000000000000000101001001000011110000000000
000010000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000110010001000000000011000000000010000000100000
.logic_tile 19 20
000000000000001111100010010011001101010111110000000000
000100000000000101110011000101101101011011110000000000
001010000000100111100110010001111101001001000000000000
000000100000010000000010111001111110001010000000000000
110000100000000011100110000101001111000110000000000000
110000000000000011000000000001011111000101000000000100
000011000001011000000000001011001001101000000000000000
000001100000001011000000000101011101100100000000000000
000000100000100111000111000111101110000100000000000000
000000001001010111000000000111101011001100000001000000
000110100000000000000010000000000000000000000000000000
000001000010001111000110010000000000000000000000000000
000000000000001001000010001001111001111001000000000000
000000000110000001000111000011101111111010000000000000
000000000110001000000011110000000000000000000100000000
000000000000000011000011000001000000000010000000000000
.logic_tile 20 20
000010000000001011000111010000000000000000000000000000
000101000000101111100010110000000000000000000000000000
001010100001010000000000000101000001000001010000000000
000000000001111011000011001101001100000010010000000000
110010100001010111100000000001011101010100000000100000
010001000000100011100010111001011101011000000000000000
000000001110000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000010001001111110010100000000000
000001000000000000000011100001101000110000000000100000
000010100010100011000010000000000000000000000000000000
000111000000010000000110010000000000000000000000000000
000000000100001000000000001011101011111100100000000001
000000000000100011010000001101101001111100110000000000
001000000000000000000000011000000000000000000100000000
000000000000000000000011111111000000000010000000000100
.logic_tile 21 20
000000000010000111000011000000000000000000000000000000
000000000000000101100100000000000000000000000000000000
001010000000000000000000001001101011101100010000000010
000000100000000000000011110101101011101100100000000000
010000000000000111000011100001000000000001010001000000
110000000000100000000000000001101100000010010000000000
000001000010000000000000000000000000000000000101000000
000010100000000001000010010001000000000010000000000000
001000100000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 20
000000000000000001000000000101011110001001000001000000
000000000110000000100010010011111110001010000000000000
001101000000010101100010101101111101110110000000000100
000110000000100000100011101001111111110101000000000000
010000001000000001000000010000000000000000000000000000
010000000000000000100011110000000000000000000000000000
000010000000000000000110001001100000000000010001000000
000001001000001001000000000101101110000000000000000000
000100000000000011100000011111100000000000010000100000
000000001110000111100011000011001010000000000000000110
000000000000001000000000000001100000000000010010000000
000001001000000011000010010011101110000000000000000010
000000000000000001000000000001101100000000000010000010
000000000000000101100000001011001010100000000000000000
000000001001111000000000010000000000000000000100000000
000001000000100101000011000001000000000010000000000000
.logic_tile 23 20
000000000000000001000011100001011111100000000000000100
000000001110000000000010001111101001000000000000000100
001001000001110000000000000101000000000000010000100010
000010000011010000000010011011101011000000000000000000
111000100000000000000011110101100000000000000001000000
010101000000000000000010001001100000000001000000000000
000001000110000000000000000111101001100000000000100010
000000100000010000000010010001011011000000000000000000
000100000000000000000111001101100000000000100000000000
000100000100000000000010010011101001000000000010000010
000000000010000000000111100101001001100000000000000110
000100000000001001000110010001111011000000000000000000
001000000000100000000111001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000001011010000001000000000000000000100000000
000000000001011101100000001011000000000010000001000000
.logic_tile 24 20
000000000001010111100000001111111101001001000000000001
000000000000000000000000001101111101001010000000000000
001100100001000101100000000101101100100000000000000000
000111100000000000100000000001011110000000000011100000
010010100000000011000111010001100000000000010000000010
110000000000001001000010101111001010000000000000000000
000000100000100101100110000101100000000000010000000100
000001000100010000100000000011001011000000000000100010
000000000110001011100110010011001110100000000010000000
000000000000001011000111001111111100000000000011000000
000001000000000000000010000111100001000000010001000001
000000100001011111000010010011001110000000000000000000
000000000000001000000111011000000000000000000100000000
000000000100001011000111000011000000000010000010000000
000010000000000111000000000000000000000000000100000000
000001000000000001000010010101000000000010000000000000
.ramt_tile 25 20
000000000000000000000000000000000000000000
000100001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000100100000000000000000000000000000
000011000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000010000000000000000000000000000000
000110000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 20
000000000000100001000000000011000000000000010000100010
000010101000011111000011101011001011000000000000000000
001000000000000000000000001101100001000000010000000010
000000000000001001000000000111001100000000000001000000
010000000000000000000011001001000000000000010000000010
010000000000000000000110110001001111000000000000000100
000001000000001101000111001101100000000010100001000000
000000100000010111000100000101101101000001100000000000
000011100001000101100111001101000000000000010000000010
000101101100100000000110010001101011000000000000000001
000000000000000001000000000000000000000000000100000000
000000000110000000000000001111000000000010000000100000
000000000000100000000010010000000000000000000101000000
000000000001010000000011110001000000000010000000000000
000001000000001000000000011000000000000000000100000000
000000000100000011000011111111000000000010000010000000
.logic_tile 27 20
000000000000000001100110000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
001000000001010001000000000011100000000001000001000000
000000000000000000100000000011100000000000000000000000
110000000000000000000110001001000000000000010000000010
110000000000000000000000000011001011000000000000000000
000001000000100000000000001001000000000010000001000010
000010000001000000000000001111100000000000000000100000
000100000010010101000010001001011000100000000010000100
000000000000100101000000000011001000000000000000000000
000000001100011000000000000011011100000000000010100001
000000000000000011000010011011001001100000000000000000
000000000110100000000010001000000000000000000100000000
000000000001000000000100000111000000000010000000000000
000011100000000111000000010000000000000000000000000000
000000100010000000000011010000000000000000000000000000
.logic_tile 28 20
000000000000000001100110000001011001010100000000000001
000000000000000000000010010111001110011000000000000000
001001000000000011110111110011100001000010100000000000
000000000000000000000110000101101110000001100000000000
110000000000000000000000001101101001111001000001000000
110000000100000111000000001001011100111010000000000000
000000001010001001100000001101111111101100010000000000
000000000000000001000011011101001110101100100000000000
000000001000000000000000010000000000000000000100000000
000000000001000000000011001001000000000010000000000000
000010100000001000010110101000000000000000000100000000
000000000000001011000110001001000000000010000000000000
000010100000100101100111100000000000000000000100000000
000000000001010000000000001011000000000010000000000000
000001000000001001000000001000000000000000000100100000
000010101000001011100000001011000000000010000000000000
.logic_tile 29 20
000000000000000000000000001101111100101000000000000010
000000000000001001000000001001111000100100000000000000
001000001100000001000000010111000001000010100000000000
000000000000000000100010111111101000000001100000000000
010000000000000000000011101011100000000001010000000000
110000000000000000000000001111001000000010010001000000
000000000100010000000011110000000000000000000100000001
000000000000000001000010001011000000000010000000000000
000010100000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000010000000100100000000000000000000000000000000
000000000000000000000011011000000000000000000100000000
000000000000000000000110101101000000000010000000000000
000000000000000000000110101000000000000000000101000000
000000000000000000000000000101000000000010000000000000
.logic_tile 30 20
000000000000010111000000000101100001000010100000000000
000000000000100000000010001111001110000001100000000100
001010000001010000000000000011001100000010000001000000
000000000000000000000000001011101010000011000000000000
010001000000000000000011100000000000000000000100000000
110010001010000001000000001001000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001000000000001000000000001000000000010000000000000
000000000001001111100111100000000000000000000000000000
000100000100001101000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
.logic_tile 31 20
000000000000000000000000001000000000000000000100000010
000000000000000000000011100101000000000010000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000100
000000000000000000000000001111000000000010000000000000
001000000000100000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 20
000000000001010011100000001011011001101100010000000000
000000000000100000000000000111001101101100100000000000
001100000000000111100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
110010100000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000111100000000101100001000010100001000000
000000000000000001100000000101101011000001100000000000
001000000000010000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
110000001110000001100000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000111010000000000000000000101000000
000000000000000000000110001101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 3 21
000000000000000000000000000111001101101000000001000000
000000000000000000000000001101101000100100000000000000
001000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110100000000000111100010000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000011100111010000000000000000000100000000
000000000000000000000111000101000000000010000000000000
000000000000010000010010000000000000000000000100000000
000000000000100000000100000111000000000010000000000000
000000000100001000000000000000000000000000000000000000
000000000000000011000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000001011000000000010000000000000
.logic_tile 4 21
000000000000000011100000000101100001000001010001000000
000000000010000111100000000001001000000010010000000000
001000100000001000000000000000000000000000000100000000
000001000000001011000000000001000000000010000010000000
010000000000001000000011100000000000000000000110000000
110000000000000011000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000111000011000011000000000010000000000001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 21
000100000000010000000000000000000000000010000000000010
000110001010100000000000000000000000000000000001000000
001000000000010000000000000000000000000000000110000000
000000000000100000000000001111000000000010000000000000
110000000000000000000000001000000000000000000100000000
010000101100000000000000000111000000000010000000000010
000110100000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000001110000000000011000000000000000000100100000
000000000001110000000011101011000000000010000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 6 21
000000100000000111000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
001010000000000000000110001101100000000001010000000100
000001000000000000000000001001001000000010010000000000
110000000000000000000000000000000000000000000000000000
010001000110000001000011000000000000000000000000000000
000100000000000001100000000000000000000000000100000000
000100000000000000000000001101000000000010000010000000
000100000000000000000000000000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000011000000000111000000000010000000000000
.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000001100100111000111000000000000000000000000000000
110000000001010000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000001100000010011011110101100010000000000
000001000000000000100011010101001101101100100000000000
001000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000100000000
000010000001100000000000000000000000000000000000000000
000101000010110000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000
001001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 21
000000000000001000000000000101101010110110000000000000
000000000000001011000000000011111101110101000001000000
001000100000100001000000000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
110001000000000000000011010101011100000110000010000000
110110000000000101000111011101011101000101000000000000
000000000000000111000000011001011011111001000000000000
000000000000000000100011000001001101111010000000000010
000001000000000000000000010000000000000000000000000000
000010000000001011010011000000000000000000000000000000
000000100000000000000010000000000000000000000100000000
000001000000100000000000000000000000000010000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 21
000000000000000001000111110011001011000011100000000000
000100000000000001100111111101001010000011000000000010
001000000000010001100111011101011001010100110000000000
000010100000100111000111010001011100000000110000000010
010000001110001111000110000001000001000010100001000000
010000000000001011100010010111101001000001100000000000
000011000000000001000110100011011111000110000000000000
000001100000001001100110101011001001000101000000000000
000010000000000001000111001101111111000000000000000100
000011100001001001100010000011101101100000000000000000
000000000000001111100111111011011111001001000000000000
000000000000001011100010101011101010001010000000000000
000000000000000011100000000101000000000010000110000000
000000000000000000100000000001100000000011001000000000
010000000000001111100000000101100000000010000100000000
010000000000001101000000000001100000000011000000000000
.logic_tile 11 21
000000000000101011000110100001001100111001000000000010
000100000000011001000110011011001110111010000000000000
001001000000000011100110000101011101101100010000000000
000000000000001111100011111011101011101100100000000000
000000000001010111000111100000000000000000000000000000
000000000001101001000100000000000000000000000000000000
000000000001000000000111100101011000000100000001000000
000000000000000000000110011001001110000000000000000000
001000100001010001100011101111000000000010100000000000
000100000000000111000011101011101110000001100010000000
000100000001011000000000000101101001101000000000000010
000000001110000011000011010101111011100100000000000000
000011000000001111000000010111100001000001110100000000
000011001000001101110011110001101001000000110000000000
000001100000000001010000011011011111001001000100100100
000010100000000000100010001001001000001010000010000000
.logic_tile 12 21
000101000011001001000010111001100000000001010000000000
000110000110000001000111110001001011000010010000000000
001000100000000011100110000000000000000000000000000000
000011100000000111000010010000000000000000000000000000
010001000000010000000011101111000000000010100000100000
010000000000100000000000000101001111000001100000000000
000000000000001011000000000001011000010100000010000000
000000000000000001000010011001011101011000000000000000
000001000000001000000111000001100000000001010000000000
000000100000001001000000000011101011000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000111001101111010010100000000000010
000101000000001011000000000011011111011000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 13 21
000101000001010000000000000001101011111000000000000000
000100000000000000000011100111011110111100000000000010
001000000110000111100000001000000000000000000100000000
000000000110000000000000001111000000000010000001000000
010000100000000000000000000000000000000000000100000000
010000000000000000000011010011000000000010000010000000
000000100000110000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000001110000011000000000000000000000000000000000000
000100001101010000010000001000000000000000000100000000
000000000000100000000000000111000000000010000000000010
000010100000000111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010000010000001000000000000000000000000000000000000
000001000001011001000010010000000000000000000000000000
.logic_tile 14 21
000000100010001111000011100001011001110000000000000000
000010100000001011100010001011001010111000000000000000
001000000001001101000110000001000000001111000000000000
000000000010000001000000000000000000110000110000000000
110010000010001001100010000111000001000000000000000000
110001001100000001000100001001001101000000010000100000
000110100000010001000000000101011001000011100000000001
000100001000000000000000000011101101000011110000000000
000000100001000111000000010001001001110000000000000000
000000000000100000000010001011011010111000000000000000
000000100000000000000111000000000000000000000000000000
000001000000000000000111110000000000000000000000000000
001001000000001000000111110111001011000011100000000000
000000101010001111000111000101101111000011110000000000
000100001010000000000111001000000000000010000100100010
000100000000000000000100001001000000000000000000000000
.logic_tile 15 21
000001000000000111000000010000000000000000000000000000
000010000000001001000011010000000000000000000000000000
001000001001000001100010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000010000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000001010000000000000000001001010010100110000000000
000000001000000000000000000011011000000000110000000010
000100000000000001000000001001101110010100000000000000
000000000000101111100000001001011011011000000000000001
000000000111010000000000001000000000000000000100000000
000000100010000000000000001001000000000010000000000000
000000001110110000000000010000000000000000000100000000
000100000000110000000011010011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
.logic_tile 16 21
000001000001010000000110001101000000000010100000000000
000010100000100000000010001001101100000001100000000000
001010000000000001000011100011101000010100000000000000
000001000000000000100011101001011101011000000001000000
110011000000001111000000011101011000010100000001000000
010001000000000001000011111011001001011000000000000000
000100000110010000000111100101100001000001010000000000
000100000000000000000000001111101001000010010000000000
000000001110001000000111000000000000000000000100000000
000000100000000011000011100101000000000010000000100000
000000100000100000000000010000000000000000000100000001
000000001010001111000011010111000000000010000000000000
000000100001100000000000000000000000000000000000000000
000000000000100111010010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011101111000000000010000000100000
.logic_tile 17 21
000100000100000000000111001101100000000010100001000000
000000000000000000000111111001001001000001100000000000
001100000000000000000000010000000000000000000000000000
010100000000010000000010000000000000000000000000000000
110000001001010000000000001011101000101000000000000000
110000000000100000000000001101111001100100000000000001
000011100000001001000011100000000000000000000000000000
000010000001000001000100000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001011111000000000101000000000010000000000000
000000000000000000010111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001001010011000000000001000000000000000000100100000
000010000000101111000000000111000000000010000000000000
.logic_tile 18 21
000000000000000001000010001001101110011100100000000000
000000000000000111100110001001001101011100010000000000
001100000000100111000010011101001100110110000000000100
000100000000010000000111010101001000110101000000000000
010000000001000111100000001011011000101000000000000000
010000001111110111100000000101011000100100000000100000
000100000001001111100110011101100000000001010000000010
000000000000001111100010001101101010000010010000000000
000000100000001101110111100000000000000000000000000000
000001000010000001000010010000000000000000000000000000
000000001100000000000000010000000000000000000100000000
000000000000000000000010111001000000000010000000000000
000000001100001000000000001000000000000000000100000000
000000100000001111000000001011000000000010000000000000
000110100000000000000000000000000000000000000100000000
000001000110000000000000001011000000000010000000000000
.logic_tile 19 21
000010100001000111110111001011001010000010000000000000
000000000000100000100111100001011011000011000000000010
001100000000101011000000010001111101010111110000000000
000000000001010001010010001111111111011011110000000000
110000000001010001000010111001001100101000000000000000
010000000000100000100110001111011111011000000000000000
000010000111000111110011101101101001110100000000000001
000011000001010000000110100111011111110000000000000000
000110100010000011100110111101101001010000000000000000
000101000101010000100111111011111011110000000000000000
000000001110000000000000001101000001000000100000000010
000000100000010000000010010001001111000000000000000000
000000100000000000010011111000000000000000000100000000
000011000000010000000011100111000000000010000000000000
000000000001011011100111110000000000000000000000000000
000000001000101011100011000000000000000000000000000000
.logic_tile 20 21
000000000000000011100000011111100000000001010000000100
000000000000000001100011101101101101000010010000000000
001010001011100000000000000000000000000000000100000000
000100000001100000000000000001000000000010000000000001
010011000000000000000000000000000000000000000100000000
010011100000000000000000000001000000000010000000000000
000000100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001110000111000011000000000000000000000000000000
000100000001000000000011101000000000000000000100000000
000100000000100000000000001011000000000010000000000010
000100100000000000000000000000000000000000000100000001
000001000001000000000000000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010010010000000000000000000000000000
.logic_tile 21 21
000000000001000000000111110101101100110110110000000000
000100000000000000000111010101011100111010110000000001
001001000000001001100000010011111000111001000000000000
000010001001001011000011101001101111111010000000000000
010010100001010001100011111001100001000001010000000000
010000000000000000000010111101001110000010010000000010
000000000000001000000110000000000000000000000000000000
000000001011001111010000000000000000000000000000000000
000000000000000000000111001000000000000000000110000000
000000000110000001000000001001000000000010000000000000
000011100110000000000000010000000000000000000100000000
000001100000000000000010001101000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000010001111000010001101000000000010000000000000
000001001100000001000000000000000000000000000100000000
000010000001010000000000000111000000000010000000000000
.logic_tile 22 21
000100000001010000000111100001011001100000000010000000
000101000000000001000010010101111111000000000001000000
001000000001001000000111001111101111000000000000000010
000000000001101001000100001001101011100000000000000100
010000000100000111000000010001000001000000010000100000
010000000000000000000010110101101000000000000000000001
000000000110001111000111001001100001000000010000000010
000010000000000111000111010011001011000000000000100000
000000100000000000000000001101011101000000000000100000
000011000000000011000000001101101111100000000001000000
000000000000010001000000001011011011101000000000100000
000000000000100000000000000101001110100100000000000000
000010000000000001000000000000000000000000000100100000
000001000000100000000011100001000000000010000000000000
000000000000001000010111000000000000000000000100000000
000000001001011111010100001111000000000010000000000100
.logic_tile 23 21
000000000001000111000111100101000001000000000001000000
000000000000101111110010011001101101000000010000100000
001100000011000000000010011111111010000110000001000000
000101000010000000000111010101111101000101000000000000
110000100001011111000111101101000000000000010001000010
110000000001100001100010000011001000000000000000000000
000010100001011000000011100101000000000000010001000010
000000000000000011000100001111001001000000000000000100
000100100010000000000010011001000000000000010010000000
000100000010000000000111011001001011000000000001000000
000101000000000000000010001000000000000000000100000000
000110000000000001000110001011000000000010000001000000
000010000000000000000011100000000000000000000110000000
000001000000000000000110001011000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000000001001000000000010000000000001
.logic_tile 24 21
000000000001000000000000010101000000000000010001000100
000000001110100111000010110001001001000000000001000010
001000000000001000000000001101000000000000010000000100
010000000010001011000000000111001011000000000000000000
010000100001011111000010011011100001000000010001000001
110001001010100101100010110001101110000000000000000000
000100000000001000000000010000000000000000000000000000
000000000000001011000011110000000000000000000000000000
001000000000001111000000000101111011000000000000100000
000100000000001011000000000111101100100000000000000001
000000000000000000000010001011000000000000010010000100
000000100100000001000000000101001011000000000001100000
000000000000001011110000000111000001000000010001000000
000000000000001011100000000001001100000000000001000000
000101000100000011110000000000000000000000000100000000
000010100010000111100000000011000000000010000000000000
.ramb_tile 25 21
000011100000010000000000000000000000000000
000010000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000010101000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 21
000000000000000001000011110001100001000000010010000000
000100000001010000000011011011101001000000000010100000
001000001000000001110010011101101110010100000000000000
010000100110000000000111010001001111011000000000000010
010000000000000000000111001001000000000001000000000000
010000000000000000000100001001100000000000000001000000
000000000000000111000000000000000000000000000100000000
000000101110000000000000000001000000000010000000000010
000001000000000000000011100000000000000000000100000100
000000001010100000000010101101000000000010000000000000
000100000000000000010011101000000000000000000100000000
000100000000001011000100001011000000000010000000000000
000000000000000111100000011000000000000000000100000000
000000001110000000100011110011000000000010000000100000
000000000000100000000000000000000000000000000110000000
000000000000010000000000001011000000000010000000000000
.logic_tile 27 21
000010001010000111100111101001001101101000000001000000
000001000000000000100100001001011100100100000000000000
001000100001000101000000011101011010000000000000000100
000000000000000000100010001011101100100000000000000010
110000000000000000000010100000000000000000000000000000
010000000000001011000010000000000000000000000000000000
000001000001010101000000001111000001000000010000000000
000010100000000000100000000001001100000000000000100010
000010100000000101000111011101000000000000010000000010
000001000000000000000111010101001111000000000000000000
000000000000000111000010100000000000000000000101000000
000000000000000001000011011001000000000010000000000000
000000000000000101000110101000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001000001100100000000000000000000000000000000110000000
000100000000000000000000001101000000000010000000000000
.logic_tile 28 21
000000000000000000000000000111100000000001000000100000
000000000000000000000000001111000000000000000001000000
001000001110000101000000000011100000000000000001000000
000000000000000000100000001011000000000001000000000000
110000000000000101000000001001100000000000010000000010
010000000000000000100000000111001010000000000000000000
000010000000000000000000000011100000000010000001000000
000000000000000000000000001011000000000000000000000000
000100001000000111000010110000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000101000000000011000000000010000000000010
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
.logic_tile 29 21
000000000000000011100010001000000000000010000000000000
000000000110000000000100000001000000000000000000000000
001000000000000000000000000000000000000010000000000000
000000000000001101000000000101000000000000000000000000
110000100000001000000000001000000000000010000000000000
010001000000000111000011010101000000000000000000000000
000000000000000101000000000000000000000010000000000000
000000000000000000100000001001000000000000000000000000
000010100000000000000000001000000000000010000000000000
000001001100010000000011101111000000000000000000000000
000010000000000000000000000000000000000000000101000000
000000000000000000000010011101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000010000000000000000010100000000000000000000100000000
000000000010000000000100000001000000000010000000100000
.logic_tile 30 21
000000000000001101100000000101100000000000001000000000
000000000000000101000000000000000000000000000000001000
000000001110000000000111000101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000101000110110001100000000000001000000000
000000000000000000100010100000101011000000000000000000
000000001000001000000111000101100000000000001000000000
000010000000000101000010110000101000000000000000000000
000010100000000000000000000001100000000000001000000000
000001000000000000000000000000101000000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000001010000000000000000000000000000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 31 21
000000000000010000000000010000000000000000000100000000
000000000000000000000011001001000000000010000000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000100000010
000000000000000000000100000011000000000010000000000000
000000000000000011100000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
010000000110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000100000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.io_tile 33 21
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000001000000000000000000101000000
000000100000000000000000000011000000000010000000000000
110100000000100011100000000000000000000000000101000000
010100000000000000100000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001000000011000011100000000000000000000000000000
000000000000000001000000001000000000000000000100000010
000000000000000000100000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 22
000000000001000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010001000000010000000000001000000000000000000100000000
010000101010100000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000001100001101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 22
000000000000000001000011101101001101110110000001000000
000000000000000000100011000001001011110101000000000000
001000000000001000000000010011111000011100100000000000
000000000000001011010011100001011001011100010000000000
010000000000000111100010000000000000000000000100000000
010000000000001011100100000101000000000010000010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000001100000000000000000000000000100000000
000100000000000000000000001101000000000010000000000010
000000000000001000000111001000000000000000000100000100
000000000000000111000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000100000000000000111000000000010000000000000
000000000110000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 6 22
000000000110000001000000001001100001000001010000000000
000000000000000000000000001101001000000010010000000010
001010100000011001100000010000000000000000000100000000
000000000000100011000011110001000000000010000001000000
110001000000000000010000001000000000000000000110000000
010000000000000000000000001001000000000010000000000000
000000000000000000000110001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000000010010110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000001010000000000000001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001000000000000000000111000000000010000000000000
.logic_tile 7 22
000000100000000111000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
001001000000000000000011100000000000000000000000000000
000000000000000101000011100000000000000000000000000000
010000000000100011100000000000000000000000000000000000
010000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100011100000001011000000000000000000000010
000000000000010000100000001001001111000000010000000000
000010100110000011000000001101011001111001000001000000
000001000000000000000000000011001001111010000000000000
000000000110000000000111001000000000000000000100000000
000010001010000000000000001111000000000010000000000100
000000000000000000010011000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.ramt_tile 8 22
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000100000000000000000000000000000
000001100001010000010000000000000000000000
000000000000000000010000000000000000000000
000010100110000000000000000000000000000000
.logic_tile 9 22
000001000001011000000000001011000000000010100000000000
000010000000000001000000000011101010000001100000000000
001010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
010000000000010000010000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000001111110011110011011001010100000001000000
000000000000000111000011100001011011011000000000000000
000000001100001000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000001110000000000000000011000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 10 22
000000000000101011100010011001101000101000000001000000
000000000001011111000011110001111010100100000000000000
001000000000001111100111011001100000000010100000000000
000000000000001011100010000101101000000001100000000010
010000000000000011100000001101001100011100100000000100
010000000000000000000011100101101110011100010000000000
000000000000001111100000001000000000000000000100000000
000000001010000001000000000001000000000010000000000010
000000000000001111100000000000000000000000000100000000
000000000000000011000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000001000010000000010000000000000000000000000000000000
000010100000010001000000000000000000000000000100000000
000111100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 22
000000100000010000010011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001001000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000100000000000000101001001101000000001000000
110000000100000000000010111011111101100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000000001111000000000010000100000001
110000000000000000000110000000000000000000000000000000
000000000110000000000100000000000000000000000000000000
.logic_tile 12 22
000000000001000111100011100000000000000000000000000000
000000000000100000000110000000000000000000000000000000
001000001000001000000000011011101011000100000001000000
000000000000001111000011010111111010001100000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000001100010110101100001000001010000000000
000000000000000011000111000001101011000010010000000000
000001100000000000000011101111000001000001010000000000
000001100000000000000100000001101001000010010000000000
000100000000000000000010000111000001000001010000000000
000100000000000000000110001001001011000010010000000000
000001000000000011100000001011101111010100000000000000
000010000001000001000011100101101001011000000010000000
000000000000001000000000000000000000000000000100100000
000001000100000001000000001011000000000010000000000000
.logic_tile 13 22
000100100001001001100111100001001010010100110000000000
000000001000001101000100000011011000000000110000000010
001000001011010011100111111001111010101000000000000000
000000000000000000000110110011111001100100000000000000
010001000000010000000010000000000000000000000000000000
110100100000000000000110000000000000000000000000000000
000000000000000000000011101000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000001110011011000000000000000000000000000000000000
000000001000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000101100100000000000000000000000000000000000000000
000101000001010000000000000000000000000000000000000000
000010100000100000000000001000000000000000000100000000
000001000001000000000000000001000000000010000001000000
.logic_tile 14 22
000000100000000111000000000101000000000000001000000000
000000000000000000100010010000100000000000000000001000
001000000000000000000011000001000000000000001000000000
000000000000000000010011000000101111000000000000000000
011010100000100011000011100101101000000011110000000100
110001001010000000100011100000100000111100000000000000
000000000001000000000000011111001111000100000000000100
000010100000100000000011001011101001001100000000000000
000000000000001000000000000000000000000000000000000000
000000001010101111000000000000000000000000000000000000
000010000000000111000111001101011000110011110000000000
000000000010000000100100000011011000111011110000000010
000000000000010001000011000000000000000000000110000000
000000001000100000110010010011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 22
000000000000000111100000000000000000000000000000000000
000000001100000011010010000000000000000000000000000000
001000000001010000000000000001011110111100000000000100
000000000011100000000011100101001100011100000000000000
010000000000000000000000010000000000000000000000000000
010100000000101101000011110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000100100010111000111111001011011000010000000000000
000000000000000000000011101111001001000000000000000010
000100101010000000000000000000000000000000000110000000
000101000000000000000000001011000000000010000000000000
000000000010000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000001000000000011000011000000000000000000000100000000
000000000000000000000100001101000000000010000000000100
.logic_tile 16 22
000000000000000111000000000011111101010100000000000000
000000000010000000000000001101101010011000000001000000
001000001001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000101000000110000000000000000000000000000000
010000001111001011000000000000000000000000000000000000
000101000000101011100000000111000000000001010000000000
000010000000000011100000000001101010000010010000000000
000000000000000000000000000000000000000000000000000000
000110000010000000000011100000000000000000000000000000
000100000001000001000111001000000000000000000100000010
000100000000100000000100000101000000000010000000000000
000000000000010000000010000000000000000000000000000000
000000000000100000010100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 22
000100000000101011000111011001001010101000000000000000
000100000001000001000111111101001100100100000000000000
001000000000000001000011100000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000001110000101000111100101111110010100110001000000
000010001100000111100010000001111010000000110000000000
000000100000000000000111110000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000000000010111111100000000000000000000000000000000000
000010100001101111100000000000000000000000000000000000
000100000000000000000000001101000000000010100000000000
000100001110000000000000001001101011000001100000000100
000001001110000000000000000001011000101000000000000000
000010100000000000010000001001101100100100000000000000
010001100000000000010000000000000000000000000100000001
100001000000000000000011110011000000000010000100000000
.logic_tile 18 22
000101000000000111100000010101011110010100000000000000
000010100000000000100011001011111001011000000001000000
001000001000001011100000010000000000000000000000000000
000000000000000011100011100000000000000000000000000000
010000001110010000000010001001000000000000000001000000
110010000000100000000111011001000000000001000000000000
000110101111000000000000001111100001000010100001000000
000101000000100000000000000001101111000001100000000000
000000000000000011100000000000000000000000000100000000
000010001000000000000011001111000000000010000001000000
000000001100000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000011010000000010001000000000000000000100000000
000000000000100000010100000001000000000010000000000001
000000001110000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
.logic_tile 19 22
000000000001000000000111101001100001000010100000000000
000000000000000000000010000011001101000001100000000100
001110100000000111100000000101100000000010100000000000
000101000001001111000000000011001010000001100000000010
110000000000000000000000010101101000000001110000000000
110000000000000001000010000011011101000011110000000000
000000100000001111000000001001101000010000000000000000
000001000000001011100000000011011011110000000000000000
000000001110001111100000000000000000000000000000000000
000000001100001111100010110000000000000000000000000000
000000000000001001000000001000000000000000000100000000
000010000001001111100010000111000000000010000000000010
000000101110010000000111100000000000000000000000000000
000001001100000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100001011001000000000000000000000000000000000000
.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
001101000001010001100011101011100000000001010000000000
000110000000000111000010010001101101000001100000100000
110000000000100000000010001101100000000001010000000001
110000001010000000000010001101001011000001100000000000
000000000000001000000110000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000001000000000010000100000000
000000001000000000000000011000000000000000000100000000
000000000100000000000010001001000000000010000100000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100001001000000000010000100000000
010011001101010000000000000000000000000000000100000000
100010000000100000010000001101000000000010000100000000
.logic_tile 21 22
000001000000000111100010010101001000111001000000100000
000010100000001101100010000001111100111010000000000000
001000000001001001000111000111011101111001000000000000
000000001010001011100011110111011101111010000000000010
110010000000001000000110001001011000010100000000000000
110100100000001011000010110101001100011000000000000000
000000000000000011010111010001101101000110000000000000
000000000001010111100110001111001010000101000000000000
000010000000000000000111100101101011101100000000000010
000011100000000001000100001101101011111100000000000000
001100000000000111000111101011101000000001110000000000
000100000010100011000111001111011101000011110000000100
000000001011110111100011101001111010010100000000000000
000000000000010111100010001001101100011000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000010000011000000000010000010000000
.logic_tile 22 22
000000000000001111100110000101100001000000010000000010
000000000110101111100010000111101101000000000000000000
001000001101000111100000010001011000110100000000000010
000000000000101001000010111001001111110000000000000000
010001000000000011100011100011100001000000010010000000
010000001000000000000100000111101001000000000000000100
000000100000000000000000010101001011010100000000000000
000000000110000000000010110001011100011000000000000000
000000100000000000000010000000000000000000000100000100
000001001010000000000100001111000000000010000000000000
000000001000000111000111000000000000000000000100000000
000000000000000000100110011011000000000010000000000010
000001100000000111000010010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000001000000000000000000001000000000000000000110000000
000010100000000000000000000001000000000010000000000000
.logic_tile 23 22
000100000000000011000000001011101100101000000001000000
000100000001000101010011000011101110100100000000000000
001000001100011000000111000000000000000000000000000000
010000000000011111000100000000000000000000000000000000
110000100000100000000000000001000001000000010001000000
010000000001000111000000001001001101000000000010000000
000000100110100000000000001001000001000000010001000001
000000000001010000000000000111001111000000000000000000
000000000000100011100000010000000000000000000000000000
000010101110000000000011100000000000000000000000000000
000001000000100000000011111000000000000000000110000000
000000000010000111010111011001000000000010000000000000
000000100000000001000000001000000000000000000100000000
000000000100000000000000000001000000000010000001000000
000000000000001000000000010000000000000000000100000000
000000100001000111000011010101000000000010000000000010
.logic_tile 24 22
000000000000000111100111110111000000000000010001000000
000100001000001111000010110101001001000000000000100000
001010001000000000000110000001101110010100000010000000
000001100000000000000011110001111001011000000000000000
010000000000000111000110000101000000000000010010000101
110001000000000000100011000101101001000000000000000001
000000001100000101100000000011000000000001000000000000
000000000000000000100000001011100000000000000000000000
000011100001110000000111000000000000000000000000000000
000011001110010000000110010000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000101000000011100000000000000010000001000000
000000001010001001010100000001000000000000000000000000
010100001100000000000000001000000000000010000100000000
110100000000000000000000001001000000000000000010000010
.ramt_tile 25 22
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000101101000000000000000000000000000000
000001001010000000000000000000000000000000
000010001010000000010000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000010000000000000000000000
.logic_tile 26 22
000001100000101000000111101111011010000011100000000000
000011000001000001000111100011101111000011000000000000
001100000000000111100010000011000000000001010001000000
000000000001010000100100001011101110000010010000000000
010000100000100000000011001001001111000110000010000000
010000001101010001000000001101101010000101000000000000
000000000001010111000111110000000000000000000000000000
000001000000000111100110110000000000000000000000000000
000000000001001011100010010011000000000000000000100000
000001000000001111000111010111000000000001000000000100
000100000011000101100000001011000001000000010000100000
000100000000001001000000000011001011000000000000000100
000000000001011101100111110101011000001100000000100000
000000000000000111000111110001001011001000000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
.logic_tile 27 22
000000101010000111000011001011111000111000000000000000
000101000011000000100010010011101101110000000000000001
001000000000001001000000000011000001000000100001000000
000000000010000001100000000001001110000000110000000000
010000000000100111000000001101100000000000000000100000
010000000001010000100000001011000000000001000001000000
000000000000001000000000011001100000000001000011000000
000000000000000001000010001101000000000011000000000000
000000100000001000000000010111011001010000000000000000
000001001010000101000010100101001100110000000000000000
000000000000001000000110101011100000000001000000100001
000100000000000101000011010101100000000000000000100010
000000000000001000000000000001100000000001000000000100
000000100001010101000000001011000000000000000000000000
110000000100001111000000000000000000000000000101000000
110000000001010101100000001001000000000010000000100000
.logic_tile 28 22
000010000000001011000010101111101011000100000000000000
000001000000000001000100000111101111000000000000000000
001010100000001001100110011011100000000000000001000000
000001000000001101000011110111100000000001000001000000
111000000000000000000110000001100000000001000000000000
110000000000000101000010110001000000000000000000000010
000000000000000001000110000001100000000000000000000000
000000000000000000000010111001001011000000010000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000001001101011000000010000000000
001000001110000000000000000101100000000000000000100110
000000000000100000000010010001101111000000010000000000
000010100000000000000111110000000000000000000000000000
000001000000000000000010100000000000000000000000000000
010011100000001101100110110000000001011010010110000010
110010100000000101000010100000001001100101100000100000
.logic_tile 29 22
000000000000000000000110000001100000000000001000000000
000100001100000000000011010000100000000000000000001000
001000100000001001100110110000000000000000001000000000
000000000000000001000010000000001011000000000000000000
010000000000000000000000000000001000001100111101000001
010000000000000000000011000000001101110011000000000000
001000000000100011100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000100
000000000000000000000000010000001001001100111100000000
000000001010000000000010000000001000110011000000000000
000001000000100000000110000000001001001100111100000000
000010000000000000000000000000001000110011000000000000
000010100000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
010000000000000000000000000000001001001100110110000000
110000000000000000000000000000001101110011000000000000
.logic_tile 30 22
000000001010000000000111010000001000111100000001000000
000000000000001001000011100000000000111100000000010000
001000000000000011100111001000000000000010000000000000
000001000110000000000000001101000000000000000000000000
010000000100011000000010001011011011111001000001000000
110000000000101011000010010011001010111010000000000000
000000000000001011100010010011101101010100000000000000
000000100000000001000110100101101110011000000001000000
000000000000001011100000000001111111101100010000000000
000000000000000011100000000001101010101100100000000000
000000000000000000000000000001011011000110110000000100
000000000010001001000011001001111000001010110000000000
000000000001010000000111100000000000000010000000000000
000000000000100000000100001111000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001101000000000010000010000000
.logic_tile 31 22
000000000100001111100000001001000000000001010000000000
000000000000000001100000000111001010000010010000000000
001000000000001000000000000001011001000110000001000000
000000000000000111000000001101001010000101000000000000
110010100000000001000000011011000000000001010000000000
110001000000000000000010000011101010000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010000011100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000101100000001000000000000000000100000000
000000000010100000000000000011000000000010000010000000
.logic_tile 32 22
000000000000001011100111101111100001000010100000000000
000100000000001011010111101101101000000001100000000000
001000000000001000000000001011000000000001010000000000
000000000000000111000010111101001000000010010001000000
010000000000001111000110000101001000101000000000000010
010000000000000001100000001101011010100100000000000000
000000000000000000000110011001100000000010100000000000
000000000000000111000010000111101000000001100000000000
000000000000010000000000000000000000000000000100000000
000000000000001011000000000111000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000011000011000000000010000000000000
.io_tile 33 22
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000001000000000000000000000000010000100000000
000000000000100001000011000001000000000000000100100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 23
000000000000000111000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000111111101011100100000000000
000000000000000000000000000101001010011100010000000000
110000000000100001000000000000000000000000000000000000
010000000001001101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000100001100000010011101100110110000000000000
000000000000000000000011001001101010110101000000000000
000000000000000000000011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101110000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
.logic_tile 4 23
000000000000000111000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000001111000000011101000001000001010001000000
000000000000000101000011010001101010000010010000000000
010000000000001000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000001111100000011111111001000110110000000000
000000000000000011100010001101011010001010110000000000
000000000000000111100000001001001010111001110000100000
000000000000000000000011100001101101111010110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000010100000000101000000000000000000000000000100000000
000000000000000000100000000011000000000010000001000000
.logic_tile 5 23
000010000000101001000000000000000000000000000000000000
000010000000010011010000000000000000000000000000000000
001000001110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000010000000
001000000001010000000000000000000000000000000101000000
000000000000100000000000000001000000000010000000000000
000100000001000000000000010000000000000000000000000000
000100001110000000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000001000000000000000000100000000
000001000000000000000000000001000000000010000010000000
.logic_tile 6 23
000000000000001000000000010101000000000000000000000000
000000000001000001000011111101000000000001000000000000
001000000000000001100010010101111101111100100000000000
000000000000000000000110000111101100111100110000000000
010000000000001001100110000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000100000000001000000110011001100000000001000000000001
000100000000000001000010000101100000000011000010000101
000000000000000000000000010001111010101101010100000000
000000000000000000000010101011101110001100000000000000
000000000000001001000000001101000001000000010100000000
000000000000001011000000001001001000000010010010000000
000000000000001111000000000101100000000000000100000000
000000000000010001000000000111100000000001000000000000
000000000001001000000000001001011011111000010101000000
000010000000001011010000000111011100010100010000000000
.logic_tile 7 23
000000000000000000000110000001100001000000100000000101
000000000000000000000000001101101010000000000000000000
001000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110100001100001000000000011000001
000000000110101001000000001101101010000000010000000000
000010000000000101100010100101111110001001000100000110
000000000110100000000000001001101101001010000010000000
000000000100100000000011101101011100001001000100100000
000000000001010000000000000001001111001010000000100101
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 23
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
.logic_tile 9 23
000000000000000011100000000011100001000000100010000100
000000000000000000000011101111101010000000000000000000
001000000000000000000000000101100001000010000011000100
000001000000101011000000001011001101000000000000000000
010000000000000000000010001111100000000010100000000000
010001000000000000000100001111001100000001100000000010
000000000001000011000000000000000000000000000110000000
000000000000100000000000000111000000000010000000000000
000000000110001000000111101000000000000000000100000000
000000000000000011000100000001000000000010000001000000
000110101011000001000111100000000000000000000110000000
000101000000000000000100000001000000000010000000000000
000001100000001000000111100000000000000000000100000000
000000100000000111000100001101000000000010000000000000
000000000000001000000011101000000000000000000100000000
000000000001011101000100000011000000000010000000000010
.logic_tile 10 23
000001000000000000000000010000000000000000000000000000
000110000000000000000010000000000000000000000000000000
001000000000001000000110000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
010000001110000111100000000111100000000001110000000000
010000000001000000100000000011001010000000110000000000
000001000000000001000000010000000000000000000000000000
000000100000000000100010100000000000000000000000000000
000000000000001000000011101101101101010100000000000000
000000000010000011000100000111111010011000000000000010
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
010000000000000101000000001000000000000010000100000000
010000000000000001000000001001000000000000000011000100
.logic_tile 11 23
000000000000011111100000001001011010101100010000000000
000000000000001111100000000001001011101100100000000010
001000000000001111000000000001000001000001010000000100
000010000010000001000010010101001110000010010000000000
110000100000000000000010001000000000000000000100000000
010001000000001101000011011001000000000010000000000000
000000000001001000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000100000101111000010000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000001010000000000000000001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000001
000000000000001001000000001101000000000010000000000000
.logic_tile 12 23
000010100001010001100111000000000000000000000000000000
000001000000000111000010010000000000000000000000000000
001010100000000011100000000101101010111001000000000000
000000000000000000100000001101001001111010000000000000
010000000100011011100000010101000000000000000001000000
010000000001000111000011110111000000000001000000000100
000011000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101010000000000000000001011111010000000000000000
000001000000000000010000000001001110110000000000000010
000000000000000000000000000000000000000000000110000000
000100001000000000000000001111000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000100010010000000000000000000000000000
000010101010000111000000001000000000000000000100000000
000001000010001001000000000001000000000010000000000000
.logic_tile 13 23
000001000000000111100011010000000000000000000000000000
000110100000010000100111110000000000000000000000000000
001000000000000000000000000001000000000001010000000000
000010000000000000000000000111101100000010010000000001
110001001001010000000000001000000000000000000110000000
100000100110000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001111011011100000000000000000000000000100000000
000000000000001011000000000011000000000010000000000010
000000000000000000010000000000000000000000000100000000
000000000000000000000010010001000000000010000000000010
000000000110000000000010000000000000000000000100000010
000000000000000011000000001111000000000010000000000000
000000100000100000000000000000000000000000000101000000
000001000001010000010000001001000000000010000000000000
.logic_tile 14 23
000100001110100111100010010011001100111100000000000000
000000000000010000100010111001011011111100010001000000
001000000000000000000000000101000000000001000000100000
000000000000000000000010010001000000000000000000000011
110001000001110001000111010111100001000001010000000000
010000100001100000100011110111101101000001100010000000
000000000001000000000000000000000000000000000101000000
000000001110000000000000001101000000000010000000000000
000010000100101111000111101000000000000000000100000000
000000000001000011100011111001000000000010000001000000
000100000000000000000000000000000000000000000100000000
000100000000000000000010001001000000000010000001000000
001000000000100011100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.logic_tile 15 23
000000100000001001100110010011111011001010000000000000
000001000000101111000010000011001110001001000000000000
001010100000001011100111100001000001000001010000000000
000000000000000011100010010111001000000010010000000000
010000001111000111100111100001011100000110000000000000
110000000001100000100111000101111101000101000000000000
000000000000001011100011110001100001000001010000000000
000000001010000011000110000011101000000001100000000000
000011100000001001000111101101011111001001000000000000
000000000000000011100110000101101000001010000000000010
000000000000001101100011100011111001101000000000000000
000001001110001111000000001111001110100100000000000010
000000000000000101100000000001001101010100000000000000
000000000000001001000011010111011111011000000000000000
111000000000000001000011101001011011110010100100000010
000000000000001001100000001101111001110000000100000000
.logic_tile 16 23
000000001000000000000000010101111100010100000000000000
000100001010000000000010001001011110011000000000000010
001110001111110111000110011101000001000001010000000000
000000000000111001000011100111001000000001100000000000
110001000000001101000000001001100001000001010000000000
110100100000000011100000000101101110000001100000000000
000000100000001011100000001011100000000000000001000000
000001000010100001000000001111100000000001000000000000
001000000000001111100011101011100001000001010000000000
000100000010000111000000000011001110000010010000000000
000000000000001011100110100001111000111001000000000000
000010100000000011000011001011101010111010000000000000
000000000000000001000111000000000000000000000100000000
000000001000000000100000000011000000000010000100000100
010000000000101001010000010000000000000010000100000000
100000000000010111100010110011000000000000000100000000
.logic_tile 17 23
000010000000010011100000011011000000000000000000000000
000001000000101001100011111011000000000001000000000010
001010101110000011100110011101011011101011110000000000
000001000100001001100011100101001101011011110000000000
010001000000101001000010000000000000000010000001000110
110000001111000111100000000001000000000000000000000000
000000000000001001000010100001001111000110000000000000
000000000010000001100000000101101001000101000010000000
000000100001000101000111110001100001000010100000000000
000001000000100000000011111011001001000001100000000000
000100000001000001000111010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000010001100000111000000001011101101000100000000000000
000000000110000000000000000001011110000000000000100000
010000000000000011010000000101100001000011010100000100
100000000000000000100000000001101001000011111100000000
.logic_tile 18 23
000000101000010000000011101000000000000010000001000000
000001000000000000000011110111000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000100000001111000000000101101101010100000000000000
010001000000001111100000001111101000011000000000000000
000000000001010000000111000011011100011100000000000000
000000000010100000000111001001111010001100000000000010
000000000000000111100000010000000000000010000000000000
000000000000000000100010100101000000000000000010000000
000010000000000001000000000000000000000000000000000000
000010000000000000100010010000000000000000000000000000
000000000000000000000011001000000000000000000100000000
000001000001010000000100001101000000000010000010000000
000000000000010011100000001000000000000000000100000001
000010000000100000100000000011000000000010000000000000
.logic_tile 19 23
000010100000000111000000010001001110001001000000000000
000001000000001001000011111001001011001010000000000010
001000001000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
110000100000010000000010001101011111001001000000000000
110001000000100111000000001011011001001010000000000000
000110100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000010000001000000000110100011000001000000100001000000
000100000000000000000000000001101100000000110000000100
000010101100001011100000000000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000011000001010000000010001000000000000010000000100000
000001001110001001000000000001000000000000000000000000
000000100001100000000000011000000000000000000100000000
000000000001110000000011100011000000000010000000000001
.logic_tile 20 23
000010000000000111100000000111000000000000001000000000
000000000000001111000000000000000000000000000000001000
001000000000010001100011000000000001000000001000000000
000000001100000011000100000000001001000000000000000000
000010000000000111100110000000000001000000001000000000
000001000000000000000011100000001000000000000000000000
000100000001001001100110010000001000111100000001000000
000001000000100001000010000000000000111100000000000000
000000000000000000000110100001000000000000010000000000
000000000000000000000100001101001111000000000010000000
000000000101000000000000000101000000000001000001000000
000000000001010000000000001011000000000011000000000000
000000000000001000000111001101011011000011100000000000
000010100001010111000100000101101011000011000000000000
110000001100000000000000001001000001000011100101000000
000000000000010000000000000001001011000011001100000000
.logic_tile 21 23
000000101010000111000000010000000000000000000100000000
000001000100000000000011010011000000000010000000000000
001000000000010011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
010010000000000000000011001000000000000000000100000000
010001000110000000000000000001000000000010000000000000
000000100001010000000000000000000000000000000100000001
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000110001111000000001101000000000010000000000000
000000100001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100001000000000000000000000000000100000000
000001000001010000000000000111000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 22 23
000010000000011001000110010001001011000011100000000001
000000000000001111000010011011101100000011000000000000
001000000000000111000110111001111010011100100000000000
000000000001010111000010000001101101011100010000000010
010000000000011000000000000001101100111001000000000001
010000000010001011000010010001101111111010000000000000
000000000000000001000000001111101110010100000000000000
000000000000000000100000001011111011011000000000000000
000100000000000101100111101000000000000000000100000000
000100000000000000000011100001000000000010000000000001
000000000110001000000011100000000000000000000100000000
000000000000001111000100000001000000000010000001000000
000000001100000000000111101000000000000000000100000000
000000000000010000000000000111000000000010000000000000
000001000000000001000011000000000000000000000000000000
000000100000000000100100000000000000000000000000000000
.logic_tile 23 23
000001000001110101000000010001001101010111110000000100
000000100000000000100010001001001000011011110000000000
001011000110001000000000011101011001101100010000000000
000010100100000011000011000011101111101100100000000000
110000000000100000000110011101100001000001010000000000
010000000001000000000011011101101101000010010000000000
000000000000001000000110011000000000000000000100000000
000010000100001111000010000101000000000010000000000000
000000000001000111000111001000000000000000000100100000
000000000000100000100111000011000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000001110000001100010001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000101010000000000000001001000000000010000000000000
000000100000000000000000010000000000000000000100000000
000001000000000000000011111011000000000010000000000000
.logic_tile 24 23
000000100100001000000000010000000000000000000000000000
000010000000000011000010000000000000000000000000000000
001010100000001001100011000000000000000000000000000000
000000100000001111000100000000000000000000000000000000
110000000000000000000111001101000001000010100000000000
010000000000000111000100000101001000000001100000000000
000000000000101101110111000000000000000000000000000000
000000000000111111000100000000000000000000000000000000
000000000000000000000000010001111110010100000000000000
000000001010010000000011101001001011011000000000000100
000000000010000000000000001001000001000010100000000000
000000000000100000000000001001001010000001100000000000
000000000000010000000000001000000000000000000110000000
000000000000100000000000001101000000000010000000000000
000000000000001000000000001000000000000000000100000001
000000001110000111000010011111000000000010000000000000
.ramb_tile 25 23
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 23
000100000110000011000000000101011011010100000000100000
000000000000000000100011100101101100011000000000000000
001000000000000001100011010001000000000010100000000000
000000000000000000010010000001101100000001100000000000
010000000001010001100111110000000000000000000000000000
110000000000000000000110110000000000000000000000000000
001000000000001001100011010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000001000000000000001111011110001010110000000
000110000000001111000000000111101001110000000100000000
000100000000000000000000001001111011111000000110000000
000000000000010001000000001111011011110000000100000000
110000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 27 23
000001000010000000000000011000000000000000000100000000
000100000000000000000011001101000000000010000001000000
001000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 28 23
000000001001010000000110000101100000000000001000000000
000100001100100000000011100000100000000000000000001000
001000000001010000000000010000000001000000001000000000
000000000000000000000010000000001101000000000000000000
010000000000000000000000000000001000001100111100000000
010000000000000000000000000000001101110011000000000000
000000100000000000000000010000001000001100110100000000
000101001010000000000010000000001001110011000000000000
000000001110000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001011010010100000000
000000000000000000000000000000001001100101100000000010
110000000000000011100000000000000000000000000000000000
110000000110000000100000000000000000000000000000000000
.logic_tile 29 23
000000000000000001100000010011100000000001010000000000
000000000000000111000011110001001110000010010000000000
001000000000001000000011001101100001000010100000000000
000000001000000011000100001001001010000001100000000000
110000000000001001000000000000000000000000000000000000
110000001010000001100011000000000000000000000000000000
000000100000001001100000000011011000010100000001000000
000001000000000111000000000001101100011000000000000000
000000000000000111100000011101001010000110110000000010
000000001010000000000010101111011001001010110000000000
000000000000000111000010001000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000000000000011100010000000000000000000000100000000
000000000000000000100000000101000000000010000000100000
000001000000000000000011001000000000000000000100100000
000000100000000000000011111111000000000010000000000000
.logic_tile 30 23
000000000000000011000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001100000000001011100000000101100000000010100001000000
000000000000000001000000001001101100000001100000000000
010000000001010000000011101101100000000010100000000000
110000001000100000000000000001101110000001100000000000
000000000000000000000110011000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000111000000000000000000000000000100000000
000000000000100000100000001001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000000
.logic_tile 31 23
000010000000001000000000011101111101101100010000000000
000001000000000011000011010011101101101100100000100000
001000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000110000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010101001001101100010001000000
000000000000000000000010000011011110101100100000000000
000000001010000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000010000000001001100011110000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001000110000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
.logic_tile 32 23
000010100000000111100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
001000100001010000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 24
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000001000000
001000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
.logic_tile 3 24
000110100000000000000000000000000000000000000100000000
000100001000000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100010000011011000000000000000000000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 24
001100000000000000000000010001100000000000001000000000
000100000000000000000010000000100000000000000000001000
001000000000000000000110000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
110000000001000000000000000000001000001100110110000000
010000000000000000000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000010010000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
110000000000000000000000000000000001011010010100000000
010000000000000000000000000000001001100101100010000000
.logic_tile 5 24
000000001100000001000000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
001000000100000000000111000101000000000001000000000000
000000000000000000000000000111000000000011000000000100
010000000000000011100011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100010001000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000101000000
000011000110000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000110100000000000000000001000000000000000000100000000
000101001010000000000000001001000000000010000010000000
.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000001000000000001001100000000000000001100000
000000000000001111000000000111001010000000010000000010
110000000000000101100000001101001101111100110000000100
010000000000000111100000000011001000111100100000000000
000000000000001000000110001101101100000110000001000000
000000000100000001000000000101101110000101000000000000
000100010000001011100000010000000000000000000100000000
000100011100000011000011000101000000000010000000000000
000000100000011111100000000000000000000000000000000000
000001000000001111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001111010000000011000000000010000000000000
.logic_tile 7 24
000010101010001001000000010001000000000000000001000000
000000000000001011100011110101000000000001000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000001100000001000000000000000000000000000100000000
110000000000000000100000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010011100000000000000000000000000110000000
000010010000100000100000000001000000000010000000000000
000010000001010000000000000000000000000000000100000100
000000000000100000000000000011000000000010000000000000
000010100001100000000010000000000000000000000000000000
000001010000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000101000000000000000000000000000000000000
000110000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000010000000000000000000000
000000000000100000000000000000000000000000
.logic_tile 9 24
000010000000000000000000010101100000000010000001000000
000001000000000000000010001001000000000000000000000000
001000000000001111100000001001000000000011000000000000
000000000000000001100000000001100000000010000000000010
010000000110001000000010011101100001000011010000000000
110000000010000001000010000101101011000011110000000000
000000000000001001100110010001100000000000000000000000
000000001010000001000010001101000000000001000000000010
000000000000000000000000000000000000000000000100000000
000000010000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000000000000000010000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000001000000000000000000000000000000000010000100000000
000010000000000000000000000101000000000000000000000000
.logic_tile 10 24
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000001000000000110010011000000000001000001000000
000000000000000000000010000001000000000000000000000000
000001000000000001000111111101111110001001000001000000
000000010000000111100111001101101110001010000000000000
000000001110000000000000000101000000000000100000000001
000000000000000000000000001011101011000000000000000001
000000000110000001000000001000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000000001000000010000000000000000000000100000000
000000000000000011000100000011000000000010000000000000
.logic_tile 11 24
000100000000000000000111001000000000000000000100000000
000010100000000000000111100011000000000010000000000000
001010100000000000000000001000000000000000000100100000
000000000000100000000000001101000000000010000000000000
010000000001110000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001100001110000000000000000000000000000000000000000
000010110101110000000000000000000000000000000000000000
000000100000000001000000000000000000000000000100000000
000000000000000111000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000000110000000000000001000000000000000000100000100
000000000000100000000000000011000000000010000000000000
.logic_tile 12 24
000000000000000001000011010000000000000000000000000000
000001000010000000000110110000000000000000000000000000
001100000000000000000000000001011010000011010000000100
000100000000000000000011110001101001000011110000000000
010000000000000000000111100000000000000000000000000000
110001000000001011000100000000000000000000000000000000
000000000000000011010000000000000000000000000100000100
000000000000000000100000000101000000000010000000000000
000000000000010000000000010000000000000000000100000100
000001010000100000000011101011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010000000000000000000001001000000000010000000000001
000000100000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
.logic_tile 13 24
000000001110101111000000010000000000000000000000000000
000000000001011111000011110000000000000000000000000000
001000000000001001000000010000000000000000000000000000
000000001010000001100011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000001110000001000000000000000000000000000000000000
000000000000001000000000000001111101101100010000000000
000000000000001011000000001111001000101100100000100000
000010000000000000000111100001000001000010100000000000
000000010000000000000111100001001001000001100000000000
001011000000010000000000000000000000000000000000000000
000011100000100111000000000000000000000000000000000000
000010000001010000000000010011011011001001000000000010
000000000000000000000010101001101100001010000000000000
000000010000100000000000000000000000000000000100000000
000000000001000000000000000101000000000010000000000100
.logic_tile 14 24
000000001110000001000000010101111101101000000000000000
000000000000100000000011101101101110100100000010000000
001000000000000011100000000000000000000000000000000000
000000000100000000100000000000000000000000000000000000
010110100000001000000110000101000001000010100000000000
010000000000111101000011011011001111000001100000000000
000000100000000000000000010000000000000000000100000000
000000001010000000000010001101000000000010000000000000
000000000000001000000000001000000000000000000100100000
000000011000001111000011010011000000000010000000000000
001100000000000001000000001000000000000000000101000000
000100000000001001100000000001000000000010000000000000
000000000001110000000000000000000000000000000100000000
000000010001000000000000000011000000000010000000000000
000000000000000011100111000000000000000000000100000000
000000000000000000000000000001000000000010000010000000
.logic_tile 15 24
000000100001000000000010000011100000000000000001000000
000000000000100000000000000111100000000001000000100000
001000000111000000000111000000000000000000000000000000
000000000010100000000100000000000000000000000000000000
110011100000001000000111000111101001001001000000000100
010111000000001111000100001111011110001010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000001000000000111000000000000000000000000000100000000
000010110000000000100011101101000000000010000001000000
000000001100010000000010000000000000000000000100000000
000000011110100000000100000011000000000010000001000000
000001000001010001100110000000000000000000000000000000
000000110000100000100000000000000000000000000000000000
000001000000000011100000001000000000000000000100000010
000010000000000011100000001001000000000010000000000000
.logic_tile 16 24
000010000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001100001010000000000000000000000000000010000100000000
000110100001000000010000001111000000000000000100000000
110010000000000000000000000000000000000000000100000000
010000000000100000000000001001000000000010000100100000
000001000001010000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000100000000010010000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000110000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000110000010000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 24
000000000000000011100111000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
001000000000000001100000001101100000000001010000000100
000000000000000000000000000001101101000010010000000000
111000001010000000010000010101001111111100110000000000
010100000000000000000011010011111100111101110000000001
000000000000001000010110000001000001000001010001000000
000000000000001011000000001001101010000010010000000000
000000000000001000000010000111101111111100110000000010
000000010000001011000110000111101110111101110000000000
000101100000000000000010000000000000000000000100000000
000100010010000111000000000001000000000010000000000000
000000000000000011100111010000000000000000000110000000
000000000111011011100011111111000000000010000000000000
000010010000000011100000001000000000000000000100000000
000000000000000000010011001011000000000010000000000000
.logic_tile 18 24
000000001010001001000011101011011100010100000000000000
000000001010000111000010110101001110011000000000000010
001000000000000000000000000111100000000001110000000000
000000001001000111000000000111101001000011110001000000
111001000000000000000110010101001101011100000000000000
010100000000101011000010000001011000001100000000000000
000010000000000101000110100111000000001111000000000000
000000000000000000100100000000100000110000110000000000
000010110000000111100011010001001011011100000000000000
000101010000001001000111100011011011001100000000100000
000100100100000011100110101101000000000000110110000000
000000000000000000000111101011101110000001111101000000
000000001100000001000111101011100000000001110100000001
000100010000000111000100001011101001000011111100000000
110000000110000000000110100000000000000000000000000000
000000000010100000000100000000000000000000000000000000
.logic_tile 19 24
001000000001001111000110100000000000000000000000000000
000000000000101011100110010000000000000000000000000000
001010001010010101100110000001011101010100000001000000
000000000000101001000000000001011110011000000000000000
010000000000000000000110001101111101010111110000000000
110000001100000000000000000101001100011011110000000000
000000000000001001100000001001101101111100110000000000
000000000000000001000000000001011111111101110000000000
000000000000000000000111100001000000000001010000000000
000000010000010000000011100111101001000010010000000000
000010100000000001000010000111100001000001010000000000
000100000000000111000110001011101101000010010000000000
000010000000000111000000000000000000000000000000000000
000001010111010000000000000000000000000000000000000000
110100000110000000000011101011000001000011010100000000
000100001010000111000010001111101001000011111100000001
.logic_tile 20 24
000100000000000001000111110001111000110000000000000000
000100000000000111000110100011011001010000000000000010
001000000000001111000111100101111001011100000000000000
000010100000000011000111111011001101001100000000000010
110010000001011000000110100000000000000000000000000000
010001000000100011000111000000000000000000000000000000
000000001100000001100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010001000000111110101001000000010000000000010
000010011100001011000011101101011000000000000000000000
000000000000000101100010000001111111101000000000000000
000100010000000000100100000001101100100100000000000000
000000001110000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000001101000000000010000010000000
.logic_tile 21 24
001001000000000111000010000001011100101000000000000100
000000100000001001100010000111001011100100000000000000
001010100000011000000000001001011000101100010000000001
000001000000001011000000000101001001101100100000000000
010000000000000000000010001011001110110110000000000000
010000001100000000000100000101111011110101000000100000
000000000000001001100000010000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000001011000000011100000000000000000000100000000
000000010000001011000000000011000000000010000000000000
000000000000000111000000001000000000000000000100000000
000000001000000000000000001101000000000010000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 24
000001001110001000000010011001101000010100000000000100
000000000000000111000011111011111111011000000000000000
001000100000001000000110010000000000000000000000000000
000001001001000001000011000000000000000000000000000000
010000000110010111110000001011101110000100000000000000
010000000000100000000000000001111000001100000000000010
001000000000000111100000001101101110101100010000000000
000001000000000111100011101101011001101100100000000010
000001000001000000000000000101100000000001010000000000
000000110000000000000000000101001111000010010000000000
001000001100100001000011011000000000000000000100000000
000000000110010000110010000111000000000010000001000000
000000001100000000000111011000000000000000000100000000
000100000000000000010011101001000000000010000000000000
000000010000100000000000001000000000000000000100000000
000000000001011001000000000011000000000010000000000000
.logic_tile 23 24
000000000000000011100000000101101100001010000001000000
000000000000001001100011110011001010001001000000000000
001000001110100111000111111011100001000001010000000000
000000000000000000100110001001101100000010010000000000
111000001010000111100111100001011100101000000000000100
010100000000000000000110011001001000100100000000000000
000100000000001000000000000000000000000000000000000000
000000001010010001000000000000000000000000000000000000
000100001010000111000000011101011001111001000000000000
000100010000001011000011001001101100111010000000000000
000000000000000001000000000000000000000000000000000000
000010100000001001100011010000000000000000000000000000
000010100001000000000000010000000000000000000100000000
000001000000100000000011111101000000000010000000000000
000100000010000000000000000000000000000000000100000000
000100000000000000000000001111000000000010000010000000
.logic_tile 24 24
000000001010001111100000000011111100111100010101000000
000000001110000001100000000011101000111100110100000000
001000000000010000000000000000000000000000000100000100
000100000000000000000000000001000000000010000100000100
000000000000001000000110100000000000000000000000000000
000000000000100001000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000010000001010111000011100111101010111100100110000100
000000000000100000010000000111111010111100001100000000
000000000111110000000000000000000000000000000000000000
000010010001100111000000000000000000000000000000000000
110010100000000000000011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.ramt_tile 25 24
001000000001000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 24
000000001000001000000110010000000000000000000000000000
000000001110000011000011110000000000000000000000000000
001000000000001001100110010001111100101000000000000000
000001000000001011000010000011001101100100000010000000
000000000000001001000000001111100001000001010000000010
000000000000000011000000000101001101000010010000000000
000000000001100011010000000011001010001001000101000110
000000000000110001000000001001001010001010000000000010
000110000110000111000111010000000000000000000000000000
000101010000000111000011110000000000000000000000000000
000000000000000000000000001001001010001001000110100001
000000001111001001000010000001101010001010000000000000
000000000000000000000000000101100001000000100101100000
000000010000000000000000000001001001000000000000000001
000001000000001000000000001011001010001001000101100000
000010000000001011000000001001101010001010000000000000
.logic_tile 27 24
000010101110000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
001010000000100000000110011101001001101000000000000000
000000000000010000000010101001111111100100000010000000
110000000001010111000110000000000000000000000000000000
110000001010000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001000000000000001111000000000010000000000000
000000000000100000000000000000000000000000000100000001
000000010001010000000000000101000000000010000000000000
000010000000000000000111101000000000000000000101000000
000000000000000000000100001011000000000010000000000000
000000000000010000000110101000000000000000000100000000
000000000000000000000111001001000000000010000000000100
000011011010000000000000000000000000000000000100000000
000101000000000000000010011101000000000010000000000000
.logic_tile 28 24
000001000000000111100000011011111001101000000000000000
000110100100000000000011010011001101100100000001000000
001000000000001111100000000000000000000000000000000000
000000000000100111100000000000000000000000000000000000
010000000001010000000000001000000000000000000101000000
010000001110100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000100000000
000000011110000000000100000111000000000010000000000000
000010000000001001100000000000000000000000000100000000
000000000000000001000011101011000000000010000000000000
000000000010000111000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000001000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 24
000001000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100100000
000000010000000000000011110111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000100000100
000000001100000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 30 24
000000000000000011000000000000000000000000000000000000
000000001100001001110000000000000000000000000000000000
001000000000000000000000001011011100111001000000000100
000000000000000000000000001011101100111010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000110000000000000000000000011011110101100010000000000
000100000000000000000011000001011100101100100000000010
000000000000001011100000010000000000000010000001000000
000100011100000101000011100001000000000000000000000000
000010000000000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000110000000000100001101000000000010000001000000
.logic_tile 31 24
000000000001000000000000001101000000000001010000000000
000000000000000000000011100101101101000010010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000000000000100001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000010000000000100110110000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
.logic_tile 32 24
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
001000100000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000010000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000111100000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000010000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101100000000111100001000000001000000000
000000010000000001000000000000001101000000000000000000
000000000000000101100000010011000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000001000000010100000000000000000001000000000
000000000000000101000011010000001111000000000000000000
000000000000001000010000000011000000000000001000000000
000000010000000111000000000000001110000000000000000000
.logic_tile 3 25
000000000000100111000000001000000000000010000000000000
000000000001011001000010011111000000000000000000000000
001000000010010000000110001000000000000010000000000000
000000000000100000000000000011000000000000000000000000
110000000000000000000000001000000000000010000010000000
100000000000000000010000000111000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000001111000000000000000000000000
000000010000000000000111000001111110011100100001000000
000000010000000000000000000001101001011100010000000000
000000000000000011110000000000000000000010000000000000
000000000000000101100000000001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000100000000000010100011000000000000000000000000
000000010000000101000010100000000000000000000100000000
000000011110000001000000001011000000000010000000000000
.logic_tile 4 25
000000000000001000000000000000000000000000000000000000
000000000000001111000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 5 25
000000000000001001100000001101000000000001000000000100
000000000000001011000010010101000000000000000000000000
001000000000001000000000001001000001000010100000000000
000000000000100001000000000101101100000001100000000000
110000000000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111000110000001101100010100000000000100
000000000000000101100010000001001100011000000000000000
000000010001011011100011100011000000000010100000000000
000000010000000001100000000001101111000001100000000000
000000000000100001000000001101100001000001010000000000
000000000000010000000000001111101100000010010000000000
000000010000000000000010000000000000000000000100000000
000000000100000000000000000101000000000010000000000000
000000000001010000000000011000000000000000000100000000
000000000000100000000010001101000000000010000000000000
.logic_tile 6 25
000000000000001000000000001101000001000010100000000001
000000000000000111000000000011101010000001100000000000
001000000000000000000000000000000000000000000110000000
000000000000001001000000000011000000000010000000000000
110000000001000001000000010000000000000000000100000000
110000000000000000000010000001000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000010010100000000000000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000010001000000000000000000100100000
000000010000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 25
000000001100000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001010000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000001010010000000000000001000000000010000000000000
000000000000010000000000000000000000000000000000000000
000010010010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000101000000
000001000000000000000000001001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 25
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 25
000000000000001000000000000000000000000000000100000100
000000001110001011000011100001000000000010000000000000
001000000000000000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
010000000000000000000010000000000000000000000100000000
010000000000000000000000001101000000000010000010000000
000000100000000000000000000000000000000000000110000000
000001000000010000000000000111000000000010000000000000
000000000000100111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 10 25
000000100000000000000000010000000000000000000100000100
000000000000000001000011000001000000000010000000000000
001001001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010100000000000000000010000000000000000000000000000000
110100000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001110000100000000000000000000000000000000000000000
000010010001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 25
000011100000001011100010000000000000000000000000000000
000001100000000011100011000000000000000000000000000000
001000000000001000000111100111111000110110000000000000
000010001000001111000100000101001001110101000000000010
110001100000001000000010000101111110011100100000000000
010001000000000111000100001001101011011100010010000000
000000000000000000000110010111011100110110000000000000
000000000110000000000010000001001001110101000010000000
001000000000000000000000010000000000000000000000000000
000000010000000000010011100000000000000000000000000000
000100000000000000000011001101100001000001010001000000
000100000100001001000100001001101110000010010000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
001000010001000001000000001000000000000000000100000000
000000000000100001100000001011000000000010000000000000
.logic_tile 12 25
000001000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000001010000010000000000000000000000000000000000
110100000000100000000000000000000000000000000000000000
000000000000000000000000001001100000000001000001000000
000000000000000000000000000011000000000000000000100110
000000000000000000000000001000000000000000000100000010
000000010000000000000000001011000000000010000000000000
000000010000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 25
000010001101010000000000000000000000000000000100000000
000000000000100111000000000001000000000010000001000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000010001101000000000010000000000000
000000100000000000010000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 25
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010101000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
110000000000000000010000001000000000000000000100000010
010000000001000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010110000000000011110000000000000000000000000000
000000011010000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 15 25
000010100000100101000111000101001010000110000000000000
000011000101000000100110111001101100000101000000100000
001000100000010111000111100000000000000000000000000000
000001001010001001100000000000000000000000000000000000
000010001000000000000000011001100001000001010000000000
000001100000001001000010000011101101000010010000000000
000010100000000000000000000000000000000000000110000000
000001000000000000000000000001000000000010000100000000
000010100000001000000000000000000000000000000000000000
000001010000000011000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000000100001011000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
110000000001000000000000000001100001000001110100000001
000000001100100000000000001001001000000000110110000000
.logic_tile 16 25
000000001000000000000010000001101000000000110000000100
000000100000100000000000000011011011000001110000000000
001000000000100001100000000000000000000000000000000000
000000000001000000000010110000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001000001011000000000000000000000000000000000000000
000010110000000011000000000000000000000000000000000000
000000000000000101110000001001100001000010100000000000
000000010000000000100000000011101010000001100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000000
.logic_tile 17 25
000000000000001111100000001001100001000010100000000000
000000001100001111100000001001101101000001100000000010
001000000000001001100110010011000001000000000000000010
000000000000001011000010000001101100000000010001000000
010100000000000000000111100001000001000000100000000001
110100000000000000000100001011001110000000000000000001
000010000000000000000000011001101100101000000010000000
000000000000000000000011010001001110100100000000000000
000000000000001111000000000000000000000000000100100000
000000011110001011000011100001000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000010110000000100010001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000010000000001000000001111000000000010000000000000
000000000000000101110010000000000000000000000100000000
000000000000000000100100000011000000000010000000000000
.logic_tile 18 25
000101000001010000000000000001100000000000001000000000
000100000000000000010010000000000000000000000000001000
001001100000000101000000000101100001000000001000000000
000011000001010000000011010000101100000000000000000000
010000100000000000000010000111001000000011110000000000
110000001000000011000000000000000000111100000000000000
000000000000000000000110000001011000101100010000000100
000000000000000000000110000101111100101100100000000000
000000100000000001000000000000000000000000000000000000
000000010010001111100000000000000000000000000000000000
000000000000000111100111101000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000000101010000000000000000000000000000000100000000
000000010000100001000000000011000000000010000001000000
000000000100000000000000001000000000000000000101000000
000000010000000000000000001011000000000010000000000000
.logic_tile 19 25
000000000000000000000110000111111010001111110000000010
000000000100001001000011101001011000000110100000000000
001000000000000001100110000011001010010111110000100000
000000000000000000000000001001111100011011110000000000
110001000010000011100010001001100001000001010000000000
110010101000000000100000001111001010000010010000000000
000000000001000001000000001011100001000001010000000000
000000000000011001100010011001001010000010010000000000
000000100110000011100000010000000000000000000100100000
000001010000000000100010000101000000000010000000000000
000010100000001000000010001000000000000000000100000000
000101000000000111000100001011000000000010000000000000
000010110000001000000011101000000000000000000100000000
000001000001010011000000000111000000000010000000000010
000010000000000011110011000000000000000000000100000000
000000000000001011100000000111000000000010000000000000
.logic_tile 20 25
000000000000000001100111101111011011101100010000000000
000000000000000000000110001001111111101100100000000000
001010000000000001000110111111000001000010100000000000
000000000000000000110111010101001100000001100000000000
010001000001010000000000001101000001000010100000000000
100010000000101011000011000111001111000001100000000000
000010000010100011000000000111001101111001000000000000
000001000001001011100011101101101100111010000000000010
000010000000001000000000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000011100000000011001001010100000000000000
000000001100000000000000000001111000011000000000000010
000010100000000011100011101001011001101100010000000000
000000001000000000000111010101101111101100100000100000
000000000000000111000111001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000100000000000111000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000001000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101010001000111000000001000000000000000000100000000
000100110000100000100000001001000000000010000000000010
000000010000000000000000000000000000000000000100000000
000000000000000000010000000011000000000010000000100000
000000011110000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 25
000000000000000111000000010000000000000000000000000000
000000100000000000000011010000000000000000000000000000
001000000110000000000011001101101100110110000000000100
000000000000000111000100000101111000110101000000000000
010000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000001001101000011100011101101100000000010100000000000
000010100000000001000010011001001000000001100000000000
000000000000000000000000011000000000000000000100100000
000000010000000000000011110001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000010000000100000000000001101000000000010000000000100
.logic_tile 23 25
000000000000001111000000000000000000000000000000000000
000000000000000011100011100000000000000000000000000000
001000001110001000000000000001011000111001000000000000
000000100100001111000000000001001010111010000000000010
010000000100100000000000000000000000000000000000000000
010000000011001001000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000110100000000000000100000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000010
.logic_tile 24 25
000000001100000111100000000101011010101100010000000100
000000000000000000100000001101111100101100100000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000010000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000000100000000000000000000000000000000000101000000
000100000000000000000000000001000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.ramb_tile 25 25
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 25
000000000000000000000000010101101011000110000000000000
000000000000000001000011101001101001000101000000000010
001000000000000111000000011101101101011100100001000000
000001000000000000000011010101101000011100010000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000110011000000000000000000101000000
000000100000001011000010110011000000000010000000000000
000000000000001111100000001000000000000000000100100000
000000010000001111100000000011000000000010000000000000
000100000000000001000000000000000000000000000110000000
000100001010000001100000000011000000000010000000000000
000000000000000000000011000000000000000000000100000000
000000000000000001000000000001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000110000000000000000000111000000000010000000000000
.logic_tile 27 25
000000000000001000000000010011100001000001010000000000
000000000000010001000011001111001110000010010000000000
001001001100000001100000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
010010001000000000000000000001111010000110000000000000
010000001100000000010000000001001110000101000000100000
000000100000000000000010000000000000000000000000000000
000001000000001001000110000000000000000000000000000000
000000000000001001000110010011000001000010100000000010
000000010000000101100111000011001110000001100000000000
000000000000000001000000001101100001000001010000000000
000000000000000000100000001101101110000010010000000000
000000010000100011100110100000000000000000000110000000
000000000001010000100100001011000000000010000000000000
000000001100100001000000000000000000000000000100000100
000000000001010001000000001011000000000010000000000000
.logic_tile 28 25
000000001000100111100000001000000000000000000100000000
000000000000010000100000000101000000000010000000000000
001100000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100100000
000000000000000000100000001011000000000010000000000000
000001000000000111000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100110000000000000011100000000000000000000100000010
000000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
.logic_tile 29 25
000000000000000000000000010000000000000000000100100000
000000000000000000000011011011000000000010000000000000
001000100000000000000111100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000100000001000000000001000000000000000000100000000
000000000000001011000000000101000000000010000001000000
000000000000000000000000001000000000000000000100000010
000000010000000000000011111111000000000010000000000000
000010000000000000000000001000000000000000000100000010
000000000000001111000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 30 25
000000000000000000000000001000000000000000000100000000
000000000000000000000011100011000000000010000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010001110000000000000010000000000000000000000000000
000000001110001001000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000001
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 31 25
000000000000010000000000000000000000000000000000000000
000000000000100000010011100000000000000000000000000000
001000000000000001000000001101100000000001010001000000
000000000000000000100000000001001100000010010000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000101100011100000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 25
000000001000000000000000010000000000000000000000000000
000000000000000000010011110000000000000000000000000000
001010000000000001100000010000000000000000000000000000
000000000000000000010010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000001010111000000011001100000000010100000000010
000001010000100000010010111001001101000001100000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000100000100
000000000000000000000010000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000100
010000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000100000
.logic_tile 2 26
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001101000000000000010000
000010000000000000000000000000000000000000001000000000
000001000000000000000000000000001001000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010010000000000000000001000000000
000000000000000000000110100000001110000000000000000000
000100000000000101000000000000000000000000001000000000
000100000000000101100000000000001110000000000000000000
000000000000001000000010100000000001000000001000000000
000000000000000101000010100000001111000000000000000000
.logic_tile 3 26
000100000000110001000000010000000000000010000000000000
000100000001000000100011000111000000000000000000000100
000000000000000001100011101101100000000001000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000001001111100000100000000000000
000000000010000000000000001011101110000000000000000000
000000000000000000000110001000000000000010000000000000
000000000000000000000010011111000000000000000000000000
000000000000000000000110110000000000000010000000000000
000000000000010101000010101111000000000000000000000000
000000000000001101100000010011011100000100000000000000
000000000000000101000010100001101101000000000000000000
000000000000001101000010100000000000000010000000000000
000000000000000011000000000011000000000000000000000000
000001000000000000000110110001011111000100000000000000
000010100000000000000010100111111011000000000000000000
.logic_tile 4 26
000000000000000000000010010001000000000000001000000000
000000000000000000000110000000100000000000000000001000
001000000000001001110111110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001101110011000000000000
000000001110000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000000
.logic_tile 5 26
000000000000000000000000011101111010010100000000000100
000000000000000000000011110101101001011000000000000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000011000001000001010000000000
000000000000000000000000001011001011000010010000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 6 26
000000000000101101100000000000000000000000000000000000
000000000011010111100011110000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
010000000000001000000111000101100000000010000000100000
010000000000000011000000000001000000000000000010000000
000000100000000000000000000001100000000010100000000000
000001000000001001000000000001101010000001100000000010
000000100000000000000011000011000001000000100000000000
000001000000000000000100001101101000000000110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000011000000000000000000000101000010
000000000000000000000100001111000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
110100001010000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100111000000010000000000000000000000000000
000000100001010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000100000000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 26
000001000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 26
000000000000001000000011100000000000000000000000000000
000000000001010011000000000000000000000000000000000000
001010000000001111000000001101111001101000000000000000
000000000000001111000000000011101010100100000001000000
110000000000000000000000000000000000000000000100000000
110000000000000000000000000001000000000010000010000000
000000000000000000000110001000000000000000000100100000
000000000000000001000000000001000000000010000000000000
000000000000000111100000001000000000000000000100000010
000000000000000000000000001111000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000100000000000000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100001001000000000010000000000000
.logic_tile 10 26
000000000000000001000000000011100001000001010000000100
000000000000101001000011101011001001000010010000000000
001010100000001000000000010001100001000010100000000100
000000000000000001000011000001001010000001100000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000101000000000010000000000000
000010100000001001000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000000000111100000011000000000000000000100000000
000000000000000000100010000011000000000010000000000000
000000000000000101100000000000000000000000000000000000
000000000001000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000100000010
000000000000000000010000000001000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
.logic_tile 11 26
000000000000000001000000011101101011010100000000000100
000000000000000111100011011001011101011000000000000000
001001000001010111000000011101101010101100010000000100
000010100000000000110010000001111011101100100000000000
010000000000100111000010000011101100011100100000000100
010000001110010000000011100011101010011100010000000000
000000000000001000000010100000000000000000000100000100
000000000000000001000100000001000000000010000000000000
000000000000001001000000000000000000000000000100000000
000000100001001111000011110001000000000010000000000000
000000000001000000000111000000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 12 26
000000000000000001000010010001000000000000100000000100
000000100000001001100111010001001110000000000001000000
001000100000000111100111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
110000000010000101010110000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000111000011011101101011111001000000000000
000000000000000000000011011011001011111010000000000000
000100000000000000000000010111011001000001110000000000
000100000000000000000011111001001011000011110000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100101100000000001111110110110110000000000
000000100001001011000000001101101001111010110000000010
000000000000000000000000000000000000000000000100000000
000010000000000001000000001001000000000010000000000000
.logic_tile 13 26
000000001110101000000000000001100000000011000000000100
000000001011010111000000001111001000000010000000100000
001000000000000111100000000101100000000010000001000000
000000000000100000100000000101000000000000000000000000
011000000001001000000011000000000000000000000000000000
110000000010100111000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000110000000000000001000000000000000000101000000
000000000010000000000000001111000000000010000100000000
000000100010010101100000001000000000000000000100000000
000000000000100000000000000011000000000010000100000010
000000001110000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 26
000001000000100111010010001011011000010100000000000000
000010101001010111000100001011101110011000000000000000
001000000001011011100000000000000000000000000000000000
000000000111110001000000000000000000000000000000000000
110001000000000000000010000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000110000000000001010000000011001101000011100000000000
000000000000000000100000000011011100000011000000000010
000000000000011011000111100001011110000110100000000000
000000000000000001000111111101011000001111110000000000
000010001110000001000000000101100000000010000100000000
000001001000000000000010010111000000000011001000000000
001000000000001111100111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000111100000000001100000000010000100000000
110000000000000000100010001001000000000011001000000000
.logic_tile 15 26
000000000000000101100000011001001110010010100000000000
000000000000001001100011000011001010110011110000000000
001100000001011111100000000101100001000000100000000010
000110100100000011100000000101101000000000000000000000
010000000000101001000010001101100000000001010000000000
010000001110001111100000000001101011000010010000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000010000000000000000000000001000000000010000000000000
000000000000000000000111000000000000000000000100100000
000000000000000001000100001111000000000010000000000000
000000000000000000000011100000000000000000000100000000
000000001000000001000111111111000000000010000010000000
001000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
.logic_tile 16 26
000000000000100011100111000011000000000000001000000000
000000001111010000100000000000100000000000000000001000
001000100000100000000011010111000001000000001000000000
000001000000000000000011010000001110000000000000000000
110010101110000000000000000101001000000011110010000000
110001000000101011000000000000000000111100000000000000
000010000000000001110000001101111000010100000000000000
000000000000000000000011011001011000011000000000000000
000010100110000011000111110101101001101100010000000010
000001000000000000100111011011111001101100100000000000
001000000000100000000011101000000000000000000100000000
000100000001011011000100001011000000000010000000000000
000010000000000111100011001000000000000000000100000000
000001100000000000110000000011000000000010000000000000
000100000000000000000000000000000000000000000100100000
000000001000000111000000000011000000000010000000000000
.logic_tile 17 26
001000000000000111000000001000000000000000000100000000
000000001110001001000000001011000000000010000000100000
001000100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
110000000001110000000000000000000000000000000000000000
110000000010110000000000000000000000000000000000000000
000011100010000000000000000000000000000000000100000100
000000000010000000010000000001000000000010000000000000
000000000001000011100000000000000000000000000100000000
000000000000000000100000000001000000000010000000000010
000001000000100000000000010000000000000000000000000000
000010000101000000000011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
.logic_tile 18 26
000110000101011111000000010001100000001111000000000000
000101000000000001000011000000100000110000110000000000
001000000000001000000110000101000000000001010000000100
000000000000001011000000000001001100000010010000000000
010000000000000111100000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000001000001001011100000000000000000000000000000000000
000000000000000111100000001111011100010100000000000000
000000000110000000010000000101101111011000000000000010
000000001111101011100111001111000000000001000000000001
000010100000101111100000001011000000000000000000000010
001100000001000101000010011111100001000001110100100000
000000001101110000100010100001101100000011111100000000
010000000000000000000000011001000001000000110100000000
100000000001010000000011001111001010000001111110000000
.logic_tile 19 26
000000000000000000000000000101011101010100000000000100
000000000110000000000000000101001001011000000000000000
001000000000101111000000010000000000000000000000000000
000000000001010111000011010000000000000000000000000000
010000000000000101000011001111000001000010100000000000
110000000000001101110100001101001101000001100000000000
000000000110000000000010000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000111000000000001000000000000000000101000000
000000001110110011000000000001000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000001001010000000000000000000000000000000000100000000
000010000000001011000000000011000000000010000000000010
000000000011000000000000001000000000000000000100000000
000000000000000000010000000001000000000010000000000000
.logic_tile 20 26
000001000000000001100010010000000000000000000000000000
000000100000000000000011000000000000000000000000000000
001000000000000111000000000001100001000001010000000000
000000000000000000100010111101101000000010010000000000
110000000000000001010000000000000000000000000000000000
010000000001111001100010000000000000000000000000000000
000000000000010000000000000001000000000010100001000000
000000001000100000000000001001101100000001100000000000
000000001001010101100000000000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000000000000000000000000000101011110010100000000000010
000000000010000000000010000001001100011000000000000000
000100000000000000000000001000000000000000000110000000
000100000000000000000000001011000000000010000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 21 26
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
001100000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
110010000000010000000000000000000000000000000100000000
110001000000100000000000000011000000000010000000000001
000010100000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000010000000000000000000000000000
000100000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 26
000000000000000111100000010000000000000000000000000000
000000000110000000000011100000000000000000000000000000
001010100000001101100000000101001101010100000000000100
000100001000001011100000001101001111011000000000000000
010000000001001101000010100101001110010100000000000000
010000000000101101100011011101001110011000000001000000
000010000000001000000000001001100001000010100000000100
000100000010000001010000000101001000000001100000000000
000000100000000000000000001000000000000000000100000000
000000000110000111000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001010001111000000000000000000000000000000000000
000000100001000001000000000000000000000000000000000000
000011100010000111000000000000000000000000000000000000
000000001000000000000000010000000000000000000100100000
000000000000000000000011100001000000000010000000000000
.logic_tile 23 26
000011000000100000000000010000000000000000000000000000
000010001011000001000011000000000000000000000000000000
001000000000000111000110011011001101011100100000000000
000000000000000000100010111001101011011100010000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000001000000000010000000000000000000000000000
000000000110000011000010110000000000000000000000000000
000100000000011001100000010000000000000000000000000000
000000000000101111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000101101101110110000000000010
000110101100100000000000000001001001110101000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
.logic_tile 24 26
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110001111100001000010100001000000
000000000000000000010000001001001010000001100000000000
110001000000000000010000000000000000000000000000000000
010010000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010010011000000000010000010000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.ramt_tile 25 26
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 26
000000000000001011100010001011000001000010100001000000
000000000000001111100100000111101010000001100000000000
001000001100000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000110000101111101010100000000000000
110000000001010001000000001101101010011000000000100000
000010000000100011000000000011000001000010100000000000
000000000110010000000011001001001110000001100000000000
000100000000001000000011101000000000000000000100100000
000010100000000111000100000001000000000010000000000000
000000000000000011100000000000000000000000000100000000
000010000000000000100000000001000000000010000010000000
000110000000000000000010000000000000000000000100000000
000001000000000000000000000001000000000010000000100000
000000000010000001000000000000000000000000000100000000
000000000000000001100000000101000000000010000001000000
.logic_tile 27 26
000011001010100000000000000000000000000000000000000000
000011000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000000000100
000010000000100111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000011100101000000000010000000000000
000010100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 26
000000000000001000000000000101000000000010100000000000
000000000000000111000000000001101010000001100000000000
001100100000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
110000000000000001100011000000000000000000000000000000
000000000000000000000000000011011101010100000001000000
000000000000000000000000000101001000011000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000001000000000111000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 29 26
000000000000001000000110000001000000000010100000000000
000000000100000011000011010101101001000001100000000000
001000000000000000000000011000000000000000000100000000
000000000000100000000011011111000000000010000000000000
110000000000000001100000001000000000000000000100100000
110000000000000000000000001001000000000010000000000000
000000000000100000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000011100000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 30 26
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001111000000000000000000000000000000000000000000
000000000000000000000110001101100000000010100000000100
000000000000000000000000000001101000000001100000000000
000000000000000111100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 31 26
000000000000001000000000010000000000000000000000000000
000100000000001111000011010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
010000000000000011100000000001100000000001010000100000
010000000000000000000000000011101010000010010000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000001
000000000010000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000001010111000000001000000000000000000100000010
000000000000100000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000000000000000000011001111000000000010000000000100
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000111100000000101000000000011000000000001
000000000000000011000010000001000000000010000000000000
001000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
000001000000000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 27
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001111000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000110100000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000001101000000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
.logic_tile 3 27
000000000000000101000000001000000000000010000000000000
000000000000000000000010010111000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000010000000111000000000000000000100000
000000000000000000000000000001001011100000000001000000
000000000000000000000010101001011010000000000000000000
000000000000000001100000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000001000000000110110000000000000010000000000000
000000000000000000000010101111000000000000000000000000
000000000000001101100010100011101101000100000000000000
000000000000000101000000001011011100000000000000000000
000000000000000000000010111000000000000010000000000000
000000000010000000000010101111000000000000000000000000
000000000000001101100110100000000000000010000000000000
000000000000000101000000001111000000000000000000000000
.logic_tile 4 27
000000000000001001100110010000001000001100111110000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000001000000000000000000000000001000001100111100000000
000010100000000000000000000000001001110011000000000000
000000000001010000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000100000000000000000001001001100111100000000
000000000001010000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000010000000000000000001001001100111100000000
000000000000100000000000000000001001110011000001000000
110000000000000000000000000000001001001100111100000000
100000000000000000010000000000001001110011000000000000
.logic_tile 5 27
000011000000001000000110010001000001000010100000000000
000000000000001011000010001001101001000001100000000001
001000000000000111100000010000000000000000000000000000
000000000000000111100011100000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000100000000000010000000000000000000100000000
000000000101000000000011000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 27
000100000000100000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000011000000000000000000100100000
000100000000000000000011101101000000000010000100000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 27
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001010100000001000000000001101000001000001010000000100
000001000110000011000000001101101111000010010000000000
110000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010000111000000000010000000000000
000000000001000000000000000000000000000000000100000100
000000000000001111000000000011000000000010000000000000
000000100001000000000000000000000000000000000100100000
000001000110000000000000001001000000000010000000000000
000000000001011000000000001000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
.logic_tile 9 27
000000000000001000000111110000000000000000000000000000
000000000000000011000111000000000000000000000000000000
001000000000000000000000001001011100110110000001000000
000000000110000000000000001101101001110101000000000000
110000000000000000000000000000000000000000000100000100
010000000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000001000010000000000000010000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 27
000000000000000111000111110101001101111001000000000000
000000000000000000000111111001101101111010000001000000
001000000000000000000000000101111001101100010000000000
000010000000101001000000000001101111101100100000000000
110000000001000000000010010000000000000000000100000000
110000000000000000000110001101000000000010000000000000
000100000000010000000110000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000000000000000010001000000000000000000110000000
000000000100000000000011111011000000000010000000000000
000000000000000000000010000000000000000000000101000000
000010000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011111001000000000010000000000000
.logic_tile 11 27
000110001101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000100000000
000000001110000000000100000101000000000010000010000000
110000000000000000000000000000000000000000000100000001
100000000000000001000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000100
000000100000000000000000000111000000000010000000000000
000001000000001011100000000000000000000000000000000000
000000100000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000010000000000000000000001001000000000010000000000100
000100000000001000000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 12 27
000000001111010011100111111001111010000110100000000000
000000000001110011100011010101101001001111110000000000
001000000000000000000111000001011110101100010000000000
000000000000000000000000001001001011101100100000000000
011000000000000000000000001001101100000110100010000000
100000000000000000000011111101101001001111110000000000
000000100000001001100110000000000000000000000110000000
000001000000000001000000000000000000000010000000000000
000010000001010111000000000000000000000000000100000000
000000000000100000000000000000000000000010000000000000
000000000001010000000000000000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000000000000000000010000000000000
.logic_tile 13 27
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000000
001001000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
010001000000000000000111101000000000000000000100000000
110010100000000000000100001011000000000010000000100000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011001000000000000000000100000000
000000000000000000000010001011000000000010000000000010
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 27
000000000100000001000000000000000000000000000000000000
000000000001010000100011000000000000000000000000000000
001101000000000000010000000011000001000000010001000000
000100100000000000000000000001101010000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000110000010
000000000000011011000000000111000000000010000101000000
000100000000000000000000010000000000000000000000000000
000100001010000000000011010000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
110000000000001000010000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 15 27
000000001000000000000000000000000000000000000000000000
000000000111000000000011100000000000000000000000000000
001000000000000000000000011000000000000000000100100000
000000000000000000000011001101000000000010000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000010101110010000000000001000000000000000000100000000
000000000100100000000000001001000000000010000000000010
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 27
000000000000000111100000000000000000000000000000000000
000000001100000111100011100000000000000000000000000000
001000000000000011000000001101001001110011110000000100
000000000000000000000011110001011110010010100000000000
000000000000000011100000001001000000000010000001000000
000000000000000000000000001011000000000000000000000000
000001000000000000000000000001111110000100000000000100
000010100000000000000011110001111100000000010000000000
000001000000000111100000011001000000000000000110000000
000010000000000000000010001011000000000001000100000110
000001000000000000000011001001000000000001000100100000
000000000010000000000011011011000000000011000100100000
000001000000100111100000000000000000000000000000000000
000110100001010000000011110000000000000000000000000000
010000000000000000000010000111001101000000000100000000
100000000001011101000100001111011011100000000100000010
.logic_tile 17 27
000000001000011011100000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
001000000001000111000110100011000000000010000000000010
000000000000100000100000000011100000000000000000000010
010010000000000000000110000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000001001100000001101100000000000000000000000
000000000000000101000000000101000000000001000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000001011100001000001110000000000
000001000000000001000000000101001001000011110000000001
000000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000001000000000000000001011101110010100100100000
100000000000100000000000000001001000110000000100000000
.logic_tile 18 27
000000001000000111100010100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
001100000000000000000000010011111000101000000000100000
000000000000000000000011110001111100100100000000000000
110100000000000000000000000000000000000000000000000000
010100000000000001000000000000000000000000000000000000
000000000001000011000000000101101110101000000000000100
000000000000000000000000001001001101100100000000000000
000000000000100111100010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000100000001000000000010000000000000000000000000000
000001000000000111000010000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
.logic_tile 19 27
000010000000010011100110000001000001000010100000000000
000000001100101001000011101101101100000001100000000000
001000000000001000000000001001000001000010100000000000
000000000010001011000000000101001110000001100000000000
010000000000000000000011100000000000000000000100100000
010000000000000000000100000111000000000010000000000000
000000000110001000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000001000000000011100111001000000000000000000100000000
000100101000100000100000000111000000000010000000000000
000010000000001000000000000000000000000000000100000000
000000000000001111000000001011000000000010000000100000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000010100000011111000000000000000000000000000100000010
000000000000001111000000000011000000000010000000000000
.logic_tile 20 27
000000000000001000000111100101101000111001110000000100
000000000000001011000110000101011101111010110000000000
001000001100000001000011100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
010000000000000011000011011101001000000110000000000100
010000000001010011000011000101011101000101000000000000
000001000000001001100000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000000000001101110000110110000000000
000000001110000111000011101111101000001010110000000000
001000100000000000000110001101001100000110000000000000
000001000000000000000100001011101011000101000000000000
000000000000010000000010001000000000000000000100000000
000000000000101011000100000001000000000010000000000000
000000001010000000000000001000000000000000000100000010
000000000110000000000000000001000000000010000000000000
.logic_tile 21 27
000000000000001001000000000011100000000010100000000000
000000000110001111000000001101101000000001100000000000
001000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000001000000110110000000000000000000000000000
100000000000000001000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000000000000000000101001011010100000000000000
000100000000000000000000000111011101011000000000000010
000000000000010000000110000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000100001010111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
.logic_tile 22 27
000000000001000001000010001001011100001001000000000000
000001001100100000000011100001101111001010000000100000
001000000000001001000000010001100001000010100000000000
000000000000000001100011111011101100000001100000000000
010000000001000000000000000111011001000110000001000000
010000000000100000000000001011101110000101000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
000000001100000000000010101000000000000000000100000000
000010000000000000000111011101000000000010000000000000
000000000000001111010011100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000100000000111111000000000000000000100000010
000000000000010000000110100011000000000010000000000000
000001000000000111000000000000000000000000000100000010
000010100000000000100000000001000000000010000000000000
.logic_tile 23 27
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001010000100000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
110000000000011101100000000000000000000000000100000000
110000000000000011100000000111000000000010000000000000
000000000001010000000000001000000000000000000100000010
000000000100100000000000000111000000000010000000000000
000100100000001000010000000000000000000000000100100000
000100000001001011000000000101000000000010000000000000
000000001000000000000000000000000000000000000110000000
000001000000000000000000000101000000000010000000000000
000000000000000011100010000000000000000000000100000100
000100000000000000000011010011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000010100000000001000000001111000000000010000000000000
.logic_tile 24 27
000000000000001000000000000000000000000000000101000000
000010000110000111000000000001000000000010000000000000
001000000000100111000000001000000000000000000100000010
000000000001000000000000000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001010000000010000000000000000000000100000000
000000000000000000000100000111000000000010000000000010
001000001110000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
.ramb_tile 25 27
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000100000000
110100001010100000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100100000
000000000000000111000000000111000000000010000000000000
.logic_tile 27 27
000000000001010111000000000000000000000000000000000000
000000000110100000000010010000000000000000000000000000
001000000010000000000000000001100001000001010000000000
000000000110001101000000000101001100000010010000000100
010000000000001011000110100000000000000000000000000000
010000000000001111000100000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000001010000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 27
000000000000000000000011100000000000000000000000000000
000000100000000000000010010000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000100000010
010000000001010000010000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 27
000000000000001000000000000011101110101100010000000000
000000000000001111000000000111101000101100100000000001
001010100000000000000000000000000000000000000100000000
000001000000000000010000000011000000000010000000000000
110000000000000001000000001000000000000000000100100000
010000000000100000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000100000000
000000000000000000100011000101000000000010000001000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 27
001000000000000000000110000001001011101100010000000000
000000000000000000000000000011111110101100100000000010
001000000000000000000000001000000000000000000100100000
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000011001111000000000010000000000000
000000000000010000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 31 27
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000100000000
010000000000000000000000001101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 27
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100100000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000001110000000010
000111011000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 28
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000111000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000111001001011000000110000000000100
110000000000000000000000001101111000000101000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001101000000000000010000
000000001000000000000000000000000001000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100010110000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 3 28
000000100000000000000000000111111111000010000000000000
000001000000000000000000001011011110000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000110000000000000000111000000000000000000000000
000000000000000000000110010000000000000010000000000000
000000000000000000000110010111000000000000000000000000
000000000000000101100000010000000000000010000000000000
000000000000000000000010101011000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000010100111000000000000000000000000
000001000000001101100000001000000000000010000000000000
000010100000000101000000001011000000000000000000000000
000000000000001101100000011101101110000010000000000000
000000000000000101000010101101101110000000000000000000
.logic_tile 4 28
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000001010000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001101000000000010000000000000
000000000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000001001100000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 28
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000100001000000000001001000000000001010000000100
000000000000001111000000001101101101000010010000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000100000000000010001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000100000000000000000001000000000000000000100000001
000001000000000000000000001011000000000010000000000000
.logic_tile 7 28
000000101100000000000111100101100000000001010000000100
000000000000000000000010010011001001000010010000000000
001000000000001111100111100001100000000001000000000100
000000000000000111000100001001000000000000000010000010
010000000000001000000011101101011001111001000000000100
110000000010000011000100000011001101111010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000011000000001001000000000010000000000000
000000000000001000000000011000000000000000000100000010
000000000000010111000011100111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000010010000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001011000000000010000000000000
000000000001000111000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.ramt_tile 8 28
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000000000000001000000000000000000000000000000000000000
000000000000001111000010010000000000000000000000000000
001000000000000111110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010100000000110000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000001111010101101010101000000
000000001100000000000000000001011001001100000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 28
000000000000001000000110000001011110011100100001000000
000000000110001111000011110001111100011100010000000000
001001000110000000000000010001101111001001000000000010
000000000000000000000010000011101110001010000000000000
010000000000000000000111100000000000000000000000000000
010000000100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000010001111000011100000000000000000000100100000
000100000000000011100100001101000000000010000000000000
000000000000000111100000001000000000000000000100000000
000000000000001001100000000011000000000010000001000000
000000000000000001000000001000000000000000000100000000
000000000000000000000010010011000000000010000000000000
000000000000001000000000000000000000000000000110000000
000000000000000011000010001011000000000010000000000000
.logic_tile 11 28
000000001000000000000111100101101011011100100000000000
000000000100000111000000000001001110011100010000000010
001010000000000111000000001000000000000000000100000000
000000000000100000100000000001000000000010000000000001
110100000000100000000000001000000000000000000100100000
010000000001011001000000001011000000000010000000000000
000001000000001111000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000100000000000000000000010000000000000000000100000000
000100000100001011000011010011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011011001000000000010000000000001
000000100000100000000000001000000000000000000100100000
000000000000010000000000000101000000000010000000000000
000000001000100001000000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
.logic_tile 12 28
000001001010000011100111000000000000000000000000000000
000010000000000101100100000000000000000000000000000000
001000000000001000000000000111111000000110100000000000
000000000000000111000010101001111000001111110000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000100000000
000000000000010000000000000011000000000011000000000001
000001000001010000000000000000000000000000000000000000
000000100001110000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
.logic_tile 13 28
000000001100000011000000010001100000000000000000100000
000000000001010000100011110011001010000000010001000000
001000000000000011000010010101100000000010000000000000
000000000000000000000111110111001000000000010001000000
010100100000000011000111100000000000000000000000000000
010001000000000000100100000000000000000000000000000000
000000000000001011000011001101011011110110000000000010
000000000000000001000000000101111001110101000000000000
000000000000001000000000001000000000000000000100000000
000000000000001011000000001001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000010101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 28
000100101100000000000111101101001001001111110001000000
000101000000000000000010000011011000000110100000000000
001010100000100111000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000000000011011000001111110000000000
010000000000000101000010001011001110000110100000000010
110000000000000000000000000000000000000000000100000000
100000001010000000000000000111000000000010000000100000
000000000000001111000000010000000000000000000000000000
000000000010001111100010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000001100001011000000001001000000000010000000000010
000000000000000111100000000000000000000000000110000000
000000000000001001000000000011000000000010000000000000
000000000100000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000001
.logic_tile 15 28
000000000000000000000000000000000000000000000100000000
000000000000001011000011101001000000000010000000000010
001001000000000000000000000000000000000000000100000000
000010000000000000000000000000000000000010000000000001
010100000000000000000000000000000000000000000100000000
100100000000000000000000000001000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 28
000000000000000111100010000001100001000000100000000001
000000000000000000000100000011101110000000000000000000
001000000000000001110110001000000000000010000000000010
000000000000000011000000000101000000000000000000000000
000000000000001000000110000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000001001001010110000011111011000101110000000000
000000000000000001100000001011011000001001110000000000
000000100000000000000111101001101001000010110100000000
000001001110001001000000000111111100000000110001000000
000000000000001000000000000001100000000011000100100000
000000000000000001000000000101000000000010000000000100
000000000010010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
010000000000000001100000000111101010001101000100100000
110000000000000000000000000001011001000101000001000000
.logic_tile 17 28
000000000000000001000010000001000000000000001000000000
000000000000000000100111100000000000000000000000001000
001000000000000000000110010000000000000000001000000000
000000000000000000000010000000001111000000000000000000
010000000110100000000010000000001000001100110000000000
010000000110010000000100000000001110110011000000000001
000000000000000000000000000111000000000000000000000100
000000000000000000000000001111001000000000010000000011
000000000000101011100000000011101110000100000000000010
000000000000000011000010011011111100000000000000000000
000000000000000000000011101001111100101000000000000010
000000000000000000000111101001111001100100000000000000
000000000000100111000000000000000000000000000100000000
000000000000000000100011011101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000010000000011000000000010000000000000
.logic_tile 18 28
000100000000000111100011010000000000000000000000000000
000100000000000000100111100000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000001000000000010100000000000
010000000000000000000000000111101100000001100000000010
000010000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000100000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000001011001000000000000000000000000000000000000
.logic_tile 19 28
000001000000000000000011110101101001111001000000000100
000000100010000000000011001011011100111010000000000000
001000001100000000000000000000000000000000000100000000
000000000000001001000000001011000000000010000000000000
010000001110000000000000001000000000000000000100000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000001000000000011000111010000000000000000000000000000
000000101000000000100110000000000000000000000000000000
000000001110100000000000000000000000000000000100100000
000000000001001001000010000011000000000010000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 20 28
000000000110010000000011100101000001000001010000000000
000000000100000000000011010011001110000010010000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000100001111100000000011000000000001010000000100
010000000100001111100000001111001010000010010000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000000000000
000000000000100101100011101000000000000000000100000000
000000000001011011000100000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000001000000000011100000000000000000000000000101000000
000010100000000000000000001001000000000010000000000000
.logic_tile 21 28
000000000000100111100111011101111100101000000000000000
000000000000010001100111001011101000100100000000000000
001000000000000000000010000011001001011100000000000000
000000000000000000000111100101111101001100000000000000
010000100000101000000010001111111001001001000000000000
110001000001010001000000000101011110001010000000000000
001000000000000001100000010000000000000000000100000000
000000000000000000000011110001000000000010000000000000
000000001100000000000011111000000000000000000100000100
000000000000000000000010001001000000000010000000000000
000000000000001111000111010000000000000000000100000000
000000000000001011000110001011000000000010000000000000
000000000001110000000000001000000000000000000100000000
000000000000110000000000000011000000000010000000000000
000000000000000111000000000000000000000000000100000010
000000000000001001000000001001000000000010000000000000
.logic_tile 22 28
000000000000001011100000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000100000
000011000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000100000000
000000000000000111000000000011000000000010000001000000
000000000001000000000000000000000000000000000100000000
000000000100000001000000000011000000000010000000000100
000001000000000000000000000000000000000000000100000010
000010100000000000000000000001000000000010000000000000
001000000100000000000000000000000000000000000100000100
000100000001010000000000000001000000000010000000000000
.logic_tile 23 28
000000000000100000000011100011000001000010100000000000
000100000000010000000100001101101110000001100000000000
001010000010000011010000011001100000000010100000000000
000001000000000000000010000001101110000001100000000000
110001000110001001100110000101001110010100000000000100
010010000000000001000010000101011110011000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000000000000000111110000000000000000000100000000
000000001010001011000111100011000000000010000000000100
000000000000000011100000001000000000000000000100100000
000101000001010000100000000011000000000010000000000000
000000001110000111000111000000000000000000000100000000
000000000000001001000110001111000000000010000000000000
000000000000000001000000000000000000000000000100000010
000000000000000000100000001001000000000010000000000000
.logic_tile 24 28
000000000000000111100110001011111001101000000000000100
000001000000000000100000000001111110100100000000000000
001000000000001111100111110000000000000000000000000000
000000000000000111000110000000000000000000000000000000
110000000000000000000000001001011001101000000001000000
010000001100000000000000001001111110100100000000000000
000000000000000000000000001000000000000000000100000000
000000000110000000000010001101000000000010000000000000
000001000100100000000000010000000000000000000000000000
000000100001011111000011100000000000000000000000000000
000000100000000000000110000000000000000000000100000000
000100000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000100111000000001000000000000000000100000000
000000000001010000000000000001000000000010000000000000
.ramt_tile 25 28
000000001010010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 28
000000000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000110000000
000010100000000000000000000001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 28
000000000000000000000000000000000000000000000100000000
000000000100000000000011010011000000000010000000000010
001001001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000011010000000000000000000000000000000100000000
000010000000100011010000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000001000000000000000000100000010
000000000000000000000000001111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
.logic_tile 29 28
000000000000001000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011111101000001000001010000000100
110000000000000000000011110011101010000010010000000000
000000000000000011100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 28
000000000000000001000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
001001000000000000000000000000000000000000000100100000
000010100000000000000000000001000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
000010000000000111100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000011000000000010000001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000011000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 2 29
000000000000000000000000010000001000111100000000100000
000000000000001011000011100000000000111100000000010000
001000000000000001100110010000000000000010000000000000
000000000000000000000011100101000000000000000000000000
010000000001000000000011011000000000000010000000000000
110000000000000011000111111001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
001000000000000000000000001000000000000010000000000010
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000010
.logic_tile 3 29
000000000000000000000000011111001110000010000000000000
000000000000000101000011011101011110000000000000000000
001000000000000000000010100011111111000010000000000000
000000000000000001010000001011011111000000000000000000
010000000000001001100000000000000000000010000000000000
010000000000000001000000000011000000000000000000000000
110000000000000000000110001000000000000010000000000000
010000000000000000000100001011000000000000000000000000
000100000000001111000110100001101010100000000000000000
000100000000000101100000000001101010000000000000000010
000000000000001111000110101000000000000010000000000000
000000000000000101100000000011000000000000000000000000
000000000000001101100000011111100000000001000000100000
000000000000000101000010100001000000000011000000000000
000000000000000000000110110000000000000000000110000000
000000000000000111000010100011000000000010000000000000
.logic_tile 4 29
000100000000001001100110010000001000001100111100000000
000100000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000001000000
000000000000000000000000000000001001001100111100100000
000000000000000000010000000000001001110011000000000000
110000000000000000000000000000001001001100110100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 5 29
000010100000100000000000001101100000000001010001000000
000001000001000000010000000111001011000010010000000000
001000001010000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110100000000000000000111000000000000000000000000000000
110100000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000001111000000000010000000000000
000100000000000000000000001000000000000000000100000000
000100000000000000000000000001000000000010000000100000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 6 29
000000000000000000000000000000000000000000000101000000
000000000000000001000000000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 7 29
000100000000000111100011110001001011010100000001000000
000100001100000111100011100001101100011000000000000000
001010000000000000000000001101001110101000000000000010
000000000000000000000000000101101010100100000000000000
110000000110000000000110000000000000000000000100000100
110000000000001001000000000011000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000100000001000000000001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000001011000000000010000000000000
000000000000000000000000000000000000000000000100100000
000000000000000001000011101111000000000010000000000000
000000000000000011100111000000000000000000000100000000
000000000000010000000011001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
000000000000001011100111001001000000000001010000000000
000000000001000001100110001101001011000010010000000000
001000000000000001000011010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
010000000000000000000111001101111000101000000000000000
010000000000001011000000000011101110100100000010000000
000000000000000000000110000001001110000110000000000100
000000000001010000000011010101001100000101000000000000
000000000000000011100000001001100000000001010000000000
000000000000000000000011101001101011000010010000100000
000000000000001000000000000000000000000000000100000000
000010100000000111000000001001000000000010000000000100
000010100000000001000000000000000000000000000100000000
000001000000001001000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 10 29
000000000001000111100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 29
000000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100001110000000000001000000000000000000100000010
010000000001110000000000001011000000000010000000000000
000000000000000000010000001000000000000000000100000100
000000001000000000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 29
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000001101100000000001010001000000
000000000000000000000000000001101110000010010000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000100
000000000000000000000011001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000100000000000100000000001000000000010000000000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 13 29
000000101100000000000111100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000101100000000000000000000000000000000000
110001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000100000001
000100000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000110000000
000000100000000000000000001001000000000010000000000000
.logic_tile 14 29
000000000001010000000111110000000000000000000000000000
000000000000101101000111000000000000000000000000000000
001000000000000000000011000001001101000110000000000100
000000001010000000000100001001101010000101000000000000
110100001110001000000010000000000000000000000000000000
010100000000000011000100000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001011000000000000001101010000011100000000000
000000000000101111000011100001101011000011000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010001110000000000000001000000000000000000100000000
000001000000000000000000000011000000000010000000000100
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 15 29
000000001000001101000110100111101101010100000000000000
000000000001010011100111100101011101011000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000011000110000000000000000000000000000000
010000000001000000110000000000000000000000000000000000
000000000000001000000010001001011011010100000000000000
000000000000000101010100001001011100011000000000000000
000000001010000000000111000001011010110100000000000010
000000000000000000000000001101001111110000000000000000
000110101110000001000000000000000000000000000100000100
000100000000000000000010001001000000000010000100000000
001000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000101000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 16 29
000000000000000111100010000011001010000010000000000100
000000000000000111100011000101011000000000000000000000
001100000000000001100011111001011011010100000000000000
000100001100001011000010000101101011011000000000000000
000000000000001001100110010101011000111000000001000000
000000000000000101000011111011011011111100000000000000
000000000000001111000111100001111101000110000000000000
000000000000000001100010011001001011000101000000000000
000000000000000111100000011001000001000010100000000000
000000000000000111100011101101001111000001100000000000
000000000000001000000110001111101100001001000101000010
000001100000000111000010000001001111001010000000000000
000010000000000000000111001111000001000000100100000010
000001000000000111000010001011001001000000000000100000
000000000000000011000111001111001100001001000100100000
000000000000000000000000001011101111001010000000000000
.logic_tile 17 29
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
010110000000000000000000000000000000000000000000000000
000001000000010000000110100000000000000000000000000000
000010000000100000000100000000000000000000000000000000
000000000000000111100000001011000000000000000000000000
000000000000000000100011000011001101000000010000100000
000000000000000000000000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001101000000000010000110000000
110000001001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 18 29
001000000000000111100010010001101110001001000000000100
000000000000000000100011111001001010000101000000000000
001100000000000001000110010111000000000000100101000010
000100000000000001100010001011001100000000000000100010
000000000000100001000000000011100000000000100101000011
000000000000000000110000001111001101000000000000000000
110000000000001000000010011011001110001001000110100010
010000000000000001000111001101001101001010000000100000
000000001010000001100011011001011011010100100100000100
000000000000001011000010001101001000111100110000000000
000001000000000001000000000000000000011010010100100001
000000000000000000100000000000001001100101100000000000
000000000000001001000011000011100001000000100101000000
000000000000001111100000001111001001000000000000100000
000000100000000000000000000111000001000000100110000010
000000000000000000000000001011001001000000000000000000
.logic_tile 19 29
000000000000001111100000000000000000000010000001000000
000000001000001111100010010001000000000000000000000000
001000000000001011100000000001111001001001000000000000
000000000000000011100010010011011111001010000000000000
110000000000100001100011000000000000000010000001000000
010000000001000001000100001001000000000000000000000000
000000001000000001100000001101001010011100000000000000
000000000000000000000000000001011010001100000000000000
000000000000000011000111011001000001000001010010000000
000000000000000000000111100101001001000010010000000000
000000100000000000010000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000001110000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 20 29
000000001010001000000000000101000000000000001000000000
000000001100001111000010110000000000000000000000001000
000000000000000011100000000001000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000001011101000000010101100000000000001000000000
000000000000000101100010100000101001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000011101000011110000001010000000000000000000
000010000000000000000000000101100001000000001000000000
000001000000000000000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000010000000000001010000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
.logic_tile 21 29
000100000000000000000000000101100000000000001000000000
000100000000101011000000000000100000000000000000001000
000000000000000111000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000001000000000011000010110000001111000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000001101100000000000001100000000000000000000
000001000110000000000000000000000001000000001000000000
000000100000001101000000000000001000000000000000000000
000000000001000000000000000000000000000000001000000000
000100000000000000000010110000001000000000000000000000
000000001010000111000000000000000000000000001000000000
000000000010000000100000000000001100000000000000000000
.logic_tile 22 29
000000000000000111100110001001001101010100000000000000
000000001110000000000000000001101001011000000000100000
001000000000001000000000000000000000000000000000000000
000000100000000001000010010000000000000000000000000000
110100000000000101000000000101001101010100000000100000
110100000000001101100000000101001001011000000000000000
001000001000000011100010010011100001000010100000000000
000000000000000001100111011111101011000001100000000000
000010100000000111000000001001000001000010100000000000
000001000000000000100000001101001010000001100000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000101000000000010000000000000
.logic_tile 23 29
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010010000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001000001001000000000000000000000000000000000000
000100000000000000000011000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000001010010000000
000000000000000000000000000001101100000010010000000000
000000000000000000000000011000000000000000000100000001
000000000000000000000010101011000000000010000000000000
.logic_tile 24 29
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001000000000001010001000000
110100000000001001010000000101101100000010010000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000111101001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 29
000000000000000000000000001001100000000010100000000100
000000000000000000010000001001101010000001100000000000
001000000000000000000110010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
110000000000000111000000001000000000000000000101000000
110000000000000000000000001011000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000100000000000000000000011000000000010000000000000
.logic_tile 27 29
000000000000000000000000000011111100101100010000100000
000000000000001001000000000101101000101100100000000000
001000000000000000000011011000000000000000000100000000
000000000000001001000111011001000000000010000000000000
110000000000000001100000001000000000000000000110000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000100000000
000100001000000000000000001001000000000010000000100000
000000001110000011100110001000000000000000000110000000
000000000010000000000000001111000000000010000000000000
000001000000000000000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011000011000000000010000000000000
.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000101100001000010100001000000
000000000000000000000000001011001100000001100000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000111101000000000000000000110000000
000000000000000000000100000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 29 29
000000000001000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000011101001101001101000000000000100
110000000000000000000000001001011100100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000100100000
000000000000000011000000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000000011000000000010000000000000
000010000000000111100000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 29
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000001011000110010000000000000000001000000000
000000000000000001100010000000001101000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110100000001001001100111100000000
000000100000000000000000000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 32 29
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000100000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000010
000010100000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000111100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011110111100101000001000001010001000000
000000000000000000100000001101001001000010010000000000
010000000000000101000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000011000000001000000000000000000100000010
000010000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000001000000000010000000000000
.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000011100000000000000000000000000110000000
000000000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000001
000001000000000001000010000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000001000000000000000000101111011101000000000000000
000000000000000000000000001011011010100100000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001100011001000000000000000000100000000
000000000000001111000000000011000000000010000000000000
000010000000000011100110000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
.ramt_tile 8 30
000010000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001010000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
000000000000001000000000001101111001011100100000000000
000000000000000011000000001001111100011100010000000010
001000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000000000000010000111111011010100000000000000
110000000000000000000000001011101100011000000010000000
000000100000001000000000000000000000000000000000000000
000001000000001011000011010000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000010101000000000001000001000000
000000000000000000010010001011000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000010011000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000001000010000100000000
000000000000010000000000001101101001000011000110100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000000010000000000000000000000000000
000000000000001001000011000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000010
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 30
000000000110000000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
001000000000000111000110001001011101101000000000000100
000100000000000000000000001001011000100100000000000000
110000000000001000000000000000000000000000000000000000
110000001000000011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101011000110000000000010
000000000000000000000000001001001101000101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000001011101000000001101000000000010000000000000
.logic_tile 13 30
000000000000001000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000100000010
010100000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 30
001100000000000000000000011001101100000110000000000000
000100000001010000000011110001101010000101000000000000
001000000000010000000011000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
010000000000000011100111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010111000000000000000000000000000100100000
000000000000000000100000001101000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000010
000000000001000000000100001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000100000000001011100010000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
001000000000000111100000001001011100000110000000000000
000000000000000000000000000011001111000101000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000110001111000000000010000000100000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 16 30
000000001100000000000010010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
010000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100010001000000000000000000100000010
000000000000000000100000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100000
.logic_tile 17 30
000000001110000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000001111100000000001000000100000
000000000000000000000000000011000000000000000000000000
010000000001110000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000001110000000000010110000000000000000000000000000
110000000000000101100000000101100000000010000100000010
000000000011010000000000001111100000000000000100000000
.logic_tile 18 30
000001000000011000000110110000000001011010010000000000
000100000000100001000111000000001010100101100000000000
001000000000000011100111000000000000000000000000000000
000010000000000000100100000000000000000000000000000000
010000000000001000000011100001001010001001000000000000
110000000000001011000000001001101111001010000000000010
000000000110000001100111001111000000000010000000000001
000000000001000000000100000011000000000000000000000000
000000000010000000000000001001100000000000000100000001
000000000000000000000000001101000000000001000100000000
000000000000010101100000001001000000000000000100000000
000000000000000000000000001001000000000001000100100000
000000000000000101100010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 19 30
000000000000000001000011110001001001101000000000100000
000000000000001111100011110001011111100100000000000000
001000000000000111100110000101011100101100000000000000
000000000000001001000100001101101010001100000000100000
110000000000001000000110011111101100000100000000000000
000000000000000111000010000101001001000000000000000000
000000000000001111100000001111101101000100000000000000
000000000000000001000011011011011111000000000000000000
000000000000000111100000000111111000000100000000000000
000000000000000000000010100111001001000000000000000000
000000000000001000000010001111011101000011010000000001
000000000000001001000000000101101001000011000000000000
000000000000100111100110101000000000000000000100000000
000000000001000000000000000001000000000010000010000000
001000000000000111000010001000000000000000000100000001
000000000000000001100010101101000000000010000000000000
.logic_tile 20 30
000000001000000101000000000000000000000010000000100000
000000000000000000100010110101000000000000000000000000
001000000000000111000000001000000000000010000000000000
000000000000000000100010111011000000000000000000000000
010000000110000101000010000000000000000010000000000000
110000000000000000100000001001000000000000000000000000
000000000000000000000000000001011000000000000000000000
000000000000000000000000000111111000100000000000000000
000000000000001000000000010000000000000010000000000000
000000000000001111000011000011000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100000111000000000010000000000001
000000000000001000000000000000000000000000000100000010
000000000000001111000000001011000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000000000000011000000000001000000000010000000100000
.logic_tile 21 30
000000001000000011100000000000001000111100000000000000
000000000000000000000000000000000000111100000001010000
001000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000111000010001011100000000010100000100000
000000000000000000000000000001001011000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101110000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000100000
000000000000000101100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
.logic_tile 22 30
000000000000000000000111011111100001000010100000000000
000000000000000001000011111001001011000001100000000000
001000000000001000010110011101000000000010100000000000
000100000000000011000010001001101001000001100000000000
110000000000000000000110000000000000000000000100000000
110000000000000000000000000001000000000010000000100000
000000000000100000000111000000000000000000000100000000
000000000001000001000000000011000000000010000000000000
000010101010000111000000001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000111000000000000000000000100000000
000000000100100000000000001001000000000010000000000000
000000000000001000000000001000000000000000000100000000
000000001000000001000010001111000000000010000000000000
.logic_tile 23 30
000000000000000000000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000011000000000010000000000100
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000001000010000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000000011100001000010100000100000
000000000000000000000000000001101001000001100000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010000000000000000000000100100000
000000000000000000000100000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 30
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
110000000000000000000000001101001000000110000000000100
010000000000000000000011000101111110000101000000000000
000000000000000101100000000000000000000000000000000000
000000000000000001100011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001101100000000001000000100000
000000000000000000000000000001100000000011000001000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 28 30
000001000000000000000000001000000000000000000100000010
000000100000000000000000000011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 30
000000000000000000000000010000000000000000000000000000
000000001110000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000001010000100000
000000000000000000000000001001101110000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 31 30
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000010100000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000100000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000001001000001000001010000000100
010000000000000000000000001101101010000010010000000000
000000000000000001000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 4 31
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 31
000000100000000000000000000000000000000000000100000100
000000000000000000000011101011000000000010000000000000
001000000000100101100000001000000000000000000100000000
000000001000000000100000000001000000000010000000000000
010100000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 31
000000000000000111000000000000000000000000000100000100
000000000000000001000000000001000000000010000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 31
000000000000000000000111110000000000000000000000000000
000000000000000000000110110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000110000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 31
000000000000000011010000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 31
001000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000110000000000000011010010000000000
000000000000000000000010100000001011100101100000000000
010000000000000111000000011001101100111100000100100000
010000000000000000100010001001101101011100000110000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001100000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101101010111100000110000000
100000000000000000000000001101101011011100000100000000
.logic_tile 11 31
000000000000000101000000010000000000000000000000000000
000001000000000000100011110000000000000000000000000000
001000000100000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
010000000000000000000010000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000101000000
000100000000000000000000000011000000000010000000000000
110000000001010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000001001000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 31
000100000000000000000010000011000000000000001000000000
000100000000000000000111010000000000000000000000001000
001000000000001000000000000000000001000000001000000000
000000000000001111000010010000001110000000000000000000
011000001010000000000000000000001001001100110000000000
010000000000000000000000000000001000110011000001000000
000000000000000000000000001001100001000000000001000000
000000000000000000000000000011101101000000010000000000
000000000000000111100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
000100000000000001000010001001100001000000010000100000
000000000000000000000100001011101100000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000001000000000000000000000000000000100000000
000000000000001011000000001001000000000010000110000000
.logic_tile 14 31
000100100000000111000000001001000001000000100000000000
000100000000000000000010011011001001000000000000000001
001100000000000000000010001101000000000010100000000100
000100000000000000000110011001001110000001100000000000
010000000000000111100000000000000000000000000000000000
010000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000101000000
000000000000000000000011000111000000000010000100000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000100000000010000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 15 31
000010100000001000000111100000000000000000000000000000
000001000000000011000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000010001000111000000000000000000000100000001
110000000000100000100100000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000100000000000000000000010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 16 31
000000001110000111000010000011000001000001010010000000
000000000000001001100011011001101011000010010000000000
001000000000000000000110001101100000000001010000000000
000000000000000000000000001001001000000010010000000010
110000000000000000000000011001000000000000000000000000
110000000000000000000010111011101000000000010000000000
000000000000001001100111001000000000000000000100000000
000000000000001101000000000101000000000010000000000000
000001000000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011110111000000000010000000000000
000010000000000000010010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000001101000000001101000000000010000000000000
.logic_tile 17 31
000000000000000000000110000000000001011010010000000000
000100000000001011000111010000001000100101100000000000
001000000000001000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
110000000000001000000110010101000000000001000100100000
010000000000000001000110001101000000000000000000000001
000000000000000000000000000001000000000001000101000000
000000000000000011000000001001100000000000000000000001
000000000000000000000000010101100000000001000101000100
000000000000000000000011011101000000000000000000000000
000000000000000000000000000000000000000010000100000000
000000000000000000000000000111000000000000000001000000
000000001110000000000000001101000000000000000101000101
000000000000000001000000001001101011000000110000000000
000000000000000000000000000001000000000001000101000000
000000000000000000000000001001000000000000000010000000
.logic_tile 18 31
000000001010000000000000000001100001000000000010000000
000000000000000000000000000111001000000000010000000000
001000000000001011110000000000000000000000000000000000
000100000000001011100000000000000000000000000000000000
110000000000000111000000000000000000000000000100000001
110100000000000000000011000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000011100010001000000000000000000100000010
000000000000000000100000000011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011111111000000000010000000000010
.logic_tile 19 31
000010000000000111100000000111000000000000001000000000
000000000000000000000011000000100000000000000000001000
000100000000001000000000000000000000000000001000000000
000101000000001101000000000000001010000000000000000000
000000001110110000000000000000001000001100111000000000
000000000001110011000011010000001110110011000000000000
000000000000000000010000000000001000001100111000000000
000000001110000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100000010000001000001100111000100000
000000000000000000000011100000001001110011000000000000
000000000000100000000000010000001000001100110000100000
000000000000010000000010100000001011110011000000000000
.logic_tile 20 31
000001000000000111100110110000000000000000000000000000
000010101100000000100010100000000000000000000000000000
001000000000000101100000000001000000000001000100100000
000000000000000000000000000001100000000000000000000000
010000000000000111100010000001000000000001000110000000
110000000000000000100100000101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000000001000100000000
000001000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 31
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000101000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000000000000011100000000001100000000010100000000001
000000001100000000000000000101101100000001100000000000
001000000000000011100110001000000000000000000100000000
000000000000000000100000000001000000000010000000000000
110010000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000100000001000000000010000000100000
000001000000001000000010000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010001000000000000000000000000000100100000
000000000000100000000000000111000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 31
000000000000001000000011100011001001001001000100000100
000000000000000001000000000001011100001010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000000001101110001001000100000010
000100000010000111000000000011011000001010000000000000
001100000000001101100110000000000000000000000000000000
000100000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000001000000100101000011
000000000000000001000000000001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011100001000000100100100010
000000000000000000000000000101001001000000000000000010
.logic_tile 27 31
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000001101100000000001010000100000
000000001100001111000000001101101100000010010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
.logic_tile 28 31
000000000000000000000000010000000000000000000100000000
000000000000000111000011000001000000000010000001000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 31
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000011100101100000000001010001000000
000000000000000000000100001101101100000010010000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000000011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
001000000000000000000000000000000000000000000100000000
000000000000000000000011011011000000000010000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010110000000000000000011000000000000000000000000000000
010101000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100100000
000000000000000000000000000000000000000010000000000000
010000000000010000000000000000000000000000000100000000
100000001100100000000000000000000000000010000000100000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000001001100000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000
001000000000001000000111100001001001001001000100000100
000000000000000001000100000001011001001010000000100010
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000001101000001000000100110000010
000000000001010000000000001101101000000000000000000000
000100000000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000001000000100100000010
000000000000000000000000001001101101000000000010000000
.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000100000000100000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000111100000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000110100000000001100110010000000000000000000000000000
000101000000000000000010000000000000000000000000000000
001000000000001111100000000001101101001001000101000100
000000000000000111000000000001001101001010000000000000
000000000000000000000000000001101111001001000100000100
000000000000000000000000001001001111001010000000100001
000000000000000000000000000011001101001001000100100010
000000000000000000000000001001101101001010000000000000
000000000000001000000000010000000000000000000000000000
000000000001010111000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000010111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 14 32
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
001110100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000011000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 15 32
000000000001010001100000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
001100000000001000000111110101101001001001000100000100
000100000000000001000010000001011001001010000000000010
000000001010101000000000010000000000000000000000000000
000000000001010101000011000000000000000000000000000000
000000000000000011100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001101000001000000100101000000
000000000000000000000000001101101000000000000000000000
000100001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001101001011001001000101000000
000000000000000000000000001001011011001010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001001000010000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000101000010
010000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000000000010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000000000000001100000001001000000000001010000000100
000000000000000000000000001001001100000010010000000000
001000000000100000000000010000000000000000000100000000
000000000000000000000010001101000000000010000000000000
110000000000100000000000010000000000000000000000000000
110000001110010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 32
000000100000100000000000010000000000000000000100000000
000100000001000000000011110111000000000010000000000010
001000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
010000000000000000000000001000000000000000000100000001
010000001100000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000110100000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000001011100000001000000000000000000100000100
000000000000001111100000000101000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 20 32
000000000000000001100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000111100000000101101001001001000101100100
000000000000000000100000000001111100001010000001000000
000000000000000000000000010001101011001001000101100000
000000000000000000000011111011011110001010000000100000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 21 32
000010100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000000110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000010000001000000000000000000100000000
110000000000000000000000000001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000010
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001011010010101000000
100000000000000000000000000000001001100101100000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000001000101000000
000000000000000000000000000011100000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100110101000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001110000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.sym 1 blink_simple_LED2.i_clk$2
.sym 2 $abc$41607$n5630$2
.sym 3 $abc$41607$n899$2
.sym 4 $abc$41607$n5628$2
.sym 5 $abc$41607$n901$2
.sym 6 $abc$41607$n5631$2
.sym 7 $abc$41607$n236$2
.sym 8 $abc$41607$n5592$2
.sym 264 $undef
.sym 269 spiMasterADC.SPI_Master_Inst.o_SPI_MOSI
.sym 748 r_adc_master_tx_buffer_1[12][2]
.sym 754 r_adc_master_tx_buffer_1[14][0]
.sym 861 r_adc_master_tx_buffer_2[119][3]
.sym 975 r_adc_master_tx_buffer_2[82][0]
.sym 976 r_adc_master_tx_buffer_2[83][5]
.sym 980 r_adc_master_tx_buffer_2[81][3]
.sym 1092 r_adc_master_tx_buffer_1[52][1]
.sym 1203 $abc$41607$n3062
.sym 1206 r_adc_master_tx_buffer_2[115][3]
.sym 1208 r_adc_master_tx_buffer_2[114][5]
.sym 1317 r_adc_master_tx_buffer_2[81][5]
.sym 1318 r_adc_master_tx_buffer_2[81][2]
.sym 1323 r_adc_master_tx_buffer_2[81][7]
.sym 1431 $abc$41607$n3643
.sym 1432 $abc$41607$n3644
.sym 1434 r_adc_master_tx_buffer_1[49][1]
.sym 1438 r_adc_master_tx_buffer_1[48][1]
.sym 1547 $abc$41607$n2910
.sym 1548 $abc$41607$n4194_1
.sym 1549 r_adc_master_tx_buffer_2[18][5]
.sym 1658 $abc$41607$n3069
.sym 1661 $abc$41607$n2783
.sym 1662 $abc$41607$n2784
.sym 1663 r_adc_master_tx_buffer_1[14][2]
.sym 1664 r_adc_master_tx_buffer_1[13][2]
.sym 1665 r_adc_master_tx_buffer_1[15][2]
.sym 1742 $abc$41607$n236
.sym 1774 r_adc_master_tx_buffer_2[36][1]
.sym 1779 r_adc_master_tx_buffer_2[39][7]
.sym 1856 $abc$41607$n5628
.sym 1862 PIN_8$2
.sym 1886 $abc$41607$n3097
.sym 1887 r_adc_master_tx_buffer_2[60][3]
.sym 1888 r_adc_master_tx_buffer_2[63][2]
.sym 1892 r_adc_master_tx_buffer_2[63][1]
.sym 1893 r_adc_master_tx_buffer_2[61][3]
.sym 2003 r_adc_master_tx_buffer_2[18][3]
.sym 2006 r_adc_master_tx_buffer_2[19][5]
.sym 2117 r_adc_master_tx_buffer_2[6][0]
.sym 2231 r_adc_master_tx_buffer_2[116][7]
.sym 2342 r_adc_master_tx_buffer_2[16][7]
.sym 2459 r_adc_master_tx_buffer_1[16][3]
.sym 2546 PIN_6$2
.sym 2688 r_adc_master_tx_buffer_2[63][5]
.sym 2798 r_adc_master_tx_buffer_2[80][2]
.sym 2800 r_adc_master_tx_buffer_2[80][3]
.sym 2805 r_adc_master_tx_buffer_2[83][7]
.sym 2912 $abc$41607$n236
.sym 2913 $abc$41607$n197
.sym 2915 r_adc_master_tx_buffer_2[115][2]
.sym 3028 $abc$41607$n2804_1
.sym 3029 r_adc_master_tx_buffer_1[54][2]
.sym 3113 spiMasterCS.r_CS_n
.sym 3118 spiMasterCS.SPI_Master_Inst.o_SPI_MOSI
.sym 3147 r_adc_master_tx_buffer_1[50][2]
.sym 3339 CLK$2
.sym 3887 $abc$41607$n3088
.sym 3889 r_adc_master_tx_buffer_2[74][3]
.sym 3892 r_adc_master_tx_buffer_2[75][3]
.sym 4058 $abc$41607$n5371_1
.sym 4059 $abc$41607$n5245_1
.sym 4060 $abc$41607$n3087
.sym 4061 $abc$41607$n3086
.sym 4062 r_adc_master_tx_buffer_2[75][4]
.sym 4063 r_adc_master_tx_buffer_2[73][3]
.sym 4064 r_adc_master_tx_buffer_2[74][4]
.sym 4065 r_adc_master_tx_buffer_2[72][3]
.sym 4193 $abc$41607$n860
.sym 4195 $abc$41607$n114
.sym 4197 $abc$41607$n5372_1
.sym 4198 $abc$41607$n3896
.sym 4199 r_adc_master_tx_buffer_2[72][4]
.sym 4200 r_adc_master_tx_buffer_2[73][4]
.sym 4330 $abc$41607$n5397
.sym 4331 $abc$41607$n858
.sym 4333 $abc$41607$n98
.sym 4335 $abc$41607$n95
.sym 4467 $abc$41607$n87
.sym 4469 r_adc_master_tx_buffer_2[60][4]
.sym 4601 r_adc_master_tx_buffer_2[83][1]
.sym 4735 $auto$alumacc.cc:474:replace_alu$1641.C[2]
.sym 4736 $auto$alumacc.cc:474:replace_alu$1641.C[3]
.sym 4737 $abc$41607$n2725
.sym 4739 r_adc_master_tx_buffer_2[62][7]
.sym 4740 r_adc_master_tx_buffer_2[62][2]
.sym 4825 r_adc_master_rx_buffer_1[26]
.sym 4826 $false
.sym 4827 $false
.sym 4828 $false
.sym 4861 r_adc_master_rx_buffer_1[8]
.sym 4862 $false
.sym 4863 $false
.sym 4864 $false
.sym 4865 $abc$41607$n5478
.sym 4866 blink_simple_LED2.i_clk$2
.sym 4867 $false
.sym 4868 $abc$41607$n4559_1
.sym 4869 r_adc_master_tx_buffer_1[57][1]
.sym 4870 r_adc_master_tx_buffer_1[58][7]
.sym 4871 r_adc_master_tx_buffer_1[56][7]
.sym 4872 r_adc_master_tx_buffer_1[58][2]
.sym 4873 r_adc_master_tx_buffer_1[56][2]
.sym 4874 r_adc_master_tx_buffer_1[59][2]
.sym 4875 r_adc_master_tx_buffer_1[59][7]
.sym 4954 r_adc_master_rx_buffer_1[3]
.sym 4955 $false
.sym 4956 $false
.sym 4957 $false
.sym 5000 $abc$41607$n5592$2
.sym 5001 blink_simple_LED2.i_clk$2
.sym 5002 $false
.sym 5003 $abc$41607$n2845
.sym 5005 $abc$41607$n2809
.sym 5006 r_adc_master_tx_buffer_1[66][7]
.sym 5009 r_adc_master_tx_buffer_1[65][2]
.sym 5089 r_adc_master_rx_buffer_1[8]
.sym 5090 $false
.sym 5091 $false
.sym 5092 $false
.sym 5095 r_adc_master_rx_buffer_1[5]
.sym 5096 $false
.sym 5097 $false
.sym 5098 $false
.sym 5119 r_adc_master_rx_buffer_1[19]
.sym 5120 $false
.sym 5121 $false
.sym 5122 $false
.sym 5135 $abc$41607$n5583
.sym 5136 blink_simple_LED2.i_clk$2
.sym 5137 $false
.sym 5145 r_adc_master_tx_buffer_1[75][6]
.sym 5242 r_adc_master_rx_buffer_1[25]
.sym 5243 $false
.sym 5244 $false
.sym 5245 $false
.sym 5270 $abc$41607$n5516
.sym 5271 blink_simple_LED2.i_clk$2
.sym 5272 $false
.sym 5275 r_adc_master_tx_buffer_2[11][6]
.sym 5277 r_adc_master_tx_buffer_2[11][1]
.sym 5278 r_adc_master_tx_buffer_2[11][7]
.sym 5359 r_adc_master_tx_buffer_2[115][3]
.sym 5360 r_adc_master_tx_buffer_2[119][3]
.sym 5361 r_spi_master_tx_counter[2]
.sym 5362 r_spi_master_tx_counter[0]
.sym 5377 r_adc_master_rx_buffer_1[3]
.sym 5378 $false
.sym 5379 $false
.sym 5380 $false
.sym 5389 r_adc_master_rx_buffer_1[13]
.sym 5390 $false
.sym 5391 $false
.sym 5392 $false
.sym 5405 $abc$41607$n5591
.sym 5406 blink_simple_LED2.i_clk$2
.sym 5407 $false
.sym 5408 $abc$41607$n3743
.sym 5409 r_adc_master_tx_buffer_2[58][1]
.sym 5410 r_adc_master_tx_buffer_2[59][1]
.sym 5412 r_adc_master_tx_buffer_2[58][7]
.sym 5413 r_adc_master_tx_buffer_2[59][5]
.sym 5415 r_adc_master_tx_buffer_2[57][7]
.sym 5494 r_adc_master_rx_buffer_1[21]
.sym 5495 $false
.sym 5496 $false
.sym 5497 $false
.sym 5500 r_adc_master_rx_buffer_1[18]
.sym 5501 $false
.sym 5502 $false
.sym 5503 $false
.sym 5530 r_adc_master_rx_buffer_1[23]
.sym 5531 $false
.sym 5532 $false
.sym 5533 $false
.sym 5540 $abc$41607$n5583
.sym 5541 blink_simple_LED2.i_clk$2
.sym 5542 $false
.sym 5543 $abc$41607$n3961_1
.sym 5544 $abc$41607$n3642
.sym 5545 $abc$41607$n2808_1
.sym 5546 $abc$41607$n2807
.sym 5547 r_adc_master_tx_buffer_2[0][4]
.sym 5550 r_adc_master_tx_buffer_2[2][1]
.sym 5629 r_adc_master_tx_buffer_1[49][1]
.sym 5630 r_adc_master_tx_buffer_1[53][1]
.sym 5631 r_spi_master_tx_counter[2]
.sym 5632 $false
.sym 5635 r_adc_master_tx_buffer_1[48][1]
.sym 5636 r_adc_master_tx_buffer_1[52][1]
.sym 5637 r_spi_master_tx_counter[2]
.sym 5638 $false
.sym 5647 r_adc_master_rx_buffer_1[17]
.sym 5648 $false
.sym 5649 $false
.sym 5650 $false
.sym 5671 r_adc_master_rx_buffer_1[25]
.sym 5672 $false
.sym 5673 $false
.sym 5674 $false
.sym 5675 $abc$41607$n5514
.sym 5676 blink_simple_LED2.i_clk$2
.sym 5677 $false
.sym 5678 $abc$41607$n2748
.sym 5679 r_adc_master_tx_buffer_1[74][2]
.sym 5681 r_adc_master_tx_buffer_1[75][2]
.sym 5682 r_adc_master_tx_buffer_1[74][1]
.sym 5683 r_adc_master_tx_buffer_1[74][3]
.sym 5684 r_adc_master_tx_buffer_1[75][4]
.sym 5776 r_adc_master_tx_buffer_2[80][2]
.sym 5777 r_adc_master_tx_buffer_2[81][2]
.sym 5778 r_spi_master_tx_counter[0]
.sym 5779 $false
.sym 5782 r_adc_master_tx_buffer_2[18][5]
.sym 5783 r_adc_master_tx_buffer_2[19][5]
.sym 5784 r_spi_master_tx_counter[0]
.sym 5785 $false
.sym 5788 r_adc_master_rx_buffer_1[13]
.sym 5789 $false
.sym 5790 $false
.sym 5791 $false
.sym 5810 $abc$41607$n5567
.sym 5811 blink_simple_LED2.i_clk$2
.sym 5812 $false
.sym 5815 r_adc_master_tx_buffer_2[1][4]
.sym 5817 r_adc_master_tx_buffer_2[2][3]
.sym 5818 r_adc_master_tx_buffer_2[2][4]
.sym 5899 r_adc_master_tx_buffer_2[80][3]
.sym 5900 r_adc_master_tx_buffer_2[81][3]
.sym 5901 r_spi_master_tx_counter[0]
.sym 5902 $false
.sym 5917 r_adc_master_tx_buffer_1[14][2]
.sym 5918 r_adc_master_tx_buffer_1[15][2]
.sym 5919 r_spi_master_tx_counter[0]
.sym 5920 $false
.sym 5923 r_adc_master_tx_buffer_1[12][2]
.sym 5924 r_adc_master_tx_buffer_1[13][2]
.sym 5925 r_spi_master_tx_counter[0]
.sym 5926 $false
.sym 5929 r_adc_master_rx_buffer_1[10]
.sym 5930 $false
.sym 5931 $false
.sym 5932 $false
.sym 5935 r_adc_master_rx_buffer_1[18]
.sym 5936 $false
.sym 5937 $false
.sym 5938 $false
.sym 5941 r_adc_master_rx_buffer_1[2]
.sym 5942 $false
.sym 5943 $false
.sym 5944 $false
.sym 5945 $abc$41607$n5478
.sym 5946 blink_simple_LED2.i_clk$2
.sym 5947 $false
.sym 5948 $abc$41607$n4999_1
.sym 5949 $abc$41607$n4998_1
.sym 5951 r_adc_master_tx_buffer_1[91][3]
.sym 5953 r_adc_master_tx_buffer_1[90][3]
.sym 5954 r_adc_master_tx_buffer_1[89][3]
.sym 6046 r_adc_master_rx_buffer_1[25]
.sym 6047 $false
.sym 6048 $false
.sym 6049 $false
.sym 6076 r_adc_master_rx_buffer_1[7]
.sym 6077 $false
.sym 6078 $false
.sym 6079 $false
.sym 6080 $abc$41607$n5572
.sym 6081 blink_simple_LED2.i_clk$2
.sym 6082 $false
.sym 6083 r_adc_master_tx_buffer_2[83][6]
.sym 6088 r_adc_master_tx_buffer_2[83][4]
.sym 6089 r_adc_master_tx_buffer_2[82][1]
.sym 6169 r_adc_master_tx_buffer_2[60][3]
.sym 6170 r_adc_master_tx_buffer_2[61][3]
.sym 6171 r_spi_master_tx_counter[0]
.sym 6172 $false
.sym 6175 r_adc_master_rx_buffer_1[27]
.sym 6176 $false
.sym 6177 $false
.sym 6178 $false
.sym 6181 r_adc_master_rx_buffer_1[2]
.sym 6182 $false
.sym 6183 $false
.sym 6184 $false
.sym 6205 r_adc_master_rx_buffer_1[1]
.sym 6206 $false
.sym 6207 $false
.sym 6208 $false
.sym 6211 r_adc_master_rx_buffer_1[19]
.sym 6212 $false
.sym 6213 $false
.sym 6214 $false
.sym 6215 $abc$41607$n5578
.sym 6216 blink_simple_LED2.i_clk$2
.sym 6217 $false
.sym 6223 r_adc_master_tx_buffer_1[89][5]
.sym 6322 r_adc_master_rx_buffer_1[11]
.sym 6323 $false
.sym 6324 $false
.sym 6325 $false
.sym 6340 r_adc_master_rx_buffer_1[5]
.sym 6341 $false
.sym 6342 $false
.sym 6343 $false
.sym 6350 $abc$41607$n5567
.sym 6351 blink_simple_LED2.i_clk$2
.sym 6352 $false
.sym 6355 $abc$41607$n3413
.sym 6357 r_adc_master_tx_buffer_2[2][0]
.sym 6358 r_adc_master_tx_buffer_2[2][7]
.sym 6359 r_adc_master_tx_buffer_2[3][7]
.sym 6457 r_adc_master_rx_buffer_1[8]
.sym 6458 $false
.sym 6459 $false
.sym 6460 $false
.sym 6485 $abc$41607$n5563
.sym 6486 blink_simple_LED2.i_clk$2
.sym 6487 $false
.sym 6488 $abc$41607$n2744
.sym 6489 r_adc_master_tx_buffer_1[78][2]
.sym 6491 r_adc_master_tx_buffer_1[78][7]
.sym 6494 r_adc_master_tx_buffer_1[79][2]
.sym 6495 r_adc_master_tx_buffer_1[77][3]
.sym 6592 r_adc_master_rx_buffer_1[31]
.sym 6593 $false
.sym 6594 $false
.sym 6595 $false
.sym 6620 $abc$41607$n5592$2
.sym 6621 blink_simple_LED2.i_clk$2
.sym 6622 $false
.sym 6628 r_adc_master_tx_buffer_1[16][2]
.sym 6630 r_adc_master_tx_buffer_1[19][2]
.sym 6709 r_adc_master_rx_buffer_1[31]
.sym 6710 $false
.sym 6711 $false
.sym 6712 $false
.sym 6755 $abc$41607$n5567
.sym 6756 blink_simple_LED2.i_clk$2
.sym 6757 $false
.sym 6758 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 6862 r_adc_master_rx_buffer_1[27]
.sym 6863 $false
.sym 6864 $false
.sym 6865 $false
.sym 6890 $abc$41607$n5631$2
.sym 6891 blink_simple_LED2.i_clk$2
.sym 6892 $false
.sym 6893 r_adc_master_tx_buffer_1[38][3]
.sym 7138 r_adc_master_rx_buffer_1[5]
.sym 7139 $false
.sym 7140 $false
.sym 7141 $false
.sym 7160 $abc$41607$n5578
.sym 7161 blink_simple_LED2.i_clk$2
.sym 7162 $false
.sym 7249 r_adc_master_rx_buffer_1[26]
.sym 7250 $false
.sym 7251 $false
.sym 7252 $false
.sym 7261 r_adc_master_rx_buffer_1[27]
.sym 7262 $false
.sym 7263 $false
.sym 7264 $false
.sym 7291 r_adc_master_rx_buffer_1[7]
.sym 7292 $false
.sym 7293 $false
.sym 7294 $false
.sym 7295 $abc$41607$n5583
.sym 7296 blink_simple_LED2.i_clk$2
.sym 7297 $false
.sym 7384 $abc$41607$n3153
.sym 7385 $abc$41607$n5382
.sym 7386 $false
.sym 7387 $false
.sym 7390 r_cycle_counter[14]
.sym 7391 $false
.sym 7392 $false
.sym 7393 $false
.sym 7402 r_adc_master_rx_buffer_1[2]
.sym 7403 $false
.sym 7404 $false
.sym 7405 $false
.sym 7430 $abc$41607$n5591
.sym 7431 blink_simple_LED2.i_clk$2
.sym 7432 $false
.sym 7531 r_adc_master_tx_buffer_1[50][2]
.sym 7532 r_adc_master_tx_buffer_1[54][2]
.sym 7533 r_spi_master_tx_counter[0]
.sym 7534 r_spi_master_tx_counter[2]
.sym 7537 r_adc_master_rx_buffer_1[10]
.sym 7538 $false
.sym 7539 $false
.sym 7540 $false
.sym 7565 $abc$41607$n5516
.sym 7566 blink_simple_LED2.i_clk$2
.sym 7567 $false
.sym 7568 $abc$41607$n5382
.sym 7569 $abc$41607$n179
.sym 7570 $abc$41607$n178
.sym 7571 $abc$41607$n175
.sym 7572 $abc$41607$n181
.sym 7573 $abc$41607$n217
.sym 7574 $abc$41607$n173
.sym 7575 r_cycle_counter[1]
.sym 7696 r_adc_master_rx_buffer_1[10]
.sym 7697 $false
.sym 7698 $false
.sym 7699 $false
.sym 7700 $abc$41607$n5514
.sym 7701 blink_simple_LED2.i_clk$2
.sym 7702 $false
.sym 8351 $abc$41607$n4228_1
.sym 8352 r_adc_master_tx_buffer_2[62][6]
.sym 8353 r_adc_master_tx_buffer_2[63][6]
.sym 8459 r_adc_master_tx_buffer_2[74][3]
.sym 8460 r_adc_master_tx_buffer_2[75][3]
.sym 8461 r_spi_master_tx_counter[0]
.sym 8462 $false
.sym 8471 r_adc_master_rx_buffer_1[11]
.sym 8472 $false
.sym 8473 $false
.sym 8474 $false
.sym 8489 r_adc_master_rx_buffer_1[3]
.sym 8490 $false
.sym 8491 $false
.sym 8492 $false
.sym 8505 $abc$41607$n5581
.sym 8506 blink_simple_LED2.i_clk$2
.sym 8507 $false
.sym 8508 $abc$41607$n5246_1
.sym 8509 $abc$41607$n3858
.sym 8510 r_adc_master_tx_buffer_1[72][6]
.sym 8511 r_adc_master_tx_buffer_1[74][6]
.sym 8512 r_adc_master_tx_buffer_1[74][4]
.sym 8513 r_adc_master_tx_buffer_1[73][6]
.sym 8514 r_adc_master_tx_buffer_1[73][4]
.sym 8515 r_adc_master_tx_buffer_1[72][4]
.sym 8582 r_adc_master_tx_buffer_2[74][4]
.sym 8583 r_adc_master_tx_buffer_2[75][4]
.sym 8584 r_spi_master_tx_counter[0]
.sym 8585 $false
.sym 8588 r_adc_master_tx_buffer_1[73][6]
.sym 8589 r_adc_master_tx_buffer_1[75][6]
.sym 8590 r_spi_master_tx_counter[0]
.sym 8591 r_spi_master_tx_counter[1]
.sym 8594 r_adc_master_tx_buffer_2[72][3]
.sym 8595 r_adc_master_tx_buffer_2[73][3]
.sym 8596 r_spi_master_tx_counter[0]
.sym 8597 $false
.sym 8600 $abc$41607$n3088
.sym 8601 $abc$41607$n2749_1
.sym 8602 $abc$41607$n2747_1
.sym 8603 $abc$41607$n3087
.sym 8606 r_adc_master_rx_buffer_1[4]
.sym 8607 $false
.sym 8608 $false
.sym 8609 $false
.sym 8612 r_adc_master_rx_buffer_1[19]
.sym 8613 $false
.sym 8614 $false
.sym 8615 $false
.sym 8618 r_adc_master_rx_buffer_1[12]
.sym 8619 $false
.sym 8620 $false
.sym 8621 $false
.sym 8624 r_adc_master_rx_buffer_1[27]
.sym 8625 $false
.sym 8626 $false
.sym 8627 $false
.sym 8628 $abc$41607$n5581
.sym 8629 blink_simple_LED2.i_clk$2
.sym 8630 $false
.sym 8705 r_adc_master_rx_buffer_1[6]
.sym 8706 $false
.sym 8707 $false
.sym 8708 $false
.sym 8717 r_adc_master_rx_buffer_1[2]
.sym 8718 $false
.sym 8719 $false
.sym 8720 $false
.sym 8729 $abc$41607$n5371_1
.sym 8730 r_spi_master_tx_counter[1]
.sym 8731 $abc$41607$n3896
.sym 8732 $abc$41607$n2729
.sym 8735 r_adc_master_tx_buffer_2[72][4]
.sym 8736 r_adc_master_tx_buffer_2[73][4]
.sym 8737 r_spi_master_tx_counter[1]
.sym 8738 r_spi_master_tx_counter[0]
.sym 8741 r_adc_master_rx_buffer_1[28]
.sym 8742 $false
.sym 8743 $false
.sym 8744 $false
.sym 8747 r_adc_master_rx_buffer_1[20]
.sym 8748 $false
.sym 8749 $false
.sym 8750 $false
.sym 8751 $abc$41607$n5581
.sym 8752 blink_simple_LED2.i_clk$2
.sym 8753 $false
.sym 8840 r_adc_master_rx_buffer_1[11]
.sym 8841 $false
.sym 8842 $false
.sym 8843 $false
.sym 8846 r_adc_master_rx_buffer_1[8]
.sym 8847 $false
.sym 8848 $false
.sym 8849 $false
.sym 8858 r_adc_master_rx_buffer_1[13]
.sym 8859 $false
.sym 8860 $false
.sym 8861 $false
.sym 8870 r_adc_master_rx_buffer_1[15]
.sym 8871 $false
.sym 8872 $false
.sym 8873 $false
.sym 8975 r_adc_master_rx_buffer_1[20]
.sym 8976 $false
.sym 8977 $false
.sym 8978 $false
.sym 8987 r_adc_master_rx_buffer_1[28]
.sym 8988 $false
.sym 8989 $false
.sym 8990 $false
.sym 8997 $abc$41607$n5578
.sym 8998 blink_simple_LED2.i_clk$2
.sym 8999 $false
.sym 9000 $abc$41607$n5379
.sym 9002 $abc$41607$n850
.sym 9003 $abc$41607$n90
.sym 9004 $abc$41607$n3857
.sym 9005 $abc$41607$n3617
.sym 9006 r_adc_master_tx_buffer_1[15][0]
.sym 9007 r_adc_master_tx_buffer_1[14][1]
.sym 9092 r_adc_master_rx_buffer_1[1]
.sym 9093 $false
.sym 9094 $false
.sym 9095 $false
.sym 9120 $abc$41607$n5583
.sym 9121 blink_simple_LED2.i_clk$2
.sym 9122 $false
.sym 9123 $abc$41607$n2721
.sym 9125 $abc$41607$n5075_1
.sym 9128 r_adc_master_tx_buffer_2[32][3]
.sym 9129 r_adc_master_tx_buffer_2[32][7]
.sym 9159 $true
.sym 9196 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]$2
.sym 9197 $false
.sym 9198 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 9199 $false
.sym 9200 $false
.sym 9202 $auto$alumacc.cc:474:replace_alu$1641.C[2]$2
.sym 9204 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 9205 $true$2
.sym 9208 $auto$alumacc.cc:474:replace_alu$1641.C[3]$2
.sym 9210 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 9211 $true$2
.sym 9212 $auto$alumacc.cc:474:replace_alu$1641.C[2]$2
.sym 9214 $auto$alumacc.cc:474:replace_alu$1641.C[4]
.sym 9216 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 9217 $true$2
.sym 9218 $auto$alumacc.cc:474:replace_alu$1641.C[3]$2
.sym 9221 $false
.sym 9222 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 9223 $false
.sym 9224 $auto$alumacc.cc:474:replace_alu$1641.C[4]
.sym 9233 r_adc_master_rx_buffer_1[15]
.sym 9234 $false
.sym 9235 $false
.sym 9236 $false
.sym 9239 r_adc_master_rx_buffer_1[10]
.sym 9240 $false
.sym 9241 $false
.sym 9242 $false
.sym 9243 $abc$41607$n5578
.sym 9244 blink_simple_LED2.i_clk$2
.sym 9245 $false
.sym 9253 r_adc_master_tx_buffer_2[6][4]
.sym 9320 r_adc_master_tx_buffer_1[58][7]
.sym 9321 r_adc_master_tx_buffer_1[59][7]
.sym 9322 r_spi_master_tx_counter[0]
.sym 9323 $abc$41607$n2749_1
.sym 9326 r_adc_master_rx_buffer_1[17]
.sym 9327 $false
.sym 9328 $false
.sym 9329 $false
.sym 9332 r_adc_master_rx_buffer_1[15]
.sym 9333 $false
.sym 9334 $false
.sym 9335 $false
.sym 9338 r_adc_master_rx_buffer_1[31]
.sym 9339 $false
.sym 9340 $false
.sym 9341 $false
.sym 9344 r_adc_master_rx_buffer_1[10]
.sym 9345 $false
.sym 9346 $false
.sym 9347 $false
.sym 9350 r_adc_master_rx_buffer_1[26]
.sym 9351 $false
.sym 9352 $false
.sym 9353 $false
.sym 9356 r_adc_master_rx_buffer_1[2]
.sym 9357 $false
.sym 9358 $false
.sym 9359 $false
.sym 9362 r_adc_master_rx_buffer_1[7]
.sym 9363 $false
.sym 9364 $false
.sym 9365 $false
.sym 9366 $abc$41607$n5519
.sym 9367 blink_simple_LED2.i_clk$2
.sym 9368 $false
.sym 9369 $abc$41607$n3558
.sym 9370 $abc$41607$n4556_1
.sym 9372 r_adc_master_tx_buffer_1[61][7]
.sym 9373 r_adc_master_tx_buffer_1[63][0]
.sym 9374 r_adc_master_tx_buffer_1[62][7]
.sym 9375 r_adc_master_tx_buffer_1[63][7]
.sym 9376 r_adc_master_tx_buffer_1[61][0]
.sym 9443 r_adc_master_tx_buffer_2[62][2]
.sym 9444 r_adc_master_tx_buffer_2[63][2]
.sym 9445 r_spi_master_tx_counter[0]
.sym 9446 r_spi_master_tx_counter[1]
.sym 9455 r_adc_master_tx_buffer_1[58][2]
.sym 9456 r_adc_master_tx_buffer_1[59][2]
.sym 9457 r_spi_master_tx_counter[0]
.sym 9458 $false
.sym 9461 r_adc_master_rx_buffer_1[15]
.sym 9462 $false
.sym 9463 $false
.sym 9464 $false
.sym 9479 r_adc_master_rx_buffer_1[18]
.sym 9480 $false
.sym 9481 $false
.sym 9482 $false
.sym 9489 $abc$41607$n5525
.sym 9490 blink_simple_LED2.i_clk$2
.sym 9491 $false
.sym 9492 $abc$41607$n4579_1
.sym 9493 $abc$41607$n4173_1
.sym 9494 r_adc_master_tx_buffer_2[63][7]
.sym 9495 r_adc_master_tx_buffer_2[61][1]
.sym 9496 r_adc_master_tx_buffer_2[63][3]
.sym 9497 r_adc_master_tx_buffer_2[61][5]
.sym 9498 r_adc_master_tx_buffer_2[60][5]
.sym 9499 r_adc_master_tx_buffer_2[61][7]
.sym 9608 r_adc_master_rx_buffer_1[6]
.sym 9609 $false
.sym 9610 $false
.sym 9611 $false
.sym 9612 $abc$41607$n5530
.sym 9613 blink_simple_LED2.i_clk$2
.sym 9614 $false
.sym 9620 r_adc_master_tx_buffer_2[82][7]
.sym 9701 r_adc_master_rx_buffer_1[6]
.sym 9702 $false
.sym 9703 $false
.sym 9704 $false
.sym 9713 r_adc_master_rx_buffer_1[1]
.sym 9714 $false
.sym 9715 $false
.sym 9716 $false
.sym 9719 r_adc_master_rx_buffer_1[7]
.sym 9720 $false
.sym 9721 $false
.sym 9722 $false
.sym 9735 $abc$41607$n5564
.sym 9736 blink_simple_LED2.i_clk$2
.sym 9737 $false
.sym 9741 $abc$41607$n4609_1
.sym 9742 r_adc_master_tx_buffer_2[36][7]
.sym 9744 r_adc_master_tx_buffer_2[37][7]
.sym 9812 r_adc_master_tx_buffer_2[58][1]
.sym 9813 r_adc_master_tx_buffer_2[59][1]
.sym 9814 r_spi_master_tx_counter[0]
.sym 9815 $abc$41607$n2749_1
.sym 9818 r_adc_master_rx_buffer_1[9]
.sym 9819 $false
.sym 9820 $false
.sym 9821 $false
.sym 9824 r_adc_master_rx_buffer_1[1]
.sym 9825 $false
.sym 9826 $false
.sym 9827 $false
.sym 9836 r_adc_master_rx_buffer_1[15]
.sym 9837 $false
.sym 9838 $false
.sym 9839 $false
.sym 9842 r_adc_master_rx_buffer_1[5]
.sym 9843 $false
.sym 9844 $false
.sym 9845 $false
.sym 9854 r_adc_master_rx_buffer_1[23]
.sym 9855 $false
.sym 9856 $false
.sym 9857 $false
.sym 9858 $abc$41607$n5577
.sym 9859 blink_simple_LED2.i_clk$2
.sym 9860 $false
.sym 9863 r_adc_master_tx_buffer_2[26][7]
.sym 9866 r_adc_master_tx_buffer_2[24][6]
.sym 9935 r_adc_master_tx_buffer_2[0][4]
.sym 9936 r_adc_master_tx_buffer_2[1][4]
.sym 9937 r_spi_master_tx_counter[0]
.sym 9938 $false
.sym 9941 $abc$41607$n3644
.sym 9942 $abc$41607$n3643
.sym 9943 r_spi_master_tx_counter[1]
.sym 9944 r_spi_master_tx_counter[0]
.sym 9947 r_adc_master_tx_buffer_1[56][2]
.sym 9948 r_adc_master_tx_buffer_1[57][2]
.sym 9949 r_spi_master_tx_counter[0]
.sym 9950 $false
.sym 9953 $abc$41607$n2809
.sym 9954 $abc$41607$n2808_1
.sym 9955 r_spi_master_tx_counter[1]
.sym 9956 $abc$41607$n2729
.sym 9959 r_adc_master_rx_buffer_1[28]
.sym 9960 $false
.sym 9961 $false
.sym 9962 $false
.sym 9977 r_adc_master_rx_buffer_1[9]
.sym 9978 $false
.sym 9979 $false
.sym 9980 $false
.sym 9981 $abc$41607$n5562
.sym 9982 blink_simple_LED2.i_clk$2
.sym 9983 $false
.sym 9984 $abc$41607$n3906
.sym 9985 r_adc_master_tx_buffer_2[91][4]
.sym 9989 r_adc_master_tx_buffer_2[90][4]
.sym 9990 r_adc_master_tx_buffer_2[88][4]
.sym 10058 r_adc_master_tx_buffer_1[74][2]
.sym 10059 r_adc_master_tx_buffer_1[75][2]
.sym 10060 r_spi_master_tx_counter[0]
.sym 10061 $abc$41607$n2749_1
.sym 10064 r_adc_master_rx_buffer_1[10]
.sym 10065 $false
.sym 10066 $false
.sym 10067 $false
.sym 10076 r_adc_master_rx_buffer_1[2]
.sym 10077 $false
.sym 10078 $false
.sym 10079 $false
.sym 10082 r_adc_master_rx_buffer_1[9]
.sym 10083 $false
.sym 10084 $false
.sym 10085 $false
.sym 10088 r_adc_master_rx_buffer_1[11]
.sym 10089 $false
.sym 10090 $false
.sym 10091 $false
.sym 10094 r_adc_master_rx_buffer_1[4]
.sym 10095 $false
.sym 10096 $false
.sym 10097 $false
.sym 10104 $abc$41607$n5530
.sym 10105 blink_simple_LED2.i_clk$2
.sym 10106 $false
.sym 10110 $abc$41607$n2782
.sym 10111 r_adc_master_tx_buffer_1[15][1]
.sym 10112 r_adc_master_tx_buffer_1[13][5]
.sym 10113 r_adc_master_tx_buffer_1[12][6]
.sym 10193 r_adc_master_rx_buffer_1[20]
.sym 10194 $false
.sym 10195 $false
.sym 10196 $false
.sym 10205 r_adc_master_rx_buffer_1[11]
.sym 10206 $false
.sym 10207 $false
.sym 10208 $false
.sym 10211 r_adc_master_rx_buffer_1[12]
.sym 10212 $false
.sym 10213 $false
.sym 10214 $false
.sym 10227 $abc$41607$n5562
.sym 10228 blink_simple_LED2.i_clk$2
.sym 10229 $false
.sym 10230 $abc$41607$n5120
.sym 10231 $abc$41607$n4605_1
.sym 10232 $abc$41607$n4087_1
.sym 10233 $abc$41607$n4448_1
.sym 10234 r_adc_master_tx_buffer_1[88][7]
.sym 10235 r_adc_master_tx_buffer_1[88][5]
.sym 10236 r_adc_master_tx_buffer_1[91][5]
.sym 10237 r_adc_master_tx_buffer_1[89][7]
.sym 10304 r_adc_master_tx_buffer_1[88][3]
.sym 10305 r_adc_master_tx_buffer_1[90][3]
.sym 10306 r_spi_master_tx_counter[0]
.sym 10307 $abc$41607$n4998_1
.sym 10310 r_adc_master_tx_buffer_1[89][3]
.sym 10311 r_adc_master_tx_buffer_1[91][3]
.sym 10312 r_spi_master_tx_counter[0]
.sym 10313 r_spi_master_tx_counter[1]
.sym 10322 r_adc_master_rx_buffer_1[3]
.sym 10323 $false
.sym 10324 $false
.sym 10325 $false
.sym 10334 r_adc_master_rx_buffer_1[11]
.sym 10335 $false
.sym 10336 $false
.sym 10337 $false
.sym 10340 r_adc_master_rx_buffer_1[19]
.sym 10341 $false
.sym 10342 $false
.sym 10343 $false
.sym 10350 $abc$41607$n5540
.sym 10351 blink_simple_LED2.i_clk$2
.sym 10352 $false
.sym 10354 r_adc_master_tx_buffer_2[35][7]
.sym 10360 r_adc_master_tx_buffer_2[32][6]
.sym 10427 r_adc_master_rx_buffer_1[6]
.sym 10428 $false
.sym 10429 $false
.sym 10430 $false
.sym 10457 r_adc_master_rx_buffer_1[4]
.sym 10458 $false
.sym 10459 $false
.sym 10460 $false
.sym 10463 r_adc_master_rx_buffer_1[9]
.sym 10464 $false
.sym 10465 $false
.sym 10466 $false
.sym 10473 $abc$41607$n5583
.sym 10474 blink_simple_LED2.i_clk$2
.sym 10475 $false
.sym 10476 $abc$41607$n4242_1
.sym 10477 $abc$41607$n5400_1
.sym 10478 r_adc_master_tx_buffer_2[5][6]
.sym 10479 r_adc_master_tx_buffer_2[6][7]
.sym 10480 r_adc_master_tx_buffer_2[4][6]
.sym 10481 r_adc_master_tx_buffer_2[4][5]
.sym 10482 r_adc_master_tx_buffer_2[6][1]
.sym 10483 r_adc_master_tx_buffer_2[4][1]
.sym 10580 r_adc_master_rx_buffer_1[21]
.sym 10581 $false
.sym 10582 $false
.sym 10583 $false
.sym 10596 $abc$41607$n5540
.sym 10597 blink_simple_LED2.i_clk$2
.sym 10598 $false
.sym 10599 $abc$41607$n5315_1
.sym 10600 $abc$41607$n5306_1
.sym 10601 $abc$41607$n4158_1
.sym 10602 $abc$41607$n3410
.sym 10603 r_adc_master_tx_buffer_2[7][2]
.sym 10604 r_adc_master_tx_buffer_2[5][0]
.sym 10605 r_adc_master_tx_buffer_2[5][5]
.sym 10606 r_adc_master_tx_buffer_2[7][7]
.sym 10685 r_adc_master_tx_buffer_2[2][0]
.sym 10686 r_adc_master_tx_buffer_2[6][0]
.sym 10687 r_spi_master_tx_counter[0]
.sym 10688 r_spi_master_tx_counter[2]
.sym 10697 r_adc_master_rx_buffer_1[8]
.sym 10698 $false
.sym 10699 $false
.sym 10700 $false
.sym 10703 r_adc_master_rx_buffer_1[15]
.sym 10704 $false
.sym 10705 $false
.sym 10706 $false
.sym 10709 r_adc_master_rx_buffer_1[7]
.sym 10710 $false
.sym 10711 $false
.sym 10712 $false
.sym 10719 $abc$41607$n5562
.sym 10720 blink_simple_LED2.i_clk$2
.sym 10721 $false
.sym 10722 $abc$41607$n4595_1
.sym 10725 r_adc_master_tx_buffer_2[1][5]
.sym 10726 r_adc_master_tx_buffer_2[1][7]
.sym 10727 r_adc_master_tx_buffer_2[3][2]
.sym 10729 r_adc_master_tx_buffer_2[1][0]
.sym 10796 r_adc_master_tx_buffer_1[78][2]
.sym 10797 r_adc_master_tx_buffer_1[79][2]
.sym 10798 r_spi_master_tx_counter[0]
.sym 10799 $false
.sym 10802 r_adc_master_rx_buffer_1[10]
.sym 10803 $false
.sym 10804 $false
.sym 10805 $false
.sym 10814 r_adc_master_rx_buffer_1[15]
.sym 10815 $false
.sym 10816 $false
.sym 10817 $false
.sym 10832 r_adc_master_rx_buffer_1[2]
.sym 10833 $false
.sym 10834 $false
.sym 10835 $false
.sym 10838 r_adc_master_rx_buffer_1[19]
.sym 10839 $false
.sym 10840 $false
.sym 10841 $false
.sym 10842 $abc$41607$n5532
.sym 10843 blink_simple_LED2.i_clk$2
.sym 10844 $false
.sym 10846 r_adc_master_tx_buffer_1[119][6]
.sym 10847 r_adc_master_tx_buffer_1[116][6]
.sym 10850 r_adc_master_tx_buffer_1[116][0]
.sym 10851 r_adc_master_tx_buffer_1[118][6]
.sym 10949 r_adc_master_rx_buffer_1[26]
.sym 10950 $false
.sym 10951 $false
.sym 10952 $false
.sym 10961 r_adc_master_rx_buffer_1[2]
.sym 10962 $false
.sym 10963 $false
.sym 10964 $false
.sym 10965 $abc$41607$n5631$2
.sym 10966 blink_simple_LED2.i_clk$2
.sym 10967 $false
.sym 10969 $abc$41607$n4974_1
.sym 10972 $abc$41607$n4975_1
.sym 10975 r_adc_master_tx_buffer_2[27][7]
.sym 11042 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 11043 $false
.sym 11044 $false
.sym 11045 $false
.sym 11088 $abc$41607$n742
.sym 11089 blink_simple_LED2.i_clk$2
.sym 11090 $abc$41607$n899$2
.sym 11091 r_adc_master_tx_buffer_1[17][3]
.sym 11096 r_adc_master_tx_buffer_1[18][3]
.sym 11165 r_adc_master_rx_buffer_1[11]
.sym 11166 $false
.sym 11167 $false
.sym 11168 $false
.sym 11211 $abc$41607$n5505
.sym 11212 blink_simple_LED2.i_clk$2
.sym 11213 $false
.sym 11214 $abc$41607$n5405
.sym 11215 $abc$41607$n218
.sym 11216 $abc$41607$n5439
.sym 11217 $abc$41607$n215
.sym 11218 $abc$41607$n4966_1
.sym 11219 $abc$41607$n214
.sym 11220 $abc$41607$n5437
.sym 11221 r_adc_master_tx_buffer_2[119][2]
.sym 11250 $true
.sym 11287 $abc$41607$n218$2
.sym 11288 $false
.sym 11289 $abc$41607$n218
.sym 11290 $false
.sym 11291 $false
.sym 11293 $auto$alumacc.cc:474:replace_alu$1590.C[2]
.sym 11295 $false
.sym 11296 $abc$41607$n217
.sym 11299 $auto$alumacc.cc:474:replace_alu$1590.C[3]
.sym 11301 $false
.sym 11302 $abc$41607$n215
.sym 11305 $auto$alumacc.cc:474:replace_alu$1590.C[4]
.sym 11307 $false
.sym 11308 $abc$41607$n214
.sym 11311 $auto$alumacc.cc:474:replace_alu$1590.C[5]
.sym 11313 $true$2
.sym 11314 $abc$41607$n5437
.sym 11317 $auto$alumacc.cc:474:replace_alu$1590.C[6]
.sym 11319 $true$2
.sym 11320 $abc$41607$n5439
.sym 11323 $auto$alumacc.cc:474:replace_alu$1590.C[7]
.sym 11325 $false
.sym 11326 $abc$41607$n209
.sym 11329 $auto$alumacc.cc:474:replace_alu$1590.C[8]
.sym 11331 $true$2
.sym 11332 $abc$41607$n5405
.sym 11337 $abc$41607$n205
.sym 11338 $abc$41607$n3159
.sym 11339 $abc$41607$n3163
.sym 11340 $abc$41607$n209
.sym 11341 $abc$41607$n202
.sym 11342 $abc$41607$n3160
.sym 11343 $abc$41607$n206
.sym 11344 $abc$41607$n3161
.sym 11373 $auto$alumacc.cc:474:replace_alu$1590.C[8]
.sym 11410 $auto$alumacc.cc:474:replace_alu$1590.C[9]
.sym 11412 $false
.sym 11413 $abc$41607$n206
.sym 11416 $auto$alumacc.cc:474:replace_alu$1590.C[10]
.sym 11418 $false
.sym 11419 $abc$41607$n205
.sym 11422 $auto$alumacc.cc:474:replace_alu$1590.C[11]
.sym 11424 $true$2
.sym 11425 $abc$41607$n5444
.sym 11428 $auto$alumacc.cc:474:replace_alu$1590.C[12]
.sym 11430 $false
.sym 11431 $abc$41607$n202
.sym 11434 $auto$alumacc.cc:474:replace_alu$1590.C[13]
.sym 11436 $false
.sym 11437 $abc$41607$n200
.sym 11440 $auto$alumacc.cc:474:replace_alu$1590.C[14]
.sym 11442 $false
.sym 11443 $abc$41607$n199
.sym 11446 $auto$alumacc.cc:474:replace_alu$1590.C[15]
.sym 11448 $false
.sym 11449 $abc$41607$n197
.sym 11452 $auto$alumacc.cc:474:replace_alu$1590.C[16]
.sym 11454 $false
.sym 11455 $abc$41607$n196
.sym 11460 $abc$41607$n199
.sym 11461 $abc$41607$n200
.sym 11462 $abc$41607$n3153
.sym 11463 $abc$41607$n184
.sym 11464 $abc$41607$n190
.sym 11465 $abc$41607$n3162
.sym 11466 $abc$41607$n196
.sym 11467 $abc$41607$n5444
.sym 11496 $auto$alumacc.cc:474:replace_alu$1590.C[16]
.sym 11533 $auto$alumacc.cc:474:replace_alu$1590.C[17]
.sym 11535 $false
.sym 11536 $abc$41607$n194
.sym 11539 $auto$alumacc.cc:474:replace_alu$1590.C[18]
.sym 11541 $false
.sym 11542 $abc$41607$n193
.sym 11545 $auto$alumacc.cc:474:replace_alu$1590.C[19]
.sym 11547 $false
.sym 11548 $abc$41607$n191
.sym 11551 $auto$alumacc.cc:474:replace_alu$1590.C[20]
.sym 11553 $false
.sym 11554 $abc$41607$n190
.sym 11557 $auto$alumacc.cc:474:replace_alu$1590.C[21]
.sym 11559 $false
.sym 11560 $abc$41607$n188
.sym 11563 $auto$alumacc.cc:474:replace_alu$1590.C[22]
.sym 11565 $false
.sym 11566 $abc$41607$n187
.sym 11569 $auto$alumacc.cc:474:replace_alu$1590.C[23]
.sym 11571 $false
.sym 11572 $abc$41607$n185
.sym 11575 $auto$alumacc.cc:474:replace_alu$1590.C[24]
.sym 11577 $false
.sym 11578 $abc$41607$n184
.sym 11583 $abc$41607$n3155
.sym 11584 $abc$41607$n193
.sym 11585 $abc$41607$n187
.sym 11586 $abc$41607$n194
.sym 11587 $abc$41607$n191
.sym 11588 $abc$41607$n188
.sym 11589 $abc$41607$n185
.sym 11590 $abc$41607$n3156
.sym 11619 $auto$alumacc.cc:474:replace_alu$1590.C[24]
.sym 11656 $auto$alumacc.cc:474:replace_alu$1590.C[25]
.sym 11658 $false
.sym 11659 $abc$41607$n182
.sym 11662 $auto$alumacc.cc:474:replace_alu$1590.C[26]
.sym 11664 $false
.sym 11665 $abc$41607$n181
.sym 11668 $auto$alumacc.cc:474:replace_alu$1590.C[27]
.sym 11670 $false
.sym 11671 $abc$41607$n179
.sym 11674 $auto$alumacc.cc:474:replace_alu$1590.C[28]
.sym 11676 $false
.sym 11677 $abc$41607$n178
.sym 11680 $auto$alumacc.cc:474:replace_alu$1590.C[29]
.sym 11682 $false
.sym 11683 $abc$41607$n176
.sym 11686 $auto$alumacc.cc:474:replace_alu$1590.C[30]
.sym 11688 $false
.sym 11689 $abc$41607$n175
.sym 11692 $auto$alumacc.cc:474:replace_alu$1590.C[31]
.sym 11694 $false
.sym 11695 $abc$41607$n173
.sym 11698 $abc$41607$n5382$2
.sym 11700 $false
.sym 11701 $abc$41607$n172
.sym 11706 $abc$41607$n3158
.sym 11707 $abc$41607$n3157
.sym 11708 $abc$41607$n182
.sym 11709 $abc$41607$n172
.sym 11710 $abc$41607$n3154
.sym 11711 $abc$41607$n176
.sym 11712 $abc$41607$n585
.sym 11713 r_adc_master_tx_buffer_1[62][5]
.sym 11783 $abc$41607$n5382$2
.sym 11786 r_cycle_counter[26]
.sym 11787 $false
.sym 11788 $false
.sym 11789 $false
.sym 11792 r_cycle_counter[27]
.sym 11793 $false
.sym 11794 $false
.sym 11795 $false
.sym 11798 r_cycle_counter[29]
.sym 11799 $false
.sym 11800 $false
.sym 11801 $false
.sym 11804 r_cycle_counter[25]
.sym 11805 $false
.sym 11806 $false
.sym 11807 $false
.sym 11810 r_cycle_counter[1]
.sym 11811 $false
.sym 11812 $false
.sym 11813 $false
.sym 11816 r_cycle_counter[30]
.sym 11817 $false
.sym 11818 $false
.sym 11819 $false
.sym 11822 $abc$41607$n217
.sym 11823 $false
.sym 11824 $false
.sym 11825 $false
.sym 11826 $abc$41607$n585
.sym 11827 blink_simple_LED2.i_clk$2
.sym 11828 $abc$41607$n236$2
.sym 11835 r_adc_master_tx_buffer_1[20][3]
.sym 11954 $abc$41607$n4401_1
.sym 11955 r_adc_master_tx_buffer_1[91][6]
.sym 11959 r_adc_master_tx_buffer_1[90][6]
.sym 12246 spiMasterCS.SPI_Master_Inst.o_SPI_Clk
.sym 12273 spiMasterADC.SPI_Master_Inst.o_SPI_Clk
.sym 12276 PIN_12$2
.sym 12299 spiMasterADC.SPI_Master_Inst.o_SPI_Clk
.sym 12427 r_adc_master_tx_buffer_1[91][1]
.sym 12430 r_adc_master_tx_buffer_1[91][0]
.sym 12548 r_adc_master_tx_buffer_2[62][6]
.sym 12549 r_adc_master_tx_buffer_2[63][6]
.sym 12550 r_spi_master_tx_counter[0]
.sym 12551 $false
.sym 12554 r_adc_master_rx_buffer_1[14]
.sym 12555 $false
.sym 12556 $false
.sym 12557 $false
.sym 12560 r_adc_master_rx_buffer_1[6]
.sym 12561 $false
.sym 12562 $false
.sym 12563 $false
.sym 12582 $abc$41607$n5578
.sym 12583 blink_simple_LED2.i_clk$2
.sym 12584 $false
.sym 12586 $abc$41607$n107
.sym 12587 $abc$41607$n111
.sym 12588 $abc$41607$n113
.sym 12590 $abc$41607$n116
.sym 12591 $abc$41607$n5396
.sym 12592 r_adc_master_tx_buffer_1[18][4]
.sym 12659 r_adc_master_tx_buffer_1[72][6]
.sym 12660 r_adc_master_tx_buffer_1[74][6]
.sym 12661 r_spi_master_tx_counter[0]
.sym 12662 $abc$41607$n5245_1
.sym 12665 r_adc_master_tx_buffer_1[72][4]
.sym 12666 r_adc_master_tx_buffer_1[73][4]
.sym 12667 r_spi_master_tx_counter[0]
.sym 12668 $abc$41607$n2729
.sym 12671 r_adc_master_rx_buffer_1[30]
.sym 12672 $false
.sym 12673 $false
.sym 12674 $false
.sym 12677 r_adc_master_rx_buffer_1[14]
.sym 12678 $false
.sym 12679 $false
.sym 12680 $false
.sym 12683 r_adc_master_rx_buffer_1[12]
.sym 12684 $false
.sym 12685 $false
.sym 12686 $false
.sym 12689 r_adc_master_rx_buffer_1[22]
.sym 12690 $false
.sym 12691 $false
.sym 12692 $false
.sym 12695 r_adc_master_rx_buffer_1[20]
.sym 12696 $false
.sym 12697 $false
.sym 12698 $false
.sym 12701 r_adc_master_rx_buffer_1[28]
.sym 12702 $false
.sym 12703 $false
.sym 12704 $false
.sym 12705 $abc$41607$n5530
.sym 12706 blink_simple_LED2.i_clk$2
.sym 12707 $false
.sym 12744 $true
.sym 12781 $abc$41607$n117$3
.sym 12782 $false
.sym 12783 $abc$41607$n117
.sym 12784 $false
.sym 12785 $false
.sym 12787 $auto$alumacc.cc:474:replace_alu$1563.C[2]
.sym 12789 $false
.sym 12790 $abc$41607$n116
.sym 12793 $auto$alumacc.cc:474:replace_alu$1563.C[3]
.sym 12795 $false
.sym 12796 $abc$41607$n114
.sym 12799 $auto$alumacc.cc:474:replace_alu$1563.C[4]
.sym 12801 $false
.sym 12802 $abc$41607$n113
.sym 12805 $auto$alumacc.cc:474:replace_alu$1563.C[5]
.sym 12807 $false
.sym 12808 $abc$41607$n111
.sym 12811 $auto$alumacc.cc:474:replace_alu$1563.C[6]
.sym 12813 $true$2
.sym 12814 $abc$41607$n5396
.sym 12817 $auto$alumacc.cc:474:replace_alu$1563.C[7]
.sym 12819 $true$2
.sym 12820 $abc$41607$n860
.sym 12823 $auto$alumacc.cc:474:replace_alu$1563.C[8]
.sym 12825 $false
.sym 12826 $abc$41607$n107
.sym 12867 $auto$alumacc.cc:474:replace_alu$1563.C[8]
.sym 12904 $auto$alumacc.cc:474:replace_alu$1563.C[9]
.sym 12906 $true$2
.sym 12907 $abc$41607$n858
.sym 12910 $auto$alumacc.cc:474:replace_alu$1563.C[10]
.sym 12912 $true$2
.sym 12913 $abc$41607$n857
.sym 12916 $auto$alumacc.cc:474:replace_alu$1563.C[11]
.sym 12918 $false
.sym 12919 $abc$41607$n102
.sym 12922 $auto$alumacc.cc:474:replace_alu$1563.C[12]
.sym 12924 $true$2
.sym 12925 $abc$41607$n5397
.sym 12928 $auto$alumacc.cc:474:replace_alu$1563.C[13]
.sym 12930 $true$2
.sym 12931 $abc$41607$n855
.sym 12934 $auto$alumacc.cc:474:replace_alu$1563.C[14]
.sym 12936 $false
.sym 12937 $abc$41607$n98
.sym 12940 $auto$alumacc.cc:474:replace_alu$1563.C[15]
.sym 12942 $true$2
.sym 12943 $abc$41607$n853
.sym 12946 $auto$alumacc.cc:474:replace_alu$1563.C[16]
.sym 12948 $false
.sym 12949 $abc$41607$n95
.sym 12990 $auto$alumacc.cc:474:replace_alu$1563.C[16]
.sym 13027 $auto$alumacc.cc:474:replace_alu$1563.C[17]
.sym 13029 $true$2
.sym 13030 $abc$41607$n851
.sym 13033 $auto$alumacc.cc:474:replace_alu$1563.C[18]
.sym 13035 $true$2
.sym 13036 $abc$41607$n850
.sym 13039 $auto$alumacc.cc:474:replace_alu$1563.C[19]
.sym 13041 $false
.sym 13042 $abc$41607$n90
.sym 13045 $auto$alumacc.cc:474:replace_alu$1563.C[20]
.sym 13047 $false
.sym 13048 $abc$41607$n89
.sym 13051 $auto$alumacc.cc:474:replace_alu$1563.C[21]
.sym 13053 $false
.sym 13054 $abc$41607$n87
.sym 13057 $auto$alumacc.cc:474:replace_alu$1563.C[22]
.sym 13059 $false
.sym 13060 $abc$41607$n86
.sym 13063 $auto$alumacc.cc:474:replace_alu$1563.C[23]
.sym 13065 $false
.sym 13066 $abc$41607$n84
.sym 13069 $abc$41607$n5379$2
.sym 13071 $false
.sym 13072 $abc$41607$n83
.sym 13077 $abc$41607$n3289
.sym 13079 $abc$41607$n3293
.sym 13080 $abc$41607$n3294
.sym 13081 $abc$41607$n86
.sym 13084 $abc$41607$n83
.sym 13154 $abc$41607$n5379$2
.sym 13163 r_adc_master_rx_buffer_1[17]
.sym 13164 $false
.sym 13165 $false
.sym 13166 $false
.sym 13169 r_adc_master_rx_buffer_1[18]
.sym 13170 $false
.sym 13171 $false
.sym 13172 $false
.sym 13175 r_adc_master_tx_buffer_1[74][4]
.sym 13176 r_adc_master_tx_buffer_1[75][4]
.sym 13177 r_spi_master_tx_counter[0]
.sym 13178 $abc$41607$n2729
.sym 13181 r_adc_master_tx_buffer_1[14][1]
.sym 13182 r_adc_master_tx_buffer_1[15][1]
.sym 13183 r_spi_master_tx_counter[0]
.sym 13184 $false
.sym 13187 r_adc_master_rx_buffer_1[0]
.sym 13188 $false
.sym 13189 $false
.sym 13190 $false
.sym 13193 r_adc_master_rx_buffer_1[9]
.sym 13194 $false
.sym 13195 $false
.sym 13196 $false
.sym 13197 $abc$41607$n5478
.sym 13198 blink_simple_LED2.i_clk$2
.sym 13199 $false
.sym 13200 $abc$41607$n2717
.sym 13201 $abc$41607$n2723
.sym 13202 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 13203 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 13204 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 13205 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 13207 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 13274 $false
.sym 13275 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 13276 $false
.sym 13277 $auto$alumacc.cc:474:replace_alu$1641.C[2]
.sym 13286 r_adc_master_tx_buffer_1[14][0]
.sym 13287 r_adc_master_tx_buffer_1[15][0]
.sym 13288 r_spi_master_tx_counter[0]
.sym 13289 $false
.sym 13304 r_adc_master_rx_buffer_1[27]
.sym 13305 $false
.sym 13306 $false
.sym 13307 $false
.sym 13310 r_adc_master_rx_buffer_1[31]
.sym 13311 $false
.sym 13312 $false
.sym 13313 $false
.sym 13320 $abc$41607$n5571
.sym 13321 blink_simple_LED2.i_clk$2
.sym 13322 $false
.sym 13323 $abc$41607$n3687
.sym 13324 $abc$41607$n5427
.sym 13325 $abc$41607$n5364
.sym 13326 $abc$41607$n4558_1
.sym 13327 $abc$41607$n5425
.sym 13328 $abc$41607$n5429
.sym 13329 r_adc_master_tx_buffer_2[77][1]
.sym 13330 r_adc_master_tx_buffer_2[76][1]
.sym 13439 r_adc_master_rx_buffer_1[12]
.sym 13440 $false
.sym 13441 $false
.sym 13442 $false
.sym 13443 $abc$41607$n5563
.sym 13444 blink_simple_LED2.i_clk$2
.sym 13445 $false
.sym 13451 $abc$41607$n671
.sym 13452 $abc$41607$n5431
.sym 13453 r_adc_master_tx_buffer_2[23][5]
.sym 13520 r_adc_master_tx_buffer_1[61][0]
.sym 13521 r_adc_master_tx_buffer_1[63][0]
.sym 13522 r_spi_master_tx_counter[1]
.sym 13523 $false
.sym 13526 r_adc_master_tx_buffer_1[62][7]
.sym 13527 r_adc_master_tx_buffer_1[63][7]
.sym 13528 r_spi_master_tx_counter[0]
.sym 13529 $false
.sym 13538 r_adc_master_rx_buffer_1[23]
.sym 13539 $false
.sym 13540 $false
.sym 13541 $false
.sym 13544 r_adc_master_rx_buffer_1[0]
.sym 13545 $false
.sym 13546 $false
.sym 13547 $false
.sym 13550 r_adc_master_rx_buffer_1[15]
.sym 13551 $false
.sym 13552 $false
.sym 13553 $false
.sym 13556 r_adc_master_rx_buffer_1[7]
.sym 13557 $false
.sym 13558 $false
.sym 13559 $false
.sym 13562 r_adc_master_rx_buffer_1[16]
.sym 13563 $false
.sym 13564 $false
.sym 13565 $false
.sym 13566 $abc$41607$n5521
.sym 13567 blink_simple_LED2.i_clk$2
.sym 13568 $false
.sym 13571 $abc$41607$n4554_1
.sym 13572 $abc$41607$n4555_1
.sym 13574 $abc$41607$n4557_1
.sym 13575 r_adc_master_tx_buffer_1[32][1]
.sym 13643 r_adc_master_tx_buffer_2[62][7]
.sym 13644 r_adc_master_tx_buffer_2[63][7]
.sym 13645 r_spi_master_tx_counter[0]
.sym 13646 $false
.sym 13649 r_adc_master_tx_buffer_2[60][5]
.sym 13650 r_adc_master_tx_buffer_2[61][5]
.sym 13651 r_spi_master_tx_counter[0]
.sym 13652 $false
.sym 13655 r_adc_master_rx_buffer_1[7]
.sym 13656 $false
.sym 13657 $false
.sym 13658 $false
.sym 13661 r_adc_master_rx_buffer_1[17]
.sym 13662 $false
.sym 13663 $false
.sym 13664 $false
.sym 13667 r_adc_master_rx_buffer_1[3]
.sym 13668 $false
.sym 13669 $false
.sym 13670 $false
.sym 13673 r_adc_master_rx_buffer_1[21]
.sym 13674 $false
.sym 13675 $false
.sym 13676 $false
.sym 13679 r_adc_master_rx_buffer_1[29]
.sym 13680 $false
.sym 13681 $false
.sym 13682 $false
.sym 13685 r_adc_master_rx_buffer_1[23]
.sym 13686 $false
.sym 13687 $false
.sym 13688 $false
.sym 13689 $abc$41607$n5578
.sym 13690 blink_simple_LED2.i_clk$2
.sym 13691 $false
.sym 13692 r_adc_master_tx_buffer_1[34][6]
.sym 13694 r_adc_master_tx_buffer_1[33][5]
.sym 13696 r_adc_master_tx_buffer_1[32][6]
.sym 13697 r_adc_master_tx_buffer_1[33][1]
.sym 13698 r_adc_master_tx_buffer_1[34][2]
.sym 13699 r_adc_master_tx_buffer_1[34][1]
.sym 13796 r_adc_master_rx_buffer_1[15]
.sym 13797 $false
.sym 13798 $false
.sym 13799 $false
.sym 13812 $abc$41607$n5583
.sym 13813 blink_simple_LED2.i_clk$2
.sym 13814 $false
.sym 13815 $abc$41607$n3962_1
.sym 13816 $abc$41607$n4025_1
.sym 13817 $abc$41607$n4331_1
.sym 13818 $abc$41607$n3963_1
.sym 13819 r_adc_master_tx_buffer_1[37][5]
.sym 13820 r_adc_master_tx_buffer_1[39][6]
.sym 13821 r_adc_master_tx_buffer_1[38][6]
.sym 13822 r_adc_master_tx_buffer_1[37][7]
.sym 13907 r_adc_master_tx_buffer_2[32][7]
.sym 13908 r_adc_master_tx_buffer_2[36][7]
.sym 13909 r_spi_master_tx_counter[2]
.sym 13910 $false
.sym 13913 r_adc_master_rx_buffer_1[31]
.sym 13914 $false
.sym 13915 $false
.sym 13916 $false
.sym 13925 r_adc_master_rx_buffer_1[23]
.sym 13926 $false
.sym 13927 $false
.sym 13928 $false
.sym 13935 $abc$41607$n5572
.sym 13936 blink_simple_LED2.i_clk$2
.sym 13937 $false
.sym 13938 $abc$41607$n4192_1
.sym 13939 $abc$41607$n2821
.sym 13940 $abc$41607$n4193_1
.sym 13941 r_adc_master_tx_buffer_1[36][2]
.sym 13942 r_adc_master_tx_buffer_1[39][3]
.sym 13943 r_adc_master_tx_buffer_1[37][2]
.sym 13945 r_adc_master_tx_buffer_1[36][7]
.sym 14024 r_adc_master_rx_buffer_1[15]
.sym 14025 $false
.sym 14026 $false
.sym 14027 $false
.sym 14042 r_adc_master_rx_buffer_1[30]
.sym 14043 $false
.sym 14044 $false
.sym 14045 $false
.sym 14058 $abc$41607$n5569
.sym 14059 blink_simple_LED2.i_clk$2
.sym 14060 $false
.sym 14061 $abc$41607$n4577_1
.sym 14062 $abc$41607$n4580_1
.sym 14063 $abc$41607$n4578_1
.sym 14064 $abc$41607$n4581_1
.sym 14065 $abc$41607$n4582_1
.sym 14066 r_adc_master_tx_buffer_1[67][3]
.sym 14067 r_adc_master_tx_buffer_1[66][2]
.sym 14068 r_adc_master_tx_buffer_1[66][6]
.sym 14135 r_adc_master_tx_buffer_2[90][4]
.sym 14136 r_adc_master_tx_buffer_2[91][4]
.sym 14137 r_spi_master_tx_counter[0]
.sym 14138 $abc$41607$n2749_1
.sym 14141 r_adc_master_rx_buffer_1[4]
.sym 14142 $false
.sym 14143 $false
.sym 14144 $false
.sym 14165 r_adc_master_rx_buffer_1[12]
.sym 14166 $false
.sym 14167 $false
.sym 14168 $false
.sym 14171 r_adc_master_rx_buffer_1[28]
.sym 14172 $false
.sym 14173 $false
.sym 14174 $false
.sym 14181 $abc$41607$n5585
.sym 14182 blink_simple_LED2.i_clk$2
.sym 14183 $false
.sym 14184 $abc$41607$n3964_1
.sym 14185 r_adc_master_tx_buffer_1[6][7]
.sym 14189 r_adc_master_tx_buffer_1[6][5]
.sym 14191 r_adc_master_tx_buffer_1[4][0]
.sym 14276 $abc$41607$n2784
.sym 14277 $abc$41607$n2783
.sym 14278 r_spi_master_tx_counter[1]
.sym 14279 $abc$41607$n2732
.sym 14282 r_adc_master_rx_buffer_1[1]
.sym 14283 $false
.sym 14284 $false
.sym 14285 $false
.sym 14288 r_adc_master_rx_buffer_1[21]
.sym 14289 $false
.sym 14290 $false
.sym 14291 $false
.sym 14294 r_adc_master_rx_buffer_1[30]
.sym 14295 $false
.sym 14296 $false
.sym 14297 $false
.sym 14304 $abc$41607$n5478
.sym 14305 blink_simple_LED2.i_clk$2
.sym 14306 $false
.sym 14307 $abc$41607$n5121
.sym 14309 r_adc_master_tx_buffer_2[0][1]
.sym 14310 r_adc_master_tx_buffer_2[1][1]
.sym 14311 r_adc_master_tx_buffer_2[0][5]
.sym 14313 r_adc_master_tx_buffer_2[3][4]
.sym 14314 r_adc_master_tx_buffer_2[0][0]
.sym 14381 r_adc_master_tx_buffer_2[2][1]
.sym 14382 r_adc_master_tx_buffer_2[6][1]
.sym 14383 r_spi_master_tx_counter[1]
.sym 14384 r_spi_master_tx_counter[2]
.sym 14387 r_adc_master_tx_buffer_2[35][7]
.sym 14388 r_adc_master_tx_buffer_2[39][7]
.sym 14389 r_spi_master_tx_counter[2]
.sym 14390 $false
.sym 14393 r_adc_master_tx_buffer_1[88][5]
.sym 14394 r_adc_master_tx_buffer_1[89][5]
.sym 14395 r_spi_master_tx_counter[0]
.sym 14396 $abc$41607$n2747_1
.sym 14399 r_adc_master_tx_buffer_1[88][7]
.sym 14400 r_adc_master_tx_buffer_1[89][7]
.sym 14401 r_spi_master_tx_counter[0]
.sym 14402 $abc$41607$n2747_1
.sym 14405 r_adc_master_rx_buffer_1[31]
.sym 14406 $false
.sym 14407 $false
.sym 14408 $false
.sym 14411 r_adc_master_rx_buffer_1[29]
.sym 14412 $false
.sym 14413 $false
.sym 14414 $false
.sym 14417 r_adc_master_rx_buffer_1[5]
.sym 14418 $false
.sym 14419 $false
.sym 14420 $false
.sym 14423 r_adc_master_rx_buffer_1[23]
.sym 14424 $false
.sym 14425 $false
.sym 14426 $false
.sym 14427 $abc$41607$n5540
.sym 14428 blink_simple_LED2.i_clk$2
.sym 14429 $false
.sym 14431 $abc$41607$n4207_1
.sym 14433 $abc$41607$n2792
.sym 14434 $abc$41607$n5325_1
.sym 14435 r_adc_master_tx_buffer_1[19][3]
.sym 14436 r_adc_master_tx_buffer_1[17][2]
.sym 14437 r_adc_master_tx_buffer_1[18][2]
.sym 14510 r_adc_master_rx_buffer_1[7]
.sym 14511 $false
.sym 14512 $false
.sym 14513 $false
.sym 14546 r_adc_master_rx_buffer_1[30]
.sym 14547 $false
.sym 14548 $false
.sym 14549 $false
.sym 14550 $abc$41607$n5571
.sym 14551 blink_simple_LED2.i_clk$2
.sym 14552 $false
.sym 14553 $abc$41607$n4952_1
.sym 14554 $abc$41607$n4157_1
.sym 14556 $abc$41607$n4159_1
.sym 14557 $abc$41607$n4953_1
.sym 14558 $abc$41607$n2788
.sym 14559 $abc$41607$n2793
.sym 14560 r_adc_master_tx_buffer_2[56][7]
.sym 14627 r_adc_master_tx_buffer_2[4][6]
.sym 14628 r_adc_master_tx_buffer_2[5][6]
.sym 14629 r_spi_master_tx_counter[0]
.sym 14630 $false
.sym 14633 r_adc_master_tx_buffer_2[2][7]
.sym 14634 r_adc_master_tx_buffer_2[6][7]
.sym 14635 r_spi_master_tx_counter[1]
.sym 14636 r_spi_master_tx_counter[2]
.sym 14639 r_adc_master_rx_buffer_1[22]
.sym 14640 $false
.sym 14641 $false
.sym 14642 $false
.sym 14645 r_adc_master_rx_buffer_1[15]
.sym 14646 $false
.sym 14647 $false
.sym 14648 $false
.sym 14651 r_adc_master_rx_buffer_1[30]
.sym 14652 $false
.sym 14653 $false
.sym 14654 $false
.sym 14657 r_adc_master_rx_buffer_1[29]
.sym 14658 $false
.sym 14659 $false
.sym 14660 $false
.sym 14663 r_adc_master_rx_buffer_1[9]
.sym 14664 $false
.sym 14665 $false
.sym 14666 $false
.sym 14669 r_adc_master_rx_buffer_1[25]
.sym 14670 $false
.sym 14671 $false
.sym 14672 $false
.sym 14673 $abc$41607$n5563
.sym 14674 blink_simple_LED2.i_clk$2
.sym 14675 $false
.sym 14678 $abc$41607$n5307_1
.sym 14680 r_adc_master_tx_buffer_2[20][7]
.sym 14682 r_adc_master_tx_buffer_2[22][5]
.sym 14750 r_adc_master_tx_buffer_2[3][2]
.sym 14751 r_adc_master_tx_buffer_2[7][2]
.sym 14752 r_spi_master_tx_counter[0]
.sym 14753 r_spi_master_tx_counter[2]
.sym 14756 r_adc_master_tx_buffer_2[3][7]
.sym 14757 r_adc_master_tx_buffer_2[7][7]
.sym 14758 r_spi_master_tx_counter[1]
.sym 14759 r_spi_master_tx_counter[2]
.sym 14762 r_adc_master_tx_buffer_2[1][5]
.sym 14763 r_adc_master_tx_buffer_2[5][5]
.sym 14764 r_spi_master_tx_counter[2]
.sym 14765 $false
.sym 14768 r_adc_master_tx_buffer_2[1][0]
.sym 14769 r_adc_master_tx_buffer_2[5][0]
.sym 14770 r_spi_master_tx_counter[2]
.sym 14771 r_spi_master_tx_counter[0]
.sym 14774 r_adc_master_rx_buffer_1[2]
.sym 14775 $false
.sym 14776 $false
.sym 14777 $false
.sym 14780 r_adc_master_rx_buffer_1[16]
.sym 14781 $false
.sym 14782 $false
.sym 14783 $false
.sym 14786 r_adc_master_rx_buffer_1[21]
.sym 14787 $false
.sym 14788 $false
.sym 14789 $false
.sym 14792 r_adc_master_rx_buffer_1[7]
.sym 14793 $false
.sym 14794 $false
.sym 14795 $false
.sym 14796 $abc$41607$n5563
.sym 14797 blink_simple_LED2.i_clk$2
.sym 14798 $false
.sym 14799 $abc$41607$n4598_1
.sym 14800 r_adc_master_tx_buffer_2[39][6]
.sym 14801 r_adc_master_tx_buffer_2[39][5]
.sym 14803 r_adc_master_tx_buffer_2[36][6]
.sym 14804 r_adc_master_tx_buffer_2[38][0]
.sym 14873 r_adc_master_tx_buffer_2[26][7]
.sym 14874 r_adc_master_tx_buffer_2[27][7]
.sym 14875 r_spi_master_tx_counter[0]
.sym 14876 $abc$41607$n2749_1
.sym 14891 r_adc_master_rx_buffer_1[21]
.sym 14892 $false
.sym 14893 $false
.sym 14894 $false
.sym 14897 r_adc_master_rx_buffer_1[23]
.sym 14898 $false
.sym 14899 $false
.sym 14900 $false
.sym 14903 r_adc_master_rx_buffer_1[2]
.sym 14904 $false
.sym 14905 $false
.sym 14906 $false
.sym 14915 r_adc_master_rx_buffer_1[16]
.sym 14916 $false
.sym 14917 $false
.sym 14918 $false
.sym 14919 $abc$41607$n5562
.sym 14920 blink_simple_LED2.i_clk$2
.sym 14921 $false
.sym 14924 r_adc_master_tx_buffer_1[92][2]
.sym 15002 r_adc_master_rx_buffer_1[6]
.sym 15003 $false
.sym 15004 $false
.sym 15005 $false
.sym 15008 r_adc_master_rx_buffer_1[30]
.sym 15009 $false
.sym 15010 $false
.sym 15011 $false
.sym 15026 r_adc_master_rx_buffer_1[24]
.sym 15027 $false
.sym 15028 $false
.sym 15029 $false
.sym 15032 r_adc_master_rx_buffer_1[14]
.sym 15033 $false
.sym 15034 $false
.sym 15035 $false
.sym 15042 $abc$41607$n5558
.sym 15043 blink_simple_LED2.i_clk$2
.sym 15044 $false
.sym 15046 $abc$41607$n2963
.sym 15048 $abc$41607$n5326_1
.sym 15049 $abc$41607$n5327_1
.sym 15050 r_adc_master_tx_buffer_1[21][3]
.sym 15051 r_adc_master_tx_buffer_1[22][3]
.sym 15052 r_adc_master_tx_buffer_1[20][0]
.sym 15125 r_adc_master_tx_buffer_1[17][3]
.sym 15126 r_adc_master_tx_buffer_1[21][3]
.sym 15127 r_spi_master_tx_counter[0]
.sym 15128 r_spi_master_tx_counter[2]
.sym 15143 r_adc_master_tx_buffer_1[16][3]
.sym 15144 r_adc_master_tx_buffer_1[20][3]
.sym 15145 r_spi_master_tx_counter[0]
.sym 15146 $abc$41607$n4974_1
.sym 15161 r_adc_master_rx_buffer_1[7]
.sym 15162 $false
.sym 15163 $false
.sym 15164 $false
.sym 15165 $abc$41607$n5569
.sym 15166 blink_simple_LED2.i_clk$2
.sym 15167 $false
.sym 15170 spiMasterADC.o_RX_Count[2]
.sym 15175 spiMasterADC.o_RX_Count[0]
.sym 15242 r_adc_master_rx_buffer_1[19]
.sym 15243 $false
.sym 15244 $false
.sym 15245 $false
.sym 15272 r_adc_master_rx_buffer_1[11]
.sym 15273 $false
.sym 15274 $false
.sym 15275 $false
.sym 15288 $abc$41607$n5631$2
.sym 15289 blink_simple_LED2.i_clk$2
.sym 15290 $false
.sym 15295 r_adc_master_tx_buffer_1[60][5]
.sym 15365 r_cycle_counter[7]
.sym 15366 $false
.sym 15367 $false
.sym 15368 $false
.sym 15371 r_cycle_counter[0]
.sym 15372 $false
.sym 15373 $false
.sym 15374 $false
.sym 15377 r_cycle_counter[5]
.sym 15378 $false
.sym 15379 $false
.sym 15380 $false
.sym 15383 r_cycle_counter[2]
.sym 15384 $false
.sym 15385 $false
.sym 15386 $false
.sym 15389 r_adc_master_tx_buffer_2[115][2]
.sym 15390 r_adc_master_tx_buffer_2[119][2]
.sym 15391 r_spi_master_tx_counter[0]
.sym 15392 r_spi_master_tx_counter[2]
.sym 15395 r_cycle_counter[3]
.sym 15396 $false
.sym 15397 $false
.sym 15398 $false
.sym 15401 r_cycle_counter[4]
.sym 15402 $false
.sym 15403 $false
.sym 15404 $false
.sym 15407 r_adc_master_rx_buffer_1[2]
.sym 15408 $false
.sym 15409 $false
.sym 15410 $false
.sym 15411 $abc$41607$n5592$2
.sym 15412 blink_simple_LED2.i_clk$2
.sym 15413 $false
.sym 15416 r_cycle_counter[2]
.sym 15417 r_cycle_counter[3]
.sym 15418 r_cycle_counter[4]
.sym 15419 r_cycle_counter[5]
.sym 15420 r_cycle_counter[6]
.sym 15421 r_cycle_counter[7]
.sym 15488 r_cycle_counter[9]
.sym 15489 $false
.sym 15490 $false
.sym 15491 $false
.sym 15494 $abc$41607$n3160
.sym 15495 $abc$41607$n3161
.sym 15496 $false
.sym 15497 $false
.sym 15500 r_cycle_counter[6]
.sym 15501 r_cycle_counter[8]
.sym 15502 r_cycle_counter[9]
.sym 15503 r_cycle_counter[5]
.sym 15506 r_cycle_counter[6]
.sym 15507 $false
.sym 15508 $false
.sym 15509 $false
.sym 15512 r_cycle_counter[11]
.sym 15513 $false
.sym 15514 $false
.sym 15515 $false
.sym 15518 r_cycle_counter[29]
.sym 15519 r_cycle_counter[2]
.sym 15520 r_cycle_counter[3]
.sym 15521 r_cycle_counter[4]
.sym 15524 r_cycle_counter[8]
.sym 15525 $false
.sym 15526 $false
.sym 15527 $false
.sym 15530 r_cycle_counter[0]
.sym 15531 r_cycle_counter[1]
.sym 15532 r_cycle_counter[19]
.sym 15533 r_cycle_counter[7]
.sym 15537 r_cycle_counter[8]
.sym 15538 r_cycle_counter[9]
.sym 15539 r_cycle_counter[10]
.sym 15540 r_cycle_counter[11]
.sym 15541 r_cycle_counter[12]
.sym 15542 r_cycle_counter[13]
.sym 15543 r_cycle_counter[14]
.sym 15544 r_cycle_counter[15]
.sym 15611 r_cycle_counter[13]
.sym 15612 $false
.sym 15613 $false
.sym 15614 $false
.sym 15617 r_cycle_counter[12]
.sym 15618 $false
.sym 15619 $false
.sym 15620 $false
.sym 15623 $abc$41607$n3154
.sym 15624 $abc$41607$n3159
.sym 15625 $abc$41607$n3162
.sym 15626 $abc$41607$n3163
.sym 15629 r_cycle_counter[23]
.sym 15630 $false
.sym 15631 $false
.sym 15632 $false
.sym 15635 r_cycle_counter[19]
.sym 15636 $false
.sym 15637 $false
.sym 15638 $false
.sym 15641 r_cycle_counter[11]
.sym 15642 r_cycle_counter[12]
.sym 15643 r_cycle_counter[13]
.sym 15644 r_cycle_counter[10]
.sym 15647 r_cycle_counter[15]
.sym 15648 $false
.sym 15649 $false
.sym 15650 $false
.sym 15653 r_cycle_counter[10]
.sym 15654 $false
.sym 15655 $false
.sym 15656 $false
.sym 15660 r_cycle_counter[16]
.sym 15661 r_cycle_counter[17]
.sym 15662 r_cycle_counter[18]
.sym 15663 r_cycle_counter[19]
.sym 15664 r_cycle_counter[20]
.sym 15665 r_cycle_counter[21]
.sym 15666 r_cycle_counter[22]
.sym 15667 r_cycle_counter[23]
.sym 15734 r_cycle_counter[18]
.sym 15735 r_cycle_counter[20]
.sym 15736 r_cycle_counter[21]
.sym 15737 r_cycle_counter[22]
.sym 15740 r_cycle_counter[17]
.sym 15741 $false
.sym 15742 $false
.sym 15743 $false
.sym 15746 r_cycle_counter[21]
.sym 15747 $false
.sym 15748 $false
.sym 15749 $false
.sym 15752 r_cycle_counter[16]
.sym 15753 $false
.sym 15754 $false
.sym 15755 $false
.sym 15758 r_cycle_counter[18]
.sym 15759 $false
.sym 15760 $false
.sym 15761 $false
.sym 15764 r_cycle_counter[20]
.sym 15765 $false
.sym 15766 $false
.sym 15767 $false
.sym 15770 r_cycle_counter[22]
.sym 15771 $false
.sym 15772 $false
.sym 15773 $false
.sym 15776 r_cycle_counter[14]
.sym 15777 r_cycle_counter[15]
.sym 15778 r_cycle_counter[16]
.sym 15779 r_cycle_counter[17]
.sym 15783 r_cycle_counter[24]
.sym 15784 r_cycle_counter[25]
.sym 15785 r_cycle_counter[26]
.sym 15786 r_cycle_counter[27]
.sym 15787 r_cycle_counter[28]
.sym 15788 r_cycle_counter[29]
.sym 15789 r_cycle_counter[30]
.sym 15790 r_cycle_counter[31]
.sym 15857 r_cycle_counter[23]
.sym 15858 r_cycle_counter[24]
.sym 15859 r_cycle_counter[25]
.sym 15860 r_cycle_counter[26]
.sym 15863 r_cycle_counter[27]
.sym 15864 r_cycle_counter[28]
.sym 15865 r_cycle_counter[30]
.sym 15866 r_cycle_counter[31]
.sym 15869 r_cycle_counter[24]
.sym 15870 $false
.sym 15871 $false
.sym 15872 $false
.sym 15875 r_cycle_counter[31]
.sym 15876 $false
.sym 15877 $false
.sym 15878 $false
.sym 15881 $abc$41607$n3155
.sym 15882 $abc$41607$n3156
.sym 15883 $abc$41607$n3157
.sym 15884 $abc$41607$n3158
.sym 15887 r_cycle_counter[28]
.sym 15888 $false
.sym 15889 $false
.sym 15890 $false
.sym 15893 $abc$41607$n236$2
.sym 15894 r_cycle_counter[0]
.sym 15895 $false
.sym 15896 $false
.sym 15899 r_adc_master_rx_buffer_1[13]
.sym 15900 $false
.sym 15901 $false
.sym 15902 $false
.sym 15903 $abc$41607$n5521
.sym 15904 blink_simple_LED2.i_clk$2
.sym 15905 $false
.sym 15908 r_adc_master_tx_buffer_2[16][3]
.sym 15911 r_adc_master_tx_buffer_2[18][2]
.sym 16016 r_adc_master_rx_buffer_1[27]
.sym 16017 $false
.sym 16018 $false
.sym 16019 $false
.sym 16026 $abc$41607$n5630$2
.sym 16027 blink_simple_LED2.i_clk$2
.sym 16028 $false
.sym 16035 r_adc_master_tx_buffer_1[48][3]
.sym 16115 r_adc_master_tx_buffer_1[90][6]
.sym 16116 r_adc_master_tx_buffer_1[91][6]
.sym 16117 r_spi_master_tx_counter[0]
.sym 16118 $false
.sym 16121 r_adc_master_rx_buffer_1[6]
.sym 16122 $false
.sym 16123 $false
.sym 16124 $false
.sym 16145 r_adc_master_rx_buffer_1[14]
.sym 16146 $false
.sym 16147 $false
.sym 16148 $false
.sym 16149 $abc$41607$n5540
.sym 16150 blink_simple_LED2.i_clk$2
.sym 16151 $false
.sym 16152 $abc$41607$n4529_1
.sym 16155 r_adc_master_tx_buffer_1[20][7]
.sym 16158 r_adc_master_tx_buffer_1[21][7]
.sym 16382 r_adc_master_tx_buffer_1[76][0]
.sym 16456 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 16457 $false
.sym 16458 $false
.sym 16459 $false
.sym 16496 $true
.sym 16497 blink_simple_LED2.i_clk$2
.sym 16498 $abc$41607$n901$2
.sym 16505 r_adc_master_tx_buffer_1[79][7]
.sym 16508 r_adc_master_tx_buffer_1[78][4]
.sym 16619 r_adc_master_rx_buffer_1[1]
.sym 16620 $false
.sym 16621 $false
.sym 16622 $false
.sym 16637 r_adc_master_rx_buffer_1[0]
.sym 16638 $false
.sym 16639 $false
.sym 16640 $false
.sym 16659 $abc$41607$n5540
.sym 16660 blink_simple_LED2.i_clk$2
.sym 16661 $false
.sym 16662 r_adc_master_tx_buffer_1[70][0]
.sym 16669 r_adc_master_tx_buffer_1[68][3]
.sym 16742 r_adc_master_rx_buffer_1[7]
.sym 16743 $false
.sym 16744 $false
.sym 16745 $false
.sym 16748 r_adc_master_rx_buffer_1[4]
.sym 16749 $false
.sym 16750 $false
.sym 16751 $false
.sym 16754 r_adc_master_rx_buffer_1[3]
.sym 16755 $false
.sym 16756 $false
.sym 16757 $false
.sym 16766 r_adc_master_rx_buffer_1[1]
.sym 16767 $false
.sym 16768 $false
.sym 16769 $false
.sym 16772 r_adc_master_rx_buffer_1[5]
.sym 16773 $false
.sym 16774 $false
.sym 16775 $false
.sym 16778 r_adc_master_rx_buffer_1[12]
.sym 16779 $false
.sym 16780 $false
.sym 16781 $false
.sym 16782 $abc$41607$n5631$2
.sym 16783 blink_simple_LED2.i_clk$2
.sym 16784 $false
.sym 16785 $abc$41607$n5278
.sym 16786 $abc$41607$n117
.sym 16787 r_adc_master_tx_buffer_1[71][3]
.sym 16788 r_adc_master_tx_buffer_1[71][7]
.sym 16789 r_adc_master_tx_buffer_1[70][5]
.sym 16790 r_adc_master_tx_buffer_1[70][7]
.sym 16791 r_adc_master_tx_buffer_1[68][6]
.sym 16792 r_adc_master_tx_buffer_1[68][7]
.sym 16821 $true
.sym 16858 $abc$41607$n117$2
.sym 16859 $false
.sym 16860 $abc$41607$n117
.sym 16861 $false
.sym 16862 $false
.sym 16864 $auto$alumacc.cc:474:replace_alu$1550.C[2]
.sym 16866 $false
.sym 16867 $abc$41607$n116
.sym 16870 $auto$alumacc.cc:474:replace_alu$1550.C[3]
.sym 16872 $true$2
.sym 16873 $abc$41607$n114
.sym 16876 $auto$alumacc.cc:474:replace_alu$1550.C[4]
.sym 16878 $false
.sym 16879 $abc$41607$n113
.sym 16882 $auto$alumacc.cc:474:replace_alu$1550.C[5]
.sym 16884 $true$2
.sym 16885 $abc$41607$n111
.sym 16888 $auto$alumacc.cc:474:replace_alu$1550.C[6]
.sym 16890 $true$2
.sym 16891 $abc$41607$n5396
.sym 16894 $auto$alumacc.cc:474:replace_alu$1550.C[7]
.sym 16896 $false
.sym 16897 $abc$41607$n860
.sym 16900 $auto$alumacc.cc:474:replace_alu$1550.C[8]
.sym 16902 $false
.sym 16903 $abc$41607$n107
.sym 16908 $abc$41607$n853
.sym 16909 $abc$41607$n102
.sym 16910 $abc$41607$n3810
.sym 16911 $abc$41607$n855
.sym 16912 r_adc_master_tx_buffer_1[18][1]
.sym 16915 r_adc_master_tx_buffer_1[19][4]
.sym 16944 $auto$alumacc.cc:474:replace_alu$1550.C[8]
.sym 16981 $auto$alumacc.cc:474:replace_alu$1550.C[9]
.sym 16983 $false
.sym 16984 $abc$41607$n858
.sym 16987 $auto$alumacc.cc:474:replace_alu$1550.C[10]
.sym 16989 $false
.sym 16990 $abc$41607$n857
.sym 16993 $auto$alumacc.cc:474:replace_alu$1550.C[11]
.sym 16995 $false
.sym 16996 $abc$41607$n102
.sym 16999 $auto$alumacc.cc:474:replace_alu$1550.C[12]
.sym 17001 $true$2
.sym 17002 $abc$41607$n5397
.sym 17005 $auto$alumacc.cc:474:replace_alu$1550.C[13]
.sym 17007 $false
.sym 17008 $abc$41607$n855
.sym 17011 $auto$alumacc.cc:474:replace_alu$1550.C[14]
.sym 17013 $false
.sym 17014 $abc$41607$n98
.sym 17017 $auto$alumacc.cc:474:replace_alu$1550.C[15]
.sym 17019 $false
.sym 17020 $abc$41607$n853
.sym 17023 $auto$alumacc.cc:474:replace_alu$1550.C[16]
.sym 17025 $false
.sym 17026 $abc$41607$n95
.sym 17031 $abc$41607$n89
.sym 17032 $abc$41607$n851
.sym 17034 $abc$41607$n84
.sym 17036 r_adc_master_tx_buffer_2[87][1]
.sym 17037 r_adc_master_tx_buffer_2[85][0]
.sym 17038 r_adc_master_tx_buffer_2[84][7]
.sym 17067 $auto$alumacc.cc:474:replace_alu$1550.C[16]
.sym 17104 $auto$alumacc.cc:474:replace_alu$1550.C[17]
.sym 17106 $false
.sym 17107 $abc$41607$n851
.sym 17110 $auto$alumacc.cc:474:replace_alu$1550.C[18]
.sym 17112 $false
.sym 17113 $abc$41607$n850
.sym 17116 $auto$alumacc.cc:474:replace_alu$1550.C[19]
.sym 17118 $false
.sym 17119 $abc$41607$n90
.sym 17122 $auto$alumacc.cc:474:replace_alu$1550.C[20]
.sym 17124 $false
.sym 17125 $abc$41607$n89
.sym 17128 $auto$alumacc.cc:474:replace_alu$1550.C[21]
.sym 17130 $false
.sym 17131 $abc$41607$n87
.sym 17134 $auto$alumacc.cc:474:replace_alu$1550.C[22]
.sym 17136 $false
.sym 17137 $abc$41607$n86
.sym 17140 $auto$alumacc.cc:474:replace_alu$1550.C[23]
.sym 17142 $false
.sym 17143 $abc$41607$n84
.sym 17146 $abc$41607$n5474
.sym 17148 $false
.sym 17149 $abc$41607$n83
.sym 17154 $abc$41607$n2693
.sym 17155 $abc$41607$n5102
.sym 17156 $abc$41607$n2691
.sym 17158 $abc$41607$n2687
.sym 17159 $abc$41607$n2688
.sym 17160 $abc$41607$n2692
.sym 17161 r_adc_master_tx_buffer_2[112][5]
.sym 17228 $abc$41607$n3290
.sym 17229 $abc$41607$n2691
.sym 17230 $abc$41607$n3293
.sym 17231 $abc$41607$n5474
.sym 17240 r_adc_master_rx_buffer_1[7]
.sym 17241 r_adc_master_rx_buffer_1[5]
.sym 17242 $abc$41607$n3294
.sym 17243 $false
.sym 17246 r_adc_master_rx_buffer_1[6]
.sym 17247 r_adc_master_rx_buffer_1[8]
.sym 17248 r_adc_master_rx_buffer_1[2]
.sym 17249 r_adc_master_rx_buffer_1[4]
.sym 17252 r_adc_master_rx_buffer_1[21]
.sym 17253 $false
.sym 17254 $false
.sym 17255 $false
.sym 17270 r_adc_master_rx_buffer_1[23]
.sym 17271 $false
.sym 17272 $false
.sym 17273 $false
.sym 17277 $abc$41607$n3291
.sym 17278 $abc$41607$n2696
.sym 17279 $abc$41607$n2690
.sym 17280 $abc$41607$n3290
.sym 17281 $abc$41607$n5103_1
.sym 17282 $abc$41607$n3292
.sym 17283 $abc$41607$n2689
.sym 17284 r_adc_master_tx_buffer_1[55][1]
.sym 17351 $false
.sym 17352 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 17353 $false
.sym 17354 $false
.sym 17357 $false
.sym 17358 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 17359 $false
.sym 17360 $auto$alumacc.cc:474:replace_alu$1641.C[3]
.sym 17363 r_spi_master_adc_tx_dv
.sym 17364 $abc$41607$n2725
.sym 17365 $false
.sym 17366 $false
.sym 17369 r_spi_master_adc_tx_dv
.sym 17370 $abc$41607$n2723
.sym 17371 $false
.sym 17372 $false
.sym 17375 r_spi_master_adc_tx_dv
.sym 17376 $abc$41607$n2721
.sym 17377 $false
.sym 17378 $false
.sym 17381 r_spi_master_adc_tx_dv
.sym 17382 $abc$41607$n2717
.sym 17383 $false
.sym 17384 $false
.sym 17393 r_spi_master_adc_tx_dv
.sym 17394 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 17395 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 17396 $false
.sym 17397 $abc$41607$n669
.sym 17398 blink_simple_LED2.i_clk$2
.sym 17399 $abc$41607$n901$2
.sym 17402 r_adc_master_tx_buffer_2[1][3]
.sym 17405 r_adc_master_tx_buffer_2[2][5]
.sym 17474 r_adc_master_tx_buffer_2[76][1]
.sym 17475 r_adc_master_tx_buffer_2[77][1]
.sym 17476 r_spi_master_tx_counter[0]
.sym 17477 $false
.sym 17480 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 17481 $false
.sym 17482 $false
.sym 17483 $false
.sym 17486 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 17487 $false
.sym 17488 $false
.sym 17489 $false
.sym 17492 r_adc_master_tx_buffer_1[56][7]
.sym 17493 r_adc_master_tx_buffer_1[57][7]
.sym 17494 r_spi_master_tx_counter[0]
.sym 17495 $abc$41607$n2747_1
.sym 17498 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 17499 $false
.sym 17500 $false
.sym 17501 $false
.sym 17504 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 17505 $false
.sym 17506 $false
.sym 17507 $false
.sym 17510 r_adc_master_rx_buffer_1[17]
.sym 17511 $false
.sym 17512 $false
.sym 17513 $false
.sym 17516 r_adc_master_rx_buffer_1[25]
.sym 17517 $false
.sym 17518 $false
.sym 17519 $false
.sym 17520 $abc$41607$n5582
.sym 17521 blink_simple_LED2.i_clk$2
.sym 17522 $false
.sym 17523 $abc$41607$n844
.sym 17526 $abc$41607$n847
.sym 17530 r_adc_master_tx_buffer_2[23][2]
.sym 17559 $true
.sym 17596 $abc$41607$n5425$2
.sym 17597 $false
.sym 17598 $abc$41607$n5425
.sym 17599 $false
.sym 17600 $false
.sym 17602 $auto$alumacc.cc:474:replace_alu$1513.C[2]
.sym 17604 $false
.sym 17605 $abc$41607$n5364
.sym 17608 $auto$alumacc.cc:474:replace_alu$1513.C[3]
.sym 17610 $false
.sym 17611 $abc$41607$n5427
.sym 17614 $auto$alumacc.cc:474:replace_alu$1513.C[4]
.sym 17616 $false
.sym 17617 $abc$41607$n5429
.sym 17620 $abc$41607$n671$2
.sym 17622 $false
.sym 17623 $abc$41607$n5431
.sym 17630 $abc$41607$n671$2
.sym 17633 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 17634 $false
.sym 17635 $false
.sym 17636 $false
.sym 17639 r_adc_master_rx_buffer_1[5]
.sym 17640 $false
.sym 17641 $false
.sym 17642 $false
.sym 17643 $abc$41607$n5568
.sym 17644 blink_simple_LED2.i_clk$2
.sym 17645 $false
.sym 17646 $abc$41607$n3634
.sym 17648 $abc$41607$n3021
.sym 17649 $abc$41607$n3636
.sym 17650 r_adc_master_tx_buffer_1[69][6]
.sym 17651 r_adc_master_tx_buffer_1[68][4]
.sym 17652 r_adc_master_tx_buffer_1[70][3]
.sym 17653 r_adc_master_tx_buffer_1[69][1]
.sym 17732 $abc$41607$n4555_1
.sym 17733 $abc$41607$n4558_1
.sym 17734 $abc$41607$n4559_1
.sym 17735 $abc$41607$n2771
.sym 17738 $abc$41607$n4557_1
.sym 17739 $abc$41607$n4556_1
.sym 17740 r_spi_master_tx_counter[1]
.sym 17741 $abc$41607$n2732
.sym 17750 r_adc_master_tx_buffer_1[60][7]
.sym 17751 r_adc_master_tx_buffer_1[61][7]
.sym 17752 r_spi_master_tx_counter[0]
.sym 17753 $false
.sym 17756 r_adc_master_rx_buffer_1[25]
.sym 17757 $false
.sym 17758 $false
.sym 17759 $false
.sym 17766 $abc$41607$n5503
.sym 17767 blink_simple_LED2.i_clk$2
.sym 17768 $false
.sym 17770 $abc$41607$n3635
.sym 17772 $abc$41607$n4478_1
.sym 17773 r_adc_master_tx_buffer_1[36][1]
.sym 17774 r_adc_master_tx_buffer_1[37][1]
.sym 17775 r_adc_master_tx_buffer_1[39][4]
.sym 17843 r_adc_master_rx_buffer_1[14]
.sym 17844 $false
.sym 17845 $false
.sym 17846 $false
.sym 17855 r_adc_master_rx_buffer_1[21]
.sym 17856 $false
.sym 17857 $false
.sym 17858 $false
.sym 17867 r_adc_master_rx_buffer_1[30]
.sym 17868 $false
.sym 17869 $false
.sym 17870 $false
.sym 17873 r_adc_master_rx_buffer_1[17]
.sym 17874 $false
.sym 17875 $false
.sym 17876 $false
.sym 17879 r_adc_master_rx_buffer_1[10]
.sym 17880 $false
.sym 17881 $false
.sym 17882 $false
.sym 17885 r_adc_master_rx_buffer_1[9]
.sym 17886 $false
.sym 17887 $false
.sym 17888 $false
.sym 17889 $abc$41607$n5503
.sym 17890 blink_simple_LED2.i_clk$2
.sym 17891 $false
.sym 17892 $abc$41607$n4608_1
.sym 17893 $abc$41607$n5303_1
.sym 17895 $abc$41607$n5302_1
.sym 17896 r_adc_master_tx_buffer_1[84][6]
.sym 17898 r_adc_master_tx_buffer_1[85][6]
.sym 17899 r_adc_master_tx_buffer_1[84][4]
.sym 17966 $abc$41607$n3964_1
.sym 17967 $abc$41607$n3963_1
.sym 17968 r_spi_master_tx_counter[2]
.sym 17969 r_spi_master_tx_counter[1]
.sym 17972 r_adc_master_tx_buffer_1[33][5]
.sym 17973 r_adc_master_tx_buffer_1[37][5]
.sym 17974 r_spi_master_tx_counter[2]
.sym 17975 $false
.sym 17978 r_adc_master_tx_buffer_1[38][6]
.sym 17979 r_adc_master_tx_buffer_1[39][6]
.sym 17980 r_spi_master_tx_counter[0]
.sym 17981 $false
.sym 17984 r_adc_master_tx_buffer_2[6][4]
.sym 17985 r_adc_master_tx_buffer_2[7][4]
.sym 17986 r_spi_master_tx_counter[0]
.sym 17987 $false
.sym 17990 r_adc_master_rx_buffer_1[21]
.sym 17991 $false
.sym 17992 $false
.sym 17993 $false
.sym 17996 r_adc_master_rx_buffer_1[6]
.sym 17997 $false
.sym 17998 $false
.sym 17999 $false
.sym 18002 r_adc_master_rx_buffer_1[14]
.sym 18003 $false
.sym 18004 $false
.sym 18005 $false
.sym 18008 r_adc_master_rx_buffer_1[23]
.sym 18009 $false
.sym 18010 $false
.sym 18011 $false
.sym 18012 $abc$41607$n5505
.sym 18013 blink_simple_LED2.i_clk$2
.sym 18014 $false
.sym 18015 r_adc_master_tx_buffer_1[23][3]
.sym 18018 r_adc_master_tx_buffer_1[23][2]
.sym 18019 r_adc_master_tx_buffer_1[23][4]
.sym 18089 $abc$41607$n4194_1
.sym 18090 $abc$41607$n4193_1
.sym 18091 r_spi_master_tx_counter[2]
.sym 18092 r_spi_master_tx_counter[1]
.sym 18095 r_adc_master_tx_buffer_1[36][2]
.sym 18096 r_adc_master_tx_buffer_1[37][2]
.sym 18097 r_spi_master_tx_counter[0]
.sym 18098 $false
.sym 18101 r_adc_master_tx_buffer_2[22][5]
.sym 18102 r_adc_master_tx_buffer_2[23][5]
.sym 18103 r_spi_master_tx_counter[0]
.sym 18104 $false
.sym 18107 r_adc_master_rx_buffer_1[26]
.sym 18108 $false
.sym 18109 $false
.sym 18110 $false
.sym 18113 r_adc_master_rx_buffer_1[3]
.sym 18114 $false
.sym 18115 $false
.sym 18116 $false
.sym 18119 r_adc_master_rx_buffer_1[18]
.sym 18120 $false
.sym 18121 $false
.sym 18122 $false
.sym 18131 r_adc_master_rx_buffer_1[31]
.sym 18132 $false
.sym 18133 $false
.sym 18134 $false
.sym 18135 $abc$41607$n5505
.sym 18136 blink_simple_LED2.i_clk$2
.sym 18137 $false
.sym 18138 $abc$41607$n5133
.sym 18139 $abc$41607$n4036_1
.sym 18140 $abc$41607$n3809
.sym 18141 r_adc_master_tx_buffer_1[0][7]
.sym 18144 r_adc_master_tx_buffer_1[2][5]
.sym 18212 $abc$41607$n4578_1
.sym 18213 $abc$41607$n4581_1
.sym 18214 $abc$41607$n4582_1
.sym 18215 $abc$41607$n2771
.sym 18218 r_adc_master_tx_buffer_2[60][7]
.sym 18219 r_adc_master_tx_buffer_2[61][7]
.sym 18220 r_spi_master_tx_counter[0]
.sym 18221 $false
.sym 18224 $abc$41607$n4580_1
.sym 18225 $abc$41607$n4579_1
.sym 18226 r_spi_master_tx_counter[1]
.sym 18227 $abc$41607$n2732
.sym 18230 r_adc_master_tx_buffer_2[58][7]
.sym 18231 r_adc_master_tx_buffer_2[59][7]
.sym 18232 r_spi_master_tx_counter[0]
.sym 18233 $abc$41607$n2749_1
.sym 18236 r_adc_master_tx_buffer_2[56][7]
.sym 18237 r_adc_master_tx_buffer_2[57][7]
.sym 18238 r_spi_master_tx_counter[0]
.sym 18239 $abc$41607$n2747_1
.sym 18242 r_adc_master_rx_buffer_1[3]
.sym 18243 $false
.sym 18244 $false
.sym 18245 $false
.sym 18248 r_adc_master_rx_buffer_1[10]
.sym 18249 $false
.sym 18250 $false
.sym 18251 $false
.sym 18254 r_adc_master_rx_buffer_1[14]
.sym 18255 $false
.sym 18256 $false
.sym 18257 $false
.sym 18258 $abc$41607$n5525
.sym 18259 blink_simple_LED2.i_clk$2
.sym 18260 $false
.sym 18263 r_adc_master_tx_buffer_1[112][6]
.sym 18335 r_adc_master_tx_buffer_2[2][4]
.sym 18336 r_adc_master_tx_buffer_2[3][4]
.sym 18337 r_spi_master_tx_counter[0]
.sym 18338 $false
.sym 18341 r_adc_master_rx_buffer_1[15]
.sym 18342 $false
.sym 18343 $false
.sym 18344 $false
.sym 18365 r_adc_master_rx_buffer_1[13]
.sym 18366 $false
.sym 18367 $false
.sym 18368 $false
.sym 18377 r_adc_master_rx_buffer_1[24]
.sym 18378 $false
.sym 18379 $false
.sym 18380 $false
.sym 18381 $abc$41607$n5483
.sym 18382 blink_simple_LED2.i_clk$2
.sym 18383 $false
.sym 18386 $abc$41607$n3411
.sym 18388 $abc$41607$n3409
.sym 18391 r_adc_master_tx_buffer_2[5][7]
.sym 18458 r_adc_master_tx_buffer_2[0][1]
.sym 18459 r_adc_master_tx_buffer_2[4][1]
.sym 18460 r_spi_master_tx_counter[1]
.sym 18461 $abc$41607$n5120
.sym 18470 r_adc_master_rx_buffer_1[25]
.sym 18471 $false
.sym 18472 $false
.sym 18473 $false
.sym 18476 r_adc_master_rx_buffer_1[17]
.sym 18477 $false
.sym 18478 $false
.sym 18479 $false
.sym 18482 r_adc_master_rx_buffer_1[29]
.sym 18483 $false
.sym 18484 $false
.sym 18485 $false
.sym 18494 r_adc_master_rx_buffer_1[4]
.sym 18495 $false
.sym 18496 $false
.sym 18497 $false
.sym 18500 r_adc_master_rx_buffer_1[24]
.sym 18501 $false
.sym 18502 $false
.sym 18503 $false
.sym 18504 $abc$41607$n5562
.sym 18505 blink_simple_LED2.i_clk$2
.sym 18506 $false
.sym 18507 $abc$41607$n3806
.sym 18509 r_adc_master_tx_buffer_1[20][4]
.sym 18510 r_adc_master_tx_buffer_1[22][4]
.sym 18511 r_adc_master_tx_buffer_1[21][4]
.sym 18512 r_adc_master_tx_buffer_1[21][2]
.sym 18587 r_adc_master_tx_buffer_2[32][6]
.sym 18588 r_adc_master_tx_buffer_2[36][6]
.sym 18589 r_spi_master_tx_counter[2]
.sym 18590 $false
.sym 18599 r_adc_master_tx_buffer_1[17][2]
.sym 18600 r_adc_master_tx_buffer_1[21][2]
.sym 18601 r_spi_master_tx_counter[1]
.sym 18602 r_spi_master_tx_counter[2]
.sym 18605 r_adc_master_tx_buffer_1[19][3]
.sym 18606 r_adc_master_tx_buffer_1[23][3]
.sym 18607 r_spi_master_tx_counter[0]
.sym 18608 r_spi_master_tx_counter[2]
.sym 18611 r_adc_master_rx_buffer_1[3]
.sym 18612 $false
.sym 18613 $false
.sym 18614 $false
.sym 18617 r_adc_master_rx_buffer_1[18]
.sym 18618 $false
.sym 18619 $false
.sym 18620 $false
.sym 18623 r_adc_master_rx_buffer_1[10]
.sym 18624 $false
.sym 18625 $false
.sym 18626 $false
.sym 18627 $abc$41607$n5631$2
.sym 18628 blink_simple_LED2.i_clk$2
.sym 18629 $false
.sym 18633 r_adc_master_tx_buffer_1[23][7]
.sym 18634 r_adc_master_tx_buffer_1[20][2]
.sym 18635 r_adc_master_tx_buffer_1[22][2]
.sym 18704 r_adc_master_tx_buffer_1[18][2]
.sym 18705 r_adc_master_tx_buffer_1[22][2]
.sym 18706 r_spi_master_tx_counter[1]
.sym 18707 r_spi_master_tx_counter[2]
.sym 18710 $abc$41607$n4159_1
.sym 18711 $abc$41607$n4158_1
.sym 18712 r_spi_master_tx_counter[1]
.sym 18713 r_spi_master_tx_counter[0]
.sym 18722 r_adc_master_tx_buffer_2[0][5]
.sym 18723 r_adc_master_tx_buffer_2[4][5]
.sym 18724 r_spi_master_tx_counter[2]
.sym 18725 $false
.sym 18728 r_adc_master_tx_buffer_1[16][2]
.sym 18729 r_adc_master_tx_buffer_1[20][2]
.sym 18730 r_spi_master_tx_counter[1]
.sym 18731 $abc$41607$n4952_1
.sym 18734 $abc$41607$n2792
.sym 18735 $abc$41607$n2793
.sym 18736 $abc$41607$n4953_1
.sym 18737 r_spi_master_tx_counter[0]
.sym 18740 r_adc_master_tx_buffer_1[19][2]
.sym 18741 r_adc_master_tx_buffer_1[23][2]
.sym 18742 r_spi_master_tx_counter[2]
.sym 18743 r_spi_master_tx_counter[1]
.sym 18746 r_adc_master_rx_buffer_1[31]
.sym 18747 $false
.sym 18748 $false
.sym 18749 $false
.sym 18750 $abc$41607$n5577
.sym 18751 blink_simple_LED2.i_clk$2
.sym 18752 $false
.sym 18754 $abc$41607$n4545_1
.sym 18755 r_adc_master_tx_buffer_1[46][3]
.sym 18756 r_adc_master_tx_buffer_1[46][7]
.sym 18757 r_adc_master_tx_buffer_1[47][7]
.sym 18758 r_adc_master_tx_buffer_1[45][5]
.sym 18839 r_adc_master_tx_buffer_2[1][7]
.sym 18840 r_adc_master_tx_buffer_2[5][7]
.sym 18841 r_spi_master_tx_counter[1]
.sym 18842 $abc$41607$n5306_1
.sym 18851 r_adc_master_rx_buffer_1[31]
.sym 18852 $false
.sym 18853 $false
.sym 18854 $false
.sym 18863 r_adc_master_rx_buffer_1[13]
.sym 18864 $false
.sym 18865 $false
.sym 18866 $false
.sym 18873 $abc$41607$n5568
.sym 18874 blink_simple_LED2.i_clk$2
.sym 18875 $false
.sym 18876 $true$2
.sym 18877 r_adc_master_tx_buffer_1[61][6]
.sym 18878 r_adc_master_tx_buffer_1[62][1]
.sym 18879 r_adc_master_tx_buffer_1[63][5]
.sym 18880 r_adc_master_tx_buffer_1[61][4]
.sym 18950 r_adc_master_tx_buffer_2[16][7]
.sym 18951 r_adc_master_tx_buffer_2[20][7]
.sym 18952 r_spi_master_tx_counter[2]
.sym 18953 $false
.sym 18956 r_adc_master_rx_buffer_1[6]
.sym 18957 $false
.sym 18958 $false
.sym 18959 $false
.sym 18962 r_adc_master_rx_buffer_1[5]
.sym 18963 $false
.sym 18964 $false
.sym 18965 $false
.sym 18974 r_adc_master_rx_buffer_1[30]
.sym 18975 $false
.sym 18976 $false
.sym 18977 $false
.sym 18980 r_adc_master_rx_buffer_1[8]
.sym 18981 $false
.sym 18982 $false
.sym 18983 $false
.sym 18996 $abc$41607$n5572
.sym 18997 blink_simple_LED2.i_clk$2
.sym 18998 $false
.sym 18999 $abc$41607$n5255_1
.sym 19000 $abc$41607$n5254_1
.sym 19001 r_adc_master_tx_buffer_2[84][5]
.sym 19003 r_adc_master_tx_buffer_2[85][4]
.sym 19004 r_adc_master_tx_buffer_2[85][6]
.sym 19005 r_adc_master_tx_buffer_2[86][7]
.sym 19085 r_adc_master_rx_buffer_1[26]
.sym 19086 $false
.sym 19087 $false
.sym 19088 $false
.sym 19119 $abc$41607$n5542
.sym 19120 blink_simple_LED2.i_clk$2
.sym 19121 $false
.sym 19124 r_adc_master_tx_buffer_2[43][6]
.sym 19125 r_adc_master_tx_buffer_2[40][1]
.sym 19129 r_adc_master_tx_buffer_2[40][2]
.sym 19202 r_adc_master_tx_buffer_1[38][3]
.sym 19203 r_adc_master_tx_buffer_1[39][3]
.sym 19204 r_spi_master_tx_counter[0]
.sym 19205 $false
.sym 19214 r_adc_master_tx_buffer_1[22][3]
.sym 19215 r_adc_master_tx_buffer_1[18][3]
.sym 19216 r_spi_master_tx_counter[0]
.sym 19217 $abc$41607$n5325_1
.sym 19220 $abc$41607$n4975_1
.sym 19221 $abc$41607$n5326_1
.sym 19222 r_spi_master_tx_counter[3]
.sym 19223 r_spi_master_tx_counter[1]
.sym 19226 r_adc_master_rx_buffer_1[19]
.sym 19227 $false
.sym 19228 $false
.sym 19229 $false
.sym 19232 r_adc_master_rx_buffer_1[11]
.sym 19233 $false
.sym 19234 $false
.sym 19235 $false
.sym 19238 r_adc_master_rx_buffer_1[24]
.sym 19239 $false
.sym 19240 $false
.sym 19241 $false
.sym 19242 $abc$41607$n5630$2
.sym 19243 blink_simple_LED2.i_clk$2
.sym 19244 $false
.sym 19246 $abc$41607$n661
.sym 19250 r_adc_master_tx_buffer_1[54][0]
.sym 19252 r_adc_master_tx_buffer_1[53][6]
.sym 19281 $true
.sym 19318 spiMasterADC.o_RX_Count[0]$2
.sym 19319 $false
.sym 19320 spiMasterADC.o_RX_Count[0]
.sym 19321 $false
.sym 19322 $false
.sym 19324 $auto$alumacc.cc:474:replace_alu$1626.C[2]
.sym 19326 $false
.sym 19327 spiMasterADC.o_RX_Count[1]
.sym 19331 $false
.sym 19332 $false
.sym 19333 spiMasterADC.o_RX_Count[2]
.sym 19334 $auto$alumacc.cc:474:replace_alu$1626.C[2]
.sym 19361 $false
.sym 19362 $false
.sym 19363 spiMasterADC.o_RX_Count[0]
.sym 19364 $false
.sym 19365 $abc$41607$n661
.sym 19366 blink_simple_LED2.i_clk$2
.sym 19367 spiMasterADC.r_CS_n
.sym 19368 $abc$41607$n2732
.sym 19369 $abc$41607$n3994_1
.sym 19371 $abc$41607$n3992_1
.sym 19372 $abc$41607$n3993_1
.sym 19373 $abc$41607$n4533_1
.sym 19374 r_adc_master_tx_buffer_1[18][7]
.sym 19375 r_adc_master_tx_buffer_1[19][7]
.sym 19466 r_adc_master_rx_buffer_1[29]
.sym 19467 $false
.sym 19468 $false
.sym 19469 $false
.sym 19488 $abc$41607$n5521
.sym 19489 blink_simple_LED2.i_clk$2
.sym 19490 $false
.sym 19491 $abc$41607$n4531_1
.sym 19497 $abc$41607$n4532_1
.sym 19498 r_adc_master_tx_buffer_1[55][6]
.sym 19527 $true
.sym 19564 r_cycle_counter[0]$2
.sym 19565 $false
.sym 19566 r_cycle_counter[0]
.sym 19567 $false
.sym 19568 $false
.sym 19570 $auto$alumacc.cc:474:replace_alu$1599.C[2]
.sym 19572 $false
.sym 19573 r_cycle_counter[1]
.sym 19576 $auto$alumacc.cc:474:replace_alu$1599.C[3]
.sym 19577 $false
.sym 19578 $false
.sym 19579 r_cycle_counter[2]
.sym 19580 $auto$alumacc.cc:474:replace_alu$1599.C[2]
.sym 19582 $auto$alumacc.cc:474:replace_alu$1599.C[4]
.sym 19583 $false
.sym 19584 $false
.sym 19585 r_cycle_counter[3]
.sym 19586 $auto$alumacc.cc:474:replace_alu$1599.C[3]
.sym 19588 $auto$alumacc.cc:474:replace_alu$1599.C[5]
.sym 19589 $false
.sym 19590 $false
.sym 19591 r_cycle_counter[4]
.sym 19592 $auto$alumacc.cc:474:replace_alu$1599.C[4]
.sym 19594 $auto$alumacc.cc:474:replace_alu$1599.C[6]
.sym 19595 $false
.sym 19596 $false
.sym 19597 r_cycle_counter[5]
.sym 19598 $auto$alumacc.cc:474:replace_alu$1599.C[5]
.sym 19600 $auto$alumacc.cc:474:replace_alu$1599.C[7]
.sym 19601 $false
.sym 19602 $false
.sym 19603 r_cycle_counter[6]
.sym 19604 $auto$alumacc.cc:474:replace_alu$1599.C[6]
.sym 19606 $auto$alumacc.cc:474:replace_alu$1599.C[8]
.sym 19607 $false
.sym 19608 $false
.sym 19609 r_cycle_counter[7]
.sym 19610 $auto$alumacc.cc:474:replace_alu$1599.C[7]
.sym 19611 $true
.sym 19612 blink_simple_LED2.i_clk$2
.sym 19613 $abc$41607$n236$2
.sym 19614 $abc$41607$n2812_1
.sym 19616 r_adc_master_tx_buffer_1[60][2]
.sym 19617 r_adc_master_tx_buffer_1[61][2]
.sym 19618 r_adc_master_tx_buffer_1[61][5]
.sym 19650 $auto$alumacc.cc:474:replace_alu$1599.C[8]
.sym 19687 $auto$alumacc.cc:474:replace_alu$1599.C[9]
.sym 19688 $false
.sym 19689 $false
.sym 19690 r_cycle_counter[8]
.sym 19691 $auto$alumacc.cc:474:replace_alu$1599.C[8]
.sym 19693 $auto$alumacc.cc:474:replace_alu$1599.C[10]
.sym 19694 $false
.sym 19695 $false
.sym 19696 r_cycle_counter[9]
.sym 19697 $auto$alumacc.cc:474:replace_alu$1599.C[9]
.sym 19699 $auto$alumacc.cc:474:replace_alu$1599.C[11]
.sym 19700 $false
.sym 19701 $false
.sym 19702 r_cycle_counter[10]
.sym 19703 $auto$alumacc.cc:474:replace_alu$1599.C[10]
.sym 19705 $auto$alumacc.cc:474:replace_alu$1599.C[12]
.sym 19706 $false
.sym 19707 $false
.sym 19708 r_cycle_counter[11]
.sym 19709 $auto$alumacc.cc:474:replace_alu$1599.C[11]
.sym 19711 $auto$alumacc.cc:474:replace_alu$1599.C[13]
.sym 19712 $false
.sym 19713 $false
.sym 19714 r_cycle_counter[12]
.sym 19715 $auto$alumacc.cc:474:replace_alu$1599.C[12]
.sym 19717 $auto$alumacc.cc:474:replace_alu$1599.C[14]
.sym 19718 $false
.sym 19719 $false
.sym 19720 r_cycle_counter[13]
.sym 19721 $auto$alumacc.cc:474:replace_alu$1599.C[13]
.sym 19723 $auto$alumacc.cc:474:replace_alu$1599.C[15]
.sym 19724 $false
.sym 19725 $false
.sym 19726 r_cycle_counter[14]
.sym 19727 $auto$alumacc.cc:474:replace_alu$1599.C[14]
.sym 19729 $auto$alumacc.cc:474:replace_alu$1599.C[16]
.sym 19730 $false
.sym 19731 $false
.sym 19732 r_cycle_counter[15]
.sym 19733 $auto$alumacc.cc:474:replace_alu$1599.C[15]
.sym 19734 $true
.sym 19735 blink_simple_LED2.i_clk$2
.sym 19736 $abc$41607$n236$2
.sym 19740 r_adc_master_tx_buffer_1[77][6]
.sym 19773 $auto$alumacc.cc:474:replace_alu$1599.C[16]
.sym 19810 $auto$alumacc.cc:474:replace_alu$1599.C[17]
.sym 19811 $false
.sym 19812 $false
.sym 19813 r_cycle_counter[16]
.sym 19814 $auto$alumacc.cc:474:replace_alu$1599.C[16]
.sym 19816 $auto$alumacc.cc:474:replace_alu$1599.C[18]
.sym 19817 $false
.sym 19818 $false
.sym 19819 r_cycle_counter[17]
.sym 19820 $auto$alumacc.cc:474:replace_alu$1599.C[17]
.sym 19822 $auto$alumacc.cc:474:replace_alu$1599.C[19]
.sym 19823 $false
.sym 19824 $false
.sym 19825 r_cycle_counter[18]
.sym 19826 $auto$alumacc.cc:474:replace_alu$1599.C[18]
.sym 19828 $auto$alumacc.cc:474:replace_alu$1599.C[20]
.sym 19829 $false
.sym 19830 $false
.sym 19831 r_cycle_counter[19]
.sym 19832 $auto$alumacc.cc:474:replace_alu$1599.C[19]
.sym 19834 $auto$alumacc.cc:474:replace_alu$1599.C[21]
.sym 19835 $false
.sym 19836 $false
.sym 19837 r_cycle_counter[20]
.sym 19838 $auto$alumacc.cc:474:replace_alu$1599.C[20]
.sym 19840 $auto$alumacc.cc:474:replace_alu$1599.C[22]
.sym 19841 $false
.sym 19842 $false
.sym 19843 r_cycle_counter[21]
.sym 19844 $auto$alumacc.cc:474:replace_alu$1599.C[21]
.sym 19846 $auto$alumacc.cc:474:replace_alu$1599.C[23]
.sym 19847 $false
.sym 19848 $false
.sym 19849 r_cycle_counter[22]
.sym 19850 $auto$alumacc.cc:474:replace_alu$1599.C[22]
.sym 19852 $auto$alumacc.cc:474:replace_alu$1599.C[24]
.sym 19853 $false
.sym 19854 $false
.sym 19855 r_cycle_counter[23]
.sym 19856 $auto$alumacc.cc:474:replace_alu$1599.C[23]
.sym 19857 $true
.sym 19858 blink_simple_LED2.i_clk$2
.sym 19859 $abc$41607$n236$2
.sym 19860 $abc$41607$n3038
.sym 19864 r_adc_master_tx_buffer_1[52][3]
.sym 19865 r_adc_master_tx_buffer_1[53][1]
.sym 19896 $auto$alumacc.cc:474:replace_alu$1599.C[24]
.sym 19933 $auto$alumacc.cc:474:replace_alu$1599.C[25]
.sym 19934 $false
.sym 19935 $false
.sym 19936 r_cycle_counter[24]
.sym 19937 $auto$alumacc.cc:474:replace_alu$1599.C[24]
.sym 19939 $auto$alumacc.cc:474:replace_alu$1599.C[26]
.sym 19940 $false
.sym 19941 $false
.sym 19942 r_cycle_counter[25]
.sym 19943 $auto$alumacc.cc:474:replace_alu$1599.C[25]
.sym 19945 $auto$alumacc.cc:474:replace_alu$1599.C[27]
.sym 19946 $false
.sym 19947 $false
.sym 19948 r_cycle_counter[26]
.sym 19949 $auto$alumacc.cc:474:replace_alu$1599.C[26]
.sym 19951 $auto$alumacc.cc:474:replace_alu$1599.C[28]
.sym 19952 $false
.sym 19953 $false
.sym 19954 r_cycle_counter[27]
.sym 19955 $auto$alumacc.cc:474:replace_alu$1599.C[27]
.sym 19957 $auto$alumacc.cc:474:replace_alu$1599.C[29]
.sym 19958 $false
.sym 19959 $false
.sym 19960 r_cycle_counter[28]
.sym 19961 $auto$alumacc.cc:474:replace_alu$1599.C[28]
.sym 19963 $auto$alumacc.cc:474:replace_alu$1599.C[30]
.sym 19964 $false
.sym 19965 $false
.sym 19966 r_cycle_counter[29]
.sym 19967 $auto$alumacc.cc:474:replace_alu$1599.C[29]
.sym 19969 $auto$alumacc.cc:474:replace_alu$1599.C[31]
.sym 19970 $false
.sym 19971 $false
.sym 19972 r_cycle_counter[30]
.sym 19973 $auto$alumacc.cc:474:replace_alu$1599.C[30]
.sym 19976 $false
.sym 19977 $false
.sym 19978 r_cycle_counter[31]
.sym 19979 $auto$alumacc.cc:474:replace_alu$1599.C[31]
.sym 19980 $true
.sym 19981 blink_simple_LED2.i_clk$2
.sym 19982 $abc$41607$n236$2
.sym 19984 $abc$41607$n3144
.sym 19986 r_adc_master_tx_buffer_1[21][0]
.sym 19988 r_adc_master_tx_buffer_1[22][7]
.sym 19989 r_adc_master_tx_buffer_1[22][6]
.sym 19990 r_adc_master_tx_buffer_1[23][6]
.sym 20069 r_adc_master_rx_buffer_1[27]
.sym 20070 $false
.sym 20071 $false
.sym 20072 $false
.sym 20087 r_adc_master_rx_buffer_1[10]
.sym 20088 $false
.sym 20089 $false
.sym 20090 $false
.sym 20103 $abc$41607$n5567
.sym 20104 blink_simple_LED2.i_clk$2
.sym 20105 $false
.sym 20106 r_adc_master_tx_buffer_2[22][7]
.sym 20107 r_adc_master_tx_buffer_2[20][3]
.sym 20216 r_adc_master_rx_buffer_1[27]
.sym 20217 $false
.sym 20218 $false
.sym 20219 $false
.sym 20226 $abc$41607$n5514
.sym 20227 blink_simple_LED2.i_clk$2
.sym 20228 $false
.sym 20303 r_adc_master_tx_buffer_1[20][7]
.sym 20304 r_adc_master_tx_buffer_1[21][7]
.sym 20305 r_spi_master_tx_counter[0]
.sym 20306 $false
.sym 20321 r_adc_master_rx_buffer_1[31]
.sym 20322 $false
.sym 20323 $false
.sym 20324 $false
.sym 20339 r_adc_master_rx_buffer_1[23]
.sym 20340 $false
.sym 20341 $false
.sym 20342 $false
.sym 20349 $abc$41607$n5630$2
.sym 20350 blink_simple_LED2.i_clk$2
.sym 20351 $false
.sym 20397 $undef
.sym 20455 r_adc_master_tx_buffer_2[57][2]
.sym 20569 r_adc_master_rx_buffer_1[24]
.sym 20570 $false
.sym 20571 $false
.sym 20572 $false
.sym 20573 $abc$41607$n5532
.sym 20574 blink_simple_LED2.i_clk$2
.sym 20575 $false
.sym 20581 $abc$41607$n3878
.sym 20582 r_adc_master_tx_buffer_1[93][2]
.sym 20584 r_adc_master_tx_buffer_1[93][1]
.sym 20585 r_adc_master_tx_buffer_1[92][4]
.sym 20586 r_adc_master_tx_buffer_1[93][4]
.sym 20702 r_adc_master_rx_buffer_1[7]
.sym 20703 $false
.sym 20704 $false
.sym 20705 $false
.sym 20720 r_adc_master_rx_buffer_1[12]
.sym 20721 $false
.sym 20722 $false
.sym 20723 $false
.sym 20736 $abc$41607$n5532
.sym 20737 blink_simple_LED2.i_clk$2
.sym 20738 $false
.sym 20739 $abc$41607$n3442
.sym 20744 r_adc_master_tx_buffer_2[47][0]
.sym 20746 r_adc_master_tx_buffer_2[46][0]
.sym 20813 r_adc_master_rx_buffer_1[8]
.sym 20814 $false
.sym 20815 $false
.sym 20816 $false
.sym 20855 r_adc_master_rx_buffer_1[27]
.sym 20856 $false
.sym 20857 $false
.sym 20858 $false
.sym 20859 $abc$41607$n5527
.sym 20860 blink_simple_LED2.i_clk$2
.sym 20861 $false
.sym 20863 r_adc_master_tx_buffer_2[74][2]
.sym 20864 r_adc_master_tx_buffer_2[73][5]
.sym 20865 r_adc_master_tx_buffer_2[74][7]
.sym 20866 r_adc_master_tx_buffer_2[74][0]
.sym 20867 r_adc_master_tx_buffer_2[72][1]
.sym 20936 r_adc_master_tx_buffer_1[66][7]
.sym 20937 r_adc_master_tx_buffer_1[70][7]
.sym 20938 r_spi_master_tx_counter[1]
.sym 20939 r_spi_master_tx_counter[2]
.sym 20942 r_adc_master_rx_buffer_1[0]
.sym 20943 $false
.sym 20944 $false
.sym 20945 $false
.sym 20948 r_adc_master_rx_buffer_1[3]
.sym 20949 $false
.sym 20950 $false
.sym 20951 $false
.sym 20954 r_adc_master_rx_buffer_1[7]
.sym 20955 $false
.sym 20956 $false
.sym 20957 $false
.sym 20960 r_adc_master_rx_buffer_1[13]
.sym 20961 $false
.sym 20962 $false
.sym 20963 $false
.sym 20966 r_adc_master_rx_buffer_1[15]
.sym 20967 $false
.sym 20968 $false
.sym 20969 $false
.sym 20972 r_adc_master_rx_buffer_1[30]
.sym 20973 $false
.sym 20974 $false
.sym 20975 $false
.sym 20978 r_adc_master_rx_buffer_1[31]
.sym 20979 $false
.sym 20980 $false
.sym 20981 $false
.sym 20982 $abc$41607$n5527
.sym 20983 blink_simple_LED2.i_clk$2
.sym 20984 $false
.sym 20991 r_adc_master_tx_buffer_1[47][5]
.sym 21059 r_adc_master_rx_buffer_1[14]
.sym 21060 $false
.sym 21061 $false
.sym 21062 $false
.sym 21065 r_adc_master_rx_buffer_1[10]
.sym 21066 $false
.sym 21067 $false
.sym 21068 $false
.sym 21071 r_adc_master_tx_buffer_1[18][4]
.sym 21072 r_adc_master_tx_buffer_1[19][4]
.sym 21073 r_spi_master_tx_counter[0]
.sym 21074 $false
.sym 21077 r_adc_master_rx_buffer_1[12]
.sym 21078 $false
.sym 21079 $false
.sym 21080 $false
.sym 21083 r_adc_master_rx_buffer_1[9]
.sym 21084 $false
.sym 21085 $false
.sym 21086 $false
.sym 21101 r_adc_master_rx_buffer_1[4]
.sym 21102 $false
.sym 21103 $false
.sym 21104 $false
.sym 21105 $abc$41607$n5631$2
.sym 21106 blink_simple_LED2.i_clk$2
.sym 21107 $false
.sym 21110 $abc$41607$n4475_1
.sym 21111 r_adc_master_tx_buffer_2[81][1]
.sym 21112 r_adc_master_tx_buffer_2[80][1]
.sym 21115 r_adc_master_tx_buffer_2[80][7]
.sym 21182 r_adc_master_rx_buffer_1[19]
.sym 21183 $false
.sym 21184 $false
.sym 21185 $false
.sym 21188 r_adc_master_rx_buffer_1[16]
.sym 21189 $false
.sym 21190 $false
.sym 21191 $false
.sym 21200 r_adc_master_rx_buffer_1[22]
.sym 21201 $false
.sym 21202 $false
.sym 21203 $false
.sym 21212 r_adc_master_rx_buffer_1[1]
.sym 21213 $false
.sym 21214 $false
.sym 21215 $false
.sym 21218 r_adc_master_rx_buffer_1[16]
.sym 21219 $false
.sym 21220 $false
.sym 21221 $false
.sym 21224 r_adc_master_rx_buffer_1[31]
.sym 21225 $false
.sym 21226 $false
.sym 21227 $false
.sym 21228 $abc$41607$n5584
.sym 21229 blink_simple_LED2.i_clk$2
.sym 21230 $false
.sym 21233 $abc$41607$n2694
.sym 21234 $abc$41607$n2695
.sym 21236 r_adc_master_tx_buffer_1[1][0]
.sym 21305 r_adc_master_rx_buffer_1[0]
.sym 21306 r_adc_master_rx_buffer_1[1]
.sym 21307 r_adc_master_rx_buffer_1[10]
.sym 21308 r_adc_master_rx_buffer_1[11]
.sym 21311 r_adc_master_tx_buffer_2[83][1]
.sym 21312 r_adc_master_tx_buffer_2[87][1]
.sym 21313 r_spi_master_tx_counter[0]
.sym 21314 r_spi_master_tx_counter[2]
.sym 21317 $abc$41607$n2692
.sym 21318 $abc$41607$n2693
.sym 21319 $false
.sym 21320 $false
.sym 21329 $abc$41607$n2688
.sym 21330 $abc$41607$n5379
.sym 21331 $false
.sym 21332 $false
.sym 21335 $abc$41607$n2689
.sym 21336 $abc$41607$n2691
.sym 21337 $abc$41607$n2694
.sym 21338 $abc$41607$n2696
.sym 21341 r_adc_master_rx_buffer_1[20]
.sym 21342 r_adc_master_rx_buffer_1[21]
.sym 21343 r_adc_master_rx_buffer_1[22]
.sym 21344 r_adc_master_rx_buffer_1[23]
.sym 21347 r_adc_master_rx_buffer_1[29]
.sym 21348 $false
.sym 21349 $false
.sym 21350 $false
.sym 21351 $abc$41607$n5591
.sym 21352 blink_simple_LED2.i_clk$2
.sym 21353 $false
.sym 21354 $abc$41607$n3068
.sym 21355 r_adc_master_tx_buffer_2[86][0]
.sym 21356 r_adc_master_tx_buffer_2[84][3]
.sym 21357 r_adc_master_tx_buffer_2[84][6]
.sym 21358 r_adc_master_tx_buffer_2[87][4]
.sym 21360 r_adc_master_tx_buffer_2[85][3]
.sym 21361 r_adc_master_tx_buffer_2[86][1]
.sym 21428 r_adc_master_rx_buffer_1[15]
.sym 21429 r_adc_master_rx_buffer_1[16]
.sym 21430 r_adc_master_rx_buffer_1[17]
.sym 21431 $abc$41607$n3292
.sym 21434 r_adc_master_rx_buffer_1[3]
.sym 21435 r_adc_master_rx_buffer_1[18]
.sym 21436 r_adc_master_rx_buffer_1[19]
.sym 21437 $false
.sym 21440 r_adc_master_rx_buffer_1[13]
.sym 21441 r_adc_master_rx_buffer_1[12]
.sym 21442 r_adc_master_rx_buffer_1[9]
.sym 21443 r_adc_master_rx_buffer_1[14]
.sym 21446 $abc$41607$n3291
.sym 21447 $abc$41607$n2696
.sym 21448 $false
.sym 21449 $false
.sym 21452 r_adc_master_tx_buffer_2[82][1]
.sym 21453 r_adc_master_tx_buffer_2[86][1]
.sym 21454 r_spi_master_tx_counter[0]
.sym 21455 $abc$41607$n5102
.sym 21458 r_adc_master_rx_buffer_1[9]
.sym 21459 r_adc_master_rx_buffer_1[12]
.sym 21460 r_adc_master_rx_buffer_1[13]
.sym 21461 r_adc_master_rx_buffer_1[14]
.sym 21464 r_adc_master_rx_buffer_1[15]
.sym 21465 $abc$41607$n2690
.sym 21466 r_adc_master_rx_buffer_1[16]
.sym 21467 r_adc_master_rx_buffer_1[17]
.sym 21470 r_adc_master_rx_buffer_1[1]
.sym 21471 $false
.sym 21472 $false
.sym 21473 $false
.sym 21474 $abc$41607$n5516
.sym 21475 blink_simple_LED2.i_clk$2
.sym 21476 $false
.sym 21478 $abc$41607$n3373
.sym 21481 r_adc_master_tx_buffer_1[86][0]
.sym 21482 r_adc_master_tx_buffer_1[87][7]
.sym 21483 r_adc_master_tx_buffer_1[87][0]
.sym 21563 r_adc_master_rx_buffer_1[19]
.sym 21564 $false
.sym 21565 $false
.sym 21566 $false
.sym 21581 r_adc_master_rx_buffer_1[13]
.sym 21582 $false
.sym 21583 $false
.sym 21584 $false
.sym 21597 $abc$41607$n5562
.sym 21598 blink_simple_LED2.i_clk$2
.sym 21599 $false
.sym 21607 $abc$41607$n5471
.sym 21674 r_spi_master_tx_counter[1]
.sym 21675 $false
.sym 21676 $false
.sym 21677 $false
.sym 21692 r_spi_master_tx_counter[0]
.sym 21693 $false
.sym 21694 $false
.sym 21695 $false
.sym 21716 r_adc_master_rx_buffer_1[2]
.sym 21717 $false
.sym 21718 $false
.sym 21719 $false
.sym 21720 $abc$41607$n5568
.sym 21721 blink_simple_LED2.i_clk$2
.sym 21722 $false
.sym 21723 $abc$41607$n843
.sym 21724 $abc$41607$n3374
.sym 21725 $abc$41607$n3363
.sym 21726 $abc$41607$n3372
.sym 21727 r_adc_master_tx_buffer_2[72][0]
.sym 21729 r_adc_master_tx_buffer_2[73][0]
.sym 21730 r_adc_master_tx_buffer_2[72][7]
.sym 21797 $abc$41607$n3636
.sym 21798 $abc$41607$n3635
.sym 21799 r_spi_master_tx_counter[1]
.sym 21800 r_spi_master_tx_counter[0]
.sym 21809 r_adc_master_tx_buffer_1[67][3]
.sym 21810 r_adc_master_tx_buffer_1[71][3]
.sym 21811 r_spi_master_tx_counter[2]
.sym 21812 $false
.sym 21815 r_adc_master_tx_buffer_1[32][1]
.sym 21816 r_adc_master_tx_buffer_1[36][1]
.sym 21817 r_spi_master_tx_counter[2]
.sym 21818 $false
.sym 21821 r_adc_master_rx_buffer_1[22]
.sym 21822 $false
.sym 21823 $false
.sym 21824 $false
.sym 21827 r_adc_master_rx_buffer_1[28]
.sym 21828 $false
.sym 21829 $false
.sym 21830 $false
.sym 21833 r_adc_master_rx_buffer_1[11]
.sym 21834 $false
.sym 21835 $false
.sym 21836 $false
.sym 21839 r_adc_master_rx_buffer_1[17]
.sym 21840 $false
.sym 21841 $false
.sym 21842 $false
.sym 21843 $abc$41607$n5527
.sym 21844 blink_simple_LED2.i_clk$2
.sym 21845 $false
.sym 21846 $abc$41607$n4171_1
.sym 21847 $abc$41607$n3362
.sym 21848 $abc$41607$n5397_1
.sym 21849 $abc$41607$n3364
.sym 21852 r_adc_master_tx_buffer_2[58][6]
.sym 21926 r_adc_master_tx_buffer_1[33][1]
.sym 21927 r_adc_master_tx_buffer_1[37][1]
.sym 21928 r_spi_master_tx_counter[2]
.sym 21929 $false
.sym 21938 r_adc_master_tx_buffer_2[82][7]
.sym 21939 r_adc_master_tx_buffer_2[86][7]
.sym 21940 r_spi_master_tx_counter[2]
.sym 21941 $false
.sym 21944 r_adc_master_rx_buffer_1[25]
.sym 21945 $false
.sym 21946 $false
.sym 21947 $false
.sym 21950 r_adc_master_rx_buffer_1[17]
.sym 21951 $false
.sym 21952 $false
.sym 21953 $false
.sym 21956 r_adc_master_rx_buffer_1[4]
.sym 21957 $false
.sym 21958 $false
.sym 21959 $false
.sym 21966 $abc$41607$n5505
.sym 21967 blink_simple_LED2.i_clk$2
.sym 21968 $false
.sym 21969 $abc$41607$n4330_1
.sym 21971 $abc$41607$n4332_1
.sym 21972 r_adc_master_tx_buffer_1[114][7]
.sym 21975 r_adc_master_tx_buffer_1[112][2]
.sym 21976 r_adc_master_tx_buffer_1[114][6]
.sym 22043 r_adc_master_tx_buffer_2[33][7]
.sym 22044 r_adc_master_tx_buffer_2[37][7]
.sym 22045 r_spi_master_tx_counter[2]
.sym 22046 $false
.sym 22049 $abc$41607$n4609_1
.sym 22050 $abc$41607$n4606_1
.sym 22051 r_spi_master_tx_counter[0]
.sym 22052 $abc$41607$n5302_1
.sym 22061 $abc$41607$n4608_1
.sym 22062 $abc$41607$n4605_1
.sym 22063 r_spi_master_tx_counter[0]
.sym 22064 r_spi_master_tx_counter[1]
.sym 22067 r_adc_master_rx_buffer_1[30]
.sym 22068 $false
.sym 22069 $false
.sym 22070 $false
.sym 22079 r_adc_master_rx_buffer_1[22]
.sym 22080 $false
.sym 22081 $false
.sym 22082 $false
.sym 22085 r_adc_master_rx_buffer_1[28]
.sym 22086 $false
.sym 22087 $false
.sym 22088 $false
.sym 22089 $abc$41607$n5537
.sym 22090 blink_simple_LED2.i_clk$2
.sym 22091 $false
.sym 22092 $abc$41607$n3222
.sym 22094 $abc$41607$n634
.sym 22096 r_spi_master_adc_rx_counter[3]
.sym 22097 r_spi_master_adc_rx_counter[2]
.sym 22098 r_spi_master_adc_rx_counter[0]
.sym 22099 r_spi_master_adc_rx_counter[1]
.sym 22166 r_adc_master_rx_buffer_1[3]
.sym 22167 $false
.sym 22168 $false
.sym 22169 $false
.sym 22184 r_adc_master_rx_buffer_1[2]
.sym 22185 $false
.sym 22186 $false
.sym 22187 $false
.sym 22190 r_adc_master_rx_buffer_1[4]
.sym 22191 $false
.sym 22192 $false
.sym 22193 $false
.sym 22212 $abc$41607$n5630$2
.sym 22213 blink_simple_LED2.i_clk$2
.sym 22214 $false
.sym 22215 $abc$41607$n2820
.sym 22216 $abc$41607$n3203
.sym 22217 $abc$41607$n2734_1
.sym 22219 $abc$41607$n4384_1
.sym 22220 $abc$41607$n5176_1
.sym 22221 $abc$41607$n2847
.sym 22222 r_adc_master_tx_buffer_1[70][6]
.sym 22289 $abc$41607$n3810
.sym 22290 $abc$41607$n3809
.sym 22291 r_spi_master_tx_counter[1]
.sym 22292 r_spi_master_tx_counter[2]
.sym 22295 r_adc_master_tx_buffer_1[2][5]
.sym 22296 r_adc_master_tx_buffer_1[6][5]
.sym 22297 r_spi_master_tx_counter[2]
.sym 22298 $false
.sym 22301 r_adc_master_tx_buffer_1[22][4]
.sym 22302 r_adc_master_tx_buffer_1[23][4]
.sym 22303 r_spi_master_tx_counter[0]
.sym 22304 $false
.sym 22307 r_adc_master_rx_buffer_1[31]
.sym 22308 $false
.sym 22309 $false
.sym 22310 $false
.sym 22325 r_adc_master_rx_buffer_1[13]
.sym 22326 $false
.sym 22327 $false
.sym 22328 $false
.sym 22335 $abc$41607$n5494
.sym 22336 blink_simple_LED2.i_clk$2
.sym 22337 $false
.sym 22339 $abc$41607$n3067
.sym 22340 $abc$41607$n3807
.sym 22341 $abc$41607$n5134
.sym 22343 r_adc_master_tx_buffer_1[17][4]
.sym 22424 r_adc_master_rx_buffer_1[30]
.sym 22425 $false
.sym 22426 $false
.sym 22427 $false
.sym 22458 $abc$41607$n5556
.sym 22459 blink_simple_LED2.i_clk$2
.sym 22460 $false
.sym 22461 $abc$41607$n2867
.sym 22462 $abc$41607$n5048_1
.sym 22463 r_adc_master_tx_buffer_2[35][2]
.sym 22464 r_adc_master_tx_buffer_2[34][2]
.sym 22466 r_adc_master_tx_buffer_2[33][5]
.sym 22467 r_adc_master_tx_buffer_2[34][0]
.sym 22468 r_adc_master_tx_buffer_2[32][5]
.sym 22547 r_adc_master_tx_buffer_2[0][0]
.sym 22548 r_adc_master_tx_buffer_2[4][0]
.sym 22549 r_spi_master_tx_counter[0]
.sym 22550 r_spi_master_tx_counter[2]
.sym 22559 $abc$41607$n3410
.sym 22560 $abc$41607$n3411
.sym 22561 r_spi_master_tx_counter[1]
.sym 22562 $false
.sym 22577 r_adc_master_rx_buffer_1[23]
.sym 22578 $false
.sym 22579 $false
.sym 22580 $false
.sym 22581 $abc$41607$n5563
.sym 22582 blink_simple_LED2.i_clk$2
.sym 22583 $false
.sym 22584 $abc$41607$n3924_1
.sym 22586 r_adc_master_tx_buffer_2[59][7]
.sym 22588 r_adc_master_tx_buffer_2[58][4]
.sym 22589 r_adc_master_tx_buffer_2[59][4]
.sym 22590 r_adc_master_tx_buffer_2[56][2]
.sym 22591 r_adc_master_tx_buffer_2[56][4]
.sym 22658 r_adc_master_tx_buffer_1[20][4]
.sym 22659 r_adc_master_tx_buffer_1[21][4]
.sym 22660 r_spi_master_tx_counter[0]
.sym 22661 $false
.sym 22670 r_adc_master_rx_buffer_1[28]
.sym 22671 $false
.sym 22672 $false
.sym 22673 $false
.sym 22676 r_adc_master_rx_buffer_1[12]
.sym 22677 $false
.sym 22678 $false
.sym 22679 $false
.sym 22682 r_adc_master_rx_buffer_1[20]
.sym 22683 $false
.sym 22684 $false
.sym 22685 $false
.sym 22688 r_adc_master_rx_buffer_1[18]
.sym 22689 $false
.sym 22690 $false
.sym 22691 $false
.sym 22704 $abc$41607$n5630$2
.sym 22705 blink_simple_LED2.i_clk$2
.sym 22706 $false
.sym 22707 $abc$41607$n4326_1
.sym 22708 r_adc_master_tx_buffer_1[26][0]
.sym 22710 r_adc_master_tx_buffer_1[26][6]
.sym 22711 r_adc_master_tx_buffer_1[25][6]
.sym 22712 r_adc_master_tx_buffer_1[27][7]
.sym 22713 r_adc_master_tx_buffer_1[24][4]
.sym 22714 r_adc_master_tx_buffer_1[24][6]
.sym 22799 r_adc_master_rx_buffer_1[7]
.sym 22800 $false
.sym 22801 $false
.sym 22802 $false
.sym 22805 r_adc_master_rx_buffer_1[26]
.sym 22806 $false
.sym 22807 $false
.sym 22808 $false
.sym 22811 r_adc_master_rx_buffer_1[10]
.sym 22812 $false
.sym 22813 $false
.sym 22814 $false
.sym 22827 $abc$41607$n5630$2
.sym 22828 blink_simple_LED2.i_clk$2
.sym 22829 $false
.sym 22830 $abc$41607$n4006_1
.sym 22831 $abc$41607$n4009_1
.sym 22832 r_adc_master_tx_buffer_1[20][5]
.sym 22833 r_adc_master_tx_buffer_1[21][5]
.sym 22834 r_adc_master_tx_buffer_1[23][5]
.sym 22836 r_adc_master_tx_buffer_1[20][1]
.sym 22837 r_adc_master_tx_buffer_1[22][5]
.sym 22910 r_adc_master_tx_buffer_1[46][7]
.sym 22911 r_adc_master_tx_buffer_1[47][7]
.sym 22912 r_spi_master_tx_counter[0]
.sym 22913 $false
.sym 22916 r_adc_master_rx_buffer_1[11]
.sym 22917 $false
.sym 22918 $false
.sym 22919 $false
.sym 22922 r_adc_master_rx_buffer_1[15]
.sym 22923 $false
.sym 22924 $false
.sym 22925 $false
.sym 22928 r_adc_master_rx_buffer_1[7]
.sym 22929 $false
.sym 22930 $false
.sym 22931 $false
.sym 22934 r_adc_master_rx_buffer_1[21]
.sym 22935 $false
.sym 22936 $false
.sym 22937 $false
.sym 22950 $abc$41607$n5510
.sym 22951 blink_simple_LED2.i_clk$2
.sym 22952 $false
.sym 22954 $abc$41607$n3361
.sym 22956 r_adc_master_tx_buffer_2[82][4]
.sym 22958 r_adc_master_tx_buffer_2[81][0]
.sym 22959 r_adc_master_tx_buffer_2[83][0]
.sym 22960 r_adc_master_tx_buffer_2[80][0]
.sym 23027 $false
.sym 23028 $false
.sym 23029 $false
.sym 23030 $false
.sym 23033 r_adc_master_rx_buffer_1[22]
.sym 23034 $false
.sym 23035 $false
.sym 23036 $false
.sym 23039 r_adc_master_rx_buffer_1[9]
.sym 23040 $false
.sym 23041 $false
.sym 23042 $false
.sym 23045 r_adc_master_rx_buffer_1[5]
.sym 23046 $false
.sym 23047 $false
.sym 23048 $false
.sym 23051 r_adc_master_rx_buffer_1[20]
.sym 23052 $false
.sym 23053 $false
.sym 23054 $false
.sym 23073 $abc$41607$n5521
.sym 23074 blink_simple_LED2.i_clk$2
.sym 23075 $false
.sym 23076 $abc$41607$n3731
.sym 23077 r_adc_master_tx_buffer_2[34][6]
.sym 23078 r_adc_master_tx_buffer_2[34][5]
.sym 23079 r_adc_master_tx_buffer_2[35][0]
.sym 23081 r_adc_master_tx_buffer_2[35][1]
.sym 23083 r_adc_master_tx_buffer_2[34][1]
.sym 23150 r_adc_master_tx_buffer_1[112][6]
.sym 23151 r_adc_master_tx_buffer_1[116][6]
.sym 23152 r_spi_master_tx_counter[1]
.sym 23153 $abc$41607$n5254_1
.sym 23156 r_adc_master_tx_buffer_1[114][6]
.sym 23157 r_adc_master_tx_buffer_1[118][6]
.sym 23158 r_spi_master_tx_counter[1]
.sym 23159 r_spi_master_tx_counter[2]
.sym 23162 r_adc_master_rx_buffer_1[29]
.sym 23163 $false
.sym 23164 $false
.sym 23165 $false
.sym 23174 r_adc_master_rx_buffer_1[20]
.sym 23175 $false
.sym 23176 $false
.sym 23177 $false
.sym 23180 r_adc_master_rx_buffer_1[22]
.sym 23181 $false
.sym 23182 $false
.sym 23183 $false
.sym 23186 r_adc_master_rx_buffer_1[15]
.sym 23187 $false
.sym 23188 $false
.sym 23189 $false
.sym 23196 $abc$41607$n5584
.sym 23197 blink_simple_LED2.i_clk$2
.sym 23198 $false
.sym 23199 $abc$41607$n3218
.sym 23200 $abc$41607$n3217
.sym 23202 $abc$41607$n75
.sym 23203 r_spi_master_adc_tx_counter[2]
.sym 23204 r_spi_master_adc_tx_counter[1]
.sym 23205 r_spi_master_adc_tx_counter[3]
.sym 23206 r_spi_master_adc_tx_counter[0]
.sym 23285 r_adc_master_rx_buffer_1[6]
.sym 23286 $false
.sym 23287 $false
.sym 23288 $false
.sym 23291 r_adc_master_rx_buffer_1[25]
.sym 23292 $false
.sym 23293 $false
.sym 23294 $false
.sym 23315 r_adc_master_rx_buffer_1[26]
.sym 23316 $false
.sym 23317 $false
.sym 23318 $false
.sym 23319 $abc$41607$n5573
.sym 23320 blink_simple_LED2.i_clk$2
.sym 23321 $false
.sym 23323 $abc$41607$n3204
.sym 23324 $abc$41607$n3200
.sym 23325 $abc$41607$n3667
.sym 23326 r_adc_master_tx_buffer_1[24][1]
.sym 23329 r_adc_master_tx_buffer_1[25][1]
.sym 23402 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 23403 spiMasterADC.r_CS_n
.sym 23404 $false
.sym 23405 $false
.sym 23426 r_adc_master_rx_buffer_1[8]
.sym 23427 $false
.sym 23428 $false
.sym 23429 $false
.sym 23438 r_adc_master_rx_buffer_1[22]
.sym 23439 $false
.sym 23440 $false
.sym 23441 $false
.sym 23442 $abc$41607$n5516
.sym 23443 blink_simple_LED2.i_clk$2
.sym 23444 $false
.sym 23445 $abc$41607$n3933_1
.sym 23446 r_adc_master_tx_buffer_2[44][4]
.sym 23447 r_adc_master_tx_buffer_2[47][4]
.sym 23449 r_adc_master_tx_buffer_2[46][4]
.sym 23451 r_adc_master_tx_buffer_2[44][5]
.sym 23519 r_spi_master_tx_counter[2]
.sym 23520 r_spi_master_tx_counter[3]
.sym 23521 $false
.sym 23522 $false
.sym 23525 r_adc_master_tx_buffer_1[60][5]
.sym 23526 r_adc_master_tx_buffer_1[61][5]
.sym 23527 r_spi_master_tx_counter[0]
.sym 23528 $false
.sym 23537 $abc$41607$n3994_1
.sym 23538 $abc$41607$n3993_1
.sym 23539 r_spi_master_tx_counter[1]
.sym 23540 $abc$41607$n2732
.sym 23543 r_adc_master_tx_buffer_1[62][5]
.sym 23544 r_adc_master_tx_buffer_1[63][5]
.sym 23545 r_spi_master_tx_counter[0]
.sym 23546 $false
.sym 23549 r_adc_master_tx_buffer_1[18][7]
.sym 23550 r_adc_master_tx_buffer_1[19][7]
.sym 23551 r_spi_master_tx_counter[0]
.sym 23552 $false
.sym 23555 r_adc_master_rx_buffer_1[15]
.sym 23556 $false
.sym 23557 $false
.sym 23558 $false
.sym 23561 r_adc_master_rx_buffer_1[7]
.sym 23562 $false
.sym 23563 $false
.sym 23564 $false
.sym 23565 $abc$41607$n5631$2
.sym 23566 blink_simple_LED2.i_clk$2
.sym 23567 $false
.sym 23570 $abc$41607$n3211
.sym 23571 $abc$41607$n4172_1
.sym 23572 $abc$41607$n638
.sym 23574 r_spi_master_adc_tx_dv
.sym 23642 $abc$41607$n4533_1
.sym 23643 $abc$41607$n4532_1
.sym 23644 r_spi_master_tx_counter[2]
.sym 23645 r_spi_master_tx_counter[1]
.sym 23678 r_adc_master_tx_buffer_1[22][7]
.sym 23679 r_adc_master_tx_buffer_1[23][7]
.sym 23680 r_spi_master_tx_counter[0]
.sym 23681 $false
.sym 23684 r_adc_master_rx_buffer_1[6]
.sym 23685 $false
.sym 23686 $false
.sym 23687 $false
.sym 23688 $abc$41607$n5516
.sym 23689 blink_simple_LED2.i_clk$2
.sym 23690 $false
.sym 23694 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 23765 r_adc_master_tx_buffer_1[60][2]
.sym 23766 r_adc_master_tx_buffer_1[61][2]
.sym 23767 r_spi_master_tx_counter[0]
.sym 23768 $false
.sym 23777 r_adc_master_rx_buffer_1[26]
.sym 23778 $false
.sym 23779 $false
.sym 23780 $false
.sym 23783 r_adc_master_rx_buffer_1[18]
.sym 23784 $false
.sym 23785 $false
.sym 23786 $false
.sym 23789 r_adc_master_rx_buffer_1[21]
.sym 23790 $false
.sym 23791 $false
.sym 23792 $false
.sym 23811 $abc$41607$n5521
.sym 23812 blink_simple_LED2.i_clk$2
.sym 23813 $false
.sym 23815 $abc$41607$n2822
.sym 23816 r_adc_master_tx_buffer_1[33][2]
.sym 23820 r_adc_master_tx_buffer_1[32][2]
.sym 23821 r_adc_master_tx_buffer_1[32][0]
.sym 23906 r_adc_master_rx_buffer_1[22]
.sym 23907 $false
.sym 23908 $false
.sym 23909 $false
.sym 23934 $abc$41607$n5532
.sym 23935 blink_simple_LED2.i_clk$2
.sym 23936 $false
.sym 23937 r_adc_master_tx_buffer_1[55][0]
.sym 23941 r_adc_master_tx_buffer_1[54][6]
.sym 23944 r_adc_master_tx_buffer_1[53][3]
.sym 24011 r_adc_master_tx_buffer_1[48][3]
.sym 24012 r_adc_master_tx_buffer_1[52][3]
.sym 24013 r_spi_master_tx_counter[2]
.sym 24014 $false
.sym 24035 r_adc_master_rx_buffer_1[27]
.sym 24036 $false
.sym 24037 $false
.sym 24038 $false
.sym 24041 r_adc_master_rx_buffer_1[17]
.sym 24042 $false
.sym 24043 $false
.sym 24044 $false
.sym 24057 $abc$41607$n5516
.sym 24058 blink_simple_LED2.i_clk$2
.sym 24059 $false
.sym 24064 r_adc_master_tx_buffer_2[18][4]
.sym 24065 r_adc_master_tx_buffer_2[17][4]
.sym 24140 r_adc_master_tx_buffer_2[16][3]
.sym 24141 r_adc_master_tx_buffer_2[20][3]
.sym 24142 r_spi_master_tx_counter[2]
.sym 24143 $false
.sym 24152 r_adc_master_rx_buffer_1[16]
.sym 24153 $false
.sym 24154 $false
.sym 24155 $false
.sym 24164 r_adc_master_rx_buffer_1[15]
.sym 24165 $false
.sym 24166 $false
.sym 24167 $false
.sym 24170 r_adc_master_rx_buffer_1[14]
.sym 24171 $false
.sym 24172 $false
.sym 24173 $false
.sym 24176 r_adc_master_rx_buffer_1[6]
.sym 24177 $false
.sym 24178 $false
.sym 24179 $false
.sym 24180 $abc$41607$n5630$2
.sym 24181 blink_simple_LED2.i_clk$2
.sym 24182 $false
.sym 24183 r_adc_master_tx_buffer_1[24][5]
.sym 24188 r_adc_master_tx_buffer_1[26][1]
.sym 24257 r_adc_master_rx_buffer_1[15]
.sym 24258 $false
.sym 24259 $false
.sym 24260 $false
.sym 24263 r_adc_master_rx_buffer_1[27]
.sym 24264 $false
.sym 24265 $false
.sym 24266 $false
.sym 24303 $abc$41607$n5568
.sym 24304 blink_simple_LED2.i_clk$2
.sym 24305 $false
.sym 24308 r_adc_master_tx_buffer_1[49][7]
.sym 24477 blink_simple_LED2.outputStatus
.sym 24533 r_adc_master_tx_buffer_2[61][0]
.sym 24622 r_adc_master_rx_buffer_1[18]
.sym 24623 $false
.sym 24624 $false
.sym 24625 $false
.sym 24650 $abc$41607$n5577
.sym 24651 blink_simple_LED2.i_clk$2
.sym 24652 $false
.sym 24661 r_adc_master_tx_buffer_2[22][3]
.sym 24773 r_adc_master_tx_buffer_1[92][4]
.sym 24774 r_adc_master_tx_buffer_1[93][4]
.sym 24775 r_spi_master_tx_counter[0]
.sym 24776 $false
.sym 24779 r_adc_master_rx_buffer_1[18]
.sym 24780 $false
.sym 24781 $false
.sym 24782 $false
.sym 24791 r_adc_master_rx_buffer_1[17]
.sym 24792 $false
.sym 24793 $false
.sym 24794 $false
.sym 24797 r_adc_master_rx_buffer_1[28]
.sym 24798 $false
.sym 24799 $false
.sym 24800 $false
.sym 24803 r_adc_master_rx_buffer_1[20]
.sym 24804 $false
.sym 24805 $false
.sym 24806 $false
.sym 24813 $abc$41607$n5542
.sym 24814 blink_simple_LED2.i_clk$2
.sym 24815 $false
.sym 24816 r_adc_master_tx_buffer_2[61][6]
.sym 24818 r_adc_master_tx_buffer_2[60][0]
.sym 24890 r_adc_master_tx_buffer_2[46][0]
.sym 24891 r_adc_master_tx_buffer_2[47][0]
.sym 24892 r_spi_master_tx_counter[0]
.sym 24893 $false
.sym 24920 r_adc_master_rx_buffer_1[0]
.sym 24921 $false
.sym 24922 $false
.sym 24923 $false
.sym 24932 r_adc_master_rx_buffer_1[8]
.sym 24933 $false
.sym 24934 $false
.sym 24935 $false
.sym 24936 $abc$41607$n5574
.sym 24937 blink_simple_LED2.i_clk$2
.sym 24938 $false
.sym 24939 $abc$41607$n5279
.sym 24942 $abc$41607$n4381_1
.sym 24944 r_adc_master_tx_buffer_1[64][7]
.sym 24945 r_adc_master_tx_buffer_1[64][6]
.sym 25019 r_adc_master_rx_buffer_1[10]
.sym 25020 $false
.sym 25021 $false
.sym 25022 $false
.sym 25025 r_adc_master_rx_buffer_1[21]
.sym 25026 $false
.sym 25027 $false
.sym 25028 $false
.sym 25031 r_adc_master_rx_buffer_1[15]
.sym 25032 $false
.sym 25033 $false
.sym 25034 $false
.sym 25037 r_adc_master_rx_buffer_1[8]
.sym 25038 $false
.sym 25039 $false
.sym 25040 $false
.sym 25043 r_adc_master_rx_buffer_1[25]
.sym 25044 $false
.sym 25045 $false
.sym 25046 $false
.sym 25059 $abc$41607$n5581
.sym 25060 blink_simple_LED2.i_clk$2
.sym 25061 $false
.sym 25064 r_adc_master_tx_buffer_2[50][0]
.sym 25068 r_adc_master_tx_buffer_2[51][5]
.sym 25172 r_adc_master_rx_buffer_1[5]
.sym 25173 $false
.sym 25174 $false
.sym 25175 $false
.sym 25182 $abc$41607$n5510
.sym 25183 blink_simple_LED2.i_clk$2
.sym 25184 $false
.sym 25185 $abc$41607$n2745_1
.sym 25188 r_adc_master_tx_buffer_1[77][2]
.sym 25190 r_adc_master_tx_buffer_1[76][1]
.sym 25192 r_adc_master_tx_buffer_1[76][2]
.sym 25271 r_adc_master_tx_buffer_2[80][7]
.sym 25272 r_adc_master_tx_buffer_2[84][7]
.sym 25273 r_spi_master_tx_counter[2]
.sym 25274 $false
.sym 25277 r_adc_master_rx_buffer_1[17]
.sym 25278 $false
.sym 25279 $false
.sym 25280 $false
.sym 25283 r_adc_master_rx_buffer_1[25]
.sym 25284 $false
.sym 25285 $false
.sym 25286 $false
.sym 25301 r_adc_master_rx_buffer_1[31]
.sym 25302 $false
.sym 25303 $false
.sym 25304 $false
.sym 25305 $abc$41607$n5583
.sym 25306 blink_simple_LED2.i_clk$2
.sym 25307 $false
.sym 25310 r_adc_master_tx_buffer_1[83][0]
.sym 25312 r_adc_master_tx_buffer_1[82][3]
.sym 25313 r_adc_master_tx_buffer_1[80][6]
.sym 25314 r_adc_master_tx_buffer_1[81][6]
.sym 25394 r_adc_master_rx_buffer_1[7]
.sym 25395 r_adc_master_rx_buffer_1[5]
.sym 25396 $abc$41607$n2695
.sym 25397 $false
.sym 25400 r_adc_master_rx_buffer_1[2]
.sym 25401 r_adc_master_rx_buffer_1[4]
.sym 25402 r_adc_master_rx_buffer_1[6]
.sym 25403 r_adc_master_rx_buffer_1[8]
.sym 25412 r_adc_master_rx_buffer_1[16]
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25428 $abc$41607$n5494
.sym 25429 blink_simple_LED2.i_clk$2
.sym 25430 $false
.sym 25431 r_adc_master_tx_buffer_2[33][6]
.sym 25434 r_adc_master_tx_buffer_2[32][1]
.sym 25437 r_adc_master_tx_buffer_2[34][7]
.sym 25438 r_adc_master_tx_buffer_2[35][5]
.sym 25505 r_adc_master_tx_buffer_2[84][3]
.sym 25506 r_adc_master_tx_buffer_2[85][3]
.sym 25507 r_spi_master_tx_counter[0]
.sym 25508 $false
.sym 25511 r_adc_master_rx_buffer_1[8]
.sym 25512 $false
.sym 25513 $false
.sym 25514 $false
.sym 25517 r_adc_master_rx_buffer_1[27]
.sym 25518 $false
.sym 25519 $false
.sym 25520 $false
.sym 25523 r_adc_master_rx_buffer_1[30]
.sym 25524 $false
.sym 25525 $false
.sym 25526 $false
.sym 25529 r_adc_master_rx_buffer_1[4]
.sym 25530 $false
.sym 25531 $false
.sym 25532 $false
.sym 25541 r_adc_master_rx_buffer_1[19]
.sym 25542 $false
.sym 25543 $false
.sym 25544 $false
.sym 25547 r_adc_master_rx_buffer_1[9]
.sym 25548 $false
.sym 25549 $false
.sym 25550 $false
.sym 25551 $abc$41607$n5584
.sym 25552 blink_simple_LED2.i_clk$2
.sym 25553 $false
.sym 25554 r_spi_master_adc_tx_data[4]
.sym 25557 r_spi_master_adc_tx_data[5]
.sym 25560 r_spi_master_adc_tx_data[28]
.sym 25561 $abc$41607$n46
.sym 25634 r_adc_master_tx_buffer_2[74][0]
.sym 25635 r_adc_master_tx_buffer_2[75][0]
.sym 25636 r_spi_master_tx_counter[0]
.sym 25637 $false
.sym 25652 r_adc_master_rx_buffer_1[8]
.sym 25653 $false
.sym 25654 $false
.sym 25655 $false
.sym 25658 r_adc_master_rx_buffer_1[7]
.sym 25659 $false
.sym 25660 $false
.sym 25661 $false
.sym 25664 r_adc_master_rx_buffer_1[0]
.sym 25665 $false
.sym 25666 $false
.sym 25667 $false
.sym 25674 $abc$41607$n5537
.sym 25675 blink_simple_LED2.i_clk$2
.sym 25676 $false
.sym 25677 $abc$41607$n2840
.sym 25678 $abc$41607$n5392
.sym 25679 $abc$41607$n5393
.sym 25680 $abc$41607$n5394
.sym 25682 r_adc_master_tx_buffer_2[37][1]
.sym 25684 r_adc_master_tx_buffer_2[36][2]
.sym 25713 $true
.sym 25750 $abc$41607$n847$2
.sym 25751 $false
.sym 25752 $abc$41607$n847
.sym 25753 $false
.sym 25754 $false
.sym 25756 $auto$alumacc.cc:474:replace_alu$1539.C[2]
.sym 25758 $false
.sym 25759 $abc$41607$n844
.sym 25762 $auto$alumacc.cc:474:replace_alu$1539.C[3]
.sym 25764 $false
.sym 25765 $abc$41607$n843
.sym 25768 $auto$alumacc.cc:474:replace_alu$1539.C[4]
.sym 25770 $true$2
.sym 25771 $abc$41607$n5394
.sym 25774 $auto$alumacc.cc:474:replace_alu$1539.C[5]
.sym 25776 $true$2
.sym 25777 $abc$41607$n5392
.sym 25780 $auto$alumacc.cc:474:replace_alu$1539.C[6]
.sym 25782 $true$2
.sym 25783 $abc$41607$n5393
.sym 25786 $abc$41607$n5471$2
.sym 25788 $true$2
.sym 25789 $abc$41607$n5395
.sym 25796 $abc$41607$n5471$2
.sym 25800 $abc$41607$n3537
.sym 25801 r_adc_master_tx_buffer_1[5][0]
.sym 25802 r_adc_master_tx_buffer_1[4][7]
.sym 25803 r_adc_master_tx_buffer_1[7][4]
.sym 25804 r_adc_master_tx_buffer_1[7][0]
.sym 25805 r_adc_master_tx_buffer_1[7][5]
.sym 25806 r_adc_master_tx_buffer_1[6][0]
.sym 25807 r_adc_master_tx_buffer_1[5][7]
.sym 25874 r_spi_master_tx_counter[2]
.sym 25875 $false
.sym 25876 $false
.sym 25877 $false
.sym 25880 r_adc_master_tx_buffer_2[72][0]
.sym 25881 r_adc_master_tx_buffer_2[73][0]
.sym 25882 r_spi_master_tx_counter[0]
.sym 25883 $false
.sym 25886 r_adc_master_tx_buffer_2[86][0]
.sym 25887 r_adc_master_tx_buffer_2[87][0]
.sym 25888 r_spi_master_tx_counter[0]
.sym 25889 $false
.sym 25892 $abc$41607$n3374
.sym 25893 $abc$41607$n3373
.sym 25894 r_spi_master_tx_counter[1]
.sym 25895 $abc$41607$n2729
.sym 25898 r_adc_master_rx_buffer_1[24]
.sym 25899 $false
.sym 25900 $false
.sym 25901 $false
.sym 25910 r_adc_master_rx_buffer_1[16]
.sym 25911 $false
.sym 25912 $false
.sym 25913 $false
.sym 25916 r_adc_master_rx_buffer_1[31]
.sym 25917 $false
.sym 25918 $false
.sym 25919 $false
.sym 25920 $abc$41607$n5581
.sym 25921 blink_simple_LED2.i_clk$2
.sym 25922 $false
.sym 25923 $abc$41607$n4474_1
.sym 25924 $abc$41607$n3727
.sym 25925 $abc$41607$n3639
.sym 25926 $abc$41607$n2839
.sym 25927 $abc$41607$n4175_1
.sym 25928 r_spi_master_adc_tx_data_count[0]
.sym 25929 $abc$41607$n28
.sym 25930 r_spi_master_adc_tx_data_count[1]
.sym 25997 $abc$41607$n4173_1
.sym 25998 $abc$41607$n4172_1
.sym 25999 r_spi_master_tx_counter[1]
.sym 26000 $abc$41607$n2732
.sym 26003 $abc$41607$n3364
.sym 26004 $abc$41607$n3363
.sym 26005 r_spi_master_tx_counter[2]
.sym 26006 r_spi_master_tx_counter[1]
.sym 26009 $abc$41607$n4478_1
.sym 26010 $abc$41607$n4475_1
.sym 26011 r_spi_master_tx_counter[0]
.sym 26012 $abc$41607$n5396_1
.sym 26015 r_adc_master_tx_buffer_2[82][0]
.sym 26016 r_adc_master_tx_buffer_2[83][0]
.sym 26017 r_spi_master_tx_counter[0]
.sym 26018 $false
.sym 26033 r_adc_master_rx_buffer_1[14]
.sym 26034 $false
.sym 26035 $false
.sym 26036 $false
.sym 26043 $abc$41607$n5577
.sym 26044 blink_simple_LED2.i_clk$2
.sym 26045 $false
.sym 26046 $abc$41607$n5256_1
.sym 26048 $abc$41607$n2863
.sym 26049 $abc$41607$n5257_1
.sym 26050 $abc$41607$n2825
.sym 26051 r_adc_master_tx_buffer_1[32][7]
.sym 26052 r_adc_master_tx_buffer_1[35][2]
.sym 26053 r_adc_master_tx_buffer_1[33][7]
.sym 26120 $abc$41607$n4332_1
.sym 26121 $abc$41607$n4331_1
.sym 26122 r_spi_master_tx_counter[2]
.sym 26123 r_spi_master_tx_counter[1]
.sym 26132 r_adc_master_tx_buffer_1[34][6]
.sym 26133 r_adc_master_tx_buffer_1[35][6]
.sym 26134 r_spi_master_tx_counter[0]
.sym 26135 $false
.sym 26138 r_adc_master_rx_buffer_1[15]
.sym 26139 $false
.sym 26140 $false
.sym 26141 $false
.sym 26156 r_adc_master_rx_buffer_1[26]
.sym 26157 $false
.sym 26158 $false
.sym 26159 $false
.sym 26162 r_adc_master_rx_buffer_1[14]
.sym 26163 $false
.sym 26164 $false
.sym 26165 $false
.sym 26166 $abc$41607$n5556
.sym 26167 blink_simple_LED2.i_clk$2
.sym 26168 $false
.sym 26169 $abc$41607$n4537_1
.sym 26170 $abc$41607$n3223
.sym 26171 r_adc_master_tx_buffer_2[32][2]
.sym 26243 r_spi_master_adc_rx_counter[0]
.sym 26244 r_spi_master_adc_rx_counter[1]
.sym 26245 $abc$41607$n3223
.sym 26246 r_spi_master_adc_rx_counter[2]
.sym 26255 spiMasterADC.o_RX_Count[0]
.sym 26256 $abc$41607$n3203
.sym 26257 $false
.sym 26258 $false
.sym 26267 $abc$41607$n3200
.sym 26268 r_spi_master_adc_rx_counter[3]
.sym 26269 $false
.sym 26270 $false
.sym 26273 spiMasterADC.o_RX_Count[0]
.sym 26274 $abc$41607$n3203
.sym 26275 $abc$41607$n3200
.sym 26276 r_spi_master_adc_rx_counter[2]
.sym 26279 spiMasterADC.o_RX_Count[0]
.sym 26280 $abc$41607$n3204
.sym 26281 $abc$41607$n3200
.sym 26282 r_spi_master_adc_rx_counter[0]
.sym 26285 r_spi_master_adc_rx_counter[1]
.sym 26286 $abc$41607$n3200
.sym 26287 $abc$41607$n626
.sym 26288 $abc$41607$n634
.sym 26289 $abc$41607$n459
.sym 26290 blink_simple_LED2.i_clk$2
.sym 26291 $false
.sym 26297 r_adc_master_tx_buffer_2[117][4]
.sym 26298 r_adc_master_tx_buffer_2[117][7]
.sym 26366 $abc$41607$n2822
.sym 26367 $abc$41607$n2821
.sym 26368 r_spi_master_tx_counter[1]
.sym 26369 r_spi_master_tx_counter[2]
.sym 26372 $abc$41607$n3204
.sym 26373 spiMasterADC.o_RX_Count[1]
.sym 26374 $false
.sym 26375 $false
.sym 26378 r_adc_master_tx_buffer_1[92][2]
.sym 26379 r_adc_master_tx_buffer_1[93][2]
.sym 26380 r_spi_master_tx_counter[1]
.sym 26381 r_spi_master_tx_counter[0]
.sym 26390 r_adc_master_tx_buffer_1[66][6]
.sym 26391 r_adc_master_tx_buffer_1[70][6]
.sym 26392 r_spi_master_tx_counter[2]
.sym 26393 $false
.sym 26396 r_adc_master_tx_buffer_2[83][4]
.sym 26397 r_adc_master_tx_buffer_2[87][4]
.sym 26398 r_spi_master_tx_counter[0]
.sym 26399 r_spi_master_tx_counter[2]
.sym 26402 r_adc_master_tx_buffer_2[56][2]
.sym 26403 r_adc_master_tx_buffer_2[57][2]
.sym 26404 r_spi_master_tx_counter[1]
.sym 26405 r_spi_master_tx_counter[0]
.sym 26408 r_adc_master_rx_buffer_1[14]
.sym 26409 $false
.sym 26410 $false
.sym 26411 $false
.sym 26412 $abc$41607$n5527
.sym 26413 blink_simple_LED2.i_clk$2
.sym 26414 $false
.sym 26421 r_adc_master_tx_buffer_2[16][4]
.sym 26495 $abc$41607$n3069
.sym 26496 $abc$41607$n3068
.sym 26497 r_spi_master_tx_counter[1]
.sym 26498 r_spi_master_tx_counter[2]
.sym 26501 r_adc_master_tx_buffer_1[16][4]
.sym 26502 r_adc_master_tx_buffer_1[17][4]
.sym 26503 r_spi_master_tx_counter[0]
.sym 26504 $false
.sym 26507 $abc$41607$n3807
.sym 26508 $abc$41607$n3806
.sym 26509 r_spi_master_tx_counter[1]
.sym 26510 $abc$41607$n5133
.sym 26519 r_adc_master_rx_buffer_1[20]
.sym 26520 $false
.sym 26521 $false
.sym 26522 $false
.sym 26535 $abc$41607$n5631$2
.sym 26536 blink_simple_LED2.i_clk$2
.sym 26537 $false
.sym 26538 $abc$41607$n5207_1
.sym 26539 $abc$41607$n5119
.sym 26541 $abc$41607$n5258_1
.sym 26542 $abc$41607$n5118
.sym 26543 r_adc_master_tx_buffer_2[7][1]
.sym 26544 r_adc_master_tx_buffer_2[5][1]
.sym 26612 r_adc_master_tx_buffer_2[34][2]
.sym 26613 r_adc_master_tx_buffer_2[35][2]
.sym 26614 r_spi_master_tx_counter[0]
.sym 26615 $false
.sym 26618 r_adc_master_tx_buffer_2[34][0]
.sym 26619 r_adc_master_tx_buffer_2[38][0]
.sym 26620 r_spi_master_tx_counter[1]
.sym 26621 r_spi_master_tx_counter[2]
.sym 26624 r_adc_master_rx_buffer_1[2]
.sym 26625 $false
.sym 26626 $false
.sym 26627 $false
.sym 26630 r_adc_master_rx_buffer_1[10]
.sym 26631 $false
.sym 26632 $false
.sym 26633 $false
.sym 26642 r_adc_master_rx_buffer_1[21]
.sym 26643 $false
.sym 26644 $false
.sym 26645 $false
.sym 26648 r_adc_master_rx_buffer_1[8]
.sym 26649 $false
.sym 26650 $false
.sym 26651 $false
.sym 26654 r_adc_master_rx_buffer_1[29]
.sym 26655 $false
.sym 26656 $false
.sym 26657 $false
.sym 26658 $abc$41607$n5571
.sym 26659 blink_simple_LED2.i_clk$2
.sym 26660 $false
.sym 26664 r_adc_master_tx_buffer_1[10][4]
.sym 26666 r_adc_master_tx_buffer_1[8][0]
.sym 26735 r_adc_master_tx_buffer_2[58][4]
.sym 26736 r_adc_master_tx_buffer_2[59][4]
.sym 26737 r_spi_master_tx_counter[0]
.sym 26738 $abc$41607$n2749_1
.sym 26747 r_adc_master_rx_buffer_1[7]
.sym 26748 $false
.sym 26749 $false
.sym 26750 $false
.sym 26759 r_adc_master_rx_buffer_1[12]
.sym 26760 $false
.sym 26761 $false
.sym 26762 $false
.sym 26765 r_adc_master_rx_buffer_1[4]
.sym 26766 $false
.sym 26767 $false
.sym 26768 $false
.sym 26771 r_adc_master_rx_buffer_1[26]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26777 r_adc_master_rx_buffer_1[28]
.sym 26778 $false
.sym 26779 $false
.sym 26780 $false
.sym 26781 $abc$41607$n5577
.sym 26782 blink_simple_LED2.i_clk$2
.sym 26783 $false
.sym 26785 r_adc_master_tx_buffer_1[120][0]
.sym 26786 r_adc_master_tx_buffer_1[120][3]
.sym 26788 r_adc_master_tx_buffer_1[120][2]
.sym 26790 r_adc_master_tx_buffer_1[120][5]
.sym 26791 r_adc_master_tx_buffer_1[120][7]
.sym 26858 r_adc_master_tx_buffer_1[24][6]
.sym 26859 r_adc_master_tx_buffer_1[25][6]
.sym 26860 r_spi_master_tx_counter[0]
.sym 26861 $abc$41607$n2747_1
.sym 26864 r_adc_master_rx_buffer_1[8]
.sym 26865 $false
.sym 26866 $false
.sym 26867 $false
.sym 26876 r_adc_master_rx_buffer_1[14]
.sym 26877 $false
.sym 26878 $false
.sym 26879 $false
.sym 26882 r_adc_master_rx_buffer_1[22]
.sym 26883 $false
.sym 26884 $false
.sym 26885 $false
.sym 26888 r_adc_master_rx_buffer_1[7]
.sym 26889 $false
.sym 26890 $false
.sym 26891 $false
.sym 26894 r_adc_master_rx_buffer_1[28]
.sym 26895 $false
.sym 26896 $false
.sym 26897 $false
.sym 26900 r_adc_master_rx_buffer_1[30]
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$41607$n5496
.sym 26905 blink_simple_LED2.i_clk$2
.sym 26906 $false
.sym 26910 $abc$41607$n5628
.sym 26913 r_adc_master_tx_buffer_2[30][7]
.sym 26914 r_adc_master_tx_buffer_2[30][1]
.sym 26981 r_adc_master_tx_buffer_1[20][5]
.sym 26982 r_adc_master_tx_buffer_1[21][5]
.sym 26983 r_spi_master_tx_counter[0]
.sym 26984 $false
.sym 26987 r_adc_master_tx_buffer_1[22][5]
.sym 26988 r_adc_master_tx_buffer_1[23][5]
.sym 26989 r_spi_master_tx_counter[0]
.sym 26990 $false
.sym 26993 r_adc_master_rx_buffer_1[29]
.sym 26994 $false
.sym 26995 $false
.sym 26996 $false
.sym 26999 r_adc_master_rx_buffer_1[21]
.sym 27000 $false
.sym 27001 $false
.sym 27002 $false
.sym 27005 r_adc_master_rx_buffer_1[5]
.sym 27006 $false
.sym 27007 $false
.sym 27008 $false
.sym 27017 r_adc_master_rx_buffer_1[25]
.sym 27018 $false
.sym 27019 $false
.sym 27020 $false
.sym 27023 r_adc_master_rx_buffer_1[13]
.sym 27024 $false
.sym 27025 $false
.sym 27026 $false
.sym 27027 $abc$41607$n5630$2
.sym 27028 blink_simple_LED2.i_clk$2
.sym 27029 $false
.sym 27034 $abc$41607$n5189_1
.sym 27035 spiMasterADC.SPI_Master_Inst.r_TX_Byte[1]
.sym 27110 r_adc_master_tx_buffer_2[80][0]
.sym 27111 r_adc_master_tx_buffer_2[81][0]
.sym 27112 r_spi_master_tx_counter[0]
.sym 27113 $false
.sym 27122 r_adc_master_rx_buffer_1[12]
.sym 27123 $false
.sym 27124 $false
.sym 27125 $false
.sym 27134 r_adc_master_rx_buffer_1[16]
.sym 27135 $false
.sym 27136 $false
.sym 27137 $false
.sym 27140 r_adc_master_rx_buffer_1[0]
.sym 27141 $false
.sym 27142 $false
.sym 27143 $false
.sym 27146 r_adc_master_rx_buffer_1[24]
.sym 27147 $false
.sym 27148 $false
.sym 27149 $false
.sym 27150 $abc$41607$n5583
.sym 27151 blink_simple_LED2.i_clk$2
.sym 27152 $false
.sym 27157 $abc$41607$n626
.sym 27158 $abc$41607$n5190_1
.sym 27159 r_spi_master_adc_rx_data[22]
.sym 27160 r_spi_master_adc_rx_data[23]
.sym 27227 r_adc_master_tx_buffer_2[34][1]
.sym 27228 r_adc_master_tx_buffer_2[35][1]
.sym 27229 r_spi_master_tx_counter[0]
.sym 27230 $false
.sym 27233 r_adc_master_rx_buffer_1[14]
.sym 27234 $false
.sym 27235 $false
.sym 27236 $false
.sym 27239 r_adc_master_rx_buffer_1[13]
.sym 27240 $false
.sym 27241 $false
.sym 27242 $false
.sym 27245 r_adc_master_rx_buffer_1[0]
.sym 27246 $false
.sym 27247 $false
.sym 27248 $false
.sym 27257 r_adc_master_rx_buffer_1[1]
.sym 27258 $false
.sym 27259 $false
.sym 27260 $false
.sym 27269 r_adc_master_rx_buffer_1[9]
.sym 27270 $false
.sym 27271 $false
.sym 27272 $false
.sym 27273 $abc$41607$n5571
.sym 27274 blink_simple_LED2.i_clk$2
.sym 27275 $false
.sym 27276 $abc$41607$n2708
.sym 27278 $abc$41607$n2710_1
.sym 27279 r_adc_master_rx_buffer_1[1]
.sym 27280 r_adc_master_rx_buffer_1[29]
.sym 27350 $abc$41607$n75
.sym 27351 $0\r_spi_master_adc_tx_dv[0:0]
.sym 27352 $false
.sym 27353 $false
.sym 27356 $abc$41607$n3218
.sym 27357 r_spi_master_adc_tx_counter[0]
.sym 27358 $abc$41607$n3201
.sym 27359 $abc$41607$n2703
.sym 27368 r_spi_master_adc_tx_counter[2]
.sym 27369 r_spi_master_adc_tx_counter[3]
.sym 27370 $false
.sym 27371 $false
.sym 27374 $abc$41607$n2710_1
.sym 27375 $abc$41607$n641
.sym 27376 $abc$41607$n3211
.sym 27377 r_spi_master_adc_tx_counter[2]
.sym 27380 $abc$41607$n641
.sym 27381 $abc$41607$n3217
.sym 27382 r_spi_master_adc_tx_counter[1]
.sym 27383 $false
.sym 27386 $abc$41607$n3211
.sym 27387 r_spi_master_adc_tx_counter[3]
.sym 27388 $false
.sym 27389 $false
.sym 27392 $abc$41607$n2703
.sym 27393 $abc$41607$n3218
.sym 27394 $abc$41607$n3201
.sym 27395 r_spi_master_adc_tx_counter[0]
.sym 27396 $abc$41607$n459
.sym 27397 blink_simple_LED2.i_clk$2
.sym 27398 $false
.sym 27399 $abc$41607$n2729
.sym 27401 r_adc_master_tx_buffer_1[113][3]
.sym 27403 r_adc_master_tx_buffer_1[113][1]
.sym 27404 r_adc_master_tx_buffer_1[112][7]
.sym 27479 spiMasterADC.o_RX_Count[2]
.sym 27480 $abc$41607$n3201
.sym 27481 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 27482 $false
.sym 27485 spiMasterADC.o_RX_Count[2]
.sym 27486 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 27487 $abc$41607$n3201
.sym 27488 $abc$41607$n2703
.sym 27491 r_adc_master_tx_buffer_1[24][1]
.sym 27492 r_adc_master_tx_buffer_1[25][1]
.sym 27493 r_spi_master_tx_counter[1]
.sym 27494 r_spi_master_tx_counter[0]
.sym 27497 r_adc_master_rx_buffer_1[25]
.sym 27498 $false
.sym 27499 $false
.sym 27500 $false
.sym 27515 r_adc_master_rx_buffer_1[17]
.sym 27516 $false
.sym 27517 $false
.sym 27518 $false
.sym 27519 $abc$41607$n5496
.sym 27520 blink_simple_LED2.i_clk$2
.sym 27521 $false
.sym 27525 r_adc_master_tx_buffer_2[97][4]
.sym 27527 r_adc_master_tx_buffer_2[97][2]
.sym 27596 r_adc_master_tx_buffer_2[46][4]
.sym 27597 r_adc_master_tx_buffer_2[47][4]
.sym 27598 r_spi_master_tx_counter[0]
.sym 27599 $false
.sym 27602 r_adc_master_rx_buffer_1[28]
.sym 27603 $false
.sym 27604 $false
.sym 27605 $false
.sym 27608 r_adc_master_rx_buffer_1[4]
.sym 27609 $false
.sym 27610 $false
.sym 27611 $false
.sym 27620 r_adc_master_rx_buffer_1[12]
.sym 27621 $false
.sym 27622 $false
.sym 27623 $false
.sym 27632 r_adc_master_rx_buffer_1[29]
.sym 27633 $false
.sym 27634 $false
.sym 27635 $false
.sym 27642 $abc$41607$n5574
.sym 27643 blink_simple_LED2.i_clk$2
.sym 27644 $false
.sym 27646 r_adc_master_tx_buffer_2[114][4]
.sym 27650 r_adc_master_tx_buffer_2[114][7]
.sym 27731 $abc$41607$n2703
.sym 27732 $abc$41607$n3201
.sym 27733 $false
.sym 27734 $false
.sym 27737 r_adc_master_tx_buffer_2[62][5]
.sym 27738 r_adc_master_tx_buffer_2[63][5]
.sym 27739 r_spi_master_tx_counter[0]
.sym 27740 $false
.sym 27743 $abc$41607$n75
.sym 27744 $0\r_spi_master_adc_tx_dv[0:0]
.sym 27745 $abc$41607$n3201
.sym 27746 $false
.sym 27755 $0\r_spi_master_adc_tx_dv[0:0]
.sym 27756 $false
.sym 27757 $false
.sym 27758 $false
.sym 27765 $abc$41607$n638
.sym 27766 blink_simple_LED2.i_clk$2
.sym 27767 $false
.sym 27769 $abc$41607$n4007_1
.sym 27771 r_adc_master_tx_buffer_1[17][5]
.sym 27772 r_adc_master_tx_buffer_1[19][6]
.sym 27773 r_adc_master_tx_buffer_1[16][0]
.sym 27774 r_adc_master_tx_buffer_1[16][5]
.sym 27860 r_temp_adc_tx[7]
.sym 27861 $false
.sym 27862 $false
.sym 27863 $false
.sym 27888 r_spi_master_adc_tx_dv
.sym 27889 blink_simple_LED2.i_clk$2
.sym 27890 $abc$41607$n901$2
.sym 27891 $abc$41607$n2841
.sym 27892 $abc$41607$n3298
.sym 27893 $abc$41607$n5261_1
.sym 27894 r_adc_master_tx_buffer_1[29][3]
.sym 27895 r_adc_master_tx_buffer_1[30][3]
.sym 27897 r_adc_master_tx_buffer_1[29][6]
.sym 27971 r_adc_master_tx_buffer_1[32][2]
.sym 27972 r_adc_master_tx_buffer_1[33][2]
.sym 27973 r_spi_master_tx_counter[0]
.sym 27974 $false
.sym 27977 r_adc_master_rx_buffer_1[18]
.sym 27978 $false
.sym 27979 $false
.sym 27980 $false
.sym 28001 r_adc_master_rx_buffer_1[26]
.sym 28002 $false
.sym 28003 $false
.sym 28004 $false
.sym 28007 r_adc_master_rx_buffer_1[24]
.sym 28008 $false
.sym 28009 $false
.sym 28010 $false
.sym 28011 $abc$41607$n5503
.sym 28012 blink_simple_LED2.i_clk$2
.sym 28013 $false
.sym 28014 $abc$41607$n4319_1
.sym 28015 $abc$41607$n4490_1
.sym 28016 r_adc_master_tx_buffer_2[107][0]
.sym 28017 r_adc_master_tx_buffer_2[107][7]
.sym 28018 r_adc_master_tx_buffer_2[106][7]
.sym 28019 r_adc_master_tx_buffer_2[107][1]
.sym 28020 r_adc_master_tx_buffer_2[106][1]
.sym 28088 r_adc_master_rx_buffer_1[0]
.sym 28089 $false
.sym 28090 $false
.sym 28091 $false
.sym 28112 r_adc_master_rx_buffer_1[14]
.sym 28113 $false
.sym 28114 $false
.sym 28115 $false
.sym 28130 r_adc_master_rx_buffer_1[19]
.sym 28131 $false
.sym 28132 $false
.sym 28133 $false
.sym 28134 $abc$41607$n5516
.sym 28135 blink_simple_LED2.i_clk$2
.sym 28136 $false
.sym 28138 $abc$41607$n3716
.sym 28140 r_adc_master_tx_buffer_2[104][1]
.sym 28142 r_adc_master_tx_buffer_2[105][1]
.sym 28144 r_adc_master_tx_buffer_2[104][7]
.sym 28235 r_adc_master_rx_buffer_1[12]
.sym 28236 $false
.sym 28237 $false
.sym 28238 $false
.sym 28241 r_adc_master_rx_buffer_1[20]
.sym 28242 $false
.sym 28243 $false
.sym 28244 $false
.sym 28257 $abc$41607$n5567
.sym 28258 blink_simple_LED2.i_clk$2
.sym 28259 $false
.sym 28263 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 28334 r_adc_master_rx_buffer_1[29]
.sym 28335 $false
.sym 28336 $false
.sym 28337 $false
.sym 28364 r_adc_master_rx_buffer_1[9]
.sym 28365 $false
.sym 28366 $false
.sym 28367 $false
.sym 28380 $abc$41607$n5496
.sym 28381 blink_simple_LED2.i_clk$2
.sym 28382 $false
.sym 28383 r_adc_master_tx_buffer_1[80][0]
.sym 28389 r_adc_master_tx_buffer_1[82][6]
.sym 28469 r_adc_master_rx_buffer_1[23]
.sym 28470 $false
.sym 28471 $false
.sym 28472 $false
.sym 28503 $abc$41607$n5514
.sym 28504 blink_simple_LED2.i_clk$2
.sym 28505 $false
.sym 28551 $false
.sym 28705 r_adc_master_rx_buffer_1[16]
.sym 28706 $false
.sym 28707 $false
.sym 28708 $false
.sym 28727 $abc$41607$n5578
.sym 28728 blink_simple_LED2.i_clk$2
.sym 28729 $false
.sym 28868 r_adc_master_rx_buffer_1[11]
.sym 28869 $false
.sym 28870 $false
.sym 28871 $false
.sym 28890 $abc$41607$n5568
.sym 28891 blink_simple_LED2.i_clk$2
.sym 28892 $false
.sym 28967 r_adc_master_rx_buffer_1[22]
.sym 28968 $false
.sym 28969 $false
.sym 28970 $false
.sym 28979 r_adc_master_rx_buffer_1[24]
.sym 28980 $false
.sym 28981 $false
.sym 28982 $false
.sym 29013 $abc$41607$n5578
.sym 29014 blink_simple_LED2.i_clk$2
.sym 29015 $false
.sym 29090 r_adc_master_tx_buffer_1[64][7]
.sym 29091 r_adc_master_tx_buffer_1[68][7]
.sym 29092 r_spi_master_tx_counter[1]
.sym 29093 $abc$41607$n5278
.sym 29108 r_adc_master_tx_buffer_1[64][6]
.sym 29109 r_adc_master_tx_buffer_1[68][6]
.sym 29110 r_spi_master_tx_counter[2]
.sym 29111 $false
.sym 29120 r_adc_master_rx_buffer_1[31]
.sym 29121 $false
.sym 29122 $false
.sym 29123 $false
.sym 29126 r_adc_master_rx_buffer_1[30]
.sym 29127 $false
.sym 29128 $false
.sym 29129 $false
.sym 29136 $abc$41607$n5525
.sym 29137 blink_simple_LED2.i_clk$2
.sym 29138 $false
.sym 29225 r_adc_master_rx_buffer_1[8]
.sym 29226 $false
.sym 29227 $false
.sym 29228 $false
.sym 29249 r_adc_master_rx_buffer_1[5]
.sym 29250 $false
.sym 29251 $false
.sym 29252 $false
.sym 29259 $abc$41607$n5575
.sym 29260 blink_simple_LED2.i_clk$2
.sym 29261 $false
.sym 29336 r_adc_master_tx_buffer_1[76][2]
.sym 29337 r_adc_master_tx_buffer_1[77][2]
.sym 29338 r_spi_master_tx_counter[0]
.sym 29339 $false
.sym 29354 r_adc_master_rx_buffer_1[18]
.sym 29355 $false
.sym 29356 $false
.sym 29357 $false
.sym 29366 r_adc_master_rx_buffer_1[25]
.sym 29367 $false
.sym 29368 $false
.sym 29369 $false
.sym 29378 r_adc_master_rx_buffer_1[26]
.sym 29379 $false
.sym 29380 $false
.sym 29381 $false
.sym 29382 $abc$41607$n5532
.sym 29383 blink_simple_LED2.i_clk$2
.sym 29384 $false
.sym 29471 r_adc_master_rx_buffer_1[0]
.sym 29472 $false
.sym 29473 $false
.sym 29474 $false
.sym 29483 r_adc_master_rx_buffer_1[11]
.sym 29484 $false
.sym 29485 $false
.sym 29486 $false
.sym 29489 r_adc_master_rx_buffer_1[30]
.sym 29490 $false
.sym 29491 $false
.sym 29492 $false
.sym 29495 r_adc_master_rx_buffer_1[22]
.sym 29496 $false
.sym 29497 $false
.sym 29498 $false
.sym 29505 $abc$41607$n5535
.sym 29506 blink_simple_LED2.i_clk$2
.sym 29507 $false
.sym 29582 r_adc_master_rx_buffer_1[22]
.sym 29583 $false
.sym 29584 $false
.sym 29585 $false
.sym 29600 r_adc_master_rx_buffer_1[25]
.sym 29601 $false
.sym 29602 $false
.sym 29603 $false
.sym 29618 r_adc_master_rx_buffer_1[15]
.sym 29619 $false
.sym 29620 $false
.sym 29621 $false
.sym 29624 r_adc_master_rx_buffer_1[5]
.sym 29625 $false
.sym 29626 $false
.sym 29627 $false
.sym 29628 $abc$41607$n5571
.sym 29629 blink_simple_LED2.i_clk$2
.sym 29630 $false
.sym 29705 $false
.sym 29706 $false
.sym 29707 $false
.sym 29708 $false
.sym 29723 $false
.sym 29724 $false
.sym 29725 $false
.sym 29726 $false
.sym 29741 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 29742 $false
.sym 29743 $false
.sym 29744 $false
.sym 29747 $true$2
.sym 29748 $false
.sym 29749 $false
.sym 29750 $false
.sym 29751 $abc$41607$n5628$2
.sym 29752 blink_simple_LED2.i_clk$2
.sym 29753 $false
.sym 29828 r_adc_master_tx_buffer_2[19][2]
.sym 29829 r_adc_master_tx_buffer_2[23][2]
.sym 29830 r_spi_master_tx_counter[2]
.sym 29831 $false
.sym 29834 r_spi_master_tx_counter[4]
.sym 29835 $false
.sym 29836 $false
.sym 29837 $false
.sym 29840 r_spi_master_tx_counter[5]
.sym 29841 $false
.sym 29842 $false
.sym 29843 $false
.sym 29846 r_spi_master_tx_counter[3]
.sym 29847 $false
.sym 29848 $false
.sym 29849 $false
.sym 29858 r_adc_master_rx_buffer_1[17]
.sym 29859 $false
.sym 29860 $false
.sym 29861 $false
.sym 29870 r_adc_master_rx_buffer_1[26]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29874 $abc$41607$n5572
.sym 29875 blink_simple_LED2.i_clk$2
.sym 29876 $false
.sym 29951 r_adc_master_tx_buffer_1[1][0]
.sym 29952 r_adc_master_tx_buffer_1[5][0]
.sym 29953 r_spi_master_tx_counter[2]
.sym 29954 $false
.sym 29957 r_adc_master_rx_buffer_1[16]
.sym 29958 $false
.sym 29959 $false
.sym 29960 $false
.sym 29963 r_adc_master_rx_buffer_1[31]
.sym 29964 $false
.sym 29965 $false
.sym 29966 $false
.sym 29969 r_adc_master_rx_buffer_1[4]
.sym 29970 $false
.sym 29971 $false
.sym 29972 $false
.sym 29975 r_adc_master_rx_buffer_1[0]
.sym 29976 $false
.sym 29977 $false
.sym 29978 $false
.sym 29981 r_adc_master_rx_buffer_1[5]
.sym 29982 $false
.sym 29983 $false
.sym 29984 $false
.sym 29987 r_adc_master_rx_buffer_1[8]
.sym 29988 $false
.sym 29989 $false
.sym 29990 $false
.sym 29993 r_adc_master_rx_buffer_1[23]
.sym 29994 $false
.sym 29995 $false
.sym 29996 $false
.sym 29997 $abc$41607$n5483
.sym 29998 blink_simple_LED2.i_clk$2
.sym 29999 $false
.sym 30074 r_adc_master_tx_buffer_2[81][7]
.sym 30075 r_adc_master_tx_buffer_2[85][7]
.sym 30076 r_spi_master_tx_counter[2]
.sym 30077 $false
.sym 30080 r_adc_master_tx_buffer_2[36][1]
.sym 30081 r_adc_master_tx_buffer_2[37][1]
.sym 30082 r_spi_master_tx_counter[0]
.sym 30083 $false
.sym 30086 r_adc_master_tx_buffer_1[34][1]
.sym 30087 r_adc_master_tx_buffer_1[38][1]
.sym 30088 r_spi_master_tx_counter[2]
.sym 30089 $false
.sym 30092 $abc$41607$n2841
.sym 30093 $abc$41607$n2840
.sym 30094 r_spi_master_tx_counter[0]
.sym 30095 r_spi_master_tx_counter[1]
.sym 30098 r_adc_master_tx_buffer_2[58][5]
.sym 30099 r_adc_master_tx_buffer_2[59][5]
.sym 30100 r_spi_master_tx_counter[0]
.sym 30101 $abc$41607$n2749_1
.sym 30104 $abc$41607$n2703
.sym 30105 r_spi_master_adc_tx_data_count[0]
.sym 30106 $false
.sym 30107 $false
.sym 30110 $abc$41607$n28
.sym 30111 $abc$41607$n2703
.sym 30112 $abc$41607$n5628$2
.sym 30113 $false
.sym 30116 $abc$41607$n2703
.sym 30117 r_spi_master_adc_tx_data_count[1]
.sym 30118 $false
.sym 30119 $false
.sym 30120 $abc$41607$n503
.sym 30121 blink_simple_LED2.i_clk$2
.sym 30122 $false
.sym 30197 r_adc_master_tx_buffer_1[81][6]
.sym 30198 r_adc_master_tx_buffer_1[85][6]
.sym 30199 r_spi_master_tx_counter[0]
.sym 30200 r_spi_master_tx_counter[2]
.sym 30209 r_adc_master_tx_buffer_2[36][2]
.sym 30210 r_adc_master_tx_buffer_2[37][2]
.sym 30211 r_spi_master_tx_counter[0]
.sym 30212 $false
.sym 30215 r_adc_master_tx_buffer_1[80][6]
.sym 30216 r_adc_master_tx_buffer_1[84][6]
.sym 30217 r_spi_master_tx_counter[0]
.sym 30218 $abc$41607$n5256_1
.sym 30221 r_adc_master_tx_buffer_1[34][2]
.sym 30222 r_adc_master_tx_buffer_1[35][2]
.sym 30223 r_spi_master_tx_counter[0]
.sym 30224 $false
.sym 30227 r_adc_master_rx_buffer_1[31]
.sym 30228 $false
.sym 30229 $false
.sym 30230 $false
.sym 30233 r_adc_master_rx_buffer_1[2]
.sym 30234 $false
.sym 30235 $false
.sym 30236 $false
.sym 30239 r_adc_master_rx_buffer_1[23]
.sym 30240 $false
.sym 30241 $false
.sym 30242 $false
.sym 30243 $abc$41607$n5503
.sym 30244 blink_simple_LED2.i_clk$2
.sym 30245 $false
.sym 30320 r_adc_master_tx_buffer_1[32][7]
.sym 30321 r_adc_master_tx_buffer_1[36][7]
.sym 30322 r_spi_master_tx_counter[2]
.sym 30323 $false
.sym 30326 $abc$41607$n28
.sym 30327 r_spi_master_adc_rx_counter[3]
.sym 30328 r_spi_master_adc_tx_data_count[0]
.sym 30329 r_spi_master_adc_tx_data_count[1]
.sym 30332 r_adc_master_rx_buffer_1[26]
.sym 30333 $false
.sym 30334 $false
.sym 30335 $false
.sym 30366 $abc$41607$n5571
.sym 30367 blink_simple_LED2.i_clk$2
.sym 30368 $false
.sym 30473 r_adc_master_rx_buffer_1[20]
.sym 30474 $false
.sym 30475 $false
.sym 30476 $false
.sym 30479 r_adc_master_rx_buffer_1[23]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30489 $abc$41607$n5592$2
.sym 30490 blink_simple_LED2.i_clk$2
.sym 30491 $false
.sym 30602 r_adc_master_rx_buffer_1[28]
.sym 30603 $false
.sym 30604 $false
.sym 30605 $false
.sym 30612 $abc$41607$n5567
.sym 30613 blink_simple_LED2.i_clk$2
.sym 30614 $false
.sym 30689 r_adc_master_tx_buffer_2[35][5]
.sym 30690 r_adc_master_tx_buffer_2[39][5]
.sym 30691 r_spi_master_tx_counter[1]
.sym 30692 r_spi_master_tx_counter[2]
.sym 30695 r_adc_master_tx_buffer_2[1][1]
.sym 30696 r_adc_master_tx_buffer_2[5][1]
.sym 30697 r_spi_master_tx_counter[1]
.sym 30698 $abc$41607$n5118
.sym 30707 $abc$41607$n5261_1
.sym 30708 $abc$41607$n5257_1
.sym 30709 r_spi_master_tx_counter[3]
.sym 30710 r_spi_master_tx_counter[1]
.sym 30713 r_adc_master_tx_buffer_2[3][1]
.sym 30714 r_adc_master_tx_buffer_2[7][1]
.sym 30715 r_spi_master_tx_counter[1]
.sym 30716 r_spi_master_tx_counter[2]
.sym 30719 r_adc_master_rx_buffer_1[1]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 r_adc_master_rx_buffer_1[17]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30735 $abc$41607$n5563
.sym 30736 blink_simple_LED2.i_clk$2
.sym 30737 $false
.sym 30830 r_adc_master_rx_buffer_1[12]
.sym 30831 $false
.sym 30832 $false
.sym 30833 $false
.sym 30842 r_adc_master_rx_buffer_1[24]
.sym 30843 $false
.sym 30844 $false
.sym 30845 $false
.sym 30858 $abc$41607$n5481
.sym 30859 blink_simple_LED2.i_clk$2
.sym 30860 $false
.sym 30941 r_adc_master_rx_buffer_1[24]
.sym 30942 $false
.sym 30943 $false
.sym 30944 $false
.sym 30947 r_adc_master_rx_buffer_1[27]
.sym 30948 $false
.sym 30949 $false
.sym 30950 $false
.sym 30959 r_adc_master_rx_buffer_1[26]
.sym 30960 $false
.sym 30961 $false
.sym 30962 $false
.sym 30971 r_adc_master_rx_buffer_1[29]
.sym 30972 $false
.sym 30973 $false
.sym 30974 $false
.sym 30977 r_adc_master_rx_buffer_1[31]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$41607$n5561
.sym 30982 blink_simple_LED2.i_clk$2
.sym 30983 $false
.sym 31076 $abc$41607$n503
.sym 31077 r_adc_master_state[0]
.sym 31078 $false
.sym 31079 $false
.sym 31094 r_adc_master_rx_buffer_1[15]
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31100 r_adc_master_rx_buffer_1[9]
.sym 31101 $false
.sym 31102 $false
.sym 31103 $false
.sym 31104 $abc$41607$n5570
.sym 31105 blink_simple_LED2.i_clk$2
.sym 31106 $false
.sym 31205 $abc$41607$n4010_1
.sym 31206 $abc$41607$n4009_1
.sym 31207 r_spi_master_tx_counter[1]
.sym 31208 r_spi_master_tx_counter[2]
.sym 31211 r_temp_adc_tx[1]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31227 r_spi_master_adc_tx_dv
.sym 31228 blink_simple_LED2.i_clk$2
.sym 31229 $abc$41607$n901$2
.sym 31328 spiMasterADC.o_RX_Count[1]
.sym 31329 spiMasterADC.o_RX_Count[0]
.sym 31330 $abc$41607$n3204
.sym 31331 $false
.sym 31334 $abc$41607$n4007_1
.sym 31335 $abc$41607$n4006_1
.sym 31336 r_spi_master_tx_counter[1]
.sym 31337 $abc$41607$n5189_1
.sym 31340 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 31341 $false
.sym 31342 $false
.sym 31343 $false
.sym 31346 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 31347 $false
.sym 31348 $false
.sym 31349 $false
.sym 31350 $abc$41607$n634
.sym 31351 blink_simple_LED2.i_clk$2
.sym 31352 $false
.sym 31427 $abc$41607$n75
.sym 31428 r_spi_master_adc_tx_counter[0]
.sym 31429 r_spi_master_adc_tx_counter[1]
.sym 31430 $false
.sym 31439 $abc$41607$n75
.sym 31440 r_spi_master_adc_tx_counter[0]
.sym 31441 r_spi_master_adc_tx_counter[1]
.sym 31442 $false
.sym 31445 r_adc_master_rx_buffer_1[1]
.sym 31446 r_spi_master_adc_rx_data[23]
.sym 31447 $abc$41607$n4677_1
.sym 31448 $abc$41607$n3298
.sym 31451 r_adc_master_rx_buffer_1[29]
.sym 31452 r_adc_master_last_range[0]
.sym 31453 $abc$41607$n4677_1
.sym 31454 $abc$41607$n3298
.sym 31473 $true
.sym 31474 blink_simple_LED2.i_clk$2
.sym 31475 $false
.sym 31550 r_spi_master_tx_counter[2]
.sym 31551 r_spi_master_tx_counter[3]
.sym 31552 $false
.sym 31553 $false
.sym 31562 r_adc_master_rx_buffer_1[19]
.sym 31563 $false
.sym 31564 $false
.sym 31565 $false
.sym 31574 r_adc_master_rx_buffer_1[17]
.sym 31575 $false
.sym 31576 $false
.sym 31577 $false
.sym 31580 r_adc_master_rx_buffer_1[31]
.sym 31581 $false
.sym 31582 $false
.sym 31583 $false
.sym 31596 $abc$41607$n5556
.sym 31597 blink_simple_LED2.i_clk$2
.sym 31598 $false
.sym 31691 r_adc_master_rx_buffer_1[20]
.sym 31692 $false
.sym 31693 $false
.sym 31694 $false
.sym 31703 r_adc_master_rx_buffer_1[18]
.sym 31704 $false
.sym 31705 $false
.sym 31706 $false
.sym 31719 $abc$41607$n5587
.sym 31720 blink_simple_LED2.i_clk$2
.sym 31721 $false
.sym 31802 r_adc_master_rx_buffer_1[12]
.sym 31803 $false
.sym 31804 $false
.sym 31805 $false
.sym 31826 r_adc_master_rx_buffer_1[15]
.sym 31827 $false
.sym 31828 $false
.sym 31829 $false
.sym 31842 $abc$41607$n5591
.sym 31843 blink_simple_LED2.i_clk$2
.sym 31844 $false
.sym 31925 r_adc_master_tx_buffer_1[16][5]
.sym 31926 r_adc_master_tx_buffer_1[17][5]
.sym 31927 r_spi_master_tx_counter[0]
.sym 31928 $false
.sym 31937 r_adc_master_rx_buffer_1[21]
.sym 31938 $false
.sym 31939 $false
.sym 31940 $false
.sym 31943 r_adc_master_rx_buffer_1[6]
.sym 31944 $false
.sym 31945 $false
.sym 31946 $false
.sym 31949 r_adc_master_rx_buffer_1[24]
.sym 31950 $false
.sym 31951 $false
.sym 31952 $false
.sym 31955 r_adc_master_rx_buffer_1[29]
.sym 31956 $false
.sym 31957 $false
.sym 31958 $false
.sym 31965 $abc$41607$n5631$2
.sym 31966 blink_simple_LED2.i_clk$2
.sym 31967 $false
.sym 32042 r_adc_master_tx_buffer_2[18][2]
.sym 32043 r_adc_master_tx_buffer_2[22][2]
.sym 32044 r_spi_master_tx_counter[2]
.sym 32045 $false
.sym 32048 $abc$41607$n3201
.sym 32049 $abc$41607$n3222
.sym 32050 $false
.sym 32051 $false
.sym 32054 r_adc_master_tx_buffer_1[82][6]
.sym 32055 r_adc_master_tx_buffer_1[86][6]
.sym 32056 r_spi_master_tx_counter[0]
.sym 32057 $abc$41607$n5260_1
.sym 32060 r_adc_master_rx_buffer_1[19]
.sym 32061 $false
.sym 32062 $false
.sym 32063 $false
.sym 32066 r_adc_master_rx_buffer_1[11]
.sym 32067 $false
.sym 32068 $false
.sym 32069 $false
.sym 32078 r_adc_master_rx_buffer_1[22]
.sym 32079 $false
.sym 32080 $false
.sym 32081 $false
.sym 32088 $abc$41607$n5498
.sym 32089 blink_simple_LED2.i_clk$2
.sym 32090 $false
.sym 32165 r_adc_master_tx_buffer_1[19][6]
.sym 32166 r_adc_master_tx_buffer_1[23][6]
.sym 32167 r_spi_master_tx_counter[2]
.sym 32168 r_spi_master_tx_counter[0]
.sym 32171 r_adc_master_tx_buffer_2[106][7]
.sym 32172 r_adc_master_tx_buffer_2[107][7]
.sym 32173 r_spi_master_tx_counter[0]
.sym 32174 r_spi_master_tx_counter[1]
.sym 32177 r_adc_master_rx_buffer_1[0]
.sym 32178 $false
.sym 32179 $false
.sym 32180 $false
.sym 32183 r_adc_master_rx_buffer_1[7]
.sym 32184 $false
.sym 32185 $false
.sym 32186 $false
.sym 32189 r_adc_master_rx_buffer_1[15]
.sym 32190 $false
.sym 32191 $false
.sym 32192 $false
.sym 32195 r_adc_master_rx_buffer_1[1]
.sym 32196 $false
.sym 32197 $false
.sym 32198 $false
.sym 32201 r_adc_master_rx_buffer_1[9]
.sym 32202 $false
.sym 32203 $false
.sym 32204 $false
.sym 32211 $abc$41607$n5589
.sym 32212 blink_simple_LED2.i_clk$2
.sym 32213 $false
.sym 32294 r_adc_master_tx_buffer_2[104][1]
.sym 32295 r_adc_master_tx_buffer_2[105][1]
.sym 32296 r_spi_master_tx_counter[0]
.sym 32297 $abc$41607$n2747_1
.sym 32306 r_adc_master_rx_buffer_1[25]
.sym 32307 $false
.sym 32308 $false
.sym 32309 $false
.sym 32318 r_adc_master_rx_buffer_1[17]
.sym 32319 $false
.sym 32320 $false
.sym 32321 $false
.sym 32330 r_adc_master_rx_buffer_1[31]
.sym 32331 $false
.sym 32332 $false
.sym 32333 $false
.sym 32334 $abc$41607$n5589
.sym 32335 blink_simple_LED2.i_clk$2
.sym 32336 $false
.sym 32429 PIN_8$2
.sym 32430 $false
.sym 32431 $false
.sym 32432 $false
.sym 32457 $abc$41607$n709
.sym 32458 blink_simple_LED2.i_clk$2
.sym 32459 $abc$41607$n901$2
.sym 32534 r_adc_master_rx_buffer_1[24]
.sym 32535 $false
.sym 32536 $false
.sym 32537 $false
.sym 32570 r_adc_master_rx_buffer_1[14]
.sym 32571 $false
.sym 32572 $false
.sym 32573 $false
.sym 32580 $abc$41607$n5535
.sym 32581 blink_simple_LED2.i_clk$2
.sym 32582 $false
.sym 32762 r_adc_master_tx_buffer_2[54][6]
.sym 32902 $abc$41607$n3452
.sym 32903 r_adc_master_tx_buffer_2[6][5]
.sym 32999 r_adc_master_tx_buffer_1[83][6]
.sym 33002 r_adc_master_tx_buffer_1[81][3]
.sym 33003 r_adc_master_tx_buffer_1[81][7]
.sym 33005 r_adc_master_tx_buffer_1[80][5]
.sym 33103 $abc$41607$n857
.sym 33104 r_adc_master_tx_buffer_2[86][4]
.sym 33105 r_adc_master_tx_buffer_2[84][1]
.sym 33204 $abc$41607$n3676
.sym 33206 $abc$41607$n4020_1
.sym 33208 $abc$41607$n4162_1
.sym 33209 r_adc_master_tx_buffer_1[46][5]
.sym 33210 r_adc_master_tx_buffer_1[44][4]
.sym 33306 $abc$41607$n3671
.sym 33307 $abc$41607$n3440
.sym 33309 $abc$41607$n3675
.sym 33311 r_adc_master_tx_buffer_2[118][5]
.sym 33407 $abc$41607$n3788
.sym 33408 $abc$41607$n4606_1
.sym 33409 $abc$41607$n3630
.sym 33410 r_adc_master_tx_buffer_1[47][6]
.sym 33411 r_adc_master_tx_buffer_1[47][1]
.sym 33413 r_adc_master_tx_buffer_1[46][1]
.sym 33414 r_adc_master_tx_buffer_1[45][4]
.sym 33509 $abc$41607$n4070_1
.sym 33512 $abc$41607$n4237_1
.sym 33513 $abc$41607$n5058_1
.sym 33515 r_adc_master_tx_buffer_2[49][4]
.sym 33516 r_adc_master_tx_buffer_2[50][6]
.sym 33611 $abc$41607$n5205_1
.sym 33612 $abc$41607$n3190_1
.sym 33614 $abc$41607$n5395
.sym 33615 $abc$41607$n5206_1
.sym 33617 r_adc_master_tx_buffer_2[116][5]
.sym 33713 $abc$41607$n4498_1
.sym 33714 $abc$41607$n3605
.sym 33715 $abc$41607$n3020
.sym 33716 $abc$41607$n3022
.sym 33717 $abc$41607$n4035_1
.sym 33718 r_adc_master_tx_buffer_1[65][1]
.sym 33719 r_adc_master_tx_buffer_1[66][3]
.sym 33720 r_adc_master_tx_buffer_1[66][5]
.sym 33815 $abc$41607$n3147
.sym 33816 $abc$41607$n3726
.sym 33817 $abc$41607$n4170_1
.sym 33818 $abc$41607$n5396_1
.sym 33819 $abc$41607$n4174_1
.sym 33820 $abc$41607$n3728
.sym 33821 r_adc_master_tx_buffer_2[57][5]
.sym 33822 r_adc_master_tx_buffer_2[56][5]
.sym 33917 $abc$41607$n3441
.sym 33919 $abc$41607$n4536_1
.sym 33921 $abc$41607$n2743_1
.sym 33923 r_adc_master_tx_buffer_2[44][0]
.sym 34019 $abc$41607$n4034_1
.sym 34020 $abc$41607$n4535_1
.sym 34021 r_adc_master_tx_buffer_2[7][4]
.sym 34022 r_adc_master_tx_buffer_2[4][0]
.sym 34026 r_adc_master_tx_buffer_2[4][7]
.sym 34121 $abc$41607$n5177_1
.sym 34123 $abc$41607$n4514_1
.sym 34124 $abc$41607$n4515_1
.sym 34125 $abc$41607$n4516_1
.sym 34127 $abc$41607$n4042_1
.sym 34128 r_adc_master_tx_buffer_1[12][5]
.sym 34223 $abc$41607$n4477_1
.sym 34224 $abc$41607$n3129
.sym 34225 r_adc_master_tx_buffer_2[44][3]
.sym 34227 r_adc_master_tx_buffer_2[45][0]
.sym 34228 r_adc_master_tx_buffer_2[45][3]
.sym 34230 r_adc_master_tx_buffer_2[47][1]
.sym 34325 $abc$41607$n5208_1
.sym 34326 $abc$41607$n5339_1
.sym 34328 r_adc_master_tx_buffer_2[23][6]
.sym 34329 r_adc_master_tx_buffer_2[23][0]
.sym 34330 r_adc_master_tx_buffer_2[21][7]
.sym 34331 r_adc_master_tx_buffer_2[21][5]
.sym 34332 r_adc_master_tx_buffer_2[22][0]
.sym 34427 $abc$41607$n5402_1
.sym 34429 $abc$41607$n5401_1
.sym 34431 $abc$41607$n5260_1
.sym 34433 r_adc_master_tx_buffer_2[0][7]
.sym 34529 $abc$41607$n4429_1
.sym 34530 $abc$41607$n4996_1
.sym 34531 $abc$41607$n5268_1
.sym 34533 r_adc_master_tx_buffer_1[118][7]
.sym 34534 r_adc_master_tx_buffer_1[118][3]
.sym 34535 r_adc_master_tx_buffer_1[118][4]
.sym 34536 r_adc_master_tx_buffer_1[116][3]
.sym 34631 $abc$41607$n4597_1
.sym 34632 spiMasterCS.r_SM_CS[0]
.sym 34634 spiMasterCS.SPI_Master_Inst.o_SPI_Clk
.sym 34635 spiMasterCS.r_CS_n
.sym 34733 $abc$41607$n4997_1
.sym 34735 $abc$41607$n4596_1
.sym 34736 $abc$41607$n5267_1
.sym 34738 r_adc_master_range[2]
.sym 34835 $abc$41607$n3934_1
.sym 34839 $abc$41607$n3932_1
.sym 34841 r_adc_master_tx_buffer_2[33][1]
.sym 34937 $abc$41607$n2706
.sym 34938 $abc$41607$n2711_1
.sym 34939 $abc$41607$n4428_1
.sym 34940 r_adc_master_tx_buffer_1[39][0]
.sym 34941 r_adc_master_tx_buffer_1[36][5]
.sym 34942 r_adc_master_tx_buffer_1[38][7]
.sym 34943 r_adc_master_tx_buffer_1[39][7]
.sym 34944 r_adc_master_tx_buffer_1[38][1]
.sym 35039 $abc$41607$n597
.sym 35040 $abc$41607$n604
.sym 35041 $0\r_adc_master_range_state[3:0][0]
.sym 35042 $abc$41607$n594
.sym 35043 r_adc_master_range_state[0]
.sym 35044 r_adc_master_range_state[2]
.sym 35045 r_adc_master_range_state[3]
.sym 35046 $abc$41607$n26
.sym 35141 r_adc_master_tx_buffer_1[116][7]
.sym 35142 r_adc_master_tx_buffer_1[119][0]
.sym 35143 r_adc_master_tx_buffer_1[119][7]
.sym 35144 r_adc_master_tx_buffer_1[118][1]
.sym 35146 r_adc_master_tx_buffer_1[117][6]
.sym 35244 $abc$41607$n4594_1
.sym 35245 r_adc_master_tx_buffer_2[27][1]
.sym 35246 r_adc_master_tx_buffer_2[25][5]
.sym 35247 r_adc_master_tx_buffer_2[26][0]
.sym 35248 r_adc_master_tx_buffer_2[24][7]
.sym 35250 r_adc_master_tx_buffer_2[25][7]
.sym 35346 $abc$41607$n5069_1
.sym 35347 r_adc_master_tx_buffer_1[112][3]
.sym 35453 r_adc_master_configured
.sym 35549 $abc$41607$n3037
.sym 35551 $abc$41607$n3715
.sym 35552 $abc$41607$n3036
.sym 35553 $abc$41607$n3555
.sym 35554 r_adc_master_tx_buffer_1[48][7]
.sym 35555 r_adc_master_tx_buffer_1[51][0]
.sym 35556 r_adc_master_tx_buffer_1[49][3]
.sym 35651 $abc$41607$n5068
.sym 35653 $abc$41607$n3666
.sym 35657 r_adc_master_tx_buffer_1[27][1]
.sym 35756 r_adc_master_tx_buffer_2[79][2]
.sym 35757 r_adc_master_tx_buffer_2[79][1]
.sym 36087 $abc$41607$n3480
.sym 36090 r_adc_master_tx_buffer_1[77][0]
.sym 36217 $abc$41607$n3856
.sym 36221 r_adc_master_tx_buffer_2[59][6]
.sym 36343 r_adc_master_rx_buffer_1[14]
.sym 36344 $false
.sym 36345 $false
.sym 36346 $false
.sym 36371 $abc$41607$n5576
.sym 36372 blink_simple_LED2.i_clk$2
.sym 36373 $false
.sym 36375 $abc$41607$n4227_1
.sym 36377 $abc$41607$n4229_1
.sym 36379 r_adc_master_tx_buffer_1[79][5]
.sym 36478 r_adc_master_tx_buffer_2[60][0]
.sym 36479 r_adc_master_tx_buffer_2[61][0]
.sym 36480 r_spi_master_tx_counter[0]
.sym 36481 $false
.sym 36484 r_adc_master_rx_buffer_1[13]
.sym 36485 $false
.sym 36486 $false
.sym 36487 $false
.sym 36494 $abc$41607$n5563
.sym 36495 blink_simple_LED2.i_clk$2
.sym 36496 $false
.sym 36498 $abc$41607$n3880
.sym 36499 r_adc_master_tx_buffer_1[88][4]
.sym 36500 r_adc_master_tx_buffer_1[90][4]
.sym 36501 r_adc_master_tx_buffer_1[89][4]
.sym 36503 r_adc_master_tx_buffer_1[88][0]
.sym 36571 r_adc_master_rx_buffer_1[6]
.sym 36572 $false
.sym 36573 $false
.sym 36574 $false
.sym 36589 r_adc_master_rx_buffer_1[19]
.sym 36590 $false
.sym 36591 $false
.sym 36592 $false
.sym 36595 r_adc_master_rx_buffer_1[23]
.sym 36596 $false
.sym 36597 $false
.sym 36598 $false
.sym 36607 r_adc_master_rx_buffer_1[29]
.sym 36608 $false
.sym 36609 $false
.sym 36610 $false
.sym 36617 $abc$41607$n5535
.sym 36618 blink_simple_LED2.i_clk$2
.sym 36619 $false
.sym 36623 $abc$41607$n3619
.sym 36624 r_adc_master_tx_buffer_1[10][1]
.sym 36625 r_adc_master_tx_buffer_1[9][2]
.sym 36626 r_adc_master_tx_buffer_1[11][1]
.sym 36706 r_adc_master_rx_buffer_1[9]
.sym 36707 $false
.sym 36708 $false
.sym 36709 $false
.sym 36712 r_adc_master_rx_buffer_1[12]
.sym 36713 $false
.sym 36714 $false
.sym 36715 $false
.sym 36718 r_adc_master_rx_buffer_1[25]
.sym 36719 $false
.sym 36720 $false
.sym 36721 $false
.sym 36740 $abc$41607$n5584
.sym 36741 blink_simple_LED2.i_clk$2
.sym 36742 $false
.sym 36743 $abc$41607$n3855
.sym 36745 $abc$41607$n3854
.sym 36750 r_adc_master_tx_buffer_1[25][5]
.sym 36823 r_adc_master_tx_buffer_2[80][1]
.sym 36824 r_adc_master_tx_buffer_2[84][1]
.sym 36825 r_spi_master_tx_counter[0]
.sym 36826 r_spi_master_tx_counter[2]
.sym 36835 r_adc_master_tx_buffer_1[46][5]
.sym 36836 r_adc_master_tx_buffer_1[47][5]
.sym 36837 r_spi_master_tx_counter[0]
.sym 36838 $false
.sym 36847 r_adc_master_tx_buffer_2[2][5]
.sym 36848 r_adc_master_tx_buffer_2[6][5]
.sym 36849 r_spi_master_tx_counter[2]
.sym 36850 $false
.sym 36853 r_adc_master_rx_buffer_1[13]
.sym 36854 $false
.sym 36855 $false
.sym 36856 $false
.sym 36859 r_adc_master_rx_buffer_1[28]
.sym 36860 $false
.sym 36861 $false
.sym 36862 $false
.sym 36863 $abc$41607$n5510
.sym 36864 blink_simple_LED2.i_clk$2
.sym 36865 $false
.sym 36867 $abc$41607$n5214_1
.sym 36868 $abc$41607$n5215_1
.sym 36870 r_adc_master_tx_buffer_2[45][5]
.sym 36872 r_adc_master_tx_buffer_2[46][5]
.sym 36946 $abc$41607$n3675
.sym 36947 $abc$41607$n3676
.sym 36948 $abc$41607$n5103_1
.sym 36949 r_spi_master_tx_counter[1]
.sym 36952 $abc$41607$n3442
.sym 36953 $abc$41607$n3441
.sym 36954 r_spi_master_tx_counter[1]
.sym 36955 $abc$41607$n2732
.sym 36964 r_adc_master_tx_buffer_2[81][1]
.sym 36965 r_adc_master_tx_buffer_2[85][1]
.sym 36966 r_spi_master_tx_counter[2]
.sym 36967 r_spi_master_tx_counter[0]
.sym 36976 r_adc_master_rx_buffer_1[13]
.sym 36977 $false
.sym 36978 $false
.sym 36979 $false
.sym 36986 $abc$41607$n5592$2
.sym 36987 blink_simple_LED2.i_clk$2
.sym 36988 $false
.sym 36989 $abc$41607$n3489
.sym 36990 $abc$41607$n3485
.sym 36991 $abc$41607$n5063_1
.sym 36992 r_adc_master_tx_buffer_1[114][5]
.sym 36993 r_adc_master_tx_buffer_1[113][0]
.sym 36994 r_adc_master_tx_buffer_1[114][3]
.sym 36995 r_adc_master_tx_buffer_1[112][0]
.sym 36996 r_adc_master_tx_buffer_1[115][4]
.sym 37063 r_adc_master_tx_buffer_1[44][4]
.sym 37064 r_adc_master_tx_buffer_1[45][4]
.sym 37065 r_spi_master_tx_counter[0]
.sym 37066 $false
.sym 37069 r_adc_master_tx_buffer_2[34][7]
.sym 37070 r_adc_master_tx_buffer_2[38][7]
.sym 37071 r_spi_master_tx_counter[2]
.sym 37072 $false
.sym 37075 r_adc_master_tx_buffer_1[46][1]
.sym 37076 r_adc_master_tx_buffer_1[47][1]
.sym 37077 r_spi_master_tx_counter[0]
.sym 37078 $false
.sym 37081 r_adc_master_rx_buffer_1[6]
.sym 37082 $false
.sym 37083 $false
.sym 37084 $false
.sym 37087 r_adc_master_rx_buffer_1[1]
.sym 37088 $false
.sym 37089 $false
.sym 37090 $false
.sym 37099 r_adc_master_rx_buffer_1[9]
.sym 37100 $false
.sym 37101 $false
.sym 37102 $false
.sym 37105 r_adc_master_rx_buffer_1[20]
.sym 37106 $false
.sym 37107 $false
.sym 37108 $false
.sym 37109 $abc$41607$n5510
.sym 37110 blink_simple_LED2.i_clk$2
.sym 37111 $false
.sym 37114 $abc$41607$n3478
.sym 37115 r_adc_master_tx_buffer_2[19][2]
.sym 37118 r_adc_master_tx_buffer_2[16][5]
.sym 37186 r_adc_master_tx_buffer_1[66][5]
.sym 37187 r_adc_master_tx_buffer_1[70][5]
.sym 37188 r_spi_master_tx_counter[2]
.sym 37189 $false
.sym 37204 r_adc_master_tx_buffer_2[50][6]
.sym 37205 r_adc_master_tx_buffer_2[54][6]
.sym 37206 r_spi_master_tx_counter[2]
.sym 37207 $false
.sym 37210 r_adc_master_tx_buffer_1[83][0]
.sym 37211 r_adc_master_tx_buffer_1[87][0]
.sym 37212 r_spi_master_tx_counter[0]
.sym 37213 r_spi_master_tx_counter[2]
.sym 37222 r_adc_master_rx_buffer_1[20]
.sym 37223 $false
.sym 37224 $false
.sym 37225 $false
.sym 37228 r_adc_master_rx_buffer_1[14]
.sym 37229 $false
.sym 37230 $false
.sym 37231 $false
.sym 37232 $abc$41607$n5575
.sym 37233 blink_simple_LED2.i_clk$2
.sym 37234 $false
.sym 37236 $abc$41607$n4934_1
.sym 37237 $abc$41607$n3862
.sym 37238 $abc$41607$n4073_1
.sym 37239 r_adc_master_tx_buffer_1[69][4]
.sym 37240 r_adc_master_tx_buffer_1[71][2]
.sym 37241 r_adc_master_tx_buffer_1[68][5]
.sym 37242 r_adc_master_tx_buffer_1[69][7]
.sym 37309 r_adc_master_tx_buffer_2[114][5]
.sym 37310 r_adc_master_tx_buffer_2[118][5]
.sym 37311 r_spi_master_tx_counter[1]
.sym 37312 r_spi_master_tx_counter[2]
.sym 37315 r_spi_master_adc_tx_data[28]
.sym 37316 $abc$41607$n2711_1
.sym 37317 $abc$41607$n2710_1
.sym 37318 r_spi_master_adc_tx_data[4]
.sym 37327 r_spi_master_tx_counter[6]
.sym 37328 $false
.sym 37329 $false
.sym 37330 $false
.sym 37333 r_adc_master_tx_buffer_2[112][5]
.sym 37334 r_adc_master_tx_buffer_2[116][5]
.sym 37335 r_spi_master_tx_counter[1]
.sym 37336 $abc$41607$n5205_1
.sym 37345 r_adc_master_rx_buffer_1[29]
.sym 37346 $false
.sym 37347 $false
.sym 37348 $false
.sym 37355 $abc$41607$n5592$2
.sym 37356 blink_simple_LED2.i_clk$2
.sym 37357 $false
.sym 37358 $abc$41607$n4379_1
.sym 37359 $abc$41607$n3095
.sym 37360 $abc$41607$n3540
.sym 37361 $abc$41607$n4380_1
.sym 37363 $abc$41607$n3096
.sym 37364 r_adc_master_tx_buffer_1[64][5]
.sym 37365 r_adc_master_tx_buffer_1[67][2]
.sym 37432 r_adc_master_tx_buffer_2[72][7]
.sym 37433 r_adc_master_tx_buffer_2[74][7]
.sym 37434 r_spi_master_tx_counter[1]
.sym 37435 $abc$41607$n2729
.sym 37438 r_adc_master_tx_buffer_1[65][1]
.sym 37439 r_adc_master_tx_buffer_1[69][1]
.sym 37440 r_spi_master_tx_counter[2]
.sym 37441 r_spi_master_tx_counter[0]
.sym 37444 $abc$41607$n3022
.sym 37445 $abc$41607$n3021
.sym 37446 r_spi_master_tx_counter[0]
.sym 37447 r_spi_master_tx_counter[1]
.sym 37450 r_adc_master_tx_buffer_1[66][3]
.sym 37451 r_adc_master_tx_buffer_1[70][3]
.sym 37452 r_spi_master_tx_counter[2]
.sym 37453 $false
.sym 37456 r_adc_master_tx_buffer_1[3][5]
.sym 37457 r_adc_master_tx_buffer_1[7][5]
.sym 37458 r_spi_master_tx_counter[2]
.sym 37459 $false
.sym 37462 r_adc_master_rx_buffer_1[17]
.sym 37463 $false
.sym 37464 $false
.sym 37465 $false
.sym 37468 r_adc_master_rx_buffer_1[11]
.sym 37469 $false
.sym 37470 $false
.sym 37471 $false
.sym 37474 r_adc_master_rx_buffer_1[13]
.sym 37475 $false
.sym 37476 $false
.sym 37477 $false
.sym 37478 $abc$41607$n5525
.sym 37479 blink_simple_LED2.i_clk$2
.sym 37480 $false
.sym 37481 $abc$41607$n3484
.sym 37483 $abc$41607$n3539
.sym 37484 $abc$41607$n3541
.sym 37486 $abc$41607$n4231_1
.sym 37487 $abc$41607$n5076_1
.sym 37488 r_adc_master_tx_buffer_2[47][5]
.sym 37555 r_adc_master_tx_buffer_2[18][3]
.sym 37556 r_adc_master_tx_buffer_2[22][3]
.sym 37557 r_spi_master_tx_counter[2]
.sym 37558 $false
.sym 37561 $abc$41607$n3728
.sym 37562 $abc$41607$n3727
.sym 37563 r_spi_master_tx_counter[1]
.sym 37564 r_spi_master_tx_counter[2]
.sym 37567 $abc$41607$n4171_1
.sym 37568 $abc$41607$n4174_1
.sym 37569 $abc$41607$n4175_1
.sym 37570 $abc$41607$n2771
.sym 37573 $abc$41607$n4474_1
.sym 37574 $abc$41607$n4477_1
.sym 37575 r_spi_master_tx_counter[0]
.sym 37576 r_spi_master_tx_counter[1]
.sym 37579 r_adc_master_tx_buffer_2[56][5]
.sym 37580 r_adc_master_tx_buffer_2[57][5]
.sym 37581 r_spi_master_tx_counter[0]
.sym 37582 $abc$41607$n2747_1
.sym 37585 r_adc_master_tx_buffer_2[32][1]
.sym 37586 r_adc_master_tx_buffer_2[33][1]
.sym 37587 r_spi_master_tx_counter[0]
.sym 37588 $false
.sym 37591 r_adc_master_rx_buffer_1[21]
.sym 37592 $false
.sym 37593 $false
.sym 37594 $false
.sym 37597 r_adc_master_rx_buffer_1[29]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $abc$41607$n5577
.sym 37602 blink_simple_LED2.i_clk$2
.sym 37603 $false
.sym 37605 $abc$41607$n2862
.sym 37606 $abc$41607$n5051_1
.sym 37607 $abc$41607$n3536
.sym 37608 $abc$41607$n5077
.sym 37609 $abc$41607$n4335_1
.sym 37610 $abc$41607$n2864
.sym 37611 r_adc_master_tx_buffer_1[33][6]
.sym 37678 r_adc_master_tx_buffer_2[44][0]
.sym 37679 r_adc_master_tx_buffer_2[45][0]
.sym 37680 r_spi_master_tx_counter[0]
.sym 37681 $false
.sym 37690 r_adc_master_tx_buffer_1[33][7]
.sym 37691 r_adc_master_tx_buffer_1[37][7]
.sym 37692 r_spi_master_tx_counter[2]
.sym 37693 $false
.sym 37702 $abc$41607$n2745_1
.sym 37703 $abc$41607$n2744
.sym 37704 r_spi_master_tx_counter[1]
.sym 37705 $abc$41607$n2732
.sym 37714 r_adc_master_rx_buffer_1[24]
.sym 37715 $false
.sym 37716 $false
.sym 37717 $false
.sym 37724 $abc$41607$n5574
.sym 37725 blink_simple_LED2.i_clk$2
.sym 37726 $false
.sym 37727 r_spi_master_adc_tx_data_count[2]
.sym 37728 $abc$41607$n3608
.sym 37731 $abc$41607$n3991_1
.sym 37732 $abc$41607$n3996_1
.sym 37734 r_adc_master_tx_buffer_1[34][7]
.sym 37801 $abc$41607$n4036_1
.sym 37802 $abc$41607$n4035_1
.sym 37803 r_spi_master_tx_counter[0]
.sym 37804 r_spi_master_tx_counter[1]
.sym 37807 $abc$41607$n4537_1
.sym 37808 $abc$41607$n4536_1
.sym 37809 r_spi_master_tx_counter[1]
.sym 37810 r_spi_master_tx_counter[0]
.sym 37813 r_adc_master_rx_buffer_1[4]
.sym 37814 $false
.sym 37815 $false
.sym 37816 $false
.sym 37819 r_adc_master_rx_buffer_1[24]
.sym 37820 $false
.sym 37821 $false
.sym 37822 $false
.sym 37843 r_adc_master_rx_buffer_1[31]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37847 $abc$41607$n5563
.sym 37848 blink_simple_LED2.i_clk$2
.sym 37849 $false
.sym 37850 $abc$41607$n4382_1
.sym 37851 $abc$41607$n4385_1
.sym 37852 $abc$41607$n5247_1
.sym 37853 $abc$41607$n2904
.sym 37854 $abc$41607$n4378_1
.sym 37855 r_adc_master_tx_buffer_2[88][2]
.sym 37856 r_adc_master_tx_buffer_2[89][2]
.sym 37857 r_adc_master_tx_buffer_2[89][5]
.sym 37924 r_adc_master_tx_buffer_2[82][4]
.sym 37925 r_adc_master_tx_buffer_2[86][4]
.sym 37926 r_spi_master_tx_counter[0]
.sym 37927 $abc$41607$n5176_1
.sym 37936 $abc$41607$n4516_1
.sym 37937 $abc$41607$n4515_1
.sym 37938 r_spi_master_tx_counter[1]
.sym 37939 r_spi_master_tx_counter[0]
.sym 37942 r_adc_master_tx_buffer_1[1][7]
.sym 37943 r_adc_master_tx_buffer_1[5][7]
.sym 37944 r_spi_master_tx_counter[2]
.sym 37945 $false
.sym 37948 r_adc_master_tx_buffer_1[0][7]
.sym 37949 r_adc_master_tx_buffer_1[4][7]
.sym 37950 r_spi_master_tx_counter[2]
.sym 37951 $false
.sym 37960 r_adc_master_tx_buffer_1[12][5]
.sym 37961 r_adc_master_tx_buffer_1[13][5]
.sym 37962 r_spi_master_tx_counter[0]
.sym 37963 $false
.sym 37966 r_adc_master_rx_buffer_1[29]
.sym 37967 $false
.sym 37968 $false
.sym 37969 $false
.sym 37970 $abc$41607$n5478
.sym 37971 blink_simple_LED2.i_clk$2
.sym 37972 $false
.sym 37973 $abc$41607$n3538
.sym 37975 $abc$41607$n4519_1
.sym 37976 r_adc_master_tx_buffer_2[114][1]
.sym 37977 r_adc_master_tx_buffer_2[113][2]
.sym 37978 r_adc_master_tx_buffer_2[113][3]
.sym 37979 r_adc_master_tx_buffer_2[112][1]
.sym 37980 r_adc_master_tx_buffer_2[112][6]
.sym 38047 r_adc_master_tx_buffer_2[83][7]
.sym 38048 r_adc_master_tx_buffer_2[87][7]
.sym 38049 r_spi_master_tx_counter[2]
.sym 38050 $false
.sym 38053 r_adc_master_tx_buffer_2[44][3]
.sym 38054 r_adc_master_tx_buffer_2[45][3]
.sym 38055 r_spi_master_tx_counter[1]
.sym 38056 r_spi_master_tx_counter[0]
.sym 38059 r_adc_master_rx_buffer_1[27]
.sym 38060 $false
.sym 38061 $false
.sym 38062 $false
.sym 38071 r_adc_master_rx_buffer_1[16]
.sym 38072 $false
.sym 38073 $false
.sym 38074 $false
.sym 38077 r_adc_master_rx_buffer_1[19]
.sym 38078 $false
.sym 38079 $false
.sym 38080 $false
.sym 38089 r_adc_master_rx_buffer_1[1]
.sym 38090 $false
.sym 38091 $false
.sym 38092 $false
.sym 38093 $abc$41607$n5574
.sym 38094 blink_simple_LED2.i_clk$2
.sym 38095 $false
.sym 38096 $abc$41607$n1
.sym 38097 $abc$41607$n5209_1
.sym 38098 $abc$41607$n588
.sym 38099 $abc$41607$n5147
.sym 38100 $abc$41607$n5213_1
.sym 38101 r_adc_master_last_range[1]
.sym 38102 r_adc_master_last_range[2]
.sym 38103 r_adc_master_last_range[0]
.sym 38170 r_adc_master_tx_buffer_2[33][5]
.sym 38171 r_adc_master_tx_buffer_2[37][5]
.sym 38172 r_spi_master_tx_counter[1]
.sym 38173 $abc$41607$n5207_1
.sym 38176 $abc$41607$n5121
.sym 38177 $abc$41607$n5119
.sym 38178 r_spi_master_tx_counter[3]
.sym 38179 r_spi_master_tx_counter[0]
.sym 38188 r_adc_master_rx_buffer_1[6]
.sym 38189 $false
.sym 38190 $false
.sym 38191 $false
.sym 38194 r_adc_master_rx_buffer_1[0]
.sym 38195 $false
.sym 38196 $false
.sym 38197 $false
.sym 38200 r_adc_master_rx_buffer_1[23]
.sym 38201 $false
.sym 38202 $false
.sym 38203 $false
.sym 38206 r_adc_master_rx_buffer_1[21]
.sym 38207 $false
.sym 38208 $false
.sym 38209 $false
.sym 38212 r_adc_master_rx_buffer_1[8]
.sym 38213 $false
.sym 38214 $false
.sym 38215 $false
.sym 38216 $abc$41607$n5568
.sym 38217 blink_simple_LED2.i_clk$2
.sym 38218 $false
.sym 38219 $abc$41607$n595
.sym 38220 $abc$41607$n1881
.sym 38221 $abc$41607$n1880
.sym 38222 $abc$41607$n3295
.sym 38223 r_adc_master_range[1]
.sym 38224 w_adc_master_range_ua
.sym 38225 r_adc_master_range[0]
.sym 38226 w_adc_master_range_na
.sym 38293 $abc$41607$n5401_1
.sym 38294 $abc$41607$n5307_1
.sym 38295 r_spi_master_tx_counter[3]
.sym 38296 r_spi_master_tx_counter[0]
.sym 38305 r_adc_master_tx_buffer_2[4][7]
.sym 38306 r_adc_master_tx_buffer_2[0][7]
.sym 38307 r_spi_master_tx_counter[1]
.sym 38308 $abc$41607$n5400_1
.sym 38317 r_adc_master_tx_buffer_1[83][6]
.sym 38318 r_adc_master_tx_buffer_1[87][6]
.sym 38319 r_spi_master_tx_counter[0]
.sym 38320 r_spi_master_tx_counter[2]
.sym 38329 r_adc_master_rx_buffer_1[31]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38339 $abc$41607$n5562
.sym 38340 blink_simple_LED2.i_clk$2
.sym 38341 $false
.sym 38342 $abc$41607$n3174
.sym 38343 $abc$41607$n5062
.sym 38344 $abc$41607$n2994
.sym 38345 r_adc_master_tx_buffer_1[1][7]
.sym 38346 r_adc_master_tx_buffer_1[2][0]
.sym 38347 r_adc_master_tx_buffer_1[3][1]
.sym 38348 r_adc_master_tx_buffer_1[2][7]
.sym 38349 r_adc_master_tx_buffer_1[3][4]
.sym 38416 r_adc_master_tx_buffer_1[114][7]
.sym 38417 r_adc_master_tx_buffer_1[118][7]
.sym 38418 r_spi_master_tx_counter[2]
.sym 38419 $false
.sym 38422 r_adc_master_tx_buffer_1[114][3]
.sym 38423 r_adc_master_tx_buffer_1[118][3]
.sym 38424 r_spi_master_tx_counter[1]
.sym 38425 r_spi_master_tx_counter[2]
.sym 38428 r_adc_master_tx_buffer_1[120][7]
.sym 38429 $abc$41607$n5267_1
.sym 38430 r_spi_master_tx_counter[3]
.sym 38431 $false
.sym 38440 r_adc_master_rx_buffer_1[15]
.sym 38441 $false
.sym 38442 $false
.sym 38443 $false
.sym 38446 r_adc_master_rx_buffer_1[11]
.sym 38447 $false
.sym 38448 $false
.sym 38449 $false
.sym 38452 r_adc_master_rx_buffer_1[12]
.sym 38453 $false
.sym 38454 $false
.sym 38455 $false
.sym 38458 r_adc_master_rx_buffer_1[27]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $abc$41607$n5558
.sym 38463 blink_simple_LED2.i_clk$2
.sym 38464 $false
.sym 38467 $abc$41607$n2195
.sym 38468 $abc$41607$n77
.sym 38469 r_spi_master_state[3]
.sym 38470 r_spi_master_state[2]
.sym 38471 r_spi_master_state[1]
.sym 38472 r_spi_master_reset
.sym 38539 r_adc_master_tx_buffer_2[17][7]
.sym 38540 r_adc_master_tx_buffer_2[21][7]
.sym 38541 r_spi_master_tx_counter[2]
.sym 38542 $false
.sym 38545 spiMasterCS.r_SM_CS[1]
.sym 38546 $abc$41607$n2379
.sym 38547 $abc$41607$n3266
.sym 38548 $false
.sym 38557 spiMasterCS.SPI_Master_Inst.r_SPI_Clk
.sym 38558 $false
.sym 38559 $false
.sym 38560 $false
.sym 38563 $abc$41607$n544
.sym 38564 spiMasterCS.r_SM_CS[0]
.sym 38565 $abc$41607$n4675_1
.sym 38566 $false
.sym 38585 $true
.sym 38586 blink_simple_LED2.i_clk$2
.sym 38587 $abc$41607$n899$2
.sym 38588 $abc$41607$n4538_1
.sym 38589 $abc$41607$n2995
.sym 38590 $abc$41607$n3028
.sym 38591 $abc$41607$n4540_1
.sym 38592 $abc$41607$n3173
.sym 38593 $abc$41607$n2999
.sym 38594 r_temp_adc_tx[1]
.sym 38595 r_temp_adc_tx[4]
.sym 38662 r_adc_master_tx_buffer_1[112][3]
.sym 38663 r_adc_master_tx_buffer_1[116][3]
.sym 38664 r_spi_master_tx_counter[1]
.sym 38665 $abc$41607$n4996_1
.sym 38674 $abc$41607$n4598_1
.sym 38675 $abc$41607$n4597_1
.sym 38676 r_spi_master_tx_counter[1]
.sym 38677 r_spi_master_tx_counter[0]
.sym 38680 $abc$41607$n4428_1
.sym 38681 $abc$41607$n4429_1
.sym 38682 r_spi_master_tx_counter[0]
.sym 38683 $abc$41607$n5266_1
.sym 38692 $false
.sym 38693 $false
.sym 38694 $false
.sym 38695 $false
.sym 38708 $abc$41607$n595
.sym 38709 blink_simple_LED2.i_clk$2
.sym 38710 $false
.sym 38711 $abc$41607$n4012_1
.sym 38712 $abc$41607$n3649
.sym 38713 $abc$41607$n5212_1
.sym 38714 r_adc_master_tx_buffer_1[58][5]
.sym 38715 r_adc_master_tx_buffer_1[58][1]
.sym 38717 r_adc_master_tx_buffer_1[59][1]
.sym 38785 r_adc_master_tx_buffer_2[44][4]
.sym 38786 r_adc_master_tx_buffer_2[45][4]
.sym 38787 r_spi_master_tx_counter[0]
.sym 38788 $false
.sym 38809 $abc$41607$n3934_1
.sym 38810 $abc$41607$n3933_1
.sym 38811 r_spi_master_tx_counter[1]
.sym 38812 $abc$41607$n2732
.sym 38821 r_adc_master_rx_buffer_1[17]
.sym 38822 $false
.sym 38823 $false
.sym 38824 $false
.sym 38831 $abc$41607$n5571
.sym 38832 blink_simple_LED2.i_clk$2
.sym 38833 $false
.sym 38836 $abc$41607$n662
.sym 38838 $abc$41607$n4539_1
.sym 38841 spiMasterADC.o_RX_Count[1]
.sym 38908 $abc$41607$n75
.sym 38909 r_spi_master_adc_tx_counter[1]
.sym 38910 r_spi_master_adc_tx_counter[0]
.sym 38911 $false
.sym 38914 $abc$41607$n75
.sym 38915 r_spi_master_adc_tx_counter[0]
.sym 38916 r_spi_master_adc_tx_counter[1]
.sym 38917 $false
.sym 38920 r_adc_master_tx_buffer_1[112][7]
.sym 38921 r_adc_master_tx_buffer_1[116][7]
.sym 38922 r_spi_master_tx_counter[2]
.sym 38923 $false
.sym 38926 r_adc_master_rx_buffer_1[0]
.sym 38927 $false
.sym 38928 $false
.sym 38929 $false
.sym 38932 r_adc_master_rx_buffer_1[29]
.sym 38933 $false
.sym 38934 $false
.sym 38935 $false
.sym 38938 r_adc_master_rx_buffer_1[15]
.sym 38939 $false
.sym 38940 $false
.sym 38941 $false
.sym 38944 r_adc_master_rx_buffer_1[7]
.sym 38945 $false
.sym 38946 $false
.sym 38947 $false
.sym 38950 r_adc_master_rx_buffer_1[9]
.sym 38951 $false
.sym 38952 $false
.sym 38953 $false
.sym 38954 $abc$41607$n5505
.sym 38955 blink_simple_LED2.i_clk$2
.sym 38956 $false
.sym 38960 PIN_12$2
.sym 38961 $abc$41607$n4489_1
.sym 38962 $abc$41607$n622
.sym 38963 r_adc_master_tx_buffer_2[109][7]
.sym 38964 r_adc_master_tx_buffer_2[108][7]
.sym 39031 $0\r_adc_master_range_state[3:0][0]
.sym 39032 r_adc_master_range_state[0]
.sym 39033 $false
.sym 39034 $false
.sym 39037 $abc$41607$n3298
.sym 39038 $0\r_adc_master_range_state[3:0][0]
.sym 39039 $false
.sym 39040 $false
.sym 39043 r_adc_master_range_state[2]
.sym 39044 r_adc_master_range_state[3]
.sym 39045 $abc$41607$n26
.sym 39046 $false
.sym 39049 $0\r_adc_master_range_state[3:0][0]
.sym 39050 r_adc_master_range_state[0]
.sym 39051 $false
.sym 39052 $false
.sym 39055 $0\r_adc_master_range_state[3:0][0]
.sym 39056 $false
.sym 39057 $false
.sym 39058 $false
.sym 39061 $false
.sym 39062 $false
.sym 39063 $false
.sym 39064 $false
.sym 39067 $false
.sym 39068 $false
.sym 39069 $false
.sym 39070 $false
.sym 39073 $abc$41607$n597
.sym 39074 $false
.sym 39075 $false
.sym 39076 $false
.sym 39077 $abc$41607$n604
.sym 39078 blink_simple_LED2.i_clk$2
.sym 39079 $false
.sym 39080 r_adc_master_tx_buffer_1[108][3]
.sym 39086 r_adc_master_tx_buffer_1[111][3]
.sym 39154 r_adc_master_rx_buffer_1[31]
.sym 39155 $false
.sym 39156 $false
.sym 39157 $false
.sym 39160 r_adc_master_rx_buffer_1[0]
.sym 39161 $false
.sym 39162 $false
.sym 39163 $false
.sym 39166 r_adc_master_rx_buffer_1[7]
.sym 39167 $false
.sym 39168 $false
.sym 39169 $false
.sym 39172 r_adc_master_rx_buffer_1[9]
.sym 39173 $false
.sym 39174 $false
.sym 39175 $false
.sym 39184 r_adc_master_rx_buffer_1[22]
.sym 39185 $false
.sym 39186 $false
.sym 39187 $false
.sym 39200 $abc$41607$n5558
.sym 39201 blink_simple_LED2.i_clk$2
.sym 39202 $false
.sym 39203 $abc$41607$n4386_1
.sym 39204 $abc$41607$n3479
.sym 39205 r_adc_master_tx_buffer_1[76][6]
.sym 39207 r_adc_master_tx_buffer_1[79][0]
.sym 39209 r_adc_master_tx_buffer_1[77][1]
.sym 39210 r_adc_master_tx_buffer_1[76][3]
.sym 39283 r_adc_master_tx_buffer_2[24][7]
.sym 39284 r_adc_master_tx_buffer_2[25][7]
.sym 39285 r_spi_master_tx_counter[0]
.sym 39286 $abc$41607$n2747_1
.sym 39289 r_adc_master_rx_buffer_1[1]
.sym 39290 $false
.sym 39291 $false
.sym 39292 $false
.sym 39295 r_adc_master_rx_buffer_1[21]
.sym 39296 $false
.sym 39297 $false
.sym 39298 $false
.sym 39301 r_adc_master_rx_buffer_1[8]
.sym 39302 $false
.sym 39303 $false
.sym 39304 $false
.sym 39307 r_adc_master_rx_buffer_1[31]
.sym 39308 $false
.sym 39309 $false
.sym 39310 $false
.sym 39319 r_adc_master_rx_buffer_1[23]
.sym 39320 $false
.sym 39321 $false
.sym 39322 $false
.sym 39323 $abc$41607$n5569
.sym 39324 blink_simple_LED2.i_clk$2
.sym 39325 $false
.sym 39326 $abc$41607$n5293_1
.sym 39327 $abc$41607$n5292_1
.sym 39328 r_adc_master_tx_buffer_1[52][7]
.sym 39331 r_adc_master_tx_buffer_1[54][7]
.sym 39332 r_adc_master_tx_buffer_1[55][7]
.sym 39333 r_adc_master_tx_buffer_1[53][7]
.sym 39406 r_adc_master_tx_buffer_1[16][0]
.sym 39407 r_adc_master_tx_buffer_1[20][0]
.sym 39408 r_spi_master_tx_counter[0]
.sym 39409 $abc$41607$n5068
.sym 39412 r_adc_master_rx_buffer_1[27]
.sym 39413 $false
.sym 39414 $false
.sym 39415 $false
.sym 39446 $abc$41607$n5556
.sym 39447 blink_simple_LED2.i_clk$2
.sym 39448 $false
.sym 39449 $abc$41607$n5262_1
.sym 39450 $abc$41607$n3464
.sym 39452 r_adc_master_tx_buffer_1[85][7]
.sym 39453 r_adc_master_tx_buffer_1[87][2]
.sym 39454 r_adc_master_tx_buffer_1[86][6]
.sym 39455 r_adc_master_tx_buffer_1[84][0]
.sym 39456 r_adc_master_tx_buffer_1[84][7]
.sym 39559 $abc$41607$n2710_1
.sym 39560 $abc$41607$n641
.sym 39561 $abc$41607$n3211
.sym 39562 r_adc_master_configured
.sym 39569 $abc$41607$n510
.sym 39570 blink_simple_LED2.i_clk$2
.sym 39571 $false
.sym 39575 r_adc_master_tx_buffer_1[83][4]
.sym 39646 r_adc_master_tx_buffer_1[49][3]
.sym 39647 r_adc_master_tx_buffer_1[53][3]
.sym 39648 r_spi_master_tx_counter[2]
.sym 39649 $false
.sym 39658 r_adc_master_tx_buffer_2[106][1]
.sym 39659 r_adc_master_tx_buffer_2[107][1]
.sym 39660 r_spi_master_tx_counter[0]
.sym 39661 $abc$41607$n2749_1
.sym 39664 $abc$41607$n3038
.sym 39665 $abc$41607$n3037
.sym 39666 r_spi_master_tx_counter[1]
.sym 39667 r_spi_master_tx_counter[0]
.sym 39670 r_adc_master_tx_buffer_1[51][0]
.sym 39671 r_adc_master_tx_buffer_1[55][0]
.sym 39672 r_spi_master_tx_counter[2]
.sym 39673 $false
.sym 39676 r_adc_master_rx_buffer_1[31]
.sym 39677 $false
.sym 39678 $false
.sym 39679 $false
.sym 39682 r_adc_master_rx_buffer_1[0]
.sym 39683 $false
.sym 39684 $false
.sym 39685 $false
.sym 39688 r_adc_master_rx_buffer_1[19]
.sym 39689 $false
.sym 39690 $false
.sym 39691 $false
.sym 39692 $abc$41607$n5514
.sym 39693 blink_simple_LED2.i_clk$2
.sym 39694 $false
.sym 39696 $abc$41607$n746
.sym 39701 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 39769 r_adc_master_tx_buffer_1[17][0]
.sym 39770 r_adc_master_tx_buffer_1[21][0]
.sym 39771 r_spi_master_tx_counter[0]
.sym 39772 r_spi_master_tx_counter[2]
.sym 39781 r_adc_master_tx_buffer_1[26][1]
.sym 39782 r_adc_master_tx_buffer_1[27][1]
.sym 39783 r_spi_master_tx_counter[0]
.sym 39784 r_spi_master_tx_counter[1]
.sym 39805 r_adc_master_rx_buffer_1[1]
.sym 39806 $false
.sym 39807 $false
.sym 39808 $false
.sym 39815 $abc$41607$n5496
.sym 39816 blink_simple_LED2.i_clk$2
.sym 39817 $false
.sym 39819 $abc$41607$n2921
.sym 39820 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 39825 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 39910 r_adc_master_rx_buffer_1[2]
.sym 39911 $false
.sym 39912 $false
.sym 39913 $false
.sym 39916 r_adc_master_rx_buffer_1[1]
.sym 39917 $false
.sym 39918 $false
.sym 39919 $false
.sym 39938 $abc$41607$n5582
.sym 39939 blink_simple_LED2.i_clk$2
.sym 39940 $false
.sym 39942 r_spi_master_adc_tx_data[7]
.sym 39943 r_spi_master_adc_tx_data[8]
.sym 40168 r_adc_master_tx_buffer_1[84][2]
.sym 40169 r_adc_master_tx_buffer_1[85][5]
.sym 40239 r_adc_master_tx_buffer_1[76][0]
.sym 40240 r_adc_master_tx_buffer_1[77][0]
.sym 40241 r_spi_master_tx_counter[0]
.sym 40242 $false
.sym 40257 r_adc_master_rx_buffer_1[16]
.sym 40258 $false
.sym 40259 $false
.sym 40260 $false
.sym 40285 $abc$41607$n5532
.sym 40286 blink_simple_LED2.i_clk$2
.sym 40287 $false
.sym 40292 $abc$41607$n3011
.sym 40293 $abc$41607$n3578
.sym 40296 r_adc_master_tx_buffer_1[92][1]
.sym 40297 r_adc_master_tx_buffer_1[92][3]
.sym 40298 r_adc_master_tx_buffer_1[94][2]
.sym 40299 r_adc_master_tx_buffer_1[93][3]
.sym 40414 r_adc_master_tx_buffer_1[78][4]
.sym 40415 r_adc_master_tx_buffer_1[79][4]
.sym 40416 r_spi_master_tx_counter[0]
.sym 40417 $abc$41607$n2732
.sym 40438 r_adc_master_rx_buffer_1[6]
.sym 40439 $false
.sym 40440 $false
.sym 40441 $false
.sym 40448 $abc$41607$n5577
.sym 40449 blink_simple_LED2.i_clk$2
.sym 40450 $false
.sym 40453 $abc$41607$n3451
.sym 40454 $abc$41607$n3450
.sym 40455 r_adc_master_tx_buffer_2[63][0]
.sym 40456 r_adc_master_tx_buffer_2[62][3]
.sym 40457 r_adc_master_tx_buffer_2[60][6]
.sym 40458 r_adc_master_tx_buffer_2[62][0]
.sym 40531 $abc$41607$n4229_1
.sym 40532 $abc$41607$n4228_1
.sym 40533 r_spi_master_tx_counter[1]
.sym 40534 $abc$41607$n2732
.sym 40543 r_adc_master_tx_buffer_2[60][6]
.sym 40544 r_adc_master_tx_buffer_2[61][6]
.sym 40545 r_spi_master_tx_counter[0]
.sym 40546 $false
.sym 40555 r_adc_master_rx_buffer_1[5]
.sym 40556 $false
.sym 40557 $false
.sym 40558 $false
.sym 40571 $abc$41607$n5532
.sym 40572 blink_simple_LED2.i_clk$2
.sym 40573 $false
.sym 40575 $abc$41607$n3725
.sym 40576 $abc$41607$n4085_1
.sym 40577 $abc$41607$n3004
.sym 40579 r_adc_master_tx_buffer_2[43][1]
.sym 40580 r_adc_master_tx_buffer_2[42][1]
.sym 40654 r_adc_master_tx_buffer_1[88][4]
.sym 40655 r_adc_master_tx_buffer_1[89][4]
.sym 40656 r_spi_master_tx_counter[0]
.sym 40657 $abc$41607$n2747_1
.sym 40660 r_adc_master_rx_buffer_1[28]
.sym 40661 $false
.sym 40662 $false
.sym 40663 $false
.sym 40666 r_adc_master_rx_buffer_1[12]
.sym 40667 $false
.sym 40668 $false
.sym 40669 $false
.sym 40672 r_adc_master_rx_buffer_1[20]
.sym 40673 $false
.sym 40674 $false
.sym 40675 $false
.sym 40684 r_adc_master_rx_buffer_1[24]
.sym 40685 $false
.sym 40686 $false
.sym 40687 $false
.sym 40694 $abc$41607$n5540
.sym 40695 blink_simple_LED2.i_clk$2
.sym 40696 $false
.sym 40697 $abc$41607$n3723
.sym 40698 r_adc_master_tx_buffer_2[45][4]
.sym 40701 r_adc_master_tx_buffer_2[44][1]
.sym 40703 r_adc_master_tx_buffer_2[45][1]
.sym 40789 r_adc_master_tx_buffer_1[10][1]
.sym 40790 r_adc_master_tx_buffer_1[11][1]
.sym 40791 r_spi_master_tx_counter[0]
.sym 40792 $abc$41607$n2749_1
.sym 40795 r_adc_master_rx_buffer_1[9]
.sym 40796 $false
.sym 40797 $false
.sym 40798 $false
.sym 40801 r_adc_master_rx_buffer_1[18]
.sym 40802 $false
.sym 40803 $false
.sym 40804 $false
.sym 40807 r_adc_master_rx_buffer_1[1]
.sym 40808 $false
.sym 40809 $false
.sym 40810 $false
.sym 40817 $abc$41607$n5481
.sym 40818 blink_simple_LED2.i_clk$2
.sym 40819 $false
.sym 40820 $abc$41607$n4387_1
.sym 40821 $abc$41607$n3859
.sym 40822 $abc$41607$n3360
.sym 40823 r_adc_master_tx_buffer_1[76][4]
.sym 40824 r_adc_master_tx_buffer_1[79][6]
.sym 40825 r_adc_master_tx_buffer_1[78][6]
.sym 40894 $abc$41607$n3857
.sym 40895 $abc$41607$n3856
.sym 40896 r_spi_master_tx_counter[1]
.sym 40897 $abc$41607$n2891
.sym 40906 $abc$41607$n3858
.sym 40907 $abc$41607$n3859
.sym 40908 r_spi_master_tx_counter[1]
.sym 40909 $abc$41607$n3855
.sym 40936 r_adc_master_rx_buffer_1[21]
.sym 40937 $false
.sym 40938 $false
.sym 40939 $false
.sym 40940 $abc$41607$n5496
.sym 40941 blink_simple_LED2.i_clk$2
.sym 40942 $false
.sym 40943 $abc$41607$n3454
.sym 40944 r_adc_master_tx_buffer_2[57][1]
.sym 40945 r_adc_master_tx_buffer_2[58][0]
.sym 40947 r_adc_master_tx_buffer_2[59][0]
.sym 40948 r_adc_master_tx_buffer_2[58][5]
.sym 40950 r_adc_master_tx_buffer_2[58][3]
.sym 41023 r_adc_master_tx_buffer_2[45][5]
.sym 41024 r_adc_master_tx_buffer_2[47][5]
.sym 41025 r_spi_master_tx_counter[0]
.sym 41026 r_spi_master_tx_counter[1]
.sym 41029 r_adc_master_tx_buffer_2[44][5]
.sym 41030 r_adc_master_tx_buffer_2[46][5]
.sym 41031 r_spi_master_tx_counter[0]
.sym 41032 $abc$41607$n5214_1
.sym 41041 r_adc_master_rx_buffer_1[21]
.sym 41042 $false
.sym 41043 $false
.sym 41044 $false
.sym 41053 r_adc_master_rx_buffer_1[13]
.sym 41054 $false
.sym 41055 $false
.sym 41056 $false
.sym 41063 $abc$41607$n5574
.sym 41064 blink_simple_LED2.i_clk$2
.sym 41065 $false
.sym 41066 $abc$41607$n4206_1
.sym 41067 $abc$41607$n4081_1
.sym 41068 $abc$41607$n4086_1
.sym 41069 $abc$41607$n3999_1
.sym 41071 r_adc_master_tx_buffer_1[49][5]
.sym 41072 r_adc_master_tx_buffer_1[48][4]
.sym 41073 r_adc_master_tx_buffer_1[48][5]
.sym 41140 r_adc_master_tx_buffer_1[112][0]
.sym 41141 r_adc_master_tx_buffer_1[116][0]
.sym 41142 r_spi_master_tx_counter[1]
.sym 41143 r_spi_master_tx_counter[2]
.sym 41146 $abc$41607$n3489
.sym 41147 $abc$41607$n3490
.sym 41148 $abc$41607$n5063_1
.sym 41149 r_spi_master_tx_counter[0]
.sym 41152 r_adc_master_tx_buffer_1[113][0]
.sym 41153 r_adc_master_tx_buffer_1[117][0]
.sym 41154 r_spi_master_tx_counter[1]
.sym 41155 $abc$41607$n5062
.sym 41158 r_adc_master_rx_buffer_1[13]
.sym 41159 $false
.sym 41160 $false
.sym 41161 $false
.sym 41164 r_adc_master_rx_buffer_1[16]
.sym 41165 $false
.sym 41166 $false
.sym 41167 $false
.sym 41170 r_adc_master_rx_buffer_1[11]
.sym 41171 $false
.sym 41172 $false
.sym 41173 $false
.sym 41176 r_adc_master_rx_buffer_1[24]
.sym 41177 $false
.sym 41178 $false
.sym 41179 $false
.sym 41182 r_adc_master_rx_buffer_1[4]
.sym 41183 $false
.sym 41184 $false
.sym 41185 $false
.sym 41186 $abc$41607$n5556
.sym 41187 blink_simple_LED2.i_clk$2
.sym 41188 $false
.sym 41190 $abc$41607$n5089_1
.sym 41191 $abc$41607$n2811
.sym 41192 r_adc_master_tx_buffer_1[63][2]
.sym 41193 r_adc_master_tx_buffer_1[63][1]
.sym 41194 r_adc_master_tx_buffer_1[62][2]
.sym 41195 r_adc_master_tx_buffer_1[61][1]
.sym 41275 $abc$41607$n3480
.sym 41276 $abc$41607$n3479
.sym 41277 r_spi_master_tx_counter[1]
.sym 41278 $abc$41607$n2732
.sym 41281 r_adc_master_rx_buffer_1[2]
.sym 41282 $false
.sym 41283 $false
.sym 41284 $false
.sym 41299 r_adc_master_rx_buffer_1[29]
.sym 41300 $false
.sym 41301 $false
.sym 41302 $false
.sym 41309 $abc$41607$n5567
.sym 41310 blink_simple_LED2.i_clk$2
.sym 41311 $false
.sym 41312 $abc$41607$n3650
.sym 41314 $abc$41607$n2844
.sym 41315 $abc$41607$n4935_1
.sym 41317 $abc$41607$n4088_1
.sym 41318 $abc$41607$n4080_1
.sym 41319 r_adc_master_tx_buffer_1[90][5]
.sym 41392 r_adc_master_tx_buffer_1[67][2]
.sym 41393 r_adc_master_tx_buffer_1[71][2]
.sym 41394 r_spi_master_tx_counter[1]
.sym 41395 r_spi_master_tx_counter[2]
.sym 41398 r_adc_master_tx_buffer_1[68][4]
.sym 41399 r_adc_master_tx_buffer_1[69][4]
.sym 41400 r_spi_master_tx_counter[0]
.sym 41401 $false
.sym 41404 r_adc_master_tx_buffer_1[64][5]
.sym 41405 r_adc_master_tx_buffer_1[68][5]
.sym 41406 r_spi_master_tx_counter[2]
.sym 41407 $false
.sym 41410 r_adc_master_rx_buffer_1[20]
.sym 41411 $false
.sym 41412 $false
.sym 41413 $false
.sym 41416 r_adc_master_rx_buffer_1[2]
.sym 41417 $false
.sym 41418 $false
.sym 41419 $false
.sym 41422 r_adc_master_rx_buffer_1[29]
.sym 41423 $false
.sym 41424 $false
.sym 41425 $false
.sym 41428 r_adc_master_rx_buffer_1[23]
.sym 41429 $false
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$41607$n5527
.sym 41433 blink_simple_LED2.i_clk$2
.sym 41434 $false
.sym 41435 $abc$41607$n3099
.sym 41437 $abc$41607$n3094
.sym 41441 r_adc_master_tx_buffer_1[3][5]
.sym 41442 r_adc_master_tx_buffer_1[3][0]
.sym 41509 $abc$41607$n4381_1
.sym 41510 $abc$41607$n4380_1
.sym 41511 r_spi_master_tx_counter[1]
.sym 41512 r_spi_master_tx_counter[0]
.sym 41515 $abc$41607$n3097
.sym 41516 $abc$41607$n3096
.sym 41517 r_spi_master_tx_counter[1]
.sym 41518 $abc$41607$n2732
.sym 41521 r_adc_master_tx_buffer_1[3][0]
.sym 41522 r_adc_master_tx_buffer_1[7][0]
.sym 41523 r_spi_master_tx_counter[2]
.sym 41524 $false
.sym 41527 r_adc_master_tx_buffer_1[65][6]
.sym 41528 r_adc_master_tx_buffer_1[69][6]
.sym 41529 r_spi_master_tx_counter[2]
.sym 41530 $false
.sym 41539 r_adc_master_tx_buffer_2[62][3]
.sym 41540 r_adc_master_tx_buffer_2[63][3]
.sym 41541 r_spi_master_tx_counter[0]
.sym 41542 $false
.sym 41545 r_adc_master_rx_buffer_1[29]
.sym 41546 $false
.sym 41547 $false
.sym 41548 $false
.sym 41551 r_adc_master_rx_buffer_1[2]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $abc$41607$n5525
.sym 41556 blink_simple_LED2.i_clk$2
.sym 41557 $false
.sym 41558 $abc$41607$n3719
.sym 41559 $abc$41607$n3359
.sym 41560 $abc$41607$n3721
.sym 41561 $abc$41607$n3720
.sym 41563 r_adc_master_tx_buffer_2[94][4]
.sym 41564 r_adc_master_tx_buffer_2[93][4]
.sym 41565 r_adc_master_tx_buffer_2[95][7]
.sym 41632 r_adc_master_tx_buffer_1[120][0]
.sym 41633 $abc$41607$n3485
.sym 41634 r_spi_master_tx_counter[3]
.sym 41635 $abc$41607$n2771
.sym 41644 $abc$41607$n3541
.sym 41645 $abc$41607$n3540
.sym 41646 r_spi_master_tx_counter[0]
.sym 41647 r_spi_master_tx_counter[1]
.sym 41650 r_adc_master_tx_buffer_1[2][0]
.sym 41651 r_adc_master_tx_buffer_1[6][0]
.sym 41652 r_spi_master_tx_counter[2]
.sym 41653 $false
.sym 41662 r_adc_master_tx_buffer_2[58][6]
.sym 41663 r_adc_master_tx_buffer_2[59][6]
.sym 41664 r_spi_master_tx_counter[0]
.sym 41665 $abc$41607$n2749_1
.sym 41668 $abc$41607$n5075_1
.sym 41669 r_spi_master_tx_counter[1]
.sym 41670 $abc$41607$n3544
.sym 41671 $abc$41607$n2732
.sym 41674 r_adc_master_rx_buffer_1[5]
.sym 41675 $false
.sym 41676 $false
.sym 41677 $false
.sym 41678 $abc$41607$n5574
.sym 41679 blink_simple_LED2.i_clk$2
.sym 41680 $false
.sym 41681 $abc$41607$n3959_1
.sym 41683 $abc$41607$n5090
.sym 41684 $abc$41607$n3729
.sym 41685 $abc$41607$n3960_1
.sym 41686 $abc$41607$n3952_1
.sym 41687 r_adc_master_tx_buffer_2[4][4]
.sym 41688 r_adc_master_tx_buffer_2[5][4]
.sym 41761 $abc$41607$n2864
.sym 41762 $abc$41607$n2863
.sym 41763 r_spi_master_tx_counter[1]
.sym 41764 r_spi_master_tx_counter[2]
.sym 41767 $abc$41607$n3536
.sym 41768 $abc$41607$n3539
.sym 41769 r_spi_master_tx_counter[3]
.sym 41770 $abc$41607$n5077
.sym 41773 $abc$41607$n3538
.sym 41774 $abc$41607$n3537
.sym 41775 r_spi_master_tx_counter[1]
.sym 41776 r_spi_master_tx_counter[0]
.sym 41779 $abc$41607$n2729
.sym 41780 $abc$41607$n5074
.sym 41781 $abc$41607$n5076_1
.sym 41782 $abc$41607$n2891
.sym 41785 r_adc_master_tx_buffer_1[32][6]
.sym 41786 r_adc_master_tx_buffer_1[33][6]
.sym 41787 r_spi_master_tx_counter[0]
.sym 41788 $false
.sym 41791 r_adc_master_tx_buffer_2[32][2]
.sym 41792 r_adc_master_tx_buffer_2[33][2]
.sym 41793 r_spi_master_tx_counter[0]
.sym 41794 $false
.sym 41797 r_adc_master_rx_buffer_1[22]
.sym 41798 $false
.sym 41799 $false
.sym 41800 $false
.sym 41801 $abc$41607$n5503
.sym 41802 blink_simple_LED2.i_clk$2
.sym 41803 $false
.sym 41804 $abc$41607$n3641
.sym 41805 $abc$41607$n3002
.sym 41806 $abc$41607$n3003
.sym 41807 $abc$41607$n5091_1
.sym 41808 $abc$41607$n3005
.sym 41809 $abc$41607$n3648
.sym 41810 $abc$41607$n3009
.sym 41811 r_adc_master_tx_buffer_1[80][3]
.sym 41878 $abc$41607$n28
.sym 41879 $false
.sym 41880 $false
.sym 41881 $false
.sym 41884 r_adc_master_tx_buffer_1[76][1]
.sym 41885 r_adc_master_tx_buffer_1[77][1]
.sym 41886 r_spi_master_tx_counter[1]
.sym 41887 r_spi_master_tx_counter[0]
.sym 41902 $abc$41607$n3992_1
.sym 41903 $abc$41607$n3995_1
.sym 41904 $abc$41607$n3996_1
.sym 41905 $abc$41607$n2771
.sym 41908 r_adc_master_tx_buffer_1[58][5]
.sym 41909 r_adc_master_tx_buffer_1[59][5]
.sym 41910 r_spi_master_tx_counter[0]
.sym 41911 $abc$41607$n2749_1
.sym 41920 r_adc_master_rx_buffer_1[15]
.sym 41921 $false
.sym 41922 $false
.sym 41923 $false
.sym 41924 $abc$41607$n5503
.sym 41925 blink_simple_LED2.i_clk$2
.sym 41926 $false
.sym 41927 $abc$41607$n2843
.sym 41928 $abc$41607$n4024_1
.sym 41929 r_adc_master_tx_buffer_2[52][6]
.sym 41930 r_adc_master_tx_buffer_2[55][0]
.sym 41931 r_adc_master_tx_buffer_2[52][5]
.sym 41932 r_adc_master_tx_buffer_2[52][3]
.sym 42001 $abc$41607$n4384_1
.sym 42002 $abc$41607$n4383_1
.sym 42003 r_spi_master_tx_counter[0]
.sym 42004 r_spi_master_tx_counter[1]
.sym 42007 $abc$41607$n4387_1
.sym 42008 $abc$41607$n4386_1
.sym 42009 r_spi_master_tx_counter[1]
.sym 42010 $abc$41607$n2732
.sym 42013 $abc$41607$n2729
.sym 42014 $abc$41607$n5246_1
.sym 42015 $abc$41607$n2891
.sym 42016 $abc$41607$n4378_1
.sym 42019 r_adc_master_tx_buffer_2[88][2]
.sym 42020 r_adc_master_tx_buffer_2[89][2]
.sym 42021 r_spi_master_tx_counter[0]
.sym 42022 $abc$41607$n2747_1
.sym 42025 r_spi_master_tx_counter[3]
.sym 42026 $abc$41607$n4382_1
.sym 42027 $abc$41607$n4379_1
.sym 42028 $abc$41607$n4385_1
.sym 42031 r_adc_master_rx_buffer_1[26]
.sym 42032 $false
.sym 42033 $false
.sym 42034 $false
.sym 42037 r_adc_master_rx_buffer_1[18]
.sym 42038 $false
.sym 42039 $false
.sym 42040 $false
.sym 42043 r_adc_master_rx_buffer_1[21]
.sym 42044 $false
.sym 42045 $false
.sym 42046 $false
.sym 42047 $abc$41607$n5585
.sym 42048 blink_simple_LED2.i_clk$2
.sym 42049 $false
.sym 42050 $abc$41607$n4517_1
.sym 42051 $abc$41607$n4205_1
.sym 42052 $abc$41607$n4518_1
.sym 42053 $abc$41607$n3722
.sym 42055 r_adc_master_tx_buffer_1[21][1]
.sym 42124 r_adc_master_tx_buffer_1[0][0]
.sym 42125 r_adc_master_tx_buffer_1[4][0]
.sym 42126 r_spi_master_tx_counter[2]
.sym 42127 $false
.sym 42136 r_adc_master_tx_buffer_1[2][7]
.sym 42137 r_adc_master_tx_buffer_1[6][7]
.sym 42138 r_spi_master_tx_counter[2]
.sym 42139 $false
.sym 42142 r_adc_master_rx_buffer_1[9]
.sym 42143 $false
.sym 42144 $false
.sym 42145 $false
.sym 42148 r_adc_master_rx_buffer_1[18]
.sym 42149 $false
.sym 42150 $false
.sym 42151 $false
.sym 42154 r_adc_master_rx_buffer_1[19]
.sym 42155 $false
.sym 42156 $false
.sym 42157 $false
.sym 42160 r_adc_master_rx_buffer_1[25]
.sym 42161 $false
.sym 42162 $false
.sym 42163 $false
.sym 42166 r_adc_master_rx_buffer_1[30]
.sym 42167 $false
.sym 42168 $false
.sym 42169 $false
.sym 42170 $abc$41607$n5591
.sym 42171 blink_simple_LED2.i_clk$2
.sym 42172 $false
.sym 42173 $abc$41607$n5349_1
.sym 42174 $abc$41607$n5000_1
.sym 42175 $abc$41607$n2800_1
.sym 42176 $abc$41607$n4534_1
.sym 42177 $abc$41607$n2810_1
.sym 42178 r_adc_master_tx_buffer_1[19][1]
.sym 42179 r_adc_master_tx_buffer_1[17][1]
.sym 42247 $abc$41607$n2687
.sym 42248 r_adc_master_last_range[2]
.sym 42249 r_adc_master_last_range[1]
.sym 42250 r_adc_master_last_range[0]
.sym 42253 $abc$41607$n5213_1
.sym 42254 $abc$41607$n5208_1
.sym 42255 r_spi_master_tx_counter[3]
.sym 42256 r_spi_master_tx_counter[0]
.sym 42259 $abc$41607$n2687
.sym 42260 r_adc_master_last_range[0]
.sym 42261 r_adc_master_last_range[2]
.sym 42262 r_adc_master_last_range[1]
.sym 42265 r_adc_master_tx_buffer_1[3][4]
.sym 42266 r_adc_master_tx_buffer_1[7][4]
.sym 42267 r_spi_master_tx_counter[0]
.sym 42268 r_spi_master_tx_counter[2]
.sym 42271 r_adc_master_tx_buffer_2[32][5]
.sym 42272 r_adc_master_tx_buffer_2[36][5]
.sym 42273 r_spi_master_tx_counter[1]
.sym 42274 $abc$41607$n5212_1
.sym 42277 r_adc_master_range[1]
.sym 42278 $false
.sym 42279 $false
.sym 42280 $false
.sym 42283 r_adc_master_range[2]
.sym 42284 $false
.sym 42285 $false
.sym 42286 $false
.sym 42289 r_adc_master_range[0]
.sym 42290 $false
.sym 42291 $false
.sym 42292 $false
.sym 42293 $abc$41607$n594
.sym 42294 blink_simple_LED2.i_clk$2
.sym 42295 $false
.sym 42296 $abc$41607$n5108
.sym 42297 $abc$41607$n5160
.sym 42298 $abc$41607$n4544_1
.sym 42300 r_adc_master_tx_buffer_1[84][5]
.sym 42301 r_adc_master_tx_buffer_1[87][6]
.sym 42302 r_adc_master_tx_buffer_1[84][3]
.sym 42303 r_adc_master_tx_buffer_1[87][4]
.sym 42370 $abc$41607$n588
.sym 42371 $abc$41607$n3295
.sym 42372 $abc$41607$n1881
.sym 42373 $abc$41607$n594
.sym 42376 $abc$41607$n1880
.sym 42377 $abc$41607$n1
.sym 42378 $false
.sym 42379 $false
.sym 42382 $abc$41607$n3289
.sym 42383 r_adc_master_last_range[0]
.sym 42384 r_adc_master_last_range[2]
.sym 42385 r_adc_master_last_range[1]
.sym 42388 $abc$41607$n3289
.sym 42389 r_adc_master_last_range[2]
.sym 42390 r_adc_master_last_range[1]
.sym 42391 $false
.sym 42394 $abc$41607$n1881
.sym 42395 $false
.sym 42396 $false
.sym 42397 $false
.sym 42400 $abc$41607$n1880
.sym 42401 $false
.sym 42402 $false
.sym 42403 $false
.sym 42406 $abc$41607$n1880
.sym 42407 $false
.sym 42408 $false
.sym 42409 $false
.sym 42412 $abc$41607$n1881
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $abc$41607$n595
.sym 42417 blink_simple_LED2.i_clk$2
.sym 42418 $abc$41607$n588
.sym 42419 $abc$41607$n5350_1
.sym 42421 $abc$41607$n3581
.sym 42423 $abc$41607$n5285_1
.sym 42424 r_adc_master_tx_buffer_1[114][1]
.sym 42426 r_adc_master_tx_buffer_1[115][0]
.sym 42493 r_spi_master_state[1]
.sym 42494 r_spi_master_state[0]
.sym 42495 r_spi_master_reset
.sym 42496 $false
.sym 42499 r_adc_master_tx_buffer_1[115][0]
.sym 42500 r_adc_master_tx_buffer_1[119][0]
.sym 42501 r_spi_master_tx_counter[1]
.sym 42502 r_spi_master_tx_counter[2]
.sym 42505 r_adc_master_tx_buffer_1[120][3]
.sym 42506 $abc$41607$n2995
.sym 42507 r_spi_master_tx_counter[3]
.sym 42508 $abc$41607$n2771
.sym 42511 r_adc_master_rx_buffer_1[23]
.sym 42512 $false
.sym 42513 $false
.sym 42514 $false
.sym 42517 r_adc_master_rx_buffer_1[8]
.sym 42518 $false
.sym 42519 $false
.sym 42520 $false
.sym 42523 r_adc_master_rx_buffer_1[1]
.sym 42524 $false
.sym 42525 $false
.sym 42526 $false
.sym 42529 r_adc_master_rx_buffer_1[15]
.sym 42530 $false
.sym 42531 $false
.sym 42532 $false
.sym 42535 r_adc_master_rx_buffer_1[4]
.sym 42536 $false
.sym 42537 $false
.sym 42538 $false
.sym 42539 $abc$41607$n5494
.sym 42540 blink_simple_LED2.i_clk$2
.sym 42541 $false
.sym 42542 r_adc_master_tx_buffer_1[3][2]
.sym 42543 r_adc_master_tx_buffer_1[0][1]
.sym 42544 r_adc_master_tx_buffer_1[1][4]
.sym 42545 r_adc_master_tx_buffer_1[1][6]
.sym 42546 r_adc_master_tx_buffer_1[0][4]
.sym 42547 r_adc_master_tx_buffer_1[1][1]
.sym 42548 r_adc_master_tx_buffer_1[0][5]
.sym 42549 r_adc_master_tx_buffer_1[3][7]
.sym 42578 $true
.sym 42615 r_spi_master_adc_tx_data_count[0]$2
.sym 42616 $false
.sym 42617 r_spi_master_adc_tx_data_count[0]
.sym 42618 $false
.sym 42619 $false
.sym 42621 $auto$alumacc.cc:474:replace_alu$1629.C[2]
.sym 42623 r_spi_master_adc_tx_data_count[1]
.sym 42624 $true$2
.sym 42628 $false
.sym 42629 r_spi_master_adc_tx_data_count[2]
.sym 42630 $false
.sym 42631 $auto$alumacc.cc:474:replace_alu$1629.C[2]
.sym 42634 r_spi_master_state[2]
.sym 42635 r_spi_master_state[3]
.sym 42636 $false
.sym 42637 $false
.sym 42640 $false
.sym 42641 $false
.sym 42642 $false
.sym 42643 $false
.sym 42646 $false
.sym 42647 $false
.sym 42648 $false
.sym 42649 $false
.sym 42652 $abc$41607$n77
.sym 42653 $abc$41607$n3173
.sym 42654 $abc$41607$n3174
.sym 42655 $false
.sym 42658 r_spi_master_state[1]
.sym 42659 r_spi_master_state[0]
.sym 42660 r_spi_master_reset
.sym 42661 $abc$41607$n77
.sym 42662 $true
.sym 42663 blink_simple_LED2.i_clk$2
.sym 42664 $abc$41607$n77
.sym 42665 $abc$41607$n5275_1
.sym 42666 $abc$41607$n5274_1
.sym 42668 $abc$41607$n4590_1
.sym 42669 $abc$41607$n4351_1
.sym 42670 $abc$41607$n3724
.sym 42671 w_spi_master_tx_data_ready
.sym 42672 r_adc_master_rx_buffer_1[7]
.sym 42739 $abc$41607$n4540_1
.sym 42740 $abc$41607$n4539_1
.sym 42741 r_spi_master_tx_counter[1]
.sym 42742 r_spi_master_tx_counter[3]
.sym 42745 $abc$41607$n2999
.sym 42746 $abc$41607$n3000
.sym 42747 $abc$41607$n4997_1
.sym 42748 r_spi_master_tx_counter[0]
.sym 42751 r_adc_master_tx_buffer_1[76][3]
.sym 42752 r_adc_master_tx_buffer_1[77][3]
.sym 42753 r_spi_master_tx_counter[0]
.sym 42754 $false
.sym 42757 r_adc_master_tx_buffer_1[34][7]
.sym 42758 r_adc_master_tx_buffer_1[38][7]
.sym 42759 r_spi_master_tx_counter[0]
.sym 42760 r_spi_master_tx_counter[2]
.sym 42763 r_spi_master_state[0]
.sym 42764 r_spi_master_state[1]
.sym 42765 w_spi_master_tx_data_ready
.sym 42766 PIN_6$2
.sym 42769 r_adc_master_tx_buffer_1[113][3]
.sym 42770 r_adc_master_tx_buffer_1[117][3]
.sym 42771 r_spi_master_tx_counter[1]
.sym 42772 r_spi_master_tx_counter[2]
.sym 42775 $abc$41607$n3193
.sym 42776 $abc$41607$n3194
.sym 42777 $false
.sym 42778 $false
.sym 42781 $abc$41607$n3190_1
.sym 42782 $abc$41607$n3191
.sym 42783 $false
.sym 42784 $false
.sym 42785 $abc$41607$n641
.sym 42786 blink_simple_LED2.i_clk$2
.sym 42787 $abc$41607$n75
.sym 42790 $abc$41607$n4327_1
.sym 42794 spiMasterADC.SPI_Master_Inst.r_TX_Byte[4]
.sym 42862 r_adc_master_tx_buffer_1[24][5]
.sym 42863 r_adc_master_tx_buffer_1[25][5]
.sym 42864 r_spi_master_tx_counter[0]
.sym 42865 $abc$41607$n2747_1
.sym 42868 r_adc_master_tx_buffer_1[58][1]
.sym 42869 r_adc_master_tx_buffer_1[59][1]
.sym 42870 r_spi_master_tx_counter[0]
.sym 42871 $false
.sym 42874 r_adc_master_tx_buffer_2[34][5]
.sym 42875 r_adc_master_tx_buffer_2[38][5]
.sym 42876 r_spi_master_tx_counter[1]
.sym 42877 r_spi_master_tx_counter[2]
.sym 42880 r_adc_master_rx_buffer_1[13]
.sym 42881 $false
.sym 42882 $false
.sym 42883 $false
.sym 42886 r_adc_master_rx_buffer_1[9]
.sym 42887 $false
.sym 42888 $false
.sym 42889 $false
.sym 42898 r_adc_master_rx_buffer_1[1]
.sym 42899 $false
.sym 42900 $false
.sym 42901 $false
.sym 42908 $abc$41607$n5519
.sym 42909 blink_simple_LED2.i_clk$2
.sym 42910 $false
.sym 42911 $abc$41607$n5296_1
.sym 42912 $abc$41607$n4026_1
.sym 42913 r_adc_master_tx_buffer_1[27][6]
.sym 42915 r_adc_master_tx_buffer_1[25][7]
.sym 42916 r_adc_master_tx_buffer_1[26][7]
.sym 42918 r_adc_master_tx_buffer_1[27][5]
.sym 42997 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 42998 spiMasterADC.o_RX_Count[0]
.sym 42999 spiMasterADC.r_CS_n
.sym 43000 $false
.sym 43009 r_adc_master_tx_buffer_1[35][7]
.sym 43010 r_adc_master_tx_buffer_1[39][7]
.sym 43011 r_spi_master_tx_counter[2]
.sym 43012 r_spi_master_tx_counter[0]
.sym 43027 spiMasterADC.o_RX_Count[1]
.sym 43028 $false
.sym 43029 $false
.sym 43030 $false
.sym 43031 $abc$41607$n662
.sym 43032 blink_simple_LED2.i_clk$2
.sym 43033 spiMasterADC.r_CS_n
.sym 43034 r_adc_master_tx_buffer_1[32][5]
.sym 43035 r_adc_master_tx_buffer_1[33][0]
.sym 43039 r_adc_master_tx_buffer_1[35][7]
.sym 43041 r_adc_master_tx_buffer_1[35][6]
.sym 43126 spiMasterADC.r_CS_n
.sym 43127 r_spi_master_adc_cs_control
.sym 43128 $false
.sym 43129 $false
.sym 43132 r_adc_master_tx_buffer_2[108][7]
.sym 43133 r_adc_master_tx_buffer_2[109][7]
.sym 43134 r_spi_master_tx_counter[1]
.sym 43135 r_spi_master_tx_counter[0]
.sym 43138 spiMasterADC.o_RX_Count[0]
.sym 43139 spiMasterADC.o_RX_Count[1]
.sym 43140 $abc$41607$n3204
.sym 43141 $false
.sym 43144 r_adc_master_rx_buffer_1[23]
.sym 43145 $false
.sym 43146 $false
.sym 43147 $false
.sym 43150 r_adc_master_rx_buffer_1[31]
.sym 43151 $false
.sym 43152 $false
.sym 43153 $false
.sym 43154 $abc$41607$n5590
.sym 43155 blink_simple_LED2.i_clk$2
.sym 43156 $false
.sym 43158 $abc$41607$n4967_1
.sym 43159 $abc$41607$n4958_1
.sym 43160 $abc$41607$n5186_1
.sym 43162 $abc$41607$n3969_1
.sym 43163 r_adc_master_tx_buffer_2[101][2]
.sym 43164 r_adc_master_tx_buffer_2[101][4]
.sym 43231 r_adc_master_rx_buffer_1[27]
.sym 43232 $false
.sym 43233 $false
.sym 43234 $false
.sym 43267 r_adc_master_rx_buffer_1[3]
.sym 43268 $false
.sym 43269 $false
.sym 43270 $false
.sym 43277 $abc$41607$n5553
.sym 43278 blink_simple_LED2.i_clk$2
.sym 43279 $false
.sym 43280 $abc$41607$n2848
.sym 43281 $abc$41607$n5187_1
.sym 43282 $abc$41607$n5284_1
.sym 43283 r_adc_master_tx_buffer_2[59][3]
.sym 43284 r_adc_master_tx_buffer_2[59][2]
.sym 43286 r_adc_master_tx_buffer_2[58][2]
.sym 43354 r_adc_master_tx_buffer_1[76][6]
.sym 43355 r_adc_master_tx_buffer_1[77][6]
.sym 43356 r_spi_master_tx_counter[0]
.sym 43357 $false
.sym 43360 r_adc_master_tx_buffer_1[78][0]
.sym 43361 r_adc_master_tx_buffer_1[79][0]
.sym 43362 r_spi_master_tx_counter[0]
.sym 43363 $false
.sym 43366 r_adc_master_rx_buffer_1[30]
.sym 43367 $false
.sym 43368 $false
.sym 43369 $false
.sym 43378 r_adc_master_rx_buffer_1[0]
.sym 43379 $false
.sym 43380 $false
.sym 43381 $false
.sym 43390 r_adc_master_rx_buffer_1[17]
.sym 43391 $false
.sym 43392 $false
.sym 43393 $false
.sym 43396 r_adc_master_rx_buffer_1[27]
.sym 43397 $false
.sym 43398 $false
.sym 43399 $false
.sym 43400 $abc$41607$n5532
.sym 43401 blink_simple_LED2.i_clk$2
.sym 43402 $false
.sym 43404 r_adc_master_tx_buffer_2[118][0]
.sym 43405 r_adc_master_tx_buffer_2[118][2]
.sym 43406 r_adc_master_tx_buffer_2[118][1]
.sym 43408 r_adc_master_tx_buffer_2[118][7]
.sym 43410 r_adc_master_tx_buffer_2[118][4]
.sym 43477 r_adc_master_tx_buffer_1[48][7]
.sym 43478 r_adc_master_tx_buffer_1[52][7]
.sym 43479 r_spi_master_tx_counter[0]
.sym 43480 $abc$41607$n5292_1
.sym 43483 r_adc_master_tx_buffer_1[49][7]
.sym 43484 r_adc_master_tx_buffer_1[53][7]
.sym 43485 r_spi_master_tx_counter[0]
.sym 43486 r_spi_master_tx_counter[2]
.sym 43489 r_adc_master_rx_buffer_1[31]
.sym 43490 $false
.sym 43491 $false
.sym 43492 $false
.sym 43507 r_adc_master_rx_buffer_1[15]
.sym 43508 $false
.sym 43509 $false
.sym 43510 $false
.sym 43513 r_adc_master_rx_buffer_1[7]
.sym 43514 $false
.sym 43515 $false
.sym 43516 $false
.sym 43519 r_adc_master_rx_buffer_1[23]
.sym 43520 $false
.sym 43521 $false
.sym 43522 $false
.sym 43523 $abc$41607$n5516
.sym 43524 blink_simple_LED2.i_clk$2
.sym 43525 $false
.sym 43526 $abc$41607$n5185_1
.sym 43527 r_adc_master_tx_buffer_2[21][1]
.sym 43528 r_adc_master_tx_buffer_2[20][4]
.sym 43530 r_adc_master_tx_buffer_2[21][4]
.sym 43531 r_adc_master_tx_buffer_2[22][6]
.sym 43532 r_adc_master_tx_buffer_2[22][2]
.sym 43600 r_adc_master_tx_buffer_1[81][7]
.sym 43601 r_adc_master_tx_buffer_1[85][7]
.sym 43602 r_spi_master_tx_counter[0]
.sym 43603 r_spi_master_tx_counter[2]
.sym 43606 r_adc_master_tx_buffer_1[80][0]
.sym 43607 r_adc_master_tx_buffer_1[84][0]
.sym 43608 r_spi_master_tx_counter[0]
.sym 43609 r_spi_master_tx_counter[2]
.sym 43618 r_adc_master_rx_buffer_1[23]
.sym 43619 $false
.sym 43620 $false
.sym 43621 $false
.sym 43624 r_adc_master_rx_buffer_1[2]
.sym 43625 $false
.sym 43626 $false
.sym 43627 $false
.sym 43630 r_adc_master_rx_buffer_1[14]
.sym 43631 $false
.sym 43632 $false
.sym 43633 $false
.sym 43636 r_adc_master_rx_buffer_1[24]
.sym 43637 $false
.sym 43638 $false
.sym 43639 $false
.sym 43642 r_adc_master_rx_buffer_1[31]
.sym 43643 $false
.sym 43644 $false
.sym 43645 $false
.sym 43646 $abc$41607$n5537
.sym 43647 blink_simple_LED2.i_clk$2
.sym 43648 $false
.sym 43651 r_adc_master_tx_buffer_1[60][7]
.sym 43652 r_adc_master_tx_buffer_1[60][6]
.sym 43741 r_adc_master_rx_buffer_1[4]
.sym 43742 $false
.sym 43743 $false
.sym 43744 $false
.sym 43769 $abc$41607$n5535
.sym 43770 blink_simple_LED2.i_clk$2
.sym 43771 $false
.sym 43774 r_adc_master_tx_buffer_1[57][3]
.sym 43775 r_adc_master_tx_buffer_1[57][2]
.sym 43852 $abc$41607$n747
.sym 43853 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 43854 $false
.sym 43855 $false
.sym 43882 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 43883 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 43884 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 43885 $false
.sym 43892 $abc$41607$n746
.sym 43893 blink_simple_LED2.i_clk$2
.sym 43894 $abc$41607$n899$2
.sym 43896 r_adc_master_tx_buffer_1[76][7]
.sym 43901 r_adc_master_tx_buffer_1[78][0]
.sym 43975 $false
.sym 43976 $false
.sym 43977 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 43978 $false
.sym 43981 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 43982 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 43983 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 43984 $abc$41607$n2921
.sym 44011 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 44012 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 44013 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 44014 $abc$41607$n2925
.sym 44015 $abc$41607$n747
.sym 44016 blink_simple_LED2.i_clk$2
.sym 44017 $abc$41607$n899$2
.sym 44019 r_adc_master_rx_buffer_1[31]
.sym 44022 r_adc_master_rx_buffer_1[20]
.sym 44025 r_adc_master_rx_buffer_1[28]
.sym 44098 $false
.sym 44099 $false
.sym 44100 $false
.sym 44101 $false
.sym 44104 $false
.sym 44105 $false
.sym 44106 $false
.sym 44107 $false
.sym 44138 $abc$41607$n5628$2
.sym 44139 blink_simple_LED2.i_clk$2
.sym 44140 $false
.sym 44244 $abc$41607$n2724_1
.sym 44246 r_adc_master_tx_buffer_1[80][2]
.sym 44340 r_adc_master_rx_buffer_1[26]
.sym 44341 $false
.sym 44342 $false
.sym 44343 $false
.sym 44346 r_adc_master_rx_buffer_1[21]
.sym 44347 $false
.sym 44348 $false
.sym 44349 $false
.sym 44362 $abc$41607$n5537
.sym 44363 blink_simple_LED2.i_clk$2
.sym 44364 $false
.sym 44371 $abc$41607$n3575
.sym 44372 r_adc_master_tx_buffer_1[89][0]
.sym 44373 r_adc_master_tx_buffer_1[90][1]
.sym 44479 r_adc_master_tx_buffer_1[92][3]
.sym 44480 r_adc_master_tx_buffer_1[93][3]
.sym 44481 r_spi_master_tx_counter[0]
.sym 44482 $false
.sym 44485 r_adc_master_tx_buffer_1[92][1]
.sym 44486 r_adc_master_tx_buffer_1[93][1]
.sym 44487 r_spi_master_tx_counter[1]
.sym 44488 r_spi_master_tx_counter[0]
.sym 44503 r_adc_master_rx_buffer_1[25]
.sym 44504 $false
.sym 44505 $false
.sym 44506 $false
.sym 44509 r_adc_master_rx_buffer_1[27]
.sym 44510 $false
.sym 44511 $false
.sym 44512 $false
.sym 44515 r_adc_master_rx_buffer_1[10]
.sym 44516 $false
.sym 44517 $false
.sym 44518 $false
.sym 44521 r_adc_master_rx_buffer_1[19]
.sym 44522 $false
.sym 44523 $false
.sym 44524 $false
.sym 44525 $abc$41607$n5542
.sym 44526 blink_simple_LED2.i_clk$2
.sym 44527 $false
.sym 44528 $abc$41607$n5377_1
.sym 44535 r_adc_master_tx_buffer_1[77][5]
.sym 44614 r_adc_master_tx_buffer_2[62][0]
.sym 44615 r_adc_master_tx_buffer_2[63][0]
.sym 44616 r_spi_master_tx_counter[0]
.sym 44617 $false
.sym 44620 $abc$41607$n3452
.sym 44621 $abc$41607$n3451
.sym 44622 r_spi_master_tx_counter[1]
.sym 44623 $abc$41607$n2732
.sym 44626 r_adc_master_rx_buffer_1[0]
.sym 44627 $false
.sym 44628 $false
.sym 44629 $false
.sym 44632 r_adc_master_rx_buffer_1[11]
.sym 44633 $false
.sym 44634 $false
.sym 44635 $false
.sym 44638 r_adc_master_rx_buffer_1[30]
.sym 44639 $false
.sym 44640 $false
.sym 44641 $false
.sym 44644 r_adc_master_rx_buffer_1[8]
.sym 44645 $false
.sym 44646 $false
.sym 44647 $false
.sym 44648 $abc$41607$n5578
.sym 44649 blink_simple_LED2.i_clk$2
.sym 44650 $false
.sym 44651 $abc$41607$n3875
.sym 44652 $abc$41607$n3879
.sym 44656 $abc$41607$n3470
.sym 44657 $abc$41607$n3876
.sym 44658 r_adc_master_tx_buffer_1[93][7]
.sym 44731 r_adc_master_tx_buffer_2[42][1]
.sym 44732 r_adc_master_tx_buffer_2[43][1]
.sym 44733 r_spi_master_tx_counter[0]
.sym 44734 $abc$41607$n2749_1
.sym 44737 r_adc_master_tx_buffer_1[81][5]
.sym 44738 r_adc_master_tx_buffer_1[85][5]
.sym 44739 r_spi_master_tx_counter[2]
.sym 44740 r_spi_master_tx_counter[0]
.sym 44743 r_adc_master_tx_buffer_1[81][3]
.sym 44744 r_adc_master_tx_buffer_1[85][3]
.sym 44745 r_spi_master_tx_counter[2]
.sym 44746 $false
.sym 44755 r_adc_master_rx_buffer_1[1]
.sym 44756 $false
.sym 44757 $false
.sym 44758 $false
.sym 44761 r_adc_master_rx_buffer_1[9]
.sym 44762 $false
.sym 44763 $false
.sym 44764 $false
.sym 44771 $abc$41607$n5573
.sym 44772 blink_simple_LED2.i_clk$2
.sym 44773 $false
.sym 44777 $abc$41607$n3447
.sym 44778 $abc$41607$n3616
.sym 44780 $abc$41607$n3615
.sym 44848 r_adc_master_tx_buffer_2[44][1]
.sym 44849 r_adc_master_tx_buffer_2[45][1]
.sym 44850 r_spi_master_tx_counter[0]
.sym 44851 $false
.sym 44854 r_adc_master_rx_buffer_1[20]
.sym 44855 $false
.sym 44856 $false
.sym 44857 $false
.sym 44872 r_adc_master_rx_buffer_1[25]
.sym 44873 $false
.sym 44874 $false
.sym 44875 $false
.sym 44884 r_adc_master_rx_buffer_1[17]
.sym 44885 $false
.sym 44886 $false
.sym 44887 $false
.sym 44894 $abc$41607$n5574
.sym 44895 blink_simple_LED2.i_clk$2
.sym 44896 $false
.sym 44900 $abc$41607$n3922_1
.sym 44903 r_adc_master_tx_buffer_2[63][4]
.sym 44904 r_adc_master_tx_buffer_2[61][4]
.sym 44971 r_adc_master_tx_buffer_1[78][6]
.sym 44972 r_adc_master_tx_buffer_1[79][6]
.sym 44973 r_spi_master_tx_counter[0]
.sym 44974 $false
.sym 44977 r_adc_master_tx_buffer_1[76][4]
.sym 44978 r_adc_master_tx_buffer_1[77][4]
.sym 44979 r_spi_master_tx_counter[0]
.sym 44980 $abc$41607$n2732
.sym 44983 r_adc_master_tx_buffer_2[84][0]
.sym 44984 r_adc_master_tx_buffer_2[85][0]
.sym 44985 r_spi_master_tx_counter[0]
.sym 44986 $false
.sym 44989 r_adc_master_rx_buffer_1[28]
.sym 44990 $false
.sym 44991 $false
.sym 44992 $false
.sym 44995 r_adc_master_rx_buffer_1[6]
.sym 44996 $false
.sym 44997 $false
.sym 44998 $false
.sym 45001 r_adc_master_rx_buffer_1[14]
.sym 45002 $false
.sym 45003 $false
.sym 45004 $false
.sym 45017 $abc$41607$n5532
.sym 45018 blink_simple_LED2.i_clk$2
.sym 45019 $false
.sym 45020 $abc$41607$n3469
.sym 45021 $abc$41607$n3443
.sym 45022 $abc$41607$n3468
.sym 45024 $abc$41607$n5031_1
.sym 45026 r_adc_master_tx_buffer_2[16][2]
.sym 45094 r_adc_master_tx_buffer_2[58][0]
.sym 45095 r_adc_master_tx_buffer_2[59][0]
.sym 45096 r_spi_master_tx_counter[0]
.sym 45097 $abc$41607$n2749_1
.sym 45100 r_adc_master_rx_buffer_1[17]
.sym 45101 $false
.sym 45102 $false
.sym 45103 $false
.sym 45106 r_adc_master_rx_buffer_1[8]
.sym 45107 $false
.sym 45108 $false
.sym 45109 $false
.sym 45118 r_adc_master_rx_buffer_1[0]
.sym 45119 $false
.sym 45120 $false
.sym 45121 $false
.sym 45124 r_adc_master_rx_buffer_1[13]
.sym 45125 $false
.sym 45126 $false
.sym 45127 $false
.sym 45136 r_adc_master_rx_buffer_1[11]
.sym 45137 $false
.sym 45138 $false
.sym 45139 $false
.sym 45140 $abc$41607$n5577
.sym 45141 blink_simple_LED2.i_clk$2
.sym 45142 $false
.sym 45143 r_adc_master_tx_buffer_2[96][6]
.sym 45144 r_adc_master_tx_buffer_2[98][7]
.sym 45149 r_adc_master_tx_buffer_2[96][0]
.sym 45150 r_adc_master_tx_buffer_2[98][2]
.sym 45217 r_adc_master_tx_buffer_2[33][6]
.sym 45218 r_adc_master_tx_buffer_2[37][6]
.sym 45219 r_spi_master_tx_counter[2]
.sym 45220 $false
.sym 45223 $abc$41607$n4085_1
.sym 45224 $abc$41607$n4086_1
.sym 45225 r_spi_master_tx_counter[1]
.sym 45226 $abc$41607$n4082_1
.sym 45229 r_adc_master_tx_buffer_1[80][5]
.sym 45230 r_adc_master_tx_buffer_1[84][5]
.sym 45231 r_spi_master_tx_counter[0]
.sym 45232 r_spi_master_tx_counter[2]
.sym 45235 r_adc_master_tx_buffer_1[48][5]
.sym 45236 r_adc_master_tx_buffer_1[49][5]
.sym 45237 r_spi_master_tx_counter[0]
.sym 45238 $false
.sym 45247 r_adc_master_rx_buffer_1[21]
.sym 45248 $false
.sym 45249 $false
.sym 45250 $false
.sym 45253 r_adc_master_rx_buffer_1[28]
.sym 45254 $false
.sym 45255 $false
.sym 45256 $false
.sym 45259 r_adc_master_rx_buffer_1[29]
.sym 45260 $false
.sym 45261 $false
.sym 45262 $false
.sym 45263 $abc$41607$n5514
.sym 45264 blink_simple_LED2.i_clk$2
.sym 45265 $false
.sym 45267 $abc$41607$n5059
.sym 45271 $abc$41607$n5060_1
.sym 45272 r_adc_master_tx_buffer_2[116][4]
.sym 45273 r_adc_master_tx_buffer_2[117][1]
.sym 45346 r_adc_master_tx_buffer_1[61][1]
.sym 45347 r_adc_master_tx_buffer_1[63][1]
.sym 45348 r_spi_master_tx_counter[0]
.sym 45349 r_spi_master_tx_counter[1]
.sym 45352 r_adc_master_tx_buffer_1[62][2]
.sym 45353 r_adc_master_tx_buffer_1[63][2]
.sym 45354 r_spi_master_tx_counter[0]
.sym 45355 $false
.sym 45358 r_adc_master_rx_buffer_1[2]
.sym 45359 $false
.sym 45360 $false
.sym 45361 $false
.sym 45364 r_adc_master_rx_buffer_1[1]
.sym 45365 $false
.sym 45366 $false
.sym 45367 $false
.sym 45370 r_adc_master_rx_buffer_1[10]
.sym 45371 $false
.sym 45372 $false
.sym 45373 $false
.sym 45376 r_adc_master_rx_buffer_1[17]
.sym 45377 $false
.sym 45378 $false
.sym 45379 $false
.sym 45386 $abc$41607$n5521
.sym 45387 blink_simple_LED2.i_clk$2
.sym 45388 $false
.sym 45389 $abc$41607$n4001_1
.sym 45393 r_adc_master_tx_buffer_1[54][5]
.sym 45396 r_adc_master_tx_buffer_1[55][5]
.sym 45463 r_adc_master_tx_buffer_1[56][1]
.sym 45464 r_adc_master_tx_buffer_1[57][1]
.sym 45465 r_spi_master_tx_counter[0]
.sym 45466 $false
.sym 45475 $abc$41607$n2846
.sym 45476 $abc$41607$n2845
.sym 45477 $abc$41607$n2732
.sym 45478 $false
.sym 45481 r_adc_master_tx_buffer_1[65][2]
.sym 45482 r_adc_master_tx_buffer_1[69][2]
.sym 45483 r_spi_master_tx_counter[1]
.sym 45484 $abc$41607$n4934_1
.sym 45493 r_adc_master_tx_buffer_1[90][5]
.sym 45494 r_adc_master_tx_buffer_1[91][5]
.sym 45495 r_spi_master_tx_counter[0]
.sym 45496 $abc$41607$n2749_1
.sym 45499 $abc$41607$n4081_1
.sym 45500 $abc$41607$n4087_1
.sym 45501 $abc$41607$n4088_1
.sym 45502 $abc$41607$n2835
.sym 45505 r_adc_master_rx_buffer_1[13]
.sym 45506 $false
.sym 45507 $false
.sym 45508 $false
.sym 45509 $abc$41607$n5540
.sym 45510 blink_simple_LED2.i_clk$2
.sym 45511 $false
.sym 45512 $abc$41607$n3921_1
.sym 45513 $abc$41607$n3008
.sym 45514 $abc$41607$n3637
.sym 45515 $abc$41607$n3627
.sym 45516 $abc$41607$n3006
.sym 45517 $abc$41607$n3920_1
.sym 45519 r_adc_master_tx_buffer_1[1][3]
.sym 45586 r_adc_master_tx_buffer_2[58][3]
.sym 45587 r_adc_master_tx_buffer_2[59][3]
.sym 45588 r_spi_master_tx_counter[0]
.sym 45589 $abc$41607$n2749_1
.sym 45598 $abc$41607$n3095
.sym 45599 $abc$41607$n3098
.sym 45600 $abc$41607$n3099
.sym 45601 $abc$41607$n2771
.sym 45622 r_adc_master_rx_buffer_1[5]
.sym 45623 $false
.sym 45624 $false
.sym 45625 $false
.sym 45628 r_adc_master_rx_buffer_1[0]
.sym 45629 $false
.sym 45630 $false
.sym 45631 $false
.sym 45632 $abc$41607$n5494
.sym 45633 blink_simple_LED2.i_clk$2
.sym 45634 $false
.sym 45635 $abc$41607$n4569_1
.sym 45636 $abc$41607$n3758
.sym 45637 $abc$41607$n3757
.sym 45638 r_adc_master_tx_buffer_2[10][7]
.sym 45639 r_adc_master_tx_buffer_2[9][1]
.sym 45640 r_adc_master_tx_buffer_2[10][3]
.sym 45641 r_adc_master_tx_buffer_2[8][1]
.sym 45642 r_adc_master_tx_buffer_2[10][1]
.sym 45709 r_spi_master_tx_counter[3]
.sym 45710 $abc$41607$n3726
.sym 45711 $abc$41607$n3729
.sym 45712 $abc$41607$n3720
.sym 45715 $abc$41607$n3361
.sym 45716 $abc$41607$n3360
.sym 45717 r_spi_master_tx_counter[1]
.sym 45718 r_spi_master_tx_counter[2]
.sym 45721 $abc$41607$n3723
.sym 45722 $abc$41607$n3722
.sym 45723 r_spi_master_tx_counter[1]
.sym 45724 $abc$41607$n2732
.sym 45727 $abc$41607$n3721
.sym 45728 $abc$41607$n3724
.sym 45729 $abc$41607$n3725
.sym 45730 r_spi_master_tx_counter[4]
.sym 45739 r_adc_master_rx_buffer_1[12]
.sym 45740 $false
.sym 45741 $false
.sym 45742 $false
.sym 45745 r_adc_master_rx_buffer_1[20]
.sym 45746 $false
.sym 45747 $false
.sym 45748 $false
.sym 45751 r_adc_master_rx_buffer_1[7]
.sym 45752 $false
.sym 45753 $false
.sym 45754 $false
.sym 45755 $abc$41607$n5586
.sym 45756 blink_simple_LED2.i_clk$2
.sym 45757 $false
.sym 45758 $abc$41607$n4936_1
.sym 45759 $abc$41607$n2735
.sym 45760 $abc$41607$n3462
.sym 45762 $abc$41607$n3995_1
.sym 45763 r_adc_master_tx_buffer_1[57][4]
.sym 45764 r_adc_master_tx_buffer_1[57][5]
.sym 45765 r_adc_master_tx_buffer_1[59][0]
.sym 45832 $abc$41607$n3961_1
.sym 45833 $abc$41607$n3960_1
.sym 45834 r_spi_master_tx_counter[1]
.sym 45835 r_spi_master_tx_counter[2]
.sym 45844 r_adc_master_tx_buffer_1[60][1]
.sym 45845 r_adc_master_tx_buffer_1[62][1]
.sym 45846 r_spi_master_tx_counter[0]
.sym 45847 $abc$41607$n5089_1
.sym 45850 $abc$41607$n3731
.sym 45851 $abc$41607$n3730
.sym 45852 r_spi_master_tx_counter[2]
.sym 45853 r_spi_master_tx_counter[1]
.sym 45856 r_adc_master_tx_buffer_2[4][4]
.sym 45857 r_adc_master_tx_buffer_2[5][4]
.sym 45858 r_spi_master_tx_counter[0]
.sym 45859 $false
.sym 45862 r_spi_master_tx_counter[3]
.sym 45863 $abc$41607$n3959_1
.sym 45864 $abc$41607$n3962_1
.sym 45865 $abc$41607$n3953_1
.sym 45868 r_adc_master_rx_buffer_1[28]
.sym 45869 $false
.sym 45870 $false
.sym 45871 $false
.sym 45874 r_adc_master_rx_buffer_1[20]
.sym 45875 $false
.sym 45876 $false
.sym 45877 $false
.sym 45878 $abc$41607$n5563
.sym 45879 blink_simple_LED2.i_clk$2
.sym 45880 $false
.sym 45881 $abc$41607$n5092
.sym 45882 $abc$41607$n3604
.sym 45883 $abc$41607$n5188_1
.sym 45884 $abc$41607$n3606
.sym 45885 $abc$41607$n3614
.sym 45886 $abc$41607$n3448
.sym 45887 r_adc_master_tx_buffer_1[64][1]
.sym 45955 r_spi_master_tx_counter[3]
.sym 45956 $abc$41607$n3645
.sym 45957 $abc$41607$n3642
.sym 45958 $abc$41607$n3648
.sym 45961 r_spi_master_tx_counter[3]
.sym 45962 $abc$41607$n3006
.sym 45963 $abc$41607$n3003
.sym 45964 $abc$41607$n3009
.sym 45967 $abc$41607$n3005
.sym 45968 $abc$41607$n3004
.sym 45969 r_spi_master_tx_counter[1]
.sym 45970 r_spi_master_tx_counter[0]
.sym 45973 $abc$41607$n2732
.sym 45974 $abc$41607$n5090
.sym 45975 $abc$41607$n3641
.sym 45976 $abc$41607$n2771
.sym 45979 r_adc_master_tx_buffer_1[80][3]
.sym 45980 r_adc_master_tx_buffer_1[84][3]
.sym 45981 r_spi_master_tx_counter[2]
.sym 45982 $false
.sym 45985 $abc$41607$n3650
.sym 45986 $abc$41607$n3649
.sym 45987 r_spi_master_tx_counter[1]
.sym 45988 $abc$41607$n2729
.sym 45991 $abc$41607$n3011
.sym 45992 $abc$41607$n3010
.sym 45993 r_spi_master_tx_counter[1]
.sym 45994 $abc$41607$n2732
.sym 45997 r_adc_master_rx_buffer_1[27]
.sym 45998 $false
.sym 45999 $false
.sym 46000 $false
.sym 46001 $abc$41607$n5535
.sym 46002 blink_simple_LED2.i_clk$2
.sym 46003 $false
.sym 46004 $abc$41607$n2719
.sym 46005 $abc$41607$n2733_1
.sym 46006 $abc$41607$n4937_1
.sym 46007 $abc$41607$n2823
.sym 46008 $abc$41607$n2720_1
.sym 46009 $abc$41607$n2813
.sym 46010 r_adc_master_tx_buffer_2[117][2]
.sym 46078 $abc$41607$n2847
.sym 46079 $abc$41607$n2848
.sym 46080 $abc$41607$n2729
.sym 46081 $abc$41607$n2844
.sym 46084 $abc$41607$n4026_1
.sym 46085 $abc$41607$n4025_1
.sym 46086 r_spi_master_tx_counter[1]
.sym 46087 r_spi_master_tx_counter[0]
.sym 46090 r_adc_master_rx_buffer_1[30]
.sym 46091 $false
.sym 46092 $false
.sym 46093 $false
.sym 46096 r_adc_master_rx_buffer_1[0]
.sym 46097 $false
.sym 46098 $false
.sym 46099 $false
.sym 46102 r_adc_master_rx_buffer_1[29]
.sym 46103 $false
.sym 46104 $false
.sym 46105 $false
.sym 46108 r_adc_master_rx_buffer_1[27]
.sym 46109 $false
.sym 46110 $false
.sym 46111 $false
.sym 46124 $abc$41607$n5576
.sym 46125 blink_simple_LED2.i_clk$2
.sym 46126 $false
.sym 46127 $abc$41607$n4507_1
.sym 46128 $abc$41607$n2916
.sym 46129 $abc$41607$n2747_1
.sym 46130 r_adc_master_tx_buffer_1[68][1]
.sym 46134 r_adc_master_tx_buffer_1[70][2]
.sym 46201 $abc$41607$n4519_1
.sym 46202 $abc$41607$n4518_1
.sym 46203 r_spi_master_tx_counter[0]
.sym 46204 r_spi_master_tx_counter[1]
.sym 46207 $abc$41607$n4207_1
.sym 46208 $abc$41607$n4206_1
.sym 46209 r_spi_master_tx_counter[1]
.sym 46210 r_spi_master_tx_counter[0]
.sym 46213 r_adc_master_tx_buffer_1[3][7]
.sym 46214 r_adc_master_tx_buffer_1[7][7]
.sym 46215 r_spi_master_tx_counter[2]
.sym 46216 $false
.sym 46219 r_adc_master_tx_buffer_2[46][1]
.sym 46220 r_adc_master_tx_buffer_2[47][1]
.sym 46221 r_spi_master_tx_counter[0]
.sym 46222 $false
.sym 46231 r_adc_master_rx_buffer_1[17]
.sym 46232 $false
.sym 46233 $false
.sym 46234 $false
.sym 46247 $abc$41607$n5630$2
.sym 46248 blink_simple_LED2.i_clk$2
.sym 46249 $false
.sym 46250 $abc$41607$n5094
.sym 46251 $abc$41607$n5295_1
.sym 46252 $abc$41607$n5351_1
.sym 46253 $abc$41607$n2772
.sym 46254 $abc$41607$n4506_1
.sym 46256 r_adc_master_tx_buffer_2[37][5]
.sym 46257 r_adc_master_tx_buffer_2[37][2]
.sym 46324 r_adc_master_tx_buffer_1[17][1]
.sym 46325 r_adc_master_tx_buffer_1[21][1]
.sym 46326 r_spi_master_tx_counter[0]
.sym 46327 r_spi_master_tx_counter[2]
.sym 46330 $abc$41607$n2729
.sym 46331 $abc$41607$n4999_1
.sym 46332 $abc$41607$n3002
.sym 46333 r_spi_master_tx_counter[4]
.sym 46336 $abc$41607$n2801
.sym 46337 $abc$41607$n2807
.sym 46338 $abc$41607$n2810_1
.sym 46339 $abc$41607$n2771
.sym 46342 $abc$41607$n4538_1
.sym 46343 $abc$41607$n4535_1
.sym 46344 $abc$41607$n4541_1
.sym 46345 $abc$41607$n4544_1
.sym 46348 $abc$41607$n2812_1
.sym 46349 $abc$41607$n2811
.sym 46350 r_spi_master_tx_counter[1]
.sym 46351 $abc$41607$n2732
.sym 46354 r_adc_master_rx_buffer_1[1]
.sym 46355 $false
.sym 46356 $false
.sym 46357 $false
.sym 46360 r_adc_master_rx_buffer_1[17]
.sym 46361 $false
.sym 46362 $false
.sym 46363 $false
.sym 46370 $abc$41607$n5631$2
.sym 46371 blink_simple_LED2.i_clk$2
.sym 46372 $false
.sym 46373 $abc$41607$n3919_1
.sym 46375 $abc$41607$n3923_1
.sym 46376 $abc$41607$n2786
.sym 46377 $abc$41607$n2774
.sym 46378 $abc$41607$n2775
.sym 46379 $abc$41607$n2773
.sym 46380 PIN_17$2
.sym 46447 r_adc_master_tx_buffer_2[114][1]
.sym 46448 r_adc_master_tx_buffer_2[118][1]
.sym 46449 r_spi_master_tx_counter[1]
.sym 46450 r_spi_master_tx_counter[2]
.sym 46453 r_adc_master_tx_buffer_1[83][4]
.sym 46454 r_adc_master_tx_buffer_1[87][4]
.sym 46455 r_spi_master_tx_counter[0]
.sym 46456 r_spi_master_tx_counter[2]
.sym 46459 $abc$41607$n4546_1
.sym 46460 $abc$41607$n4545_1
.sym 46461 r_spi_master_tx_counter[1]
.sym 46462 $abc$41607$n2732
.sym 46471 r_adc_master_rx_buffer_1[29]
.sym 46472 $false
.sym 46473 $false
.sym 46474 $false
.sym 46477 r_adc_master_rx_buffer_1[6]
.sym 46478 $false
.sym 46479 $false
.sym 46480 $false
.sym 46483 r_adc_master_rx_buffer_1[27]
.sym 46484 $false
.sym 46485 $false
.sym 46486 $false
.sym 46489 r_adc_master_rx_buffer_1[4]
.sym 46490 $false
.sym 46491 $false
.sym 46492 $false
.sym 46493 $abc$41607$n5537
.sym 46494 blink_simple_LED2.i_clk$2
.sym 46495 $false
.sym 46496 $abc$41607$n5074
.sym 46497 $abc$41607$n5097_1
.sym 46498 $abc$41607$n4951_1
.sym 46499 $abc$41607$n5352_1
.sym 46500 r_adc_master_tx_buffer_1[93][5]
.sym 46502 r_adc_master_tx_buffer_1[95][2]
.sym 46570 r_adc_master_tx_buffer_1[16][1]
.sym 46571 r_adc_master_tx_buffer_1[20][1]
.sym 46572 r_spi_master_tx_counter[0]
.sym 46573 $abc$41607$n5349_1
.sym 46582 r_adc_master_tx_buffer_1[114][1]
.sym 46583 r_adc_master_tx_buffer_1[118][1]
.sym 46584 r_spi_master_tx_counter[2]
.sym 46585 $false
.sym 46594 r_adc_master_tx_buffer_2[112][7]
.sym 46595 r_adc_master_tx_buffer_2[116][7]
.sym 46596 r_spi_master_tx_counter[1]
.sym 46597 $abc$41607$n5284_1
.sym 46600 r_adc_master_rx_buffer_1[9]
.sym 46601 $false
.sym 46602 $false
.sym 46603 $false
.sym 46612 r_adc_master_rx_buffer_1[0]
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$41607$n5556
.sym 46617 blink_simple_LED2.i_clk$2
.sym 46618 $false
.sym 46619 $abc$41607$n11
.sym 46622 $abc$41607$n3623
.sym 46623 $abc$41607$n3621
.sym 46624 r_adc_master_tx_buffer_2[17][7]
.sym 46693 r_adc_master_rx_buffer_1[2]
.sym 46694 $false
.sym 46695 $false
.sym 46696 $false
.sym 46699 r_adc_master_rx_buffer_1[25]
.sym 46700 $false
.sym 46701 $false
.sym 46702 $false
.sym 46705 r_adc_master_rx_buffer_1[20]
.sym 46706 $false
.sym 46707 $false
.sym 46708 $false
.sym 46711 r_adc_master_rx_buffer_1[22]
.sym 46712 $false
.sym 46713 $false
.sym 46714 $false
.sym 46717 r_adc_master_rx_buffer_1[28]
.sym 46718 $false
.sym 46719 $false
.sym 46720 $false
.sym 46723 r_adc_master_rx_buffer_1[17]
.sym 46724 $false
.sym 46725 $false
.sym 46726 $false
.sym 46729 r_adc_master_rx_buffer_1[29]
.sym 46730 $false
.sym 46731 $false
.sym 46732 $false
.sym 46735 r_adc_master_rx_buffer_1[7]
.sym 46736 $false
.sym 46737 $false
.sym 46738 $false
.sym 46739 $abc$41607$n5494
.sym 46740 blink_simple_LED2.i_clk$2
.sym 46741 $false
.sym 46742 $abc$41607$n4209_1
.sym 46744 $abc$41607$n3010
.sym 46745 $abc$41607$n4208_1
.sym 46746 $abc$41607$n2780
.sym 46748 $abc$41607$n2779
.sym 46749 r_adc_master_tx_buffer_1[7][2]
.sym 46816 r_adc_master_tx_buffer_1[76][7]
.sym 46817 r_adc_master_tx_buffer_1[78][7]
.sym 46818 r_spi_master_tx_counter[0]
.sym 46819 $abc$41607$n5274_1
.sym 46822 r_adc_master_tx_buffer_1[77][7]
.sym 46823 r_adc_master_tx_buffer_1[79][7]
.sym 46824 r_spi_master_tx_counter[0]
.sym 46825 r_spi_master_tx_counter[1]
.sym 46834 $abc$41607$n4591_1
.sym 46835 $abc$41607$n4594_1
.sym 46836 $abc$41607$n4595_1
.sym 46837 $abc$41607$n2835
.sym 46840 r_adc_master_tx_buffer_1[60][6]
.sym 46841 r_adc_master_tx_buffer_1[61][6]
.sym 46842 r_spi_master_tx_counter[0]
.sym 46843 $false
.sym 46846 r_adc_master_tx_buffer_2[40][1]
.sym 46847 r_adc_master_tx_buffer_2[41][1]
.sym 46848 r_spi_master_tx_counter[0]
.sym 46849 $abc$41607$n2747_1
.sym 46852 $abc$41607$n11
.sym 46853 w_spi_master_tx_data_ready
.sym 46854 $abc$41607$n598
.sym 46855 $false
.sym 46858 r_adc_master_rx_buffer_1[7]
.sym 46859 r_spi_master_adc_rx_data[13]
.sym 46860 $abc$41607$n4677_1
.sym 46861 $abc$41607$n3298
.sym 46862 $true
.sym 46863 blink_simple_LED2.i_clk$2
.sym 46864 $false
.sym 46866 $abc$41607$n4011_1
.sym 46868 $abc$41607$n4210_1
.sym 46869 $abc$41607$n4013_1
.sym 46870 $abc$41607$n3556
.sym 46871 $abc$41607$n3554
.sym 46872 r_adc_master_tx_buffer_2[31][4]
.sym 46951 r_adc_master_tx_buffer_1[26][6]
.sym 46952 r_adc_master_tx_buffer_1[27][6]
.sym 46953 r_spi_master_tx_counter[0]
.sym 46954 $abc$41607$n2749_1
.sym 46975 r_temp_adc_tx[4]
.sym 46976 $false
.sym 46977 $false
.sym 46978 $false
.sym 46985 r_spi_master_adc_tx_dv
.sym 46986 blink_simple_LED2.i_clk$2
.sym 46987 $abc$41607$n901$2
.sym 46989 $abc$41607$n5297_1
.sym 46990 $0\r_spi_master_adc_tx_dv[0:0]
.sym 46992 $abc$41607$n5299_1
.sym 46993 r_adc_master_tx_buffer_2[38][5]
.sym 46995 r_adc_master_tx_buffer_2[38][6]
.sym 47062 r_adc_master_tx_buffer_1[25][7]
.sym 47063 r_adc_master_tx_buffer_1[27][7]
.sym 47064 r_spi_master_tx_counter[0]
.sym 47065 r_spi_master_tx_counter[1]
.sym 47068 r_adc_master_tx_buffer_1[32][5]
.sym 47069 r_adc_master_tx_buffer_1[36][5]
.sym 47070 r_spi_master_tx_counter[2]
.sym 47071 $false
.sym 47074 r_adc_master_rx_buffer_1[6]
.sym 47075 $false
.sym 47076 $false
.sym 47077 $false
.sym 47086 r_adc_master_rx_buffer_1[23]
.sym 47087 $false
.sym 47088 $false
.sym 47089 $false
.sym 47092 r_adc_master_rx_buffer_1[15]
.sym 47093 $false
.sym 47094 $false
.sym 47095 $false
.sym 47104 r_adc_master_rx_buffer_1[5]
.sym 47105 $false
.sym 47106 $false
.sym 47107 $false
.sym 47108 $abc$41607$n5496
.sym 47109 blink_simple_LED2.i_clk$2
.sym 47110 $false
.sym 47112 $abc$41607$n3662
.sym 47114 r_adc_master_tx_buffer_1[8][2]
.sym 47115 r_adc_master_tx_buffer_1[9][3]
.sym 47117 r_adc_master_tx_buffer_1[9][0]
.sym 47185 r_adc_master_rx_buffer_1[29]
.sym 47186 $false
.sym 47187 $false
.sym 47188 $false
.sym 47191 r_adc_master_rx_buffer_1[16]
.sym 47192 $false
.sym 47193 $false
.sym 47194 $false
.sym 47215 r_adc_master_rx_buffer_1[7]
.sym 47216 $false
.sym 47217 $false
.sym 47218 $false
.sym 47227 r_adc_master_rx_buffer_1[6]
.sym 47228 $false
.sym 47229 $false
.sym 47230 $false
.sym 47231 $abc$41607$n5503
.sym 47232 blink_simple_LED2.i_clk$2
.sym 47233 $false
.sym 47237 $abc$41607$n641
.sym 47238 r_adc_master_tx_buffer_1[95][3]
.sym 47314 r_adc_master_tx_buffer_2[114][2]
.sym 47315 r_adc_master_tx_buffer_2[118][2]
.sym 47316 r_spi_master_tx_counter[0]
.sym 47317 $abc$41607$n4966_1
.sym 47320 r_adc_master_tx_buffer_2[97][2]
.sym 47321 r_adc_master_tx_buffer_2[101][2]
.sym 47322 r_spi_master_tx_counter[0]
.sym 47323 r_spi_master_tx_counter[2]
.sym 47326 r_adc_master_tx_buffer_2[16][4]
.sym 47327 r_adc_master_tx_buffer_2[20][4]
.sym 47328 r_spi_master_tx_counter[0]
.sym 47329 $abc$41607$n5185_1
.sym 47338 r_adc_master_tx_buffer_2[97][4]
.sym 47339 r_adc_master_tx_buffer_2[101][4]
.sym 47340 r_spi_master_tx_counter[2]
.sym 47341 $false
.sym 47344 r_adc_master_rx_buffer_1[18]
.sym 47345 $false
.sym 47346 $false
.sym 47347 $false
.sym 47350 r_adc_master_rx_buffer_1[20]
.sym 47351 $false
.sym 47352 $false
.sym 47353 $false
.sym 47354 $abc$41607$n5588
.sym 47355 blink_simple_LED2.i_clk$2
.sym 47356 $false
.sym 47357 $abc$41607$n2703
.sym 47360 $abc$41607$n5301_1
.sym 47361 $abc$41607$n5298_1
.sym 47363 $abc$41607$n5294_1
.sym 47364 r_adc_master_tx_buffer_1[50][7]
.sym 47431 r_adc_master_tx_buffer_2[58][2]
.sym 47432 r_adc_master_tx_buffer_2[59][2]
.sym 47433 r_spi_master_tx_counter[0]
.sym 47434 r_spi_master_tx_counter[1]
.sym 47437 r_adc_master_tx_buffer_2[114][4]
.sym 47438 r_adc_master_tx_buffer_2[118][4]
.sym 47439 r_spi_master_tx_counter[1]
.sym 47440 r_spi_master_tx_counter[2]
.sym 47443 r_adc_master_tx_buffer_2[114][7]
.sym 47444 r_adc_master_tx_buffer_2[118][7]
.sym 47445 r_spi_master_tx_counter[1]
.sym 47446 r_spi_master_tx_counter[2]
.sym 47449 r_adc_master_rx_buffer_1[3]
.sym 47450 $false
.sym 47451 $false
.sym 47452 $false
.sym 47455 r_adc_master_rx_buffer_1[2]
.sym 47456 $false
.sym 47457 $false
.sym 47458 $false
.sym 47467 r_adc_master_rx_buffer_1[10]
.sym 47468 $false
.sym 47469 $false
.sym 47470 $false
.sym 47477 $abc$41607$n5577
.sym 47478 blink_simple_LED2.i_clk$2
.sym 47479 $false
.sym 47480 $abc$41607$n3182_1
.sym 47481 $abc$41607$n5300_1
.sym 47482 $abc$41607$n3194
.sym 47483 r_spi_master_adc_tx_data[6]
.sym 47484 r_spi_master_adc_tx_data[23]
.sym 47485 r_spi_master_adc_tx_data[31]
.sym 47486 r_spi_master_adc_tx_data[15]
.sym 47487 r_spi_master_adc_tx_data[25]
.sym 47560 r_adc_master_rx_buffer_1[8]
.sym 47561 $false
.sym 47562 $false
.sym 47563 $false
.sym 47566 r_adc_master_rx_buffer_1[10]
.sym 47567 $false
.sym 47568 $false
.sym 47569 $false
.sym 47572 r_adc_master_rx_buffer_1[9]
.sym 47573 $false
.sym 47574 $false
.sym 47575 $false
.sym 47584 r_adc_master_rx_buffer_1[15]
.sym 47585 $false
.sym 47586 $false
.sym 47587 $false
.sym 47596 r_adc_master_rx_buffer_1[12]
.sym 47597 $false
.sym 47598 $false
.sym 47599 $false
.sym 47600 $abc$41607$n5592$2
.sym 47601 blink_simple_LED2.i_clk$2
.sym 47602 $false
.sym 47604 $abc$41607$n3181
.sym 47608 r_temp_adc_tx[7]
.sym 47677 r_adc_master_tx_buffer_2[17][4]
.sym 47678 r_adc_master_tx_buffer_2[21][4]
.sym 47679 r_spi_master_tx_counter[0]
.sym 47680 r_spi_master_tx_counter[2]
.sym 47683 r_adc_master_rx_buffer_1[17]
.sym 47684 $false
.sym 47685 $false
.sym 47686 $false
.sym 47689 r_adc_master_rx_buffer_1[28]
.sym 47690 $false
.sym 47691 $false
.sym 47692 $false
.sym 47701 r_adc_master_rx_buffer_1[20]
.sym 47702 $false
.sym 47703 $false
.sym 47704 $false
.sym 47707 r_adc_master_rx_buffer_1[14]
.sym 47708 $false
.sym 47709 $false
.sym 47710 $false
.sym 47713 r_adc_master_rx_buffer_1[10]
.sym 47714 $false
.sym 47715 $false
.sym 47716 $false
.sym 47723 $abc$41607$n5568
.sym 47724 blink_simple_LED2.i_clk$2
.sym 47725 $false
.sym 47727 $abc$41607$n3085
.sym 47729 r_adc_master_tx_buffer_2[66][2]
.sym 47731 r_adc_master_tx_buffer_2[66][3]
.sym 47733 r_adc_master_tx_buffer_2[67][3]
.sym 47812 r_adc_master_rx_buffer_1[31]
.sym 47813 $false
.sym 47814 $false
.sym 47815 $false
.sym 47818 r_adc_master_rx_buffer_1[30]
.sym 47819 $false
.sym 47820 $false
.sym 47821 $false
.sym 47846 $abc$41607$n5521
.sym 47847 blink_simple_LED2.i_clk$2
.sym 47848 $false
.sym 47850 $abc$41607$n2890
.sym 47853 $abc$41607$n4528_1
.sym 47856 r_adc_master_tx_buffer_2[78][2]
.sym 47935 r_adc_master_rx_buffer_1[19]
.sym 47936 $false
.sym 47937 $false
.sym 47938 $false
.sym 47941 r_adc_master_rx_buffer_1[18]
.sym 47942 $false
.sym 47943 $false
.sym 47944 $false
.sym 47969 $abc$41607$n5519
.sym 47970 blink_simple_LED2.i_clk$2
.sym 47971 $false
.sym 47973 r_adc_master_tx_buffer_2[64][7]
.sym 48052 r_adc_master_rx_buffer_1[31]
.sym 48053 $false
.sym 48054 $false
.sym 48055 $false
.sym 48082 r_adc_master_rx_buffer_1[8]
.sym 48083 $false
.sym 48084 $false
.sym 48085 $false
.sym 48092 $abc$41607$n5532
.sym 48093 blink_simple_LED2.i_clk$2
.sym 48094 $false
.sym 48099 r_adc_master_tx_buffer_2[79][3]
.sym 48175 r_adc_master_rx_buffer_1[31]
.sym 48176 r_adc_master_last_range[2]
.sym 48177 $abc$41607$n4677_1
.sym 48178 $abc$41607$n3298
.sym 48193 $abc$41607$n4677_1
.sym 48194 $abc$41607$n3298
.sym 48195 r_adc_master_rx_buffer_1[20]
.sym 48196 $false
.sym 48211 $abc$41607$n4677_1
.sym 48212 $abc$41607$n3298
.sym 48213 r_adc_master_rx_buffer_1[28]
.sym 48214 $false
.sym 48215 $true
.sym 48216 blink_simple_LED2.i_clk$2
.sym 48217 $false
.sym 48325 r_adc_master_tx_buffer_1[107][2]
.sym 48411 r_adc_master_tx_buffer_1[80][2]
.sym 48412 r_adc_master_tx_buffer_1[84][2]
.sym 48413 r_spi_master_tx_counter[2]
.sym 48414 $false
.sym 48423 r_adc_master_rx_buffer_1[26]
.sym 48424 $false
.sym 48425 $false
.sym 48426 $false
.sym 48439 $abc$41607$n5535
.sym 48440 blink_simple_LED2.i_clk$2
.sym 48441 $false
.sym 48447 r_adc_master_tx_buffer_2[105][0]
.sym 48450 r_adc_master_tx_buffer_2[105][3]
.sym 48568 r_adc_master_tx_buffer_1[90][1]
.sym 48569 r_adc_master_tx_buffer_1[91][1]
.sym 48570 r_spi_master_tx_counter[0]
.sym 48571 r_spi_master_tx_counter[1]
.sym 48574 r_adc_master_rx_buffer_1[16]
.sym 48575 $false
.sym 48576 $false
.sym 48577 $false
.sym 48580 r_adc_master_rx_buffer_1[9]
.sym 48581 $false
.sym 48582 $false
.sym 48583 $false
.sym 48602 $abc$41607$n5540
.sym 48603 blink_simple_LED2.i_clk$2
.sym 48604 $false
.sym 48607 $abc$41607$n3914_1
.sym 48608 r_adc_master_tx_buffer_2[53][4]
.sym 48609 r_adc_master_tx_buffer_2[54][0]
.sym 48610 r_adc_master_tx_buffer_2[52][4]
.sym 48679 r_adc_master_tx_buffer_1[77][5]
.sym 48680 r_adc_master_tx_buffer_1[79][5]
.sym 48681 r_spi_master_tx_counter[0]
.sym 48682 r_spi_master_tx_counter[1]
.sym 48721 r_adc_master_rx_buffer_1[21]
.sym 48722 $false
.sym 48723 $false
.sym 48724 $false
.sym 48725 $abc$41607$n5532
.sym 48726 blink_simple_LED2.i_clk$2
.sym 48727 $false
.sym 48728 $abc$41607$n4447_1
.sym 48729 $abc$41607$n4445_1
.sym 48730 $abc$41607$n3033
.sym 48732 r_adc_master_tx_buffer_1[62][0]
.sym 48734 r_adc_master_tx_buffer_1[61][3]
.sym 48735 r_adc_master_tx_buffer_1[60][3]
.sym 48802 $abc$41607$n3876
.sym 48803 $abc$41607$n3879
.sym 48804 $abc$41607$n3880
.sym 48805 $abc$41607$n2835
.sym 48808 r_adc_master_tx_buffer_1[90][4]
.sym 48809 r_adc_master_tx_buffer_1[91][4]
.sym 48810 r_spi_master_tx_counter[0]
.sym 48811 $abc$41607$n2749_1
.sym 48832 r_adc_master_tx_buffer_1[88][0]
.sym 48833 r_adc_master_tx_buffer_1[89][0]
.sym 48834 r_spi_master_tx_counter[1]
.sym 48835 r_spi_master_tx_counter[0]
.sym 48838 $abc$41607$n3878
.sym 48839 $abc$41607$n3877
.sym 48840 r_spi_master_tx_counter[1]
.sym 48841 $abc$41607$n2732
.sym 48844 r_adc_master_rx_buffer_1[23]
.sym 48845 $false
.sym 48846 $false
.sym 48847 $false
.sym 48848 $abc$41607$n5542
.sym 48849 blink_simple_LED2.i_clk$2
.sym 48850 $false
.sym 48851 $abc$41607$n4436_1
.sym 48853 $abc$41607$n3389
.sym 48855 r_adc_master_tx_buffer_1[67][4]
.sym 48856 r_adc_master_tx_buffer_1[65][4]
.sym 48857 r_adc_master_tx_buffer_1[64][0]
.sym 48858 r_adc_master_tx_buffer_1[67][7]
.sym 48943 r_adc_master_tx_buffer_2[50][0]
.sym 48944 r_adc_master_tx_buffer_2[54][0]
.sym 48945 r_spi_master_tx_counter[0]
.sym 48946 r_spi_master_tx_counter[2]
.sym 48949 $abc$41607$n3618
.sym 48950 $abc$41607$n3617
.sym 48951 r_spi_master_tx_counter[1]
.sym 48952 $abc$41607$n2732
.sym 48961 $abc$41607$n3616
.sym 48962 $abc$41607$n3619
.sym 48963 $abc$41607$n3620
.sym 48964 r_spi_master_tx_counter[5]
.sym 48974 $abc$41607$n4267_1
.sym 48975 r_adc_master_tx_buffer_2[99][1]
.sym 48976 r_adc_master_tx_buffer_2[99][6]
.sym 48977 r_adc_master_tx_buffer_2[96][4]
.sym 48979 r_adc_master_tx_buffer_2[99][2]
.sym 48980 r_adc_master_tx_buffer_2[98][6]
.sym 49066 r_adc_master_tx_buffer_2[60][4]
.sym 49067 r_adc_master_tx_buffer_2[61][4]
.sym 49068 r_spi_master_tx_counter[0]
.sym 49069 $false
.sym 49084 r_adc_master_rx_buffer_1[4]
.sym 49085 $false
.sym 49086 $false
.sym 49087 $false
.sym 49090 r_adc_master_rx_buffer_1[20]
.sym 49091 $false
.sym 49092 $false
.sym 49093 $false
.sym 49094 $abc$41607$n5578
.sym 49095 blink_simple_LED2.i_clk$2
.sym 49096 $false
.sym 49099 $abc$41607$n3453
.sym 49100 $abc$41607$n4431_1
.sym 49101 r_adc_master_tx_buffer_2[57][0]
.sym 49103 r_adc_master_tx_buffer_2[56][0]
.sym 49171 r_adc_master_tx_buffer_1[90][0]
.sym 49172 r_adc_master_tx_buffer_1[91][0]
.sym 49173 r_spi_master_tx_counter[0]
.sym 49174 r_spi_master_tx_counter[1]
.sym 49177 $abc$41607$n3447
.sym 49178 $abc$41607$n3448
.sym 49179 r_spi_master_tx_counter[1]
.sym 49180 $abc$41607$n3444
.sym 49183 $abc$41607$n3469
.sym 49184 $abc$41607$n3470
.sym 49185 $abc$41607$n2729
.sym 49186 r_spi_master_tx_counter[4]
.sym 49195 $abc$41607$n3443
.sym 49196 $abc$41607$n3450
.sym 49197 $abc$41607$n3453
.sym 49198 $abc$41607$n3454
.sym 49207 r_adc_master_rx_buffer_1[26]
.sym 49208 $false
.sym 49209 $false
.sym 49210 $false
.sym 49217 $abc$41607$n5567
.sym 49218 blink_simple_LED2.i_clk$2
.sym 49219 $false
.sym 49221 $abc$41607$n4435_1
.sym 49223 $abc$41607$n4963_1
.sym 49224 $abc$41607$n3054
.sym 49225 $abc$41607$n3863
.sym 49226 r_adc_master_tx_buffer_1[45][2]
.sym 49227 r_adc_master_tx_buffer_1[44][6]
.sym 49294 r_adc_master_rx_buffer_1[30]
.sym 49295 $false
.sym 49296 $false
.sym 49297 $false
.sym 49300 r_adc_master_rx_buffer_1[15]
.sym 49301 $false
.sym 49302 $false
.sym 49303 $false
.sym 49330 r_adc_master_rx_buffer_1[24]
.sym 49331 $false
.sym 49332 $false
.sym 49333 $false
.sym 49336 r_adc_master_rx_buffer_1[10]
.sym 49337 $false
.sym 49338 $false
.sym 49339 $false
.sym 49340 $abc$41607$n5587
.sym 49341 blink_simple_LED2.i_clk$2
.sym 49342 $false
.sym 49344 $abc$41607$n4270_1
.sym 49345 $abc$41607$n5152
.sym 49347 $abc$41607$n4341_1
.sym 49348 r_adc_master_tx_buffer_2[104][3]
.sym 49349 r_adc_master_tx_buffer_2[106][6]
.sym 49423 r_adc_master_tx_buffer_1[82][0]
.sym 49424 r_adc_master_tx_buffer_1[86][0]
.sym 49425 r_spi_master_tx_counter[0]
.sym 49426 $abc$41607$n5058_1
.sym 49447 r_spi_master_tx_counter[1]
.sym 49448 $abc$41607$n5059
.sym 49449 $abc$41607$n3462
.sym 49450 $abc$41607$n3468
.sym 49453 r_adc_master_rx_buffer_1[28]
.sym 49454 $false
.sym 49455 $false
.sym 49456 $false
.sym 49459 r_adc_master_rx_buffer_1[17]
.sym 49460 $false
.sym 49461 $false
.sym 49462 $false
.sym 49463 $abc$41607$n5592$2
.sym 49464 blink_simple_LED2.i_clk$2
.sym 49465 $false
.sym 49466 $abc$41607$n4340_1
.sym 49467 $abc$41607$n3688
.sym 49468 $abc$41607$n5153
.sym 49469 $abc$41607$n4339_1
.sym 49470 $abc$41607$n5150
.sym 49471 r_adc_master_tx_buffer_2[74][1]
.sym 49472 r_adc_master_tx_buffer_2[73][1]
.sym 49473 r_adc_master_tx_buffer_2[72][2]
.sym 49540 r_adc_master_tx_buffer_1[54][5]
.sym 49541 r_adc_master_tx_buffer_1[55][5]
.sym 49542 r_spi_master_tx_counter[0]
.sym 49543 $false
.sym 49564 r_adc_master_rx_buffer_1[13]
.sym 49565 $false
.sym 49566 $false
.sym 49567 $false
.sym 49582 r_adc_master_rx_buffer_1[5]
.sym 49583 $false
.sym 49584 $false
.sym 49585 $false
.sym 49586 $abc$41607$n5516
.sym 49587 blink_simple_LED2.i_clk$2
.sym 49588 $false
.sym 49589 $abc$41607$n2817
.sym 49591 $abc$41607$n3019
.sym 49593 r_adc_master_tx_buffer_1[44][2]
.sym 49595 r_adc_master_tx_buffer_1[46][6]
.sym 49596 r_adc_master_tx_buffer_1[44][1]
.sym 49663 r_adc_master_tx_buffer_2[62][4]
.sym 49664 r_adc_master_tx_buffer_2[63][4]
.sym 49665 r_spi_master_tx_counter[0]
.sym 49666 $false
.sym 49669 r_adc_master_tx_buffer_1[82][3]
.sym 49670 r_adc_master_tx_buffer_1[86][3]
.sym 49671 r_spi_master_tx_counter[2]
.sym 49672 $false
.sym 49675 $abc$41607$n3639
.sym 49676 $abc$41607$n3638
.sym 49677 r_spi_master_tx_counter[0]
.sym 49678 r_spi_master_tx_counter[1]
.sym 49681 r_spi_master_tx_counter[3]
.sym 49682 $abc$41607$n3634
.sym 49683 $abc$41607$n3637
.sym 49684 $abc$41607$n3628
.sym 49687 $abc$41607$n3008
.sym 49688 $abc$41607$n3007
.sym 49689 r_spi_master_tx_counter[0]
.sym 49690 r_spi_master_tx_counter[1]
.sym 49693 $abc$41607$n3922_1
.sym 49694 $abc$41607$n3921_1
.sym 49695 r_spi_master_tx_counter[1]
.sym 49696 $abc$41607$n2732
.sym 49705 r_adc_master_rx_buffer_1[19]
.sym 49706 $false
.sym 49707 $false
.sym 49708 $false
.sym 49709 $abc$41607$n5494
.sym 49710 blink_simple_LED2.i_clk$2
.sym 49711 $false
.sym 49712 $abc$41607$n5340_1
.sym 49713 $abc$41607$n4226_1
.sym 49714 $abc$41607$n3753
.sym 49716 $abc$41607$n5140
.sym 49717 r_adc_master_tx_buffer_1[34][0]
.sym 49718 r_adc_master_tx_buffer_1[35][4]
.sym 49786 r_adc_master_tx_buffer_2[10][7]
.sym 49787 r_adc_master_tx_buffer_2[11][7]
.sym 49788 r_spi_master_tx_counter[0]
.sym 49789 r_spi_master_tx_counter[1]
.sym 49792 r_adc_master_tx_buffer_2[8][1]
.sym 49793 r_adc_master_tx_buffer_2[9][1]
.sym 49794 r_spi_master_tx_counter[1]
.sym 49795 r_spi_master_tx_counter[0]
.sym 49798 r_adc_master_tx_buffer_2[10][1]
.sym 49799 r_adc_master_tx_buffer_2[11][1]
.sym 49800 r_spi_master_tx_counter[0]
.sym 49801 r_spi_master_tx_counter[1]
.sym 49804 r_adc_master_rx_buffer_1[15]
.sym 49805 $false
.sym 49806 $false
.sym 49807 $false
.sym 49810 r_adc_master_rx_buffer_1[17]
.sym 49811 $false
.sym 49812 $false
.sym 49813 $false
.sym 49816 r_adc_master_rx_buffer_1[11]
.sym 49817 $false
.sym 49818 $false
.sym 49819 $false
.sym 49822 r_adc_master_rx_buffer_1[25]
.sym 49823 $false
.sym 49824 $false
.sym 49825 $false
.sym 49828 r_adc_master_rx_buffer_1[9]
.sym 49829 $false
.sym 49830 $false
.sym 49831 $false
.sym 49832 $abc$41607$n5564
.sym 49833 blink_simple_LED2.i_clk$2
.sym 49834 $false
.sym 49835 $abc$41607$n4454_1
.sym 49836 $abc$41607$n4191_1
.sym 49837 $abc$41607$n5243_1
.sym 49839 $abc$41607$n4333_1
.sym 49841 r_adc_master_tx_buffer_2[17][5]
.sym 49842 r_adc_master_tx_buffer_2[18][6]
.sym 49909 $abc$41607$n4938_1
.sym 49910 $abc$41607$n4935_1
.sym 49911 r_spi_master_tx_counter[3]
.sym 49912 r_spi_master_tx_counter[0]
.sym 49915 $abc$41607$n4936_1
.sym 49916 $abc$41607$n2743_1
.sym 49917 $abc$41607$n2746_1
.sym 49918 $abc$41607$n2748
.sym 49921 $abc$41607$n3463
.sym 49922 $abc$41607$n3464
.sym 49923 r_spi_master_tx_counter[1]
.sym 49924 r_spi_master_tx_counter[3]
.sym 49933 r_adc_master_tx_buffer_1[56][5]
.sym 49934 r_adc_master_tx_buffer_1[57][5]
.sym 49935 r_spi_master_tx_counter[0]
.sym 49936 $abc$41607$n2747_1
.sym 49939 r_adc_master_rx_buffer_1[20]
.sym 49940 $false
.sym 49941 $false
.sym 49942 $false
.sym 49945 r_adc_master_rx_buffer_1[21]
.sym 49946 $false
.sym 49947 $false
.sym 49948 $false
.sym 49951 r_adc_master_rx_buffer_1[0]
.sym 49952 $false
.sym 49953 $false
.sym 49954 $false
.sym 49955 $abc$41607$n5519
.sym 49956 blink_simple_LED2.i_clk$2
.sym 49957 $false
.sym 49960 $abc$41607$n2750
.sym 49961 $abc$41607$n4000_1
.sym 49962 $abc$41607$n3990_1
.sym 49963 $abc$41607$n3997_1
.sym 49964 $abc$41607$n3177
.sym 49965 r_adc_master_tx_buffer_2[112][4]
.sym 50032 r_spi_master_tx_counter[4]
.sym 50033 $abc$41607$n3614
.sym 50034 $abc$41607$n3627
.sym 50035 $abc$41607$n5091_1
.sym 50038 $abc$41607$n3605
.sym 50039 $abc$41607$n3606
.sym 50040 r_spi_master_tx_counter[1]
.sym 50041 r_spi_master_tx_counter[3]
.sym 50044 r_adc_master_tx_buffer_2[112][4]
.sym 50045 r_adc_master_tx_buffer_2[116][4]
.sym 50046 r_spi_master_tx_counter[1]
.sym 50047 $abc$41607$n5187_1
.sym 50050 r_adc_master_tx_buffer_1[64][1]
.sym 50051 r_adc_master_tx_buffer_1[68][1]
.sym 50052 r_spi_master_tx_counter[0]
.sym 50053 r_spi_master_tx_counter[2]
.sym 50056 r_spi_master_tx_counter[3]
.sym 50057 $abc$41607$n3621
.sym 50058 $abc$41607$n3624
.sym 50059 $abc$41607$n3615
.sym 50062 r_adc_master_tx_buffer_2[51][0]
.sym 50063 r_adc_master_tx_buffer_2[55][0]
.sym 50064 r_spi_master_tx_counter[2]
.sym 50065 r_spi_master_tx_counter[0]
.sym 50068 r_adc_master_rx_buffer_1[25]
.sym 50069 $false
.sym 50070 $false
.sym 50071 $false
.sym 50078 $abc$41607$n5525
.sym 50079 blink_simple_LED2.i_clk$2
.sym 50080 $false
.sym 50081 $abc$41607$n3645
.sym 50082 $abc$41607$n3905
.sym 50083 $abc$41607$n4019_1
.sym 50084 $abc$41607$n5225_1
.sym 50085 $abc$41607$n3904
.sym 50086 $abc$41607$n3646
.sym 50087 r_adc_master_tx_buffer_2[6][2]
.sym 50088 r_adc_master_tx_buffer_2[7][0]
.sym 50155 $abc$41607$n2735
.sym 50156 $abc$41607$n2720_1
.sym 50157 r_spi_master_tx_counter[5]
.sym 50158 r_spi_master_tx_counter[4]
.sym 50161 r_adc_master_tx_buffer_1[94][2]
.sym 50162 r_adc_master_tx_buffer_1[95][2]
.sym 50163 r_spi_master_tx_counter[0]
.sym 50164 r_spi_master_tx_counter[1]
.sym 50167 r_adc_master_tx_buffer_1[66][2]
.sym 50168 r_adc_master_tx_buffer_1[70][2]
.sym 50169 r_spi_master_tx_counter[1]
.sym 50170 r_spi_master_tx_counter[2]
.sym 50173 $abc$41607$n2825
.sym 50174 $abc$41607$n2824
.sym 50175 r_spi_master_tx_counter[2]
.sym 50176 r_spi_master_tx_counter[1]
.sym 50179 $abc$41607$n2733_1
.sym 50180 $abc$41607$n2734_1
.sym 50181 $abc$41607$n2732
.sym 50182 $abc$41607$n2721_1
.sym 50185 r_spi_master_tx_counter[3]
.sym 50186 $abc$41607$n2820
.sym 50187 $abc$41607$n2823
.sym 50188 $abc$41607$n2814_1
.sym 50191 r_adc_master_rx_buffer_1[18]
.sym 50192 $false
.sym 50193 $false
.sym 50194 $false
.sym 50201 $abc$41607$n5592$2
.sym 50202 blink_simple_LED2.i_clk$2
.sym 50203 $false
.sym 50205 $abc$41607$n4463_1
.sym 50206 $abc$41607$n2761
.sym 50207 r_adc_master_tx_buffer_1[65][6]
.sym 50210 r_adc_master_tx_buffer_1[64][3]
.sym 50278 r_spi_master_tx_counter[3]
.sym 50279 $abc$41607$n4514_1
.sym 50280 $abc$41607$n4517_1
.sym 50281 $abc$41607$n4508_1
.sym 50284 r_adc_master_tx_buffer_2[113][2]
.sym 50285 r_adc_master_tx_buffer_2[117][2]
.sym 50286 r_spi_master_tx_counter[2]
.sym 50287 r_spi_master_tx_counter[0]
.sym 50290 r_spi_master_tx_counter[1]
.sym 50291 r_spi_master_tx_counter[2]
.sym 50292 r_spi_master_tx_counter[3]
.sym 50293 $false
.sym 50296 r_adc_master_rx_buffer_1[25]
.sym 50297 $false
.sym 50298 $false
.sym 50299 $false
.sym 50320 r_adc_master_rx_buffer_1[10]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 $abc$41607$n5527
.sym 50325 blink_simple_LED2.i_clk$2
.sym 50326 $false
.sym 50327 $abc$41607$n4453_1
.sym 50328 $abc$41607$n5316_1
.sym 50329 $abc$41607$n5264_1
.sym 50330 $abc$41607$n4444_1
.sym 50331 $abc$41607$n4455_1
.sym 50332 $abc$41607$n2726_1
.sym 50333 r_adc_master_tx_buffer_1[82][7]
.sym 50334 r_adc_master_tx_buffer_1[83][2]
.sym 50401 r_adc_master_tx_buffer_1[19][1]
.sym 50402 r_adc_master_tx_buffer_1[23][1]
.sym 50403 r_spi_master_tx_counter[0]
.sym 50404 r_spi_master_tx_counter[2]
.sym 50407 $abc$41607$n4554_1
.sym 50408 $abc$41607$n5294_1
.sym 50409 $abc$41607$n4506_1
.sym 50410 $abc$41607$n2932_1
.sym 50413 r_adc_master_tx_buffer_1[18][1]
.sym 50414 r_adc_master_tx_buffer_1[22][1]
.sym 50415 r_spi_master_tx_counter[0]
.sym 50416 $abc$41607$n5094
.sym 50419 $abc$41607$n2773
.sym 50420 $abc$41607$n2800_1
.sym 50421 $abc$41607$n2813
.sym 50422 r_spi_master_tx_counter[6]
.sym 50425 $abc$41607$n2763
.sym 50426 $abc$41607$n4534_1
.sym 50427 $abc$41607$n4507_1
.sym 50428 $abc$41607$n5299_1
.sym 50437 r_adc_master_rx_buffer_1[21]
.sym 50438 $false
.sym 50439 $false
.sym 50440 $false
.sym 50443 r_adc_master_rx_buffer_1[18]
.sym 50444 $false
.sym 50445 $false
.sym 50446 $false
.sym 50447 $abc$41607$n5572
.sym 50448 blink_simple_LED2.i_clk$2
.sym 50449 $false
.sym 50450 $abc$41607$n244
.sym 50451 $abc$41607$n4464_1
.sym 50452 $abc$41607$n5130
.sym 50453 $abc$41607$n5109
.sym 50454 $abc$41607$n4459_1
.sym 50455 $abc$41607$n899
.sym 50456 $abc$41607$n343
.sym 50457 r_adc_master_tx_buffer_1[4][4]
.sym 50524 $abc$41607$n3920_1
.sym 50525 $abc$41607$n3923_1
.sym 50526 $abc$41607$n3924_1
.sym 50527 $abc$41607$n2771
.sym 50536 r_adc_master_tx_buffer_2[56][4]
.sym 50537 r_adc_master_tx_buffer_2[57][4]
.sym 50538 r_spi_master_tx_counter[0]
.sym 50539 $abc$41607$n2747_1
.sym 50542 r_adc_master_tx_buffer_1[8][2]
.sym 50543 r_adc_master_tx_buffer_1[9][2]
.sym 50544 r_spi_master_tx_counter[1]
.sym 50545 r_spi_master_tx_counter[0]
.sym 50548 $abc$41607$n2785
.sym 50549 $abc$41607$n2786
.sym 50550 $abc$41607$n2729
.sym 50551 $abc$41607$n2775
.sym 50554 r_spi_master_tx_counter[3]
.sym 50555 $abc$41607$n2779
.sym 50556 $abc$41607$n2776
.sym 50557 $abc$41607$n2782
.sym 50560 $abc$41607$n4951_1
.sym 50561 $abc$41607$n2774
.sym 50562 r_spi_master_tx_counter[5]
.sym 50563 r_spi_master_tx_counter[4]
.sym 50566 $abc$41607$n1
.sym 50567 $false
.sym 50568 $false
.sym 50569 $false
.sym 50570 $abc$41607$n595
.sym 50571 blink_simple_LED2.i_clk$2
.sym 50572 $false
.sym 50573 $abc$41607$n4989_1
.sym 50574 $abc$41607$n4988_1
.sym 50575 r_adc_master_tx_buffer_1[10][0]
.sym 50576 r_adc_master_tx_buffer_1[10][7]
.sym 50577 r_adc_master_tx_buffer_1[11][7]
.sym 50578 r_adc_master_tx_buffer_1[8][3]
.sym 50579 r_adc_master_tx_buffer_1[10][3]
.sym 50580 r_adc_master_tx_buffer_1[11][3]
.sym 50647 r_adc_master_tx_buffer_1[8][0]
.sym 50648 r_adc_master_tx_buffer_1[9][0]
.sym 50649 r_spi_master_tx_counter[1]
.sym 50650 $abc$41607$n5073_1
.sym 50653 r_spi_master_tx_counter[3]
.sym 50654 $abc$41607$n5352_1
.sym 50655 $abc$41607$n3662
.sym 50656 $abc$41607$n2835
.sym 50659 $abc$41607$n2788
.sym 50660 r_spi_master_tx_counter[3]
.sym 50661 $abc$41607$n4950_1
.sym 50662 $false
.sym 50665 $abc$41607$n5351_1
.sym 50666 $abc$41607$n5350_1
.sym 50667 r_spi_master_tx_counter[1]
.sym 50668 $false
.sym 50671 r_adc_master_rx_buffer_1[21]
.sym 50672 $false
.sym 50673 $false
.sym 50674 $false
.sym 50683 r_adc_master_rx_buffer_1[2]
.sym 50684 $false
.sym 50685 $false
.sym 50686 $false
.sym 50693 $abc$41607$n5542
.sym 50694 blink_simple_LED2.i_clk$2
.sym 50695 $false
.sym 50696 $abc$41607$n4021_1
.sym 50698 $abc$41607$n4675_1
.sym 50700 $abc$41607$n5129
.sym 50701 r_spi_master_state[0]
.sym 50770 $abc$41607$n77
.sym 50771 r_spi_master_state[1]
.sym 50772 r_spi_master_state[0]
.sym 50773 $false
.sym 50788 r_adc_master_tx_buffer_1[0][1]
.sym 50789 r_adc_master_tx_buffer_1[1][1]
.sym 50790 r_spi_master_tx_counter[0]
.sym 50791 $false
.sym 50794 $abc$41607$n3623
.sym 50795 $abc$41607$n3622
.sym 50796 r_spi_master_tx_counter[1]
.sym 50797 r_spi_master_tx_counter[2]
.sym 50800 r_adc_master_rx_buffer_1[23]
.sym 50801 $false
.sym 50802 $false
.sym 50803 $false
.sym 50816 $abc$41607$n5567
.sym 50817 blink_simple_LED2.i_clk$2
.sym 50818 $false
.sym 50819 $abc$41607$n4589_1
.sym 50820 r_adc_master_tx_buffer_1[117][3]
.sym 50821 r_adc_master_tx_buffer_1[117][5]
.sym 50824 r_adc_master_tx_buffer_1[116][1]
.sym 50893 r_adc_master_tx_buffer_2[35][6]
.sym 50894 r_adc_master_tx_buffer_2[39][6]
.sym 50895 r_spi_master_tx_counter[2]
.sym 50896 $false
.sym 50905 r_adc_master_tx_buffer_1[94][3]
.sym 50906 r_adc_master_tx_buffer_1[95][3]
.sym 50907 r_spi_master_tx_counter[0]
.sym 50908 $false
.sym 50911 $abc$41607$n4210_1
.sym 50912 $abc$41607$n4209_1
.sym 50913 r_spi_master_tx_counter[0]
.sym 50914 r_spi_master_tx_counter[1]
.sym 50917 r_adc_master_tx_buffer_1[3][2]
.sym 50918 r_adc_master_tx_buffer_1[7][2]
.sym 50919 r_spi_master_tx_counter[2]
.sym 50920 $false
.sym 50929 $abc$41607$n2781
.sym 50930 $abc$41607$n2780
.sym 50931 r_spi_master_tx_counter[0]
.sym 50932 r_spi_master_tx_counter[1]
.sym 50935 r_adc_master_rx_buffer_1[2]
.sym 50936 $false
.sym 50937 $false
.sym 50938 $false
.sym 50939 $abc$41607$n5483
.sym 50940 blink_simple_LED2.i_clk$2
.sym 50941 $false
.sym 50942 $abc$41607$n4371_1
.sym 50943 $abc$41607$n4376_1
.sym 50945 r_adc_master_tx_buffer_1[104][2]
.sym 50949 r_adc_master_tx_buffer_1[106][2]
.sym 51022 $abc$41607$n4013_1
.sym 51023 $abc$41607$n2749_1
.sym 51024 $abc$41607$n4012_1
.sym 51025 $abc$41607$n2835
.sym 51034 r_adc_master_tx_buffer_2[34][6]
.sym 51035 r_adc_master_tx_buffer_2[38][6]
.sym 51036 r_spi_master_tx_counter[2]
.sym 51037 $false
.sym 51040 r_adc_master_tx_buffer_1[26][5]
.sym 51041 r_adc_master_tx_buffer_1[27][5]
.sym 51042 r_spi_master_tx_counter[0]
.sym 51043 $false
.sym 51046 r_adc_master_tx_buffer_1[50][0]
.sym 51047 r_adc_master_tx_buffer_1[54][0]
.sym 51048 r_spi_master_tx_counter[2]
.sym 51049 $false
.sym 51052 $abc$41607$n3556
.sym 51053 $abc$41607$n3555
.sym 51054 r_spi_master_tx_counter[0]
.sym 51055 r_spi_master_tx_counter[1]
.sym 51058 r_adc_master_rx_buffer_1[4]
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$41607$n5570
.sym 51063 blink_simple_LED2.i_clk$2
.sym 51064 $false
.sym 51066 $abc$41607$n3523
.sym 51067 r_adc_master_tx_buffer_2[119][5]
.sym 51069 r_adc_master_tx_buffer_2[117][0]
.sym 51070 r_adc_master_tx_buffer_2[119][6]
.sym 51071 r_adc_master_tx_buffer_2[116][1]
.sym 51072 r_adc_master_tx_buffer_2[117][5]
.sym 51145 r_adc_master_tx_buffer_1[24][7]
.sym 51146 r_adc_master_tx_buffer_1[26][7]
.sym 51147 r_spi_master_tx_counter[0]
.sym 51148 $abc$41607$n5296_1
.sym 51151 r_spi_master_adc_tx_dv
.sym 51152 $abc$41607$n3215
.sym 51153 $false
.sym 51154 $false
.sym 51163 $abc$41607$n2729
.sym 51164 $abc$41607$n5297_1
.sym 51165 $abc$41607$n5298_1
.sym 51166 $abc$41607$n2835
.sym 51169 r_adc_master_rx_buffer_1[13]
.sym 51170 $false
.sym 51171 $false
.sym 51172 $false
.sym 51181 r_adc_master_rx_buffer_1[14]
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$41607$n5572
.sym 51186 blink_simple_LED2.i_clk$2
.sym 51187 $false
.sym 51191 $abc$41607$n5266_1
.sym 51192 $abc$41607$n4425_1
.sym 51194 $abc$41607$n4375_1
.sym 51195 r_adc_master_tx_buffer_2[104][6]
.sym 51268 $abc$41607$n3666
.sym 51269 $abc$41607$n3667
.sym 51270 $abc$41607$n2729
.sym 51271 $abc$41607$n3663
.sym 51280 r_adc_master_rx_buffer_1[26]
.sym 51281 $false
.sym 51282 $false
.sym 51283 $false
.sym 51286 r_adc_master_rx_buffer_1[19]
.sym 51287 $false
.sym 51288 $false
.sym 51289 $false
.sym 51298 r_adc_master_rx_buffer_1[16]
.sym 51299 $false
.sym 51300 $false
.sym 51301 $false
.sym 51308 $abc$41607$n5481
.sym 51309 blink_simple_LED2.i_clk$2
.sym 51310 $false
.sym 51311 r_adc_master_tx_buffer_2[114][2]
.sym 51314 r_adc_master_tx_buffer_2[115][7]
.sym 51403 $abc$41607$n3201
.sym 51404 $0\r_spi_master_adc_tx_dv[0:0]
.sym 51405 $false
.sym 51406 $false
.sym 51409 r_adc_master_rx_buffer_1[3]
.sym 51410 $false
.sym 51411 $false
.sym 51412 $false
.sym 51431 $abc$41607$n5542
.sym 51432 blink_simple_LED2.i_clk$2
.sym 51433 $false
.sym 51434 $abc$41607$n459
.sym 51435 $abc$41607$n503
.sym 51438 spiMasterADC.SPI_Master_Inst.r_TX_Byte[6]
.sym 51439 spiMasterADC.SPI_Master_Inst.r_TX_Byte[0]
.sym 51508 r_adc_master_state[0]
.sym 51509 r_spi_master_adc_reset
.sym 51510 $abc$41607$n503
.sym 51511 $false
.sym 51526 r_adc_master_tx_buffer_1[50][7]
.sym 51527 r_adc_master_tx_buffer_1[54][7]
.sym 51528 r_spi_master_tx_counter[0]
.sym 51529 $abc$41607$n5300_1
.sym 51532 r_spi_master_tx_counter[3]
.sym 51533 $abc$41607$n4528_1
.sym 51534 $abc$41607$n4531_1
.sym 51535 $abc$41607$n4525_1
.sym 51544 $abc$41607$n5301_1
.sym 51545 $abc$41607$n5293_1
.sym 51546 r_spi_master_tx_counter[3]
.sym 51547 r_spi_master_tx_counter[1]
.sym 51550 r_adc_master_rx_buffer_1[15]
.sym 51551 $false
.sym 51552 $false
.sym 51553 $false
.sym 51554 $abc$41607$n5514
.sym 51555 blink_simple_LED2.i_clk$2
.sym 51556 $false
.sym 51557 r_adc_master_tx_buffer_1[35][0]
.sym 51559 r_adc_master_tx_buffer_1[33][3]
.sym 51562 r_adc_master_tx_buffer_1[34][5]
.sym 51631 r_spi_master_adc_tx_data[31]
.sym 51632 $abc$41607$n2711_1
.sym 51633 $abc$41607$n2706
.sym 51634 r_spi_master_adc_tx_data[23]
.sym 51637 r_adc_master_tx_buffer_1[51][7]
.sym 51638 r_adc_master_tx_buffer_1[55][7]
.sym 51639 r_spi_master_tx_counter[0]
.sym 51640 r_spi_master_tx_counter[2]
.sym 51643 r_spi_master_adc_tx_data[25]
.sym 51644 $abc$41607$n2711_1
.sym 51645 $abc$41607$n2706
.sym 51646 r_spi_master_adc_tx_data[17]
.sym 51649 $false
.sym 51650 $false
.sym 51651 $false
.sym 51652 $false
.sym 51655 $false
.sym 51656 $false
.sym 51657 $false
.sym 51658 $false
.sym 51661 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 51662 $false
.sym 51663 $false
.sym 51664 $false
.sym 51667 $false
.sym 51668 $false
.sym 51669 $false
.sym 51670 $false
.sym 51673 $false
.sym 51674 $false
.sym 51675 $false
.sym 51676 $false
.sym 51677 $abc$41607$n5628$2
.sym 51678 blink_simple_LED2.i_clk$2
.sym 51679 $false
.sym 51680 $abc$41607$n3201
.sym 51681 $abc$41607$n510
.sym 51683 $abc$41607$n5263_1
.sym 51684 r_adc_master_tx_buffer_1[80][7]
.sym 51760 $abc$41607$n2710_1
.sym 51761 r_spi_master_adc_tx_data[7]
.sym 51762 $abc$41607$n2708
.sym 51763 r_spi_master_adc_tx_data[15]
.sym 51784 $abc$41607$n3181
.sym 51785 $abc$41607$n3182_1
.sym 51786 $false
.sym 51787 $false
.sym 51800 $abc$41607$n641
.sym 51801 blink_simple_LED2.i_clk$2
.sym 51802 $abc$41607$n75
.sym 51807 r_adc_master_tx_buffer_2[109][6]
.sym 51810 r_adc_master_tx_buffer_2[108][1]
.sym 51883 r_adc_master_tx_buffer_2[66][3]
.sym 51884 r_adc_master_tx_buffer_2[67][3]
.sym 51885 r_spi_master_tx_counter[0]
.sym 51886 $false
.sym 51895 r_adc_master_rx_buffer_1[10]
.sym 51896 $false
.sym 51897 $false
.sym 51898 $false
.sym 51907 r_adc_master_rx_buffer_1[11]
.sym 51908 $false
.sym 51909 $false
.sym 51910 $false
.sym 51919 r_adc_master_rx_buffer_1[3]
.sym 51920 $false
.sym 51921 $false
.sym 51922 $false
.sym 51923 $abc$41607$n5579
.sym 51924 blink_simple_LED2.i_clk$2
.sym 51925 $false
.sym 51928 r_adc_master_tx_buffer_1[30][2]
.sym 52006 r_adc_master_tx_buffer_2[78][2]
.sym 52007 r_adc_master_tx_buffer_2[79][2]
.sym 52008 r_spi_master_tx_counter[0]
.sym 52009 r_spi_master_tx_counter[1]
.sym 52024 $abc$41607$n4530_1
.sym 52025 $abc$41607$n4529_1
.sym 52026 r_spi_master_tx_counter[1]
.sym 52027 r_spi_master_tx_counter[2]
.sym 52042 r_adc_master_rx_buffer_1[10]
.sym 52043 $false
.sym 52044 $false
.sym 52045 $false
.sym 52046 $abc$41607$n5582
.sym 52047 blink_simple_LED2.i_clk$2
.sym 52048 $false
.sym 52051 $abc$41607$n2925
.sym 52052 $abc$41607$n709
.sym 52054 $abc$41607$n713
.sym 52056 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 52129 r_adc_master_rx_buffer_1[31]
.sym 52130 $false
.sym 52131 $false
.sym 52132 $false
.sym 52169 $abc$41607$n5579
.sym 52170 blink_simple_LED2.i_clk$2
.sym 52171 $false
.sym 52173 r_adc_master_rx_buffer_1[12]
.sym 52174 r_adc_master_rx_buffer_1[13]
.sym 52175 r_adc_master_rx_buffer_1[2]
.sym 52270 r_adc_master_rx_buffer_1[3]
.sym 52271 $false
.sym 52272 $false
.sym 52273 $false
.sym 52292 $abc$41607$n5582
.sym 52293 blink_simple_LED2.i_clk$2
.sym 52294 $false
.sym 52369 CLK$2
.sym 52396 r_adc_master_tx_buffer_1[114][0]
.sym 52512 r_adc_master_rx_buffer_1[2]
.sym 52513 $false
.sym 52514 $false
.sym 52515 $false
.sym 52516 $abc$41607$n5551
.sym 52517 blink_simple_LED2.i_clk$2
.sym 52518 $false
.sym 52523 $abc$41607$n3388
.sym 52524 $abc$41607$n3053
.sym 52525 r_adc_master_tx_buffer_2[107][6]
.sym 52526 r_adc_master_tx_buffer_2[106][0]
.sym 52527 r_adc_master_tx_buffer_2[104][0]
.sym 52528 r_adc_master_tx_buffer_2[106][2]
.sym 52529 r_adc_master_tx_buffer_2[106][3]
.sym 52530 r_adc_master_tx_buffer_2[107][3]
.sym 52639 r_adc_master_rx_buffer_1[16]
.sym 52640 $false
.sym 52641 $false
.sym 52642 $false
.sym 52657 r_adc_master_rx_buffer_1[19]
.sym 52658 $false
.sym 52659 $false
.sym 52660 $false
.sym 52679 $abc$41607$n5589
.sym 52680 blink_simple_LED2.i_clk$2
.sym 52681 $false
.sym 52687 r_adc_master_tx_buffer_2[20][2]
.sym 52768 r_adc_master_tx_buffer_2[49][4]
.sym 52769 r_adc_master_tx_buffer_2[53][4]
.sym 52770 r_spi_master_tx_counter[2]
.sym 52771 $false
.sym 52774 r_adc_master_rx_buffer_1[20]
.sym 52775 $false
.sym 52776 $false
.sym 52777 $false
.sym 52780 r_adc_master_rx_buffer_1[8]
.sym 52781 $false
.sym 52782 $false
.sym 52783 $false
.sym 52786 r_adc_master_rx_buffer_1[28]
.sym 52787 $false
.sym 52788 $false
.sym 52789 $false
.sym 52802 $abc$41607$n5576
.sym 52803 blink_simple_LED2.i_clk$2
.sym 52804 $false
.sym 52806 $abc$41607$n3559
.sym 52807 r_adc_master_tx_buffer_2[54][4]
.sym 52808 r_adc_master_tx_buffer_2[53][7]
.sym 52810 r_adc_master_tx_buffer_2[52][1]
.sym 52811 r_adc_master_tx_buffer_2[55][5]
.sym 52812 r_adc_master_tx_buffer_2[53][3]
.sym 52879 r_adc_master_tx_buffer_1[92][7]
.sym 52880 r_adc_master_tx_buffer_1[93][7]
.sym 52881 r_spi_master_tx_counter[0]
.sym 52882 $false
.sym 52885 $abc$41607$n4447_1
.sym 52886 $abc$41607$n4446_1
.sym 52887 r_spi_master_tx_counter[1]
.sym 52888 $abc$41607$n2732
.sym 52891 r_adc_master_tx_buffer_1[60][3]
.sym 52892 r_adc_master_tx_buffer_1[61][3]
.sym 52893 r_spi_master_tx_counter[0]
.sym 52894 $false
.sym 52903 r_adc_master_rx_buffer_1[8]
.sym 52904 $false
.sym 52905 $false
.sym 52906 $false
.sym 52915 r_adc_master_rx_buffer_1[19]
.sym 52916 $false
.sym 52917 $false
.sym 52918 $false
.sym 52921 r_adc_master_rx_buffer_1[27]
.sym 52922 $false
.sym 52923 $false
.sym 52924 $false
.sym 52925 $abc$41607$n5521
.sym 52926 blink_simple_LED2.i_clk$2
.sym 52927 $false
.sym 52928 $abc$41607$n3620
.sym 52929 $abc$41607$n3387
.sym 52930 $abc$41607$n4583_1
.sym 52931 $abc$41607$n4584_1
.sym 52933 $abc$41607$n4180_1
.sym 52934 r_adc_master_tx_buffer_1[9][1]
.sym 52935 r_adc_master_tx_buffer_1[11][4]
.sym 53002 r_adc_master_tx_buffer_1[67][7]
.sym 53003 r_adc_master_tx_buffer_1[71][7]
.sym 53004 r_spi_master_tx_counter[2]
.sym 53005 r_spi_master_tx_counter[1]
.sym 53014 r_adc_master_tx_buffer_2[105][0]
.sym 53015 r_adc_master_tx_buffer_2[107][0]
.sym 53016 r_spi_master_tx_counter[1]
.sym 53017 $false
.sym 53026 r_adc_master_rx_buffer_1[4]
.sym 53027 $false
.sym 53028 $false
.sym 53029 $false
.sym 53032 r_adc_master_rx_buffer_1[20]
.sym 53033 $false
.sym 53034 $false
.sym 53035 $false
.sym 53038 r_adc_master_rx_buffer_1[24]
.sym 53039 $false
.sym 53040 $false
.sym 53041 $false
.sym 53044 r_adc_master_rx_buffer_1[7]
.sym 53045 $false
.sym 53046 $false
.sym 53047 $false
.sym 53048 $abc$41607$n5525
.sym 53049 blink_simple_LED2.i_clk$2
.sym 53050 $false
.sym 53055 $abc$41607$n3101
.sym 53056 $abc$41607$n3490
.sym 53057 r_adc_master_tx_buffer_1[83][3]
.sym 53125 r_adc_master_tx_buffer_2[98][6]
.sym 53126 r_adc_master_tx_buffer_2[99][6]
.sym 53127 r_spi_master_tx_counter[0]
.sym 53128 $false
.sym 53131 r_adc_master_rx_buffer_1[1]
.sym 53132 $false
.sym 53133 $false
.sym 53134 $false
.sym 53137 r_adc_master_rx_buffer_1[6]
.sym 53138 $false
.sym 53139 $false
.sym 53140 $false
.sym 53143 r_adc_master_rx_buffer_1[28]
.sym 53144 $false
.sym 53145 $false
.sym 53146 $false
.sym 53155 r_adc_master_rx_buffer_1[2]
.sym 53156 $false
.sym 53157 $false
.sym 53158 $false
.sym 53161 r_adc_master_rx_buffer_1[14]
.sym 53162 $false
.sym 53163 $false
.sym 53164 $false
.sym 53171 $abc$41607$n5587
.sym 53172 blink_simple_LED2.i_clk$2
.sym 53173 $false
.sym 53174 $abc$41607$n2838
.sym 53175 r_adc_master_tx_buffer_2[66][0]
.sym 53178 r_adc_master_tx_buffer_2[67][4]
.sym 53179 r_adc_master_tx_buffer_2[65][1]
.sym 53181 r_adc_master_tx_buffer_2[66][6]
.sym 53260 r_adc_master_tx_buffer_2[56][0]
.sym 53261 r_adc_master_tx_buffer_2[57][0]
.sym 53262 r_spi_master_tx_counter[0]
.sym 53263 $abc$41607$n2747_1
.sym 53266 $abc$41607$n4435_1
.sym 53267 $abc$41607$n4436_1
.sym 53268 $abc$41607$n5279
.sym 53269 r_spi_master_tx_counter[0]
.sym 53272 r_adc_master_rx_buffer_1[16]
.sym 53273 $false
.sym 53274 $false
.sym 53275 $false
.sym 53284 r_adc_master_rx_buffer_1[24]
.sym 53285 $false
.sym 53286 $false
.sym 53287 $false
.sym 53294 $abc$41607$n5577
.sym 53295 blink_simple_LED2.i_clk$2
.sym 53296 $false
.sym 53297 $abc$41607$n3052
.sym 53299 $abc$41607$n3124
.sym 53300 r_adc_master_tx_buffer_2[39][2]
.sym 53301 r_adc_master_tx_buffer_2[37][6]
.sym 53303 r_adc_master_tx_buffer_2[39][1]
.sym 53304 r_adc_master_tx_buffer_2[36][3]
.sym 53377 r_adc_master_tx_buffer_1[65][7]
.sym 53378 r_adc_master_tx_buffer_1[69][7]
.sym 53379 r_spi_master_tx_counter[1]
.sym 53380 r_spi_master_tx_counter[2]
.sym 53389 r_adc_master_tx_buffer_2[72][2]
.sym 53390 r_adc_master_tx_buffer_2[74][2]
.sym 53391 r_spi_master_tx_counter[0]
.sym 53392 $abc$41607$n4962_1
.sym 53395 r_adc_master_tx_buffer_2[104][3]
.sym 53396 r_adc_master_tx_buffer_2[105][3]
.sym 53397 r_spi_master_tx_counter[1]
.sym 53398 r_spi_master_tx_counter[0]
.sym 53401 r_adc_master_tx_buffer_1[64][4]
.sym 53402 r_adc_master_tx_buffer_1[65][4]
.sym 53403 r_spi_master_tx_counter[0]
.sym 53404 $false
.sym 53407 r_adc_master_rx_buffer_1[18]
.sym 53408 $false
.sym 53409 $false
.sym 53410 $false
.sym 53413 r_adc_master_rx_buffer_1[30]
.sym 53414 $false
.sym 53415 $false
.sym 53416 $false
.sym 53417 $abc$41607$n5510
.sym 53418 blink_simple_LED2.i_clk$2
.sym 53419 $false
.sym 53420 $abc$41607$n3975_1
.sym 53421 $abc$41607$n4135_1
.sym 53422 r_adc_master_tx_buffer_2[104][2]
.sym 53423 r_adc_master_tx_buffer_2[105][2]
.sym 53424 r_adc_master_tx_buffer_2[106][5]
.sym 53425 r_adc_master_tx_buffer_2[104][5]
.sym 53426 r_adc_master_tx_buffer_2[105][4]
.sym 53427 r_adc_master_tx_buffer_2[104][4]
.sym 53500 r_adc_master_tx_buffer_2[104][6]
.sym 53501 r_adc_master_tx_buffer_2[106][6]
.sym 53502 r_spi_master_tx_counter[1]
.sym 53503 $false
.sym 53506 $abc$41607$n3863
.sym 53507 $abc$41607$n3862
.sym 53508 r_spi_master_tx_counter[1]
.sym 53509 $abc$41607$n5151
.sym 53518 r_adc_master_tx_buffer_1[44][6]
.sym 53519 r_adc_master_tx_buffer_1[45][6]
.sym 53520 r_spi_master_tx_counter[0]
.sym 53521 $false
.sym 53524 r_adc_master_rx_buffer_1[27]
.sym 53525 $false
.sym 53526 $false
.sym 53527 $false
.sym 53530 r_adc_master_rx_buffer_1[14]
.sym 53531 $false
.sym 53532 $false
.sym 53533 $false
.sym 53540 $abc$41607$n5589
.sym 53541 blink_simple_LED2.i_clk$2
.sym 53542 $false
.sym 53543 $abc$41607$n3689
.sym 53544 $abc$41607$n3557
.sym 53546 $abc$41607$n3685
.sym 53549 $abc$41607$n3684
.sym 53550 r_adc_master_tx_buffer_1[56][1]
.sym 53617 r_adc_master_tx_buffer_1[46][6]
.sym 53618 r_adc_master_tx_buffer_1[47][6]
.sym 53619 r_spi_master_tx_counter[0]
.sym 53620 $false
.sym 53623 r_adc_master_tx_buffer_2[72][1]
.sym 53624 r_adc_master_tx_buffer_2[73][1]
.sym 53625 r_spi_master_tx_counter[0]
.sym 53626 $abc$41607$n2747_1
.sym 53629 r_spi_master_tx_counter[3]
.sym 53630 $abc$41607$n5152
.sym 53631 $abc$41607$n3854
.sym 53632 $abc$41607$n5150
.sym 53635 $abc$41607$n4341_1
.sym 53636 $abc$41607$n4340_1
.sym 53637 r_spi_master_tx_counter[1]
.sym 53638 $abc$41607$n2732
.sym 53641 r_spi_master_tx_counter[3]
.sym 53642 $abc$41607$n5149
.sym 53643 $abc$41607$n3875
.sym 53644 r_spi_master_tx_counter[6]
.sym 53647 r_adc_master_rx_buffer_1[9]
.sym 53648 $false
.sym 53649 $false
.sym 53650 $false
.sym 53653 r_adc_master_rx_buffer_1[17]
.sym 53654 $false
.sym 53655 $false
.sym 53656 $false
.sym 53659 r_adc_master_rx_buffer_1[26]
.sym 53660 $false
.sym 53661 $false
.sym 53662 $false
.sym 53663 $abc$41607$n5581
.sym 53664 blink_simple_LED2.i_clk$2
.sym 53665 $false
.sym 53667 $abc$41607$n3742
.sym 53668 $abc$41607$n3007
.sym 53669 r_adc_master_tx_buffer_2[85][7]
.sym 53672 r_adc_master_tx_buffer_2[87][0]
.sym 53673 r_adc_master_tx_buffer_2[84][4]
.sym 53740 r_adc_master_tx_buffer_1[44][2]
.sym 53741 r_adc_master_tx_buffer_1[45][2]
.sym 53742 r_spi_master_tx_counter[0]
.sym 53743 $false
.sym 53752 r_adc_master_tx_buffer_1[64][3]
.sym 53753 r_adc_master_tx_buffer_1[68][3]
.sym 53754 r_spi_master_tx_counter[2]
.sym 53755 $false
.sym 53764 r_adc_master_rx_buffer_1[26]
.sym 53765 $false
.sym 53766 $false
.sym 53767 $false
.sym 53776 r_adc_master_rx_buffer_1[14]
.sym 53777 $false
.sym 53778 $false
.sym 53779 $false
.sym 53782 r_adc_master_rx_buffer_1[25]
.sym 53783 $false
.sym 53784 $false
.sym 53785 $false
.sym 53786 $abc$41607$n5510
.sym 53787 blink_simple_LED2.i_clk$2
.sym 53788 $false
.sym 53789 $abc$41607$n3352
.sym 53790 $abc$41607$n4235_1
.sym 53791 $abc$41607$n5115
.sym 53792 $abc$41607$n5080
.sym 53793 r_adc_master_tx_buffer_2[70][1]
.sym 53795 r_adc_master_tx_buffer_2[69][1]
.sym 53863 $abc$41607$n3753
.sym 53864 $abc$41607$n5339_1
.sym 53865 $abc$41607$n5078_1
.sym 53866 r_spi_master_tx_counter[4]
.sym 53869 $abc$41607$n4227_1
.sym 53870 $abc$41607$n4230_1
.sym 53871 $abc$41607$n4231_1
.sym 53872 $abc$41607$n2771
.sym 53875 $abc$41607$n3757
.sym 53876 $abc$41607$n3758
.sym 53877 $abc$41607$n2729
.sym 53878 $abc$41607$n3754
.sym 53887 r_adc_master_tx_buffer_1[35][4]
.sym 53888 r_adc_master_tx_buffer_1[39][4]
.sym 53889 r_spi_master_tx_counter[0]
.sym 53890 r_spi_master_tx_counter[2]
.sym 53893 r_adc_master_rx_buffer_1[8]
.sym 53894 $false
.sym 53895 $false
.sym 53896 $false
.sym 53899 r_adc_master_rx_buffer_1[4]
.sym 53900 $false
.sym 53901 $false
.sym 53902 $false
.sym 53909 $abc$41607$n5503
.sym 53910 blink_simple_LED2.i_clk$2
.sym 53911 $false
.sym 53912 $abc$41607$n3739
.sym 53913 $abc$41607$n2866
.sym 53914 $abc$41607$n2865
.sym 53915 $abc$41607$n4576_1
.sym 53916 $abc$41607$n3730
.sym 53917 $abc$41607$n3740
.sym 53918 $abc$41607$n3744
.sym 53919 r_adc_master_tx_buffer_1[8][1]
.sym 53986 r_adc_master_tx_buffer_1[83][7]
.sym 53987 r_adc_master_tx_buffer_1[87][7]
.sym 53988 r_spi_master_tx_counter[2]
.sym 53989 r_spi_master_tx_counter[0]
.sym 53992 r_adc_master_tx_buffer_2[16][5]
.sym 53993 r_adc_master_tx_buffer_2[17][5]
.sym 53994 r_spi_master_tx_counter[0]
.sym 53995 $false
.sym 53998 $abc$41607$n4330_1
.sym 53999 $abc$41607$n4333_1
.sym 54000 r_spi_master_tx_counter[3]
.sym 54001 $abc$41607$n4339_1
.sym 54010 $abc$41607$n4335_1
.sym 54011 $abc$41607$n4334_1
.sym 54012 r_spi_master_tx_counter[1]
.sym 54013 r_spi_master_tx_counter[2]
.sym 54022 r_adc_master_rx_buffer_1[21]
.sym 54023 $false
.sym 54024 $false
.sym 54025 $false
.sym 54028 r_adc_master_rx_buffer_1[14]
.sym 54029 $false
.sym 54030 $false
.sym 54031 $false
.sym 54032 $abc$41607$n5567
.sym 54033 blink_simple_LED2.i_clk$2
.sym 54034 $false
.sym 54035 $abc$41607$n4190_1
.sym 54036 $abc$41607$n4189_1
.sym 54037 $abc$41607$n648
.sym 54038 $abc$41607$n2932_1
.sym 54039 $abc$41607$n2933_1
.sym 54040 $abc$41607$n3176_1
.sym 54041 $abc$41607$n3624
.sym 54042 r_adc_master_tx_buffer_2[51][0]
.sym 54071 $true
.sym 54108 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]$2
.sym 54109 $false
.sym 54110 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 54111 $false
.sym 54112 $false
.sym 54114 $auto$alumacc.cc:474:replace_alu$1647.C[2]
.sym 54116 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 54117 $true$2
.sym 54121 $false
.sym 54122 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 54123 $false
.sym 54124 $auto$alumacc.cc:474:replace_alu$1647.C[2]
.sym 54127 $abc$41607$n4002_1
.sym 54128 $abc$41607$n4001_1
.sym 54129 r_spi_master_tx_counter[2]
.sym 54130 r_spi_master_tx_counter[1]
.sym 54133 r_spi_master_tx_counter[3]
.sym 54134 $abc$41607$n3997_1
.sym 54135 $abc$41607$n4000_1
.sym 54136 $abc$41607$n3991_1
.sym 54139 $abc$41607$n3999_1
.sym 54140 $abc$41607$n3998_1
.sym 54141 r_spi_master_tx_counter[1]
.sym 54142 r_spi_master_tx_counter[2]
.sym 54145 $abc$41607$n343
.sym 54146 r_spi_master_state[0]
.sym 54147 $false
.sym 54148 $false
.sym 54151 r_adc_master_rx_buffer_1[28]
.sym 54152 $false
.sym 54153 $false
.sym 54154 $false
.sym 54155 $abc$41607$n5591
.sym 54156 blink_simple_LED2.i_clk$2
.sym 54157 $false
.sym 54158 $abc$41607$n3414
.sym 54159 $abc$41607$n5170_1
.sym 54160 $abc$41607$n5337_1
.sym 54161 $abc$41607$n5040_1
.sym 54163 $abc$41607$n5169_1
.sym 54164 $abc$41607$n5168_1
.sym 54165 r_adc_master_tx_buffer_2[3][0]
.sym 54232 $abc$41607$n3647
.sym 54233 $abc$41607$n3646
.sym 54234 r_spi_master_tx_counter[0]
.sym 54235 r_spi_master_tx_counter[1]
.sym 54238 r_adc_master_tx_buffer_2[88][4]
.sym 54239 r_adc_master_tx_buffer_2[89][4]
.sym 54240 r_spi_master_tx_counter[0]
.sym 54241 $abc$41607$n2747_1
.sym 54244 $abc$41607$n4021_1
.sym 54245 $abc$41607$n4020_1
.sym 54246 r_spi_master_tx_counter[1]
.sym 54247 $abc$41607$n2732
.sym 54250 r_adc_master_tx_buffer_2[18][6]
.sym 54251 r_adc_master_tx_buffer_2[22][6]
.sym 54252 r_spi_master_tx_counter[1]
.sym 54253 r_spi_master_tx_counter[2]
.sym 54256 $abc$41607$n3905
.sym 54257 $abc$41607$n3906
.sym 54258 $abc$41607$n2835
.sym 54259 $false
.sym 54262 r_adc_master_tx_buffer_1[51][1]
.sym 54263 r_adc_master_tx_buffer_1[55][1]
.sym 54264 r_spi_master_tx_counter[2]
.sym 54265 $false
.sym 54268 r_adc_master_rx_buffer_1[10]
.sym 54269 $false
.sym 54270 $false
.sym 54271 $false
.sym 54274 r_adc_master_rx_buffer_1[0]
.sym 54275 $false
.sym 54276 $false
.sym 54277 $false
.sym 54278 $abc$41607$n5563
.sym 54279 blink_simple_LED2.i_clk$2
.sym 54280 $false
.sym 54281 $abc$41607$n3908
.sym 54282 $abc$41607$n3907
.sym 54283 $abc$41607$n5309_1
.sym 54285 $abc$41607$n3829
.sym 54286 $abc$41607$n3909
.sym 54288 r_adc_master_tx_buffer_1[53][0]
.sym 54361 r_adc_master_tx_buffer_2[113][7]
.sym 54362 r_adc_master_tx_buffer_2[117][7]
.sym 54363 r_spi_master_tx_counter[1]
.sym 54364 r_spi_master_tx_counter[2]
.sym 54367 r_adc_master_tx_buffer_1[106][2]
.sym 54368 r_adc_master_tx_buffer_1[107][2]
.sym 54369 r_spi_master_tx_counter[0]
.sym 54370 $abc$41607$n2749_1
.sym 54373 r_adc_master_rx_buffer_1[22]
.sym 54374 $false
.sym 54375 $false
.sym 54376 $false
.sym 54391 r_adc_master_rx_buffer_1[27]
.sym 54392 $false
.sym 54393 $false
.sym 54394 $false
.sym 54401 $abc$41607$n5525
.sym 54402 blink_simple_LED2.i_clk$2
.sym 54403 $false
.sym 54404 $abc$41607$n5167_1
.sym 54405 $abc$41607$n5259_1
.sym 54406 $abc$41607$n5270_1
.sym 54407 $abc$41607$n5265_1
.sym 54408 $abc$41607$n5248_1
.sym 54409 $abc$41607$n5277_1
.sym 54410 $abc$41607$n4356_1
.sym 54411 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 54478 $abc$41607$n4455_1
.sym 54479 $abc$41607$n4454_1
.sym 54480 r_spi_master_tx_counter[1]
.sym 54481 r_spi_master_tx_counter[3]
.sym 54484 r_adc_master_tx_buffer_2[6][2]
.sym 54485 r_adc_master_tx_buffer_2[2][2]
.sym 54486 r_spi_master_tx_counter[0]
.sym 54487 $abc$41607$n5315_1
.sym 54490 r_spi_master_tx_counter[1]
.sym 54491 $abc$41607$n5263_1
.sym 54492 $abc$41607$n4453_1
.sym 54493 $abc$41607$n4444_1
.sym 54496 $abc$41607$n4445_1
.sym 54497 $abc$41607$n4448_1
.sym 54498 $abc$41607$n4449_1
.sym 54499 $abc$41607$n2835
.sym 54502 r_adc_master_tx_buffer_1[82][7]
.sym 54503 r_adc_master_tx_buffer_1[86][7]
.sym 54504 r_spi_master_tx_counter[0]
.sym 54505 r_spi_master_tx_counter[2]
.sym 54508 r_adc_master_tx_buffer_1[83][2]
.sym 54509 r_adc_master_tx_buffer_1[87][2]
.sym 54510 r_spi_master_tx_counter[2]
.sym 54511 $false
.sym 54514 r_adc_master_rx_buffer_1[15]
.sym 54515 $false
.sym 54516 $false
.sym 54517 $false
.sym 54520 r_adc_master_rx_buffer_1[2]
.sym 54521 $false
.sym 54522 $false
.sym 54523 $false
.sym 54524 $abc$41607$n5535
.sym 54525 blink_simple_LED2.i_clk$2
.sym 54526 $false
.sym 54528 $abc$41607$n4002_1
.sym 54531 $abc$41607$n3741
.sym 54534 r_adc_master_tx_buffer_1[51][5]
.sym 54601 $abc$41607$n77
.sym 54602 r_spi_master_state[1]
.sym 54603 r_spi_master_state[0]
.sym 54604 $false
.sym 54607 r_adc_master_tx_buffer_2[115][7]
.sym 54608 r_adc_master_tx_buffer_2[119][7]
.sym 54609 r_spi_master_tx_counter[2]
.sym 54610 r_spi_master_tx_counter[1]
.sym 54613 r_adc_master_tx_buffer_1[0][4]
.sym 54614 r_adc_master_tx_buffer_1[4][4]
.sym 54615 r_spi_master_tx_counter[0]
.sym 54616 $abc$41607$n5129
.sym 54619 r_adc_master_tx_buffer_2[112][1]
.sym 54620 r_adc_master_tx_buffer_2[116][1]
.sym 54621 r_spi_master_tx_counter[1]
.sym 54622 $abc$41607$n5108
.sym 54625 $abc$41607$n4463_1
.sym 54626 $abc$41607$n4464_1
.sym 54627 $abc$41607$n5285_1
.sym 54628 r_spi_master_tx_counter[0]
.sym 54631 r_spi_master_reset
.sym 54632 $false
.sym 54633 $false
.sym 54634 $false
.sym 54637 $abc$41607$n77
.sym 54638 r_spi_master_state[1]
.sym 54639 $false
.sym 54640 $false
.sym 54643 r_adc_master_rx_buffer_1[28]
.sym 54644 $false
.sym 54645 $false
.sym 54646 $false
.sym 54647 $abc$41607$n5483
.sym 54648 blink_simple_LED2.i_clk$2
.sym 54649 $false
.sym 54650 $abc$41607$n3582
.sym 54651 $abc$41607$n5073_1
.sym 54652 $abc$41607$n3626
.sym 54653 $abc$41607$n3580
.sym 54654 $abc$41607$n4513_1
.sym 54655 $abc$41607$n4236_1
.sym 54656 $abc$41607$n2853
.sym 54657 r_adc_master_tx_buffer_2[55][2]
.sym 54724 r_adc_master_tx_buffer_1[8][3]
.sym 54725 r_adc_master_tx_buffer_1[10][3]
.sym 54726 r_spi_master_tx_counter[0]
.sym 54727 $abc$41607$n4988_1
.sym 54730 r_adc_master_tx_buffer_1[9][3]
.sym 54731 r_adc_master_tx_buffer_1[11][3]
.sym 54732 r_spi_master_tx_counter[0]
.sym 54733 r_spi_master_tx_counter[1]
.sym 54736 r_adc_master_rx_buffer_1[8]
.sym 54737 $false
.sym 54738 $false
.sym 54739 $false
.sym 54742 r_adc_master_rx_buffer_1[15]
.sym 54743 $false
.sym 54744 $false
.sym 54745 $false
.sym 54748 r_adc_master_rx_buffer_1[7]
.sym 54749 $false
.sym 54750 $false
.sym 54751 $false
.sym 54754 r_adc_master_rx_buffer_1[27]
.sym 54755 $false
.sym 54756 $false
.sym 54757 $false
.sym 54760 r_adc_master_rx_buffer_1[11]
.sym 54761 $false
.sym 54762 $false
.sym 54763 $false
.sym 54766 r_adc_master_rx_buffer_1[3]
.sym 54767 $false
.sym 54768 $false
.sym 54769 $false
.sym 54770 $abc$41607$n5481
.sym 54771 blink_simple_LED2.i_clk$2
.sym 54772 $false
.sym 54773 $abc$41607$n3244
.sym 54774 $abc$41607$n2206
.sym 54775 $abc$41607$n536
.sym 54776 $abc$41607$n5022_1
.sym 54777 $abc$41607$n4370_1
.sym 54778 spiMasterADC.r_TX_Count[0]
.sym 54779 spiMasterADC.r_TX_Count[1]
.sym 54780 spiMasterADC.r_TX_Count[2]
.sym 54847 r_adc_master_tx_buffer_1[44][5]
.sym 54848 r_adc_master_tx_buffer_1[45][5]
.sym 54849 r_spi_master_tx_counter[0]
.sym 54850 $false
.sym 54859 $abc$41607$n3266
.sym 54860 $abc$41607$n544
.sym 54861 spiMasterCS.r_CS_n
.sym 54862 $abc$41607$n3252
.sym 54871 r_adc_master_tx_buffer_1[1][4]
.sym 54872 r_adc_master_tx_buffer_1[5][4]
.sym 54873 r_spi_master_tx_counter[0]
.sym 54874 r_spi_master_tx_counter[2]
.sym 54877 $abc$41607$n77
.sym 54878 $abc$41607$n3173
.sym 54879 $abc$41607$n3176_1
.sym 54880 $false
.sym 54893 $true
.sym 54894 blink_simple_LED2.i_clk$2
.sym 54895 $abc$41607$n77
.sym 54896 $abc$41607$n3247
.sym 54897 $abc$41607$n2189
.sym 54898 $abc$41607$n3240
.sym 54899 $abc$41607$n3237
.sym 54900 $abc$41607$n3238
.sym 54902 $abc$41607$n3246
.sym 54903 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 54970 r_spi_master_tx_counter[3]
.sym 54971 $abc$41607$n4596_1
.sym 54972 $abc$41607$n4599_1
.sym 54973 $abc$41607$n4590_1
.sym 54976 r_adc_master_rx_buffer_1[19]
.sym 54977 $false
.sym 54978 $false
.sym 54979 $false
.sym 54982 r_adc_master_rx_buffer_1[21]
.sym 54983 $false
.sym 54984 $false
.sym 54985 $false
.sym 55000 r_adc_master_rx_buffer_1[25]
.sym 55001 $false
.sym 55002 $false
.sym 55003 $false
.sym 55016 $abc$41607$n5558
.sym 55017 blink_simple_LED2.i_clk$2
.sym 55018 $false
.sym 55021 $abc$41607$n2208
.sym 55022 $abc$41607$n4399_1
.sym 55024 $abc$41607$n5191_1
.sym 55025 r_adc_master_tx_buffer_1[0][6]
.sym 55093 $abc$41607$n4375_1
.sym 55094 $abc$41607$n4376_1
.sym 55095 $abc$41607$n5255_1
.sym 55096 r_spi_master_tx_counter[0]
.sym 55099 r_adc_master_tx_buffer_1[115][6]
.sym 55100 r_adc_master_tx_buffer_1[119][6]
.sym 55101 r_spi_master_tx_counter[2]
.sym 55102 r_spi_master_tx_counter[1]
.sym 55111 r_adc_master_rx_buffer_1[26]
.sym 55112 $false
.sym 55113 $false
.sym 55114 $false
.sym 55135 r_adc_master_rx_buffer_1[10]
.sym 55136 $false
.sym 55137 $false
.sym 55138 $false
.sym 55139 $abc$41607$n5551
.sym 55140 blink_simple_LED2.i_clk$2
.sym 55141 $false
.sym 55142 $abc$41607$n3215
.sym 55143 $abc$41607$n3166
.sym 55144 $abc$41607$n4642_1
.sym 55145 r_adc_master_tx_buffer_1[27][2]
.sym 55146 r_adc_master_tx_buffer_1[25][2]
.sym 55147 r_adc_master_tx_buffer_1[24][7]
.sym 55148 r_adc_master_tx_buffer_1[27][4]
.sym 55222 r_adc_master_tx_buffer_1[35][0]
.sym 55223 r_adc_master_tx_buffer_1[39][0]
.sym 55224 r_spi_master_tx_counter[2]
.sym 55225 $false
.sym 55228 r_adc_master_rx_buffer_1[5]
.sym 55229 $false
.sym 55230 $false
.sym 55231 $false
.sym 55240 r_adc_master_rx_buffer_1[16]
.sym 55241 $false
.sym 55242 $false
.sym 55243 $false
.sym 55246 r_adc_master_rx_buffer_1[6]
.sym 55247 $false
.sym 55248 $false
.sym 55249 $false
.sym 55252 r_adc_master_rx_buffer_1[25]
.sym 55253 $false
.sym 55254 $false
.sym 55255 $false
.sym 55258 r_adc_master_rx_buffer_1[21]
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$41607$n5592$2
.sym 55263 blink_simple_LED2.i_clk$2
.sym 55264 $false
.sym 55265 $abc$41607$n4495_1
.sym 55267 $abc$41607$n4426_1
.sym 55268 r_adc_master_tx_buffer_2[78][7]
.sym 55269 r_adc_master_tx_buffer_2[79][6]
.sym 55270 r_adc_master_tx_buffer_2[79][4]
.sym 55271 r_adc_master_tx_buffer_2[79][7]
.sym 55272 r_adc_master_tx_buffer_2[76][6]
.sym 55357 $abc$41607$n4426_1
.sym 55358 $abc$41607$n4425_1
.sym 55359 r_spi_master_tx_counter[0]
.sym 55360 r_spi_master_tx_counter[1]
.sym 55363 r_adc_master_tx_buffer_1[115][7]
.sym 55364 r_adc_master_tx_buffer_1[119][7]
.sym 55365 r_spi_master_tx_counter[2]
.sym 55366 $false
.sym 55375 r_adc_master_tx_buffer_1[113][6]
.sym 55376 r_adc_master_tx_buffer_1[117][6]
.sym 55377 r_spi_master_tx_counter[1]
.sym 55378 r_spi_master_tx_counter[2]
.sym 55381 r_adc_master_rx_buffer_1[30]
.sym 55382 $false
.sym 55383 $false
.sym 55384 $false
.sym 55385 $abc$41607$n5589
.sym 55386 blink_simple_LED2.i_clk$2
.sym 55387 $false
.sym 55390 r_adc_master_tx_buffer_2[52][7]
.sym 55462 r_adc_master_rx_buffer_1[10]
.sym 55463 $false
.sym 55464 $false
.sym 55465 $false
.sym 55480 r_adc_master_rx_buffer_1[7]
.sym 55481 $false
.sym 55482 $false
.sym 55483 $false
.sym 55508 $abc$41607$n5591
.sym 55509 blink_simple_LED2.i_clk$2
.sym 55510 $false
.sym 55511 $abc$41607$n4345_1
.sym 55514 $abc$41607$n4344_1
.sym 55515 $abc$41607$n3185
.sym 55516 r_temp_adc_tx[0]
.sym 55518 r_temp_adc_tx[6]
.sym 55585 r_adc_master_state[0]
.sym 55586 r_adc_master_state[1]
.sym 55587 $abc$41607$n71
.sym 55588 $false
.sym 55591 $abc$41607$n71
.sym 55592 r_adc_master_state[1]
.sym 55593 $false
.sym 55594 $false
.sym 55609 r_temp_adc_tx[6]
.sym 55610 $false
.sym 55611 $false
.sym 55612 $false
.sym 55615 r_temp_adc_tx[0]
.sym 55616 $false
.sym 55617 $false
.sym 55618 $false
.sym 55631 r_spi_master_adc_tx_dv
.sym 55632 blink_simple_LED2.i_clk$2
.sym 55633 $abc$41607$n901$2
.sym 55635 $abc$41607$n730
.sym 55637 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 55708 r_adc_master_rx_buffer_1[0]
.sym 55709 $false
.sym 55710 $false
.sym 55711 $false
.sym 55720 r_adc_master_rx_buffer_1[19]
.sym 55721 $false
.sym 55722 $false
.sym 55723 $false
.sym 55738 r_adc_master_rx_buffer_1[13]
.sym 55739 $false
.sym 55740 $false
.sym 55741 $false
.sym 55754 $abc$41607$n5503
.sym 55755 blink_simple_LED2.i_clk$2
.sym 55756 $false
.sym 55757 $abc$41607$n3221
.sym 55759 $abc$41607$n3197
.sym 55760 r_adc_master_tx_buffer_2[51][6]
.sym 55762 r_adc_master_tx_buffer_2[51][2]
.sym 55763 r_adc_master_tx_buffer_2[49][1]
.sym 55764 r_adc_master_tx_buffer_2[51][7]
.sym 55831 $abc$41607$n71
.sym 55832 r_adc_master_state[1]
.sym 55833 r_adc_master_state[0]
.sym 55834 $false
.sym 55837 $abc$41607$n71
.sym 55838 r_adc_master_state[1]
.sym 55839 r_adc_master_state[0]
.sym 55840 $false
.sym 55849 r_adc_master_tx_buffer_1[80][7]
.sym 55850 r_adc_master_tx_buffer_1[84][7]
.sym 55851 r_spi_master_tx_counter[0]
.sym 55852 $abc$41607$n5262_1
.sym 55855 r_adc_master_rx_buffer_1[31]
.sym 55856 $false
.sym 55857 $false
.sym 55858 $false
.sym 55877 $abc$41607$n5535
.sym 55878 blink_simple_LED2.i_clk$2
.sym 55879 $false
.sym 55881 $abc$41607$n4346_1
.sym 55884 $abc$41607$n4318_1
.sym 55886 r_adc_master_tx_buffer_2[28][4]
.sym 55978 r_adc_master_rx_buffer_1[22]
.sym 55979 $false
.sym 55980 $false
.sym 55981 $false
.sym 55996 r_adc_master_rx_buffer_1[25]
.sym 55997 $false
.sym 55998 $false
.sym 55999 $false
.sym 56000 $abc$41607$n5590
.sym 56001 blink_simple_LED2.i_clk$2
.sym 56002 $false
.sym 56003 $abc$41607$n4320_1
.sym 56007 r_adc_master_tx_buffer_1[119][5]
.sym 56009 r_adc_master_tx_buffer_1[117][7]
.sym 56089 r_adc_master_rx_buffer_1[10]
.sym 56090 $false
.sym 56091 $false
.sym 56092 $false
.sym 56123 $abc$41607$n5498
.sym 56124 blink_simple_LED2.i_clk$2
.sym 56125 $false
.sym 56126 $abc$41607$n717
.sym 56127 $abc$41607$n3686
.sym 56131 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 56162 $true
.sym 56199 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]$2
.sym 56200 $false
.sym 56201 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 56202 $false
.sym 56203 $false
.sym 56205 $auto$alumacc.cc:474:replace_alu$1659.C[2]
.sym 56207 $false
.sym 56208 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 56212 $false
.sym 56213 $false
.sym 56214 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 56215 $auto$alumacc.cc:474:replace_alu$1659.C[2]
.sym 56218 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 56219 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 56220 $abc$41607$n3327
.sym 56221 $false
.sym 56230 $abc$41607$n3327
.sym 56231 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 56232 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 56233 $false
.sym 56242 PIN_8$2
.sym 56243 $false
.sym 56244 $false
.sym 56245 $false
.sym 56246 $abc$41607$n713
.sym 56247 blink_simple_LED2.i_clk$2
.sym 56248 $abc$41607$n901$2
.sym 56249 r_spi_master_adc_rx_data[15]
.sym 56251 r_spi_master_adc_rx_data[8]
.sym 56329 r_adc_master_rx_buffer_1[12]
.sym 56330 r_spi_master_adc_rx_data[2]
.sym 56331 $abc$41607$n4677_1
.sym 56332 $abc$41607$n3298
.sym 56335 r_adc_master_rx_buffer_1[13]
.sym 56336 r_spi_master_adc_rx_data[3]
.sym 56337 $abc$41607$n4677_1
.sym 56338 $abc$41607$n3298
.sym 56341 r_adc_master_rx_buffer_1[2]
.sym 56342 r_spi_master_adc_rx_data[8]
.sym 56343 $abc$41607$n4677_1
.sym 56344 $abc$41607$n3298
.sym 56369 $true
.sym 56370 blink_simple_LED2.i_clk$2
.sym 56371 $false
.sym 56474 $abc$41607$n2722_1
.sym 56475 $abc$41607$n2723_1
.sym 56477 r_adc_master_tx_buffer_1[81][2]
.sym 56553 r_adc_master_rx_buffer_1[8]
.sym 56554 $false
.sym 56555 $false
.sym 56556 $false
.sym 56593 $abc$41607$n5556
.sym 56594 blink_simple_LED2.i_clk$2
.sym 56595 $false
.sym 56603 r_adc_master_tx_buffer_1[116][5]
.sym 56605 r_adc_master_tx_buffer_1[117][0]
.sym 56710 r_adc_master_tx_buffer_2[104][0]
.sym 56711 r_adc_master_tx_buffer_2[106][0]
.sym 56712 r_spi_master_tx_counter[1]
.sym 56713 $false
.sym 56716 r_adc_master_tx_buffer_2[106][3]
.sym 56717 r_adc_master_tx_buffer_2[107][3]
.sym 56718 r_spi_master_tx_counter[0]
.sym 56719 r_spi_master_tx_counter[1]
.sym 56722 r_adc_master_rx_buffer_1[6]
.sym 56723 $false
.sym 56724 $false
.sym 56725 $false
.sym 56728 r_adc_master_rx_buffer_1[8]
.sym 56729 $false
.sym 56730 $false
.sym 56731 $false
.sym 56734 r_adc_master_rx_buffer_1[24]
.sym 56735 $false
.sym 56736 $false
.sym 56737 $false
.sym 56740 r_adc_master_rx_buffer_1[10]
.sym 56741 $false
.sym 56742 $false
.sym 56743 $false
.sym 56746 r_adc_master_rx_buffer_1[11]
.sym 56747 $false
.sym 56748 $false
.sym 56749 $false
.sym 56752 r_adc_master_rx_buffer_1[3]
.sym 56753 $false
.sym 56754 $false
.sym 56755 $false
.sym 56756 $abc$41607$n5589
.sym 56757 blink_simple_LED2.i_clk$2
.sym 56758 $false
.sym 56760 $abc$41607$n3915_1
.sym 56762 $abc$41607$n3918_1
.sym 56763 $abc$41607$n5178_1
.sym 56764 $abc$41607$n5179_1
.sym 56766 r_adc_master_tx_buffer_2[83][2]
.sym 56863 r_adc_master_rx_buffer_1[26]
.sym 56864 $false
.sym 56865 $false
.sym 56866 $false
.sym 56879 $abc$41607$n5568
.sym 56880 blink_simple_LED2.i_clk$2
.sym 56881 $false
.sym 56883 $abc$41607$n4446_1
.sym 56887 r_adc_master_tx_buffer_1[94][7]
.sym 56888 r_adc_master_tx_buffer_1[95][7]
.sym 56889 r_adc_master_tx_buffer_1[92][7]
.sym 56962 r_adc_master_tx_buffer_1[60][0]
.sym 56963 r_adc_master_tx_buffer_1[62][0]
.sym 56964 r_spi_master_tx_counter[1]
.sym 56965 $false
.sym 56968 r_adc_master_rx_buffer_1[12]
.sym 56969 $false
.sym 56970 $false
.sym 56971 $false
.sym 56974 r_adc_master_rx_buffer_1[23]
.sym 56975 $false
.sym 56976 $false
.sym 56977 $false
.sym 56986 r_adc_master_rx_buffer_1[25]
.sym 56987 $false
.sym 56988 $false
.sym 56989 $false
.sym 56992 r_adc_master_rx_buffer_1[5]
.sym 56993 $false
.sym 56994 $false
.sym 56995 $false
.sym 56998 r_adc_master_rx_buffer_1[19]
.sym 56999 $false
.sym 57000 $false
.sym 57001 $false
.sym 57002 $abc$41607$n5576
.sym 57003 blink_simple_LED2.i_clk$2
.sym 57004 $false
.sym 57005 $abc$41607$n2906
.sym 57009 r_adc_master_tx_buffer_2[87][6]
.sym 57010 r_adc_master_tx_buffer_2[87][2]
.sym 57011 r_adc_master_tx_buffer_2[84][0]
.sym 57012 r_adc_master_tx_buffer_2[86][2]
.sym 57079 r_adc_master_tx_buffer_1[8][1]
.sym 57080 r_adc_master_tx_buffer_1[9][1]
.sym 57081 r_spi_master_tx_counter[0]
.sym 57082 $abc$41607$n2747_1
.sym 57085 $abc$41607$n3389
.sym 57086 $abc$41607$n3388
.sym 57087 r_spi_master_tx_counter[0]
.sym 57088 $abc$41607$n2729
.sym 57091 $abc$41607$n4585_1
.sym 57092 $abc$41607$n4584_1
.sym 57093 r_spi_master_tx_counter[1]
.sym 57094 r_spi_master_tx_counter[2]
.sym 57097 r_adc_master_tx_buffer_2[52][7]
.sym 57098 r_adc_master_tx_buffer_2[53][7]
.sym 57099 r_spi_master_tx_counter[0]
.sym 57100 $false
.sym 57109 r_adc_master_tx_buffer_2[51][5]
.sym 57110 r_adc_master_tx_buffer_2[55][5]
.sym 57111 r_spi_master_tx_counter[2]
.sym 57112 $false
.sym 57115 r_adc_master_rx_buffer_1[17]
.sym 57116 $false
.sym 57117 $false
.sym 57118 $false
.sym 57121 r_adc_master_rx_buffer_1[4]
.sym 57122 $false
.sym 57123 $false
.sym 57124 $false
.sym 57125 $abc$41607$n5481
.sym 57126 blink_simple_LED2.i_clk$2
.sym 57127 $false
.sym 57130 r_adc_master_tx_buffer_1[119][4]
.sym 57131 r_adc_master_tx_buffer_1[116][2]
.sym 57132 r_adc_master_tx_buffer_1[118][0]
.sym 57134 r_adc_master_tx_buffer_1[117][4]
.sym 57226 r_adc_master_tx_buffer_2[52][3]
.sym 57227 r_adc_master_tx_buffer_2[53][3]
.sym 57228 r_spi_master_tx_counter[0]
.sym 57229 $false
.sym 57232 r_adc_master_tx_buffer_1[114][0]
.sym 57233 r_adc_master_tx_buffer_1[118][0]
.sym 57234 r_spi_master_tx_counter[2]
.sym 57235 r_spi_master_tx_counter[1]
.sym 57238 r_adc_master_rx_buffer_1[3]
.sym 57239 $false
.sym 57240 $false
.sym 57241 $false
.sym 57248 $abc$41607$n5535
.sym 57249 blink_simple_LED2.i_clk$2
.sym 57250 $false
.sym 57258 $abc$41607$n764
.sym 57325 r_adc_master_tx_buffer_2[16][2]
.sym 57326 r_adc_master_tx_buffer_2[20][2]
.sym 57327 r_spi_master_tx_counter[2]
.sym 57328 $false
.sym 57331 r_adc_master_rx_buffer_1[8]
.sym 57332 $false
.sym 57333 $false
.sym 57334 $false
.sym 57349 r_adc_master_rx_buffer_1[4]
.sym 57350 $false
.sym 57351 $false
.sym 57352 $false
.sym 57355 r_adc_master_rx_buffer_1[17]
.sym 57356 $false
.sym 57357 $false
.sym 57358 $false
.sym 57367 r_adc_master_rx_buffer_1[14]
.sym 57368 $false
.sym 57369 $false
.sym 57370 $false
.sym 57371 $abc$41607$n5579
.sym 57372 blink_simple_LED2.i_clk$2
.sym 57373 $false
.sym 57375 $abc$41607$n5422
.sym 57377 $abc$41607$n5424
.sym 57378 $abc$41607$n3849
.sym 57379 $abc$41607$n2770
.sym 57380 $abc$41607$n5419
.sym 57381 r_adc_master_tx_buffer_2[70][3]
.sym 57448 $abc$41607$n3053
.sym 57449 $abc$41607$n3054
.sym 57450 $abc$41607$n2729
.sym 57451 r_spi_master_tx_counter[4]
.sym 57460 r_adc_master_tx_buffer_2[32][3]
.sym 57461 r_adc_master_tx_buffer_2[36][3]
.sym 57462 r_spi_master_tx_counter[2]
.sym 57463 $false
.sym 57466 r_adc_master_rx_buffer_1[2]
.sym 57467 $false
.sym 57468 $false
.sym 57469 $false
.sym 57472 r_adc_master_rx_buffer_1[22]
.sym 57473 $false
.sym 57474 $false
.sym 57475 $false
.sym 57484 r_adc_master_rx_buffer_1[1]
.sym 57485 $false
.sym 57486 $false
.sym 57487 $false
.sym 57490 r_adc_master_rx_buffer_1[27]
.sym 57491 $false
.sym 57492 $false
.sym 57493 $false
.sym 57494 $abc$41607$n5572
.sym 57495 blink_simple_LED2.i_clk$2
.sym 57496 $false
.sym 57499 $abc$41607$n5194_1
.sym 57501 $abc$41607$n2879
.sym 57502 $abc$41607$n3848
.sym 57503 $abc$41607$n3850
.sym 57504 r_adc_master_tx_buffer_2[50][7]
.sym 57571 r_adc_master_tx_buffer_2[104][4]
.sym 57572 r_adc_master_tx_buffer_2[105][4]
.sym 57573 r_spi_master_tx_counter[1]
.sym 57574 r_spi_master_tx_counter[0]
.sym 57577 r_adc_master_tx_buffer_2[104][5]
.sym 57578 r_adc_master_tx_buffer_2[106][5]
.sym 57579 r_spi_master_tx_counter[1]
.sym 57580 $false
.sym 57583 r_adc_master_rx_buffer_1[26]
.sym 57584 $false
.sym 57585 $false
.sym 57586 $false
.sym 57589 r_adc_master_rx_buffer_1[18]
.sym 57590 $false
.sym 57591 $false
.sym 57592 $false
.sym 57595 r_adc_master_rx_buffer_1[13]
.sym 57596 $false
.sym 57597 $false
.sym 57598 $false
.sym 57601 r_adc_master_rx_buffer_1[29]
.sym 57602 $false
.sym 57603 $false
.sym 57604 $false
.sym 57607 r_adc_master_rx_buffer_1[20]
.sym 57608 $false
.sym 57609 $false
.sym 57610 $false
.sym 57613 r_adc_master_rx_buffer_1[28]
.sym 57614 $false
.sym 57615 $false
.sym 57616 $false
.sym 57617 $abc$41607$n5589
.sym 57618 blink_simple_LED2.i_clk$2
.sym 57619 $false
.sym 57621 $abc$41607$n2709
.sym 57623 $abc$41607$n2714_1
.sym 57624 r_spi_master_adc_tx_data[2]
.sym 57625 r_spi_master_adc_tx_data[19]
.sym 57626 $abc$41607$n36
.sym 57627 r_spi_master_adc_tx_data[11]
.sym 57694 r_adc_master_tx_buffer_2[74][1]
.sym 57695 r_adc_master_tx_buffer_2[75][1]
.sym 57696 r_spi_master_tx_counter[0]
.sym 57697 $abc$41607$n2749_1
.sym 57700 $abc$41607$n3559
.sym 57701 $abc$41607$n3558
.sym 57702 r_spi_master_tx_counter[0]
.sym 57703 $abc$41607$n2732
.sym 57712 $abc$41607$n3687
.sym 57713 $abc$41607$n3686
.sym 57714 r_spi_master_tx_counter[1]
.sym 57715 $abc$41607$n2732
.sym 57730 $abc$41607$n3685
.sym 57731 $abc$41607$n3688
.sym 57732 $abc$41607$n3689
.sym 57733 r_spi_master_tx_counter[4]
.sym 57736 r_adc_master_rx_buffer_1[25]
.sym 57737 $false
.sym 57738 $false
.sym 57739 $false
.sym 57740 $abc$41607$n5519
.sym 57741 blink_simple_LED2.i_clk$2
.sym 57742 $false
.sym 57743 $abc$41607$n3193
.sym 57744 $abc$41607$n3357
.sym 57745 r_adc_master_tx_buffer_2[88][0]
.sym 57746 r_adc_master_tx_buffer_2[90][7]
.sym 57747 r_adc_master_tx_buffer_2[88][7]
.sym 57748 r_adc_master_tx_buffer_2[90][3]
.sym 57749 r_adc_master_tx_buffer_2[89][4]
.sym 57750 r_adc_master_tx_buffer_2[89][0]
.sym 57823 r_adc_master_tx_buffer_2[60][1]
.sym 57824 r_adc_master_tx_buffer_2[61][1]
.sym 57825 r_spi_master_tx_counter[0]
.sym 57826 $false
.sym 57829 r_adc_master_tx_buffer_1[83][3]
.sym 57830 r_adc_master_tx_buffer_1[87][3]
.sym 57831 r_spi_master_tx_counter[2]
.sym 57832 $false
.sym 57835 r_adc_master_rx_buffer_1[23]
.sym 57836 $false
.sym 57837 $false
.sym 57838 $false
.sym 57853 r_adc_master_rx_buffer_1[0]
.sym 57854 $false
.sym 57855 $false
.sym 57856 $false
.sym 57859 r_adc_master_rx_buffer_1[28]
.sym 57860 $false
.sym 57861 $false
.sym 57862 $false
.sym 57863 $abc$41607$n5584
.sym 57864 blink_simple_LED2.i_clk$2
.sym 57865 $false
.sym 57866 $abc$41607$n4225_1
.sym 57867 $abc$41607$n4586_1
.sym 57868 $abc$41607$n4588_1
.sym 57871 r_adc_master_tx_buffer_2[120][1]
.sym 57873 r_adc_master_tx_buffer_2[120][4]
.sym 57940 r_spi_master_tx_counter[3]
.sym 57941 $abc$41607$n3359
.sym 57942 $abc$41607$n3362
.sym 57943 $abc$41607$n3353
.sym 57946 $abc$41607$n4237_1
.sym 57947 $abc$41607$n4236_1
.sym 57948 r_spi_master_tx_counter[0]
.sym 57949 r_spi_master_tx_counter[1]
.sym 57952 $abc$41607$n3739
.sym 57953 $abc$41607$n5114
.sym 57954 $abc$41607$n3719
.sym 57955 r_spi_master_tx_counter[5]
.sym 57958 r_spi_master_tx_counter[5]
.sym 57959 $abc$41607$n5340_1
.sym 57960 r_spi_master_tx_counter[6]
.sym 57961 $abc$41607$n5115
.sym 57964 r_adc_master_rx_buffer_1[9]
.sym 57965 $false
.sym 57966 $false
.sym 57967 $false
.sym 57976 r_adc_master_rx_buffer_1[17]
.sym 57977 $false
.sym 57978 $false
.sym 57979 $false
.sym 57986 $abc$41607$n5580
.sym 57987 blink_simple_LED2.i_clk$2
.sym 57988 $false
.sym 57989 $abc$41607$n3551
.sym 57991 $abc$41607$n5367_1
.sym 57993 $abc$41607$n3550
.sym 57994 $abc$41607$n4938_1
.sym 57995 $abc$41607$n3980_1
.sym 57996 r_adc_master_tx_buffer_2[108][0]
.sym 58063 $abc$41607$n3740
.sym 58064 $abc$41607$n3743
.sym 58065 $abc$41607$n3744
.sym 58066 r_spi_master_tx_counter[4]
.sym 58069 r_adc_master_tx_buffer_2[38][2]
.sym 58070 r_adc_master_tx_buffer_2[39][2]
.sym 58071 r_spi_master_tx_counter[0]
.sym 58072 $false
.sym 58075 $abc$41607$n2867
.sym 58076 $abc$41607$n2866
.sym 58077 r_spi_master_tx_counter[2]
.sym 58078 r_spi_master_tx_counter[1]
.sym 58081 r_spi_master_tx_counter[3]
.sym 58082 $abc$41607$n4583_1
.sym 58083 $abc$41607$n4586_1
.sym 58084 $abc$41607$n4577_1
.sym 58087 r_adc_master_tx_buffer_2[38][1]
.sym 58088 r_adc_master_tx_buffer_2[39][1]
.sym 58089 r_spi_master_tx_counter[0]
.sym 58090 $false
.sym 58093 $abc$41607$n3742
.sym 58094 $abc$41607$n3741
.sym 58095 r_spi_master_tx_counter[1]
.sym 58096 $abc$41607$n2732
.sym 58099 r_adc_master_tx_buffer_2[56][1]
.sym 58100 r_adc_master_tx_buffer_2[57][1]
.sym 58101 r_spi_master_tx_counter[0]
.sym 58102 $abc$41607$n2747_1
.sym 58105 r_adc_master_rx_buffer_1[25]
.sym 58106 $false
.sym 58107 $false
.sym 58108 $false
.sym 58109 $abc$41607$n5481
.sym 58110 blink_simple_LED2.i_clk$2
.sym 58111 $false
.sym 58112 $abc$41607$n3702
.sym 58113 $abc$41607$n3985_1
.sym 58114 $abc$41607$n4182_1
.sym 58115 $abc$41607$n5368_1
.sym 58117 $abc$41607$n656
.sym 58118 $abc$41607$n3981_1
.sym 58119 r_spi_master_tx_dv
.sym 58186 r_adc_master_tx_buffer_2[20][5]
.sym 58187 r_adc_master_tx_buffer_2[21][5]
.sym 58188 r_spi_master_tx_counter[0]
.sym 58189 $false
.sym 58192 $abc$41607$n4191_1
.sym 58193 $abc$41607$n4190_1
.sym 58194 r_spi_master_tx_counter[1]
.sym 58195 r_spi_master_tx_counter[2]
.sym 58198 $abc$41607$n2933_1
.sym 58199 $abc$41607$n5471
.sym 58200 $0\r_spi_master_tx_dv[0:0]
.sym 58201 $abc$41607$n3177
.sym 58204 $abc$41607$n2933_1
.sym 58205 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 58206 $abc$41607$n5471
.sym 58207 $false
.sym 58210 r_spi_master_tx_counter[0]
.sym 58211 $abc$41607$n2771
.sym 58212 $abc$41607$n2747_1
.sym 58213 r_spi_master_tx_counter[6]
.sym 58216 $abc$41607$n2933_1
.sym 58217 $0\r_spi_master_tx_dv[0:0]
.sym 58218 $abc$41607$n3177
.sym 58219 $abc$41607$n11
.sym 58222 $abc$41607$n3626
.sym 58223 $abc$41607$n3625
.sym 58224 r_spi_master_tx_counter[2]
.sym 58225 r_spi_master_tx_counter[1]
.sym 58228 r_adc_master_rx_buffer_1[0]
.sym 58229 $false
.sym 58230 $false
.sym 58231 $false
.sym 58232 $abc$41607$n5575
.sym 58233 blink_simple_LED2.i_clk$2
.sym 58234 $false
.sym 58235 $abc$41607$n4334_1
.sym 58236 $abc$41607$n2725_1
.sym 58237 $abc$41607$n4223_1
.sym 58238 $abc$41607$n2721_1
.sym 58239 $abc$41607$n2824
.sym 58241 r_adc_master_tx_buffer_1[38][2]
.sym 58242 r_adc_master_tx_buffer_1[36][6]
.sym 58309 r_adc_master_tx_buffer_2[3][0]
.sym 58310 r_adc_master_tx_buffer_2[7][0]
.sym 58311 r_spi_master_tx_counter[2]
.sym 58312 r_spi_master_tx_counter[0]
.sym 58315 $abc$41607$n3907
.sym 58316 $abc$41607$n3904
.sym 58317 $abc$41607$n5169_1
.sym 58318 $abc$41607$n5175_1
.sym 58321 $abc$41607$n3409
.sym 58322 $abc$41607$n5040_1
.sym 58323 $abc$41607$n2732
.sym 58324 $abc$41607$n5039_1
.sym 58327 $abc$41607$n3413
.sym 58328 $abc$41607$n3414
.sym 58329 r_spi_master_tx_counter[1]
.sym 58330 r_spi_master_tx_counter[3]
.sym 58339 $abc$41607$n5177_1
.sym 58340 $abc$41607$n5168_1
.sym 58341 r_spi_master_tx_counter[3]
.sym 58342 r_spi_master_tx_counter[1]
.sym 58345 r_adc_master_tx_buffer_2[80][4]
.sym 58346 r_adc_master_tx_buffer_2[84][4]
.sym 58347 r_spi_master_tx_counter[0]
.sym 58348 $abc$41607$n5167_1
.sym 58351 r_adc_master_rx_buffer_1[0]
.sym 58352 $false
.sym 58353 $false
.sym 58354 $false
.sym 58355 $abc$41607$n5562
.sym 58356 blink_simple_LED2.i_clk$2
.sym 58357 $false
.sym 58359 $abc$41607$n3113
.sym 58360 $abc$41607$n4198_1
.sym 58362 $abc$41607$n3552
.sym 58363 $abc$41607$n4292_1
.sym 58364 r_adc_master_tx_buffer_2[25][6]
.sym 58365 r_adc_master_tx_buffer_2[27][5]
.sym 58432 r_adc_master_tx_buffer_2[94][4]
.sym 58433 r_adc_master_tx_buffer_2[95][4]
.sym 58434 r_spi_master_tx_counter[0]
.sym 58435 $false
.sym 58438 $abc$41607$n3909
.sym 58439 $abc$41607$n3908
.sym 58440 r_spi_master_tx_counter[1]
.sym 58441 $abc$41607$n2732
.sym 58444 $abc$41607$n5314_1
.sym 58445 $abc$41607$n5402_1
.sym 58446 $abc$41607$n4576_1
.sym 58447 $abc$41607$n4589_1
.sym 58456 r_adc_master_tx_buffer_1[10][4]
.sym 58457 r_adc_master_tx_buffer_1[11][4]
.sym 58458 r_spi_master_tx_counter[0]
.sym 58459 $abc$41607$n2749_1
.sym 58462 r_adc_master_tx_buffer_2[92][4]
.sym 58463 r_adc_master_tx_buffer_2[93][4]
.sym 58464 r_spi_master_tx_counter[0]
.sym 58465 $false
.sym 58474 r_adc_master_rx_buffer_1[16]
.sym 58475 $false
.sym 58476 $false
.sym 58477 $false
.sym 58478 $abc$41607$n5516
.sym 58479 blink_simple_LED2.i_clk$2
.sym 58480 $false
.sym 58481 $abc$41607$n4954_1
.sym 58482 $abc$41607$n5317_1
.sym 58483 $abc$41607$n4955_1
.sym 58484 r_adc_master_tx_buffer_2[1][2]
.sym 58485 r_adc_master_tx_buffer_2[1][6]
.sym 58486 r_adc_master_tx_buffer_2[3][3]
.sym 58487 r_adc_master_tx_buffer_2[0][2]
.sym 58488 r_adc_master_tx_buffer_2[2][2]
.sym 58555 r_adc_master_tx_buffer_2[81][4]
.sym 58556 r_adc_master_tx_buffer_2[85][4]
.sym 58557 r_spi_master_tx_counter[0]
.sym 58558 r_spi_master_tx_counter[2]
.sym 58561 $abc$41607$n4402_1
.sym 58562 $abc$41607$n4399_1
.sym 58563 $abc$41607$n5258_1
.sym 58564 r_spi_master_tx_counter[6]
.sym 58567 $abc$41607$n5392_1
.sym 58568 $abc$41607$n5268_1
.sym 58569 r_spi_master_tx_counter[4]
.sym 58570 r_spi_master_tx_counter[5]
.sym 58573 $abc$41607$n5270_1
.sym 58574 $abc$41607$n5277_1
.sym 58575 $abc$41607$n5264_1
.sym 58576 $abc$41607$n2932_1
.sym 58579 $abc$41607$n4356_1
.sym 58580 $abc$41607$n5247_1
.sym 58581 $abc$41607$n5259_1
.sym 58582 $abc$41607$n2932_1
.sym 58585 $abc$41607$n2732
.sym 58586 $abc$41607$n5275_1
.sym 58587 $abc$41607$n5276_1
.sym 58588 $abc$41607$n2891
.sym 58591 r_spi_master_tx_counter[4]
.sym 58592 $abc$41607$n4357_1
.sym 58593 $abc$41607$n4370_1
.sym 58594 r_spi_master_tx_counter[5]
.sym 58597 r_spi_master_adc_tx_dv
.sym 58598 $abc$41607$n671
.sym 58599 $false
.sym 58600 $false
.sym 58601 $true
.sym 58602 blink_simple_LED2.i_clk$2
.sym 58603 $abc$41607$n901$2
.sym 58604 $abc$41607$n3697
.sym 58605 $abc$41607$n3698
.sym 58606 $abc$41607$n4546_1
.sym 58607 $abc$41607$n3703
.sym 58609 r_adc_master_tx_buffer_1[45][0]
.sym 58610 r_adc_master_tx_buffer_1[45][7]
.sym 58684 r_adc_master_tx_buffer_1[50][5]
.sym 58685 r_adc_master_tx_buffer_1[51][5]
.sym 58686 r_spi_master_tx_counter[0]
.sym 58687 $false
.sym 58702 r_adc_master_tx_buffer_2[62][1]
.sym 58703 r_adc_master_tx_buffer_2[63][1]
.sym 58704 r_spi_master_tx_counter[0]
.sym 58705 $false
.sym 58720 r_adc_master_rx_buffer_1[5]
.sym 58721 $false
.sym 58722 $false
.sym 58723 $false
.sym 58724 $abc$41607$n5514
.sym 58725 blink_simple_LED2.i_clk$2
.sym 58726 $false
.sym 58727 $abc$41607$n3084
.sym 58728 $abc$41607$n5180_1
.sym 58730 $abc$41607$n2912
.sym 58733 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 58734 spiMasterCS.SPI_Master_Inst.r_TX_Byte[3]
.sym 58801 r_adc_master_tx_buffer_1[112][1]
.sym 58802 r_adc_master_tx_buffer_1[116][1]
.sym 58803 r_spi_master_tx_counter[2]
.sym 58804 $false
.sym 58807 r_adc_master_tx_buffer_1[10][0]
.sym 58808 r_adc_master_tx_buffer_1[11][0]
.sym 58809 r_spi_master_tx_counter[1]
.sym 58810 r_spi_master_tx_counter[0]
.sym 58813 r_adc_master_tx_buffer_1[2][1]
.sym 58814 r_adc_master_tx_buffer_1[3][1]
.sym 58815 r_spi_master_tx_counter[0]
.sym 58816 $false
.sym 58819 $abc$41607$n3582
.sym 58820 $abc$41607$n3581
.sym 58821 r_spi_master_tx_counter[0]
.sym 58822 r_spi_master_tx_counter[1]
.sym 58825 r_adc_master_tx_buffer_1[10][7]
.sym 58826 r_adc_master_tx_buffer_1[11][7]
.sym 58827 r_spi_master_tx_counter[0]
.sym 58828 $abc$41607$n2749_1
.sym 58831 r_adc_master_tx_buffer_2[51][6]
.sym 58832 r_adc_master_tx_buffer_2[55][6]
.sym 58833 r_spi_master_tx_counter[2]
.sym 58834 $false
.sym 58837 r_adc_master_tx_buffer_2[51][2]
.sym 58838 r_adc_master_tx_buffer_2[55][2]
.sym 58839 r_spi_master_tx_counter[2]
.sym 58840 r_spi_master_tx_counter[0]
.sym 58843 r_adc_master_rx_buffer_1[2]
.sym 58844 $false
.sym 58845 $false
.sym 58846 $false
.sym 58847 $abc$41607$n5576
.sym 58848 blink_simple_LED2.i_clk$2
.sym 58849 $false
.sym 58850 $abc$41607$n3268
.sym 58851 $abc$41607$n3851
.sym 58852 $abc$41607$n5323_1
.sym 58853 $abc$41607$n3847
.sym 58854 $abc$41607$n3266
.sym 58855 r_adc_master_tx_buffer_2[46][1]
.sym 58856 r_adc_master_tx_buffer_2[46][2]
.sym 58857 r_adc_master_tx_buffer_2[45][6]
.sym 58924 spiMasterADC.r_TX_Count[0]
.sym 58925 $abc$41607$n3240
.sym 58926 spiMasterADC.r_TX_Count[1]
.sym 58927 spiMasterADC.r_SM_CS[2]
.sym 58930 $false
.sym 58931 spiMasterADC.r_TX_Count[0]
.sym 58932 $false
.sym 58933 $false
.sym 58936 spiMasterADC.r_SM_CS[2]
.sym 58937 spiMasterADC.r_SM_CS[0]
.sym 58938 $false
.sym 58939 $false
.sym 58942 spiMasterADC.r_TX_Count[1]
.sym 58943 r_spi_master_adc_tx_data_count[1]
.sym 58944 r_spi_master_adc_tx_data_count[0]
.sym 58945 $abc$41607$n3166
.sym 58948 r_adc_master_tx_buffer_1[120][6]
.sym 58949 $abc$41607$n4371_1
.sym 58950 r_spi_master_tx_counter[3]
.sym 58951 r_spi_master_tx_counter[4]
.sym 58954 $abc$41607$n2206
.sym 58955 $abc$41607$n3240
.sym 58956 spiMasterADC.r_SM_CS[2]
.sym 58957 $abc$41607$n3246
.sym 58960 $abc$41607$n5022_1
.sym 58961 spiMasterADC.r_SM_CS[0]
.sym 58962 $abc$41607$n3244
.sym 58963 $false
.sym 58966 $abc$41607$n2208
.sym 58967 $abc$41607$n3240
.sym 58968 spiMasterADC.r_SM_CS[2]
.sym 58969 $abc$41607$n3237
.sym 58970 $abc$41607$n536
.sym 58971 blink_simple_LED2.i_clk$2
.sym 58972 $abc$41607$n901$2
.sym 58976 $abc$41607$n4121_1
.sym 58977 $abc$41607$n4165_1
.sym 58978 r_adc_master_tx_buffer_2[11][5]
.sym 58979 r_adc_master_tx_buffer_2[10][5]
.sym 59047 $abc$41607$n3240
.sym 59048 spiMasterADC.r_SM_CS[2]
.sym 59049 $abc$41607$n3239
.sym 59050 spiMasterADC.r_TX_Count[0]
.sym 59053 $false
.sym 59054 r_spi_master_adc_tx_data_count[0]
.sym 59055 $false
.sym 59056 $false
.sym 59059 $abc$41607$n296
.sym 59060 r_spi_master_adc_tx_dv
.sym 59061 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 59062 $false
.sym 59065 $abc$41607$n2195
.sym 59066 $abc$41607$n3166
.sym 59067 spiMasterADC.r_SM_CS[0]
.sym 59068 $abc$41607$n3238
.sym 59071 $abc$41607$n3240
.sym 59072 spiMasterADC.r_SM_CS[2]
.sym 59073 $abc$41607$n3239
.sym 59074 spiMasterADC.r_TX_Count[2]
.sym 59083 $abc$41607$n2189
.sym 59084 $abc$41607$n3166
.sym 59085 spiMasterADC.r_SM_CS[0]
.sym 59086 $abc$41607$n3247
.sym 59089 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$41607$n598
.sym 59094 blink_simple_LED2.i_clk$2
.sym 59095 $false
.sym 59097 $abc$41607$n5366
.sym 59100 $abc$41607$n4316_1
.sym 59101 r_adc_master_tx_buffer_2[94][2]
.sym 59102 r_adc_master_tx_buffer_2[94][1]
.sym 59103 r_adc_master_tx_buffer_2[95][4]
.sym 59132 $true
.sym 59169 spiMasterADC.r_TX_Count[0]$2
.sym 59170 $false
.sym 59171 spiMasterADC.r_TX_Count[0]
.sym 59172 $false
.sym 59173 $false
.sym 59175 $auto$alumacc.cc:474:replace_alu$1632.C[2]
.sym 59177 spiMasterADC.r_TX_Count[1]
.sym 59178 $true$2
.sym 59182 $false
.sym 59183 spiMasterADC.r_TX_Count[2]
.sym 59184 $false
.sym 59185 $auto$alumacc.cc:474:replace_alu$1632.C[2]
.sym 59188 $abc$41607$n4401_1
.sym 59189 $abc$41607$n2749_1
.sym 59190 $abc$41607$n4400_1
.sym 59191 $abc$41607$n2835
.sym 59200 r_spi_master_tx_counter[3]
.sym 59201 $abc$41607$n5190_1
.sym 59202 $abc$41607$n4014_1
.sym 59203 $abc$41607$n4011_1
.sym 59206 r_adc_master_rx_buffer_1[30]
.sym 59207 $false
.sym 59208 $false
.sym 59209 $false
.sym 59216 $abc$41607$n5494
.sym 59217 blink_simple_LED2.i_clk$2
.sym 59218 $false
.sym 59219 $abc$41607$n5184_1
.sym 59220 $abc$41607$n4644_1
.sym 59221 $abc$41607$n4640_1
.sym 59222 $abc$41607$n4641_1
.sym 59223 $abc$41607$n4125_1
.sym 59224 $abc$41607$n4126_1
.sym 59225 $abc$41607$n4643_1
.sym 59226 spiMasterADC.SPI_Master_Inst.o_SPI_MOSI
.sym 59293 $abc$41607$n296
.sym 59294 spiMasterADC.r_SM_CS[2]
.sym 59295 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 59296 spiMasterADC.r_SM_CS[0]
.sym 59299 spiMasterADC.r_CS_n
.sym 59300 r_spi_master_adc_tx_dv
.sym 59301 $false
.sym 59302 $false
.sym 59305 spiMasterADC.SPI_Master_Inst.r_TX_Byte[1]
.sym 59306 spiMasterADC.SPI_Master_Inst.r_TX_Byte[0]
.sym 59307 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 59308 $false
.sym 59311 r_adc_master_rx_buffer_1[2]
.sym 59312 $false
.sym 59313 $false
.sym 59314 $false
.sym 59317 r_adc_master_rx_buffer_1[18]
.sym 59318 $false
.sym 59319 $false
.sym 59320 $false
.sym 59323 r_adc_master_rx_buffer_1[31]
.sym 59324 $false
.sym 59325 $false
.sym 59326 $false
.sym 59329 r_adc_master_rx_buffer_1[4]
.sym 59330 $false
.sym 59331 $false
.sym 59332 $false
.sym 59339 $abc$41607$n5496
.sym 59340 blink_simple_LED2.i_clk$2
.sym 59341 $false
.sym 59342 $abc$41607$n3239
.sym 59344 $abc$41607$n3852
.sym 59345 r_adc_master_tx_buffer_1[112][4]
.sym 59346 r_adc_master_tx_buffer_1[115][7]
.sym 59347 r_adc_master_tx_buffer_1[113][6]
.sym 59349 r_adc_master_tx_buffer_1[114][4]
.sym 59416 r_adc_master_tx_buffer_2[78][7]
.sym 59417 r_adc_master_tx_buffer_2[79][7]
.sym 59418 r_spi_master_tx_counter[0]
.sym 59419 r_spi_master_tx_counter[1]
.sym 59428 r_adc_master_tx_buffer_1[113][7]
.sym 59429 r_adc_master_tx_buffer_1[117][7]
.sym 59430 r_spi_master_tx_counter[2]
.sym 59431 $false
.sym 59434 r_adc_master_rx_buffer_1[15]
.sym 59435 $false
.sym 59436 $false
.sym 59437 $false
.sym 59440 r_adc_master_rx_buffer_1[6]
.sym 59441 $false
.sym 59442 $false
.sym 59443 $false
.sym 59446 r_adc_master_rx_buffer_1[4]
.sym 59447 $false
.sym 59448 $false
.sym 59449 $false
.sym 59452 r_adc_master_rx_buffer_1[7]
.sym 59453 $false
.sym 59454 $false
.sym 59455 $false
.sym 59458 r_adc_master_rx_buffer_1[30]
.sym 59459 $false
.sym 59460 $false
.sym 59461 $false
.sym 59462 $abc$41607$n5582
.sym 59463 blink_simple_LED2.i_clk$2
.sym 59464 $false
.sym 59465 $abc$41607$n3525
.sym 59467 $abc$41607$n3526
.sym 59468 spiMasterADC.SPI_Master_Inst.o_RX_DV
.sym 59472 spiMasterADC.r_SM_CS[2]
.sym 59551 r_adc_master_rx_buffer_1[31]
.sym 59552 $false
.sym 59553 $false
.sym 59554 $false
.sym 59585 $abc$41607$n5576
.sym 59586 blink_simple_LED2.i_clk$2
.sym 59587 $false
.sym 59588 $abc$41607$n3196
.sym 59589 $abc$41607$n2745
.sym 59590 $abc$41607$n3527
.sym 59592 r_adc_master_tx_buffer_2[60][7]
.sym 59593 r_adc_master_tx_buffer_2[62][5]
.sym 59594 r_adc_master_tx_buffer_2[62][1]
.sym 59595 r_adc_master_tx_buffer_2[62][4]
.sym 59662 r_adc_master_tx_buffer_1[51][6]
.sym 59663 r_adc_master_tx_buffer_1[55][6]
.sym 59664 r_spi_master_tx_counter[2]
.sym 59665 r_spi_master_tx_counter[0]
.sym 59680 $abc$41607$n4346_1
.sym 59681 $abc$41607$n4345_1
.sym 59682 r_spi_master_tx_counter[1]
.sym 59683 r_spi_master_tx_counter[3]
.sym 59686 r_spi_master_adc_tx_data[30]
.sym 59687 $abc$41607$n2711_1
.sym 59688 $abc$41607$n2710_1
.sym 59689 r_spi_master_adc_tx_data[6]
.sym 59692 $abc$41607$n3196
.sym 59693 $abc$41607$n3197
.sym 59694 $false
.sym 59695 $false
.sym 59704 $abc$41607$n3184_1
.sym 59705 $abc$41607$n3185
.sym 59706 $false
.sym 59707 $false
.sym 59708 $abc$41607$n641
.sym 59709 blink_simple_LED2.i_clk$2
.sym 59710 $abc$41607$n75
.sym 59712 r_adc_master_tx_buffer_2[113][5]
.sym 59716 r_adc_master_tx_buffer_2[115][5]
.sym 59717 r_adc_master_tx_buffer_2[115][1]
.sym 59791 $abc$41607$n3332
.sym 59792 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 59793 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 59794 $false
.sym 59803 PIN_8$2
.sym 59804 $false
.sym 59805 $false
.sym 59806 $false
.sym 59831 $abc$41607$n730
.sym 59832 blink_simple_LED2.i_clk$2
.sym 59833 $abc$41607$n901$2
.sym 59834 $abc$41607$n42
.sym 59835 r_spi_master_adc_tx_data[17]
.sym 59836 $abc$41607$n30
.sym 59838 $abc$41607$n34
.sym 59908 $abc$41607$n3222
.sym 59909 $abc$41607$n3201
.sym 59910 $abc$41607$n5628$2
.sym 59911 r_adc_master_conversion
.sym 59920 $abc$41607$n30
.sym 59921 $abc$41607$n2710_1
.sym 59922 $abc$41607$n2708
.sym 59923 r_spi_master_adc_tx_data[8]
.sym 59926 r_adc_master_rx_buffer_1[6]
.sym 59927 $false
.sym 59928 $false
.sym 59929 $false
.sym 59938 r_adc_master_rx_buffer_1[2]
.sym 59939 $false
.sym 59940 $false
.sym 59941 $false
.sym 59944 r_adc_master_rx_buffer_1[17]
.sym 59945 $false
.sym 59946 $false
.sym 59947 $false
.sym 59950 r_adc_master_rx_buffer_1[7]
.sym 59951 $false
.sym 59952 $false
.sym 59953 $false
.sym 59954 $abc$41607$n5575
.sym 59955 blink_simple_LED2.i_clk$2
.sym 59956 $false
.sym 59957 $abc$41607$n3083
.sym 59960 $abc$41607$n4321_1
.sym 59961 $abc$41607$n4317_1
.sym 59962 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 60037 r_adc_master_tx_buffer_1[50][6]
.sym 60038 r_adc_master_tx_buffer_1[54][6]
.sym 60039 r_spi_master_tx_counter[0]
.sym 60040 r_spi_master_tx_counter[2]
.sym 60055 $abc$41607$n4320_1
.sym 60056 $abc$41607$n4319_1
.sym 60057 r_spi_master_tx_counter[1]
.sym 60058 r_spi_master_tx_counter[3]
.sym 60067 r_adc_master_rx_buffer_1[28]
.sym 60068 $false
.sym 60069 $false
.sym 60070 $false
.sym 60077 $abc$41607$n5570
.sym 60078 blink_simple_LED2.i_clk$2
.sym 60079 $false
.sym 60081 $abc$41607$n4322_1
.sym 60083 r_adc_master_tx_buffer_1[17][0]
.sym 60085 r_adc_master_tx_buffer_1[16][6]
.sym 60086 r_adc_master_tx_buffer_1[16][1]
.sym 60087 r_adc_master_tx_buffer_1[17][6]
.sym 60154 r_adc_master_tx_buffer_1[18][6]
.sym 60155 r_adc_master_tx_buffer_1[22][6]
.sym 60156 r_spi_master_tx_counter[0]
.sym 60157 r_spi_master_tx_counter[2]
.sym 60178 r_adc_master_rx_buffer_1[5]
.sym 60179 $false
.sym 60180 $false
.sym 60181 $false
.sym 60190 r_adc_master_rx_buffer_1[23]
.sym 60191 $false
.sym 60192 $false
.sym 60193 $false
.sym 60200 $abc$41607$n5558
.sym 60201 blink_simple_LED2.i_clk$2
.sym 60202 $false
.sym 60205 r_spi_master_adc_rx_data[2]
.sym 60206 r_spi_master_adc_rx_data[4]
.sym 60207 r_spi_master_adc_rx_data[6]
.sym 60209 r_spi_master_adc_rx_data[3]
.sym 60210 r_spi_master_adc_rx_data[1]
.sym 60277 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 60278 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 60279 $abc$41607$n3332
.sym 60280 $false
.sym 60283 r_adc_master_tx_buffer_2[78][1]
.sym 60284 r_adc_master_tx_buffer_2[79][1]
.sym 60285 r_spi_master_tx_counter[0]
.sym 60286 $false
.sym 60307 PIN_8$2
.sym 60308 $false
.sym 60309 $false
.sym 60310 $false
.sym 60323 $abc$41607$n717
.sym 60324 blink_simple_LED2.i_clk$2
.sym 60325 $abc$41607$n901$2
.sym 60327 r_adc_master_rx_buffer_1[16]
.sym 60330 r_adc_master_rx_buffer_1[19]
.sym 60332 r_adc_master_rx_buffer_1[9]
.sym 60400 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 60401 $false
.sym 60402 $false
.sym 60403 $false
.sym 60412 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 60413 $false
.sym 60414 $false
.sym 60415 $false
.sym 60446 $abc$41607$n626
.sym 60447 blink_simple_LED2.i_clk$2
.sym 60448 $false
.sym 60555 r_adc_master_tx_buffer_2[55][4]
.sym 60636 $abc$41607$n2724_1
.sym 60637 $abc$41607$n2723_1
.sym 60638 r_spi_master_tx_counter[1]
.sym 60639 r_spi_master_tx_counter[0]
.sym 60642 r_adc_master_tx_buffer_1[81][2]
.sym 60643 r_adc_master_tx_buffer_1[85][2]
.sym 60644 r_spi_master_tx_counter[2]
.sym 60645 $false
.sym 60654 r_adc_master_rx_buffer_1[18]
.sym 60655 $false
.sym 60656 $false
.sym 60657 $false
.sym 60670 $abc$41607$n5535
.sym 60671 blink_simple_LED2.i_clk$2
.sym 60672 $false
.sym 60675 blink_simple_LED2.i_clk
.sym 60678 $abc$41607$n5378_1
.sym 60680 r_adc_master_tx_buffer_1[79][4]
.sym 60683 r_adc_master_tx_buffer_1[76][5]
.sym 60684 r_adc_master_tx_buffer_1[78][5]
.sym 60805 r_adc_master_rx_buffer_1[29]
.sym 60806 $false
.sym 60807 $false
.sym 60808 $false
.sym 60817 r_adc_master_rx_buffer_1[16]
.sym 60818 $false
.sym 60819 $false
.sym 60820 $false
.sym 60833 $abc$41607$n5558
.sym 60834 blink_simple_LED2.i_clk$2
.sym 60835 $false
.sym 60837 $abc$41607$n3917_1
.sym 60838 $abc$41607$n4585_1
.sym 60839 r_adc_master_tx_buffer_2[49][7]
.sym 60840 r_adc_master_tx_buffer_2[48][5]
.sym 60841 r_adc_master_tx_buffer_2[48][7]
.sym 60842 r_adc_master_tx_buffer_2[51][4]
.sym 60843 r_adc_master_tx_buffer_2[48][1]
.sym 60916 r_adc_master_tx_buffer_2[48][4]
.sym 60917 r_adc_master_tx_buffer_2[52][4]
.sym 60918 r_spi_master_tx_counter[2]
.sym 60919 $false
.sym 60928 r_adc_master_tx_buffer_2[50][4]
.sym 60929 r_adc_master_tx_buffer_2[54][4]
.sym 60930 r_spi_master_tx_counter[2]
.sym 60931 $false
.sym 60934 $abc$41607$n3914_1
.sym 60935 $abc$41607$n3917_1
.sym 60936 r_spi_master_tx_counter[0]
.sym 60937 r_spi_master_tx_counter[1]
.sym 60940 $abc$41607$n3915_1
.sym 60941 $abc$41607$n3918_1
.sym 60942 r_spi_master_tx_counter[0]
.sym 60943 $abc$41607$n5178_1
.sym 60952 r_adc_master_rx_buffer_1[2]
.sym 60953 $false
.sym 60954 $false
.sym 60955 $false
.sym 60956 $abc$41607$n5583
.sym 60957 blink_simple_LED2.i_clk$2
.sym 60958 $false
.sym 60959 $abc$41607$n2878
.sym 60964 r_adc_master_tx_buffer_2[37][3]
.sym 61039 r_adc_master_tx_buffer_1[94][7]
.sym 61040 r_adc_master_tx_buffer_1[95][7]
.sym 61041 r_spi_master_tx_counter[0]
.sym 61042 $false
.sym 61063 r_adc_master_rx_buffer_1[15]
.sym 61064 $false
.sym 61065 $false
.sym 61066 $false
.sym 61069 r_adc_master_rx_buffer_1[7]
.sym 61070 $false
.sym 61071 $false
.sym 61072 $false
.sym 61075 r_adc_master_rx_buffer_1[31]
.sym 61076 $false
.sym 61077 $false
.sym 61078 $false
.sym 61079 $abc$41607$n5542
.sym 61080 blink_simple_LED2.i_clk$2
.sym 61081 $false
.sym 61082 $abc$41607$n3866
.sym 61083 $abc$41607$n4179_1
.sym 61084 $abc$41607$n3574
.sym 61085 $abc$41607$n3577
.sym 61086 $abc$41607$n3573
.sym 61087 r_adc_master_tx_buffer_1[95][5]
.sym 61088 r_adc_master_tx_buffer_1[94][1]
.sym 61089 r_adc_master_tx_buffer_1[92][5]
.sym 61156 r_adc_master_tx_buffer_2[86][2]
.sym 61157 r_adc_master_tx_buffer_2[87][2]
.sym 61158 r_spi_master_tx_counter[0]
.sym 61159 $false
.sym 61180 r_adc_master_rx_buffer_1[6]
.sym 61181 $false
.sym 61182 $false
.sym 61183 $false
.sym 61186 r_adc_master_rx_buffer_1[2]
.sym 61187 $false
.sym 61188 $false
.sym 61189 $false
.sym 61192 r_adc_master_rx_buffer_1[24]
.sym 61193 $false
.sym 61194 $false
.sym 61195 $false
.sym 61198 r_adc_master_rx_buffer_1[10]
.sym 61199 $false
.sym 61200 $false
.sym 61201 $false
.sym 61202 $abc$41607$n5584
.sym 61203 blink_simple_LED2.i_clk$2
.sym 61204 $false
.sym 61205 $abc$41607$n3018
.sym 61207 $abc$41607$n4160_1
.sym 61209 $abc$41607$n5113
.sym 61212 r_adc_master_tx_buffer_1[69][3]
.sym 61291 r_adc_master_rx_buffer_1[4]
.sym 61292 $false
.sym 61293 $false
.sym 61294 $false
.sym 61297 r_adc_master_rx_buffer_1[26]
.sym 61298 $false
.sym 61299 $false
.sym 61300 $false
.sym 61303 r_adc_master_rx_buffer_1[8]
.sym 61304 $false
.sym 61305 $false
.sym 61306 $false
.sym 61315 r_adc_master_rx_buffer_1[20]
.sym 61316 $false
.sym 61317 $false
.sym 61318 $false
.sym 61325 $abc$41607$n5558
.sym 61326 blink_simple_LED2.i_clk$2
.sym 61327 $false
.sym 61328 $abc$41607$n5423
.sym 61329 $abc$41607$n5420
.sym 61330 $abc$41607$n5375_1
.sym 61331 $abc$41607$n5216_1
.sym 61332 $abc$41607$n5421
.sym 61333 $abc$41607$n5374_1
.sym 61334 $abc$41607$n5367
.sym 61335 r_adc_master_tx_buffer_1[91][7]
.sym 61364 $true
.sym 61401 $abc$41607$n5419$2
.sym 61402 $false
.sym 61403 $abc$41607$n5419
.sym 61404 $false
.sym 61405 $false
.sym 61407 $auto$alumacc.cc:474:replace_alu$1508.C[2]
.sym 61409 $false
.sym 61410 $abc$41607$n5367
.sym 61413 $auto$alumacc.cc:474:replace_alu$1508.C[3]
.sym 61415 $false
.sym 61416 $abc$41607$n5420
.sym 61419 $auto$alumacc.cc:474:replace_alu$1508.C[4]
.sym 61421 $false
.sym 61422 $abc$41607$n5421
.sym 61425 $auto$alumacc.cc:474:replace_alu$1508.C[5]
.sym 61427 $false
.sym 61428 $abc$41607$n5422
.sym 61431 $auto$alumacc.cc:474:replace_alu$1508.C[6]
.sym 61433 $false
.sym 61434 $abc$41607$n5423
.sym 61437 $abc$41607$n764$2
.sym 61439 $false
.sym 61440 $abc$41607$n5424
.sym 61447 $abc$41607$n764$2
.sym 61453 $auto$alumacc.cc:474:replace_alu$1653.C[2]
.sym 61454 $auto$alumacc.cc:474:replace_alu$1653.C[3]
.sym 61455 $auto$alumacc.cc:474:replace_alu$1653.C[4]
.sym 61456 $auto$alumacc.cc:474:replace_alu$1653.C[5]
.sym 61457 $abc$41607$n2437
.sym 61458 spiMasterADC.SPI_Master_Inst.r_TX_Byte[3]
.sym 61531 spiMasterCS.r_TX_Count[4]
.sym 61532 $false
.sym 61533 $false
.sym 61534 $false
.sym 61543 spiMasterCS.r_TX_Count[6]
.sym 61544 $false
.sym 61545 $false
.sym 61546 $false
.sym 61549 r_adc_master_tx_buffer_1[115][4]
.sym 61550 r_adc_master_tx_buffer_1[119][4]
.sym 61551 r_spi_master_tx_counter[2]
.sym 61552 $false
.sym 61555 r_adc_master_tx_buffer_1[112][2]
.sym 61556 r_adc_master_tx_buffer_1[116][2]
.sym 61557 r_spi_master_tx_counter[1]
.sym 61558 r_spi_master_tx_counter[2]
.sym 61561 spiMasterCS.r_TX_Count[0]
.sym 61562 $false
.sym 61563 $false
.sym 61564 $false
.sym 61567 r_adc_master_rx_buffer_1[11]
.sym 61568 $false
.sym 61569 $false
.sym 61570 $false
.sym 61571 $abc$41607$n5580
.sym 61572 blink_simple_LED2.i_clk$2
.sym 61573 $false
.sym 61574 $abc$41607$n2877
.sym 61575 $abc$41607$n2436
.sym 61576 $abc$41607$n5151
.sym 61577 $abc$41607$n5379_1
.sym 61579 $abc$41607$n3629
.sym 61580 r_spi_master_tx_data_count[0]
.sym 61581 $abc$41607$n60
.sym 61660 $abc$41607$n4073_1
.sym 61661 $abc$41607$n4070_1
.sym 61662 r_spi_master_tx_counter[0]
.sym 61663 $abc$41607$n5193_1
.sym 61672 r_adc_master_tx_buffer_2[104][2]
.sym 61673 r_adc_master_tx_buffer_2[105][2]
.sym 61674 r_spi_master_tx_counter[0]
.sym 61675 $abc$41607$n2747_1
.sym 61678 $abc$41607$n3850
.sym 61679 $abc$41607$n3849
.sym 61680 r_spi_master_tx_counter[1]
.sym 61681 r_spi_master_tx_counter[0]
.sym 61684 r_adc_master_tx_buffer_1[113][4]
.sym 61685 r_adc_master_tx_buffer_1[117][4]
.sym 61686 r_spi_master_tx_counter[2]
.sym 61687 $false
.sym 61690 r_adc_master_rx_buffer_1[15]
.sym 61691 $false
.sym 61692 $false
.sym 61693 $false
.sym 61694 $abc$41607$n5575
.sym 61695 blink_simple_LED2.i_clk$2
.sym 61696 $false
.sym 61698 $abc$41607$n5210_1
.sym 61699 $abc$41607$n5376_1
.sym 61701 $abc$41607$n3258
.sym 61702 $abc$41607$n54
.sym 61704 $abc$41607$n52
.sym 61777 $abc$41607$n46
.sym 61778 $abc$41607$n2711_1
.sym 61779 $abc$41607$n2710_1
.sym 61780 r_spi_master_adc_tx_data[2]
.sym 61789 $abc$41607$n2708
.sym 61790 r_spi_master_adc_tx_data[11]
.sym 61791 $abc$41607$n2706
.sym 61792 r_spi_master_adc_tx_data[19]
.sym 61795 $false
.sym 61796 $false
.sym 61797 $false
.sym 61798 $false
.sym 61801 $false
.sym 61802 $false
.sym 61803 $false
.sym 61804 $false
.sym 61807 $true$2
.sym 61808 $false
.sym 61809 $false
.sym 61810 $false
.sym 61813 $false
.sym 61814 $false
.sym 61815 $false
.sym 61816 $false
.sym 61817 $abc$41607$n5628$2
.sym 61818 blink_simple_LED2.i_clk$2
.sym 61819 $false
.sym 61820 $abc$41607$n3016
.sym 61821 $abc$41607$n3631
.sym 61823 $abc$41607$n3017
.sym 61824 r_adc_master_tx_buffer_1[87][3]
.sym 61825 r_adc_master_tx_buffer_1[86][1]
.sym 61826 r_adc_master_tx_buffer_1[86][3]
.sym 61827 r_adc_master_tx_buffer_1[86][2]
.sym 61894 $abc$41607$n32
.sym 61895 $abc$41607$n2710_1
.sym 61896 $abc$41607$n36
.sym 61897 $abc$41607$n2708
.sym 61900 r_adc_master_tx_buffer_2[88][0]
.sym 61901 r_adc_master_tx_buffer_2[89][0]
.sym 61902 r_spi_master_tx_counter[0]
.sym 61903 $abc$41607$n2747_1
.sym 61906 r_adc_master_rx_buffer_1[24]
.sym 61907 $false
.sym 61908 $false
.sym 61909 $false
.sym 61912 r_adc_master_rx_buffer_1[15]
.sym 61913 $false
.sym 61914 $false
.sym 61915 $false
.sym 61918 r_adc_master_rx_buffer_1[31]
.sym 61919 $false
.sym 61920 $false
.sym 61921 $false
.sym 61924 r_adc_master_rx_buffer_1[11]
.sym 61925 $false
.sym 61926 $false
.sym 61927 $false
.sym 61930 r_adc_master_rx_buffer_1[20]
.sym 61931 $false
.sym 61932 $false
.sym 61933 $false
.sym 61936 r_adc_master_rx_buffer_1[16]
.sym 61937 $false
.sym 61938 $false
.sym 61939 $false
.sym 61940 $abc$41607$n5585
.sym 61941 blink_simple_LED2.i_clk$2
.sym 61942 $false
.sym 61943 $abc$41607$n5114
.sym 61944 $abc$41607$n5383
.sym 61945 $abc$41607$n2836
.sym 61946 $abc$41607$n4169_1
.sym 61947 $abc$41607$n2828
.sym 61948 r_adc_master_tx_buffer_1[112][1]
.sym 61949 r_adc_master_tx_buffer_1[113][4]
.sym 62017 r_spi_master_tx_counter[3]
.sym 62018 $abc$41607$n4232_1
.sym 62019 $abc$41607$n4235_1
.sym 62020 $abc$41607$n4226_1
.sym 62023 $abc$41607$n4588_1
.sym 62024 $abc$41607$n4587_1
.sym 62025 r_spi_master_tx_counter[2]
.sym 62026 r_spi_master_tx_counter[1]
.sym 62029 r_adc_master_tx_buffer_2[50][7]
.sym 62030 r_adc_master_tx_buffer_2[51][7]
.sym 62031 r_spi_master_tx_counter[0]
.sym 62032 $false
.sym 62047 r_adc_master_rx_buffer_1[25]
.sym 62048 $false
.sym 62049 $false
.sym 62050 $false
.sym 62059 r_adc_master_rx_buffer_1[28]
.sym 62060 $false
.sym 62061 $false
.sym 62062 $false
.sym 62063 $abc$41607$n5593
.sym 62064 blink_simple_LED2.i_clk$2
.sym 62065 $false
.sym 62066 $abc$41607$n3252
.sym 62067 $abc$41607$n5382_1
.sym 62068 $abc$41607$n4176_1
.sym 62070 $abc$41607$n2855
.sym 62071 $abc$41607$n4178_1
.sym 62072 $abc$41607$n2727
.sym 62073 r_adc_master_tx_buffer_1[53][4]
.sym 62140 $abc$41607$n3553
.sym 62141 $abc$41607$n3552
.sym 62142 r_spi_master_tx_counter[1]
.sym 62143 r_spi_master_tx_counter[0]
.sym 62152 $abc$41607$n3980_1
.sym 62153 $abc$41607$n5364_1
.sym 62154 $abc$41607$n3952_1
.sym 62155 r_spi_master_tx_counter[6]
.sym 62164 r_spi_master_tx_counter[3]
.sym 62165 $abc$41607$n3554
.sym 62166 $abc$41607$n3551
.sym 62167 $abc$41607$n3557
.sym 62170 r_adc_master_tx_buffer_1[64][2]
.sym 62171 r_adc_master_tx_buffer_1[68][2]
.sym 62172 r_spi_master_tx_counter[1]
.sym 62173 $abc$41607$n4937_1
.sym 62176 r_adc_master_tx_buffer_2[120][4]
.sym 62177 $abc$41607$n3981_1
.sym 62178 r_spi_master_tx_counter[3]
.sym 62179 $abc$41607$n2771
.sym 62182 r_adc_master_rx_buffer_1[24]
.sym 62183 $false
.sym 62184 $false
.sym 62185 $false
.sym 62186 $abc$41607$n5590
.sym 62187 blink_simple_LED2.i_clk$2
.sym 62188 $false
.sym 62190 $abc$41607$n4040_1
.sym 62191 $abc$41607$n3988_1
.sym 62192 $abc$41607$n2827
.sym 62193 $abc$41607$n5192_1
.sym 62194 $abc$41607$n3187
.sym 62195 $abc$41607$n4092_1
.sym 62196 r_temp_adc_tx[5]
.sym 62263 r_adc_master_tx_buffer_2[113][1]
.sym 62264 r_adc_master_tx_buffer_2[117][1]
.sym 62265 r_spi_master_tx_counter[1]
.sym 62266 r_spi_master_tx_counter[2]
.sym 62269 r_adc_master_tx_buffer_2[113][4]
.sym 62270 r_adc_master_tx_buffer_2[117][4]
.sym 62271 r_spi_master_tx_counter[1]
.sym 62272 r_spi_master_tx_counter[2]
.sym 62275 r_spi_master_tx_counter[3]
.sym 62276 $abc$41607$n4189_1
.sym 62277 $abc$41607$n4192_1
.sym 62278 $abc$41607$n4183_1
.sym 62281 $abc$41607$n5170_1
.sym 62282 $abc$41607$n5366
.sym 62283 r_spi_master_tx_counter[6]
.sym 62284 $abc$41607$n5367_1
.sym 62293 $abc$41607$n648
.sym 62294 $0\r_spi_master_tx_dv[0:0]
.sym 62295 $false
.sym 62296 $false
.sym 62299 $abc$41607$n3985_1
.sym 62300 $abc$41607$n3986_1
.sym 62301 $abc$41607$n5188_1
.sym 62302 r_spi_master_tx_counter[0]
.sym 62305 $0\r_spi_master_tx_dv[0:0]
.sym 62306 $false
.sym 62307 $false
.sym 62308 $false
.sym 62309 $abc$41607$n648
.sym 62310 blink_simple_LED2.i_clk$2
.sym 62311 $false
.sym 62312 $abc$41607$n4018_1
.sym 62313 $abc$41607$n3026
.sym 62314 $abc$41607$n3015
.sym 62315 $abc$41607$n2852
.sym 62316 $abc$41607$n2842
.sym 62317 $abc$41607$n4017_1
.sym 62318 r_adc_master_tx_buffer_1[7][7]
.sym 62386 r_adc_master_tx_buffer_1[36][6]
.sym 62387 r_adc_master_tx_buffer_1[37][6]
.sym 62388 r_spi_master_tx_counter[0]
.sym 62389 $false
.sym 62392 $abc$41607$n2727
.sym 62393 $abc$41607$n2726_1
.sym 62394 r_spi_master_tx_counter[0]
.sym 62395 r_spi_master_tx_counter[1]
.sym 62398 r_adc_master_tx_buffer_2[24][6]
.sym 62399 r_adc_master_tx_buffer_2[25][6]
.sym 62400 r_spi_master_tx_counter[1]
.sym 62401 r_spi_master_tx_counter[0]
.sym 62404 r_spi_master_tx_counter[3]
.sym 62405 $abc$41607$n2725_1
.sym 62406 $abc$41607$n2722_1
.sym 62407 $abc$41607$n2728_1
.sym 62410 r_adc_master_tx_buffer_1[38][2]
.sym 62411 r_adc_master_tx_buffer_1[39][2]
.sym 62412 r_spi_master_tx_counter[0]
.sym 62413 $false
.sym 62422 r_adc_master_rx_buffer_1[10]
.sym 62423 $false
.sym 62424 $false
.sym 62425 $false
.sym 62428 r_adc_master_rx_buffer_1[30]
.sym 62429 $false
.sym 62430 $false
.sym 62431 $false
.sym 62432 $abc$41607$n5505
.sym 62433 blink_simple_LED2.i_clk$2
.sym 62434 $false
.sym 62436 $abc$41607$n4508_1
.sym 62437 $abc$41607$n4105_1
.sym 62439 $abc$41607$n4102_1
.sym 62440 r_adc_master_tx_buffer_2[85][5]
.sym 62441 r_adc_master_tx_buffer_2[87][5]
.sym 62442 r_adc_master_tx_buffer_2[87][7]
.sym 62515 r_adc_master_tx_buffer_2[2][3]
.sym 62516 r_adc_master_tx_buffer_2[3][3]
.sym 62517 r_spi_master_tx_counter[0]
.sym 62518 $false
.sym 62521 r_spi_master_tx_counter[3]
.sym 62522 $abc$41607$n4205_1
.sym 62523 $abc$41607$n4208_1
.sym 62524 $abc$41607$n4199_1
.sym 62533 r_adc_master_tx_buffer_1[49][0]
.sym 62534 r_adc_master_tx_buffer_1[53][0]
.sym 62535 r_spi_master_tx_counter[2]
.sym 62536 $false
.sym 62539 r_adc_master_tx_buffer_2[83][6]
.sym 62540 r_adc_master_tx_buffer_2[87][6]
.sym 62541 r_spi_master_tx_counter[2]
.sym 62542 r_spi_master_tx_counter[0]
.sym 62545 r_adc_master_rx_buffer_1[22]
.sym 62546 $false
.sym 62547 $false
.sym 62548 $false
.sym 62551 r_adc_master_rx_buffer_1[5]
.sym 62552 $false
.sym 62553 $false
.sym 62554 $false
.sym 62555 $abc$41607$n5569
.sym 62556 blink_simple_LED2.i_clk$2
.sym 62557 $false
.sym 62558 $abc$41607$n4449_1
.sym 62559 $abc$41607$n4995_1
.sym 62561 $abc$41607$n4294_1
.sym 62562 r_adc_master_tx_buffer_2[80][4]
.sym 62563 r_adc_master_tx_buffer_2[80][5]
.sym 62564 r_adc_master_tx_buffer_2[81][4]
.sym 62565 r_adc_master_tx_buffer_2[81][6]
.sym 62632 r_adc_master_tx_buffer_2[1][2]
.sym 62633 r_adc_master_tx_buffer_2[5][2]
.sym 62634 r_spi_master_tx_counter[0]
.sym 62635 r_spi_master_tx_counter[2]
.sym 62638 $abc$41607$n4955_1
.sym 62639 $abc$41607$n5316_1
.sym 62640 r_spi_master_tx_counter[3]
.sym 62641 r_spi_master_tx_counter[1]
.sym 62644 r_adc_master_tx_buffer_2[0][2]
.sym 62645 r_adc_master_tx_buffer_2[4][2]
.sym 62646 r_spi_master_tx_counter[0]
.sym 62647 $abc$41607$n4954_1
.sym 62650 r_adc_master_rx_buffer_1[18]
.sym 62651 $false
.sym 62652 $false
.sym 62653 $false
.sym 62656 r_adc_master_rx_buffer_1[22]
.sym 62657 $false
.sym 62658 $false
.sym 62659 $false
.sym 62662 r_adc_master_rx_buffer_1[3]
.sym 62663 $false
.sym 62664 $false
.sym 62665 $false
.sym 62668 r_adc_master_rx_buffer_1[26]
.sym 62669 $false
.sym 62670 $false
.sym 62671 $false
.sym 62674 r_adc_master_rx_buffer_1[10]
.sym 62675 $false
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$41607$n5562
.sym 62679 blink_simple_LED2.i_clk$2
.sym 62680 $false
.sym 62681 $abc$41607$n4104_1
.sym 62682 $abc$41607$n4101_1
.sym 62683 $abc$41607$n4120_1
.sym 62684 $abc$41607$n4094_1
.sym 62685 $abc$41607$n4093_1
.sym 62686 $abc$41607$n4103_1
.sym 62687 $abc$41607$n4458_1
.sym 62688 r_adc_master_tx_buffer_2[27][4]
.sym 62755 r_adc_master_tx_buffer_2[120][1]
.sym 62756 $abc$41607$n3698
.sym 62757 r_spi_master_tx_counter[3]
.sym 62758 r_spi_master_tx_counter[4]
.sym 62761 $abc$41607$n3702
.sym 62762 $abc$41607$n3703
.sym 62763 $abc$41607$n5109
.sym 62764 r_spi_master_tx_counter[0]
.sym 62767 r_adc_master_tx_buffer_1[44][7]
.sym 62768 r_adc_master_tx_buffer_1[45][7]
.sym 62769 r_spi_master_tx_counter[0]
.sym 62770 $false
.sym 62773 r_adc_master_tx_buffer_2[115][1]
.sym 62774 r_adc_master_tx_buffer_2[119][1]
.sym 62775 r_spi_master_tx_counter[2]
.sym 62776 r_spi_master_tx_counter[1]
.sym 62785 r_adc_master_rx_buffer_1[16]
.sym 62786 $false
.sym 62787 $false
.sym 62788 $false
.sym 62791 r_adc_master_rx_buffer_1[23]
.sym 62792 $false
.sym 62793 $false
.sym 62794 $false
.sym 62801 $abc$41607$n5510
.sym 62802 blink_simple_LED2.i_clk$2
.sym 62803 $false
.sym 62804 $abc$41607$n2911
.sym 62805 $abc$41607$n5082_1
.sym 62806 $abc$41607$n2771
.sym 62807 r_adc_master_tx_buffer_2[70][5]
.sym 62808 r_adc_master_tx_buffer_2[70][7]
.sym 62811 r_adc_master_tx_buffer_2[71][3]
.sym 62878 r_adc_master_tx_buffer_2[70][3]
.sym 62879 r_adc_master_tx_buffer_2[71][3]
.sym 62880 r_spi_master_tx_counter[0]
.sym 62881 $false
.sym 62884 r_spi_master_tx_counter[3]
.sym 62885 $abc$41607$n5179_1
.sym 62886 $abc$41607$n3919_1
.sym 62887 $abc$41607$n3925_1
.sym 62896 $abc$41607$n2916
.sym 62897 $abc$41607$n2917
.sym 62898 $abc$41607$n4967_1
.sym 62899 r_spi_master_tx_counter[1]
.sym 62914 r_temp_tx[7]
.sym 62915 $false
.sym 62916 $false
.sym 62917 $false
.sym 62920 $abc$41607$n66
.sym 62921 $false
.sym 62922 $false
.sym 62923 $false
.sym 62924 r_spi_master_tx_dv
.sym 62925 blink_simple_LED2.i_clk$2
.sym 62926 $abc$41607$n899$2
.sym 62931 $abc$41607$n3846
.sym 62932 r_adc_master_tx_buffer_1[120][1]
.sym 62933 r_adc_master_tx_buffer_1[120][6]
.sym 62934 r_adc_master_tx_buffer_1[120][4]
.sym 63001 spiMasterCS.r_SM_CS[0]
.sym 63002 r_spi_master_tx_dv
.sym 63003 spiMasterCS.r_CS_n
.sym 63004 $false
.sym 63007 r_adc_master_tx_buffer_1[114][4]
.sym 63008 r_adc_master_tx_buffer_1[118][4]
.sym 63009 r_spi_master_tx_counter[2]
.sym 63010 r_spi_master_tx_counter[1]
.sym 63013 $abc$41607$n2889
.sym 63014 $abc$41607$n2890
.sym 63015 $abc$41607$n4963_1
.sym 63016 r_spi_master_tx_counter[2]
.sym 63019 $abc$41607$n3851
.sym 63020 $abc$41607$n3852
.sym 63021 r_spi_master_tx_counter[0]
.sym 63022 $abc$41607$n3848
.sym 63025 spiMasterCS.r_CS_n
.sym 63026 r_spi_master_tx_dv
.sym 63027 spiMasterCS.r_SM_CS[0]
.sym 63028 $false
.sym 63031 r_adc_master_rx_buffer_1[9]
.sym 63032 $false
.sym 63033 $false
.sym 63034 $false
.sym 63037 r_adc_master_rx_buffer_1[10]
.sym 63038 $false
.sym 63039 $false
.sym 63040 $false
.sym 63043 r_adc_master_rx_buffer_1[22]
.sym 63044 $false
.sym 63045 $false
.sym 63046 $false
.sym 63047 $abc$41607$n5574
.sym 63048 blink_simple_LED2.i_clk$2
.sym 63049 $false
.sym 63050 $abc$41607$n4592_1
.sym 63051 $abc$41607$n3522
.sym 63052 $abc$41607$n4591_1
.sym 63053 $abc$41607$n3524
.sym 63054 r_adc_master_tx_buffer_2[120][2]
.sym 63055 r_adc_master_tx_buffer_2[120][6]
.sym 63057 r_adc_master_tx_buffer_2[120][7]
.sym 63142 $abc$41607$n4125_1
.sym 63143 $abc$41607$n4126_1
.sym 63144 $abc$41607$n5206_1
.sym 63145 r_spi_master_tx_counter[0]
.sym 63148 r_adc_master_tx_buffer_2[10][5]
.sym 63149 r_adc_master_tx_buffer_2[11][5]
.sym 63150 r_spi_master_tx_counter[0]
.sym 63151 r_spi_master_tx_counter[1]
.sym 63154 r_adc_master_rx_buffer_1[5]
.sym 63155 $false
.sym 63156 $false
.sym 63157 $false
.sym 63160 r_adc_master_rx_buffer_1[13]
.sym 63161 $false
.sym 63162 $false
.sym 63163 $false
.sym 63170 $abc$41607$n5564
.sym 63171 blink_simple_LED2.i_clk$2
.sym 63172 $false
.sym 63173 $abc$41607$n4599_1
.sym 63176 $abc$41607$n4601_1
.sym 63178 r_adc_master_tx_buffer_2[48][2]
.sym 63253 $abc$41607$n5184_1
.sym 63254 $abc$41607$n5365_1
.sym 63255 $abc$41607$n2835
.sym 63256 $abc$41607$n5180_1
.sym 63271 $abc$41607$n4317_1
.sym 63272 $abc$41607$n4323_1
.sym 63273 $abc$41607$n4326_1
.sym 63274 $abc$41607$n4327_1
.sym 63277 r_adc_master_rx_buffer_1[10]
.sym 63278 $false
.sym 63279 $false
.sym 63280 $false
.sym 63283 r_adc_master_rx_buffer_1[9]
.sym 63284 $false
.sym 63285 $false
.sym 63286 $false
.sym 63289 r_adc_master_rx_buffer_1[4]
.sym 63290 $false
.sym 63291 $false
.sym 63292 $false
.sym 63293 $abc$41607$n5586
.sym 63294 blink_simple_LED2.i_clk$2
.sym 63295 $false
.sym 63296 $abc$41607$n4666_1
.sym 63297 $abc$41607$n4645_1
.sym 63298 $abc$41607$n4668_1
.sym 63299 $abc$41607$n742
.sym 63300 $abc$41607$n4667_1
.sym 63301 $abc$41607$n5183_1
.sym 63302 spiMasterCS.SPI_Master_Inst.r_TX_Byte[6]
.sym 63303 spiMasterCS.SPI_Master_Inst.r_TX_Byte[2]
.sym 63370 $abc$41607$n5186_1
.sym 63371 $abc$41607$n5183_1
.sym 63372 r_spi_master_tx_counter[3]
.sym 63373 r_spi_master_tx_counter[1]
.sym 63376 spiMasterADC.SPI_Master_Inst.r_TX_Byte[6]
.sym 63377 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 63378 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 63379 $false
.sym 63382 $abc$41607$n4642_1
.sym 63383 $abc$41607$n4641_1
.sym 63384 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 63385 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 63388 spiMasterADC.SPI_Master_Inst.r_TX_Byte[5]
.sym 63389 spiMasterADC.SPI_Master_Inst.r_TX_Byte[4]
.sym 63390 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 63391 $false
.sym 63394 r_adc_master_tx_buffer_2[113][5]
.sym 63395 r_adc_master_tx_buffer_2[117][5]
.sym 63396 r_spi_master_tx_counter[1]
.sym 63397 r_spi_master_tx_counter[2]
.sym 63400 r_adc_master_tx_buffer_2[115][5]
.sym 63401 r_adc_master_tx_buffer_2[119][5]
.sym 63402 r_spi_master_tx_counter[2]
.sym 63403 r_spi_master_tx_counter[1]
.sym 63406 $abc$41607$n4645_1
.sym 63407 $abc$41607$n4644_1
.sym 63408 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 63409 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 63412 $abc$41607$n4643_1
.sym 63413 $abc$41607$n4640_1
.sym 63414 spiMasterADC.SPI_Master_Inst.r_TX_Byte[7]
.sym 63415 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 63416 $abc$41607$n691
.sym 63417 blink_simple_LED2.i_clk$2
.sym 63418 $abc$41607$n901$2
.sym 63420 spiMasterADC.SPI_Master_Inst.r_TX_Byte[2]
.sym 63421 spiMasterADC.SPI_Master_Inst.r_TX_Byte[5]
.sym 63493 $abc$41607$n3166
.sym 63494 spiMasterADC.r_SM_CS[0]
.sym 63495 $false
.sym 63496 $false
.sym 63505 r_adc_master_tx_buffer_1[112][4]
.sym 63506 r_adc_master_tx_buffer_1[116][4]
.sym 63507 r_spi_master_tx_counter[1]
.sym 63508 r_spi_master_tx_counter[2]
.sym 63511 r_adc_master_rx_buffer_1[28]
.sym 63512 $false
.sym 63513 $false
.sym 63514 $false
.sym 63517 r_adc_master_rx_buffer_1[7]
.sym 63518 $false
.sym 63519 $false
.sym 63520 $false
.sym 63523 r_adc_master_rx_buffer_1[22]
.sym 63524 $false
.sym 63525 $false
.sym 63526 $false
.sym 63535 r_adc_master_rx_buffer_1[12]
.sym 63536 $false
.sym 63537 $false
.sym 63538 $false
.sym 63539 $abc$41607$n5556
.sym 63540 blink_simple_LED2.i_clk$2
.sym 63541 $false
.sym 63542 $abc$41607$n2849
.sym 63547 $abc$41607$n2850
.sym 63549 r_adc_master_tx_buffer_1[16][4]
.sym 63616 $abc$41607$n3527
.sym 63617 $abc$41607$n3526
.sym 63618 r_spi_master_tx_counter[1]
.sym 63619 r_spi_master_tx_counter[0]
.sym 63628 r_adc_master_tx_buffer_1[33][0]
.sym 63629 r_adc_master_tx_buffer_1[37][0]
.sym 63630 r_spi_master_tx_counter[2]
.sym 63631 $false
.sym 63634 $abc$41607$n2745
.sym 63635 $false
.sym 63636 $false
.sym 63637 $false
.sym 63658 $abc$41607$n3166
.sym 63659 spiMasterADC.r_SM_CS[0]
.sym 63660 $abc$41607$n3167
.sym 63661 $false
.sym 63662 $true
.sym 63663 blink_simple_LED2.i_clk$2
.sym 63664 $abc$41607$n901$2
.sym 63667 $abc$41607$n2950
.sym 63668 $abc$41607$n2851
.sym 63669 $abc$41607$n5112
.sym 63670 r_adc_master_tx_buffer_2[53][2]
.sym 63671 r_adc_master_tx_buffer_2[52][2]
.sym 63672 r_adc_master_tx_buffer_2[53][1]
.sym 63739 $abc$41607$n2711_1
.sym 63740 r_spi_master_adc_tx_data[24]
.sym 63741 $abc$41607$n42
.sym 63742 $abc$41607$n2706
.sym 63745 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 63746 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 63747 $abc$41607$n3327
.sym 63748 $false
.sym 63751 r_adc_master_tx_buffer_1[32][0]
.sym 63752 r_adc_master_tx_buffer_1[36][0]
.sym 63753 r_spi_master_tx_counter[2]
.sym 63754 $false
.sym 63763 r_adc_master_rx_buffer_1[31]
.sym 63764 $false
.sym 63765 $false
.sym 63766 $false
.sym 63769 r_adc_master_rx_buffer_1[13]
.sym 63770 $false
.sym 63771 $false
.sym 63772 $false
.sym 63775 r_adc_master_rx_buffer_1[9]
.sym 63776 $false
.sym 63777 $false
.sym 63778 $false
.sym 63781 r_adc_master_rx_buffer_1[12]
.sym 63782 $false
.sym 63783 $false
.sym 63784 $false
.sym 63785 $abc$41607$n5578
.sym 63786 blink_simple_LED2.i_clk$2
.sym 63787 $false
.sym 63789 $abc$41607$n2713
.sym 63790 $abc$41607$n747
.sym 63791 $abc$41607$n3337
.sym 63792 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 63793 spiMasterCS.r_SM_CS[2]
.sym 63795 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 63868 r_adc_master_rx_buffer_1[21]
.sym 63869 $false
.sym 63870 $false
.sym 63871 $false
.sym 63892 r_adc_master_rx_buffer_1[5]
.sym 63893 $false
.sym 63894 $false
.sym 63895 $false
.sym 63898 r_adc_master_rx_buffer_1[1]
.sym 63899 $false
.sym 63900 $false
.sym 63901 $false
.sym 63908 $abc$41607$n5591
.sym 63909 blink_simple_LED2.i_clk$2
.sym 63910 $false
.sym 63911 $abc$41607$n5629
.sym 63912 $abc$41607$n901
.sym 63914 $abc$41607$n5020_1
.sym 63915 r_spi_master_adc_reset
.sym 63916 r_adc_master_state[1]
.sym 63918 r_adc_master_state[0]
.sym 63985 $true$2
.sym 63986 $false
.sym 63987 $false
.sym 63988 $false
.sym 63991 $false
.sym 63992 $false
.sym 63993 $false
.sym 63994 $false
.sym 63997 r_adc_master_configured
.sym 63998 $false
.sym 63999 $false
.sym 64000 $false
.sym 64009 r_adc_master_configured
.sym 64010 $false
.sym 64011 $false
.sym 64012 $false
.sym 64031 $abc$41607$n5628$2
.sym 64032 blink_simple_LED2.i_clk$2
.sym 64033 $false
.sym 64034 $abc$41607$n3711
.sym 64035 $abc$41607$n3712
.sym 64036 $abc$41607$n3079
.sym 64037 $abc$41607$n3080
.sym 64038 $abc$41607$n3714
.sym 64039 r_adc_master_rx_buffer_1[17]
.sym 64040 r_adc_master_rx_buffer_1[21]
.sym 64041 r_adc_master_rx_buffer_1[10]
.sym 64108 $abc$41607$n3085
.sym 64109 $abc$41607$n3084
.sym 64110 r_spi_master_tx_counter[2]
.sym 64111 r_spi_master_tx_counter[1]
.sym 64126 r_adc_master_tx_buffer_1[17][6]
.sym 64127 r_adc_master_tx_buffer_1[21][6]
.sym 64128 r_spi_master_tx_counter[2]
.sym 64129 r_spi_master_tx_counter[0]
.sym 64132 $abc$41607$n4321_1
.sym 64133 $abc$41607$n4322_1
.sym 64134 r_spi_master_tx_counter[1]
.sym 64135 $abc$41607$n4318_1
.sym 64138 PIN_8$2
.sym 64139 $false
.sym 64140 $false
.sym 64141 $false
.sym 64154 $abc$41607$n2745
.sym 64155 blink_simple_LED2.i_clk$2
.sym 64156 $abc$41607$n901$2
.sym 64158 r_spi_master_adc_rx_data[5]
.sym 64162 r_spi_master_adc_rx_data[7]
.sym 64164 r_spi_master_adc_rx_data[0]
.sym 64237 r_adc_master_tx_buffer_1[16][6]
.sym 64238 r_adc_master_tx_buffer_1[20][6]
.sym 64239 r_spi_master_tx_counter[0]
.sym 64240 r_spi_master_tx_counter[2]
.sym 64249 r_adc_master_rx_buffer_1[16]
.sym 64250 $false
.sym 64251 $false
.sym 64252 $false
.sym 64261 r_adc_master_rx_buffer_1[30]
.sym 64262 $false
.sym 64263 $false
.sym 64264 $false
.sym 64267 r_adc_master_rx_buffer_1[25]
.sym 64268 $false
.sym 64269 $false
.sym 64270 $false
.sym 64273 r_adc_master_rx_buffer_1[22]
.sym 64274 $false
.sym 64275 $false
.sym 64276 $false
.sym 64277 $abc$41607$n5631$2
.sym 64278 blink_simple_LED2.i_clk$2
.sym 64279 $false
.sym 64280 $abc$41607$n4500_1
.sym 64281 $abc$41607$n3082
.sym 64282 $abc$41607$n721
.sym 64283 r_adc_master_tx_buffer_2[65][7]
.sym 64285 r_adc_master_tx_buffer_2[65][3]
.sym 64287 r_adc_master_tx_buffer_2[64][3]
.sym 64366 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 64367 $false
.sym 64368 $false
.sym 64369 $false
.sym 64372 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 64373 $false
.sym 64374 $false
.sym 64375 $false
.sym 64378 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 64379 $false
.sym 64380 $false
.sym 64381 $false
.sym 64390 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 64391 $false
.sym 64392 $false
.sym 64393 $false
.sym 64396 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 64397 $false
.sym 64398 $false
.sym 64399 $false
.sym 64400 $abc$41607$n622
.sym 64401 blink_simple_LED2.i_clk$2
.sym 64402 $false
.sym 64404 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 64483 r_adc_master_rx_buffer_1[16]
.sym 64484 r_spi_master_adc_rx_data[6]
.sym 64485 $abc$41607$n4677_1
.sym 64486 $abc$41607$n3298
.sym 64501 $abc$41607$n4677_1
.sym 64502 $abc$41607$n3298
.sym 64503 r_adc_master_rx_buffer_1[19]
.sym 64504 $false
.sym 64513 r_adc_master_rx_buffer_1[9]
.sym 64514 r_spi_master_adc_rx_data[15]
.sym 64515 $abc$41607$n4677_1
.sym 64516 $abc$41607$n3298
.sym 64523 $true
.sym 64524 blink_simple_LED2.i_clk$2
.sym 64525 $false
.sym 64599 $abc$41607$n5631
.sym 64629 r_adc_master_tx_buffer_2[43][2]
.sym 64736 r_adc_master_rx_buffer_1[4]
.sym 64737 $false
.sym 64738 $false
.sym 64739 $false
.sym 64746 $abc$41607$n5576
.sym 64747 blink_simple_LED2.i_clk$2
.sym 64748 $false
.sym 64755 $abc$41607$n3102
.sym 64760 r_adc_master_tx_buffer_2[49][3]
.sym 64869 r_adc_master_tx_buffer_1[76][5]
.sym 64870 r_adc_master_tx_buffer_1[78][5]
.sym 64871 r_spi_master_tx_counter[0]
.sym 64872 $abc$41607$n5377_1
.sym 64881 r_adc_master_rx_buffer_1[4]
.sym 64882 $false
.sym 64883 $false
.sym 64884 $false
.sym 64899 r_adc_master_rx_buffer_1[29]
.sym 64900 $false
.sym 64901 $false
.sym 64902 $false
.sym 64905 r_adc_master_rx_buffer_1[13]
.sym 64906 $false
.sym 64907 $false
.sym 64908 $false
.sym 64909 $abc$41607$n5532
.sym 64910 blink_simple_LED2.i_clk$2
.sym 64911 $false
.sym 64912 $abc$41607$n3105
.sym 64913 $abc$41607$n4233_1
.sym 64914 $abc$41607$n2907
.sym 64915 r_adc_master_tx_buffer_2[50][3]
.sym 64916 r_adc_master_tx_buffer_2[51][3]
.sym 64917 r_adc_master_tx_buffer_2[49][6]
.sym 64919 r_adc_master_tx_buffer_2[50][2]
.sym 64992 r_adc_master_tx_buffer_2[51][4]
.sym 64993 r_adc_master_tx_buffer_2[55][4]
.sym 64994 r_spi_master_tx_counter[2]
.sym 64995 $false
.sym 64998 r_adc_master_tx_buffer_2[48][7]
.sym 64999 r_adc_master_tx_buffer_2[49][7]
.sym 65000 r_spi_master_tx_counter[0]
.sym 65001 $false
.sym 65004 r_adc_master_rx_buffer_1[23]
.sym 65005 $false
.sym 65006 $false
.sym 65007 $false
.sym 65010 r_adc_master_rx_buffer_1[29]
.sym 65011 $false
.sym 65012 $false
.sym 65013 $false
.sym 65016 r_adc_master_rx_buffer_1[31]
.sym 65017 $false
.sym 65018 $false
.sym 65019 $false
.sym 65022 r_adc_master_rx_buffer_1[4]
.sym 65023 $false
.sym 65024 $false
.sym 65025 $false
.sym 65028 r_adc_master_rx_buffer_1[25]
.sym 65029 $false
.sym 65030 $false
.sym 65031 $false
.sym 65032 $abc$41607$n5575
.sym 65033 blink_simple_LED2.i_clk$2
.sym 65034 $false
.sym 65035 $abc$41607$n2860
.sym 65039 $abc$41607$n3103
.sym 65040 r_adc_master_tx_buffer_2[42][2]
.sym 65041 r_adc_master_tx_buffer_2[43][7]
.sym 65109 r_adc_master_tx_buffer_2[106][2]
.sym 65110 r_adc_master_tx_buffer_2[107][2]
.sym 65111 r_spi_master_tx_counter[0]
.sym 65112 $abc$41607$n2749_1
.sym 65139 r_adc_master_rx_buffer_1[19]
.sym 65140 $false
.sym 65141 $false
.sym 65142 $false
.sym 65155 $abc$41607$n5572
.sym 65156 blink_simple_LED2.i_clk$2
.sym 65157 $false
.sym 65159 $abc$41607$n2905
.sym 65160 $abc$41607$n5172_1
.sym 65161 r_adc_master_tx_buffer_2[71][4]
.sym 65162 r_adc_master_tx_buffer_2[68][1]
.sym 65163 r_adc_master_tx_buffer_2[70][0]
.sym 65232 r_adc_master_tx_buffer_1[66][4]
.sym 65233 r_adc_master_tx_buffer_1[67][4]
.sym 65234 r_spi_master_tx_counter[0]
.sym 65235 $false
.sym 65238 $abc$41607$n4181_1
.sym 65239 $abc$41607$n4180_1
.sym 65240 r_spi_master_tx_counter[0]
.sym 65241 r_spi_master_tx_counter[1]
.sym 65244 $abc$41607$n3575
.sym 65245 $abc$41607$n3576
.sym 65246 $abc$41607$n2729
.sym 65247 r_spi_master_tx_counter[5]
.sym 65250 r_adc_master_tx_buffer_1[94][1]
.sym 65251 r_adc_master_tx_buffer_1[95][1]
.sym 65252 r_spi_master_tx_counter[0]
.sym 65253 r_spi_master_tx_counter[1]
.sym 65256 $abc$41607$n3577
.sym 65257 $abc$41607$n3578
.sym 65258 $abc$41607$n2732
.sym 65259 $abc$41607$n3574
.sym 65262 r_adc_master_rx_buffer_1[5]
.sym 65263 $false
.sym 65264 $false
.sym 65265 $false
.sym 65268 r_adc_master_rx_buffer_1[9]
.sym 65269 $false
.sym 65270 $false
.sym 65271 $false
.sym 65274 r_adc_master_rx_buffer_1[29]
.sym 65275 $false
.sym 65276 $false
.sym 65277 $false
.sym 65278 $abc$41607$n5542
.sym 65279 blink_simple_LED2.i_clk$2
.sym 65280 $false
.sym 65281 $abc$41607$n3100
.sym 65282 $abc$41607$n4510_1
.sym 65283 r_adc_master_tx_buffer_1[15][7]
.sym 65284 r_adc_master_tx_buffer_1[14][5]
.sym 65286 r_adc_master_tx_buffer_1[14][7]
.sym 65287 r_adc_master_tx_buffer_1[14][3]
.sym 65288 r_adc_master_tx_buffer_1[12][3]
.sym 65355 r_adc_master_tx_buffer_1[65][3]
.sym 65356 r_adc_master_tx_buffer_1[69][3]
.sym 65357 r_spi_master_tx_counter[2]
.sym 65358 $false
.sym 65367 $abc$41607$n4162_1
.sym 65368 $abc$41607$n4161_1
.sym 65369 r_spi_master_tx_counter[0]
.sym 65370 r_spi_master_tx_counter[1]
.sym 65379 r_adc_master_tx_buffer_2[48][1]
.sym 65380 r_adc_master_tx_buffer_2[52][1]
.sym 65381 r_spi_master_tx_counter[0]
.sym 65382 $abc$41607$n5112
.sym 65397 r_adc_master_rx_buffer_1[19]
.sym 65398 $false
.sym 65399 $false
.sym 65400 $false
.sym 65401 $abc$41607$n5527
.sym 65402 blink_simple_LED2.i_clk$2
.sym 65403 $false
.sym 65404 $abc$41607$n3371
.sym 65405 $abc$41607$n3691
.sym 65406 $abc$41607$n5099_1
.sym 65407 $abc$41607$n5098
.sym 65408 $abc$41607$n3692
.sym 65410 r_adc_master_tx_buffer_1[86][5]
.sym 65411 r_adc_master_tx_buffer_1[87][5]
.sym 65478 spiMasterCS.r_TX_Count[5]
.sym 65479 $false
.sym 65480 $false
.sym 65481 $false
.sym 65484 spiMasterCS.r_TX_Count[2]
.sym 65485 $false
.sym 65486 $false
.sym 65487 $false
.sym 65490 r_adc_master_tx_buffer_1[92][5]
.sym 65491 r_adc_master_tx_buffer_1[94][5]
.sym 65492 r_spi_master_tx_counter[0]
.sym 65493 $abc$41607$n5374_1
.sym 65496 $abc$41607$n2732
.sym 65497 $abc$41607$n5215_1
.sym 65498 $abc$41607$n4150_1
.sym 65499 $abc$41607$n2763
.sym 65502 spiMasterCS.r_TX_Count[3]
.sym 65503 $false
.sym 65504 $false
.sym 65505 $false
.sym 65508 r_adc_master_tx_buffer_1[93][5]
.sym 65509 r_adc_master_tx_buffer_1[95][5]
.sym 65510 r_spi_master_tx_counter[0]
.sym 65511 r_spi_master_tx_counter[1]
.sym 65514 spiMasterCS.r_TX_Count[1]
.sym 65515 $false
.sym 65516 $false
.sym 65517 $false
.sym 65520 r_adc_master_rx_buffer_1[7]
.sym 65521 $false
.sym 65522 $false
.sym 65523 $false
.sym 65524 $abc$41607$n5540
.sym 65525 blink_simple_LED2.i_clk$2
.sym 65526 $false
.sym 65527 $abc$41607$n2433
.sym 65530 $abc$41607$n4084_1
.sym 65531 $abc$41607$n4082_1
.sym 65532 $abc$41607$n4083_1
.sym 65533 r_adc_master_tx_buffer_2[100][7]
.sym 65563 $true
.sym 65600 spiMasterCS.r_TX_Count[0]$2
.sym 65601 $false
.sym 65602 spiMasterCS.r_TX_Count[0]
.sym 65603 $false
.sym 65604 $false
.sym 65606 $auto$alumacc.cc:474:replace_alu$1653.C[2]$2
.sym 65608 spiMasterCS.r_TX_Count[1]
.sym 65609 $true$2
.sym 65612 $auto$alumacc.cc:474:replace_alu$1653.C[3]$2
.sym 65614 spiMasterCS.r_TX_Count[2]
.sym 65615 $true$2
.sym 65616 $auto$alumacc.cc:474:replace_alu$1653.C[2]$2
.sym 65618 $auto$alumacc.cc:474:replace_alu$1653.C[4]$2
.sym 65620 spiMasterCS.r_TX_Count[3]
.sym 65621 $true$2
.sym 65622 $auto$alumacc.cc:474:replace_alu$1653.C[3]$2
.sym 65624 $auto$alumacc.cc:474:replace_alu$1653.C[5]$2
.sym 65626 spiMasterCS.r_TX_Count[4]
.sym 65627 $true$2
.sym 65628 $auto$alumacc.cc:474:replace_alu$1653.C[4]$2
.sym 65630 $auto$alumacc.cc:474:replace_alu$1653.C[6]
.sym 65632 spiMasterCS.r_TX_Count[5]
.sym 65633 $true$2
.sym 65634 $auto$alumacc.cc:474:replace_alu$1653.C[5]$2
.sym 65637 $false
.sym 65638 spiMasterCS.r_TX_Count[6]
.sym 65639 $false
.sym 65640 $auto$alumacc.cc:474:replace_alu$1653.C[6]
.sym 65643 $abc$41607$n54
.sym 65644 $false
.sym 65645 $false
.sym 65646 $false
.sym 65647 r_spi_master_adc_tx_dv
.sym 65648 blink_simple_LED2.i_clk$2
.sym 65649 $abc$41607$n901$2
.sym 65650 $abc$41607$n2434
.sym 65651 $abc$41607$n4269_1
.sym 65652 $abc$41607$n3278
.sym 65653 $abc$41607$n4268_1
.sym 65654 $abc$41607$n2435
.sym 65655 $abc$41607$n3628
.sym 65656 $abc$41607$n3267
.sym 65657 r_adc_master_tx_buffer_2[6][3]
.sym 65724 $abc$41607$n2878
.sym 65725 $abc$41607$n2879
.sym 65726 $abc$41607$n2763
.sym 65727 $false
.sym 65730 $false
.sym 65731 spiMasterCS.r_TX_Count[5]
.sym 65732 $false
.sym 65733 $auto$alumacc.cc:474:replace_alu$1653.C[5]
.sym 65736 $abc$41607$n3866
.sym 65737 $abc$41607$n3865
.sym 65738 r_spi_master_tx_counter[1]
.sym 65739 r_spi_master_tx_counter[2]
.sym 65742 r_spi_master_tx_counter[2]
.sym 65743 $abc$41607$n5378_1
.sym 65744 $abc$41607$n5194_1
.sym 65745 r_spi_master_tx_counter[3]
.sym 65754 $abc$41607$n3631
.sym 65755 $abc$41607$n3630
.sym 65756 r_spi_master_tx_counter[1]
.sym 65757 $abc$41607$n2732
.sym 65760 $false
.sym 65761 $false
.sym 65762 $false
.sym 65763 $false
.sym 65766 $abc$41607$n11
.sym 65767 $false
.sym 65768 $false
.sym 65769 $false
.sym 65770 $abc$41607$n244
.sym 65771 blink_simple_LED2.i_clk$2
.sym 65772 $false
.sym 65773 $abc$41607$n5100
.sym 65775 $abc$41607$n5291_1
.sym 65776 r_adc_master_tx_buffer_2[117][3]
.sym 65777 r_adc_master_tx_buffer_2[116][6]
.sym 65853 $abc$41607$n4154_1
.sym 65854 $abc$41607$n5216_1
.sym 65855 $abc$41607$n5209_1
.sym 65856 $false
.sym 65859 $abc$41607$n2732
.sym 65860 $abc$41607$n5375_1
.sym 65861 $abc$41607$n4080_1
.sym 65862 r_spi_master_tx_counter[6]
.sym 65871 $abc$41607$n764
.sym 65872 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 65873 spiMasterCS.r_SM_CS[2]
.sym 65874 $false
.sym 65877 $abc$41607$n2713
.sym 65878 $abc$41607$n2714_1
.sym 65879 $false
.sym 65880 $false
.sym 65889 $abc$41607$n2705
.sym 65890 $abc$41607$n2709
.sym 65891 $false
.sym 65892 $false
.sym 65893 $abc$41607$n641
.sym 65894 blink_simple_LED2.i_clk$2
.sym 65895 $false
.sym 65896 $abc$41607$n2861
.sym 65897 $abc$41607$n2857
.sym 65901 $abc$41607$n5007_1
.sym 65902 $abc$41607$n2856
.sym 65903 r_adc_master_tx_buffer_1[71][5]
.sym 65970 r_spi_master_tx_counter[3]
.sym 65971 $abc$41607$n3020
.sym 65972 $abc$41607$n3017
.sym 65973 $abc$41607$n3023
.sym 65976 r_adc_master_tx_buffer_1[44][1]
.sym 65977 r_adc_master_tx_buffer_1[45][1]
.sym 65978 r_spi_master_tx_counter[0]
.sym 65979 $false
.sym 65988 $abc$41607$n3019
.sym 65989 $abc$41607$n3018
.sym 65990 r_spi_master_tx_counter[1]
.sym 65991 r_spi_master_tx_counter[0]
.sym 65994 r_adc_master_rx_buffer_1[3]
.sym 65995 $false
.sym 65996 $false
.sym 65997 $false
.sym 66000 r_adc_master_rx_buffer_1[9]
.sym 66001 $false
.sym 66002 $false
.sym 66003 $false
.sym 66006 r_adc_master_rx_buffer_1[11]
.sym 66007 $false
.sym 66008 $false
.sym 66009 $false
.sym 66012 r_adc_master_rx_buffer_1[10]
.sym 66013 $false
.sym 66014 $false
.sym 66015 $false
.sym 66016 $abc$41607$n5537
.sym 66017 blink_simple_LED2.i_clk$2
.sym 66018 $false
.sym 66019 $abc$41607$n4232_1
.sym 66020 $abc$41607$n4509_1
.sym 66021 $abc$41607$n3694
.sym 66024 $abc$41607$n2854
.sym 66026 r_adc_master_tx_buffer_2[96][7]
.sym 66093 $abc$41607$n5117
.sym 66094 $abc$41607$n5113
.sym 66095 r_spi_master_tx_counter[3]
.sym 66096 r_spi_master_tx_counter[1]
.sym 66099 $abc$41607$n2891
.sym 66100 $abc$41607$n5382_1
.sym 66101 $abc$41607$n4169_1
.sym 66102 $abc$41607$n5210_1
.sym 66105 $abc$41607$n2838
.sym 66106 $abc$41607$n2837
.sym 66107 r_spi_master_tx_counter[1]
.sym 66108 r_spi_master_tx_counter[0]
.sym 66111 r_spi_master_tx_counter[3]
.sym 66112 $abc$41607$n4176_1
.sym 66113 $abc$41607$n4179_1
.sym 66114 $abc$41607$n4170_1
.sym 66117 r_spi_master_tx_counter[3]
.sym 66118 $abc$41607$n2836
.sym 66119 $abc$41607$n2839
.sym 66120 $abc$41607$n2829
.sym 66123 r_adc_master_rx_buffer_1[25]
.sym 66124 $false
.sym 66125 $false
.sym 66126 $false
.sym 66129 r_adc_master_rx_buffer_1[20]
.sym 66130 $false
.sym 66131 $false
.sym 66132 $false
.sym 66139 $abc$41607$n5556
.sym 66140 blink_simple_LED2.i_clk$2
.sym 66141 $false
.sym 66142 $abc$41607$n4234_1
.sym 66143 $abc$41607$n3179
.sym 66144 r_adc_master_tx_buffer_1[80][4]
.sym 66145 r_adc_master_tx_buffer_1[82][1]
.sym 66146 r_adc_master_tx_buffer_1[82][0]
.sym 66147 r_adc_master_tx_buffer_1[83][5]
.sym 66148 r_adc_master_tx_buffer_1[83][7]
.sym 66149 r_adc_master_tx_buffer_1[82][2]
.sym 66216 spiMasterCS.r_SM_CS[2]
.sym 66217 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 66218 $abc$41607$n764
.sym 66219 $false
.sym 66222 $abc$41607$n4157_1
.sym 66223 $abc$41607$n4160_1
.sym 66224 $abc$41607$n5381_1
.sym 66225 r_spi_master_tx_counter[3]
.sym 66228 $abc$41607$n4178_1
.sym 66229 $abc$41607$n4177_1
.sym 66230 r_spi_master_tx_counter[1]
.sym 66231 r_spi_master_tx_counter[0]
.sym 66240 r_spi_master_tx_counter[3]
.sym 66241 $abc$41607$n2862
.sym 66242 $abc$41607$n2865
.sym 66243 $abc$41607$n2856
.sym 66246 r_adc_master_tx_buffer_2[48][5]
.sym 66247 r_adc_master_tx_buffer_2[52][5]
.sym 66248 r_spi_master_tx_counter[2]
.sym 66249 $false
.sym 66252 r_adc_master_tx_buffer_1[82][2]
.sym 66253 r_adc_master_tx_buffer_1[86][2]
.sym 66254 r_spi_master_tx_counter[2]
.sym 66255 $false
.sym 66258 r_adc_master_rx_buffer_1[20]
.sym 66259 $false
.sym 66260 $false
.sym 66261 $false
.sym 66262 $abc$41607$n5516
.sym 66263 blink_simple_LED2.i_clk$2
.sym 66264 $false
.sym 66265 $abc$41607$n4030_1
.sym 66266 $0\r_spi_master_tx_dv[0:0]
.sym 66267 $abc$41607$n4041_1
.sym 66268 $abc$41607$n2746
.sym 66269 $abc$41607$n5005_1
.sym 66270 $abc$41607$n695
.sym 66271 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 66272 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 66345 $abc$41607$n4042_1
.sym 66346 $abc$41607$n4041_1
.sym 66347 r_spi_master_tx_counter[1]
.sym 66348 $abc$41607$n2732
.sym 66351 $abc$41607$n4040_1
.sym 66352 $abc$41607$n4030_1
.sym 66353 $abc$41607$n2891
.sym 66354 $abc$41607$n5192_1
.sym 66357 $abc$41607$n2828
.sym 66358 $abc$41607$n2842
.sym 66359 $abc$41607$n2855
.sym 66360 r_spi_master_tx_counter[6]
.sym 66363 r_spi_master_tx_counter[6]
.sym 66364 $abc$41607$n3990_1
.sym 66365 $abc$41607$n4017_1
.sym 66366 $abc$41607$n5191_1
.sym 66369 $abc$41607$n2710_1
.sym 66370 r_spi_master_adc_tx_data[5]
.sym 66371 $abc$41607$n2708
.sym 66372 r_spi_master_adc_tx_data[13]
.sym 66375 $abc$41607$n4182_1
.sym 66376 $abc$41607$n5383
.sym 66377 $abc$41607$n4093_1
.sym 66378 r_spi_master_tx_counter[6]
.sym 66381 $abc$41607$n3187
.sym 66382 $abc$41607$n3188_1
.sym 66383 $false
.sym 66384 $false
.sym 66385 $abc$41607$n641
.sym 66386 blink_simple_LED2.i_clk$2
.sym 66387 $abc$41607$n75
.sym 66389 $abc$41607$n2908
.sym 66390 $abc$41607$n4197_1
.sym 66391 $abc$41607$n2909
.sym 66392 $abc$41607$n2898
.sym 66393 $abc$41607$n2899
.sym 66395 r_adc_master_tx_buffer_2[85][2]
.sym 66462 $abc$41607$n4019_1
.sym 66463 $abc$41607$n4022_1
.sym 66464 $abc$41607$n4023_1
.sym 66465 $abc$41607$n2763
.sym 66468 $abc$41607$n3028
.sym 66469 $abc$41607$n3027
.sym 66470 r_spi_master_tx_counter[1]
.sym 66471 $abc$41607$n2732
.sym 66474 $abc$41607$n3026
.sym 66475 $abc$41607$n3016
.sym 66476 r_spi_master_tx_counter[4]
.sym 66477 r_spi_master_tx_counter[5]
.sym 66480 $abc$41607$n2854
.sym 66481 $abc$41607$n2853
.sym 66482 r_spi_master_tx_counter[1]
.sym 66483 r_spi_master_tx_counter[3]
.sym 66486 $abc$41607$n2852
.sym 66487 $abc$41607$n2849
.sym 66488 $abc$41607$n2843
.sym 66489 $abc$41607$n2771
.sym 66492 r_spi_master_tx_counter[3]
.sym 66493 $abc$41607$n4024_1
.sym 66494 $abc$41607$n4027_1
.sym 66495 $abc$41607$n4018_1
.sym 66498 r_adc_master_rx_buffer_1[7]
.sym 66499 $false
.sym 66500 $false
.sym 66501 $false
.sym 66508 $abc$41607$n5483
.sym 66509 blink_simple_LED2.i_clk$2
.sym 66510 $false
.sym 66512 $abc$41607$n5234_1
.sym 66516 r_adc_master_tx_buffer_2[29][4]
.sym 66517 r_adc_master_tx_buffer_2[31][2]
.sym 66518 r_adc_master_tx_buffer_2[31][1]
.sym 66591 $abc$41607$n4509_1
.sym 66592 $abc$41607$n4512_1
.sym 66593 $abc$41607$n4513_1
.sym 66594 $abc$41607$n2891
.sym 66597 r_adc_master_tx_buffer_2[83][5]
.sym 66598 r_adc_master_tx_buffer_2[87][5]
.sym 66599 r_spi_master_tx_counter[2]
.sym 66600 $false
.sym 66609 r_adc_master_tx_buffer_2[81][5]
.sym 66610 r_adc_master_tx_buffer_2[85][5]
.sym 66611 r_spi_master_tx_counter[2]
.sym 66612 $false
.sym 66615 r_adc_master_rx_buffer_1[21]
.sym 66616 $false
.sym 66617 $false
.sym 66618 $false
.sym 66621 r_adc_master_rx_buffer_1[5]
.sym 66622 $false
.sym 66623 $false
.sym 66624 $false
.sym 66627 r_adc_master_rx_buffer_1[7]
.sym 66628 $false
.sym 66629 $false
.sym 66630 $false
.sym 66631 $abc$41607$n5584
.sym 66632 blink_simple_LED2.i_clk$2
.sym 66633 $false
.sym 66634 $abc$41607$n2858
.sym 66635 $abc$41607$n4957_1
.sym 66636 $abc$41607$n5148
.sym 66637 $abc$41607$n5131
.sym 66638 $abc$41607$n3353
.sym 66640 r_adc_master_tx_buffer_2[119][1]
.sym 66641 r_adc_master_tx_buffer_2[119][0]
.sym 66708 r_adc_master_tx_buffer_1[90][7]
.sym 66709 r_adc_master_tx_buffer_1[91][7]
.sym 66710 r_spi_master_tx_counter[0]
.sym 66711 $abc$41607$n2749_1
.sym 66714 $abc$41607$n3015
.sym 66715 $abc$41607$n5000_1
.sym 66716 $abc$41607$n2994
.sym 66717 $abc$41607$n4994_1
.sym 66726 r_adc_master_tx_buffer_2[81][6]
.sym 66727 r_adc_master_tx_buffer_2[85][6]
.sym 66728 r_spi_master_tx_counter[2]
.sym 66729 r_spi_master_tx_counter[0]
.sym 66732 r_adc_master_rx_buffer_1[28]
.sym 66733 $false
.sym 66734 $false
.sym 66735 $false
.sym 66738 r_adc_master_rx_buffer_1[29]
.sym 66739 $false
.sym 66740 $false
.sym 66741 $false
.sym 66744 r_adc_master_rx_buffer_1[20]
.sym 66745 $false
.sym 66746 $false
.sym 66747 $false
.sym 66750 r_adc_master_rx_buffer_1[22]
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 $abc$41607$n5583
.sym 66755 blink_simple_LED2.i_clk$2
.sym 66756 $false
.sym 66757 $abc$41607$n5229_1
.sym 66758 $abc$41607$n4961_1
.sym 66759 $abc$41607$n4254_1
.sym 66760 $abc$41607$n2900
.sym 66761 $abc$41607$n2868
.sym 66762 r_adc_master_rx_buffer_1[8]
.sym 66764 r_adc_master_rx_buffer_1[30]
.sym 66831 $abc$41607$n4106_1
.sym 66832 $abc$41607$n4105_1
.sym 66833 r_spi_master_tx_counter[0]
.sym 66834 r_spi_master_tx_counter[1]
.sym 66837 $abc$41607$n4103_1
.sym 66838 $abc$41607$n4102_1
.sym 66839 r_spi_master_tx_counter[1]
.sym 66840 r_spi_master_tx_counter[0]
.sym 66843 r_adc_master_tx_buffer_2[120][5]
.sym 66844 $abc$41607$n4121_1
.sym 66845 r_spi_master_tx_counter[3]
.sym 66846 $abc$41607$n2771
.sym 66849 r_spi_master_tx_counter[3]
.sym 66850 $abc$41607$n4101_1
.sym 66851 $abc$41607$n4104_1
.sym 66852 $abc$41607$n4095_1
.sym 66855 $abc$41607$n4094_1
.sym 66856 $abc$41607$n4107_1
.sym 66857 $abc$41607$n4120_1
.sym 66858 $abc$41607$n4127_1
.sym 66861 r_adc_master_tx_buffer_2[80][5]
.sym 66862 r_adc_master_tx_buffer_2[84][5]
.sym 66863 r_spi_master_tx_counter[2]
.sym 66864 $false
.sym 66867 r_adc_master_tx_buffer_2[120][7]
.sym 66868 $abc$41607$n4459_1
.sym 66869 r_spi_master_tx_counter[3]
.sym 66870 $abc$41607$n2771
.sym 66873 r_adc_master_rx_buffer_1[4]
.sym 66874 $false
.sym 66875 $false
.sym 66876 $false
.sym 66877 $abc$41607$n5569
.sym 66878 blink_simple_LED2.i_clk$2
.sym 66879 $false
.sym 66880 $abc$41607$n3585
.sym 66881 $abc$41607$n3384
.sym 66882 $abc$41607$n4259_1
.sym 66883 $abc$41607$n3583
.sym 66884 r_adc_master_tx_buffer_2[112][7]
.sym 66885 r_adc_master_tx_buffer_2[112][0]
.sym 66886 r_adc_master_tx_buffer_2[115][6]
.sym 66887 r_adc_master_tx_buffer_2[113][0]
.sym 66954 r_adc_master_tx_buffer_2[120][2]
.sym 66955 $abc$41607$n2912
.sym 66956 r_spi_master_tx_counter[3]
.sym 66957 $abc$41607$n2771
.sym 66960 $abc$41607$n3580
.sym 66961 $abc$41607$n3583
.sym 66962 r_adc_master_tx_buffer_1[120][1]
.sym 66963 r_spi_master_tx_counter[3]
.sym 66966 r_spi_master_tx_counter[4]
.sym 66967 r_spi_master_tx_counter[5]
.sym 66968 $false
.sym 66969 $false
.sym 66972 r_adc_master_rx_buffer_1[13]
.sym 66973 $false
.sym 66974 $false
.sym 66975 $false
.sym 66978 r_adc_master_rx_buffer_1[15]
.sym 66979 $false
.sym 66980 $false
.sym 66981 $false
.sym 66996 r_adc_master_rx_buffer_1[3]
.sym 66997 $false
.sym 66998 $false
.sym 66999 $false
.sym 67000 $abc$41607$n5580
.sym 67001 blink_simple_LED2.i_clk$2
.sym 67002 $false
.sym 67003 $abc$41607$n4033_1
.sym 67004 $abc$41607$n3769
.sym 67005 $abc$41607$n5324_1
.sym 67006 $abc$41607$n4031_1
.sym 67007 $abc$41607$n4032_1
.sym 67008 $abc$41607$n4311_1
.sym 67009 r_adc_master_tx_buffer_1[49][0]
.sym 67010 r_adc_master_tx_buffer_1[51][1]
.sym 67101 r_adc_master_tx_buffer_1[120][4]
.sym 67102 $abc$41607$n3847
.sym 67103 r_spi_master_tx_counter[3]
.sym 67104 r_spi_master_tx_counter[4]
.sym 67107 r_adc_master_rx_buffer_1[25]
.sym 67108 $false
.sym 67109 $false
.sym 67110 $false
.sym 67113 r_adc_master_rx_buffer_1[30]
.sym 67114 $false
.sym 67115 $false
.sym 67116 $false
.sym 67119 r_adc_master_rx_buffer_1[28]
.sym 67120 $false
.sym 67121 $false
.sym 67122 $false
.sym 67123 $abc$41607$n5561
.sym 67124 blink_simple_LED2.i_clk$2
.sym 67125 $false
.sym 67126 $abc$41607$n3877
.sym 67128 $abc$41607$n4099_1
.sym 67130 r_adc_master_tx_buffer_1[95][4]
.sym 67132 r_adc_master_tx_buffer_1[94][4]
.sym 67133 r_adc_master_tx_buffer_1[94][3]
.sym 67200 r_adc_master_tx_buffer_2[30][7]
.sym 67201 r_adc_master_tx_buffer_2[31][7]
.sym 67202 r_spi_master_tx_counter[0]
.sym 67203 $false
.sym 67206 $abc$41607$n3524
.sym 67207 $abc$41607$n3523
.sym 67208 r_spi_master_tx_counter[0]
.sym 67209 r_spi_master_tx_counter[1]
.sym 67212 $abc$41607$n4593_1
.sym 67213 $abc$41607$n4592_1
.sym 67214 r_spi_master_tx_counter[1]
.sym 67215 $abc$41607$n2732
.sym 67218 r_adc_master_tx_buffer_1[34][0]
.sym 67219 r_adc_master_tx_buffer_1[38][0]
.sym 67220 r_spi_master_tx_counter[2]
.sym 67221 $false
.sym 67224 r_adc_master_rx_buffer_1[26]
.sym 67225 $false
.sym 67226 $false
.sym 67227 $false
.sym 67230 r_adc_master_rx_buffer_1[30]
.sym 67231 $false
.sym 67232 $false
.sym 67233 $false
.sym 67242 r_adc_master_rx_buffer_1[31]
.sym 67243 $false
.sym 67244 $false
.sym 67245 $false
.sym 67246 $abc$41607$n5593
.sym 67247 blink_simple_LED2.i_clk$2
.sym 67248 $false
.sym 67249 $abc$41607$n3947_1
.sym 67251 $abc$41607$n5365_1
.sym 67254 $abc$41607$n2901
.sym 67255 $abc$41607$n3948_1
.sym 67256 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 67323 $abc$41607$n4601_1
.sym 67324 $abc$41607$n4600_1
.sym 67325 r_spi_master_tx_counter[0]
.sym 67326 r_spi_master_tx_counter[1]
.sym 67341 r_adc_master_tx_buffer_2[18][7]
.sym 67342 r_adc_master_tx_buffer_2[22][7]
.sym 67343 r_spi_master_tx_counter[2]
.sym 67344 $false
.sym 67353 r_adc_master_rx_buffer_1[26]
.sym 67354 $false
.sym 67355 $false
.sym 67356 $false
.sym 67369 $abc$41607$n5575
.sym 67370 blink_simple_LED2.i_clk$2
.sym 67371 $false
.sym 67372 $abc$41607$n691
.sym 67373 $abc$41607$n3949_1
.sym 67374 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 67375 $abc$41607$n4663_1
.sym 67376 $abc$41607$n3951_1
.sym 67378 $abc$41607$n4095_1
.sym 67379 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 67446 $abc$41607$n4668_1
.sym 67447 $abc$41607$n4667_1
.sym 67448 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 67449 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 67452 spiMasterADC.SPI_Master_Inst.r_TX_Byte[3]
.sym 67453 spiMasterADC.SPI_Master_Inst.r_TX_Byte[2]
.sym 67454 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 67455 $false
.sym 67458 spiMasterCS.SPI_Master_Inst.r_TX_Byte[3]
.sym 67459 spiMasterCS.SPI_Master_Inst.r_TX_Byte[2]
.sym 67460 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 67461 $false
.sym 67464 r_spi_master_tx_dv
.sym 67465 $abc$41607$n3337
.sym 67466 $false
.sym 67467 $false
.sym 67470 spiMasterCS.SPI_Master_Inst.r_TX_Byte[6]
.sym 67471 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 67472 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 67473 $false
.sym 67476 r_adc_master_tx_buffer_2[18][4]
.sym 67477 r_adc_master_tx_buffer_2[22][4]
.sym 67478 r_spi_master_tx_counter[0]
.sym 67479 $abc$41607$n5182_1
.sym 67482 r_temp_tx[6]
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 $abc$41607$n64
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 r_spi_master_tx_dv
.sym 67493 blink_simple_LED2.i_clk$2
.sym 67494 $abc$41607$n899$2
.sym 67496 $abc$41607$n3865
.sym 67497 $abc$41607$n758
.sym 67498 $abc$41607$n2974
.sym 67499 $abc$41607$n669
.sym 67500 r_adc_master_tx_buffer_1[70][4]
.sym 67501 r_adc_master_tx_buffer_1[70][1]
.sym 67502 r_adc_master_tx_buffer_1[71][4]
.sym 67575 $abc$41607$n52
.sym 67576 $false
.sym 67577 $false
.sym 67578 $false
.sym 67581 r_temp_adc_tx[5]
.sym 67582 $false
.sym 67583 $false
.sym 67584 $false
.sym 67615 r_spi_master_adc_tx_dv
.sym 67616 blink_simple_LED2.i_clk$2
.sym 67617 $abc$41607$n901$2
.sym 67618 $abc$41607$n3950_1
.sym 67619 $abc$41607$n3332
.sym 67620 $abc$41607$n3327
.sym 67621 $abc$41607$n3771
.sym 67622 r_adc_master_tx_buffer_2[26][6]
.sym 67623 r_adc_master_tx_buffer_2[26][1]
.sym 67624 r_adc_master_tx_buffer_2[24][4]
.sym 67625 r_adc_master_tx_buffer_2[25][4]
.sym 67692 r_spi_master_tx_counter[0]
.sym 67693 $abc$41607$n2850
.sym 67694 $abc$41607$n2851
.sym 67695 r_spi_master_tx_counter[1]
.sym 67722 r_adc_master_tx_buffer_2[48][2]
.sym 67723 r_adc_master_tx_buffer_2[52][2]
.sym 67724 r_spi_master_tx_counter[2]
.sym 67725 $false
.sym 67734 r_adc_master_rx_buffer_1[28]
.sym 67735 $false
.sym 67736 $false
.sym 67737 $false
.sym 67738 $abc$41607$n5631$2
.sym 67739 blink_simple_LED2.i_clk$2
.sym 67740 $false
.sym 67741 r_adc_master_tx_buffer_1[5][6]
.sym 67744 r_adc_master_tx_buffer_1[5][5]
.sym 67745 r_adc_master_tx_buffer_1[5][3]
.sym 67748 r_adc_master_tx_buffer_1[6][4]
.sym 67777 $true
.sym 67814 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]$2
.sym 67815 $false
.sym 67816 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 67817 $false
.sym 67818 $false
.sym 67820 $auto$alumacc.cc:474:replace_alu$1665.C[2]
.sym 67822 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 67823 $true$2
.sym 67827 $false
.sym 67828 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 67829 $false
.sym 67830 $auto$alumacc.cc:474:replace_alu$1665.C[2]
.sym 67833 r_adc_master_tx_buffer_2[49][2]
.sym 67834 r_adc_master_tx_buffer_2[53][2]
.sym 67835 r_spi_master_tx_counter[2]
.sym 67836 r_spi_master_tx_counter[0]
.sym 67839 r_adc_master_tx_buffer_2[49][1]
.sym 67840 r_adc_master_tx_buffer_2[53][1]
.sym 67841 r_spi_master_tx_counter[0]
.sym 67842 r_spi_master_tx_counter[2]
.sym 67845 r_adc_master_rx_buffer_1[18]
.sym 67846 $false
.sym 67847 $false
.sym 67848 $false
.sym 67851 r_adc_master_rx_buffer_1[26]
.sym 67852 $false
.sym 67853 $false
.sym 67854 $false
.sym 67857 r_adc_master_rx_buffer_1[17]
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$41607$n5576
.sym 67862 blink_simple_LED2.i_clk$2
.sym 67863 $false
.sym 67865 $abc$41607$n679
.sym 67867 $abc$41607$n760
.sym 67869 $abc$41607$n750
.sym 67871 spiMasterCS.SPI_Master_Inst.o_SPI_MOSI
.sym 67944 $abc$41607$n48
.sym 67945 $abc$41607$n2711_1
.sym 67946 $abc$41607$n34
.sym 67947 $abc$41607$n2710_1
.sym 67950 r_spi_master_tx_dv
.sym 67951 $abc$41607$n735
.sym 67952 $false
.sym 67953 $false
.sym 67956 $abc$41607$n735
.sym 67957 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 67958 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 67959 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 67962 r_spi_master_tx_dv
.sym 67963 $abc$41607$n735
.sym 67964 $false
.sym 67965 $false
.sym 67968 $abc$41607$n3258
.sym 67969 $abc$41607$n3268
.sym 67970 $false
.sym 67971 $false
.sym 67980 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 67981 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 67982 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 67983 $abc$41607$n747
.sym 67984 $true
.sym 67985 blink_simple_LED2.i_clk$2
.sym 67986 $abc$41607$n899$2
.sym 67989 $abc$41607$n2715
.sym 67990 $abc$41607$n3314
.sym 67991 $abc$41607$n3315
.sym 67992 $abc$41607$n4100_1
.sym 67993 r_adc_master_tx_buffer_2[91][5]
.sym 67994 r_adc_master_tx_buffer_2[90][5]
.sym 68061 $abc$41607$n71
.sym 68062 r_adc_master_state[0]
.sym 68063 r_adc_master_state[1]
.sym 68064 $false
.sym 68067 r_spi_master_adc_reset
.sym 68068 $false
.sym 68069 $false
.sym 68070 $false
.sym 68079 r_adc_master_conversion
.sym 68080 r_spi_master_adc_reset
.sym 68081 r_adc_master_state[1]
.sym 68082 r_adc_master_state[0]
.sym 68085 r_adc_master_state[1]
.sym 68086 r_adc_master_state[0]
.sym 68087 r_spi_master_adc_reset
.sym 68088 $abc$41607$n71
.sym 68091 $abc$41607$n5629
.sym 68092 $abc$41607$n3221
.sym 68093 $false
.sym 68094 $false
.sym 68103 $abc$41607$n3228
.sym 68104 r_adc_master_state[1]
.sym 68105 $abc$41607$n71
.sym 68106 $abc$41607$n5020_1
.sym 68107 $true
.sym 68108 blink_simple_LED2.i_clk$2
.sym 68109 $abc$41607$n71
.sym 68114 $abc$41607$n725
.sym 68116 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 68184 $abc$41607$n3712
.sym 68185 $abc$41607$n3715
.sym 68186 $abc$41607$n3716
.sym 68187 r_spi_master_tx_counter[4]
.sym 68190 $abc$41607$n3714
.sym 68191 $abc$41607$n3713
.sym 68192 r_spi_master_tx_counter[1]
.sym 68193 $abc$41607$n2732
.sym 68196 r_spi_master_tx_counter[3]
.sym 68197 $abc$41607$n3083
.sym 68198 $abc$41607$n3080
.sym 68199 $abc$41607$n3086
.sym 68202 $abc$41607$n3082
.sym 68203 $abc$41607$n3081
.sym 68204 r_spi_master_tx_counter[1]
.sym 68205 r_spi_master_tx_counter[2]
.sym 68208 r_adc_master_tx_buffer_2[108][1]
.sym 68209 r_adc_master_tx_buffer_2[109][1]
.sym 68210 r_spi_master_tx_counter[0]
.sym 68211 $false
.sym 68214 r_adc_master_rx_buffer_1[17]
.sym 68215 r_spi_master_adc_rx_data[7]
.sym 68216 $abc$41607$n4677_1
.sym 68217 $abc$41607$n3298
.sym 68220 $abc$41607$n4677_1
.sym 68221 $abc$41607$n3298
.sym 68222 r_adc_master_rx_buffer_1[21]
.sym 68223 $false
.sym 68226 r_adc_master_rx_buffer_1[10]
.sym 68227 r_spi_master_adc_rx_data[0]
.sym 68228 $abc$41607$n4677_1
.sym 68229 $abc$41607$n3298
.sym 68230 $true
.sym 68231 blink_simple_LED2.i_clk$2
.sym 68232 $false
.sym 68234 $abc$41607$n677
.sym 68240 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 68313 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 68314 $false
.sym 68315 $false
.sym 68316 $false
.sym 68337 spiMasterADC.SPI_Master_Inst.o_RX_Byte[7]
.sym 68338 $false
.sym 68339 $false
.sym 68340 $false
.sym 68349 spiMasterADC.SPI_Master_Inst.o_RX_Byte[0]
.sym 68350 $false
.sym 68351 $false
.sym 68352 $false
.sym 68353 $abc$41607$n622
.sym 68354 blink_simple_LED2.i_clk$2
.sym 68355 $false
.sym 68356 $abc$41607$n1381
.sym 68358 r_adc_sample_delay[0]
.sym 68359 r_adc_sample_delay[7]
.sym 68360 r_adc_sample_delay[4]
.sym 68361 r_spi_master_adc_cs_control
.sym 68362 r_adc_sample_delay[1]
.sym 68363 r_adc_sample_delay[6]
.sym 68430 r_adc_master_tx_buffer_2[64][7]
.sym 68431 r_adc_master_tx_buffer_2[65][7]
.sym 68432 r_spi_master_tx_counter[0]
.sym 68433 $false
.sym 68436 r_adc_master_tx_buffer_2[64][3]
.sym 68437 r_adc_master_tx_buffer_2[65][3]
.sym 68438 r_spi_master_tx_counter[0]
.sym 68439 $false
.sym 68442 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 68443 $abc$41607$n3332
.sym 68444 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 68445 $false
.sym 68448 r_adc_master_rx_buffer_1[23]
.sym 68449 $false
.sym 68450 $false
.sym 68451 $false
.sym 68460 r_adc_master_rx_buffer_1[19]
.sym 68461 $false
.sym 68462 $false
.sym 68463 $false
.sym 68472 r_adc_master_rx_buffer_1[27]
.sym 68473 $false
.sym 68474 $false
.sym 68475 $false
.sym 68476 $abc$41607$n5579
.sym 68477 blink_simple_LED2.i_clk$2
.sym 68478 $false
.sym 68482 r_adc_master_tx_buffer_2[92][6]
.sym 68559 PIN_8$2
.sym 68560 $false
.sym 68561 $false
.sym 68562 $false
.sym 68599 $abc$41607$n721
.sym 68600 blink_simple_LED2.i_clk$2
.sym 68601 $abc$41607$n901$2
.sym 68646 $abc$41607$n901
.sym 68676 blink_simple_LED2.i_clk
.sym 68704 r_adc_master_tx_buffer_2[41][5]
.sym 68709 r_adc_master_tx_buffer_2[43][0]
.sym 68801 r_adc_master_rx_buffer_1[2]
.sym 68802 $false
.sym 68803 $false
.sym 68804 $false
.sym 68823 $abc$41607$n5573
.sym 68824 blink_simple_LED2.i_clk$2
.sym 68825 $false
.sym 68830 $abc$41607$n4150_1
.sym 68831 r_adc_master_tx_buffer_2[27][0]
.sym 68833 r_adc_master_tx_buffer_2[26][5]
.sym 68952 r_adc_master_tx_buffer_2[48][3]
.sym 68953 r_adc_master_tx_buffer_2[49][3]
.sym 68954 r_spi_master_tx_counter[0]
.sym 68955 $false
.sym 68982 r_adc_master_rx_buffer_1[19]
.sym 68983 $false
.sym 68984 $false
.sym 68985 $false
.sym 68986 $abc$41607$n5575
.sym 68987 blink_simple_LED2.i_clk$2
.sym 68988 $false
.sym 68989 r_adc_master_tx_buffer_2[54][3]
.sym 68990 r_adc_master_tx_buffer_2[54][1]
.sym 68992 r_adc_master_tx_buffer_2[54][5]
.sym 68994 r_adc_master_tx_buffer_2[53][0]
.sym 68995 r_adc_master_tx_buffer_2[53][6]
.sym 68996 r_adc_master_tx_buffer_2[55][1]
.sym 69063 r_adc_master_tx_buffer_2[50][3]
.sym 69064 r_adc_master_tx_buffer_2[51][3]
.sym 69065 r_spi_master_tx_counter[0]
.sym 69066 $false
.sym 69069 r_adc_master_tx_buffer_2[49][6]
.sym 69070 r_adc_master_tx_buffer_2[53][6]
.sym 69071 r_spi_master_tx_counter[2]
.sym 69072 $false
.sym 69075 r_adc_master_tx_buffer_2[82][2]
.sym 69076 r_adc_master_tx_buffer_2[83][2]
.sym 69077 r_spi_master_tx_counter[0]
.sym 69078 $false
.sym 69081 r_adc_master_rx_buffer_1[11]
.sym 69082 $false
.sym 69083 $false
.sym 69084 $false
.sym 69087 r_adc_master_rx_buffer_1[3]
.sym 69088 $false
.sym 69089 $false
.sym 69090 $false
.sym 69093 r_adc_master_rx_buffer_1[22]
.sym 69094 $false
.sym 69095 $false
.sym 69096 $false
.sym 69105 r_adc_master_rx_buffer_1[10]
.sym 69106 $false
.sym 69107 $false
.sym 69108 $false
.sym 69109 $abc$41607$n5575
.sym 69110 blink_simple_LED2.i_clk$2
.sym 69111 $false
.sym 69113 $abc$41607$n3104
.sym 69117 $abc$41607$n3695
.sym 69118 r_adc_master_tx_buffer_2[66][1]
.sym 69186 r_adc_master_tx_buffer_2[42][2]
.sym 69187 r_adc_master_tx_buffer_2[43][2]
.sym 69188 r_spi_master_tx_counter[0]
.sym 69189 $abc$41607$n2749_1
.sym 69210 $abc$41607$n3105
.sym 69211 $abc$41607$n3104
.sym 69212 r_spi_master_tx_counter[2]
.sym 69213 r_spi_master_tx_counter[1]
.sym 69216 r_adc_master_rx_buffer_1[10]
.sym 69217 $false
.sym 69218 $false
.sym 69219 $false
.sym 69222 r_adc_master_rx_buffer_1[7]
.sym 69223 $false
.sym 69224 $false
.sym 69225 $false
.sym 69232 $abc$41607$n5573
.sym 69233 blink_simple_LED2.i_clk$2
.sym 69234 $false
.sym 69237 $abc$41607$n4181_1
.sym 69242 r_adc_master_tx_buffer_1[11][6]
.sym 69315 $abc$41607$n2907
.sym 69316 $abc$41607$n2906
.sym 69317 r_spi_master_tx_counter[2]
.sym 69318 r_spi_master_tx_counter[1]
.sym 69321 r_adc_master_tx_buffer_2[67][4]
.sym 69322 r_adc_master_tx_buffer_2[71][4]
.sym 69323 r_spi_master_tx_counter[1]
.sym 69324 r_spi_master_tx_counter[2]
.sym 69327 r_adc_master_rx_buffer_1[4]
.sym 69328 $false
.sym 69329 $false
.sym 69330 $false
.sym 69333 r_adc_master_rx_buffer_1[25]
.sym 69334 $false
.sym 69335 $false
.sym 69336 $false
.sym 69339 r_adc_master_rx_buffer_1[8]
.sym 69340 $false
.sym 69341 $false
.sym 69342 $false
.sym 69355 $abc$41607$n5580
.sym 69356 blink_simple_LED2.i_clk$2
.sym 69357 $false
.sym 69358 $abc$41607$n3970_1
.sym 69360 $abc$41607$n5110
.sym 69361 r_adc_master_tx_buffer_2[102][7]
.sym 69362 r_adc_master_tx_buffer_2[102][6]
.sym 69363 r_adc_master_tx_buffer_2[100][4]
.sym 69364 r_adc_master_tx_buffer_2[100][0]
.sym 69365 r_adc_master_tx_buffer_2[103][1]
.sym 69432 $abc$41607$n3102
.sym 69433 $abc$41607$n3101
.sym 69434 r_spi_master_tx_counter[1]
.sym 69435 r_spi_master_tx_counter[2]
.sym 69438 r_adc_master_tx_buffer_1[14][7]
.sym 69439 r_adc_master_tx_buffer_1[15][7]
.sym 69440 r_spi_master_tx_counter[0]
.sym 69441 $false
.sym 69444 r_adc_master_rx_buffer_1[7]
.sym 69445 $false
.sym 69446 $false
.sym 69447 $false
.sym 69450 r_adc_master_rx_buffer_1[13]
.sym 69451 $false
.sym 69452 $false
.sym 69453 $false
.sym 69462 r_adc_master_rx_buffer_1[15]
.sym 69463 $false
.sym 69464 $false
.sym 69465 $false
.sym 69468 r_adc_master_rx_buffer_1[11]
.sym 69469 $false
.sym 69470 $false
.sym 69471 $false
.sym 69474 r_adc_master_rx_buffer_1[27]
.sym 69475 $false
.sym 69476 $false
.sym 69477 $false
.sym 69478 $abc$41607$n5478
.sym 69479 blink_simple_LED2.i_clk$2
.sym 69480 $false
.sym 69481 $abc$41607$n5281_1
.sym 69483 $abc$41607$n4064_1
.sym 69484 r_adc_master_tx_buffer_1[28][4]
.sym 69486 r_adc_master_tx_buffer_1[31][1]
.sym 69487 r_adc_master_tx_buffer_1[31][4]
.sym 69488 r_adc_master_tx_buffer_1[30][0]
.sym 69555 r_adc_master_tx_buffer_2[66][0]
.sym 69556 r_adc_master_tx_buffer_2[70][0]
.sym 69557 r_spi_master_tx_counter[0]
.sym 69558 r_spi_master_tx_counter[2]
.sym 69561 r_adc_master_tx_buffer_2[68][1]
.sym 69562 r_adc_master_tx_buffer_2[69][1]
.sym 69563 r_spi_master_tx_counter[0]
.sym 69564 $false
.sym 69567 $abc$41607$n3692
.sym 69568 $abc$41607$n3691
.sym 69569 r_spi_master_tx_counter[1]
.sym 69570 $abc$41607$n5098
.sym 69573 $abc$41607$n3695
.sym 69574 $abc$41607$n3694
.sym 69575 r_spi_master_tx_counter[1]
.sym 69576 r_spi_master_tx_counter[2]
.sym 69579 r_adc_master_tx_buffer_2[64][1]
.sym 69580 r_adc_master_tx_buffer_2[65][1]
.sym 69581 r_spi_master_tx_counter[0]
.sym 69582 $false
.sym 69591 r_adc_master_rx_buffer_1[13]
.sym 69592 $false
.sym 69593 $false
.sym 69594 $false
.sym 69597 r_adc_master_rx_buffer_1[5]
.sym 69598 $false
.sym 69599 $false
.sym 69600 $false
.sym 69601 $abc$41607$n5537
.sym 69602 blink_simple_LED2.i_clk$2
.sym 69603 $false
.sym 69604 $abc$41607$n3270
.sym 69605 $abc$41607$n3264
.sym 69606 $abc$41607$n3395
.sym 69607 $abc$41607$n3274
.sym 69608 $abc$41607$n3272
.sym 69609 $abc$41607$n3276
.sym 69610 r_adc_master_tx_buffer_1[35][1]
.sym 69611 r_adc_master_tx_buffer_1[32][3]
.sym 69678 $false
.sym 69679 spiMasterCS.r_TX_Count[2]
.sym 69680 $false
.sym 69681 $auto$alumacc.cc:474:replace_alu$1653.C[2]
.sym 69696 r_adc_master_tx_buffer_1[82][5]
.sym 69697 r_adc_master_tx_buffer_1[86][5]
.sym 69698 r_spi_master_tx_counter[0]
.sym 69699 r_spi_master_tx_counter[2]
.sym 69702 $abc$41607$n4084_1
.sym 69703 $abc$41607$n4083_1
.sym 69704 r_spi_master_tx_counter[1]
.sym 69705 r_spi_master_tx_counter[3]
.sym 69708 r_adc_master_tx_buffer_1[83][5]
.sym 69709 r_adc_master_tx_buffer_1[87][5]
.sym 69710 r_spi_master_tx_counter[2]
.sym 69711 r_spi_master_tx_counter[0]
.sym 69714 r_adc_master_rx_buffer_1[31]
.sym 69715 $false
.sym 69716 $false
.sym 69717 $false
.sym 69724 $abc$41607$n5588
.sym 69725 blink_simple_LED2.i_clk$2
.sym 69726 $false
.sym 69727 $abc$41607$n3265
.sym 69728 spiMasterCS.r_TX_Count[4]
.sym 69729 spiMasterCS.r_TX_Count[6]
.sym 69730 spiMasterCS.r_TX_Count[1]
.sym 69731 spiMasterCS.r_TX_Count[0]
.sym 69732 spiMasterCS.r_TX_Count[5]
.sym 69733 spiMasterCS.r_TX_Count[2]
.sym 69734 spiMasterCS.r_TX_Count[3]
.sym 69801 $false
.sym 69802 spiMasterCS.r_TX_Count[3]
.sym 69803 $false
.sym 69804 $auto$alumacc.cc:474:replace_alu$1653.C[3]
.sym 69807 r_adc_master_tx_buffer_2[105][6]
.sym 69808 r_adc_master_tx_buffer_2[107][6]
.sym 69809 r_spi_master_tx_counter[1]
.sym 69810 $false
.sym 69813 spiMasterCS.r_TX_Count[0]
.sym 69814 $abc$41607$n3267
.sym 69815 spiMasterCS.r_TX_Count[1]
.sym 69816 spiMasterCS.r_SM_CS[2]
.sym 69819 $abc$41607$n4270_1
.sym 69820 $abc$41607$n4269_1
.sym 69821 r_spi_master_tx_counter[0]
.sym 69822 $abc$41607$n2729
.sym 69825 $false
.sym 69826 spiMasterCS.r_TX_Count[4]
.sym 69827 $false
.sym 69828 $auto$alumacc.cc:474:replace_alu$1653.C[4]
.sym 69831 $abc$41607$n3629
.sym 69832 $abc$41607$n3632
.sym 69833 $abc$41607$n3633
.sym 69834 r_spi_master_tx_counter[5]
.sym 69837 $abc$41607$n764
.sym 69838 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 69839 r_spi_master_tx_dv
.sym 69840 $false
.sym 69843 r_adc_master_rx_buffer_1[11]
.sym 69844 $false
.sym 69845 $false
.sym 69846 $false
.sym 69847 $abc$41607$n5563
.sym 69848 blink_simple_LED2.i_clk$2
.sym 69849 $false
.sym 69850 $abc$41607$n5282_1
.sym 69852 $abc$41607$n583
.sym 69853 $abc$41607$n5319_1
.sym 69854 $abc$41607$n5318_1
.sym 69855 $abc$41607$n3553
.sym 69856 r_adc_master_tx_buffer_1[48][0]
.sym 69857 r_adc_master_tx_buffer_1[50][3]
.sym 69924 r_spi_master_tx_counter[3]
.sym 69925 $abc$41607$n5099_1
.sym 69926 $abc$41607$n3684
.sym 69927 r_spi_master_tx_counter[5]
.sym 69936 r_adc_master_tx_buffer_2[96][7]
.sym 69937 r_adc_master_tx_buffer_2[100][7]
.sym 69938 r_spi_master_tx_counter[0]
.sym 69939 $abc$41607$n5290_1
.sym 69942 r_adc_master_rx_buffer_1[19]
.sym 69943 $false
.sym 69944 $false
.sym 69945 $false
.sym 69948 r_adc_master_rx_buffer_1[30]
.sym 69949 $false
.sym 69950 $false
.sym 69951 $false
.sym 69970 $abc$41607$n5592$2
.sym 69971 blink_simple_LED2.i_clk$2
.sym 69972 $false
.sym 69973 $abc$41607$n3369
.sym 69974 $abc$41607$n4472_1
.sym 69975 $abc$41607$n3638
.sym 69976 $abc$41607$n4471_1
.sym 69977 $abc$41607$n3625
.sym 69978 $abc$41607$n5398_1
.sym 69979 r_adc_master_tx_buffer_1[6][1]
.sym 69980 r_adc_master_tx_buffer_1[7][1]
.sym 70047 r_adc_master_tx_buffer_2[40][2]
.sym 70048 r_adc_master_tx_buffer_2[41][2]
.sym 70049 r_spi_master_tx_counter[0]
.sym 70050 $abc$41607$n2747_1
.sym 70053 $abc$41607$n2859
.sym 70054 $abc$41607$n2858
.sym 70055 r_spi_master_tx_counter[1]
.sym 70056 $abc$41607$n2732
.sym 70077 r_spi_master_tx_counter[3]
.sym 70078 $abc$41607$n3100
.sym 70079 $abc$41607$n3103
.sym 70080 $abc$41607$n3094
.sym 70083 $abc$41607$n2857
.sym 70084 $abc$41607$n2860
.sym 70085 $abc$41607$n2861
.sym 70086 $abc$41607$n2763
.sym 70089 r_adc_master_rx_buffer_1[5]
.sym 70090 $false
.sym 70091 $false
.sym 70092 $false
.sym 70093 $abc$41607$n5527
.sym 70094 blink_simple_LED2.i_clk$2
.sym 70095 $false
.sym 70096 $abc$41607$n5116
.sym 70097 $abc$41607$n5399_1
.sym 70098 $abc$41607$n5117
.sym 70099 $abc$41607$n4023_1
.sym 70100 r_adc_master_tx_buffer_1[43][5]
.sym 70102 r_adc_master_tx_buffer_1[40][5]
.sym 70103 r_adc_master_tx_buffer_1[42][2]
.sym 70170 $abc$41607$n4234_1
.sym 70171 $abc$41607$n4233_1
.sym 70172 r_spi_master_tx_counter[1]
.sym 70173 r_spi_master_tx_counter[0]
.sym 70176 $abc$41607$n4511_1
.sym 70177 $abc$41607$n4510_1
.sym 70178 r_spi_master_tx_counter[1]
.sym 70179 $abc$41607$n2732
.sym 70182 r_adc_master_tx_buffer_2[70][1]
.sym 70183 r_adc_master_tx_buffer_2[71][1]
.sym 70184 r_spi_master_tx_counter[0]
.sym 70185 $false
.sym 70200 r_adc_master_tx_buffer_2[50][2]
.sym 70201 r_adc_master_tx_buffer_2[54][2]
.sym 70202 r_spi_master_tx_counter[0]
.sym 70203 r_spi_master_tx_counter[2]
.sym 70212 r_adc_master_rx_buffer_1[31]
.sym 70213 $false
.sym 70214 $false
.sym 70215 $false
.sym 70216 $abc$41607$n5587
.sym 70217 blink_simple_LED2.i_clk$2
.sym 70218 $false
.sym 70219 $abc$41607$n5348_1
.sym 70221 $abc$41607$n5159
.sym 70222 $abc$41607$n5149
.sym 70223 $abc$41607$n5343_1
.sym 70224 $abc$41607$n5344_1
.sym 70225 $abc$41607$n5342_1
.sym 70226 r_adc_master_tx_buffer_1[58][3]
.sym 70293 r_adc_master_tx_buffer_2[48][6]
.sym 70294 r_adc_master_tx_buffer_2[52][6]
.sym 70295 r_spi_master_tx_counter[2]
.sym 70296 $false
.sym 70299 $abc$41607$n764
.sym 70300 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 70301 spiMasterCS.r_SM_CS[2]
.sym 70302 spiMasterCS.r_SM_CS[0]
.sym 70305 r_adc_master_rx_buffer_1[28]
.sym 70306 $false
.sym 70307 $false
.sym 70308 $false
.sym 70311 r_adc_master_rx_buffer_1[9]
.sym 70312 $false
.sym 70313 $false
.sym 70314 $false
.sym 70317 r_adc_master_rx_buffer_1[8]
.sym 70318 $false
.sym 70319 $false
.sym 70320 $false
.sym 70323 r_adc_master_rx_buffer_1[5]
.sym 70324 $false
.sym 70325 $false
.sym 70326 $false
.sym 70329 r_adc_master_rx_buffer_1[7]
.sym 70330 $false
.sym 70331 $false
.sym 70332 $false
.sym 70335 r_adc_master_rx_buffer_1[10]
.sym 70336 $false
.sym 70337 $false
.sym 70338 $false
.sym 70339 $abc$41607$n5535
.sym 70340 blink_simple_LED2.i_clk$2
.sym 70341 $false
.sym 70342 $abc$41607$n4187_1
.sym 70343 $abc$41607$n696
.sym 70344 $abc$41607$n5085_1
.sym 70345 $abc$41607$n4188_1
.sym 70347 $abc$41607$n4183_1
.sym 70348 $abc$41607$n3188_1
.sym 70349 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 70416 r_spi_master_tx_counter[3]
.sym 70417 $abc$41607$n4034_1
.sym 70418 $abc$41607$n4031_1
.sym 70419 $abc$41607$n4037_1
.sym 70422 $abc$41607$n3179
.sym 70423 r_spi_master_tx_dv
.sym 70424 $false
.sym 70425 $false
.sym 70428 r_adc_master_tx_buffer_1[14][5]
.sym 70429 r_adc_master_tx_buffer_1[15][5]
.sym 70430 r_spi_master_tx_counter[0]
.sym 70431 $false
.sym 70434 $false
.sym 70435 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 70436 $false
.sym 70437 $false
.sym 70440 r_adc_master_tx_buffer_2[113][3]
.sym 70441 r_adc_master_tx_buffer_2[117][3]
.sym 70442 r_spi_master_tx_counter[0]
.sym 70443 r_spi_master_tx_counter[2]
.sym 70446 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 70447 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 70448 $false
.sym 70449 $false
.sym 70452 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 70453 $abc$41607$n2750
.sym 70454 $false
.sym 70455 $false
.sym 70458 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 70459 $abc$41607$n2746
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$41607$n695
.sym 70463 blink_simple_LED2.i_clk$2
.sym 70464 $abc$41607$n901$2
.sym 70465 $abc$41607$n4059_1
.sym 70466 $abc$41607$n4022_1
.sym 70467 $abc$41607$n4063_1
.sym 70468 $abc$41607$n5223_1
.sym 70469 $abc$41607$n4383_1
.sym 70471 $abc$41607$n4058_1
.sym 70472 r_adc_master_tx_buffer_1[67][6]
.sym 70545 $abc$41607$n2910
.sym 70546 $abc$41607$n2909
.sym 70547 r_spi_master_tx_counter[1]
.sym 70548 r_spi_master_tx_counter[2]
.sym 70551 $abc$41607$n4198_1
.sym 70552 $abc$41607$n5228_1
.sym 70553 $abc$41607$n4225_1
.sym 70554 r_spi_master_tx_counter[6]
.sym 70557 r_adc_master_tx_buffer_2[84][2]
.sym 70558 r_adc_master_tx_buffer_2[85][2]
.sym 70559 r_spi_master_tx_counter[0]
.sym 70560 $false
.sym 70563 r_spi_master_tx_counter[3]
.sym 70564 $abc$41607$n2905
.sym 70565 $abc$41607$n2908
.sym 70566 $abc$41607$n2899
.sym 70569 $abc$41607$n2900
.sym 70570 $abc$41607$n2903
.sym 70571 $abc$41607$n2904
.sym 70572 $abc$41607$n2835
.sym 70581 r_adc_master_rx_buffer_1[18]
.sym 70582 $false
.sym 70583 $false
.sym 70584 $false
.sym 70585 $abc$41607$n5584
.sym 70586 blink_simple_LED2.i_clk$2
.sym 70587 $false
.sym 70588 $abc$41607$n5305_1
.sym 70589 $abc$41607$n3427
.sym 70590 $abc$41607$n2764
.sym 70591 $abc$41607$n2718_1
.sym 70592 $abc$41607$n3379
.sym 70593 r_adc_master_tx_buffer_2[120][3]
.sym 70594 r_adc_master_tx_buffer_2[120][0]
.sym 70595 r_adc_master_tx_buffer_2[120][5]
.sym 70668 r_adc_master_tx_buffer_2[112][6]
.sym 70669 r_adc_master_tx_buffer_2[116][6]
.sym 70670 r_spi_master_tx_counter[1]
.sym 70671 $abc$41607$n5233_1
.sym 70692 r_adc_master_rx_buffer_1[20]
.sym 70693 $false
.sym 70694 $false
.sym 70695 $false
.sym 70698 r_adc_master_rx_buffer_1[2]
.sym 70699 $false
.sym 70700 $false
.sym 70701 $false
.sym 70704 r_adc_master_rx_buffer_1[1]
.sym 70705 $false
.sym 70706 $false
.sym 70707 $false
.sym 70708 $abc$41607$n5570
.sym 70709 blink_simple_LED2.i_clk$2
.sym 70710 $false
.sym 70711 $abc$41607$n4456_1
.sym 70712 $abc$41607$n5283_1
.sym 70713 $abc$41607$n3385
.sym 70714 r_temp_tx[7]
.sym 70717 $abc$41607$n64
.sym 70718 r_temp_tx[6]
.sym 70785 r_adc_master_tx_buffer_2[46][2]
.sym 70786 r_adc_master_tx_buffer_2[47][2]
.sym 70787 r_spi_master_tx_counter[0]
.sym 70788 $false
.sym 70791 $abc$41607$n5317_1
.sym 70792 $abc$41607$n4973_1
.sym 70793 $abc$41607$n2827
.sym 70794 $abc$41607$n2868
.sym 70797 r_adc_master_tx_buffer_1[2][4]
.sym 70798 r_adc_master_tx_buffer_1[6][4]
.sym 70799 r_spi_master_tx_counter[0]
.sym 70800 $abc$41607$n5147
.sym 70803 $abc$41607$n5148
.sym 70804 $abc$41607$n5130
.sym 70805 r_spi_master_tx_counter[3]
.sym 70806 r_spi_master_tx_counter[1]
.sym 70809 $abc$41607$n3354
.sym 70810 $abc$41607$n3357
.sym 70811 $abc$41607$n3358
.sym 70812 r_spi_master_tx_counter[4]
.sym 70821 r_adc_master_rx_buffer_1[1]
.sym 70822 $false
.sym 70823 $false
.sym 70824 $false
.sym 70827 r_adc_master_rx_buffer_1[0]
.sym 70828 $false
.sym 70829 $false
.sym 70830 $false
.sym 70831 $abc$41607$n5592$2
.sym 70832 blink_simple_LED2.i_clk$2
.sym 70833 $false
.sym 70834 $abc$41607$n5244_1
.sym 70835 $abc$41607$n4241_1
.sym 70836 $abc$41607$n5242_1
.sym 70837 $abc$41607$n2902
.sym 70838 $abc$41607$n5221_1
.sym 70839 $abc$41607$n5320_1
.sym 70840 r_adc_master_tx_buffer_2[93][2]
.sym 70841 r_adc_master_tx_buffer_2[92][2]
.sym 70908 $abc$41607$n4254_1
.sym 70909 r_adc_master_tx_buffer_2[120][6]
.sym 70910 r_spi_master_tx_counter[3]
.sym 70911 $false
.sym 70914 $abc$41607$n2880
.sym 70915 $abc$41607$n2877
.sym 70916 $abc$41607$n5320_1
.sym 70917 r_spi_master_tx_counter[6]
.sym 70920 $abc$41607$n4258_1
.sym 70921 $abc$41607$n4259_1
.sym 70922 $abc$41607$n5234_1
.sym 70923 r_spi_master_tx_counter[0]
.sym 70926 $abc$41607$n2902
.sym 70927 $abc$41607$n2901
.sym 70928 r_spi_master_tx_counter[1]
.sym 70929 $abc$41607$n2732
.sym 70932 $abc$41607$n5324_1
.sym 70933 $abc$41607$n2898
.sym 70934 $abc$41607$n2911
.sym 70935 $abc$41607$n4961_1
.sym 70938 r_adc_master_rx_buffer_1[8]
.sym 70939 r_spi_master_adc_rx_data[14]
.sym 70940 $abc$41607$n4677_1
.sym 70941 $abc$41607$n3298
.sym 70950 r_adc_master_rx_buffer_1[30]
.sym 70951 r_adc_master_last_range[1]
.sym 70952 $abc$41607$n4677_1
.sym 70953 $abc$41607$n3298
.sym 70954 $true
.sym 70955 blink_simple_LED2.i_clk$2
.sym 70956 $false
.sym 70957 $abc$41607$n5107_1
.sym 70958 $abc$41607$n3380
.sym 70959 $abc$41607$n4114_1
.sym 70960 $abc$41607$n4492_1
.sym 70962 $abc$41607$n5029
.sym 70963 r_adc_master_tx_buffer_1[2][1]
.sym 70964 r_adc_master_tx_buffer_1[1][5]
.sym 71031 r_adc_master_tx_buffer_1[113][1]
.sym 71032 r_adc_master_tx_buffer_1[117][1]
.sym 71033 r_spi_master_tx_counter[2]
.sym 71034 $false
.sym 71037 r_adc_master_tx_buffer_2[113][0]
.sym 71038 r_adc_master_tx_buffer_2[117][0]
.sym 71039 r_spi_master_tx_counter[1]
.sym 71040 r_spi_master_tx_counter[2]
.sym 71043 r_adc_master_tx_buffer_2[115][6]
.sym 71044 r_adc_master_tx_buffer_2[119][6]
.sym 71045 r_spi_master_tx_counter[2]
.sym 71046 r_spi_master_tx_counter[1]
.sym 71049 $abc$41607$n3585
.sym 71050 $abc$41607$n3584
.sym 71051 r_spi_master_tx_counter[1]
.sym 71052 r_spi_master_tx_counter[0]
.sym 71055 r_adc_master_rx_buffer_1[31]
.sym 71056 $false
.sym 71057 $false
.sym 71058 $false
.sym 71061 r_adc_master_rx_buffer_1[24]
.sym 71062 $false
.sym 71063 $false
.sym 71064 $false
.sym 71067 r_adc_master_rx_buffer_1[6]
.sym 71068 $false
.sym 71069 $false
.sym 71070 $false
.sym 71073 r_adc_master_rx_buffer_1[16]
.sym 71074 $false
.sym 71075 $false
.sym 71076 $false
.sym 71077 $abc$41607$n5591
.sym 71078 blink_simple_LED2.i_clk$2
.sym 71079 $false
.sym 71080 $abc$41607$n2961
.sym 71082 $abc$41607$n5050
.sym 71083 r_adc_master_tx_buffer_1[21][6]
.sym 71087 r_adc_master_tx_buffer_1[23][1]
.sym 71154 r_adc_master_tx_buffer_1[0][5]
.sym 71155 r_adc_master_tx_buffer_1[4][5]
.sym 71156 r_spi_master_tx_counter[2]
.sym 71157 $false
.sym 71160 r_adc_master_tx_buffer_2[30][1]
.sym 71161 r_adc_master_tx_buffer_2[31][1]
.sym 71162 r_spi_master_tx_counter[0]
.sym 71163 $false
.sym 71166 $abc$41607$n5323_1
.sym 71167 $abc$41607$n5322_1
.sym 71168 r_spi_master_tx_counter[3]
.sym 71169 $abc$41607$n2891
.sym 71172 $abc$41607$n4033_1
.sym 71173 $abc$41607$n4032_1
.sym 71174 r_spi_master_tx_counter[1]
.sym 71175 r_spi_master_tx_counter[0]
.sym 71178 r_adc_master_tx_buffer_1[1][5]
.sym 71179 r_adc_master_tx_buffer_1[5][5]
.sym 71180 r_spi_master_tx_counter[2]
.sym 71181 $false
.sym 71184 r_adc_master_tx_buffer_1[1][6]
.sym 71185 r_adc_master_tx_buffer_1[5][6]
.sym 71186 r_spi_master_tx_counter[2]
.sym 71187 $false
.sym 71190 r_adc_master_rx_buffer_1[16]
.sym 71191 $false
.sym 71192 $false
.sym 71193 $false
.sym 71196 r_adc_master_rx_buffer_1[1]
.sym 71197 $false
.sym 71198 $false
.sym 71199 $false
.sym 71200 $abc$41607$n5514
.sym 71201 blink_simple_LED2.i_clk$2
.sym 71202 $false
.sym 71203 $abc$41607$n5203_1
.sym 71204 $abc$41607$n5204_1
.sym 71205 $abc$41607$n4493_1
.sym 71206 $abc$41607$n3622
.sym 71208 r_adc_master_tx_buffer_1[4][5]
.sym 71209 r_adc_master_tx_buffer_1[4][1]
.sym 71210 r_adc_master_tx_buffer_1[5][1]
.sym 71277 r_adc_master_tx_buffer_1[94][4]
.sym 71278 r_adc_master_tx_buffer_1[95][4]
.sym 71279 r_spi_master_tx_counter[0]
.sym 71280 $false
.sym 71289 r_adc_master_tx_buffer_2[88][5]
.sym 71290 r_adc_master_tx_buffer_2[89][5]
.sym 71291 r_spi_master_tx_counter[0]
.sym 71292 $abc$41607$n2747_1
.sym 71301 r_adc_master_rx_buffer_1[4]
.sym 71302 $false
.sym 71303 $false
.sym 71304 $false
.sym 71313 r_adc_master_rx_buffer_1[12]
.sym 71314 $false
.sym 71315 $false
.sym 71316 $false
.sym 71319 r_adc_master_rx_buffer_1[11]
.sym 71320 $false
.sym 71321 $false
.sym 71322 $false
.sym 71323 $abc$41607$n5542
.sym 71324 blink_simple_LED2.i_clk$2
.sym 71325 $false
.sym 71326 $abc$41607$n4027_1
.sym 71328 $abc$41607$n2728
.sym 71329 $abc$41607$n3075
.sym 71330 r_adc_master_tx_buffer_1[37][6]
.sym 71331 r_adc_master_tx_buffer_1[36][4]
.sym 71332 r_adc_master_tx_buffer_1[38][0]
.sym 71400 r_adc_master_tx_buffer_2[30][4]
.sym 71401 r_adc_master_tx_buffer_2[31][4]
.sym 71402 r_spi_master_tx_counter[0]
.sym 71403 $abc$41607$n2732
.sym 71412 $abc$41607$n3947_1
.sym 71413 $abc$41607$n3948_1
.sym 71414 $abc$41607$n3949_1
.sym 71415 r_spi_master_tx_counter[1]
.sym 71430 r_adc_master_tx_buffer_2[94][2]
.sym 71431 r_adc_master_tx_buffer_2[95][2]
.sym 71432 r_spi_master_tx_counter[0]
.sym 71433 $false
.sym 71436 r_adc_master_tx_buffer_2[26][4]
.sym 71437 r_adc_master_tx_buffer_2[27][4]
.sym 71438 r_spi_master_tx_counter[0]
.sym 71439 $abc$41607$n2729
.sym 71442 r_spi_master_tx_dv
.sym 71443 $false
.sym 71444 $false
.sym 71445 $false
.sym 71446 $true
.sym 71447 blink_simple_LED2.i_clk$2
.sym 71448 $abc$41607$n899$2
.sym 71449 $abc$41607$n5391
.sym 71451 $abc$41607$n2962
.sym 71452 $abc$41607$n4494_1
.sym 71453 $abc$41607$n5390
.sym 71455 r_adc_master_tx_buffer_1[84][1]
.sym 71456 r_adc_master_tx_buffer_1[86][7]
.sym 71523 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 71524 $abc$41607$n682
.sym 71525 $false
.sym 71526 $false
.sym 71529 $abc$41607$n3951_1
.sym 71530 $abc$41607$n3950_1
.sym 71531 r_spi_master_tx_counter[2]
.sym 71532 r_spi_master_tx_counter[3]
.sym 71535 r_adc_master_configured
.sym 71536 $false
.sym 71537 $false
.sym 71538 $false
.sym 71541 $abc$41607$n4665_1
.sym 71542 $abc$41607$n4664_1
.sym 71543 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 71544 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 71547 r_adc_master_tx_buffer_2[28][4]
.sym 71548 r_adc_master_tx_buffer_2[29][4]
.sym 71549 r_spi_master_tx_counter[0]
.sym 71550 $false
.sym 71559 $abc$41607$n4096_1
.sym 71560 $abc$41607$n4099_1
.sym 71561 $abc$41607$n4100_1
.sym 71562 $abc$41607$n2835
.sym 71565 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 71566 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 71567 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 71568 $false
.sym 71569 $abc$41607$n758
.sym 71570 blink_simple_LED2.i_clk$2
.sym 71571 $abc$41607$n899$2
.sym 71572 $abc$41607$n4347_1
.sym 71573 $abc$41607$n682
.sym 71574 $abc$41607$n4487_1
.sym 71575 $abc$41607$n2741
.sym 71576 $abc$41607$n4486_1
.sym 71577 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 71578 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 71652 r_adc_master_tx_buffer_1[70][4]
.sym 71653 r_adc_master_tx_buffer_1[71][4]
.sym 71654 r_spi_master_tx_counter[0]
.sym 71655 $false
.sym 71658 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 71659 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 71660 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 71661 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 71664 r_adc_master_tx_buffer_1[1][3]
.sym 71665 r_adc_master_tx_buffer_1[5][3]
.sym 71666 r_spi_master_tx_counter[2]
.sym 71667 $false
.sym 71670 $abc$41607$n671
.sym 71671 $abc$41607$n3314
.sym 71672 r_spi_master_adc_tx_dv
.sym 71673 $abc$41607$n3315
.sym 71676 r_adc_master_rx_buffer_1[12]
.sym 71677 $false
.sym 71678 $false
.sym 71679 $false
.sym 71682 r_adc_master_rx_buffer_1[9]
.sym 71683 $false
.sym 71684 $false
.sym 71685 $false
.sym 71688 r_adc_master_rx_buffer_1[4]
.sym 71689 $false
.sym 71690 $false
.sym 71691 $false
.sym 71692 $abc$41607$n5527
.sym 71693 blink_simple_LED2.i_clk$2
.sym 71694 $false
.sym 71697 $abc$41607$n2743
.sym 71698 $abc$41607$n5028
.sym 71700 r_adc_master_tx_buffer_1[49][6]
.sym 71701 r_adc_master_tx_buffer_1[51][6]
.sym 71702 r_adc_master_tx_buffer_1[50][4]
.sym 71769 r_adc_master_tx_buffer_2[24][4]
.sym 71770 r_adc_master_tx_buffer_2[25][4]
.sym 71771 r_spi_master_tx_counter[0]
.sym 71772 $false
.sym 71775 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 71776 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 71777 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 71778 $false
.sym 71781 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[2]
.sym 71782 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 71783 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 71784 $false
.sym 71787 r_adc_master_tx_buffer_2[26][1]
.sym 71788 r_adc_master_tx_buffer_2[27][1]
.sym 71789 r_spi_master_tx_counter[0]
.sym 71790 $abc$41607$n2749_1
.sym 71793 r_adc_master_rx_buffer_1[14]
.sym 71794 $false
.sym 71795 $false
.sym 71796 $false
.sym 71799 r_adc_master_rx_buffer_1[9]
.sym 71800 $false
.sym 71801 $false
.sym 71802 $false
.sym 71805 r_adc_master_rx_buffer_1[28]
.sym 71806 $false
.sym 71807 $false
.sym 71808 $false
.sym 71811 r_adc_master_rx_buffer_1[20]
.sym 71812 $false
.sym 71813 $false
.sym 71814 $false
.sym 71815 $abc$41607$n5569
.sym 71816 blink_simple_LED2.i_clk$2
.sym 71817 $false
.sym 71818 $abc$41607$n2948
.sym 71819 $abc$41607$n4029_1
.sym 71822 $abc$41607$n4323_1
.sym 71823 $abc$41607$n2731
.sym 71824 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 71825 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 71892 r_adc_master_rx_buffer_1[22]
.sym 71893 $false
.sym 71894 $false
.sym 71895 $false
.sym 71910 r_adc_master_rx_buffer_1[21]
.sym 71911 $false
.sym 71912 $false
.sym 71913 $false
.sym 71916 r_adc_master_rx_buffer_1[19]
.sym 71917 $false
.sym 71918 $false
.sym 71919 $false
.sym 71934 r_adc_master_rx_buffer_1[12]
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 $abc$41607$n5483
.sym 71939 blink_simple_LED2.i_clk$2
.sym 71940 $false
.sym 71942 $abc$41607$n3358
.sym 71944 $abc$41607$n3370
.sym 71947 r_adc_master_tx_buffer_2[91][0]
.sym 71948 r_adc_master_tx_buffer_2[88][3]
.sym 72021 r_spi_master_adc_tx_dv
.sym 72022 $abc$41607$n671
.sym 72023 $false
.sym 72024 $false
.sym 72033 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 72034 $abc$41607$n750
.sym 72035 $false
.sym 72036 $false
.sym 72045 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 72046 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 72047 spiMasterCS.SPI_Master_Inst.r_Trailing_Edge
.sym 72048 $false
.sym 72057 $abc$41607$n4666_1
.sym 72058 $abc$41607$n4663_1
.sym 72059 spiMasterCS.SPI_Master_Inst.r_TX_Byte[7]
.sym 72060 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 72061 $abc$41607$n760
.sym 72062 blink_simple_LED2.i_clk$2
.sym 72063 $abc$41607$n899$2
.sym 72066 $abc$41607$n4325_1
.sym 72067 r_adc_master_tx_buffer_2[67][0]
.sym 72069 r_adc_master_tx_buffer_2[66][5]
.sym 72100 $true
.sym 72137 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]$2
.sym 72138 $false
.sym 72139 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72140 $false
.sym 72141 $false
.sym 72143 $auto$alumacc.cc:474:replace_alu$1638.C[2]
.sym 72145 $false
.sym 72146 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72150 $false
.sym 72151 $false
.sym 72152 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72153 $auto$alumacc.cc:474:replace_alu$1638.C[2]
.sym 72156 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72157 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72158 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72159 $false
.sym 72162 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72163 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72164 $abc$41607$n671
.sym 72165 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72168 r_adc_master_tx_buffer_2[90][5]
.sym 72169 r_adc_master_tx_buffer_2[91][5]
.sym 72170 r_spi_master_tx_counter[0]
.sym 72171 $abc$41607$n2749_1
.sym 72174 r_adc_master_rx_buffer_1[5]
.sym 72175 $false
.sym 72176 $false
.sym 72177 $false
.sym 72180 r_adc_master_rx_buffer_1[13]
.sym 72181 $false
.sym 72182 $false
.sym 72183 $false
.sym 72184 $abc$41607$n5585
.sym 72185 blink_simple_LED2.i_clk$2
.sym 72186 $false
.sym 72187 $abc$41607$n4499_1
.sym 72188 r_adc_master_rx_buffer_1[22]
.sym 72189 r_adc_master_rx_buffer_1[24]
.sym 72190 r_adc_master_rx_buffer_1[4]
.sym 72191 r_adc_master_conversion
.sym 72192 blink_simple_LED2.r_clock_counter[0]
.sym 72193 r_adc_master_rx_buffer_1[18]
.sym 72194 r_adc_master_rx_buffer_1[25]
.sym 72285 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 72286 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 72287 $abc$41607$n3332
.sym 72288 $false
.sym 72297 PIN_8$2
.sym 72298 $false
.sym 72299 $false
.sym 72300 $false
.sym 72307 $abc$41607$n725
.sym 72308 blink_simple_LED2.i_clk$2
.sym 72309 $abc$41607$n901$2
.sym 72310 $abc$41607$n2711
.sym 72312 $abc$41607$n4491_1
.sym 72313 $abc$41607$n4618_1
.sym 72314 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72315 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72390 $abc$41607$n679
.sym 72391 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 72392 $false
.sym 72393 $false
.sym 72426 $abc$41607$n3314
.sym 72427 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[1]
.sym 72428 $false
.sym 72429 $false
.sym 72430 $abc$41607$n677
.sym 72431 blink_simple_LED2.i_clk$2
.sym 72432 $abc$41607$n901$2
.sym 72433 $abc$41607$n705
.sym 72435 r_spi_master_adc_rx_data[13]
.sym 72436 r_spi_master_adc_rx_data[12]
.sym 72437 r_spi_master_adc_rx_data[11]
.sym 72439 r_spi_master_adc_rx_data[10]
.sym 72440 r_spi_master_adc_rx_data[9]
.sym 72507 $false
.sym 72508 $false
.sym 72509 r_adc_sample_delay[0]
.sym 72510 $false
.sym 72519 $abc$41607$n4618_1
.sym 72520 $abc$41607$n1381
.sym 72521 $false
.sym 72522 $false
.sym 72525 $abc$41607$n4618_1
.sym 72526 $abc$41607$n1395
.sym 72527 $false
.sym 72528 $false
.sym 72531 $abc$41607$n4618_1
.sym 72532 $abc$41607$n1389
.sym 72533 $false
.sym 72534 $false
.sym 72537 r_adc_master_conversion
.sym 72538 $false
.sym 72539 $false
.sym 72540 $false
.sym 72543 r_adc_sample_delay[1]
.sym 72544 r_adc_sample_delay[0]
.sym 72545 $abc$41607$n4618_1
.sym 72546 $false
.sym 72549 $abc$41607$n4618_1
.sym 72550 $abc$41607$n1393
.sym 72551 $false
.sym 72552 $false
.sym 72553 $abc$41607$n5629
.sym 72554 blink_simple_LED2.i_clk$2
.sym 72555 $false
.sym 72556 $abc$41607$n2964
.sym 72557 r_adc_master_tx_buffer_1[35][3]
.sym 72562 r_adc_master_tx_buffer_1[34][3]
.sym 72648 r_adc_master_rx_buffer_1[30]
.sym 72649 $false
.sym 72650 $false
.sym 72651 $false
.sym 72676 $abc$41607$n5586
.sym 72677 blink_simple_LED2.i_clk$2
.sym 72678 $false
.sym 72723 $abc$41607$n5630
.sym 72784 r_adc_master_tx_buffer_1[115][6]
.sym 72865 r_adc_master_rx_buffer_1[21]
.sym 72866 $false
.sym 72867 $false
.sym 72868 $false
.sym 72895 r_adc_master_rx_buffer_1[0]
.sym 72896 $false
.sym 72897 $false
.sym 72898 $false
.sym 72899 $abc$41607$n5573
.sym 72900 blink_simple_LED2.i_clk$2
.sym 72901 $false
.sym 72906 $abc$41607$n3446
.sym 72907 r_adc_master_tx_buffer_2[48][3]
.sym 72909 r_adc_master_tx_buffer_2[48][0]
.sym 72910 r_adc_master_tx_buffer_2[48][4]
.sym 72912 r_adc_master_tx_buffer_2[50][4]
.sym 73016 r_adc_master_tx_buffer_2[40][5]
.sym 73017 r_adc_master_tx_buffer_2[41][5]
.sym 73018 r_spi_master_tx_counter[0]
.sym 73019 $abc$41607$n2747_1
.sym 73022 r_adc_master_rx_buffer_1[0]
.sym 73023 $false
.sym 73024 $false
.sym 73025 $false
.sym 73034 r_adc_master_rx_buffer_1[13]
.sym 73035 $false
.sym 73036 $false
.sym 73037 $false
.sym 73062 $abc$41607$n5569
.sym 73063 blink_simple_LED2.i_clk$2
.sym 73064 $false
.sym 73065 r_adc_master_tx_buffer_2[29][7]
.sym 73070 r_adc_master_tx_buffer_2[30][2]
.sym 73072 r_adc_master_tx_buffer_2[30][6]
.sym 73139 r_adc_master_rx_buffer_1[11]
.sym 73140 $false
.sym 73141 $false
.sym 73142 $false
.sym 73145 r_adc_master_rx_buffer_1[9]
.sym 73146 $false
.sym 73147 $false
.sym 73148 $false
.sym 73157 r_adc_master_rx_buffer_1[13]
.sym 73158 $false
.sym 73159 $false
.sym 73160 $false
.sym 73169 r_adc_master_rx_buffer_1[16]
.sym 73170 $false
.sym 73171 $false
.sym 73172 $false
.sym 73175 r_adc_master_rx_buffer_1[22]
.sym 73176 $false
.sym 73177 $false
.sym 73178 $false
.sym 73181 r_adc_master_rx_buffer_1[1]
.sym 73182 $false
.sym 73183 $false
.sym 73184 $false
.sym 73185 $abc$41607$n5576
.sym 73186 blink_simple_LED2.i_clk$2
.sym 73187 $false
.sym 73188 $abc$41607$n4593_1
.sym 73189 r_adc_master_tx_buffer_1[62][6]
.sym 73192 r_adc_master_tx_buffer_1[60][0]
.sym 73195 r_adc_master_tx_buffer_1[63][3]
.sym 73268 r_adc_master_tx_buffer_2[54][3]
.sym 73269 r_adc_master_tx_buffer_2[55][3]
.sym 73270 r_spi_master_tx_counter[0]
.sym 73271 $false
.sym 73292 r_adc_master_tx_buffer_2[66][1]
.sym 73293 r_adc_master_tx_buffer_2[67][1]
.sym 73294 r_spi_master_tx_counter[0]
.sym 73295 $false
.sym 73298 r_adc_master_rx_buffer_1[9]
.sym 73299 $false
.sym 73300 $false
.sym 73301 $false
.sym 73308 $abc$41607$n5579
.sym 73309 blink_simple_LED2.i_clk$2
.sym 73310 $false
.sym 73312 $abc$41607$n3032
.sym 73313 $abc$41607$n3031
.sym 73314 $abc$41607$n4962_1
.sym 73317 r_adc_master_tx_buffer_2[73][2]
.sym 73318 r_adc_master_tx_buffer_2[75][2]
.sym 73397 r_adc_master_tx_buffer_2[50][5]
.sym 73398 r_adc_master_tx_buffer_2[54][5]
.sym 73399 r_spi_master_tx_counter[2]
.sym 73400 $false
.sym 73427 r_adc_master_rx_buffer_1[6]
.sym 73428 $false
.sym 73429 $false
.sym 73430 $false
.sym 73431 $abc$41607$n5481
.sym 73432 blink_simple_LED2.i_clk$2
.sym 73433 $false
.sym 73434 $abc$41607$n2971
.sym 73435 $abc$41607$n2972
.sym 73439 r_adc_master_tx_buffer_2[71][7]
.sym 73440 r_adc_master_tx_buffer_2[70][6]
.sym 73441 r_adc_master_tx_buffer_2[68][0]
.sym 73508 r_adc_master_tx_buffer_2[96][4]
.sym 73509 r_adc_master_tx_buffer_2[100][4]
.sym 73510 r_spi_master_tx_counter[2]
.sym 73511 $false
.sym 73520 r_adc_master_tx_buffer_2[99][1]
.sym 73521 r_adc_master_tx_buffer_2[103][1]
.sym 73522 r_spi_master_tx_counter[0]
.sym 73523 r_spi_master_tx_counter[2]
.sym 73526 r_adc_master_rx_buffer_1[15]
.sym 73527 $false
.sym 73528 $false
.sym 73529 $false
.sym 73532 r_adc_master_rx_buffer_1[14]
.sym 73533 $false
.sym 73534 $false
.sym 73535 $false
.sym 73538 r_adc_master_rx_buffer_1[28]
.sym 73539 $false
.sym 73540 $false
.sym 73541 $false
.sym 73544 r_adc_master_rx_buffer_1[24]
.sym 73545 $false
.sym 73546 $false
.sym 73547 $false
.sym 73550 r_adc_master_rx_buffer_1[1]
.sym 73551 $false
.sym 73552 $false
.sym 73553 $false
.sym 73554 $abc$41607$n5588
.sym 73555 blink_simple_LED2.i_clk$2
.sym 73556 $false
.sym 73557 $abc$41607$n3445
.sym 73559 $abc$41607$n3444
.sym 73560 $abc$41607$n3816
.sym 73561 $abc$41607$n3814
.sym 73562 $abc$41607$n4279_1
.sym 73563 $abc$41607$n3815
.sym 73564 r_adc_master_tx_buffer_1[62][3]
.sym 73631 r_adc_master_tx_buffer_2[98][7]
.sym 73632 r_adc_master_tx_buffer_2[102][7]
.sym 73633 r_spi_master_tx_counter[0]
.sym 73634 $abc$41607$n5280_1
.sym 73643 r_adc_master_tx_buffer_1[112][5]
.sym 73644 r_adc_master_tx_buffer_1[116][5]
.sym 73645 r_spi_master_tx_counter[1]
.sym 73646 r_spi_master_tx_counter[2]
.sym 73649 r_adc_master_rx_buffer_1[28]
.sym 73650 $false
.sym 73651 $false
.sym 73652 $false
.sym 73661 r_adc_master_rx_buffer_1[1]
.sym 73662 $false
.sym 73663 $false
.sym 73664 $false
.sym 73667 r_adc_master_rx_buffer_1[4]
.sym 73668 $false
.sym 73669 $false
.sym 73670 $false
.sym 73673 r_adc_master_rx_buffer_1[8]
.sym 73674 $false
.sym 73675 $false
.sym 73676 $false
.sym 73677 $abc$41607$n5498
.sym 73678 blink_simple_LED2.i_clk$2
.sym 73679 $false
.sym 73680 $abc$41607$n2405
.sym 73681 $abc$41607$n2396
.sym 73682 $abc$41607$n2831
.sym 73683 $abc$41607$n2399
.sym 73684 $abc$41607$n4295_1
.sym 73685 $abc$41607$n2402
.sym 73686 r_spi_master_tx_data_count[5]
.sym 73687 r_spi_master_tx_data_count[2]
.sym 73754 $abc$41607$n3268
.sym 73755 $abc$41607$n2405
.sym 73756 $abc$41607$n3265
.sym 73757 spiMasterCS.r_TX_Count[5]
.sym 73760 $abc$41607$n3268
.sym 73761 $abc$41607$n2408
.sym 73762 $abc$41607$n3265
.sym 73763 spiMasterCS.r_TX_Count[6]
.sym 73766 r_adc_master_tx_buffer_2[96][0]
.sym 73767 r_adc_master_tx_buffer_2[100][0]
.sym 73768 r_spi_master_tx_counter[2]
.sym 73769 $false
.sym 73772 $abc$41607$n3268
.sym 73773 $abc$41607$n2399
.sym 73774 $abc$41607$n3265
.sym 73775 spiMasterCS.r_TX_Count[3]
.sym 73778 $abc$41607$n3268
.sym 73779 $abc$41607$n2402
.sym 73780 $abc$41607$n3265
.sym 73781 spiMasterCS.r_TX_Count[4]
.sym 73784 $abc$41607$n3268
.sym 73785 $abc$41607$n2396
.sym 73786 $abc$41607$n3265
.sym 73787 spiMasterCS.r_TX_Count[2]
.sym 73790 r_adc_master_rx_buffer_1[1]
.sym 73791 $false
.sym 73792 $false
.sym 73793 $false
.sym 73796 r_adc_master_rx_buffer_1[27]
.sym 73797 $false
.sym 73798 $false
.sym 73799 $false
.sym 73800 $abc$41607$n5503
.sym 73801 blink_simple_LED2.i_clk$2
.sym 73802 $false
.sym 73803 $abc$41607$n2431
.sym 73804 $abc$41607$n2835
.sym 73805 $abc$41607$n3279
.sym 73806 $abc$41607$n2390
.sym 73808 $abc$41607$n3281
.sym 73809 r_adc_master_tx_buffer_2[75][0]
.sym 73877 spiMasterCS.r_SM_CS[2]
.sym 73878 $abc$41607$n3267
.sym 73879 $abc$41607$n3266
.sym 73880 $false
.sym 73883 $abc$41607$n2435
.sym 73884 $abc$41607$n3267
.sym 73885 spiMasterCS.r_SM_CS[2]
.sym 73886 $abc$41607$n3272
.sym 73889 $abc$41607$n2437
.sym 73890 $abc$41607$n3267
.sym 73891 spiMasterCS.r_SM_CS[2]
.sym 73892 $abc$41607$n3264
.sym 73895 spiMasterCS.r_TX_Count[1]
.sym 73896 $abc$41607$n3266
.sym 73897 $abc$41607$n3278
.sym 73898 $abc$41607$n3279
.sym 73901 $abc$41607$n2431
.sym 73902 $abc$41607$n3267
.sym 73903 spiMasterCS.r_SM_CS[2]
.sym 73904 $abc$41607$n3281
.sym 73907 $abc$41607$n2436
.sym 73908 $abc$41607$n3267
.sym 73909 spiMasterCS.r_SM_CS[2]
.sym 73910 $abc$41607$n3270
.sym 73913 $abc$41607$n2433
.sym 73914 $abc$41607$n3267
.sym 73915 spiMasterCS.r_SM_CS[2]
.sym 73916 $abc$41607$n3276
.sym 73919 $abc$41607$n2434
.sym 73920 $abc$41607$n3267
.sym 73921 spiMasterCS.r_SM_CS[2]
.sym 73922 $abc$41607$n3274
.sym 73923 $abc$41607$n583
.sym 73924 blink_simple_LED2.i_clk$2
.sym 73925 $abc$41607$n899$2
.sym 73926 $abc$41607$n5380_1
.sym 73930 $abc$41607$n2891
.sym 73931 $abc$41607$n4350_1
.sym 73932 r_adc_master_tx_buffer_1[52][0]
.sym 74000 $abc$41607$n5291_1
.sym 74001 $abc$41607$n5281_1
.sym 74002 r_spi_master_tx_counter[3]
.sym 74003 r_spi_master_tx_counter[1]
.sym 74012 spiMasterCS.r_SM_CS[2]
.sym 74013 spiMasterCS.r_SM_CS[0]
.sym 74014 $false
.sym 74015 $false
.sym 74018 r_adc_master_tx_buffer_2[102][2]
.sym 74019 r_adc_master_tx_buffer_2[98][2]
.sym 74020 r_spi_master_tx_counter[0]
.sym 74021 $abc$41607$n5318_1
.sym 74024 r_adc_master_tx_buffer_2[99][2]
.sym 74025 r_adc_master_tx_buffer_2[103][2]
.sym 74026 r_spi_master_tx_counter[0]
.sym 74027 r_spi_master_tx_counter[2]
.sym 74030 r_adc_master_tx_buffer_1[48][0]
.sym 74031 r_adc_master_tx_buffer_1[52][0]
.sym 74032 r_spi_master_tx_counter[2]
.sym 74033 $false
.sym 74036 r_adc_master_rx_buffer_1[24]
.sym 74037 $false
.sym 74038 $false
.sym 74039 $false
.sym 74042 r_adc_master_rx_buffer_1[11]
.sym 74043 $false
.sym 74044 $false
.sym 74045 $false
.sym 74046 $abc$41607$n5514
.sym 74047 blink_simple_LED2.i_clk$2
.sym 74048 $false
.sym 74049 $abc$41607$n5025
.sym 74050 $abc$41607$n2705
.sym 74051 $abc$41607$n3365
.sym 74052 $abc$41607$n38
.sym 74053 r_spi_master_adc_tx_data[18]
.sym 74054 r_spi_master_adc_tx_data[22]
.sym 74056 $abc$41607$n32
.sym 74123 $abc$41607$n3371
.sym 74124 $abc$41607$n3370
.sym 74125 r_spi_master_tx_counter[1]
.sym 74126 r_spi_master_tx_counter[3]
.sym 74129 r_adc_master_tx_buffer_2[90][7]
.sym 74130 r_adc_master_tx_buffer_2[91][7]
.sym 74131 r_spi_master_tx_counter[0]
.sym 74132 r_spi_master_tx_counter[1]
.sym 74135 r_adc_master_tx_buffer_1[35][1]
.sym 74136 r_adc_master_tx_buffer_1[39][1]
.sym 74137 r_spi_master_tx_counter[2]
.sym 74138 $false
.sym 74141 r_adc_master_tx_buffer_2[88][7]
.sym 74142 r_adc_master_tx_buffer_2[89][7]
.sym 74143 r_spi_master_tx_counter[1]
.sym 74144 r_spi_master_tx_counter[0]
.sym 74147 r_adc_master_tx_buffer_1[6][1]
.sym 74148 r_adc_master_tx_buffer_1[7][1]
.sym 74149 r_spi_master_tx_counter[0]
.sym 74150 $false
.sym 74153 $abc$41607$n4471_1
.sym 74154 $abc$41607$n4472_1
.sym 74155 $abc$41607$n5287_1
.sym 74156 r_spi_master_tx_counter[2]
.sym 74159 r_adc_master_rx_buffer_1[9]
.sym 74160 $false
.sym 74161 $false
.sym 74162 $false
.sym 74165 r_adc_master_rx_buffer_1[1]
.sym 74166 $false
.sym 74167 $false
.sym 74168 $false
.sym 74169 $abc$41607$n5483
.sym 74170 blink_simple_LED2.i_clk$2
.sym 74171 $false
.sym 74172 $abc$41607$n4615_1
.sym 74173 $abc$41607$n5101_1
.sym 74174 $abc$41607$n5286_1
.sym 74175 $abc$41607$n5287_1
.sym 74177 $abc$41607$n5026
.sym 74178 r_adc_master_tx_buffer_2[93][7]
.sym 74179 r_adc_master_tx_buffer_2[92][7]
.sym 74246 r_adc_master_tx_buffer_2[51][1]
.sym 74247 r_adc_master_tx_buffer_2[55][1]
.sym 74248 r_spi_master_tx_counter[0]
.sym 74249 r_spi_master_tx_counter[2]
.sym 74252 $abc$41607$n5398_1
.sym 74253 $abc$41607$n5397_1
.sym 74254 r_spi_master_tx_counter[3]
.sym 74255 $abc$41607$n2835
.sym 74258 r_adc_master_tx_buffer_2[50][1]
.sym 74259 r_adc_master_tx_buffer_2[54][1]
.sym 74260 r_spi_master_tx_counter[0]
.sym 74261 $abc$41607$n5116
.sym 74264 r_adc_master_tx_buffer_1[40][5]
.sym 74265 r_adc_master_tx_buffer_1[41][5]
.sym 74266 r_spi_master_tx_counter[0]
.sym 74267 $abc$41607$n2747_1
.sym 74270 r_adc_master_rx_buffer_1[5]
.sym 74271 $false
.sym 74272 $false
.sym 74273 $false
.sym 74282 r_adc_master_rx_buffer_1[29]
.sym 74283 $false
.sym 74284 $false
.sym 74285 $false
.sym 74288 r_adc_master_rx_buffer_1[10]
.sym 74289 $false
.sym 74290 $false
.sym 74291 $false
.sym 74292 $abc$41607$n5508
.sym 74293 blink_simple_LED2.i_clk$2
.sym 74294 $false
.sym 74295 $abc$41607$n3035
.sym 74296 $abc$41607$n3030
.sym 74297 $abc$41607$n2837
.sym 74298 $abc$41607$n3184_1
.sym 74299 r_adc_master_tx_buffer_2[23][3]
.sym 74300 r_adc_master_tx_buffer_2[20][5]
.sym 74301 r_adc_master_tx_buffer_2[21][2]
.sym 74302 r_adc_master_tx_buffer_2[20][6]
.sym 74369 $abc$41607$n3600
.sym 74370 $abc$41607$n5347_1
.sym 74371 $abc$41607$n5344_1
.sym 74372 r_spi_master_tx_counter[4]
.sym 74381 r_adc_master_tx_buffer_1[80][4]
.sym 74382 r_adc_master_tx_buffer_1[84][4]
.sym 74383 r_spi_master_tx_counter[0]
.sym 74384 $abc$41607$n5158
.sym 74387 $abc$41607$n5159
.sym 74388 $abc$41607$n5161
.sym 74389 r_spi_master_tx_counter[1]
.sym 74390 $false
.sym 74393 $abc$41607$n5087_1
.sym 74394 $abc$41607$n5342_1
.sym 74395 r_spi_master_tx_counter[3]
.sym 74396 r_spi_master_tx_counter[1]
.sym 74399 r_spi_master_tx_counter[5]
.sym 74400 $abc$41607$n5082_1
.sym 74401 $abc$41607$n5343_1
.sym 74402 $abc$41607$n3573
.sym 74405 r_adc_master_tx_buffer_1[86][1]
.sym 74406 r_adc_master_tx_buffer_1[82][1]
.sym 74407 r_spi_master_tx_counter[0]
.sym 74408 $abc$41607$n5341_1
.sym 74411 r_adc_master_rx_buffer_1[11]
.sym 74412 $false
.sym 74413 $false
.sym 74414 $false
.sym 74415 $abc$41607$n5519
.sym 74416 blink_simple_LED2.i_clk$2
.sym 74417 $false
.sym 74418 $abc$41607$n3607
.sym 74421 $abc$41607$n3600
.sym 74422 $abc$41607$n4044_1
.sym 74423 $abc$41607$n3034
.sym 74424 $abc$41607$n5330_1
.sym 74425 r_adc_master_tx_buffer_2[8][0]
.sym 74492 r_adc_master_tx_buffer_2[24][5]
.sym 74493 r_adc_master_tx_buffer_2[25][5]
.sym 74494 r_spi_master_tx_counter[0]
.sym 74495 $abc$41607$n2747_1
.sym 74498 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 74499 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 74500 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 74501 $false
.sym 74504 $abc$41607$n5097_1
.sym 74505 $abc$41607$n5092
.sym 74506 $abc$41607$n5348_1
.sym 74507 r_spi_master_tx_counter[6]
.sym 74510 r_adc_master_tx_buffer_2[26][5]
.sym 74511 r_adc_master_tx_buffer_2[27][5]
.sym 74512 r_spi_master_tx_counter[0]
.sym 74513 $abc$41607$n2749_1
.sym 74522 $abc$41607$n4184_1
.sym 74523 $abc$41607$n4187_1
.sym 74524 $abc$41607$n4188_1
.sym 74525 $abc$41607$n2835
.sym 74528 $abc$41607$n50
.sym 74529 $abc$41607$n2711_1
.sym 74530 $abc$41607$n44
.sym 74531 $abc$41607$n2706
.sym 74534 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 74535 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 74536 $false
.sym 74537 $false
.sym 74538 $abc$41607$n696
.sym 74539 blink_simple_LED2.i_clk$2
.sym 74540 $abc$41607$n901$2
.sym 74541 $abc$41607$n4613_1
.sym 74542 $abc$41607$n5226_1
.sym 74544 $abc$41607$n5228_1
.sym 74545 $abc$41607$n5304_1
.sym 74546 r_adc_master_tx_buffer_1[24][2]
.sym 74547 r_adc_master_tx_buffer_1[26][5]
.sym 74548 r_adc_master_tx_buffer_1[26][4]
.sym 74615 $abc$41607$n4063_1
.sym 74616 $abc$41607$n4064_1
.sym 74617 $abc$41607$n5204_1
.sym 74618 r_spi_master_tx_counter[0]
.sym 74621 r_adc_master_tx_buffer_1[42][5]
.sym 74622 r_adc_master_tx_buffer_1[43][5]
.sym 74623 r_spi_master_tx_counter[0]
.sym 74624 $abc$41607$n2749_1
.sym 74627 r_adc_master_tx_buffer_1[114][5]
.sym 74628 r_adc_master_tx_buffer_1[118][5]
.sym 74629 r_spi_master_tx_counter[2]
.sym 74630 r_spi_master_tx_counter[1]
.sym 74633 r_spi_master_tx_counter[3]
.sym 74634 $abc$41607$n5221_1
.sym 74635 $abc$41607$n5222_1
.sym 74636 $abc$41607$n4197_1
.sym 74639 r_adc_master_tx_buffer_1[67][6]
.sym 74640 r_adc_master_tx_buffer_1[71][6]
.sym 74641 r_spi_master_tx_counter[2]
.sym 74642 $false
.sym 74651 r_adc_master_tx_buffer_1[120][5]
.sym 74652 $abc$41607$n4059_1
.sym 74653 r_spi_master_tx_counter[3]
.sym 74654 r_spi_master_tx_counter[4]
.sym 74657 r_adc_master_rx_buffer_1[6]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$41607$n5525
.sym 74662 blink_simple_LED2.i_clk$2
.sym 74663 $false
.sym 74664 $abc$41607$n4290_1
.sym 74665 $abc$41607$n4291_1
.sym 74666 $abc$41607$n5135
.sym 74667 $abc$41607$n3812
.sym 74668 $abc$41607$n3813
.sym 74669 $abc$41607$n3811
.sym 74670 $abc$41607$n4610_1
.sym 74671 r_adc_master_tx_buffer_2[4][2]
.sym 74738 $abc$41607$n2932_1
.sym 74739 $abc$41607$n5304_1
.sym 74740 $abc$41607$n5309_1
.sym 74741 r_spi_master_tx_counter[6]
.sym 74744 r_adc_master_tx_buffer_2[26][0]
.sym 74745 r_adc_master_tx_buffer_2[27][0]
.sym 74746 r_spi_master_tx_counter[0]
.sym 74747 $abc$41607$n2749_1
.sym 74750 r_adc_master_tx_buffer_1[120][2]
.sym 74751 $abc$41607$n2765
.sym 74752 r_spi_master_tx_counter[3]
.sym 74753 $abc$41607$n2771
.sym 74756 $abc$41607$n2719
.sym 74757 $abc$41607$n4942_1
.sym 74758 $abc$41607$n2764
.sym 74759 r_spi_master_tx_counter[6]
.sym 74762 r_adc_master_tx_buffer_2[120][0]
.sym 74763 $abc$41607$n3380
.sym 74764 r_spi_master_tx_counter[3]
.sym 74765 r_spi_master_tx_counter[4]
.sym 74768 r_adc_master_rx_buffer_1[27]
.sym 74769 $false
.sym 74770 $false
.sym 74771 $false
.sym 74774 r_adc_master_rx_buffer_1[24]
.sym 74775 $false
.sym 74776 $false
.sym 74777 $false
.sym 74780 r_adc_master_rx_buffer_1[29]
.sym 74781 $false
.sym 74782 $false
.sym 74783 $false
.sym 74784 $abc$41607$n5593
.sym 74785 blink_simple_LED2.i_clk$2
.sym 74786 $false
.sym 74787 $abc$41607$n4614_1
.sym 74788 $abc$41607$n4612_1
.sym 74789 r_adc_master_tx_buffer_2[46][7]
.sym 74790 r_adc_master_tx_buffer_2[44][7]
.sym 74791 r_adc_master_tx_buffer_2[47][2]
.sym 74792 r_adc_master_tx_buffer_2[45][7]
.sym 74793 r_adc_master_tx_buffer_2[47][7]
.sym 74794 r_adc_master_tx_buffer_2[44][6]
.sym 74861 $abc$41607$n4492_1
.sym 74862 $abc$41607$n2932_1
.sym 74863 $abc$41607$n5283_1
.sym 74864 r_spi_master_tx_counter[6]
.sym 74867 $abc$41607$n4486_1
.sym 74868 $abc$41607$n5282_1
.sym 74869 $abc$41607$n5399_1
.sym 74870 $abc$41607$n4458_1
.sym 74873 r_adc_master_tx_buffer_2[115][0]
.sym 74874 r_adc_master_tx_buffer_2[119][0]
.sym 74875 r_spi_master_tx_counter[2]
.sym 74876 r_spi_master_tx_counter[1]
.sym 74879 $abc$41607$n5295_1
.sym 74880 $abc$41607$n5305_1
.sym 74881 $abc$41607$n5265_1
.sym 74882 $abc$41607$n4456_1
.sym 74897 $abc$41607$n2772
.sym 74898 $abc$41607$n2718_1
.sym 74899 $abc$41607$n4957_1
.sym 74900 $abc$41607$n2932_1
.sym 74903 $abc$41607$n5244_1
.sym 74904 $abc$41607$n5248_1
.sym 74905 $abc$41607$n5223_1
.sym 74906 $abc$41607$n5232_1
.sym 74907 $abc$41607$n656
.sym 74908 blink_simple_LED2.i_clk$2
.sym 74909 $false
.sym 74910 $abc$41607$n4342_1
.sym 74911 $abc$41607$n5220_1
.sym 74912 $abc$41607$n4244_1
.sym 74913 $abc$41607$n2935_1
.sym 74914 $abc$41607$n4349_1
.sym 74916 r_adc_master_tx_buffer_2[3][6]
.sym 74917 r_adc_master_tx_buffer_2[2][6]
.sym 74984 $abc$41607$n4336_1
.sym 74985 $abc$41607$n5243_1
.sym 74986 $abc$41607$n5241_1
.sym 74987 $abc$41607$n5242_1
.sym 74990 r_adc_master_tx_buffer_2[0][6]
.sym 74991 r_adc_master_tx_buffer_2[1][6]
.sym 74992 r_spi_master_tx_counter[0]
.sym 74993 $false
.sym 74996 $abc$41607$n4316_1
.sym 74997 $abc$41607$n2835
.sym 74998 r_spi_master_tx_counter[6]
.sym 74999 $abc$41607$n4342_1
.sym 75002 r_adc_master_tx_buffer_2[92][2]
.sym 75003 r_adc_master_tx_buffer_2[93][2]
.sym 75004 r_spi_master_tx_counter[0]
.sym 75005 $false
.sym 75008 $abc$41607$n4241_1
.sym 75009 $abc$41607$n4242_1
.sym 75010 r_spi_master_tx_counter[1]
.sym 75011 $abc$41607$n5220_1
.sym 75014 $abc$41607$n4959_1
.sym 75015 $abc$41607$n5319_1
.sym 75016 r_spi_master_tx_counter[3]
.sym 75017 r_spi_master_tx_counter[1]
.sym 75020 r_adc_master_rx_buffer_1[18]
.sym 75021 $false
.sym 75022 $false
.sym 75023 $false
.sym 75026 r_adc_master_rx_buffer_1[26]
.sym 75027 $false
.sym 75028 $false
.sym 75029 $false
.sym 75030 $abc$41607$n5586
.sym 75031 blink_simple_LED2.i_clk$2
.sym 75032 $false
.sym 75033 $abc$41607$n4503_1
.sym 75034 $abc$41607$n5241_1
.sym 75036 $abc$41607$n4502_1
.sym 75037 $abc$41607$n4504_1
.sym 75038 $abc$41607$n3029
.sym 75039 r_adc_master_tx_buffer_2[55][6]
.sym 75107 $abc$41607$n3711
.sym 75108 $abc$41607$n5106
.sym 75109 $abc$41607$n3697
.sym 75110 r_spi_master_tx_counter[5]
.sym 75113 $abc$41607$n3384
.sym 75114 $abc$41607$n3385
.sym 75115 $abc$41607$n5029
.sym 75116 r_spi_master_tx_counter[0]
.sym 75119 r_adc_master_tx_buffer_2[66][5]
.sym 75120 r_adc_master_tx_buffer_2[70][5]
.sym 75121 r_spi_master_tx_counter[2]
.sym 75122 $false
.sym 75125 $abc$41607$n4499_1
.sym 75126 $abc$41607$n4502_1
.sym 75127 r_spi_master_tx_counter[3]
.sym 75128 $abc$41607$n4493_1
.sym 75137 r_adc_master_tx_buffer_2[112][0]
.sym 75138 r_adc_master_tx_buffer_2[116][0]
.sym 75139 r_spi_master_tx_counter[1]
.sym 75140 $abc$41607$n5028
.sym 75143 r_adc_master_rx_buffer_1[9]
.sym 75144 $false
.sym 75145 $false
.sym 75146 $false
.sym 75149 r_adc_master_rx_buffer_1[21]
.sym 75150 $false
.sym 75151 $false
.sym 75152 $false
.sym 75153 $abc$41607$n5494
.sym 75154 blink_simple_LED2.i_clk$2
.sym 75155 $false
.sym 75156 $abc$41607$n4947_1
.sym 75157 $abc$41607$n4310_1
.sym 75158 $abc$41607$n2959
.sym 75159 $abc$41607$n2796
.sym 75160 $abc$41607$n4950_1
.sym 75162 $abc$41607$n4979_1
.sym 75163 r_adc_master_tx_buffer_1[25][3]
.sym 75230 r_adc_master_tx_buffer_1[32][3]
.sym 75231 r_adc_master_tx_buffer_1[33][3]
.sym 75232 r_spi_master_tx_counter[0]
.sym 75233 $false
.sym 75242 $abc$41607$n3522
.sym 75243 $abc$41607$n3525
.sym 75244 r_spi_master_tx_counter[3]
.sym 75245 $abc$41607$n5072_1
.sym 75248 r_adc_master_rx_buffer_1[22]
.sym 75249 $false
.sym 75250 $false
.sym 75251 $false
.sym 75272 r_adc_master_rx_buffer_1[1]
.sym 75273 $false
.sym 75274 $false
.sym 75275 $false
.sym 75276 $abc$41607$n5630$2
.sym 75277 blink_simple_LED2.i_clk$2
.sym 75278 $false
.sym 75279 $abc$41607$n4977_1
.sym 75280 $abc$41607$n4497_1
.sym 75281 $abc$41607$n5331_1
.sym 75282 $abc$41607$n4343_1
.sym 75283 $abc$41607$n4983_1
.sym 75284 $abc$41607$n3601
.sym 75285 r_adc_master_tx_buffer_2[75][7]
.sym 75353 r_adc_master_tx_buffer_1[115][5]
.sym 75354 r_adc_master_tx_buffer_1[119][5]
.sym 75355 r_spi_master_tx_counter[1]
.sym 75356 r_spi_master_tx_counter[2]
.sym 75359 r_adc_master_tx_buffer_1[113][5]
.sym 75360 r_adc_master_tx_buffer_1[117][5]
.sym 75361 r_spi_master_tx_counter[1]
.sym 75362 $abc$41607$n5203_1
.sym 75365 $abc$41607$n4498_1
.sym 75366 $abc$41607$n4497_1
.sym 75367 r_spi_master_tx_counter[0]
.sym 75368 $abc$41607$n4494_1
.sym 75371 r_adc_master_tx_buffer_1[4][1]
.sym 75372 r_adc_master_tx_buffer_1[5][1]
.sym 75373 r_spi_master_tx_counter[0]
.sym 75374 $false
.sym 75383 r_adc_master_rx_buffer_1[29]
.sym 75384 $false
.sym 75385 $false
.sym 75386 $false
.sym 75389 r_adc_master_rx_buffer_1[25]
.sym 75390 $false
.sym 75391 $false
.sym 75392 $false
.sym 75395 r_adc_master_rx_buffer_1[17]
.sym 75396 $false
.sym 75397 $false
.sym 75398 $false
.sym 75399 $abc$41607$n5483
.sym 75400 blink_simple_LED2.i_clk$2
.sym 75401 $false
.sym 75402 $abc$41607$n3664
.sym 75403 $abc$41607$n4312_1
.sym 75404 $abc$41607$n4986_1
.sym 75405 $abc$41607$n4987_1
.sym 75407 r_spi_master_adc_rx_data[14]
.sym 75476 $abc$41607$n4029_1
.sym 75477 $abc$41607$n4028_1
.sym 75478 r_spi_master_tx_counter[0]
.sym 75479 r_spi_master_tx_counter[1]
.sym 75488 r_spi_master_adc_tx_dv
.sym 75489 $abc$41607$n3315
.sym 75490 $false
.sym 75491 $false
.sym 75494 r_adc_master_tx_buffer_2[88][3]
.sym 75495 r_adc_master_tx_buffer_2[90][3]
.sym 75496 r_spi_master_tx_counter[1]
.sym 75497 $false
.sym 75500 r_adc_master_rx_buffer_1[22]
.sym 75501 $false
.sym 75502 $false
.sym 75503 $false
.sym 75506 r_adc_master_rx_buffer_1[28]
.sym 75507 $false
.sym 75508 $false
.sym 75509 $false
.sym 75512 r_adc_master_rx_buffer_1[8]
.sym 75513 $false
.sym 75514 $false
.sym 75515 $false
.sym 75522 $abc$41607$n5505
.sym 75523 blink_simple_LED2.i_clk$2
.sym 75524 $false
.sym 75525 $abc$41607$n3603
.sym 75527 $abc$41607$n4496_1
.sym 75529 $abc$41607$n3167
.sym 75531 $abc$41607$n5362
.sym 75532 r_adc_master_tx_buffer_2[30][4]
.sym 75599 spiMasterADC.r_TX_Count[2]
.sym 75600 $false
.sym 75601 $false
.sym 75602 $false
.sym 75611 $abc$41607$n2964
.sym 75612 $abc$41607$n2963
.sym 75613 r_spi_master_tx_counter[2]
.sym 75614 r_spi_master_tx_counter[1]
.sym 75617 $abc$41607$n4495_1
.sym 75618 $abc$41607$n4496_1
.sym 75619 $abc$41607$n2732
.sym 75620 $abc$41607$n2891
.sym 75623 spiMasterADC.r_TX_Count[0]
.sym 75624 $false
.sym 75625 $false
.sym 75626 $false
.sym 75635 r_adc_master_rx_buffer_1[25]
.sym 75636 $false
.sym 75637 $false
.sym 75638 $false
.sym 75641 r_adc_master_rx_buffer_1[15]
.sym 75642 $false
.sym 75643 $false
.sym 75644 $false
.sym 75645 $abc$41607$n5537
.sym 75646 blink_simple_LED2.i_clk$2
.sym 75647 $false
.sym 75649 $abc$41607$n3663
.sym 75650 $abc$41607$n5239_1
.sym 75651 $abc$41607$n690
.sym 75652 $abc$41607$n5238_1
.sym 75653 $abc$41607$n5237_1
.sym 75655 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 75722 r_adc_master_tx_buffer_1[49][6]
.sym 75723 r_adc_master_tx_buffer_1[53][6]
.sym 75724 r_spi_master_tx_counter[2]
.sym 75725 r_spi_master_tx_counter[0]
.sym 75728 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 75729 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 75730 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 75731 $false
.sym 75734 $abc$41607$n4488_1
.sym 75735 $abc$41607$n4489_1
.sym 75736 $abc$41607$n2732
.sym 75737 $abc$41607$n2763
.sym 75740 $false
.sym 75741 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 75742 $false
.sym 75743 $false
.sym 75746 $abc$41607$n4490_1
.sym 75747 $abc$41607$n4491_1
.sym 75748 $abc$41607$n2729
.sym 75749 $abc$41607$n4487_1
.sym 75752 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 75753 $abc$41607$n2741
.sym 75754 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 75755 $false
.sym 75758 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 75759 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 75760 $abc$41607$n2743
.sym 75761 $false
.sym 75768 $abc$41607$n682
.sym 75769 blink_simple_LED2.i_clk$2
.sym 75770 $abc$41607$n901$2
.sym 75771 $abc$41607$n3191
.sym 75772 $abc$41607$n4982_1
.sym 75773 $abc$41607$n4980_1
.sym 75774 $abc$41607$n4981_1
.sym 75775 r_adc_master_tx_buffer_1[28][7]
.sym 75776 r_adc_master_tx_buffer_1[31][3]
.sym 75777 r_adc_master_tx_buffer_1[31][7]
.sym 75778 r_adc_master_tx_buffer_1[28][3]
.sym 75807 $true
.sym 75844 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]$2
.sym 75845 $false
.sym 75846 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 75847 $false
.sym 75848 $false
.sym 75850 $auto$alumacc.cc:474:replace_alu$1644.C[2]
.sym 75852 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 75853 $true$2
.sym 75857 $false
.sym 75858 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 75859 $false
.sym 75860 $auto$alumacc.cc:474:replace_alu$1644.C[2]
.sym 75863 r_adc_master_tx_buffer_2[114][0]
.sym 75864 r_adc_master_tx_buffer_2[118][0]
.sym 75865 r_spi_master_tx_counter[1]
.sym 75866 r_spi_master_tx_counter[2]
.sym 75875 r_adc_master_rx_buffer_1[22]
.sym 75876 $false
.sym 75877 $false
.sym 75878 $false
.sym 75881 r_adc_master_rx_buffer_1[6]
.sym 75882 $false
.sym 75883 $false
.sym 75884 $false
.sym 75887 r_adc_master_rx_buffer_1[12]
.sym 75888 $false
.sym 75889 $false
.sym 75890 $false
.sym 75891 $abc$41607$n5514
.sym 75892 blink_simple_LED2.i_clk$2
.sym 75893 $false
.sym 75894 $abc$41607$n3375
.sym 75896 $abc$41607$n4324_1
.sym 75898 r_adc_master_tx_buffer_2[65][2]
.sym 75900 r_adc_master_tx_buffer_2[67][7]
.sym 75901 r_adc_master_tx_buffer_2[64][4]
.sym 75968 $false
.sym 75969 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 75970 $false
.sym 75971 $false
.sym 75974 r_adc_master_tx_buffer_1[34][5]
.sym 75975 r_adc_master_tx_buffer_1[38][5]
.sym 75976 r_spi_master_tx_counter[2]
.sym 75977 $false
.sym 75992 $abc$41607$n4325_1
.sym 75993 $abc$41607$n4324_1
.sym 75994 r_spi_master_tx_counter[1]
.sym 75995 $abc$41607$n2732
.sym 75998 $abc$41607$n3314
.sym 75999 $abc$41607$n679
.sym 76000 $false
.sym 76001 $false
.sym 76004 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 76005 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 76006 $abc$41607$n2950
.sym 76007 $false
.sym 76010 spiMasterCS.SPI_Master_Inst.r_TX_DV
.sym 76011 $abc$41607$n2948
.sym 76012 spiMasterCS.SPI_Master_Inst.o_TX_Ready
.sym 76013 $false
.sym 76014 $abc$41607$n750
.sym 76015 blink_simple_LED2.i_clk$2
.sym 76016 $abc$41607$n899$2
.sym 76017 $abc$41607$n3376
.sym 76018 $abc$41607$n3377
.sym 76019 r_adc_master_tx_buffer_2[78][6]
.sym 76020 r_adc_master_tx_buffer_2[79][0]
.sym 76021 r_adc_master_tx_buffer_2[76][0]
.sym 76022 r_adc_master_tx_buffer_2[77][6]
.sym 76023 r_adc_master_tx_buffer_2[77][3]
.sym 76024 r_adc_master_tx_buffer_2[76][7]
.sym 76097 r_adc_master_tx_buffer_2[90][0]
.sym 76098 r_adc_master_tx_buffer_2[91][0]
.sym 76099 r_spi_master_tx_counter[0]
.sym 76100 $abc$41607$n2749_1
.sym 76109 r_adc_master_tx_buffer_2[67][0]
.sym 76110 r_adc_master_tx_buffer_2[71][0]
.sym 76111 r_spi_master_tx_counter[2]
.sym 76112 r_spi_master_tx_counter[0]
.sym 76127 r_adc_master_rx_buffer_1[0]
.sym 76128 $false
.sym 76129 $false
.sym 76130 $false
.sym 76133 r_adc_master_rx_buffer_1[27]
.sym 76134 $false
.sym 76135 $false
.sym 76136 $false
.sym 76137 $abc$41607$n5585
.sym 76138 blink_simple_LED2.i_clk$2
.sym 76139 $false
.sym 76140 $abc$41607$n4949_1
.sym 76141 r_adc_master_tx_buffer_1[28][6]
.sym 76142 r_adc_master_tx_buffer_1[28][2]
.sym 76145 r_adc_master_tx_buffer_1[31][5]
.sym 76146 r_adc_master_tx_buffer_1[31][6]
.sym 76226 r_adc_master_tx_buffer_1[28][6]
.sym 76227 r_adc_master_tx_buffer_1[29][6]
.sym 76228 r_spi_master_tx_counter[0]
.sym 76229 $false
.sym 76232 r_adc_master_rx_buffer_1[0]
.sym 76233 $false
.sym 76234 $false
.sym 76235 $false
.sym 76244 r_adc_master_rx_buffer_1[13]
.sym 76245 $false
.sym 76246 $false
.sym 76247 $false
.sym 76260 $abc$41607$n5579
.sym 76261 blink_simple_LED2.i_clk$2
.sym 76262 $false
.sym 76263 $abc$41607$n149
.sym 76264 $abc$41607$n3090
.sym 76265 $abc$41607$n159
.sym 76266 $abc$41607$n3078
.sym 76267 $abc$41607$n3998_1
.sym 76268 r_adc_master_tx_buffer_1[52][5]
.sym 76337 $abc$41607$n4501_1
.sym 76338 $abc$41607$n4500_1
.sym 76339 r_spi_master_tx_counter[1]
.sym 76340 r_spi_master_tx_counter[2]
.sym 76343 $abc$41607$n4677_1
.sym 76344 $abc$41607$n3298
.sym 76345 r_adc_master_rx_buffer_1[22]
.sym 76346 $false
.sym 76349 $abc$41607$n4677_1
.sym 76350 $abc$41607$n3298
.sym 76351 r_adc_master_rx_buffer_1[24]
.sym 76352 $false
.sym 76355 r_adc_master_rx_buffer_1[4]
.sym 76356 r_spi_master_adc_rx_data[10]
.sym 76357 $abc$41607$n4677_1
.sym 76358 $abc$41607$n3298
.sym 76361 $abc$41607$n4619_1
.sym 76362 $abc$41607$n5629
.sym 76363 $abc$41607$n236$2
.sym 76364 r_adc_master_conversion
.sym 76367 $false
.sym 76368 $false
.sym 76369 blink_simple_LED2.r_clock_counter[0]
.sym 76370 $false
.sym 76373 $abc$41607$n4677_1
.sym 76374 $abc$41607$n3298
.sym 76375 r_adc_master_rx_buffer_1[18]
.sym 76376 $false
.sym 76379 $abc$41607$n4677_1
.sym 76380 $abc$41607$n3298
.sym 76381 r_adc_master_rx_buffer_1[25]
.sym 76382 $false
.sym 76383 $true
.sym 76384 blink_simple_LED2.i_clk$2
.sym 76385 $false
.sym 76386 $abc$41607$n3089
.sym 76387 $abc$41607$n4619_1
.sym 76388 $abc$41607$n4621_1
.sym 76389 $abc$41607$n4620_1
.sym 76390 $abc$41607$n3230
.sym 76391 $abc$41607$n3228
.sym 76392 r_adc_master_tx_buffer_1[18][6]
.sym 76393 r_adc_master_tx_buffer_1[18][0]
.sym 76460 $false
.sym 76461 $false
.sym 76462 spiMasterADC.SPI_Master_Inst.r_SPI_Clk_Count[0]
.sym 76463 $false
.sym 76472 r_adc_master_tx_buffer_2[104][7]
.sym 76473 r_adc_master_tx_buffer_2[105][7]
.sym 76474 r_spi_master_tx_counter[1]
.sym 76475 r_spi_master_tx_counter[0]
.sym 76478 $abc$41607$n3228
.sym 76479 $abc$41607$n4619_1
.sym 76480 $false
.sym 76481 $false
.sym 76484 $abc$41607$n3314
.sym 76485 $abc$41607$n2715
.sym 76486 $false
.sym 76487 $false
.sym 76490 $abc$41607$n3314
.sym 76491 $abc$41607$n2711
.sym 76492 $false
.sym 76493 $false
.sym 76506 $abc$41607$n679
.sym 76507 blink_simple_LED2.i_clk$2
.sym 76508 $abc$41607$n901$2
.sym 76511 $abc$41607$n1385
.sym 76512 $abc$41607$n1387
.sym 76513 $abc$41607$n1389
.sym 76514 $abc$41607$n1391
.sym 76515 $abc$41607$n1393
.sym 76516 $abc$41607$n1395
.sym 76583 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[1]
.sym 76584 $abc$41607$n3327
.sym 76585 spiMasterADC.SPI_Master_Inst.r_RX_Bit_Count[0]
.sym 76586 $false
.sym 76595 spiMasterADC.SPI_Master_Inst.o_RX_Byte[5]
.sym 76596 $false
.sym 76597 $false
.sym 76598 $false
.sym 76601 spiMasterADC.SPI_Master_Inst.o_RX_Byte[4]
.sym 76602 $false
.sym 76603 $false
.sym 76604 $false
.sym 76607 spiMasterADC.SPI_Master_Inst.o_RX_Byte[3]
.sym 76608 $false
.sym 76609 $false
.sym 76610 $false
.sym 76619 spiMasterADC.SPI_Master_Inst.o_RX_Byte[2]
.sym 76620 $false
.sym 76621 $false
.sym 76622 $false
.sym 76625 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 76626 $false
.sym 76627 $false
.sym 76628 $false
.sym 76629 $abc$41607$n626
.sym 76630 blink_simple_LED2.i_clk$2
.sym 76631 $false
.sym 76632 r_adc_master_tx_buffer_2[79][5]
.sym 76633 r_adc_master_tx_buffer_2[76][3]
.sym 76634 r_adc_master_tx_buffer_2[77][0]
.sym 76637 r_adc_master_tx_buffer_2[78][1]
.sym 76706 r_adc_master_tx_buffer_1[34][3]
.sym 76707 r_adc_master_tx_buffer_1[35][3]
.sym 76708 r_spi_master_tx_counter[0]
.sym 76709 $false
.sym 76712 r_adc_master_rx_buffer_1[3]
.sym 76713 $false
.sym 76714 $false
.sym 76715 $false
.sym 76742 r_adc_master_rx_buffer_1[11]
.sym 76743 $false
.sym 76744 $false
.sym 76745 $false
.sym 76752 $abc$41607$n5503
.sym 76753 blink_simple_LED2.i_clk$2
.sym 76754 $false
.sym 76829 $false
.sym 76855 r_adc_master_tx_buffer_1[85][3]
.sym 76856 r_adc_master_tx_buffer_1[85][2]
.sym 76966 r_adc_master_rx_buffer_1[6]
.sym 76967 $false
.sym 76968 $false
.sym 76969 $false
.sym 76976 $abc$41607$n5556
.sym 76977 blink_simple_LED2.i_clk$2
.sym 76978 $false
.sym 76984 r_adc_master_tx_buffer_2[38][7]
.sym 77093 r_adc_master_tx_buffer_2[48][0]
.sym 77094 r_adc_master_tx_buffer_2[52][0]
.sym 77095 r_spi_master_tx_counter[0]
.sym 77096 r_spi_master_tx_counter[2]
.sym 77099 r_adc_master_rx_buffer_1[27]
.sym 77100 $false
.sym 77101 $false
.sym 77102 $false
.sym 77111 r_adc_master_rx_buffer_1[24]
.sym 77112 $false
.sym 77113 $false
.sym 77114 $false
.sym 77117 r_adc_master_rx_buffer_1[28]
.sym 77118 $false
.sym 77119 $false
.sym 77120 $false
.sym 77129 r_adc_master_rx_buffer_1[12]
.sym 77130 $false
.sym 77131 $false
.sym 77132 $false
.sym 77139 $abc$41607$n5575
.sym 77140 blink_simple_LED2.i_clk$2
.sym 77141 $false
.sym 77143 r_adc_master_tx_buffer_2[7][5]
.sym 77147 r_adc_master_tx_buffer_2[5][3]
.sym 77216 r_adc_master_rx_buffer_1[23]
.sym 77217 $false
.sym 77218 $false
.sym 77219 $false
.sym 77246 r_adc_master_rx_buffer_1[10]
.sym 77247 $false
.sym 77248 $false
.sym 77249 $false
.sym 77258 r_adc_master_rx_buffer_1[14]
.sym 77259 $false
.sym 77260 $false
.sym 77261 $false
.sym 77262 $abc$41607$n5570
.sym 77263 blink_simple_LED2.i_clk$2
.sym 77264 $false
.sym 77266 $abc$41607$n4161_1
.sym 77267 r_adc_master_tx_buffer_1[19][0]
.sym 77269 r_adc_master_tx_buffer_1[19][5]
.sym 77339 r_adc_master_tx_buffer_2[28][7]
.sym 77340 r_adc_master_tx_buffer_2[29][7]
.sym 77341 r_spi_master_tx_counter[0]
.sym 77342 $false
.sym 77345 r_adc_master_rx_buffer_1[14]
.sym 77346 $false
.sym 77347 $false
.sym 77348 $false
.sym 77363 r_adc_master_rx_buffer_1[24]
.sym 77364 $false
.sym 77365 $false
.sym 77366 $false
.sym 77381 r_adc_master_rx_buffer_1[3]
.sym 77382 $false
.sym 77383 $false
.sym 77384 $false
.sym 77385 $abc$41607$n5521
.sym 77386 blink_simple_LED2.i_clk$2
.sym 77387 $false
.sym 77389 $abc$41607$n4111_1
.sym 77390 $abc$41607$n5173_1
.sym 77392 r_adc_master_tx_buffer_2[68][5]
.sym 77393 r_adc_master_tx_buffer_2[69][5]
.sym 77394 r_adc_master_tx_buffer_2[69][4]
.sym 77468 r_adc_master_tx_buffer_1[62][3]
.sym 77469 r_adc_master_tx_buffer_1[63][3]
.sym 77470 r_spi_master_tx_counter[0]
.sym 77471 $false
.sym 77474 $abc$41607$n3033
.sym 77475 $abc$41607$n3032
.sym 77476 r_spi_master_tx_counter[1]
.sym 77477 $abc$41607$n2732
.sym 77480 r_adc_master_tx_buffer_2[73][2]
.sym 77481 r_adc_master_tx_buffer_2[75][2]
.sym 77482 r_spi_master_tx_counter[0]
.sym 77483 r_spi_master_tx_counter[1]
.sym 77498 r_adc_master_rx_buffer_1[18]
.sym 77499 $false
.sym 77500 $false
.sym 77501 $false
.sym 77504 r_adc_master_rx_buffer_1[2]
.sym 77505 $false
.sym 77506 $false
.sym 77507 $false
.sym 77508 $abc$41607$n5581
.sym 77509 blink_simple_LED2.i_clk$2
.sym 77510 $false
.sym 77511 $abc$41607$n4265_1
.sym 77512 $abc$41607$n4266_1
.sym 77513 r_adc_master_tx_buffer_1[15][6]
.sym 77514 r_adc_master_tx_buffer_1[13][6]
.sym 77518 r_adc_master_tx_buffer_1[13][3]
.sym 77585 r_adc_master_tx_buffer_1[12][3]
.sym 77586 r_adc_master_tx_buffer_1[13][3]
.sym 77587 r_spi_master_tx_counter[1]
.sym 77588 r_spi_master_tx_counter[0]
.sym 77591 r_adc_master_tx_buffer_1[14][3]
.sym 77592 r_adc_master_tx_buffer_1[15][3]
.sym 77593 r_spi_master_tx_counter[0]
.sym 77594 r_spi_master_tx_counter[1]
.sym 77615 r_adc_master_rx_buffer_1[7]
.sym 77616 $false
.sym 77617 $false
.sym 77618 $false
.sym 77621 r_adc_master_rx_buffer_1[14]
.sym 77622 $false
.sym 77623 $false
.sym 77624 $false
.sym 77627 r_adc_master_rx_buffer_1[24]
.sym 77628 $false
.sym 77629 $false
.sym 77630 $false
.sym 77631 $abc$41607$n5580
.sym 77632 blink_simple_LED2.i_clk$2
.sym 77633 $false
.sym 77634 $abc$41607$n5032_1
.sym 77637 $abc$41607$n3438
.sym 77639 $abc$41607$n5030_1
.sym 77640 r_adc_master_tx_buffer_2[91][7]
.sym 77641 r_adc_master_tx_buffer_2[91][2]
.sym 77708 r_adc_master_tx_buffer_2[49][0]
.sym 77709 r_adc_master_tx_buffer_2[53][0]
.sym 77710 r_spi_master_tx_counter[2]
.sym 77711 r_spi_master_tx_counter[0]
.sym 77720 $abc$41607$n3445
.sym 77721 $abc$41607$n3446
.sym 77722 r_spi_master_tx_counter[1]
.sym 77723 r_spi_master_tx_counter[3]
.sym 77726 r_adc_master_tx_buffer_1[28][4]
.sym 77727 r_adc_master_tx_buffer_1[29][4]
.sym 77728 r_spi_master_tx_counter[0]
.sym 77729 $false
.sym 77732 $abc$41607$n3816
.sym 77733 $abc$41607$n3815
.sym 77734 r_spi_master_tx_counter[1]
.sym 77735 $abc$41607$n2732
.sym 77738 r_adc_master_tx_buffer_2[66][6]
.sym 77739 r_adc_master_tx_buffer_2[70][6]
.sym 77740 r_spi_master_tx_counter[2]
.sym 77741 $false
.sym 77744 r_adc_master_tx_buffer_1[30][4]
.sym 77745 r_adc_master_tx_buffer_1[31][4]
.sym 77746 r_spi_master_tx_counter[0]
.sym 77747 $false
.sym 77750 r_adc_master_rx_buffer_1[11]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$41607$n5521
.sym 77755 blink_simple_LED2.i_clk$2
.sym 77756 $false
.sym 77759 $auto$alumacc.cc:474:replace_alu$1650.C[2]
.sym 77760 $auto$alumacc.cc:474:replace_alu$1650.C[3]
.sym 77761 $auto$alumacc.cc:474:replace_alu$1650.C[4]
.sym 77762 $auto$alumacc.cc:474:replace_alu$1650.C[5]
.sym 77763 $abc$41607$n2408
.sym 77764 r_adc_master_tx_buffer_1[51][4]
.sym 77831 $false
.sym 77832 r_spi_master_tx_data_count[5]
.sym 77833 $false
.sym 77834 $auto$alumacc.cc:474:replace_alu$1650.C[5]
.sym 77837 $false
.sym 77838 r_spi_master_tx_data_count[2]
.sym 77839 $false
.sym 77840 $auto$alumacc.cc:474:replace_alu$1650.C[2]
.sym 77843 r_adc_master_tx_buffer_2[30][2]
.sym 77844 r_adc_master_tx_buffer_2[31][2]
.sym 77845 r_spi_master_tx_counter[0]
.sym 77846 $false
.sym 77849 $false
.sym 77850 r_spi_master_tx_data_count[3]
.sym 77851 $false
.sym 77852 $auto$alumacc.cc:474:replace_alu$1650.C[3]
.sym 77855 r_adc_master_tx_buffer_2[80][6]
.sym 77856 r_adc_master_tx_buffer_2[84][6]
.sym 77857 r_spi_master_tx_counter[0]
.sym 77858 r_spi_master_tx_counter[2]
.sym 77861 $false
.sym 77862 r_spi_master_tx_data_count[4]
.sym 77863 $false
.sym 77864 $auto$alumacc.cc:474:replace_alu$1650.C[4]
.sym 77867 $abc$41607$n60
.sym 77868 $false
.sym 77869 $false
.sym 77870 $false
.sym 77873 $false
.sym 77874 $false
.sym 77875 $false
.sym 77876 $false
.sym 77877 $abc$41607$n244
.sym 77878 blink_simple_LED2.i_clk$2
.sym 77879 $false
.sym 77880 $abc$41607$n5362_1
.sym 77881 $abc$41607$n3632
.sym 77882 $abc$41607$n4261_1
.sym 77883 $abc$41607$n5364_1
.sym 77885 $abc$41607$n2903
.sym 77886 r_adc_master_tx_buffer_1[43][1]
.sym 77954 $false
.sym 77955 spiMasterCS.r_TX_Count[0]
.sym 77956 $false
.sym 77957 $false
.sym 77960 r_spi_master_tx_counter[5]
.sym 77961 r_spi_master_tx_counter[4]
.sym 77962 $false
.sym 77963 $false
.sym 77966 r_spi_master_tx_data_count[0]
.sym 77967 r_spi_master_tx_data_count[1]
.sym 77968 $abc$41607$n3268
.sym 77969 $false
.sym 77972 $false
.sym 77973 r_spi_master_tx_data_count[0]
.sym 77974 $false
.sym 77975 $false
.sym 77984 $abc$41607$n3268
.sym 77985 $abc$41607$n2390
.sym 77986 $abc$41607$n3265
.sym 77987 spiMasterCS.r_TX_Count[0]
.sym 77990 r_adc_master_rx_buffer_1[0]
.sym 77991 $false
.sym 77992 $false
.sym 77993 $false
.sym 78000 $abc$41607$n5581
.sym 78001 blink_simple_LED2.i_clk$2
.sym 78002 $false
.sym 78003 $abc$41607$n4307_1
.sym 78004 $abc$41607$n4109_1
.sym 78005 $abc$41607$n3599
.sym 78006 $abc$41607$n4119_1
.sym 78007 $abc$41607$n4110_1
.sym 78008 $abc$41607$n3670
.sym 78009 r_adc_master_tx_buffer_1[105][1]
.sym 78010 r_adc_master_tx_buffer_1[104][1]
.sym 78077 $abc$41607$n4074_1
.sym 78078 $abc$41607$n5379_1
.sym 78079 $abc$41607$n4044_1
.sym 78080 $abc$41607$n5376_1
.sym 78101 r_spi_master_tx_counter[4]
.sym 78102 r_spi_master_tx_counter[5]
.sym 78103 $false
.sym 78104 $false
.sym 78107 r_adc_master_tx_buffer_1[62][6]
.sym 78108 r_adc_master_tx_buffer_1[63][6]
.sym 78109 r_spi_master_tx_counter[0]
.sym 78110 $false
.sym 78113 r_adc_master_rx_buffer_1[24]
.sym 78114 $false
.sym 78115 $false
.sym 78116 $false
.sym 78123 $abc$41607$n5516
.sym 78124 blink_simple_LED2.i_clk$2
.sym 78125 $false
.sym 78126 $abc$41607$n3366
.sym 78128 $abc$41607$n3368
.sym 78130 $abc$41607$n3116
.sym 78132 r_adc_master_tx_buffer_2[11][3]
.sym 78200 $abc$41607$n3365
.sym 78201 $abc$41607$n5024
.sym 78202 r_spi_master_tx_counter[4]
.sym 78203 r_spi_master_tx_counter[5]
.sym 78206 $abc$41607$n38
.sym 78207 $abc$41607$n2708
.sym 78208 $abc$41607$n2706
.sym 78209 r_spi_master_adc_tx_data[18]
.sym 78212 $abc$41607$n3369
.sym 78213 $abc$41607$n3366
.sym 78214 $abc$41607$n3372
.sym 78215 $abc$41607$n3375
.sym 78218 $true$2
.sym 78219 $false
.sym 78220 $false
.sym 78221 $false
.sym 78224 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 78225 $false
.sym 78226 $false
.sym 78227 $false
.sym 78230 $false
.sym 78231 $false
.sym 78232 $false
.sym 78233 $false
.sym 78242 r_adc_master_configured
.sym 78243 $false
.sym 78244 $false
.sym 78245 $false
.sym 78246 $abc$41607$n5628$2
.sym 78247 blink_simple_LED2.i_clk$2
.sym 78248 $false
.sym 78250 $abc$41607$n5033_1
.sym 78251 $abc$41607$n5053
.sym 78252 $abc$41607$n5357_1
.sym 78253 r_temp_tx[0]
.sym 78254 r_temp_tx[1]
.sym 78255 r_temp_tx[4]
.sym 78256 r_temp_tx[5]
.sym 78323 r_adc_master_tx_buffer_2[42][7]
.sym 78324 r_adc_master_tx_buffer_2[43][7]
.sym 78325 r_spi_master_tx_counter[0]
.sym 78326 $abc$41607$n2729
.sym 78329 $abc$41607$n3670
.sym 78330 $abc$41607$n5100
.sym 78331 $abc$41607$n5107_1
.sym 78332 r_spi_master_tx_counter[6]
.sym 78335 r_adc_master_tx_buffer_2[93][7]
.sym 78336 r_adc_master_tx_buffer_2[95][7]
.sym 78337 r_spi_master_tx_counter[0]
.sym 78338 r_spi_master_tx_counter[1]
.sym 78341 r_adc_master_tx_buffer_2[92][7]
.sym 78342 r_adc_master_tx_buffer_2[94][7]
.sym 78343 r_spi_master_tx_counter[0]
.sym 78344 $abc$41607$n5286_1
.sym 78353 $abc$41607$n3352
.sym 78354 $abc$41607$n3379
.sym 78355 r_spi_master_tx_counter[5]
.sym 78356 $abc$41607$n5025
.sym 78359 r_adc_master_rx_buffer_1[23]
.sym 78360 $false
.sym 78361 $false
.sym 78362 $false
.sym 78365 r_adc_master_rx_buffer_1[31]
.sym 78366 $false
.sym 78367 $false
.sym 78368 $false
.sym 78369 $abc$41607$n5586
.sym 78370 blink_simple_LED2.i_clk$2
.sym 78371 $false
.sym 78372 $abc$41607$n5067_1
.sym 78373 $abc$41607$n3549
.sym 78374 $abc$41607$n3561
.sym 78375 $abc$41607$n5052_1
.sym 78376 $abc$41607$n3112
.sym 78377 $abc$41607$n3111
.sym 78378 $abc$41607$n44
.sym 78379 r_spi_master_adc_tx_data[14]
.sym 78446 r_adc_master_tx_buffer_1[58][3]
.sym 78447 r_adc_master_tx_buffer_1[59][3]
.sym 78448 r_spi_master_tx_counter[0]
.sym 78449 $abc$41607$n2749_1
.sym 78452 $abc$41607$n3031
.sym 78453 $abc$41607$n3034
.sym 78454 $abc$41607$n3035
.sym 78455 $abc$41607$n2771
.sym 78458 r_adc_master_tx_buffer_2[17][2]
.sym 78459 r_adc_master_tx_buffer_2[21][2]
.sym 78460 r_spi_master_tx_counter[2]
.sym 78461 $false
.sym 78464 $abc$41607$n2708
.sym 78465 r_spi_master_adc_tx_data[14]
.sym 78466 $abc$41607$n2706
.sym 78467 r_spi_master_adc_tx_data[22]
.sym 78470 r_adc_master_rx_buffer_1[3]
.sym 78471 $false
.sym 78472 $false
.sym 78473 $false
.sym 78476 r_adc_master_rx_buffer_1[29]
.sym 78477 $false
.sym 78478 $false
.sym 78479 $false
.sym 78482 r_adc_master_rx_buffer_1[18]
.sym 78483 $false
.sym 78484 $false
.sym 78485 $false
.sym 78488 r_adc_master_rx_buffer_1[30]
.sym 78489 $false
.sym 78490 $false
.sym 78491 $false
.sym 78492 $abc$41607$n5568
.sym 78493 blink_simple_LED2.i_clk$2
.sym 78494 $false
.sym 78496 $abc$41607$n5276_1
.sym 78497 r_adc_master_tx_buffer_2[50][1]
.sym 78499 r_adc_master_tx_buffer_2[50][5]
.sym 78500 r_adc_master_tx_buffer_2[51][1]
.sym 78501 r_adc_master_tx_buffer_2[49][0]
.sym 78569 $abc$41607$n3608
.sym 78570 $abc$41607$n3609
.sym 78571 $abc$41607$n2732
.sym 78572 r_spi_master_tx_counter[5]
.sym 78587 $abc$41607$n3604
.sym 78588 $abc$41607$n3601
.sym 78589 $abc$41607$n3607
.sym 78590 $abc$41607$n3610
.sym 78593 r_spi_master_tx_counter[4]
.sym 78594 $abc$41607$n4045_1
.sym 78595 $abc$41607$n4058_1
.sym 78596 r_spi_master_tx_counter[5]
.sym 78599 r_adc_master_tx_buffer_1[56][3]
.sym 78600 r_adc_master_tx_buffer_1[57][3]
.sym 78601 r_spi_master_tx_counter[0]
.sym 78602 $abc$41607$n2747_1
.sym 78605 $abc$41607$n2971
.sym 78606 $abc$41607$n2972
.sym 78607 $abc$41607$n4989_1
.sym 78608 r_spi_master_tx_counter[2]
.sym 78611 r_adc_master_rx_buffer_1[24]
.sym 78612 $false
.sym 78613 $false
.sym 78614 $false
.sym 78615 $abc$41607$n5564
.sym 78616 blink_simple_LED2.i_clk$2
.sym 78617 $false
.sym 78618 $abc$41607$n5064_1
.sym 78619 $abc$41607$n5373_1
.sym 78620 $abc$41607$n5175_1
.sym 78622 r_adc_master_tx_buffer_1[22][1]
.sym 78624 r_adc_master_tx_buffer_1[23][0]
.sym 78692 $abc$41607$n4615_1
.sym 78693 $abc$41607$n4614_1
.sym 78694 r_spi_master_tx_counter[1]
.sym 78695 $abc$41607$n2763
.sym 78698 r_adc_master_tx_buffer_2[16][6]
.sym 78699 r_adc_master_tx_buffer_2[20][6]
.sym 78700 r_spi_master_tx_counter[1]
.sym 78701 $abc$41607$n5225_1
.sym 78710 r_spi_master_tx_counter[0]
.sym 78711 $abc$41607$n5226_1
.sym 78712 $abc$41607$n5224_1
.sym 78713 $abc$41607$n5386_1
.sym 78716 r_spi_master_tx_counter[3]
.sym 78717 $abc$41607$n5303_1
.sym 78718 $abc$41607$n4610_1
.sym 78719 $abc$41607$n4613_1
.sym 78722 r_adc_master_rx_buffer_1[26]
.sym 78723 $false
.sym 78724 $false
.sym 78725 $false
.sym 78728 r_adc_master_rx_buffer_1[13]
.sym 78729 $false
.sym 78730 $false
.sym 78731 $false
.sym 78734 r_adc_master_rx_buffer_1[12]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$41607$n5496
.sym 78739 blink_simple_LED2.i_clk$2
.sym 78740 $false
.sym 78741 $abc$41607$n5136
.sym 78742 $abc$41607$n5141
.sym 78743 $abc$41607$n4942_1
.sym 78745 $abc$41607$n3824
.sym 78746 $abc$41607$n5132
.sym 78747 r_adc_master_tx_buffer_1[33][4]
.sym 78748 r_adc_master_tx_buffer_1[34][4]
.sym 78815 $abc$41607$n4294_1
.sym 78816 $abc$41607$n4295_1
.sym 78817 r_spi_master_tx_counter[1]
.sym 78818 $abc$41607$n4291_1
.sym 78821 $abc$41607$n4293_1
.sym 78822 $abc$41607$n4292_1
.sym 78823 r_spi_master_tx_counter[1]
.sym 78824 r_spi_master_tx_counter[3]
.sym 78827 r_spi_master_tx_counter[3]
.sym 78828 $abc$41607$n5134
.sym 78829 $abc$41607$n3814
.sym 78830 $abc$41607$n3811
.sym 78833 r_adc_master_tx_buffer_1[24][4]
.sym 78834 r_adc_master_tx_buffer_1[25][4]
.sym 78835 r_spi_master_tx_counter[0]
.sym 78836 $abc$41607$n2747_1
.sym 78839 r_adc_master_tx_buffer_1[26][4]
.sym 78840 r_adc_master_tx_buffer_1[27][4]
.sym 78841 r_spi_master_tx_counter[0]
.sym 78842 r_spi_master_tx_counter[1]
.sym 78845 $abc$41607$n3813
.sym 78846 $abc$41607$n2729
.sym 78847 $abc$41607$n3812
.sym 78848 $abc$41607$n2835
.sym 78851 $abc$41607$n4612_1
.sym 78852 $abc$41607$n4611_1
.sym 78853 r_spi_master_tx_counter[1]
.sym 78854 $false
.sym 78857 r_adc_master_rx_buffer_1[26]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $abc$41607$n5563
.sym 78862 blink_simple_LED2.i_clk$2
.sym 78863 $false
.sym 78864 $abc$41607$n544
.sym 78865 $abc$41607$n5232_1
.sym 78867 $abc$41607$n5230_1
.sym 78868 $abc$41607$n5231_1
.sym 78869 $abc$41607$n5004_1
.sym 78870 $abc$41607$n4202_1
.sym 78871 $abc$41607$n66
.sym 78938 r_adc_master_tx_buffer_2[46][7]
.sym 78939 r_adc_master_tx_buffer_2[47][7]
.sym 78940 r_spi_master_tx_counter[0]
.sym 78941 $abc$41607$n2732
.sym 78944 r_adc_master_tx_buffer_2[44][7]
.sym 78945 r_adc_master_tx_buffer_2[45][7]
.sym 78946 r_spi_master_tx_counter[0]
.sym 78947 $abc$41607$n2732
.sym 78950 r_adc_master_rx_buffer_1[15]
.sym 78951 $false
.sym 78952 $false
.sym 78953 $false
.sym 78956 r_adc_master_rx_buffer_1[31]
.sym 78957 $false
.sym 78958 $false
.sym 78959 $false
.sym 78962 r_adc_master_rx_buffer_1[2]
.sym 78963 $false
.sym 78964 $false
.sym 78965 $false
.sym 78968 r_adc_master_rx_buffer_1[23]
.sym 78969 $false
.sym 78970 $false
.sym 78971 $false
.sym 78974 r_adc_master_rx_buffer_1[7]
.sym 78975 $false
.sym 78976 $false
.sym 78977 $false
.sym 78980 r_adc_master_rx_buffer_1[30]
.sym 78981 $false
.sym 78982 $false
.sym 78983 $false
.sym 78984 $abc$41607$n5574
.sym 78985 blink_simple_LED2.i_clk$2
.sym 78986 $false
.sym 78987 $abc$41607$n4112_1
.sym 78988 $abc$41607$n4108_1
.sym 78989 $abc$41607$n4107_1
.sym 78991 $abc$41607$n5236_1
.sym 78992 $abc$41607$n5161
.sym 78993 r_adc_master_tx_buffer_2[36][5]
.sym 78994 r_adc_master_tx_buffer_2[38][2]
.sym 79061 $abc$41607$n4343_1
.sym 79062 $abc$41607$n4349_1
.sym 79063 $abc$41607$n4352_1
.sym 79064 $abc$41607$n2771
.sym 79067 $abc$41607$n4244_1
.sym 79068 $abc$41607$n4245_1
.sym 79069 r_spi_master_tx_counter[1]
.sym 79070 r_spi_master_tx_counter[2]
.sym 79073 r_adc_master_tx_buffer_2[2][6]
.sym 79074 r_adc_master_tx_buffer_2[3][6]
.sym 79075 r_spi_master_tx_counter[0]
.sym 79076 $false
.sym 79079 $abc$41607$n3029
.sym 79080 $abc$41607$n4977_1
.sym 79081 $abc$41607$n4995_1
.sym 79082 r_spi_master_tx_counter[6]
.sym 79085 $abc$41607$n4351_1
.sym 79086 $abc$41607$n4350_1
.sym 79087 r_spi_master_tx_counter[1]
.sym 79088 $abc$41607$n2732
.sym 79097 r_adc_master_rx_buffer_1[6]
.sym 79098 $false
.sym 79099 $false
.sym 79100 $false
.sym 79103 r_adc_master_rx_buffer_1[14]
.sym 79104 $false
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$41607$n5562
.sym 79108 blink_simple_LED2.i_clk$2
.sym 79109 $false
.sym 79110 $abc$41607$n3024
.sym 79111 $abc$41607$n3023
.sym 79114 $abc$41607$n4611_1
.sym 79116 r_adc_master_tx_buffer_2[40][7]
.sym 79117 r_adc_master_tx_buffer_2[41][7]
.sym 79184 r_adc_master_tx_buffer_2[66][7]
.sym 79185 r_adc_master_tx_buffer_2[67][7]
.sym 79186 r_spi_master_tx_counter[0]
.sym 79187 $false
.sym 79190 r_spi_master_tx_counter[3]
.sym 79191 $abc$41607$n4310_1
.sym 79192 $abc$41607$n4313_1
.sym 79193 $abc$41607$n4304_1
.sym 79202 $abc$41607$n4504_1
.sym 79203 $abc$41607$n4503_1
.sym 79204 r_spi_master_tx_counter[2]
.sym 79205 r_spi_master_tx_counter[1]
.sym 79208 r_adc_master_tx_buffer_2[70][7]
.sym 79209 r_adc_master_tx_buffer_2[71][7]
.sym 79210 r_spi_master_tx_counter[0]
.sym 79211 $false
.sym 79214 r_spi_master_tx_counter[3]
.sym 79215 $abc$41607$n3036
.sym 79216 $abc$41607$n3039
.sym 79217 $abc$41607$n3030
.sym 79220 r_adc_master_rx_buffer_1[6]
.sym 79221 $false
.sym 79222 $false
.sym 79223 $false
.sym 79230 $abc$41607$n5576
.sym 79231 blink_simple_LED2.i_clk$2
.sym 79232 $false
.sym 79234 $abc$41607$n3025
.sym 79235 $abc$41607$n3768
.sym 79237 $abc$41607$n5381_1
.sym 79239 $abc$41607$n5356_1
.sym 79240 r_adc_master_tx_buffer_2[93][6]
.sym 79307 r_adc_master_tx_buffer_1[26][2]
.sym 79308 r_adc_master_tx_buffer_1[27][2]
.sym 79309 r_spi_master_tx_counter[0]
.sym 79310 $abc$41607$n2749_1
.sym 79313 $abc$41607$n4312_1
.sym 79314 $abc$41607$n4311_1
.sym 79315 r_spi_master_tx_counter[1]
.sym 79316 r_spi_master_tx_counter[0]
.sym 79319 $abc$41607$n2961
.sym 79320 $abc$41607$n2960
.sym 79321 r_spi_master_tx_counter[1]
.sym 79322 r_spi_master_tx_counter[2]
.sym 79325 r_adc_master_tx_buffer_1[24][2]
.sym 79326 r_adc_master_tx_buffer_1[25][2]
.sym 79327 r_spi_master_tx_counter[0]
.sym 79328 $abc$41607$n2747_1
.sym 79331 $abc$41607$n2732
.sym 79332 $abc$41607$n4949_1
.sym 79333 $abc$41607$n2796
.sym 79334 $abc$41607$n4947_1
.sym 79343 r_adc_master_tx_buffer_1[24][3]
.sym 79344 r_adc_master_tx_buffer_1[25][3]
.sym 79345 r_spi_master_tx_counter[1]
.sym 79346 $abc$41607$n4978_1
.sym 79349 r_adc_master_rx_buffer_1[19]
.sym 79350 $false
.sym 79351 $false
.sym 79352 $false
.sym 79353 $abc$41607$n5496
.sym 79354 blink_simple_LED2.i_clk$2
.sym 79355 $false
.sym 79356 $abc$41607$n4010_1
.sym 79357 r_adc_master_tx_buffer_1[72][1]
.sym 79358 r_adc_master_tx_buffer_1[72][3]
.sym 79361 r_adc_master_tx_buffer_1[75][3]
.sym 79362 r_adc_master_tx_buffer_1[73][0]
.sym 79430 $abc$41607$n4983_1
.sym 79431 $abc$41607$n5327_1
.sym 79432 $abc$41607$n4987_1
.sym 79433 $abc$41607$n5331_1
.sym 79436 r_adc_master_tx_buffer_2[73][7]
.sym 79437 r_adc_master_tx_buffer_2[75][7]
.sym 79438 r_spi_master_tx_counter[1]
.sym 79439 $abc$41607$n2729
.sym 79442 $abc$41607$n5330_1
.sym 79443 $abc$41607$n5329_1
.sym 79444 r_spi_master_tx_counter[3]
.sym 79445 $abc$41607$n2891
.sym 79448 $abc$41607$n4347_1
.sym 79449 $abc$41607$n4348_1
.sym 79450 r_spi_master_tx_counter[1]
.sym 79451 $abc$41607$n4344_1
.sym 79454 $abc$41607$n2729
.sym 79455 $abc$41607$n4979_1
.sym 79456 $abc$41607$n4982_1
.sym 79457 $abc$41607$n2835
.sym 79460 $abc$41607$n3602
.sym 79461 $abc$41607$n3603
.sym 79462 r_spi_master_tx_counter[1]
.sym 79463 $false
.sym 79466 r_adc_master_rx_buffer_1[7]
.sym 79467 $false
.sym 79468 $false
.sym 79469 $false
.sym 79476 $abc$41607$n5581
.sym 79477 blink_simple_LED2.i_clk$2
.sym 79478 $false
.sym 79480 $abc$41607$n4664_1
.sym 79481 $abc$41607$n4665_1
.sym 79483 spiMasterCS.SPI_Master_Inst.r_TX_Byte[0]
.sym 79484 spiMasterCS.SPI_Master_Inst.r_TX_Byte[5]
.sym 79485 spiMasterCS.SPI_Master_Inst.r_TX_Byte[4]
.sym 79486 spiMasterCS.SPI_Master_Inst.r_TX_Byte[1]
.sym 79553 r_adc_master_tx_buffer_1[30][1]
.sym 79554 r_adc_master_tx_buffer_1[31][1]
.sym 79555 r_spi_master_tx_counter[0]
.sym 79556 $false
.sym 79559 r_adc_master_tx_buffer_1[0][6]
.sym 79560 r_adc_master_tx_buffer_1[4][6]
.sym 79561 r_spi_master_tx_counter[2]
.sym 79562 $false
.sym 79565 r_spi_master_tx_counter[3]
.sym 79566 $abc$41607$n2959
.sym 79567 $abc$41607$n2962
.sym 79568 $abc$41607$n2956
.sym 79571 $abc$41607$n2732
.sym 79572 $abc$41607$n4985_1
.sym 79573 $abc$41607$n4986_1
.sym 79574 $abc$41607$n2763
.sym 79583 spiMasterADC.SPI_Master_Inst.o_RX_Byte[6]
.sym 79584 $false
.sym 79585 $false
.sym 79586 $false
.sym 79599 $abc$41607$n626
.sym 79600 blink_simple_LED2.i_clk$2
.sym 79601 $false
.sym 79605 $abc$41607$n296
.sym 79606 $abc$41607$n3169
.sym 79607 $abc$41607$n518
.sym 79608 $abc$41607$n4673_1
.sym 79609 spiMasterADC.r_CS_n
.sym 79676 r_adc_master_tx_buffer_1[66][1]
.sym 79677 r_adc_master_tx_buffer_1[70][1]
.sym 79678 r_spi_master_tx_counter[0]
.sym 79679 r_spi_master_tx_counter[2]
.sym 79688 r_adc_master_tx_buffer_2[76][7]
.sym 79689 r_adc_master_tx_buffer_2[77][7]
.sym 79690 r_spi_master_tx_counter[1]
.sym 79691 r_spi_master_tx_counter[0]
.sym 79700 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 79701 $abc$41607$n296
.sym 79702 spiMasterADC.r_SM_CS[2]
.sym 79703 $false
.sym 79712 spiMasterADC.r_TX_Count[1]
.sym 79713 $false
.sym 79714 $false
.sym 79715 $false
.sym 79718 r_adc_master_rx_buffer_1[12]
.sym 79719 $false
.sym 79720 $false
.sym 79721 $false
.sym 79722 $abc$41607$n5570
.sym 79723 blink_simple_LED2.i_clk$2
.sym 79724 $false
.sym 79725 $abc$41607$n5240_1
.sym 79726 $abc$41607$n4115_1
.sym 79729 $abc$41607$n5078_1
.sym 79730 $abc$41607$n4117_1
.sym 79732 r_adc_master_tx_buffer_1[71][0]
.sym 79805 $abc$41607$n3665
.sym 79806 $abc$41607$n3664
.sym 79807 r_spi_master_tx_counter[1]
.sym 79808 $abc$41607$n2732
.sym 79811 $abc$41607$n5237_1
.sym 79812 $abc$41607$n5238_1
.sym 79813 r_spi_master_tx_counter[1]
.sym 79814 $abc$41607$n2732
.sym 79817 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 79818 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 79819 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 79820 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 79823 r_adc_master_tx_buffer_2[78][6]
.sym 79824 r_adc_master_tx_buffer_2[79][6]
.sym 79825 $abc$41607$n5235_1
.sym 79826 $false
.sym 79829 r_adc_master_tx_buffer_2[76][6]
.sym 79830 r_adc_master_tx_buffer_2[77][6]
.sym 79831 r_spi_master_tx_counter[0]
.sym 79832 $false
.sym 79841 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 79842 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 79843 spiMasterADC.SPI_Master_Inst.r_TX_Bit_Count[1]
.sym 79844 $false
.sym 79845 $abc$41607$n690
.sym 79846 blink_simple_LED2.i_clk$2
.sym 79847 $abc$41607$n901$2
.sym 79848 $abc$41607$n5145
.sym 79849 $abc$41607$n2984
.sym 79850 $abc$41607$n2983
.sym 79851 $abc$41607$n5146
.sym 79853 $abc$41607$n2982
.sym 79854 $abc$41607$n5361
.sym 79855 r_spi_master_adc_tx_data[20]
.sym 79922 $abc$41607$n40
.sym 79923 $abc$41607$n2708
.sym 79924 $abc$41607$n2706
.sym 79925 r_spi_master_adc_tx_data[20]
.sym 79928 $abc$41607$n4981_1
.sym 79929 $abc$41607$n4980_1
.sym 79930 r_spi_master_tx_counter[1]
.sym 79931 $abc$41607$n2732
.sym 79934 r_adc_master_tx_buffer_1[30][3]
.sym 79935 r_adc_master_tx_buffer_1[31][3]
.sym 79936 r_spi_master_tx_counter[0]
.sym 79937 $false
.sym 79940 r_adc_master_tx_buffer_1[28][3]
.sym 79941 r_adc_master_tx_buffer_1[29][3]
.sym 79942 $abc$41607$n4978_1
.sym 79943 $false
.sym 79946 r_adc_master_rx_buffer_1[31]
.sym 79947 $false
.sym 79948 $false
.sym 79949 $false
.sym 79952 r_adc_master_rx_buffer_1[3]
.sym 79953 $false
.sym 79954 $false
.sym 79955 $false
.sym 79958 r_adc_master_rx_buffer_1[7]
.sym 79959 $false
.sym 79960 $false
.sym 79961 $false
.sym 79964 r_adc_master_rx_buffer_1[27]
.sym 79965 $false
.sym 79966 $false
.sym 79967 $false
.sym 79968 $abc$41607$n5498
.sym 79969 blink_simple_LED2.i_clk$2
.sym 79970 $false
.sym 79972 $abc$41607$n3041
.sym 79974 $abc$41607$n4300_1
.sym 79976 $abc$41607$n3039
.sym 79977 r_adc_master_tx_buffer_2[92][4]
.sym 79978 r_adc_master_tx_buffer_2[95][0]
.sym 80045 $abc$41607$n3377
.sym 80046 $abc$41607$n3376
.sym 80047 r_spi_master_tx_counter[1]
.sym 80048 $abc$41607$n2732
.sym 80057 r_adc_master_tx_buffer_1[30][6]
.sym 80058 r_adc_master_tx_buffer_1[31][6]
.sym 80059 r_spi_master_tx_counter[0]
.sym 80060 $false
.sym 80069 r_adc_master_rx_buffer_1[18]
.sym 80070 $false
.sym 80071 $false
.sym 80072 $false
.sym 80081 r_adc_master_rx_buffer_1[7]
.sym 80082 $false
.sym 80083 $false
.sym 80084 $false
.sym 80087 r_adc_master_rx_buffer_1[28]
.sym 80088 $false
.sym 80089 $false
.sym 80090 $false
.sym 80091 $abc$41607$n5579
.sym 80092 blink_simple_LED2.i_clk$2
.sym 80093 $false
.sym 80094 $abc$41607$n5066_1
.sym 80096 $abc$41607$n5171_1
.sym 80098 $abc$41607$n5065
.sym 80099 $abc$41607$n3890
.sym 80100 r_adc_master_tx_buffer_1[54][3]
.sym 80101 r_adc_master_tx_buffer_1[55][4]
.sym 80168 r_adc_master_tx_buffer_2[78][0]
.sym 80169 r_adc_master_tx_buffer_2[79][0]
.sym 80170 r_spi_master_tx_counter[0]
.sym 80171 $false
.sym 80174 r_adc_master_tx_buffer_2[76][0]
.sym 80175 r_adc_master_tx_buffer_2[77][0]
.sym 80176 r_spi_master_tx_counter[0]
.sym 80177 $false
.sym 80180 r_adc_master_rx_buffer_1[14]
.sym 80181 $false
.sym 80182 $false
.sym 80183 $false
.sym 80186 r_adc_master_rx_buffer_1[0]
.sym 80187 $false
.sym 80188 $false
.sym 80189 $false
.sym 80192 r_adc_master_rx_buffer_1[24]
.sym 80193 $false
.sym 80194 $false
.sym 80195 $false
.sym 80198 r_adc_master_rx_buffer_1[22]
.sym 80199 $false
.sym 80200 $false
.sym 80201 $false
.sym 80204 r_adc_master_rx_buffer_1[19]
.sym 80205 $false
.sym 80206 $false
.sym 80207 $false
.sym 80210 r_adc_master_rx_buffer_1[31]
.sym 80211 $false
.sym 80212 $false
.sym 80213 $false
.sym 80214 $abc$41607$n5582
.sym 80215 blink_simple_LED2.i_clk$2
.sym 80216 $false
.sym 80217 $abc$41607$n3040
.sym 80219 $abc$41607$n3064
.sym 80220 r_adc_master_tx_buffer_1[108][6]
.sym 80221 r_adc_master_tx_buffer_1[110][3]
.sym 80224 r_adc_master_tx_buffer_1[108][1]
.sym 80291 r_adc_master_tx_buffer_1[28][2]
.sym 80292 r_adc_master_tx_buffer_1[30][2]
.sym 80293 r_spi_master_tx_counter[0]
.sym 80294 $abc$41607$n4948_1
.sym 80297 r_adc_master_rx_buffer_1[30]
.sym 80298 $false
.sym 80299 $false
.sym 80300 $false
.sym 80303 r_adc_master_rx_buffer_1[26]
.sym 80304 $false
.sym 80305 $false
.sym 80306 $false
.sym 80321 r_adc_master_rx_buffer_1[5]
.sym 80322 $false
.sym 80323 $false
.sym 80324 $false
.sym 80327 r_adc_master_rx_buffer_1[6]
.sym 80328 $false
.sym 80329 $false
.sym 80330 $false
.sym 80337 $abc$41607$n5498
.sym 80338 blink_simple_LED2.i_clk$2
.sym 80339 $false
.sym 80347 $abc$41607$n5380
.sym 80414 r_adc_sample_delay[1]
.sym 80415 $false
.sym 80416 $false
.sym 80417 $false
.sym 80420 r_adc_master_tx_buffer_2[76][3]
.sym 80421 r_adc_master_tx_buffer_2[77][3]
.sym 80422 r_spi_master_tx_counter[1]
.sym 80423 r_spi_master_tx_counter[0]
.sym 80426 r_adc_sample_delay[6]
.sym 80427 $false
.sym 80428 $false
.sym 80429 $false
.sym 80432 $abc$41607$n3089
.sym 80433 $abc$41607$n3090
.sym 80434 $abc$41607$n2732
.sym 80435 $abc$41607$n3079
.sym 80438 r_adc_master_tx_buffer_1[52][5]
.sym 80439 r_adc_master_tx_buffer_1[53][5]
.sym 80440 r_spi_master_tx_counter[0]
.sym 80441 $false
.sym 80444 r_adc_master_rx_buffer_1[29]
.sym 80445 $false
.sym 80446 $false
.sym 80447 $false
.sym 80460 $abc$41607$n5516
.sym 80461 blink_simple_LED2.i_clk$2
.sym 80462 $false
.sym 80463 $abc$41607$n162
.sym 80464 $abc$41607$n158
.sym 80465 $abc$41607$n5399
.sym 80466 $abc$41607$n3229
.sym 80467 $abc$41607$n144
.sym 80468 r_adc_master_tx_buffer_1[50][6]
.sym 80469 r_adc_master_tx_buffer_1[51][3]
.sym 80470 r_adc_master_tx_buffer_1[51][7]
.sym 80537 r_adc_master_tx_buffer_2[78][3]
.sym 80538 r_adc_master_tx_buffer_2[79][3]
.sym 80539 r_spi_master_tx_counter[0]
.sym 80540 r_spi_master_tx_counter[1]
.sym 80543 $abc$41607$n4621_1
.sym 80544 $abc$41607$n4620_1
.sym 80545 $abc$41607$n5381
.sym 80546 r_adc_master_conversion
.sym 80549 r_adc_sample_delay[0]
.sym 80550 r_adc_sample_delay[6]
.sym 80551 r_adc_sample_delay[7]
.sym 80552 r_adc_sample_delay[1]
.sym 80555 r_adc_sample_delay[2]
.sym 80556 r_adc_sample_delay[4]
.sym 80557 r_adc_sample_delay[5]
.sym 80558 r_adc_sample_delay[3]
.sym 80561 r_adc_sample_delay[1]
.sym 80562 r_adc_sample_delay[6]
.sym 80563 r_adc_sample_delay[7]
.sym 80564 r_adc_sample_delay[0]
.sym 80567 $abc$41607$n3230
.sym 80568 $abc$41607$n3229
.sym 80569 $abc$41607$n5380
.sym 80570 r_adc_master_conversion
.sym 80573 r_adc_master_rx_buffer_1[14]
.sym 80574 $false
.sym 80575 $false
.sym 80576 $false
.sym 80579 r_adc_master_rx_buffer_1[8]
.sym 80580 $false
.sym 80581 $false
.sym 80582 $false
.sym 80583 $abc$41607$n5631$2
.sym 80584 blink_simple_LED2.i_clk$2
.sym 80585 $false
.sym 80587 r_adc_sample_delay[2]
.sym 80588 r_adc_sample_delay[3]
.sym 80592 r_adc_sample_delay[5]
.sym 80622 $true
.sym 80659 r_adc_sample_delay[0]$2
.sym 80660 $false
.sym 80661 r_adc_sample_delay[0]
.sym 80662 $false
.sym 80663 $false
.sym 80665 $auto$alumacc.cc:474:replace_alu$1605.C[2]
.sym 80667 $false
.sym 80668 r_adc_sample_delay[1]
.sym 80671 $auto$alumacc.cc:474:replace_alu$1605.C[3]
.sym 80672 $false
.sym 80673 $false
.sym 80674 r_adc_sample_delay[2]
.sym 80675 $auto$alumacc.cc:474:replace_alu$1605.C[2]
.sym 80677 $auto$alumacc.cc:474:replace_alu$1605.C[4]
.sym 80678 $false
.sym 80679 $false
.sym 80680 r_adc_sample_delay[3]
.sym 80681 $auto$alumacc.cc:474:replace_alu$1605.C[3]
.sym 80683 $auto$alumacc.cc:474:replace_alu$1605.C[5]
.sym 80684 $false
.sym 80685 $false
.sym 80686 r_adc_sample_delay[4]
.sym 80687 $auto$alumacc.cc:474:replace_alu$1605.C[4]
.sym 80689 $auto$alumacc.cc:474:replace_alu$1605.C[6]
.sym 80690 $false
.sym 80691 $false
.sym 80692 r_adc_sample_delay[5]
.sym 80693 $auto$alumacc.cc:474:replace_alu$1605.C[5]
.sym 80695 $auto$alumacc.cc:474:replace_alu$1605.C[7]
.sym 80696 $false
.sym 80697 $false
.sym 80698 r_adc_sample_delay[6]
.sym 80699 $auto$alumacc.cc:474:replace_alu$1605.C[6]
.sym 80702 $false
.sym 80703 $false
.sym 80704 r_adc_sample_delay[7]
.sym 80705 $auto$alumacc.cc:474:replace_alu$1605.C[7]
.sym 80710 r_adc_master_rx_buffer_1[3]
.sym 80711 r_adc_master_rx_buffer_1[14]
.sym 80783 r_adc_master_rx_buffer_1[5]
.sym 80784 $false
.sym 80785 $false
.sym 80786 $false
.sym 80789 r_adc_master_rx_buffer_1[27]
.sym 80790 $false
.sym 80791 $false
.sym 80792 $false
.sym 80795 r_adc_master_rx_buffer_1[16]
.sym 80796 $false
.sym 80797 $false
.sym 80798 $false
.sym 80813 r_adc_master_rx_buffer_1[9]
.sym 80814 $false
.sym 80815 $false
.sym 80816 $false
.sym 80829 $abc$41607$n5582
.sym 80830 blink_simple_LED2.i_clk$2
.sym 80831 $false
.sym 80906 $true$2
.sym 80934 r_adc_master_tx_buffer_2[4][3]
.sym 81007 r_adc_master_rx_buffer_1[19]
.sym 81008 $false
.sym 81009 $false
.sym 81010 $false
.sym 81013 r_adc_master_rx_buffer_1[18]
.sym 81014 $false
.sym 81015 $false
.sym 81016 $false
.sym 81053 $abc$41607$n5537
.sym 81054 blink_simple_LED2.i_clk$2
.sym 81055 $false
.sym 81060 $abc$41607$n3439
.sym 81061 r_adc_master_tx_buffer_2[41][0]
.sym 81062 r_adc_master_tx_buffer_2[41][3]
.sym 81063 r_adc_master_tx_buffer_2[40][5]
.sym 81064 r_adc_master_tx_buffer_2[40][0]
.sym 81065 r_adc_master_tx_buffer_2[42][6]
.sym 81066 r_adc_master_tx_buffer_2[42][3]
.sym 81176 r_adc_master_rx_buffer_1[15]
.sym 81177 $false
.sym 81178 $false
.sym 81179 $false
.sym 81216 $abc$41607$n5572
.sym 81217 blink_simple_LED2.i_clk$2
.sym 81218 $false
.sym 81219 $abc$41607$n2859
.sym 81221 $abc$41607$n3109
.sym 81222 r_adc_master_tx_buffer_2[46][3]
.sym 81224 r_adc_master_tx_buffer_2[45][2]
.sym 81226 r_adc_master_tx_buffer_2[44][2]
.sym 81299 r_adc_master_rx_buffer_1[5]
.sym 81300 $false
.sym 81301 $false
.sym 81302 $false
.sym 81323 r_adc_master_rx_buffer_1[19]
.sym 81324 $false
.sym 81325 $false
.sym 81326 $false
.sym 81339 $abc$41607$n5563
.sym 81340 blink_simple_LED2.i_clk$2
.sym 81341 $false
.sym 81342 r_adc_master_tx_buffer_2[3][5]
.sym 81349 r_adc_master_tx_buffer_2[0][3]
.sym 81422 r_adc_master_tx_buffer_2[3][5]
.sym 81423 r_adc_master_tx_buffer_2[7][5]
.sym 81424 r_spi_master_tx_counter[2]
.sym 81425 $false
.sym 81428 r_adc_master_rx_buffer_1[0]
.sym 81429 $false
.sym 81430 $false
.sym 81431 $false
.sym 81440 r_adc_master_rx_buffer_1[5]
.sym 81441 $false
.sym 81442 $false
.sym 81443 $false
.sym 81462 $abc$41607$n5631$2
.sym 81463 blink_simple_LED2.i_clk$2
.sym 81464 $false
.sym 81465 $abc$41607$n3633
.sym 81466 r_adc_master_tx_buffer_1[41][1]
.sym 81467 r_adc_master_tx_buffer_1[41][5]
.sym 81469 r_adc_master_tx_buffer_1[41][4]
.sym 81470 r_adc_master_tx_buffer_1[40][1]
.sym 81545 r_adc_master_tx_buffer_2[64][5]
.sym 81546 r_adc_master_tx_buffer_2[68][5]
.sym 81547 r_spi_master_tx_counter[2]
.sym 81548 $false
.sym 81551 r_adc_master_tx_buffer_2[65][4]
.sym 81552 r_adc_master_tx_buffer_2[69][4]
.sym 81553 r_spi_master_tx_counter[1]
.sym 81554 $abc$41607$n5172_1
.sym 81563 r_adc_master_rx_buffer_1[29]
.sym 81564 $false
.sym 81565 $false
.sym 81566 $false
.sym 81569 r_adc_master_rx_buffer_1[21]
.sym 81570 $false
.sym 81571 $false
.sym 81572 $false
.sym 81575 r_adc_master_rx_buffer_1[20]
.sym 81576 $false
.sym 81577 $false
.sym 81578 $false
.sym 81585 $abc$41607$n5580
.sym 81586 blink_simple_LED2.i_clk$2
.sym 81587 $false
.sym 81588 $abc$41607$n5018_1
.sym 81589 $abc$41607$n3123
.sym 81590 r_adc_master_tx_buffer_2[27][3]
.sym 81591 r_adc_master_tx_buffer_2[26][2]
.sym 81593 r_adc_master_tx_buffer_2[24][5]
.sym 81595 r_adc_master_tx_buffer_2[26][3]
.sym 81662 $abc$41607$n4267_1
.sym 81663 $abc$41607$n4266_1
.sym 81664 r_spi_master_tx_counter[2]
.sym 81665 r_spi_master_tx_counter[1]
.sym 81668 r_adc_master_tx_buffer_2[102][6]
.sym 81669 r_adc_master_tx_buffer_2[103][6]
.sym 81670 r_spi_master_tx_counter[0]
.sym 81671 $false
.sym 81674 r_adc_master_rx_buffer_1[6]
.sym 81675 $false
.sym 81676 $false
.sym 81677 $false
.sym 81680 r_adc_master_rx_buffer_1[22]
.sym 81681 $false
.sym 81682 $false
.sym 81683 $false
.sym 81704 r_adc_master_rx_buffer_1[19]
.sym 81705 $false
.sym 81706 $false
.sym 81707 $false
.sym 81708 $abc$41607$n5478
.sym 81709 blink_simple_LED2.i_clk$2
.sym 81710 $false
.sym 81711 $abc$41607$n3518
.sym 81712 $abc$41607$n4309_1
.sym 81713 $abc$41607$n3516
.sym 81714 $abc$41607$n3515
.sym 81715 $abc$41607$n5012_1
.sym 81716 $abc$41607$n3514
.sym 81717 $abc$41607$n5013_1
.sym 81718 r_adc_master_tx_buffer_1[27][0]
.sym 81785 $abc$41607$n5030_1
.sym 81786 $abc$41607$n5031_1
.sym 81787 r_spi_master_tx_counter[4]
.sym 81788 r_spi_master_tx_counter[5]
.sym 81803 r_adc_master_tx_buffer_2[42][0]
.sym 81804 r_adc_master_tx_buffer_2[43][0]
.sym 81805 r_spi_master_tx_counter[0]
.sym 81806 $abc$41607$n2749_1
.sym 81815 $abc$41607$n5047
.sym 81816 $abc$41607$n3438
.sym 81817 $abc$41607$n3439
.sym 81818 $abc$41607$n3440
.sym 81821 r_adc_master_rx_buffer_1[7]
.sym 81822 $false
.sym 81823 $false
.sym 81824 $false
.sym 81827 r_adc_master_rx_buffer_1[2]
.sym 81828 $false
.sym 81829 $false
.sym 81830 $false
.sym 81831 $abc$41607$n5585
.sym 81832 blink_simple_LED2.i_clk$2
.sym 81833 $false
.sym 81834 $abc$41607$n5193_1
.sym 81835 $abc$41607$n5024
.sym 81836 $abc$41607$n3393
.sym 81837 $abc$41607$n4069_1
.sym 81838 $abc$41607$n3122
.sym 81839 r_adc_master_tx_buffer_1[56][3]
.sym 81840 r_adc_master_tx_buffer_1[58][4]
.sym 81841 r_adc_master_tx_buffer_1[57][7]
.sym 81870 $true
.sym 81907 r_spi_master_tx_data_count[0]$2
.sym 81908 $false
.sym 81909 r_spi_master_tx_data_count[0]
.sym 81910 $false
.sym 81911 $false
.sym 81913 $auto$alumacc.cc:474:replace_alu$1650.C[2]$2
.sym 81915 r_spi_master_tx_data_count[1]
.sym 81916 $true$2
.sym 81919 $auto$alumacc.cc:474:replace_alu$1650.C[3]$2
.sym 81921 r_spi_master_tx_data_count[2]
.sym 81922 $true$2
.sym 81923 $auto$alumacc.cc:474:replace_alu$1650.C[2]$2
.sym 81925 $auto$alumacc.cc:474:replace_alu$1650.C[4]$2
.sym 81927 r_spi_master_tx_data_count[3]
.sym 81928 $true$2
.sym 81929 $auto$alumacc.cc:474:replace_alu$1650.C[3]$2
.sym 81931 $auto$alumacc.cc:474:replace_alu$1650.C[5]$2
.sym 81933 r_spi_master_tx_data_count[4]
.sym 81934 $true$2
.sym 81935 $auto$alumacc.cc:474:replace_alu$1650.C[4]$2
.sym 81937 $auto$alumacc.cc:474:replace_alu$1650.C[6]
.sym 81939 r_spi_master_tx_data_count[5]
.sym 81940 $true$2
.sym 81941 $auto$alumacc.cc:474:replace_alu$1650.C[5]$2
.sym 81944 $false
.sym 81945 r_spi_master_tx_data_count[6]
.sym 81946 $false
.sym 81947 $auto$alumacc.cc:474:replace_alu$1650.C[6]
.sym 81950 r_adc_master_rx_buffer_1[4]
.sym 81951 $false
.sym 81952 $false
.sym 81953 $false
.sym 81954 $abc$41607$n5514
.sym 81955 blink_simple_LED2.i_clk$2
.sym 81956 $false
.sym 81957 $abc$41607$n3108
.sym 81958 $abc$41607$n3785
.sym 81959 $abc$41607$n3110
.sym 81960 $abc$41607$n3786
.sym 81961 $abc$41607$n5363_1
.sym 81962 r_adc_master_tx_buffer_2[54][7]
.sym 82031 $abc$41607$n3970_1
.sym 82032 $abc$41607$n3973_1
.sym 82033 r_spi_master_tx_counter[0]
.sym 82034 $abc$41607$n5361
.sym 82037 r_adc_master_tx_buffer_1[42][1]
.sym 82038 r_adc_master_tx_buffer_1[43][1]
.sym 82039 r_spi_master_tx_counter[0]
.sym 82040 $abc$41607$n2749_1
.sym 82043 r_spi_master_tx_counter[3]
.sym 82044 $abc$41607$n4265_1
.sym 82045 $abc$41607$n4262_1
.sym 82046 $abc$41607$n4268_1
.sym 82049 $abc$41607$n5363_1
.sym 82050 $abc$41607$n5362_1
.sym 82051 r_spi_master_tx_counter[3]
.sym 82052 $abc$41607$n2763
.sym 82061 r_adc_master_tx_buffer_2[90][2]
.sym 82062 r_adc_master_tx_buffer_2[91][2]
.sym 82063 r_spi_master_tx_counter[0]
.sym 82064 $abc$41607$n2749_1
.sym 82067 r_adc_master_rx_buffer_1[1]
.sym 82068 $false
.sym 82069 $false
.sym 82070 $false
.sym 82077 $abc$41607$n5508
.sym 82078 blink_simple_LED2.i_clk$2
.sym 82079 $false
.sym 82080 $abc$41607$n5332_1
.sym 82081 $abc$41607$n4306_1
.sym 82082 $abc$41607$n5333_1
.sym 82083 $abc$41607$n4305_1
.sym 82084 $abc$41607$n4304_1
.sym 82085 $abc$41607$n3130
.sym 82086 r_adc_master_tx_buffer_1[100][0]
.sym 82087 r_adc_master_tx_buffer_1[102][7]
.sym 82154 r_adc_master_tx_buffer_1[12][6]
.sym 82155 r_adc_master_tx_buffer_1[13][6]
.sym 82156 r_spi_master_tx_counter[0]
.sym 82157 $false
.sym 82160 $abc$41607$n4111_1
.sym 82161 $abc$41607$n4110_1
.sym 82162 r_spi_master_tx_counter[1]
.sym 82163 r_spi_master_tx_counter[0]
.sym 82166 r_adc_master_tx_buffer_1[104][1]
.sym 82167 r_adc_master_tx_buffer_1[105][1]
.sym 82168 r_spi_master_tx_counter[0]
.sym 82169 $abc$41607$n2747_1
.sym 82172 r_adc_master_tx_buffer_2[72][5]
.sym 82173 r_adc_master_tx_buffer_2[73][5]
.sym 82174 r_spi_master_tx_counter[1]
.sym 82175 r_spi_master_tx_counter[0]
.sym 82178 r_adc_master_tx_buffer_2[65][5]
.sym 82179 r_adc_master_tx_buffer_2[69][5]
.sym 82180 r_spi_master_tx_counter[2]
.sym 82181 $false
.sym 82184 r_spi_master_tx_counter[3]
.sym 82185 $abc$41607$n3671
.sym 82186 $abc$41607$n3680
.sym 82187 $abc$41607$n3677
.sym 82190 r_adc_master_rx_buffer_1[17]
.sym 82191 $false
.sym 82192 $false
.sym 82193 $false
.sym 82196 r_adc_master_rx_buffer_1[25]
.sym 82197 $false
.sym 82198 $false
.sym 82199 $false
.sym 82200 $abc$41607$n5551
.sym 82201 blink_simple_LED2.i_clk$2
.sym 82202 $false
.sym 82203 $abc$41607$n2819
.sym 82204 $abc$41607$n2815
.sym 82205 $abc$41607$n2814_1
.sym 82206 $abc$41607$n5334_1
.sym 82207 $abc$41607$n3114
.sym 82208 $abc$41607$n5008_1
.sym 82209 r_adc_master_tx_buffer_1[104][5]
.sym 82210 r_adc_master_tx_buffer_1[106][5]
.sym 82277 $abc$41607$n3368
.sym 82278 $abc$41607$n3367
.sym 82279 r_spi_master_tx_counter[1]
.sym 82280 r_spi_master_tx_counter[0]
.sym 82289 r_adc_master_tx_buffer_2[64][0]
.sym 82290 r_adc_master_tx_buffer_2[68][0]
.sym 82291 r_spi_master_tx_counter[2]
.sym 82292 $false
.sym 82301 r_adc_master_tx_buffer_2[10][3]
.sym 82302 r_adc_master_tx_buffer_2[11][3]
.sym 82303 r_spi_master_tx_counter[0]
.sym 82304 $false
.sym 82313 r_adc_master_rx_buffer_1[3]
.sym 82314 $false
.sym 82315 $false
.sym 82316 $false
.sym 82323 $abc$41607$n5564
.sym 82324 blink_simple_LED2.i_clk$2
.sym 82325 $false
.sym 82326 $abc$41607$n4587_1
.sym 82327 $abc$41607$n5019
.sym 82328 $abc$41607$n5313_1
.sym 82329 $abc$41607$n5010_1
.sym 82330 $abc$41607$n5057_1
.sym 82331 $abc$41607$n3145
.sym 82332 $abc$41607$n5011_1
.sym 82333 r_adc_master_tx_buffer_1[40][6]
.sym 82406 r_spi_master_tx_counter[6]
.sym 82407 $abc$41607$n5037_1
.sym 82408 $abc$41607$n5032_1
.sym 82409 $abc$41607$n2932_1
.sym 82412 r_spi_master_tx_counter[6]
.sym 82413 $abc$41607$n5052_1
.sym 82414 $abc$41607$n5057_1
.sym 82415 $abc$41607$n2932_1
.sym 82418 r_spi_master_tx_counter[5]
.sym 82419 $abc$41607$n5356_1
.sym 82420 $abc$41607$n5153
.sym 82421 $false
.sym 82424 r_spi_master_tx_counter[6]
.sym 82425 $abc$41607$n5026
.sym 82426 $abc$41607$n5033_1
.sym 82427 $abc$41607$n5053
.sym 82430 $abc$41607$n5101_1
.sym 82431 $abc$41607$n5080
.sym 82432 $abc$41607$n5085_1
.sym 82433 $abc$41607$n2932_1
.sym 82436 $abc$41607$n5357_1
.sym 82437 $abc$41607$n5132
.sym 82438 $abc$41607$n5368_1
.sym 82439 $abc$41607$n2932_1
.sym 82442 $abc$41607$n5380_1
.sym 82443 $abc$41607$n3988_1
.sym 82444 $abc$41607$n4092_1
.sym 82445 $abc$41607$n2932_1
.sym 82446 $abc$41607$n656
.sym 82447 blink_simple_LED2.i_clk$2
.sym 82448 $false
.sym 82449 $abc$41607$n2746_1
.sym 82450 $abc$41607$n3146
.sym 82451 $abc$41607$n3801
.sym 82452 $abc$41607$n3802
.sym 82453 $abc$41607$n4442_1
.sym 82454 $abc$41607$n3800
.sym 82455 r_adc_master_tx_buffer_1[72][2]
.sym 82456 r_adc_master_tx_buffer_1[72][7]
.sym 82523 $abc$41607$n5066_1
.sym 82524 $abc$41607$n3514
.sym 82525 r_spi_master_tx_counter[5]
.sym 82526 r_spi_master_tx_counter[4]
.sym 82529 $abc$41607$n3560
.sym 82530 $abc$41607$n3561
.sym 82531 $abc$41607$n3550
.sym 82532 $abc$41607$n2771
.sym 82535 r_adc_master_tx_buffer_1[58][0]
.sym 82536 r_adc_master_tx_buffer_1[59][0]
.sym 82537 r_spi_master_tx_counter[0]
.sym 82538 $abc$41607$n2749_1
.sym 82541 $abc$41607$n5067_1
.sym 82542 $abc$41607$n5051_1
.sym 82543 $abc$41607$n5050
.sym 82544 $abc$41607$n3549
.sym 82547 r_adc_master_tx_buffer_2[6][3]
.sym 82548 r_adc_master_tx_buffer_2[7][3]
.sym 82549 r_spi_master_tx_counter[0]
.sym 82550 $false
.sym 82553 $abc$41607$n3113
.sym 82554 $abc$41607$n3112
.sym 82555 r_spi_master_tx_counter[2]
.sym 82556 r_spi_master_tx_counter[1]
.sym 82559 $true$2
.sym 82560 $false
.sym 82561 $false
.sym 82562 $false
.sym 82565 $false
.sym 82566 $false
.sym 82567 $false
.sym 82568 $false
.sym 82569 $abc$41607$n5628$2
.sym 82570 blink_simple_LED2.i_clk$2
.sym 82571 $false
.sym 82572 $abc$41607$n3611
.sym 82574 $abc$41607$n3612
.sym 82576 $abc$41607$n3610
.sym 82577 r_adc_master_tx_buffer_1[15][5]
.sym 82578 r_adc_master_tx_buffer_1[14][6]
.sym 82652 $abc$41607$n4431_1
.sym 82653 r_spi_master_tx_counter[3]
.sym 82654 $abc$41607$n4441_1
.sym 82655 $abc$41607$n4442_1
.sym 82658 r_adc_master_rx_buffer_1[9]
.sym 82659 $false
.sym 82660 $false
.sym 82661 $false
.sym 82670 r_adc_master_rx_buffer_1[13]
.sym 82671 $false
.sym 82672 $false
.sym 82673 $false
.sym 82676 r_adc_master_rx_buffer_1[1]
.sym 82677 $false
.sym 82678 $false
.sym 82679 $false
.sym 82682 r_adc_master_rx_buffer_1[16]
.sym 82683 $false
.sym 82684 $false
.sym 82685 $false
.sym 82692 $abc$41607$n5575
.sym 82693 blink_simple_LED2.i_clk$2
.sym 82694 $false
.sym 82695 $abc$41607$n4222_1
.sym 82696 $abc$41607$n3647
.sym 82697 $abc$41607$n5386_1
.sym 82698 $abc$41607$n4224_1
.sym 82700 $abc$41607$n5224_1
.sym 82702 r_adc_master_tx_buffer_1[54][1]
.sym 82769 r_adc_master_tx_buffer_1[19][0]
.sym 82770 r_adc_master_tx_buffer_1[23][0]
.sym 82771 r_spi_master_tx_counter[0]
.sym 82772 r_spi_master_tx_counter[2]
.sym 82775 $abc$41607$n2732
.sym 82776 $abc$41607$n5370_1
.sym 82777 $abc$41607$n5372_1
.sym 82778 $abc$41607$n2891
.sym 82781 r_spi_master_tx_counter[0]
.sym 82782 $abc$41607$n5173_1
.sym 82783 $abc$41607$n5171_1
.sym 82784 $abc$41607$n5373_1
.sym 82793 r_adc_master_rx_buffer_1[9]
.sym 82794 $false
.sym 82795 $false
.sym 82796 $false
.sym 82805 r_adc_master_rx_buffer_1[0]
.sym 82806 $false
.sym 82807 $false
.sym 82808 $false
.sym 82815 $abc$41607$n5630$2
.sym 82816 blink_simple_LED2.i_clk$2
.sym 82817 $false
.sym 82818 $abc$41607$n3789
.sym 82819 $abc$41607$n5139
.sym 82820 $abc$41607$n3776
.sym 82821 $abc$41607$n3797
.sym 82822 $abc$41607$n3798
.sym 82823 $abc$41607$n4204_1
.sym 82824 $abc$41607$n4293_1
.sym 82825 r_adc_master_tx_buffer_2[82][6]
.sym 82892 $abc$41607$n3776
.sym 82893 $abc$41607$n2763
.sym 82894 $abc$41607$n3789
.sym 82895 $abc$41607$n5135
.sym 82898 r_adc_master_tx_buffer_1[34][4]
.sym 82899 r_adc_master_tx_buffer_1[38][4]
.sym 82900 r_spi_master_tx_counter[0]
.sym 82901 $abc$41607$n5140
.sym 82904 $abc$41607$n2732
.sym 82905 $abc$41607$n4940_1
.sym 82906 $abc$41607$n2761
.sym 82907 $abc$41607$n4941_1
.sym 82916 $abc$41607$n3825
.sym 82917 $abc$41607$n3828
.sym 82918 $abc$41607$n3829
.sym 82919 $abc$41607$n2891
.sym 82922 $abc$41607$n3824
.sym 82923 $abc$41607$n5131
.sym 82924 r_spi_master_tx_counter[6]
.sym 82925 $abc$41607$n5136
.sym 82928 r_adc_master_rx_buffer_1[20]
.sym 82929 $false
.sym 82930 $false
.sym 82931 $false
.sym 82934 r_adc_master_rx_buffer_1[12]
.sym 82935 $false
.sym 82936 $false
.sym 82937 $false
.sym 82938 $abc$41607$n5503
.sym 82939 blink_simple_LED2.i_clk$2
.sym 82940 $false
.sym 82941 $abc$41607$n4994_1
.sym 82943 $abc$41607$n5142
.sym 82944 $abc$41607$n5144
.sym 82945 $abc$41607$n4215_1
.sym 82947 $abc$41607$n5143
.sym 82948 r_adc_master_tx_buffer_2[92][1]
.sym 83015 spiMasterCS.r_SM_CS[1]
.sym 83016 spiMasterCS.r_SM_CS[2]
.sym 83017 $false
.sym 83018 $false
.sym 83021 $abc$41607$n5240_1
.sym 83022 $abc$41607$n5231_1
.sym 83023 r_spi_master_tx_counter[6]
.sym 83024 $abc$41607$n2932_1
.sym 83033 $abc$41607$n4271_1
.sym 83034 $abc$41607$n4261_1
.sym 83035 r_spi_master_tx_counter[4]
.sym 83036 r_spi_master_tx_counter[5]
.sym 83039 $abc$41607$n4289_1
.sym 83040 $abc$41607$n5229_1
.sym 83041 r_spi_master_tx_counter[4]
.sym 83042 $abc$41607$n5230_1
.sym 83045 $abc$41607$n3064
.sym 83046 $abc$41607$n5003_1
.sym 83047 r_spi_master_tx_counter[5]
.sym 83048 r_spi_master_tx_counter[6]
.sym 83051 r_adc_master_tx_buffer_2[44][6]
.sym 83052 r_adc_master_tx_buffer_2[45][6]
.sym 83053 r_spi_master_tx_counter[0]
.sym 83054 $false
.sym 83057 $abc$41607$n5004_1
.sym 83058 $abc$41607$n5011_1
.sym 83059 $abc$41607$n2935_1
.sym 83060 $abc$41607$n2932_1
.sym 83061 $abc$41607$n656
.sym 83062 blink_simple_LED2.i_clk$2
.sym 83063 $false
.sym 83064 $abc$41607$n3071
.sym 83065 $abc$41607$n4106_1
.sym 83066 $abc$41607$n3070
.sym 83067 r_adc_master_tx_buffer_2[86][3]
.sym 83068 r_adc_master_tx_buffer_2[87][3]
.sym 83070 r_adc_master_tx_buffer_2[86][5]
.sym 83071 r_adc_master_tx_buffer_2[86][6]
.sym 83138 $abc$41607$n4114_1
.sym 83139 $abc$41607$n4113_1
.sym 83140 r_spi_master_tx_counter[0]
.sym 83141 r_spi_master_tx_counter[1]
.sym 83144 r_spi_master_tx_counter[3]
.sym 83145 $abc$41607$n4112_1
.sym 83146 $abc$41607$n4109_1
.sym 83147 $abc$41607$n4115_1
.sym 83150 $abc$41607$n4118_1
.sym 83151 $abc$41607$n4119_1
.sym 83152 $abc$41607$n2729
.sym 83153 $abc$41607$n4108_1
.sym 83162 $abc$41607$n4279_1
.sym 83163 $abc$41607$n4278_1
.sym 83164 r_spi_master_tx_counter[1]
.sym 83165 $abc$41607$n5235_1
.sym 83168 r_adc_master_tx_buffer_1[82][4]
.sym 83169 r_adc_master_tx_buffer_1[86][4]
.sym 83170 r_spi_master_tx_counter[0]
.sym 83171 $abc$41607$n5160
.sym 83174 r_adc_master_rx_buffer_1[29]
.sym 83175 $false
.sym 83176 $false
.sym 83177 $false
.sym 83180 r_adc_master_rx_buffer_1[10]
.sym 83181 $false
.sym 83182 $false
.sym 83183 $false
.sym 83184 $abc$41607$n5572
.sym 83185 blink_simple_LED2.i_clk$2
.sym 83186 $false
.sym 83187 r_adc_master_tx_buffer_1[36][3]
.sym 83192 r_adc_master_tx_buffer_1[38][4]
.sym 83194 r_adc_master_tx_buffer_1[39][2]
.sym 83261 r_adc_master_tx_buffer_1[74][3]
.sym 83262 r_adc_master_tx_buffer_1[75][3]
.sym 83263 r_spi_master_tx_counter[0]
.sym 83264 $false
.sym 83267 $abc$41607$n3024
.sym 83268 $abc$41607$n2749_1
.sym 83269 $abc$41607$n2747_1
.sym 83270 $abc$41607$n3025
.sym 83285 r_adc_master_tx_buffer_2[40][7]
.sym 83286 r_adc_master_tx_buffer_2[41][7]
.sym 83287 r_spi_master_tx_counter[0]
.sym 83288 $abc$41607$n2729
.sym 83297 r_adc_master_rx_buffer_1[31]
.sym 83298 $false
.sym 83299 $false
.sym 83300 $false
.sym 83303 r_adc_master_rx_buffer_1[23]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$41607$n5573
.sym 83308 blink_simple_LED2.i_clk$2
.sym 83309 $false
.sym 83311 $abc$41607$n5137
.sym 83312 $abc$41607$n2960
.sym 83313 r_adc_master_tx_buffer_2[103][0]
.sym 83390 r_adc_master_tx_buffer_1[72][3]
.sym 83391 r_adc_master_tx_buffer_1[73][3]
.sym 83392 r_spi_master_tx_counter[0]
.sym 83393 $false
.sym 83396 $abc$41607$n3770
.sym 83397 $abc$41607$n3769
.sym 83398 r_spi_master_tx_counter[1]
.sym 83399 $abc$41607$n2732
.sym 83408 $abc$41607$n4164_1
.sym 83409 $abc$41607$n4165_1
.sym 83410 $abc$41607$n5218_1
.sym 83411 r_spi_master_tx_counter[2]
.sym 83420 $abc$41607$n5354_1
.sym 83421 $abc$41607$n2732
.sym 83422 $abc$41607$n5405_1
.sym 83423 $abc$41607$n3846
.sym 83426 r_adc_master_rx_buffer_1[22]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 $abc$41607$n5586
.sym 83431 blink_simple_LED2.i_clk$2
.sym 83432 $false
.sym 83433 $abc$41607$n5106
.sym 83434 $abc$41607$n5111
.sym 83435 $abc$41607$n3050
.sym 83437 r_adc_master_tx_buffer_2[100][1]
.sym 83438 r_adc_master_tx_buffer_2[103][3]
.sym 83439 r_adc_master_tx_buffer_2[102][1]
.sym 83440 r_adc_master_tx_buffer_2[102][3]
.sym 83507 r_adc_master_tx_buffer_1[18][5]
.sym 83508 r_adc_master_tx_buffer_1[19][5]
.sym 83509 r_spi_master_tx_counter[0]
.sym 83510 $false
.sym 83513 r_adc_master_rx_buffer_1[25]
.sym 83514 $false
.sym 83515 $false
.sym 83516 $false
.sym 83519 r_adc_master_rx_buffer_1[27]
.sym 83520 $false
.sym 83521 $false
.sym 83522 $false
.sym 83537 r_adc_master_rx_buffer_1[3]
.sym 83538 $false
.sym 83539 $false
.sym 83540 $false
.sym 83543 r_adc_master_rx_buffer_1[16]
.sym 83544 $false
.sym 83545 $false
.sym 83546 $false
.sym 83553 $abc$41607$n5530
.sym 83554 blink_simple_LED2.i_clk$2
.sym 83555 $false
.sym 83556 $abc$41607$n4940_1
.sym 83557 $abc$41607$n5138
.sym 83558 $abc$41607$n3073
.sym 83559 $abc$41607$n3681
.sym 83560 $abc$41607$n3680
.sym 83561 $abc$41607$n3066
.sym 83562 $abc$41607$n3682
.sym 83563 r_adc_master_tx_buffer_2[39][4]
.sym 83636 spiMasterCS.SPI_Master_Inst.r_TX_Byte[5]
.sym 83637 spiMasterCS.SPI_Master_Inst.r_TX_Byte[4]
.sym 83638 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 83639 $false
.sym 83642 spiMasterCS.SPI_Master_Inst.r_TX_Byte[1]
.sym 83643 spiMasterCS.SPI_Master_Inst.r_TX_Byte[0]
.sym 83644 spiMasterCS.SPI_Master_Inst.r_TX_Bit_Count[0]
.sym 83645 $false
.sym 83654 r_temp_tx[0]
.sym 83655 $false
.sym 83656 $false
.sym 83657 $false
.sym 83660 r_temp_tx[5]
.sym 83661 $false
.sym 83662 $false
.sym 83663 $false
.sym 83666 r_temp_tx[4]
.sym 83667 $false
.sym 83668 $false
.sym 83669 $false
.sym 83672 r_temp_tx[1]
.sym 83673 $false
.sym 83674 $false
.sym 83675 $false
.sym 83676 r_spi_master_tx_dv
.sym 83677 blink_simple_LED2.i_clk$2
.sym 83678 $abc$41607$n899$2
.sym 83679 r_adc_master_tx_buffer_1[108][2]
.sym 83681 r_adc_master_tx_buffer_1[110][2]
.sym 83682 r_adc_master_tx_buffer_1[110][7]
.sym 83683 r_adc_master_tx_buffer_1[109][5]
.sym 83685 r_adc_master_tx_buffer_1[109][3]
.sym 83686 r_adc_master_tx_buffer_1[110][4]
.sym 83715 $true
.sym 83752 $abc$41607$n5390$2
.sym 83753 $false
.sym 83754 $abc$41607$n5390
.sym 83755 $false
.sym 83756 $false
.sym 83758 $auto$alumacc.cc:474:replace_alu$1523.C[2]
.sym 83760 $false
.sym 83761 $abc$41607$n5362
.sym 83764 $abc$41607$n296$2
.sym 83766 $false
.sym 83767 $abc$41607$n5391
.sym 83774 $abc$41607$n296$2
.sym 83777 $abc$41607$n296
.sym 83778 spiMasterADC.r_SM_CS[2]
.sym 83779 spiMasterADC.SPI_Master_Inst.o_TX_Ready
.sym 83780 $false
.sym 83783 spiMasterADC.r_SM_CS[1]
.sym 83784 spiMasterADC.r_SM_CS[2]
.sym 83785 $false
.sym 83786 $false
.sym 83789 $abc$41607$n518
.sym 83790 $abc$41607$n3239
.sym 83791 spiMasterADC.r_CS_n
.sym 83792 $abc$41607$n3169
.sym 83795 $abc$41607$n518
.sym 83796 spiMasterADC.r_SM_CS[0]
.sym 83797 $abc$41607$n4673_1
.sym 83798 $false
.sym 83799 $true
.sym 83800 blink_simple_LED2.i_clk$2
.sym 83801 $abc$41607$n901$2
.sym 83802 $abc$41607$n4118_1
.sym 83803 $abc$41607$n5341_1
.sym 83804 $abc$41607$n5087_1
.sym 83806 r_adc_master_tx_buffer_1[83][1]
.sym 83807 r_adc_master_tx_buffer_1[80][1]
.sym 83876 r_spi_master_tx_counter[3]
.sym 83877 $abc$41607$n5236_1
.sym 83878 $abc$41607$n5239_1
.sym 83879 $abc$41607$n4283_1
.sym 83882 $abc$41607$n4116_1
.sym 83883 $abc$41607$n4117_1
.sym 83884 $abc$41607$n2732
.sym 83885 $abc$41607$n2891
.sym 83900 $abc$41607$n5126
.sym 83901 $abc$41607$n3768
.sym 83902 $abc$41607$n3771
.sym 83903 $abc$41607$n3772
.sym 83906 r_adc_master_tx_buffer_2[78][5]
.sym 83907 r_adc_master_tx_buffer_2[79][5]
.sym 83908 r_spi_master_tx_counter[0]
.sym 83909 r_spi_master_tx_counter[1]
.sym 83918 r_adc_master_rx_buffer_1[0]
.sym 83919 $false
.sym 83920 $false
.sym 83921 $false
.sym 83922 $abc$41607$n5527
.sym 83923 blink_simple_LED2.i_clk$2
.sym 83924 $false
.sym 83927 r_adc_master_tx_buffer_2[74][5]
.sym 83929 r_adc_master_tx_buffer_2[75][6]
.sym 83930 r_adc_master_tx_buffer_2[73][7]
.sym 83999 r_adc_master_tx_buffer_1[51][4]
.sym 84000 r_adc_master_tx_buffer_1[55][4]
.sym 84001 r_spi_master_tx_counter[0]
.sym 84002 r_spi_master_tx_counter[2]
.sym 84005 r_adc_master_tx_buffer_1[108][3]
.sym 84006 r_adc_master_tx_buffer_1[109][3]
.sym 84007 r_spi_master_tx_counter[0]
.sym 84008 $false
.sym 84011 r_adc_master_tx_buffer_1[110][3]
.sym 84012 r_adc_master_tx_buffer_1[111][3]
.sym 84013 r_spi_master_tx_counter[0]
.sym 84014 $false
.sym 84017 r_adc_master_tx_buffer_1[50][4]
.sym 84018 r_adc_master_tx_buffer_1[54][4]
.sym 84019 r_spi_master_tx_counter[0]
.sym 84020 $abc$41607$n5145
.sym 84029 $abc$41607$n2984
.sym 84030 $abc$41607$n2983
.sym 84031 r_spi_master_tx_counter[1]
.sym 84032 $abc$41607$n2732
.sym 84035 $abc$41607$n3969_1
.sym 84036 $abc$41607$n3972_1
.sym 84037 r_spi_master_tx_counter[0]
.sym 84038 r_spi_master_tx_counter[1]
.sym 84041 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 84042 $false
.sym 84043 $false
.sym 84044 $false
.sym 84045 $abc$41607$n5628$2
.sym 84046 blink_simple_LED2.i_clk$2
.sym 84047 $false
.sym 84048 r_adc_master_tx_buffer_1[36][0]
.sym 84050 r_adc_master_tx_buffer_1[37][0]
.sym 84054 r_adc_master_tx_buffer_1[38][5]
.sym 84128 r_adc_master_tx_buffer_1[50][3]
.sym 84129 r_adc_master_tx_buffer_1[54][3]
.sym 84130 r_spi_master_tx_counter[2]
.sym 84131 $false
.sym 84140 r_adc_master_tx_buffer_2[92][6]
.sym 84141 r_adc_master_tx_buffer_2[93][6]
.sym 84142 r_spi_master_tx_counter[0]
.sym 84143 $false
.sym 84152 $abc$41607$n3041
.sym 84153 $abc$41607$n3040
.sym 84154 r_spi_master_tx_counter[0]
.sym 84155 r_spi_master_tx_counter[1]
.sym 84158 r_adc_master_rx_buffer_1[28]
.sym 84159 $false
.sym 84160 $false
.sym 84161 $false
.sym 84164 r_adc_master_rx_buffer_1[0]
.sym 84165 $false
.sym 84166 $false
.sym 84167 $false
.sym 84168 $abc$41607$n5586
.sym 84169 blink_simple_LED2.i_clk$2
.sym 84170 $false
.sym 84171 $abc$41607$n3355
.sym 84175 $abc$41607$n3354
.sym 84178 $abc$41607$n48
.sym 84245 $abc$41607$n5069_1
.sym 84246 $abc$41607$n5065
.sym 84247 r_spi_master_tx_counter[3]
.sym 84248 r_spi_master_tx_counter[1]
.sym 84257 $abc$41607$n3890
.sym 84258 $abc$41607$n3887
.sym 84259 r_spi_master_tx_counter[3]
.sym 84260 r_spi_master_tx_counter[1]
.sym 84269 r_adc_master_tx_buffer_1[22][0]
.sym 84270 r_adc_master_tx_buffer_1[18][0]
.sym 84271 r_spi_master_tx_counter[0]
.sym 84272 $abc$41607$n5064_1
.sym 84275 r_adc_master_tx_buffer_2[64][4]
.sym 84276 r_adc_master_tx_buffer_2[68][4]
.sym 84277 r_spi_master_tx_counter[0]
.sym 84278 r_spi_master_tx_counter[2]
.sym 84281 r_adc_master_rx_buffer_1[11]
.sym 84282 $false
.sym 84283 $false
.sym 84284 $false
.sym 84287 r_adc_master_rx_buffer_1[4]
.sym 84288 $false
.sym 84289 $false
.sym 84290 $false
.sym 84291 $abc$41607$n5516
.sym 84292 blink_simple_LED2.i_clk$2
.sym 84293 $false
.sym 84294 $abc$41607$n3076
.sym 84295 $abc$41607$n3065
.sym 84296 $abc$41607$n3077
.sym 84297 r_adc_master_tx_buffer_2[94][6]
.sym 84298 r_adc_master_tx_buffer_2[93][1]
.sym 84299 r_adc_master_tx_buffer_2[92][3]
.sym 84300 r_adc_master_tx_buffer_2[94][3]
.sym 84301 r_adc_master_tx_buffer_2[95][2]
.sym 84368 r_adc_master_tx_buffer_1[51][3]
.sym 84369 r_adc_master_tx_buffer_1[55][3]
.sym 84370 r_spi_master_tx_counter[2]
.sym 84371 $false
.sym 84380 $abc$41607$n3078
.sym 84381 $abc$41607$n3065
.sym 84382 r_spi_master_tx_counter[4]
.sym 84383 $false
.sym 84386 r_adc_master_rx_buffer_1[30]
.sym 84387 $false
.sym 84388 $false
.sym 84389 $false
.sym 84392 r_adc_master_rx_buffer_1[11]
.sym 84393 $false
.sym 84394 $false
.sym 84395 $false
.sym 84410 r_adc_master_rx_buffer_1[25]
.sym 84411 $false
.sym 84412 $false
.sym 84413 $false
.sym 84414 $abc$41607$n5553
.sym 84415 blink_simple_LED2.i_clk$2
.sym 84416 $false
.sym 84453 $true
.sym 84490 $abc$41607$n149$2
.sym 84491 $false
.sym 84492 $abc$41607$n149
.sym 84493 $false
.sym 84494 $false
.sym 84496 $auto$alumacc.cc:474:replace_alu$1572.C[3]
.sym 84498 $true$2
.sym 84499 $abc$41607$n162
.sym 84502 $auto$alumacc.cc:474:replace_alu$1572.C[4]
.sym 84504 $true$2
.sym 84505 $abc$41607$n5399
.sym 84508 $auto$alumacc.cc:474:replace_alu$1572.C[5]
.sym 84510 $false
.sym 84511 $abc$41607$n144
.sym 84514 $auto$alumacc.cc:474:replace_alu$1572.C[6]
.sym 84516 $true$2
.sym 84517 $abc$41607$n160
.sym 84520 $auto$alumacc.cc:474:replace_alu$1572.C[7]
.sym 84522 $false
.sym 84523 $abc$41607$n159
.sym 84526 $abc$41607$n5380$2
.sym 84528 $false
.sym 84529 $abc$41607$n158
.sym 84536 $abc$41607$n5380$2
.sym 84540 $abc$41607$n5381
.sym 84542 $abc$41607$n3356
.sym 84544 $abc$41607$n160
.sym 84546 $abc$41607$n165
.sym 84547 r_adc_master_tx_buffer_1[18][5]
.sym 84614 r_adc_sample_delay[2]
.sym 84615 $false
.sym 84616 $false
.sym 84617 $false
.sym 84620 r_adc_sample_delay[7]
.sym 84621 $false
.sym 84622 $false
.sym 84623 $false
.sym 84626 r_adc_sample_delay[3]
.sym 84627 $false
.sym 84628 $false
.sym 84629 $false
.sym 84632 r_adc_sample_delay[4]
.sym 84633 r_adc_sample_delay[3]
.sym 84634 r_adc_sample_delay[2]
.sym 84635 r_adc_sample_delay[5]
.sym 84638 r_adc_sample_delay[4]
.sym 84639 $false
.sym 84640 $false
.sym 84641 $false
.sym 84644 r_adc_master_rx_buffer_1[14]
.sym 84645 $false
.sym 84646 $false
.sym 84647 $false
.sym 84650 r_adc_master_rx_buffer_1[3]
.sym 84651 $false
.sym 84652 $false
.sym 84653 $false
.sym 84656 r_adc_master_rx_buffer_1[7]
.sym 84657 $false
.sym 84658 $false
.sym 84659 $false
.sym 84660 $abc$41607$n5514
.sym 84661 blink_simple_LED2.i_clk$2
.sym 84662 $false
.sym 84663 spiMasterADC.SPI_Master_Inst.o_RX_Byte[1]
.sym 84743 $abc$41607$n4618_1
.sym 84744 $abc$41607$n1385
.sym 84745 $false
.sym 84746 $false
.sym 84749 $abc$41607$n4618_1
.sym 84750 $abc$41607$n1387
.sym 84751 $false
.sym 84752 $false
.sym 84773 $abc$41607$n4618_1
.sym 84774 $abc$41607$n1391
.sym 84775 $false
.sym 84776 $false
.sym 84783 $abc$41607$n5629
.sym 84784 blink_simple_LED2.i_clk$2
.sym 84785 $false
.sym 84787 r_adc_master_tx_buffer_1[22][0]
.sym 84792 r_adc_master_tx_buffer_1[20][6]
.sym 84866 r_adc_master_rx_buffer_1[3]
.sym 84867 r_spi_master_adc_rx_data[9]
.sym 84868 $abc$41607$n4677_1
.sym 84869 $abc$41607$n3298
.sym 84872 r_adc_master_rx_buffer_1[14]
.sym 84873 r_spi_master_adc_rx_data[4]
.sym 84874 $abc$41607$n4677_1
.sym 84875 $abc$41607$n3298
.sym 84906 $true
.sym 84907 blink_simple_LED2.i_clk$2
.sym 84908 $false
.sym 85096 r_adc_master_rx_buffer_1[27]
.sym 85097 $false
.sym 85098 $false
.sym 85099 $false
.sym 85130 $abc$41607$n5563
.sym 85131 blink_simple_LED2.i_clk$2
.sym 85132 $false
.sym 85144 r_adc_master_tx_buffer_2[27][2]
.sym 85247 r_adc_master_tx_buffer_2[40][0]
.sym 85248 r_adc_master_tx_buffer_2[41][0]
.sym 85249 r_spi_master_tx_counter[0]
.sym 85250 $abc$41607$n2747_1
.sym 85253 r_adc_master_rx_buffer_1[16]
.sym 85254 $false
.sym 85255 $false
.sym 85256 $false
.sym 85259 r_adc_master_rx_buffer_1[19]
.sym 85260 $false
.sym 85261 $false
.sym 85262 $false
.sym 85265 r_adc_master_rx_buffer_1[29]
.sym 85266 $false
.sym 85267 $false
.sym 85268 $false
.sym 85271 r_adc_master_rx_buffer_1[24]
.sym 85272 $false
.sym 85273 $false
.sym 85274 $false
.sym 85277 r_adc_master_rx_buffer_1[14]
.sym 85278 $false
.sym 85279 $false
.sym 85280 $false
.sym 85283 r_adc_master_rx_buffer_1[11]
.sym 85284 $false
.sym 85285 $false
.sym 85286 $false
.sym 85293 $abc$41607$n5573
.sym 85294 blink_simple_LED2.i_clk$2
.sym 85295 $false
.sym 85297 r_adc_master_tx_buffer_1[69][2]
.sym 85298 r_adc_master_tx_buffer_1[71][1]
.sym 85301 r_adc_master_tx_buffer_1[68][0]
.sym 85370 r_adc_master_tx_buffer_2[44][2]
.sym 85371 r_adc_master_tx_buffer_2[45][2]
.sym 85372 r_spi_master_tx_counter[0]
.sym 85373 $false
.sym 85382 r_adc_master_tx_buffer_2[4][3]
.sym 85383 r_adc_master_tx_buffer_2[5][3]
.sym 85384 r_spi_master_tx_counter[0]
.sym 85385 $false
.sym 85388 r_adc_master_rx_buffer_1[11]
.sym 85389 $false
.sym 85390 $false
.sym 85391 $false
.sym 85400 r_adc_master_rx_buffer_1[18]
.sym 85401 $false
.sym 85402 $false
.sym 85403 $false
.sym 85412 r_adc_master_rx_buffer_1[26]
.sym 85413 $false
.sym 85414 $false
.sym 85415 $false
.sym 85416 $abc$41607$n5574
.sym 85417 blink_simple_LED2.i_clk$2
.sym 85418 $false
.sym 85419 r_adc_master_tx_buffer_2[64][1]
.sym 85420 r_adc_master_tx_buffer_2[65][4]
.sym 85423 r_adc_master_tx_buffer_2[64][5]
.sym 85426 r_adc_master_tx_buffer_2[67][1]
.sym 85493 r_adc_master_rx_buffer_1[5]
.sym 85494 $false
.sym 85495 $false
.sym 85496 $false
.sym 85535 r_adc_master_rx_buffer_1[27]
.sym 85536 $false
.sym 85537 $false
.sym 85538 $false
.sym 85539 $abc$41607$n5562
.sym 85540 blink_simple_LED2.i_clk$2
.sym 85541 $false
.sym 85544 $abc$41607$n3474
.sym 85546 $abc$41607$n2846
.sym 85547 r_adc_master_tx_buffer_2[61][2]
.sym 85548 r_adc_master_tx_buffer_2[60][2]
.sym 85549 r_adc_master_tx_buffer_2[60][1]
.sym 85616 r_adc_master_tx_buffer_1[40][1]
.sym 85617 r_adc_master_tx_buffer_1[41][1]
.sym 85618 r_spi_master_tx_counter[0]
.sym 85619 $abc$41607$n2747_1
.sym 85622 r_adc_master_rx_buffer_1[17]
.sym 85623 $false
.sym 85624 $false
.sym 85625 $false
.sym 85628 r_adc_master_rx_buffer_1[21]
.sym 85629 $false
.sym 85630 $false
.sym 85631 $false
.sym 85640 r_adc_master_rx_buffer_1[20]
.sym 85641 $false
.sym 85642 $false
.sym 85643 $false
.sym 85646 r_adc_master_rx_buffer_1[25]
.sym 85647 $false
.sym 85648 $false
.sym 85649 $false
.sym 85662 $abc$41607$n5508
.sym 85663 blink_simple_LED2.i_clk$2
.sym 85664 $false
.sym 85665 $abc$41607$n3827
.sym 85666 $abc$41607$n2834
.sym 85667 $abc$41607$n3826
.sym 85668 $abc$41607$n3825
.sym 85671 r_adc_master_tx_buffer_1[12][4]
.sym 85672 r_adc_master_tx_buffer_1[15][4]
.sym 85739 r_adc_master_tx_buffer_2[26][3]
.sym 85740 r_adc_master_tx_buffer_2[27][3]
.sym 85741 r_spi_master_tx_counter[0]
.sym 85742 $abc$41607$n2749_1
.sym 85745 r_adc_master_tx_buffer_2[33][3]
.sym 85746 r_adc_master_tx_buffer_2[37][3]
.sym 85747 r_spi_master_tx_counter[2]
.sym 85748 $false
.sym 85751 r_adc_master_rx_buffer_1[3]
.sym 85752 $false
.sym 85753 $false
.sym 85754 $false
.sym 85757 r_adc_master_rx_buffer_1[10]
.sym 85758 $false
.sym 85759 $false
.sym 85760 $false
.sym 85769 r_adc_master_rx_buffer_1[29]
.sym 85770 $false
.sym 85771 $false
.sym 85772 $false
.sym 85781 r_adc_master_rx_buffer_1[11]
.sym 85782 $false
.sym 85783 $false
.sym 85784 $false
.sym 85785 $abc$41607$n5569
.sym 85786 blink_simple_LED2.i_clk$2
.sym 85787 $false
.sym 85789 $abc$41607$n4154_1
.sym 85790 r_adc_master_tx_buffer_2[40][3]
.sym 85791 r_adc_master_tx_buffer_2[43][5]
.sym 85792 r_adc_master_tx_buffer_2[41][2]
.sym 85793 r_adc_master_tx_buffer_2[43][3]
.sym 85794 r_adc_master_tx_buffer_2[42][5]
.sym 85795 r_adc_master_tx_buffer_2[42][0]
.sym 85862 r_adc_master_tx_buffer_1[30][0]
.sym 85863 r_adc_master_tx_buffer_1[31][0]
.sym 85864 r_spi_master_tx_counter[0]
.sym 85865 r_spi_master_tx_counter[1]
.sym 85868 r_adc_master_tx_buffer_1[10][6]
.sym 85869 r_adc_master_tx_buffer_1[11][6]
.sym 85870 r_spi_master_tx_counter[0]
.sym 85871 $abc$41607$n2749_1
.sym 85874 r_adc_master_tx_buffer_1[26][0]
.sym 85875 r_adc_master_tx_buffer_1[27][0]
.sym 85876 r_spi_master_tx_counter[0]
.sym 85877 $false
.sym 85880 $abc$41607$n3517
.sym 85881 $abc$41607$n3516
.sym 85882 r_spi_master_tx_counter[1]
.sym 85883 $abc$41607$n2729
.sym 85886 r_adc_master_tx_buffer_2[41][3]
.sym 85887 r_adc_master_tx_buffer_2[43][3]
.sym 85888 r_spi_master_tx_counter[0]
.sym 85889 r_spi_master_tx_counter[1]
.sym 85892 $abc$41607$n3518
.sym 85893 $abc$41607$n3519
.sym 85894 $abc$41607$n2732
.sym 85895 $abc$41607$n3515
.sym 85898 r_adc_master_tx_buffer_2[40][3]
.sym 85899 r_adc_master_tx_buffer_2[42][3]
.sym 85900 r_spi_master_tx_counter[0]
.sym 85901 $abc$41607$n5012_1
.sym 85904 r_adc_master_rx_buffer_1[0]
.sym 85905 $false
.sym 85906 $false
.sym 85907 $false
.sym 85908 $abc$41607$n5496
.sym 85909 blink_simple_LED2.i_clk$2
.sym 85910 $false
.sym 85911 $abc$41607$n4072_1
.sym 85912 $abc$41607$n2830
.sym 85914 r_adc_master_tx_buffer_1[65][7]
.sym 85916 r_adc_master_tx_buffer_1[64][4]
.sym 85917 r_adc_master_tx_buffer_1[65][5]
.sym 85918 r_adc_master_tx_buffer_1[67][5]
.sym 85985 $abc$41607$n4072_1
.sym 85986 $abc$41607$n4069_1
.sym 85987 r_spi_master_tx_counter[0]
.sym 85988 r_spi_master_tx_counter[1]
.sym 85991 $abc$41607$n3396
.sym 85992 $abc$41607$n3393
.sym 85993 $abc$41607$n3387
.sym 85994 $abc$41607$n3390
.sym 85997 $abc$41607$n3395
.sym 85998 $abc$41607$n3394
.sym 85999 r_spi_master_tx_counter[1]
.sym 86000 r_spi_master_tx_counter[0]
.sym 86003 r_adc_master_tx_buffer_1[67][5]
.sym 86004 r_adc_master_tx_buffer_1[71][5]
.sym 86005 r_spi_master_tx_counter[2]
.sym 86006 $false
.sym 86009 $abc$41607$n3124
.sym 86010 $abc$41607$n3123
.sym 86011 r_spi_master_tx_counter[1]
.sym 86012 r_spi_master_tx_counter[0]
.sym 86015 r_adc_master_rx_buffer_1[27]
.sym 86016 $false
.sym 86017 $false
.sym 86018 $false
.sym 86021 r_adc_master_rx_buffer_1[12]
.sym 86022 $false
.sym 86023 $false
.sym 86024 $false
.sym 86027 r_adc_master_rx_buffer_1[23]
.sym 86028 $false
.sym 86029 $false
.sym 86030 $false
.sym 86031 $abc$41607$n5519
.sym 86032 blink_simple_LED2.i_clk$2
.sym 86033 $false
.sym 86034 $abc$41607$n2378
.sym 86035 $abc$41607$n3260
.sym 86036 $abc$41607$n3255
.sym 86037 $abc$41607$n5061_1
.sym 86038 $abc$41607$n3262
.sym 86039 spiMasterCS.r_CS_Inactive_Count[0]
.sym 86040 spiMasterCS.r_CS_Inactive_Count[3]
.sym 86041 spiMasterCS.r_CS_Inactive_Count[1]
.sym 86108 $abc$41607$n3110
.sym 86109 $abc$41607$n3109
.sym 86110 r_spi_master_tx_counter[1]
.sym 86111 r_spi_master_tx_counter[2]
.sym 86114 r_adc_master_tx_buffer_1[40][4]
.sym 86115 r_adc_master_tx_buffer_1[41][4]
.sym 86116 r_spi_master_tx_counter[0]
.sym 86117 $abc$41607$n2747_1
.sym 86120 r_adc_master_tx_buffer_2[0][3]
.sym 86121 r_adc_master_tx_buffer_2[1][3]
.sym 86122 r_spi_master_tx_counter[0]
.sym 86123 $false
.sym 86126 $abc$41607$n3788
.sym 86127 $abc$41607$n3787
.sym 86128 r_spi_master_tx_counter[1]
.sym 86129 $abc$41607$n2732
.sym 86132 $abc$41607$n3975_1
.sym 86133 $abc$41607$n3976_1
.sym 86134 $abc$41607$n5163
.sym 86135 r_spi_master_tx_counter[2]
.sym 86138 r_adc_master_rx_buffer_1[15]
.sym 86139 $false
.sym 86140 $false
.sym 86141 $false
.sym 86154 $abc$41607$n5576
.sym 86155 blink_simple_LED2.i_clk$2
.sym 86156 $false
.sym 86158 $abc$41607$n3115
.sym 86160 r_adc_master_tx_buffer_2[8][3]
.sym 86161 r_adc_master_tx_buffer_2[9][5]
.sym 86162 r_adc_master_tx_buffer_2[9][2]
.sym 86163 r_adc_master_tx_buffer_2[9][3]
.sym 86231 $abc$41607$n3129
.sym 86232 $abc$41607$n3130
.sym 86233 $abc$41607$n5013_1
.sym 86234 r_spi_master_tx_counter[2]
.sym 86237 r_adc_master_tx_buffer_1[14][6]
.sym 86238 r_adc_master_tx_buffer_1[15][6]
.sym 86239 r_spi_master_tx_counter[0]
.sym 86240 $false
.sym 86243 $abc$41607$n3122
.sym 86244 $abc$41607$n3125
.sym 86245 $abc$41607$n5332_1
.sym 86246 r_spi_master_tx_counter[3]
.sym 86249 $abc$41607$n4307_1
.sym 86250 $abc$41607$n4306_1
.sym 86251 r_spi_master_tx_counter[1]
.sym 86252 $abc$41607$n2732
.sym 86255 $abc$41607$n4305_1
.sym 86256 $abc$41607$n4308_1
.sym 86257 $abc$41607$n4309_1
.sym 86258 $abc$41607$n2891
.sym 86261 r_adc_master_tx_buffer_2[46][3]
.sym 86262 r_adc_master_tx_buffer_2[47][3]
.sym 86263 r_spi_master_tx_counter[0]
.sym 86264 r_spi_master_tx_counter[1]
.sym 86267 r_adc_master_rx_buffer_1[24]
.sym 86268 $false
.sym 86269 $false
.sym 86270 $false
.sym 86273 r_adc_master_rx_buffer_1[15]
.sym 86274 $false
.sym 86275 $false
.sym 86276 $false
.sym 86277 $abc$41607$n5548
.sym 86278 blink_simple_LED2.i_clk$2
.sym 86279 $false
.sym 86280 $abc$41607$n4164_1
.sym 86282 r_adc_master_tx_buffer_1[96][1]
.sym 86284 r_adc_master_tx_buffer_1[96][2]
.sym 86287 r_adc_master_tx_buffer_1[98][0]
.sym 86354 r_adc_master_tx_buffer_1[42][2]
.sym 86355 r_adc_master_tx_buffer_1[43][2]
.sym 86356 r_spi_master_tx_counter[0]
.sym 86357 $abc$41607$n2749_1
.sym 86360 $abc$41607$n2817
.sym 86361 $abc$41607$n2816
.sym 86362 r_spi_master_tx_counter[1]
.sym 86363 $abc$41607$n2732
.sym 86366 $abc$41607$n2815
.sym 86367 $abc$41607$n2818
.sym 86368 $abc$41607$n2819
.sym 86369 $abc$41607$n2763
.sym 86372 $abc$41607$n3114
.sym 86373 $abc$41607$n5008_1
.sym 86374 $abc$41607$n5333_1
.sym 86375 $abc$41607$n2763
.sym 86378 $abc$41607$n3116
.sym 86379 $abc$41607$n2749_1
.sym 86380 $abc$41607$n3115
.sym 86381 $abc$41607$n2891
.sym 86384 $abc$41607$n3108
.sym 86385 $abc$41607$n3111
.sym 86386 r_spi_master_tx_counter[3]
.sym 86387 $abc$41607$n3117
.sym 86390 r_adc_master_rx_buffer_1[29]
.sym 86391 $false
.sym 86392 $false
.sym 86393 $false
.sym 86396 r_adc_master_rx_buffer_1[13]
.sym 86397 $false
.sym 86398 $false
.sym 86399 $false
.sym 86400 $abc$41607$n5551
.sym 86401 blink_simple_LED2.i_clk$2
.sym 86402 $false
.sym 86403 $abc$41607$n2829
.sym 86405 r_adc_master_tx_buffer_2[43][4]
.sym 86407 r_adc_master_tx_buffer_2[42][7]
.sym 86477 r_adc_master_tx_buffer_2[54][7]
.sym 86478 r_adc_master_tx_buffer_2[55][7]
.sym 86479 r_spi_master_tx_counter[0]
.sym 86480 $false
.sym 86483 $abc$41607$n5016_1
.sym 86484 $abc$41607$n5017_1
.sym 86485 $abc$41607$n5018_1
.sym 86486 $abc$41607$n2835
.sym 86489 $abc$41607$n4569_1
.sym 86490 $abc$41607$n2729
.sym 86491 $abc$41607$n2891
.sym 86492 $false
.sym 86495 r_spi_master_tx_counter[3]
.sym 86496 $abc$41607$n3142
.sym 86497 $abc$41607$n3145
.sym 86498 $abc$41607$n5019
.sym 86501 $abc$41607$n5061_1
.sym 86502 $abc$41607$n3484
.sym 86503 $abc$41607$n5056
.sym 86504 r_spi_master_tx_counter[6]
.sym 86507 $abc$41607$n3147
.sym 86508 $abc$41607$n3146
.sym 86509 r_spi_master_tx_counter[0]
.sym 86510 r_spi_master_tx_counter[1]
.sym 86513 $abc$41607$n5007_1
.sym 86514 $abc$41607$n5334_1
.sym 86515 $abc$41607$n5010_1
.sym 86516 r_spi_master_tx_counter[6]
.sym 86519 r_adc_master_rx_buffer_1[30]
.sym 86520 $false
.sym 86521 $false
.sym 86522 $false
.sym 86523 $abc$41607$n5508
.sym 86524 blink_simple_LED2.i_clk$2
.sym 86525 $false
.sym 86526 $abc$41607$n4218_1
.sym 86527 r_adc_master_tx_buffer_2[19][3]
.sym 86530 r_adc_master_tx_buffer_2[18][0]
.sym 86532 r_adc_master_tx_buffer_2[17][6]
.sym 86600 r_adc_master_tx_buffer_1[72][2]
.sym 86601 r_adc_master_tx_buffer_1[73][2]
.sym 86602 r_spi_master_tx_counter[0]
.sym 86603 $abc$41607$n2747_1
.sym 86606 r_adc_master_tx_buffer_2[19][3]
.sym 86607 r_adc_master_tx_buffer_2[23][3]
.sym 86608 r_spi_master_tx_counter[2]
.sym 86609 $false
.sym 86612 r_adc_master_tx_buffer_1[58][4]
.sym 86613 r_adc_master_tx_buffer_1[59][4]
.sym 86614 r_spi_master_tx_counter[0]
.sym 86615 $false
.sym 86618 r_adc_master_tx_buffer_1[56][4]
.sym 86619 r_adc_master_tx_buffer_1[57][4]
.sym 86620 r_spi_master_tx_counter[0]
.sym 86621 $false
.sym 86624 r_adc_master_tx_buffer_1[72][7]
.sym 86625 r_adc_master_tx_buffer_1[73][7]
.sym 86626 r_spi_master_tx_counter[0]
.sym 86627 $abc$41607$n2747_1
.sym 86630 $abc$41607$n3802
.sym 86631 $abc$41607$n3801
.sym 86632 r_spi_master_tx_counter[1]
.sym 86633 $abc$41607$n2729
.sym 86636 r_adc_master_rx_buffer_1[26]
.sym 86637 $false
.sym 86638 $false
.sym 86639 $false
.sym 86642 r_adc_master_rx_buffer_1[31]
.sym 86643 $false
.sym 86644 $false
.sym 86645 $false
.sym 86646 $abc$41607$n5530
.sym 86647 blink_simple_LED2.i_clk$2
.sym 86648 $false
.sym 86649 $abc$41607$n3058
.sym 86653 $abc$41607$n5006_1
.sym 86655 r_adc_master_tx_buffer_1[73][1]
.sym 86656 r_adc_master_tx_buffer_1[75][1]
.sym 86723 r_adc_master_tx_buffer_1[72][1]
.sym 86724 r_adc_master_tx_buffer_1[73][1]
.sym 86725 r_spi_master_tx_counter[0]
.sym 86726 $false
.sym 86735 r_adc_master_tx_buffer_1[74][1]
.sym 86736 r_adc_master_tx_buffer_1[75][1]
.sym 86737 r_spi_master_tx_counter[0]
.sym 86738 $false
.sym 86747 $abc$41607$n2749_1
.sym 86748 $abc$41607$n3612
.sym 86749 $abc$41607$n2747_1
.sym 86750 $abc$41607$n3611
.sym 86753 r_adc_master_rx_buffer_1[5]
.sym 86754 $false
.sym 86755 $false
.sym 86756 $false
.sym 86759 r_adc_master_rx_buffer_1[14]
.sym 86760 $false
.sym 86761 $false
.sym 86762 $false
.sym 86769 $abc$41607$n5478
.sym 86770 blink_simple_LED2.i_clk$2
.sym 86771 $false
.sym 86772 $abc$41607$n3045
.sym 86773 $abc$41607$n3057
.sym 86774 $abc$41607$n5037_1
.sym 86775 $abc$41607$n5338_1
.sym 86776 $abc$41607$n5335_1
.sym 86777 $abc$41607$n5003_1
.sym 86779 r_adc_master_tx_buffer_1[43][4]
.sym 86846 $abc$41607$n4223_1
.sym 86847 $abc$41607$n4224_1
.sym 86848 $abc$41607$n2729
.sym 86849 $false
.sym 86852 r_adc_master_tx_buffer_1[50][1]
.sym 86853 r_adc_master_tx_buffer_1[54][1]
.sym 86854 r_spi_master_tx_counter[2]
.sym 86855 $false
.sym 86858 $abc$41607$n2732
.sym 86859 $abc$41607$n5385_1
.sym 86860 $abc$41607$n4222_1
.sym 86861 $abc$41607$n2835
.sym 86864 r_adc_master_tx_buffer_2[26][6]
.sym 86865 r_adc_master_tx_buffer_2[27][6]
.sym 86866 r_spi_master_tx_counter[0]
.sym 86867 r_spi_master_tx_counter[1]
.sym 86876 $abc$41607$n4218_1
.sym 86877 $abc$41607$n4215_1
.sym 86878 r_spi_master_tx_counter[3]
.sym 86879 r_spi_master_tx_counter[1]
.sym 86888 r_adc_master_rx_buffer_1[9]
.sym 86889 $false
.sym 86890 $false
.sym 86891 $false
.sym 86892 $abc$41607$n5516
.sym 86893 blink_simple_LED2.i_clk$2
.sym 86894 $false
.sym 86895 $abc$41607$n4289_1
.sym 86896 $abc$41607$n4200_1
.sym 86897 $abc$41607$n3049
.sym 86898 $abc$41607$n4199_1
.sym 86899 $abc$41607$n3784
.sym 86900 $abc$41607$n3051
.sym 86901 r_adc_master_tx_buffer_2[98][3]
.sym 86902 r_adc_master_tx_buffer_2[99][3]
.sym 86969 $abc$41607$n5144
.sym 86970 $abc$41607$n3797
.sym 86971 $abc$41607$n3800
.sym 86972 $abc$41607$n2771
.sym 86975 $abc$41607$n5141
.sym 86976 $abc$41607$n5138
.sym 86977 r_spi_master_tx_counter[3]
.sym 86978 r_spi_master_tx_counter[1]
.sym 86981 $abc$41607$n5139
.sym 86982 $abc$41607$n3784
.sym 86983 $abc$41607$n3785
.sym 86984 $abc$41607$n3786
.sym 86987 $abc$41607$n3799
.sym 86988 $abc$41607$n3798
.sym 86989 r_spi_master_tx_counter[1]
.sym 86990 $abc$41607$n2732
.sym 86993 r_adc_master_tx_buffer_1[60][4]
.sym 86994 r_adc_master_tx_buffer_1[61][4]
.sym 86995 r_spi_master_tx_counter[0]
.sym 86996 $false
.sym 86999 r_adc_master_tx_buffer_2[42][6]
.sym 87000 r_adc_master_tx_buffer_2[43][6]
.sym 87001 r_spi_master_tx_counter[0]
.sym 87002 $abc$41607$n2749_1
.sym 87005 r_adc_master_tx_buffer_2[82][6]
.sym 87006 r_adc_master_tx_buffer_2[86][6]
.sym 87007 r_spi_master_tx_counter[0]
.sym 87008 r_spi_master_tx_counter[2]
.sym 87011 r_adc_master_rx_buffer_1[14]
.sym 87012 $false
.sym 87013 $false
.sym 87014 $false
.sym 87015 $abc$41607$n5583
.sym 87016 blink_simple_LED2.i_clk$2
.sym 87017 $false
.sym 87019 $abc$41607$n5036_1
.sym 87020 $abc$41607$n3799
.sym 87021 $abc$41607$n5034_1
.sym 87022 $abc$41607$n5035
.sym 87023 $abc$41607$n3063
.sym 87024 r_adc_master_tx_buffer_1[63][4]
.sym 87025 r_adc_master_tx_buffer_1[62][4]
.sym 87092 $abc$41607$n2729
.sym 87093 $abc$41607$n4993_1
.sym 87094 $abc$41607$n2982
.sym 87095 $abc$41607$n2987
.sym 87104 r_adc_master_tx_buffer_1[49][4]
.sym 87105 r_adc_master_tx_buffer_1[53][4]
.sym 87106 r_spi_master_tx_counter[0]
.sym 87107 r_spi_master_tx_counter[2]
.sym 87110 $abc$41607$n5146
.sym 87111 $abc$41607$n5143
.sym 87112 r_spi_master_tx_counter[3]
.sym 87113 r_spi_master_tx_counter[1]
.sym 87116 r_adc_master_tx_buffer_2[19][6]
.sym 87117 r_adc_master_tx_buffer_2[23][6]
.sym 87118 r_spi_master_tx_counter[2]
.sym 87119 r_spi_master_tx_counter[0]
.sym 87128 r_adc_master_tx_buffer_1[48][4]
.sym 87129 r_adc_master_tx_buffer_1[52][4]
.sym 87130 r_spi_master_tx_counter[0]
.sym 87131 $abc$41607$n5142
.sym 87134 r_adc_master_rx_buffer_1[25]
.sym 87135 $false
.sym 87136 $false
.sym 87137 $false
.sym 87138 $abc$41607$n5586
.sym 87139 blink_simple_LED2.i_clk$2
.sym 87140 $false
.sym 87141 $abc$41607$n4271_1
.sym 87142 $abc$41607$n4258_1
.sym 87143 r_adc_master_tx_buffer_2[119][7]
.sym 87144 r_adc_master_tx_buffer_2[117][6]
.sym 87145 r_adc_master_tx_buffer_2[118][3]
.sym 87147 r_adc_master_tx_buffer_2[116][0]
.sym 87148 r_adc_master_tx_buffer_2[116][2]
.sym 87215 r_adc_master_tx_buffer_2[86][3]
.sym 87216 r_adc_master_tx_buffer_2[87][3]
.sym 87217 r_spi_master_tx_counter[0]
.sym 87218 $false
.sym 87221 r_adc_master_tx_buffer_2[82][5]
.sym 87222 r_adc_master_tx_buffer_2[86][5]
.sym 87223 r_spi_master_tx_counter[2]
.sym 87224 $false
.sym 87227 $abc$41607$n3072
.sym 87228 $abc$41607$n3071
.sym 87229 r_spi_master_tx_counter[2]
.sym 87230 r_spi_master_tx_counter[1]
.sym 87233 r_adc_master_rx_buffer_1[11]
.sym 87234 $false
.sym 87235 $false
.sym 87236 $false
.sym 87239 r_adc_master_rx_buffer_1[3]
.sym 87240 $false
.sym 87241 $false
.sym 87242 $false
.sym 87251 r_adc_master_rx_buffer_1[13]
.sym 87252 $false
.sym 87253 $false
.sym 87254 $false
.sym 87257 r_adc_master_rx_buffer_1[14]
.sym 87258 $false
.sym 87259 $false
.sym 87260 $false
.sym 87261 $abc$41607$n5584
.sym 87262 blink_simple_LED2.i_clk$2
.sym 87263 $false
.sym 87264 $abc$41607$n5562
.sym 87265 $abc$41607$n2917
.sym 87266 $abc$41607$n5587
.sym 87267 $abc$41607$n5567
.sym 87268 $abc$41607$n5548
.sym 87269 $abc$41607$n5631
.sym 87270 r_adc_master_tx_buffer_2[18][7]
.sym 87271 r_adc_master_tx_buffer_2[16][0]
.sym 87338 r_adc_master_rx_buffer_1[27]
.sym 87339 $false
.sym 87340 $false
.sym 87341 $false
.sym 87368 r_adc_master_rx_buffer_1[12]
.sym 87369 $false
.sym 87370 $false
.sym 87371 $false
.sym 87380 r_adc_master_rx_buffer_1[2]
.sym 87381 $false
.sym 87382 $false
.sym 87383 $false
.sym 87384 $abc$41607$n5505
.sym 87385 blink_simple_LED2.i_clk$2
.sym 87386 $false
.sym 87387 $abc$41607$n2889
.sym 87388 $abc$41607$n5044
.sym 87390 $abc$41607$n5561
.sym 87391 $abc$41607$n5583
.sym 87392 $abc$41607$n5593
.sym 87393 $abc$41607$n5579
.sym 87394 r_adc_master_tx_buffer_2[20][0]
.sym 87467 r_adc_master_tx_buffer_1[33][4]
.sym 87468 r_adc_master_tx_buffer_1[37][4]
.sym 87469 r_spi_master_tx_counter[0]
.sym 87470 r_spi_master_tx_counter[2]
.sym 87473 r_adc_master_tx_buffer_1[36][3]
.sym 87474 r_adc_master_tx_buffer_1[37][3]
.sym 87475 r_spi_master_tx_counter[0]
.sym 87476 $false
.sym 87479 r_adc_master_rx_buffer_1[0]
.sym 87480 $false
.sym 87481 $false
.sym 87482 $false
.sym 87507 $abc$41607$n5588
.sym 87508 blink_simple_LED2.i_clk$2
.sym 87509 $false
.sym 87510 $abc$41607$n5588
.sym 87511 $abc$41607$n5525
.sym 87512 $abc$41607$n5591
.sym 87513 $abc$41607$n5535
.sym 87514 $abc$41607$n5494
.sym 87515 $abc$41607$n3602
.sym 87516 r_adc_master_tx_buffer_2[3][1]
.sym 87517 r_adc_master_tx_buffer_2[0][6]
.sym 87584 $abc$41607$n5111
.sym 87585 $abc$41607$n5105_1
.sym 87586 r_spi_master_tx_counter[3]
.sym 87587 r_spi_master_tx_counter[1]
.sym 87590 r_adc_master_tx_buffer_2[98][1]
.sym 87591 r_adc_master_tx_buffer_2[102][1]
.sym 87592 r_spi_master_tx_counter[0]
.sym 87593 $abc$41607$n5110
.sym 87596 r_adc_master_tx_buffer_2[102][3]
.sym 87597 r_adc_master_tx_buffer_2[103][3]
.sym 87598 r_spi_master_tx_counter[0]
.sym 87599 $false
.sym 87608 r_adc_master_rx_buffer_1[25]
.sym 87609 $false
.sym 87610 $false
.sym 87611 $false
.sym 87614 r_adc_master_rx_buffer_1[3]
.sym 87615 $false
.sym 87616 $false
.sym 87617 $false
.sym 87620 r_adc_master_rx_buffer_1[9]
.sym 87621 $false
.sym 87622 $false
.sym 87623 $false
.sym 87626 r_adc_master_rx_buffer_1[11]
.sym 87627 $false
.sym 87628 $false
.sym 87629 $false
.sym 87630 $abc$41607$n5588
.sym 87631 blink_simple_LED2.i_clk$2
.sym 87632 $false
.sym 87633 $abc$41607$n5630
.sym 87634 $abc$41607$n2801
.sym 87635 $abc$41607$n5558
.sym 87636 $abc$41607$n2805
.sym 87637 r_adc_master_tx_buffer_1[29][7]
.sym 87638 r_adc_master_tx_buffer_1[29][4]
.sym 87640 r_adc_master_tx_buffer_1[30][1]
.sym 87707 r_adc_master_tx_buffer_1[108][2]
.sym 87708 r_adc_master_tx_buffer_1[110][2]
.sym 87709 r_spi_master_tx_counter[0]
.sym 87710 $abc$41607$n4939_1
.sym 87713 r_adc_master_tx_buffer_1[32][4]
.sym 87714 r_adc_master_tx_buffer_1[36][4]
.sym 87715 r_spi_master_tx_counter[0]
.sym 87716 $abc$41607$n5137
.sym 87719 $abc$41607$n3075
.sym 87720 $abc$41607$n3074
.sym 87721 r_spi_master_tx_counter[0]
.sym 87722 $abc$41607$n2729
.sym 87725 r_adc_master_tx_buffer_2[92][1]
.sym 87726 r_adc_master_tx_buffer_2[93][1]
.sym 87727 r_spi_master_tx_counter[1]
.sym 87728 r_spi_master_tx_counter[0]
.sym 87731 $abc$41607$n3681
.sym 87732 $abc$41607$n3682
.sym 87733 $abc$41607$n2732
.sym 87734 r_spi_master_tx_counter[4]
.sym 87737 r_spi_master_tx_counter[3]
.sym 87738 $abc$41607$n3070
.sym 87739 $abc$41607$n3067
.sym 87740 $abc$41607$n3073
.sym 87743 r_adc_master_tx_buffer_2[94][1]
.sym 87744 r_adc_master_tx_buffer_2[95][1]
.sym 87745 r_spi_master_tx_counter[0]
.sym 87746 r_spi_master_tx_counter[1]
.sym 87749 r_adc_master_rx_buffer_1[4]
.sym 87750 $false
.sym 87751 $false
.sym 87752 $false
.sym 87753 $abc$41607$n5572
.sym 87754 blink_simple_LED2.i_clk$2
.sym 87755 $false
.sym 87756 $abc$41607$n2802_1
.sym 87757 $abc$41607$n5043_1
.sym 87758 $abc$41607$n5354_1
.sym 87759 $abc$41607$n2803
.sym 87760 r_adc_master_tx_buffer_2[20][1]
.sym 87761 r_adc_master_tx_buffer_2[22][4]
.sym 87762 r_adc_master_tx_buffer_2[21][0]
.sym 87830 r_adc_master_rx_buffer_1[26]
.sym 87831 $false
.sym 87832 $false
.sym 87833 $false
.sym 87842 r_adc_master_rx_buffer_1[10]
.sym 87843 $false
.sym 87844 $false
.sym 87845 $false
.sym 87848 r_adc_master_rx_buffer_1[15]
.sym 87849 $false
.sym 87850 $false
.sym 87851 $false
.sym 87854 r_adc_master_rx_buffer_1[21]
.sym 87855 $false
.sym 87856 $false
.sym 87857 $false
.sym 87866 r_adc_master_rx_buffer_1[19]
.sym 87867 $false
.sym 87868 $false
.sym 87869 $false
.sym 87872 r_adc_master_rx_buffer_1[12]
.sym 87873 $false
.sym 87874 $false
.sym 87875 $false
.sym 87876 $abc$41607$n5553
.sym 87877 blink_simple_LED2.i_clk$2
.sym 87878 $false
.sym 87879 $abc$41607$n3609
.sym 87881 $abc$41607$n4283_1
.sym 87882 $abc$41607$n5369_1
.sym 87883 $abc$41607$n4285_1
.sym 87884 r_adc_master_tx_buffer_1[77][7]
.sym 87885 r_adc_master_tx_buffer_1[78][1]
.sym 87886 r_adc_master_tx_buffer_1[79][1]
.sym 87953 r_adc_master_tx_buffer_2[74][5]
.sym 87954 r_adc_master_tx_buffer_2[75][5]
.sym 87955 r_spi_master_tx_counter[0]
.sym 87956 r_spi_master_tx_counter[1]
.sym 87959 r_adc_master_tx_buffer_1[83][1]
.sym 87960 r_adc_master_tx_buffer_1[87][1]
.sym 87961 r_spi_master_tx_counter[0]
.sym 87962 r_spi_master_tx_counter[2]
.sym 87965 r_adc_master_tx_buffer_1[80][1]
.sym 87966 r_adc_master_tx_buffer_1[84][1]
.sym 87967 r_spi_master_tx_counter[0]
.sym 87968 $abc$41607$n5086
.sym 87977 r_adc_master_rx_buffer_1[1]
.sym 87978 $false
.sym 87979 $false
.sym 87980 $false
.sym 87983 r_adc_master_rx_buffer_1[25]
.sym 87984 $false
.sym 87985 $false
.sym 87986 $false
.sym 87999 $abc$41607$n5535
.sym 88000 blink_simple_LED2.i_clk$2
.sym 88001 $false
.sym 88003 $abc$41607$n4959_1
.sym 88005 $abc$41607$n4527_1
.sym 88006 r_adc_master_tx_buffer_2[114][0]
.sym 88009 r_adc_master_tx_buffer_2[112][2]
.sym 88088 r_adc_master_rx_buffer_1[13]
.sym 88089 $false
.sym 88090 $false
.sym 88091 $false
.sym 88100 r_adc_master_rx_buffer_1[6]
.sym 88101 $false
.sym 88102 $false
.sym 88103 $false
.sym 88106 r_adc_master_rx_buffer_1[23]
.sym 88107 $false
.sym 88108 $false
.sym 88109 $false
.sym 88122 $abc$41607$n5581
.sym 88123 blink_simple_LED2.i_clk$2
.sym 88124 $false
.sym 88126 $abc$41607$n4298_1
.sym 88127 $abc$41607$n4525_1
.sym 88128 $abc$41607$n4273_1
.sym 88129 r_adc_master_tx_buffer_2[108][6]
.sym 88132 r_adc_master_tx_buffer_2[109][2]
.sym 88199 r_adc_master_rx_buffer_1[24]
.sym 88200 $false
.sym 88201 $false
.sym 88202 $false
.sym 88211 r_adc_master_rx_buffer_1[16]
.sym 88212 $false
.sym 88213 $false
.sym 88214 $false
.sym 88235 r_adc_master_rx_buffer_1[13]
.sym 88236 $false
.sym 88237 $false
.sym 88238 $false
.sym 88245 $abc$41607$n5505
.sym 88246 blink_simple_LED2.i_clk$2
.sym 88247 $false
.sym 88248 $abc$41607$n4116_1
.sym 88249 $abc$41607$n4299_1
.sym 88250 $abc$41607$n3887
.sym 88251 r_adc_master_tx_buffer_2[78][0]
.sym 88252 r_adc_master_tx_buffer_2[76][5]
.sym 88254 r_adc_master_tx_buffer_2[76][2]
.sym 88255 r_adc_master_tx_buffer_2[78][4]
.sym 88322 r_adc_master_tx_buffer_2[94][0]
.sym 88323 r_adc_master_tx_buffer_2[95][0]
.sym 88324 r_spi_master_tx_counter[0]
.sym 88325 $false
.sym 88346 $abc$41607$n3356
.sym 88347 $abc$41607$n3355
.sym 88348 r_spi_master_tx_counter[1]
.sym 88349 $abc$41607$n2732
.sym 88364 $true$2
.sym 88365 $false
.sym 88366 $false
.sym 88367 $false
.sym 88368 $abc$41607$n5628$2
.sym 88369 blink_simple_LED2.i_clk$2
.sym 88370 $false
.sym 88373 r_adc_master_tx_buffer_1[54][4]
.sym 88375 r_adc_master_tx_buffer_1[55][3]
.sym 88376 r_adc_master_tx_buffer_1[53][2]
.sym 88377 r_adc_master_tx_buffer_1[55][2]
.sym 88378 r_adc_master_tx_buffer_1[52][4]
.sym 88445 r_adc_master_tx_buffer_2[94][3]
.sym 88446 r_adc_master_tx_buffer_2[95][3]
.sym 88447 r_spi_master_tx_counter[0]
.sym 88448 r_spi_master_tx_counter[1]
.sym 88451 $abc$41607$n3076
.sym 88452 $abc$41607$n3077
.sym 88453 $abc$41607$n2732
.sym 88454 $abc$41607$n3066
.sym 88457 r_adc_master_tx_buffer_2[92][3]
.sym 88458 r_adc_master_tx_buffer_2[93][3]
.sym 88459 r_spi_master_tx_counter[1]
.sym 88460 r_spi_master_tx_counter[0]
.sym 88463 r_adc_master_rx_buffer_1[14]
.sym 88464 $false
.sym 88465 $false
.sym 88466 $false
.sym 88469 r_adc_master_rx_buffer_1[17]
.sym 88470 $false
.sym 88471 $false
.sym 88472 $false
.sym 88475 r_adc_master_rx_buffer_1[27]
.sym 88476 $false
.sym 88477 $false
.sym 88478 $false
.sym 88481 r_adc_master_rx_buffer_1[11]
.sym 88482 $false
.sym 88483 $false
.sym 88484 $false
.sym 88487 r_adc_master_rx_buffer_1[2]
.sym 88488 $false
.sym 88489 $false
.sym 88490 $false
.sym 88491 $abc$41607$n5586
.sym 88492 blink_simple_LED2.i_clk$2
.sym 88493 $false
.sym 88494 $abc$41607$n4014_1
.sym 88496 $abc$41607$n4096_1
.sym 88497 $abc$41607$n4015_1
.sym 88498 $abc$41607$n4016_1
.sym 88501 r_adc_master_tx_buffer_2[66][4]
.sym 88530 $true
.sym 88567 $abc$41607$n165$2
.sym 88568 $false
.sym 88569 $abc$41607$n165
.sym 88570 $false
.sym 88571 $false
.sym 88573 $auto$alumacc.cc:474:replace_alu$1581.C[2]
.sym 88575 $true$2
.sym 88576 $abc$41607$n149
.sym 88579 $auto$alumacc.cc:474:replace_alu$1581.C[3]
.sym 88581 $false
.sym 88582 $abc$41607$n162
.sym 88585 $auto$alumacc.cc:474:replace_alu$1581.C[4]
.sym 88587 $true$2
.sym 88588 $abc$41607$n5399
.sym 88591 $auto$alumacc.cc:474:replace_alu$1581.C[5]
.sym 88593 $false
.sym 88594 $abc$41607$n144
.sym 88597 $auto$alumacc.cc:474:replace_alu$1581.C[6]
.sym 88599 $false
.sym 88600 $abc$41607$n160
.sym 88603 $auto$alumacc.cc:474:replace_alu$1581.C[7]
.sym 88605 $false
.sym 88606 $abc$41607$n159
.sym 88609 $abc$41607$n5381$2
.sym 88611 $false
.sym 88612 $abc$41607$n158
.sym 88617 $abc$41607$n4097_1
.sym 88618 $abc$41607$n4098_1
.sym 88619 r_adc_master_tx_buffer_2[93][3]
.sym 88620 r_adc_master_tx_buffer_2[93][5]
.sym 88621 r_adc_master_tx_buffer_2[95][5]
.sym 88622 r_adc_master_tx_buffer_2[93][0]
.sym 88623 r_adc_master_tx_buffer_2[94][5]
.sym 88624 r_adc_master_tx_buffer_2[92][5]
.sym 88694 $abc$41607$n5381$2
.sym 88703 r_adc_master_tx_buffer_2[92][0]
.sym 88704 r_adc_master_tx_buffer_2[93][0]
.sym 88705 r_spi_master_tx_counter[0]
.sym 88706 $false
.sym 88715 r_adc_sample_delay[5]
.sym 88716 $false
.sym 88717 $false
.sym 88718 $false
.sym 88727 r_adc_sample_delay[0]
.sym 88728 $false
.sym 88729 $false
.sym 88730 $false
.sym 88733 r_adc_master_rx_buffer_1[13]
.sym 88734 $false
.sym 88735 $false
.sym 88736 $false
.sym 88737 $abc$41607$n5631$2
.sym 88738 blink_simple_LED2.i_clk$2
.sym 88739 $false
.sym 88740 $abc$41607$n3665
.sym 88741 r_adc_master_tx_buffer_1[28][1]
.sym 88743 r_adc_master_tx_buffer_1[28][5]
.sym 88745 r_adc_master_tx_buffer_1[30][5]
.sym 88747 r_adc_master_tx_buffer_1[29][1]
.sym 88814 PIN_8$2
.sym 88815 $false
.sym 88816 $false
.sym 88817 $false
.sym 88860 $abc$41607$n705
.sym 88861 blink_simple_LED2.i_clk$2
.sym 88862 $abc$41607$n901$2
.sym 88866 r_adc_master_tx_buffer_2[90][0]
.sym 88943 r_adc_master_rx_buffer_1[8]
.sym 88944 $false
.sym 88945 $false
.sym 88946 $false
.sym 88973 r_adc_master_rx_buffer_1[30]
.sym 88974 $false
.sym 88975 $false
.sym 88976 $false
.sym 88983 $abc$41607$n5630$2
.sym 88984 blink_simple_LED2.i_clk$2
.sym 88985 $false
.sym 89215 r_adc_master_tx_buffer_1[74][7]
.sym 89366 r_adc_master_rx_buffer_1[2]
.sym 89367 $false
.sym 89368 $false
.sym 89369 $false
.sym 89370 $abc$41607$n5569
.sym 89371 blink_simple_LED2.i_clk$2
.sym 89372 $false
.sym 89373 $abc$41607$n3576
.sym 89374 $abc$41607$n3477
.sym 89376 r_adc_master_tx_buffer_1[89][1]
.sym 89377 r_adc_master_tx_buffer_1[91][4]
.sym 89378 r_adc_master_tx_buffer_1[88][3]
.sym 89379 r_adc_master_tx_buffer_1[88][1]
.sym 89453 r_adc_master_rx_buffer_1[18]
.sym 89454 $false
.sym 89455 $false
.sym 89456 $false
.sym 89459 r_adc_master_rx_buffer_1[1]
.sym 89460 $false
.sym 89461 $false
.sym 89462 $false
.sym 89477 r_adc_master_rx_buffer_1[24]
.sym 89478 $false
.sym 89479 $false
.sym 89480 $false
.sym 89493 $abc$41607$n5527
.sym 89494 blink_simple_LED2.i_clk$2
.sym 89495 $false
.sym 89497 $abc$41607$n5410
.sym 89498 r_adc_master_tx_buffer_1[81][5]
.sym 89502 r_adc_master_tx_buffer_1[82][4]
.sym 89570 r_adc_master_rx_buffer_1[25]
.sym 89571 $false
.sym 89572 $false
.sym 89573 $false
.sym 89576 r_adc_master_rx_buffer_1[20]
.sym 89577 $false
.sym 89578 $false
.sym 89579 $false
.sym 89594 r_adc_master_rx_buffer_1[29]
.sym 89595 $false
.sym 89596 $false
.sym 89597 $false
.sym 89612 r_adc_master_rx_buffer_1[1]
.sym 89613 $false
.sym 89614 $false
.sym 89615 $false
.sym 89616 $abc$41607$n5579
.sym 89617 blink_simple_LED2.i_clk$2
.sym 89618 $false
.sym 89624 $abc$41607$n735
.sym 89625 $abc$41607$n5412
.sym 89626 r_adc_master_tx_buffer_1[91][2]
.sym 89705 r_adc_master_tx_buffer_1[64][0]
.sym 89706 r_adc_master_tx_buffer_1[68][0]
.sym 89707 r_spi_master_tx_counter[2]
.sym 89708 $false
.sym 89717 r_adc_master_tx_buffer_2[60][2]
.sym 89718 r_adc_master_tx_buffer_2[61][2]
.sym 89719 r_spi_master_tx_counter[1]
.sym 89720 r_spi_master_tx_counter[0]
.sym 89723 r_adc_master_rx_buffer_1[18]
.sym 89724 $false
.sym 89725 $false
.sym 89726 $false
.sym 89729 r_adc_master_rx_buffer_1[26]
.sym 89730 $false
.sym 89731 $false
.sym 89732 $false
.sym 89735 r_adc_master_rx_buffer_1[25]
.sym 89736 $false
.sym 89737 $false
.sym 89738 $false
.sym 89739 $abc$41607$n5578
.sym 89740 blink_simple_LED2.i_clk$2
.sym 89741 $false
.sym 89742 r_adc_master_tx_buffer_2[35][3]
.sym 89816 r_adc_master_tx_buffer_1[12][4]
.sym 89817 r_adc_master_tx_buffer_1[13][4]
.sym 89818 r_spi_master_tx_counter[0]
.sym 89819 $false
.sym 89822 r_adc_master_tx_buffer_2[26][2]
.sym 89823 r_adc_master_tx_buffer_2[27][2]
.sym 89824 r_spi_master_tx_counter[0]
.sym 89825 $abc$41607$n2749_1
.sym 89828 r_adc_master_tx_buffer_1[14][4]
.sym 89829 r_adc_master_tx_buffer_1[15][4]
.sym 89830 r_spi_master_tx_counter[0]
.sym 89831 $false
.sym 89834 $abc$41607$n3827
.sym 89835 $abc$41607$n3826
.sym 89836 r_spi_master_tx_counter[1]
.sym 89837 $abc$41607$n2732
.sym 89852 r_adc_master_rx_buffer_1[28]
.sym 89853 $false
.sym 89854 $false
.sym 89855 $false
.sym 89858 r_adc_master_rx_buffer_1[4]
.sym 89859 $false
.sym 89860 $false
.sym 89861 $false
.sym 89862 $abc$41607$n5478
.sym 89863 blink_simple_LED2.i_clk$2
.sym 89864 $false
.sym 89865 $abc$41607$n5280_1
.sym 89868 $abc$41607$n3519
.sym 89869 r_adc_master_tx_buffer_1[30][6]
.sym 89870 r_adc_master_tx_buffer_1[29][0]
.sym 89945 r_adc_master_tx_buffer_2[42][5]
.sym 89946 r_adc_master_tx_buffer_2[43][5]
.sym 89947 r_spi_master_tx_counter[0]
.sym 89948 $abc$41607$n2749_1
.sym 89951 r_adc_master_rx_buffer_1[27]
.sym 89952 $false
.sym 89953 $false
.sym 89954 $false
.sym 89957 r_adc_master_rx_buffer_1[5]
.sym 89958 $false
.sym 89959 $false
.sym 89960 $false
.sym 89963 r_adc_master_rx_buffer_1[18]
.sym 89964 $false
.sym 89965 $false
.sym 89966 $false
.sym 89969 r_adc_master_rx_buffer_1[3]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 r_adc_master_rx_buffer_1[13]
.sym 89976 $false
.sym 89977 $false
.sym 89978 $false
.sym 89981 r_adc_master_rx_buffer_1[8]
.sym 89982 $false
.sym 89983 $false
.sym 89984 $false
.sym 89985 $abc$41607$n5573
.sym 89986 blink_simple_LED2.i_clk$2
.sym 89987 $false
.sym 89989 r_adc_master_tx_buffer_2[89][7]
.sym 89991 r_adc_master_tx_buffer_2[88][1]
.sym 89992 r_adc_master_tx_buffer_2[90][6]
.sym 89993 r_adc_master_tx_buffer_2[91][1]
.sym 89994 r_adc_master_tx_buffer_2[90][2]
.sym 90062 r_adc_master_tx_buffer_1[65][5]
.sym 90063 r_adc_master_tx_buffer_1[69][5]
.sym 90064 r_spi_master_tx_counter[2]
.sym 90065 $false
.sym 90068 $abc$41607$n2832
.sym 90069 $abc$41607$n2831
.sym 90070 r_spi_master_tx_counter[1]
.sym 90071 $abc$41607$n2732
.sym 90080 r_adc_master_rx_buffer_1[23]
.sym 90081 $false
.sym 90082 $false
.sym 90083 $false
.sym 90092 r_adc_master_rx_buffer_1[28]
.sym 90093 $false
.sym 90094 $false
.sym 90095 $false
.sym 90098 r_adc_master_rx_buffer_1[21]
.sym 90099 $false
.sym 90100 $false
.sym 90101 $false
.sym 90104 r_adc_master_rx_buffer_1[5]
.sym 90105 $false
.sym 90106 $false
.sym 90107 $false
.sym 90108 $abc$41607$n5525
.sym 90109 blink_simple_LED2.i_clk$2
.sym 90110 $false
.sym 90112 $abc$41607$n3253
.sym 90113 $abc$41607$n2385
.sym 90114 $abc$41607$n3472
.sym 90116 $abc$41607$n3471
.sym 90117 $abc$41607$n3475
.sym 90118 r_adc_master_tx_buffer_1[8][6]
.sym 90185 $false
.sym 90186 spiMasterCS.r_CS_Inactive_Count[0]
.sym 90187 $false
.sym 90188 $false
.sym 90191 spiMasterCS.r_CS_Inactive_Count[0]
.sym 90192 $abc$41607$n2379
.sym 90193 $false
.sym 90194 $false
.sym 90197 spiMasterCS.r_SM_CS[1]
.sym 90198 $abc$41607$n2379
.sym 90199 spiMasterCS.r_SM_CS[2]
.sym 90200 spiMasterCS.r_CS_Inactive_Count[3]
.sym 90203 $abc$41607$n3465
.sym 90204 $abc$41607$n5060_1
.sym 90205 r_spi_master_tx_counter[5]
.sym 90206 $abc$41607$n3471
.sym 90209 spiMasterCS.r_SM_CS[1]
.sym 90210 $abc$41607$n2379
.sym 90211 spiMasterCS.r_SM_CS[2]
.sym 90212 spiMasterCS.r_CS_Inactive_Count[0]
.sym 90215 $abc$41607$n2378
.sym 90216 $abc$41607$n3253
.sym 90217 $abc$41607$n3262
.sym 90218 $abc$41607$n3252
.sym 90221 $abc$41607$n2385
.sym 90222 $abc$41607$n3253
.sym 90223 $abc$41607$n3255
.sym 90224 $abc$41607$n3252
.sym 90227 $abc$41607$n3258
.sym 90228 $abc$41607$n3260
.sym 90229 spiMasterCS.r_SM_CS[1]
.sym 90230 spiMasterCS.r_CS_Inactive_Count[1]
.sym 90231 $abc$41607$n544
.sym 90232 blink_simple_LED2.i_clk$2
.sym 90233 $abc$41607$n899$2
.sym 90235 $abc$41607$n4308_1
.sym 90236 $abc$41607$n3677
.sym 90237 $abc$41607$n3679
.sym 90238 $abc$41607$n3678
.sym 90239 r_adc_master_tx_buffer_1[63][6]
.sym 90240 r_adc_master_tx_buffer_1[60][1]
.sym 90241 r_adc_master_tx_buffer_1[60][4]
.sym 90314 r_adc_master_tx_buffer_2[8][3]
.sym 90315 r_adc_master_tx_buffer_2[9][3]
.sym 90316 r_spi_master_tx_counter[0]
.sym 90317 $abc$41607$n2747_1
.sym 90326 r_adc_master_rx_buffer_1[27]
.sym 90327 $false
.sym 90328 $false
.sym 90329 $false
.sym 90332 r_adc_master_rx_buffer_1[21]
.sym 90333 $false
.sym 90334 $false
.sym 90335 $false
.sym 90338 r_adc_master_rx_buffer_1[18]
.sym 90339 $false
.sym 90340 $false
.sym 90341 $false
.sym 90344 r_adc_master_rx_buffer_1[19]
.sym 90345 $false
.sym 90346 $false
.sym 90347 $false
.sym 90354 $abc$41607$n5564
.sym 90355 blink_simple_LED2.i_clk$2
.sym 90356 $false
.sym 90357 $abc$41607$n4057_1
.sym 90358 $abc$41607$n3390
.sym 90359 $abc$41607$n4201_1
.sym 90360 $abc$41607$n3367
.sym 90361 $abc$41607$n3392
.sym 90362 r_adc_master_tx_buffer_2[46][6]
.sym 90363 r_adc_master_tx_buffer_2[47][6]
.sym 90364 r_adc_master_tx_buffer_2[47][3]
.sym 90431 r_adc_master_tx_buffer_2[8][5]
.sym 90432 r_adc_master_tx_buffer_2[9][5]
.sym 90433 r_spi_master_tx_counter[1]
.sym 90434 r_spi_master_tx_counter[0]
.sym 90443 r_adc_master_rx_buffer_1[25]
.sym 90444 $false
.sym 90445 $false
.sym 90446 $false
.sym 90455 r_adc_master_rx_buffer_1[26]
.sym 90456 $false
.sym 90457 $false
.sym 90458 $false
.sym 90473 r_adc_master_rx_buffer_1[8]
.sym 90474 $false
.sym 90475 $false
.sym 90476 $false
.sym 90477 $abc$41607$n5546
.sym 90478 blink_simple_LED2.i_clk$2
.sym 90479 $false
.sym 90480 r_adc_master_tx_buffer_2[100][3]
.sym 90483 r_adc_master_tx_buffer_2[102][5]
.sym 90484 r_adc_master_tx_buffer_2[103][7]
.sym 90485 r_adc_master_tx_buffer_2[103][2]
.sym 90554 $abc$41607$n2830
.sym 90555 $abc$41607$n2833
.sym 90556 $abc$41607$n2834
.sym 90557 $abc$41607$n2835
.sym 90566 r_adc_master_rx_buffer_1[4]
.sym 90567 $false
.sym 90568 $false
.sym 90569 $false
.sym 90578 r_adc_master_rx_buffer_1[15]
.sym 90579 $false
.sym 90580 $false
.sym 90581 $false
.sym 90600 $abc$41607$n5573
.sym 90601 blink_simple_LED2.i_clk$2
.sym 90602 $false
.sym 90605 r_adc_master_tx_buffer_1[59][4]
.sym 90607 r_adc_master_tx_buffer_1[58][6]
.sym 90608 r_adc_master_tx_buffer_1[56][6]
.sym 90610 r_adc_master_tx_buffer_1[56][4]
.sym 90677 r_adc_master_tx_buffer_2[17][6]
.sym 90678 r_adc_master_tx_buffer_2[21][6]
.sym 90679 r_spi_master_tx_counter[2]
.sym 90680 r_spi_master_tx_counter[0]
.sym 90683 r_adc_master_rx_buffer_1[3]
.sym 90684 $false
.sym 90685 $false
.sym 90686 $false
.sym 90701 r_adc_master_rx_buffer_1[8]
.sym 90702 $false
.sym 90703 $false
.sym 90704 $false
.sym 90713 r_adc_master_rx_buffer_1[22]
.sym 90714 $false
.sym 90715 $false
.sym 90716 $false
.sym 90723 $abc$41607$n5567
.sym 90724 blink_simple_LED2.i_clk$2
.sym 90725 $false
.sym 90726 $abc$41607$n4056_1
.sym 90727 $abc$41607$n4441_1
.sym 90728 $abc$41607$n4354_1
.sym 90729 $abc$41607$n4045_1
.sym 90730 $abc$41607$n4353_1
.sym 90731 $abc$41607$n4352_1
.sym 90732 r_adc_master_tx_buffer_2[111][0]
.sym 90800 $abc$41607$n3062
.sym 90801 $abc$41607$n3063
.sym 90802 $abc$41607$n5006_1
.sym 90803 r_spi_master_tx_counter[1]
.sym 90824 r_adc_master_tx_buffer_2[112][3]
.sym 90825 r_adc_master_tx_buffer_2[116][3]
.sym 90826 r_spi_master_tx_counter[0]
.sym 90827 $abc$41607$n5005_1
.sym 90836 r_adc_master_rx_buffer_1[17]
.sym 90837 $false
.sym 90838 $false
.sym 90839 $false
.sym 90842 r_adc_master_rx_buffer_1[1]
.sym 90843 $false
.sym 90844 $false
.sym 90845 $false
.sym 90846 $abc$41607$n5530
.sym 90847 blink_simple_LED2.i_clk$2
.sym 90848 $false
.sym 90849 $abc$41607$n2731_1
.sym 90850 $abc$41607$n2728_1
.sym 90852 $abc$41607$n4941_1
.sym 90853 $abc$41607$n2762
.sym 90855 $abc$41607$n4404_1
.sym 90856 r_adc_master_tx_buffer_1[93][6]
.sym 90923 r_spi_master_tx_counter[3]
.sym 90924 $abc$41607$n3049
.sym 90925 $abc$41607$n3046
.sym 90926 $abc$41607$n3052
.sym 90929 r_adc_master_tx_buffer_2[120][3]
.sym 90930 $abc$41607$n3058
.sym 90931 r_spi_master_tx_counter[3]
.sym 90932 r_spi_master_tx_counter[4]
.sym 90935 $abc$41607$n3422
.sym 90936 $abc$41607$n5036_1
.sym 90937 $abc$41607$n5338_1
.sym 90938 r_spi_master_tx_counter[5]
.sym 90941 r_spi_master_tx_counter[4]
.sym 90942 $abc$41607$n5335_1
.sym 90943 $abc$41607$n5336_1
.sym 90944 $abc$41607$n5337_1
.sym 90947 r_adc_master_tx_buffer_2[8][0]
.sym 90948 r_adc_master_tx_buffer_2[9][0]
.sym 90949 r_spi_master_tx_counter[0]
.sym 90950 $abc$41607$n2747_1
.sym 90953 $abc$41607$n2732
.sym 90954 $abc$41607$n5002_1
.sym 90955 $abc$41607$n3045
.sym 90956 $abc$41607$n3057
.sym 90965 r_adc_master_rx_buffer_1[4]
.sym 90966 $false
.sym 90967 $false
.sym 90968 $false
.sym 90969 $abc$41607$n5508
.sym 90970 blink_simple_LED2.i_clk$2
.sym 90971 $false
.sym 90972 $abc$41607$n3422
.sym 90973 $abc$41607$n4296_1
.sym 90975 $abc$41607$n5370_1
.sym 90977 $abc$41607$n5392_1
.sym 90978 r_adc_master_tx_buffer_2[23][4]
.sym 91046 $abc$41607$n4290_1
.sym 91047 $abc$41607$n4296_1
.sym 91048 $abc$41607$n4297_1
.sym 91049 $abc$41607$n4298_1
.sym 91052 $abc$41607$n4202_1
.sym 91053 $abc$41607$n4201_1
.sym 91054 r_spi_master_tx_counter[1]
.sym 91055 $abc$41607$n2732
.sym 91058 $abc$41607$n3051
.sym 91059 $abc$41607$n3050
.sym 91060 r_spi_master_tx_counter[2]
.sym 91061 r_spi_master_tx_counter[1]
.sym 91064 $abc$41607$n4200_1
.sym 91065 $abc$41607$n4203_1
.sym 91066 $abc$41607$n4204_1
.sym 91067 $abc$41607$n2763
.sym 91070 r_adc_master_tx_buffer_1[42][4]
.sym 91071 r_adc_master_tx_buffer_1[43][4]
.sym 91072 r_spi_master_tx_counter[0]
.sym 91073 $abc$41607$n2749_1
.sym 91076 r_adc_master_tx_buffer_2[98][3]
.sym 91077 r_adc_master_tx_buffer_2[99][3]
.sym 91078 r_spi_master_tx_counter[0]
.sym 91079 $false
.sym 91082 r_adc_master_rx_buffer_1[11]
.sym 91083 $false
.sym 91084 $false
.sym 91085 $false
.sym 91088 r_adc_master_rx_buffer_1[3]
.sym 91089 $false
.sym 91090 $false
.sym 91091 $false
.sym 91092 $abc$41607$n5587
.sym 91093 blink_simple_LED2.i_clk$2
.sym 91094 $false
.sym 91095 $abc$41607$n4402_1
.sym 91097 $abc$41607$n5182_1
.sym 91098 r_adc_master_tx_buffer_2[19][6]
.sym 91100 r_adc_master_tx_buffer_2[16][6]
.sym 91101 r_adc_master_tx_buffer_2[19][4]
.sym 91102 r_adc_master_tx_buffer_2[17][2]
.sym 91175 $abc$41607$n5044
.sym 91176 $abc$41607$n5035
.sym 91177 r_spi_master_tx_counter[3]
.sym 91178 r_spi_master_tx_counter[1]
.sym 91181 r_adc_master_tx_buffer_1[62][4]
.sym 91182 r_adc_master_tx_buffer_1[63][4]
.sym 91183 r_spi_master_tx_counter[0]
.sym 91184 $false
.sym 91187 r_adc_master_tx_buffer_2[19][0]
.sym 91188 r_adc_master_tx_buffer_2[23][0]
.sym 91189 r_spi_master_tx_counter[0]
.sym 91190 r_spi_master_tx_counter[2]
.sym 91193 r_adc_master_tx_buffer_2[18][0]
.sym 91194 r_adc_master_tx_buffer_2[22][0]
.sym 91195 r_spi_master_tx_counter[0]
.sym 91196 $abc$41607$n5034_1
.sym 91199 r_adc_master_tx_buffer_2[114][3]
.sym 91200 r_adc_master_tx_buffer_2[118][3]
.sym 91201 r_spi_master_tx_counter[0]
.sym 91202 r_spi_master_tx_counter[2]
.sym 91205 r_adc_master_rx_buffer_1[4]
.sym 91206 $false
.sym 91207 $false
.sym 91208 $false
.sym 91211 r_adc_master_rx_buffer_1[12]
.sym 91212 $false
.sym 91213 $false
.sym 91214 $false
.sym 91215 $abc$41607$n5521
.sym 91216 blink_simple_LED2.i_clk$2
.sym 91217 $false
.sym 91218 r_adc_master_tx_buffer_1[50][5]
.sym 91223 r_adc_master_tx_buffer_1[49][4]
.sym 91224 r_adc_master_tx_buffer_1[50][1]
.sym 91225 r_adc_master_tx_buffer_1[48][6]
.sym 91292 $abc$41607$n4273_1
.sym 91293 $abc$41607$n4272_1
.sym 91294 r_spi_master_tx_counter[1]
.sym 91295 $abc$41607$n2732
.sym 91298 r_adc_master_tx_buffer_2[113][6]
.sym 91299 r_adc_master_tx_buffer_2[117][6]
.sym 91300 r_spi_master_tx_counter[1]
.sym 91301 r_spi_master_tx_counter[2]
.sym 91304 r_adc_master_rx_buffer_1[7]
.sym 91305 $false
.sym 91306 $false
.sym 91307 $false
.sym 91310 r_adc_master_rx_buffer_1[22]
.sym 91311 $false
.sym 91312 $false
.sym 91313 $false
.sym 91316 r_adc_master_rx_buffer_1[11]
.sym 91317 $false
.sym 91318 $false
.sym 91319 $false
.sym 91328 r_adc_master_rx_buffer_1[24]
.sym 91329 $false
.sym 91330 $false
.sym 91331 $false
.sym 91334 r_adc_master_rx_buffer_1[26]
.sym 91335 $false
.sym 91336 $false
.sym 91337 $false
.sym 91338 $abc$41607$n5592$2
.sym 91339 blink_simple_LED2.i_clk$2
.sym 91340 $false
.sym 91341 $abc$41607$n5483
.sym 91342 $abc$41607$n5553
.sym 91343 $abc$41607$n5478
.sym 91344 $abc$41607$n4711_1
.sym 91345 $abc$41607$n5563
.sym 91346 r_adc_master_tx_buffer_2[111][3]
.sym 91347 r_adc_master_tx_buffer_2[109][1]
.sym 91348 r_adc_master_tx_buffer_2[110][3]
.sym 91415 r_adc_master_rx_reading_counter[0]
.sym 91416 $abc$41607$n4712_1
.sym 91417 $abc$41607$n4717_1
.sym 91418 $abc$41607$n4750_1
.sym 91421 r_adc_master_tx_buffer_2[112][2]
.sym 91422 r_adc_master_tx_buffer_2[116][2]
.sym 91423 r_spi_master_tx_counter[0]
.sym 91424 r_spi_master_tx_counter[2]
.sym 91427 r_adc_master_rx_reading_counter[0]
.sym 91428 $abc$41607$n3150
.sym 91429 $abc$41607$n4717_1
.sym 91430 $abc$41607$n4750_1
.sym 91433 $abc$41607$n4750_1
.sym 91434 $abc$41607$n4712_1
.sym 91435 $abc$41607$n4728_1
.sym 91436 $false
.sym 91439 $abc$41607$n4710_1
.sym 91440 $abc$41607$n3150
.sym 91441 $abc$41607$n4717_1
.sym 91442 r_adc_master_rx_reading_counter[0]
.sym 91445 $abc$41607$n4710_1
.sym 91446 $abc$41607$n4712_1
.sym 91447 $abc$41607$n4728_1
.sym 91448 $false
.sym 91451 r_adc_master_rx_buffer_1[15]
.sym 91452 $false
.sym 91453 $false
.sym 91454 $false
.sym 91457 r_adc_master_rx_buffer_1[24]
.sym 91458 $false
.sym 91459 $false
.sym 91460 $false
.sym 91461 $abc$41607$n5567
.sym 91462 blink_simple_LED2.i_clk$2
.sym 91463 $false
.sym 91464 $abc$41607$n5578
.sym 91465 $abc$41607$n5574
.sym 91466 $abc$41607$n4713_1
.sym 91467 $abc$41607$n5498
.sym 91468 $abc$41607$n4728_1
.sym 91469 $abc$41607$n5521
.sym 91470 r_adc_master_tx_buffer_2[5][2]
.sym 91471 r_adc_master_tx_buffer_2[7][3]
.sym 91538 r_adc_master_tx_buffer_2[76][2]
.sym 91539 r_adc_master_tx_buffer_2[77][2]
.sym 91540 r_spi_master_tx_counter[1]
.sym 91541 r_spi_master_tx_counter[0]
.sym 91544 r_adc_master_tx_buffer_2[16][0]
.sym 91545 r_adc_master_tx_buffer_2[20][0]
.sym 91546 r_spi_master_tx_counter[0]
.sym 91547 $abc$41607$n5043_1
.sym 91556 $abc$41607$n4710_1
.sym 91557 $abc$41607$n3150
.sym 91558 $abc$41607$n3303
.sym 91559 $false
.sym 91562 $abc$41607$n4750_1
.sym 91563 $abc$41607$n4728_1
.sym 91564 $abc$41607$n4733_1
.sym 91565 $false
.sym 91568 $abc$41607$n4750_1
.sym 91569 $abc$41607$n3150
.sym 91570 $abc$41607$n3303
.sym 91571 $false
.sym 91574 r_adc_master_rx_reading_counter[0]
.sym 91575 $abc$41607$n4717_1
.sym 91576 $abc$41607$n4733_1
.sym 91577 $abc$41607$n4750_1
.sym 91580 r_adc_master_rx_buffer_1[24]
.sym 91581 $false
.sym 91582 $false
.sym 91583 $false
.sym 91584 $abc$41607$n5568
.sym 91585 blink_simple_LED2.i_clk$2
.sym 91586 $false
.sym 91587 $abc$41607$n3303
.sym 91588 $abc$41607$n4348_1
.sym 91589 $abc$41607$n5540
.sym 91590 $abc$41607$n5505
.sym 91591 $abc$41607$n5572
.sym 91592 r_adc_master_tx_buffer_2[90][1]
.sym 91593 r_adc_master_tx_buffer_2[88][5]
.sym 91594 r_adc_master_tx_buffer_2[91][6]
.sym 91661 $abc$41607$n4750_1
.sym 91662 $abc$41607$n3150
.sym 91663 $abc$41607$n4717_1
.sym 91664 r_adc_master_rx_reading_counter[0]
.sym 91667 r_adc_master_rx_reading_counter[0]
.sym 91668 $abc$41607$n4717_1
.sym 91669 $abc$41607$n4733_1
.sym 91670 $abc$41607$n4710_1
.sym 91673 $abc$41607$n4750_1
.sym 91674 $abc$41607$n3150
.sym 91675 $abc$41607$n4728_1
.sym 91676 $false
.sym 91679 $abc$41607$n4710_1
.sym 91680 $abc$41607$n4728_1
.sym 91681 $abc$41607$n4733_1
.sym 91682 $false
.sym 91685 r_adc_master_rx_reading_counter[0]
.sym 91686 $abc$41607$n4712_1
.sym 91687 $abc$41607$n4717_1
.sym 91688 $abc$41607$n4710_1
.sym 91691 r_adc_master_tx_buffer_1[67][1]
.sym 91692 r_adc_master_tx_buffer_1[71][1]
.sym 91693 r_spi_master_tx_counter[2]
.sym 91694 r_spi_master_tx_counter[0]
.sym 91697 r_adc_master_rx_buffer_1[1]
.sym 91698 $false
.sym 91699 $false
.sym 91700 $false
.sym 91703 r_adc_master_rx_buffer_1[30]
.sym 91704 $false
.sym 91705 $false
.sym 91706 $false
.sym 91707 $abc$41607$n5562
.sym 91708 blink_simple_LED2.i_clk$2
.sym 91709 $false
.sym 91710 $abc$41607$n4400_1
.sym 91712 $abc$41607$n5568
.sym 91713 $abc$41607$n5496
.sym 91715 r_adc_master_tx_buffer_1[48][2]
.sym 91716 r_adc_master_tx_buffer_1[50][0]
.sym 91717 r_adc_master_tx_buffer_1[51][2]
.sym 91784 $abc$41607$n4710_1
.sym 91785 $abc$41607$n3151
.sym 91786 $abc$41607$n4712_1
.sym 91787 $false
.sym 91790 $abc$41607$n2805
.sym 91791 $abc$41607$n2806_1
.sym 91792 r_spi_master_tx_counter[1]
.sym 91793 $abc$41607$n2802_1
.sym 91796 $abc$41607$n4710_1
.sym 91797 $abc$41607$n3150
.sym 91798 $abc$41607$n3151
.sym 91799 $false
.sym 91802 r_adc_master_tx_buffer_1[49][2]
.sym 91803 r_adc_master_tx_buffer_1[53][2]
.sym 91804 r_spi_master_tx_counter[2]
.sym 91805 r_spi_master_tx_counter[0]
.sym 91808 r_adc_master_rx_buffer_1[23]
.sym 91809 $false
.sym 91810 $false
.sym 91811 $false
.sym 91814 r_adc_master_rx_buffer_1[20]
.sym 91815 $false
.sym 91816 $false
.sym 91817 $false
.sym 91826 r_adc_master_rx_buffer_1[9]
.sym 91827 $false
.sym 91828 $false
.sym 91829 $false
.sym 91830 $abc$41607$n5498
.sym 91831 blink_simple_LED2.i_clk$2
.sym 91832 $false
.sym 91833 $abc$41607$n5391_1
.sym 91834 $abc$41607$n5353_1
.sym 91835 $abc$41607$n5390_1
.sym 91836 r_adc_master_tx_buffer_1[111][4]
.sym 91837 r_adc_master_tx_buffer_1[109][0]
.sym 91838 r_adc_master_tx_buffer_1[108][5]
.sym 91839 r_adc_master_tx_buffer_1[109][7]
.sym 91840 r_adc_master_tx_buffer_1[108][7]
.sym 91907 $abc$41607$n2804_1
.sym 91908 $abc$41607$n2803
.sym 91909 r_spi_master_tx_counter[1]
.sym 91910 r_spi_master_tx_counter[3]
.sym 91913 r_adc_master_tx_buffer_2[17][0]
.sym 91914 r_adc_master_tx_buffer_2[21][0]
.sym 91915 r_spi_master_tx_counter[0]
.sym 91916 r_spi_master_tx_counter[2]
.sym 91919 r_adc_master_tx_buffer_1[108][4]
.sym 91920 r_adc_master_tx_buffer_1[110][4]
.sym 91921 r_spi_master_tx_counter[0]
.sym 91922 $abc$41607$n5353_1
.sym 91925 r_adc_master_tx_buffer_1[51][2]
.sym 91926 r_adc_master_tx_buffer_1[55][2]
.sym 91927 r_spi_master_tx_counter[2]
.sym 91928 r_spi_master_tx_counter[0]
.sym 91931 r_adc_master_rx_buffer_1[25]
.sym 91932 $false
.sym 91933 $false
.sym 91934 $false
.sym 91937 r_adc_master_rx_buffer_1[12]
.sym 91938 $false
.sym 91939 $false
.sym 91940 $false
.sym 91943 r_adc_master_rx_buffer_1[16]
.sym 91944 $false
.sym 91945 $false
.sym 91946 $false
.sym 91953 $abc$41607$n5568
.sym 91954 blink_simple_LED2.i_clk$2
.sym 91955 $false
.sym 91956 $abc$41607$n5126
.sym 91957 $abc$41607$n5389_1
.sym 91958 $abc$41607$n3476
.sym 91960 $abc$41607$n5125
.sym 91962 r_adc_master_tx_buffer_2[18][1]
.sym 91963 r_adc_master_tx_buffer_2[17][0]
.sym 92030 r_adc_master_tx_buffer_1[78][1]
.sym 92031 r_adc_master_tx_buffer_1[79][1]
.sym 92032 r_spi_master_tx_counter[0]
.sym 92033 r_spi_master_tx_counter[1]
.sym 92042 $abc$41607$n4285_1
.sym 92043 $abc$41607$n2749_1
.sym 92044 $abc$41607$n4284_1
.sym 92045 $abc$41607$n2891
.sym 92048 r_adc_master_tx_buffer_2[78][4]
.sym 92049 r_adc_master_tx_buffer_2[79][4]
.sym 92050 r_spi_master_tx_counter[1]
.sym 92051 r_spi_master_tx_counter[0]
.sym 92054 r_adc_master_tx_buffer_2[74][6]
.sym 92055 r_adc_master_tx_buffer_2[75][6]
.sym 92056 r_spi_master_tx_counter[0]
.sym 92057 $false
.sym 92060 r_adc_master_rx_buffer_1[23]
.sym 92061 $false
.sym 92062 $false
.sym 92063 $false
.sym 92066 r_adc_master_rx_buffer_1[9]
.sym 92067 $false
.sym 92068 $false
.sym 92069 $false
.sym 92072 r_adc_master_rx_buffer_1[1]
.sym 92073 $false
.sym 92074 $false
.sym 92075 $false
.sym 92076 $abc$41607$n5532
.sym 92077 blink_simple_LED2.i_clk$2
.sym 92078 $false
.sym 92080 $abc$41607$n5105_1
.sym 92086 r_adc_master_tx_buffer_2[22][1]
.sym 92159 r_adc_master_tx_buffer_2[96][2]
.sym 92160 r_adc_master_tx_buffer_2[100][2]
.sym 92161 r_spi_master_tx_counter[0]
.sym 92162 $abc$41607$n4958_1
.sym 92171 r_adc_master_tx_buffer_1[28][7]
.sym 92172 r_adc_master_tx_buffer_1[29][7]
.sym 92173 r_spi_master_tx_counter[0]
.sym 92174 $false
.sym 92177 r_adc_master_rx_buffer_1[8]
.sym 92178 $false
.sym 92179 $false
.sym 92180 $false
.sym 92195 r_adc_master_rx_buffer_1[26]
.sym 92196 $false
.sym 92197 $false
.sym 92198 $false
.sym 92199 $abc$41607$n5591
.sym 92200 blink_simple_LED2.i_clk$2
.sym 92201 $false
.sym 92203 $abc$41607$n5127
.sym 92208 $abc$41607$n5128
.sym 92209 r_adc_master_tx_buffer_2[17][1]
.sym 92282 $abc$41607$n4300_1
.sym 92283 $abc$41607$n4299_1
.sym 92284 r_spi_master_tx_counter[1]
.sym 92285 $abc$41607$n2732
.sym 92288 $abc$41607$n4527_1
.sym 92289 $abc$41607$n4526_1
.sym 92290 r_spi_master_tx_counter[1]
.sym 92291 $abc$41607$n2732
.sym 92294 r_adc_master_tx_buffer_2[108][6]
.sym 92295 r_adc_master_tx_buffer_2[109][6]
.sym 92296 r_spi_master_tx_counter[0]
.sym 92297 $false
.sym 92300 r_adc_master_rx_buffer_1[30]
.sym 92301 $false
.sym 92302 $false
.sym 92303 $false
.sym 92318 r_adc_master_rx_buffer_1[18]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $abc$41607$n5590
.sym 92323 blink_simple_LED2.i_clk$2
.sym 92324 $false
.sym 92326 r_adc_master_tx_buffer_2[68][2]
.sym 92327 r_adc_master_tx_buffer_2[70][4]
.sym 92328 r_adc_master_tx_buffer_2[69][0]
.sym 92329 r_adc_master_tx_buffer_2[68][4]
.sym 92330 r_adc_master_tx_buffer_2[71][1]
.sym 92331 r_adc_master_tx_buffer_2[68][7]
.sym 92332 r_adc_master_tx_buffer_2[71][0]
.sym 92399 r_adc_master_tx_buffer_2[76][5]
.sym 92400 r_adc_master_tx_buffer_2[77][5]
.sym 92401 r_spi_master_tx_counter[1]
.sym 92402 r_spi_master_tx_counter[0]
.sym 92405 r_adc_master_tx_buffer_2[94][6]
.sym 92406 r_adc_master_tx_buffer_2[95][6]
.sym 92407 r_spi_master_tx_counter[0]
.sym 92408 $false
.sym 92411 r_adc_master_tx_buffer_2[66][4]
.sym 92412 r_adc_master_tx_buffer_2[70][4]
.sym 92413 r_spi_master_tx_counter[0]
.sym 92414 r_spi_master_tx_counter[2]
.sym 92417 r_adc_master_rx_buffer_1[8]
.sym 92418 $false
.sym 92419 $false
.sym 92420 $false
.sym 92423 r_adc_master_rx_buffer_1[29]
.sym 92424 $false
.sym 92425 $false
.sym 92426 $false
.sym 92435 r_adc_master_rx_buffer_1[26]
.sym 92436 $false
.sym 92437 $false
.sym 92438 $false
.sym 92441 r_adc_master_rx_buffer_1[12]
.sym 92442 $false
.sym 92443 $false
.sym 92444 $false
.sym 92445 $abc$41607$n5582
.sym 92446 blink_simple_LED2.i_clk$2
.sym 92447 $false
.sym 92448 $abc$41607$n3596
.sym 92449 $abc$41607$n3597
.sym 92450 $abc$41607$n3595
.sym 92451 r_adc_master_tx_buffer_1[110][1]
.sym 92452 r_adc_master_tx_buffer_1[109][4]
.sym 92453 r_adc_master_tx_buffer_1[111][1]
.sym 92454 r_adc_master_tx_buffer_1[109][1]
.sym 92455 r_adc_master_tx_buffer_1[111][7]
.sym 92534 r_adc_master_rx_buffer_1[12]
.sym 92535 $false
.sym 92536 $false
.sym 92537 $false
.sym 92546 r_adc_master_rx_buffer_1[3]
.sym 92547 $false
.sym 92548 $false
.sym 92549 $false
.sym 92552 r_adc_master_rx_buffer_1[18]
.sym 92553 $false
.sym 92554 $false
.sym 92555 $false
.sym 92558 r_adc_master_rx_buffer_1[2]
.sym 92559 $false
.sym 92560 $false
.sym 92561 $false
.sym 92564 r_adc_master_rx_buffer_1[28]
.sym 92565 $false
.sym 92566 $false
.sym 92567 $false
.sym 92568 $abc$41607$n5516
.sym 92569 blink_simple_LED2.i_clk$2
.sym 92570 $false
.sym 92577 $abc$41607$n4501_1
.sym 92578 r_adc_master_tx_buffer_1[105][4]
.sym 92645 $abc$41607$n4016_1
.sym 92646 $abc$41607$n4015_1
.sym 92647 r_spi_master_tx_counter[1]
.sym 92648 $abc$41607$n2732
.sym 92657 $abc$41607$n4098_1
.sym 92658 $abc$41607$n4097_1
.sym 92659 r_spi_master_tx_counter[1]
.sym 92660 $abc$41607$n2732
.sym 92663 r_adc_master_tx_buffer_1[30][5]
.sym 92664 r_adc_master_tx_buffer_1[31][5]
.sym 92665 r_spi_master_tx_counter[0]
.sym 92666 $false
.sym 92669 r_adc_master_tx_buffer_1[28][5]
.sym 92670 r_adc_master_tx_buffer_1[29][5]
.sym 92671 r_spi_master_tx_counter[0]
.sym 92672 $false
.sym 92687 r_adc_master_rx_buffer_1[12]
.sym 92688 $false
.sym 92689 $false
.sym 92690 $false
.sym 92691 $abc$41607$n5579
.sym 92692 blink_simple_LED2.i_clk$2
.sym 92693 $false
.sym 92696 r_adc_master_tx_buffer_2[78][3]
.sym 92697 r_adc_master_tx_buffer_2[77][5]
.sym 92699 r_adc_master_tx_buffer_2[77][4]
.sym 92768 r_adc_master_tx_buffer_2[94][5]
.sym 92769 r_adc_master_tx_buffer_2[95][5]
.sym 92770 r_spi_master_tx_counter[0]
.sym 92771 $false
.sym 92774 r_adc_master_tx_buffer_2[92][5]
.sym 92775 r_adc_master_tx_buffer_2[93][5]
.sym 92776 r_spi_master_tx_counter[0]
.sym 92777 $false
.sym 92780 r_adc_master_rx_buffer_1[19]
.sym 92781 $false
.sym 92782 $false
.sym 92783 $false
.sym 92786 r_adc_master_rx_buffer_1[21]
.sym 92787 $false
.sym 92788 $false
.sym 92789 $false
.sym 92792 r_adc_master_rx_buffer_1[5]
.sym 92793 $false
.sym 92794 $false
.sym 92795 $false
.sym 92798 r_adc_master_rx_buffer_1[16]
.sym 92799 $false
.sym 92800 $false
.sym 92801 $false
.sym 92804 r_adc_master_rx_buffer_1[13]
.sym 92805 $false
.sym 92806 $false
.sym 92807 $false
.sym 92810 r_adc_master_rx_buffer_1[29]
.sym 92811 $false
.sym 92812 $false
.sym 92813 $false
.sym 92814 $abc$41607$n5586
.sym 92815 blink_simple_LED2.i_clk$2
.sym 92816 $false
.sym 92818 r_adc_master_tx_buffer_1[88][6]
.sym 92823 r_adc_master_tx_buffer_1[90][7]
.sym 92891 r_adc_master_tx_buffer_1[28][1]
.sym 92892 r_adc_master_tx_buffer_1[29][1]
.sym 92893 r_spi_master_tx_counter[0]
.sym 92894 $false
.sym 92897 r_adc_master_rx_buffer_1[25]
.sym 92898 $false
.sym 92899 $false
.sym 92900 $false
.sym 92909 r_adc_master_rx_buffer_1[29]
.sym 92910 $false
.sym 92911 $false
.sym 92912 $false
.sym 92921 r_adc_master_rx_buffer_1[13]
.sym 92922 $false
.sym 92923 $false
.sym 92924 $false
.sym 92933 r_adc_master_rx_buffer_1[17]
.sym 92934 $false
.sym 92935 $false
.sym 92936 $false
.sym 92937 $abc$41607$n5498
.sym 92938 blink_simple_LED2.i_clk$2
.sym 92939 $false
.sym 92942 r_adc_master_tx_buffer_2[95][3]
.sym 93032 r_adc_master_rx_buffer_1[8]
.sym 93033 $false
.sym 93034 $false
.sym 93035 $false
.sym 93060 $abc$41607$n5585
.sym 93061 blink_simple_LED2.i_clk$2
.sym 93062 $false
.sym 93165 r_adc_master_tx_buffer_1[93][0]
.sym 93291 r_adc_master_tx_buffer_1[73][5]
.sym 93296 r_adc_master_tx_buffer_1[74][0]
.sym 93407 r_adc_master_rx_buffer_1[15]
.sym 93408 $false
.sym 93409 $false
.sym 93410 $false
.sym 93447 $abc$41607$n5530
.sym 93448 blink_simple_LED2.i_clk$2
.sym 93449 $false
.sym 93450 $abc$41607$n2832
.sym 93452 $abc$41607$n5385_1
.sym 93454 r_adc_master_tx_buffer_2[29][2]
.sym 93455 r_adc_master_tx_buffer_2[28][2]
.sym 93456 r_adc_master_tx_buffer_2[28][6]
.sym 93524 r_adc_master_tx_buffer_1[88][1]
.sym 93525 r_adc_master_tx_buffer_1[89][1]
.sym 93526 r_spi_master_tx_counter[1]
.sym 93527 r_spi_master_tx_counter[0]
.sym 93530 r_adc_master_tx_buffer_1[66][0]
.sym 93531 r_adc_master_tx_buffer_1[70][0]
.sym 93532 r_spi_master_tx_counter[0]
.sym 93533 r_spi_master_tx_counter[2]
.sym 93542 r_adc_master_rx_buffer_1[17]
.sym 93543 $false
.sym 93544 $false
.sym 93545 $false
.sym 93548 r_adc_master_rx_buffer_1[4]
.sym 93549 $false
.sym 93550 $false
.sym 93551 $false
.sym 93554 r_adc_master_rx_buffer_1[27]
.sym 93555 $false
.sym 93556 $false
.sym 93557 $false
.sym 93560 r_adc_master_rx_buffer_1[25]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93570 $abc$41607$n5540
.sym 93571 blink_simple_LED2.i_clk$2
.sym 93572 $false
.sym 93575 $auto$alumacc.cc:474:replace_alu$1662.C[2]
.sym 93576 $auto$alumacc.cc:474:replace_alu$1662.C[3]
.sym 93577 $abc$41607$n2935
.sym 93578 $abc$41607$n2933
.sym 93579 $abc$41607$n2931
.sym 93580 r_adc_master_tx_buffer_2[107][2]
.sym 93653 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 93654 $false
.sym 93655 $false
.sym 93656 $false
.sym 93659 r_adc_master_rx_buffer_1[21]
.sym 93660 $false
.sym 93661 $false
.sym 93662 $false
.sym 93683 r_adc_master_rx_buffer_1[12]
.sym 93684 $false
.sym 93685 $false
.sym 93686 $false
.sym 93693 $abc$41607$n5535
.sym 93694 blink_simple_LED2.i_clk$2
.sym 93695 $false
.sym 93696 $abc$41607$n2927
.sym 93697 $abc$41607$n5017_1
.sym 93698 $abc$41607$n5408
.sym 93699 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 93700 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 93701 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 93702 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 93703 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 93732 $true
.sym 93769 $abc$41607$n5408$2
.sym 93770 $false
.sym 93771 $abc$41607$n5408
.sym 93772 $false
.sym 93773 $false
.sym 93775 $auto$alumacc.cc:474:replace_alu$1498.C[2]
.sym 93777 $false
.sym 93778 $abc$41607$n5369
.sym 93781 $auto$alumacc.cc:474:replace_alu$1498.C[3]
.sym 93783 $false
.sym 93784 $abc$41607$n5410
.sym 93787 $auto$alumacc.cc:474:replace_alu$1498.C[4]
.sym 93789 $false
.sym 93790 $abc$41607$n5412
.sym 93793 $abc$41607$n735$2
.sym 93795 $false
.sym 93796 $abc$41607$n5414
.sym 93803 $abc$41607$n735$2
.sym 93806 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 93807 $false
.sym 93808 $false
.sym 93809 $false
.sym 93812 r_adc_master_rx_buffer_1[2]
.sym 93813 $false
.sym 93814 $false
.sym 93815 $false
.sym 93816 $abc$41607$n5540
.sym 93817 blink_simple_LED2.i_clk$2
.sym 93818 $false
.sym 93821 $abc$41607$n3517
.sym 93823 $abc$41607$n3126
.sym 93824 r_adc_master_tx_buffer_1[15][3]
.sym 93825 r_adc_master_tx_buffer_1[13][4]
.sym 93893 r_adc_master_rx_buffer_1[3]
.sym 93894 $false
.sym 93895 $false
.sym 93896 $false
.sym 93939 $abc$41607$n5571
.sym 93940 blink_simple_LED2.i_clk$2
.sym 93941 $false
.sym 93945 $abc$41607$n2785
.sym 93946 $abc$41607$n740
.sym 93948 r_adc_master_tx_buffer_1[96][7]
.sym 94016 r_adc_master_tx_buffer_2[99][7]
.sym 94017 r_adc_master_tx_buffer_2[103][7]
.sym 94018 r_spi_master_tx_counter[0]
.sym 94019 r_spi_master_tx_counter[2]
.sym 94034 r_adc_master_tx_buffer_1[28][0]
.sym 94035 r_adc_master_tx_buffer_1[29][0]
.sym 94036 r_spi_master_tx_counter[1]
.sym 94037 r_spi_master_tx_counter[0]
.sym 94040 r_adc_master_rx_buffer_1[14]
.sym 94041 $false
.sym 94042 $false
.sym 94043 $false
.sym 94046 r_adc_master_rx_buffer_1[16]
.sym 94047 $false
.sym 94048 $false
.sym 94049 $false
.sym 94062 $abc$41607$n5498
.sym 94063 blink_simple_LED2.i_clk$2
.sym 94064 $false
.sym 94065 $abc$41607$n3394
.sym 94067 $abc$41607$n4262_1
.sym 94068 r_spi_master_tx_data_count[4]
.sym 94069 r_spi_master_tx_data_count[3]
.sym 94070 $abc$41607$n4264_1
.sym 94071 r_spi_master_tx_data_count[6]
.sym 94072 r_adc_master_tx_buffer_2[97][0]
.sym 94145 r_adc_master_rx_buffer_1[23]
.sym 94146 $false
.sym 94147 $false
.sym 94148 $false
.sym 94157 r_adc_master_rx_buffer_1[25]
.sym 94158 $false
.sym 94159 $false
.sym 94160 $false
.sym 94163 r_adc_master_rx_buffer_1[14]
.sym 94164 $false
.sym 94165 $false
.sym 94166 $false
.sym 94169 r_adc_master_rx_buffer_1[1]
.sym 94170 $false
.sym 94171 $false
.sym 94172 $false
.sym 94175 r_adc_master_rx_buffer_1[10]
.sym 94176 $false
.sym 94177 $false
.sym 94178 $false
.sym 94185 $abc$41607$n5585
.sym 94186 blink_simple_LED2.i_clk$2
.sym 94187 $false
.sym 94189 $abc$41607$n4542_1
.sym 94190 r_adc_master_tx_buffer_1[40][4]
.sym 94191 r_adc_master_tx_buffer_1[43][7]
.sym 94192 r_adc_master_tx_buffer_1[42][1]
.sym 94193 r_adc_master_tx_buffer_1[42][7]
.sym 94195 r_adc_master_tx_buffer_1[40][7]
.sym 94268 $abc$41607$n2379
.sym 94269 spiMasterCS.r_SM_CS[1]
.sym 94270 $false
.sym 94271 $false
.sym 94274 $false
.sym 94275 spiMasterCS.r_CS_Inactive_Count[3]
.sym 94276 $false
.sym 94277 $auto$alumacc.cc:474:replace_alu$1656.C[3]
.sym 94280 $abc$41607$n3474
.sym 94281 $abc$41607$n3473
.sym 94282 r_spi_master_tx_counter[1]
.sym 94283 r_spi_master_tx_counter[0]
.sym 94292 $abc$41607$n3475
.sym 94293 $abc$41607$n3472
.sym 94294 $abc$41607$n3478
.sym 94295 $abc$41607$n3481
.sym 94298 $abc$41607$n3477
.sym 94299 $abc$41607$n3476
.sym 94300 r_spi_master_tx_counter[1]
.sym 94301 r_spi_master_tx_counter[3]
.sym 94304 r_adc_master_rx_buffer_1[30]
.sym 94305 $false
.sym 94306 $false
.sym 94307 $false
.sym 94308 $abc$41607$n5481
.sym 94309 blink_simple_LED2.i_clk$2
.sym 94310 $false
.sym 94311 $abc$41607$n4074_1
.sym 94313 $abc$41607$n4076_1
.sym 94315 $abc$41607$n4541_1
.sym 94316 r_adc_master_tx_buffer_2[105][6]
.sym 94318 r_adc_master_tx_buffer_2[107][5]
.sym 94391 r_adc_master_tx_buffer_1[8][6]
.sym 94392 r_adc_master_tx_buffer_1[9][6]
.sym 94393 r_spi_master_tx_counter[0]
.sym 94394 $abc$41607$n2747_1
.sym 94397 $abc$41607$n3678
.sym 94398 $abc$41607$n3679
.sym 94399 $false
.sym 94400 $false
.sym 94403 r_adc_master_tx_buffer_2[90][1]
.sym 94404 r_adc_master_tx_buffer_2[91][1]
.sym 94405 r_spi_master_tx_counter[0]
.sym 94406 $abc$41607$n2749_1
.sym 94409 r_adc_master_tx_buffer_2[88][1]
.sym 94410 r_adc_master_tx_buffer_2[89][1]
.sym 94411 r_spi_master_tx_counter[0]
.sym 94412 $abc$41607$n2747_1
.sym 94415 r_adc_master_rx_buffer_1[6]
.sym 94416 $false
.sym 94417 $false
.sym 94418 $false
.sym 94421 r_adc_master_rx_buffer_1[25]
.sym 94422 $false
.sym 94423 $false
.sym 94424 $false
.sym 94427 r_adc_master_rx_buffer_1[28]
.sym 94428 $false
.sym 94429 $false
.sym 94430 $false
.sym 94431 $abc$41607$n5521
.sym 94432 blink_simple_LED2.i_clk$2
.sym 94433 $false
.sym 94437 r_adc_master_tx_buffer_1[73][7]
.sym 94439 r_adc_master_tx_buffer_1[73][2]
.sym 94508 r_adc_master_tx_buffer_1[104][5]
.sym 94509 r_adc_master_tx_buffer_1[105][5]
.sym 94510 r_spi_master_tx_counter[0]
.sym 94511 $abc$41607$n2747_1
.sym 94514 $abc$41607$n3392
.sym 94515 $abc$41607$n3391
.sym 94516 r_spi_master_tx_counter[1]
.sym 94517 $abc$41607$n2732
.sym 94520 r_adc_master_tx_buffer_2[46][6]
.sym 94521 r_adc_master_tx_buffer_2[47][6]
.sym 94522 r_spi_master_tx_counter[0]
.sym 94523 $false
.sym 94526 r_adc_master_tx_buffer_2[65][0]
.sym 94527 r_adc_master_tx_buffer_2[69][0]
.sym 94528 r_spi_master_tx_counter[2]
.sym 94529 $false
.sym 94532 r_adc_master_tx_buffer_2[108][0]
.sym 94533 r_adc_master_tx_buffer_2[109][0]
.sym 94534 r_spi_master_tx_counter[0]
.sym 94535 $false
.sym 94538 r_adc_master_rx_buffer_1[14]
.sym 94539 $false
.sym 94540 $false
.sym 94541 $false
.sym 94544 r_adc_master_rx_buffer_1[6]
.sym 94545 $false
.sym 94546 $false
.sym 94547 $false
.sym 94550 r_adc_master_rx_buffer_1[3]
.sym 94551 $false
.sym 94552 $false
.sym 94553 $false
.sym 94554 $abc$41607$n5574
.sym 94555 blink_simple_LED2.i_clk$2
.sym 94556 $false
.sym 94557 $abc$41607$n3498
.sym 94558 r_adc_master_tx_buffer_2[77][2]
.sym 94559 r_adc_master_tx_buffer_2[76][4]
.sym 94563 r_adc_master_tx_buffer_2[78][5]
.sym 94564 r_adc_master_tx_buffer_2[77][7]
.sym 94631 r_adc_master_rx_buffer_1[27]
.sym 94632 $false
.sym 94633 $false
.sym 94634 $false
.sym 94649 r_adc_master_rx_buffer_1[13]
.sym 94650 $false
.sym 94651 $false
.sym 94652 $false
.sym 94655 r_adc_master_rx_buffer_1[7]
.sym 94656 $false
.sym 94657 $false
.sym 94658 $false
.sym 94661 r_adc_master_rx_buffer_1[2]
.sym 94662 $false
.sym 94663 $false
.sym 94664 $false
.sym 94677 $abc$41607$n5588
.sym 94678 blink_simple_LED2.i_clk$2
.sym 94679 $false
.sym 94680 $abc$41607$n3463
.sym 94685 r_adc_master_tx_buffer_1[102][0]
.sym 94686 r_adc_master_tx_buffer_1[100][1]
.sym 94766 r_adc_master_rx_buffer_1[4]
.sym 94767 $false
.sym 94768 $false
.sym 94769 $false
.sym 94778 r_adc_master_rx_buffer_1[14]
.sym 94779 $false
.sym 94780 $false
.sym 94781 $false
.sym 94784 r_adc_master_rx_buffer_1[30]
.sym 94785 $false
.sym 94786 $false
.sym 94787 $false
.sym 94796 r_adc_master_rx_buffer_1[28]
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$41607$n5519
.sym 94801 blink_simple_LED2.i_clk$2
.sym 94802 $false
.sym 94803 r_adc_master_tx_buffer_1[103][6]
.sym 94804 r_adc_master_tx_buffer_1[101][6]
.sym 94805 r_adc_master_tx_buffer_1[103][7]
.sym 94807 r_adc_master_tx_buffer_1[103][3]
.sym 94808 r_adc_master_tx_buffer_1[100][3]
.sym 94809 r_adc_master_tx_buffer_1[103][0]
.sym 94810 r_adc_master_tx_buffer_1[100][2]
.sym 94877 r_adc_master_tx_buffer_1[106][5]
.sym 94878 r_adc_master_tx_buffer_1[107][5]
.sym 94879 r_spi_master_tx_counter[0]
.sym 94880 $abc$41607$n2749_1
.sym 94883 r_adc_master_tx_buffer_1[74][7]
.sym 94884 r_adc_master_tx_buffer_1[75][7]
.sym 94885 r_spi_master_tx_counter[0]
.sym 94886 $abc$41607$n2749_1
.sym 94889 r_adc_master_tx_buffer_1[58][6]
.sym 94890 r_adc_master_tx_buffer_1[59][6]
.sym 94891 r_spi_master_tx_counter[0]
.sym 94892 r_spi_master_tx_counter[1]
.sym 94895 $abc$41607$n5200_1
.sym 94896 $abc$41607$n4053_1
.sym 94897 $abc$41607$n4056_1
.sym 94898 $abc$41607$n4057_1
.sym 94901 r_adc_master_tx_buffer_1[56][6]
.sym 94902 r_adc_master_tx_buffer_1[57][6]
.sym 94903 r_spi_master_tx_counter[1]
.sym 94904 r_spi_master_tx_counter[0]
.sym 94907 $abc$41607$n4354_1
.sym 94908 $abc$41607$n4353_1
.sym 94909 $abc$41607$n2729
.sym 94910 $false
.sym 94913 r_adc_master_rx_buffer_1[0]
.sym 94914 $false
.sym 94915 $false
.sym 94916 $false
.sym 94923 $abc$41607$n5590
.sym 94924 blink_simple_LED2.i_clk$2
.sym 94925 $false
.sym 94926 $abc$41607$n3047
.sym 94927 $abc$41607$n5252_1
.sym 94928 $abc$41607$n4297_1
.sym 94930 r_adc_master_tx_buffer_2[89][1]
.sym 94932 r_adc_master_tx_buffer_2[88][6]
.sym 94933 r_adc_master_tx_buffer_2[89][6]
.sym 95000 r_adc_master_tx_buffer_1[90][2]
.sym 95001 r_adc_master_tx_buffer_1[91][2]
.sym 95002 r_spi_master_tx_counter[0]
.sym 95003 r_spi_master_tx_counter[1]
.sym 95006 $abc$41607$n2730
.sym 95007 $abc$41607$n2731_1
.sym 95008 $abc$41607$n2729
.sym 95009 $false
.sym 95018 $abc$41607$n2751_1
.sym 95019 r_spi_master_tx_counter[3]
.sym 95020 $abc$41607$n2762
.sym 95021 $abc$41607$n2763
.sym 95024 r_adc_master_tx_buffer_1[104][2]
.sym 95025 r_adc_master_tx_buffer_1[105][2]
.sym 95026 r_spi_master_tx_counter[0]
.sym 95027 $abc$41607$n2747_1
.sym 95036 r_adc_master_tx_buffer_1[92][6]
.sym 95037 r_adc_master_tx_buffer_1[93][6]
.sym 95038 r_spi_master_tx_counter[0]
.sym 95039 $false
.sym 95042 r_adc_master_rx_buffer_1[22]
.sym 95043 $false
.sym 95044 $false
.sym 95045 $false
.sym 95046 $abc$41607$n5542
.sym 95047 blink_simple_LED2.i_clk$2
.sym 95048 $false
.sym 95049 r_adc_master_tx_buffer_1[27][3]
.sym 95052 r_adc_master_tx_buffer_1[26][2]
.sym 95055 r_adc_master_tx_buffer_1[25][4]
.sym 95056 r_adc_master_tx_buffer_1[24][3]
.sym 95123 $abc$41607$n3423
.sym 95124 $abc$41607$n3426
.sym 95125 $abc$41607$n3427
.sym 95126 r_spi_master_tx_counter[4]
.sym 95129 r_adc_master_tx_buffer_2[90][6]
.sym 95130 r_adc_master_tx_buffer_2[91][6]
.sym 95131 r_spi_master_tx_counter[0]
.sym 95132 $abc$41607$n2749_1
.sym 95141 r_adc_master_tx_buffer_2[76][4]
.sym 95142 r_adc_master_tx_buffer_2[77][4]
.sym 95143 r_spi_master_tx_counter[1]
.sym 95144 $abc$41607$n5369_1
.sym 95153 $abc$41607$n2729
.sym 95154 $abc$41607$n5388_1
.sym 95155 $abc$41607$n5395_1
.sym 95156 $abc$41607$n5391_1
.sym 95159 r_adc_master_rx_buffer_1[4]
.sym 95160 $false
.sym 95161 $false
.sym 95162 $false
.sym 95169 $abc$41607$n5568
.sym 95170 blink_simple_LED2.i_clk$2
.sym 95171 $false
.sym 95173 r_adc_master_tx_buffer_2[115][0]
.sym 95176 r_adc_master_tx_buffer_2[114][3]
.sym 95178 r_adc_master_tx_buffer_2[113][6]
.sym 95179 r_adc_master_tx_buffer_2[113][7]
.sym 95246 $abc$41607$n4404_1
.sym 95247 $abc$41607$n4403_1
.sym 95248 r_spi_master_tx_counter[1]
.sym 95249 $abc$41607$n2732
.sym 95258 r_adc_master_tx_buffer_2[19][4]
.sym 95259 r_adc_master_tx_buffer_2[23][4]
.sym 95260 r_spi_master_tx_counter[0]
.sym 95261 r_spi_master_tx_counter[2]
.sym 95264 r_adc_master_rx_buffer_1[6]
.sym 95265 $false
.sym 95266 $false
.sym 95267 $false
.sym 95276 r_adc_master_rx_buffer_1[30]
.sym 95277 $false
.sym 95278 $false
.sym 95279 $false
.sym 95282 r_adc_master_rx_buffer_1[4]
.sym 95283 $false
.sym 95284 $false
.sym 95285 $false
.sym 95288 r_adc_master_rx_buffer_1[18]
.sym 95289 $false
.sym 95290 $false
.sym 95291 $false
.sym 95292 $abc$41607$n5567
.sym 95293 blink_simple_LED2.i_clk$2
.sym 95294 $false
.sym 95295 $abc$41607$n673
.sym 95299 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 95369 r_adc_master_rx_buffer_1[13]
.sym 95370 $false
.sym 95371 $false
.sym 95372 $false
.sym 95399 r_adc_master_rx_buffer_1[20]
.sym 95400 $false
.sym 95401 $false
.sym 95402 $false
.sym 95405 r_adc_master_rx_buffer_1[9]
.sym 95406 $false
.sym 95407 $false
.sym 95408 $false
.sym 95411 r_adc_master_rx_buffer_1[30]
.sym 95412 $false
.sym 95413 $false
.sym 95414 $false
.sym 95415 $abc$41607$n5514
.sym 95416 blink_simple_LED2.i_clk$2
.sym 95417 $false
.sym 95418 $abc$41607$n2730
.sym 95419 $abc$41607$n5551
.sym 95420 $abc$41607$n5564
.sym 95421 r_adc_master_tx_buffer_1[88][2]
.sym 95422 r_adc_master_tx_buffer_1[89][6]
.sym 95423 r_adc_master_tx_buffer_1[90][2]
.sym 95424 r_adc_master_tx_buffer_1[90][0]
.sym 95425 r_adc_master_tx_buffer_1[89][2]
.sym 95492 $abc$41607$n4710_1
.sym 95493 $abc$41607$n4711_1
.sym 95494 $abc$41607$n4717_1
.sym 95495 $false
.sym 95498 $abc$41607$n4710_1
.sym 95499 $abc$41607$n3150
.sym 95500 $abc$41607$n4713_1
.sym 95501 r_adc_master_rx_reading_counter[0]
.sym 95504 $abc$41607$n4710_1
.sym 95505 $abc$41607$n4711_1
.sym 95506 $abc$41607$n4713_1
.sym 95507 $false
.sym 95510 $abc$41607$n4712_1
.sym 95511 r_adc_master_rx_reading_counter[0]
.sym 95512 $false
.sym 95513 $false
.sym 95516 $abc$41607$n4750_1
.sym 95517 $abc$41607$n4711_1
.sym 95518 $abc$41607$n4717_1
.sym 95519 $false
.sym 95522 r_adc_master_rx_buffer_1[3]
.sym 95523 $false
.sym 95524 $false
.sym 95525 $false
.sym 95528 r_adc_master_rx_buffer_1[17]
.sym 95529 $false
.sym 95530 $false
.sym 95531 $false
.sym 95534 r_adc_master_rx_buffer_1[11]
.sym 95535 $false
.sym 95536 $false
.sym 95537 $false
.sym 95538 $abc$41607$n5590
.sym 95539 blink_simple_LED2.i_clk$2
.sym 95540 $false
.sym 95541 $abc$41607$n3482
.sym 95542 $abc$41607$n5586
.sym 95543 $abc$41607$n5580
.sym 95544 $abc$41607$n5532
.sym 95545 $abc$41607$n5570
.sym 95546 $abc$41607$n5481
.sym 95547 r_adc_master_tx_buffer_1[73][3]
.sym 95548 r_adc_master_tx_buffer_1[72][0]
.sym 95615 $abc$41607$n4750_1
.sym 95616 $abc$41607$n4724_1
.sym 95617 r_adc_master_rx_reading_counter[1]
.sym 95618 r_adc_master_rx_reading_counter[2]
.sym 95621 $abc$41607$n4750_1
.sym 95622 $abc$41607$n4724_1
.sym 95623 $abc$41607$n4713_1
.sym 95624 $false
.sym 95627 r_adc_master_rx_reading_counter[2]
.sym 95628 r_adc_master_rx_reading_counter[1]
.sym 95629 $false
.sym 95630 $false
.sym 95633 $abc$41607$n4710_1
.sym 95634 $abc$41607$n4711_1
.sym 95635 r_adc_master_rx_reading_counter[1]
.sym 95636 r_adc_master_rx_reading_counter[2]
.sym 95639 r_adc_master_rx_reading_counter[0]
.sym 95640 r_adc_master_rx_reading_counter[1]
.sym 95641 r_adc_master_rx_reading_counter[2]
.sym 95642 $false
.sym 95645 $abc$41607$n4710_1
.sym 95646 $abc$41607$n4724_1
.sym 95647 r_adc_master_rx_reading_counter[1]
.sym 95648 r_adc_master_rx_reading_counter[2]
.sym 95651 r_adc_master_rx_buffer_1[18]
.sym 95652 $false
.sym 95653 $false
.sym 95654 $false
.sym 95657 r_adc_master_rx_buffer_1[3]
.sym 95658 $false
.sym 95659 $false
.sym 95660 $false
.sym 95661 $abc$41607$n5563
.sym 95662 blink_simple_LED2.i_clk$2
.sym 95663 $false
.sym 95664 $abc$41607$n5585
.sym 95665 $abc$41607$n5584
.sym 95666 $abc$41607$n5514
.sym 95668 $abc$41607$n5503
.sym 95669 $abc$41607$n5530
.sym 95670 $abc$41607$n5573
.sym 95671 r_adc_master_tx_buffer_1[52][6]
.sym 95738 r_adc_master_rx_reading_counter[0]
.sym 95739 r_adc_master_rx_reading_counter[1]
.sym 95740 r_adc_master_rx_reading_counter[2]
.sym 95741 $false
.sym 95744 r_adc_master_tx_buffer_1[48][6]
.sym 95745 r_adc_master_tx_buffer_1[52][6]
.sym 95746 r_spi_master_tx_counter[0]
.sym 95747 r_spi_master_tx_counter[2]
.sym 95750 $abc$41607$n4710_1
.sym 95751 $abc$41607$n3303
.sym 95752 $abc$41607$n4733_1
.sym 95753 $false
.sym 95756 $abc$41607$n4710_1
.sym 95757 $abc$41607$n4724_1
.sym 95758 $abc$41607$n4717_1
.sym 95759 $false
.sym 95762 $abc$41607$n4750_1
.sym 95763 $abc$41607$n4724_1
.sym 95764 $abc$41607$n4717_1
.sym 95765 $false
.sym 95768 r_adc_master_rx_buffer_1[9]
.sym 95769 $false
.sym 95770 $false
.sym 95771 $false
.sym 95774 r_adc_master_rx_buffer_1[29]
.sym 95775 $false
.sym 95776 $false
.sym 95777 $false
.sym 95780 r_adc_master_rx_buffer_1[6]
.sym 95781 $false
.sym 95782 $false
.sym 95783 $false
.sym 95784 $abc$41607$n5585
.sym 95785 blink_simple_LED2.i_clk$2
.sym 95786 $false
.sym 95787 $abc$41607$n5519
.sym 95788 $abc$41607$n3930_1
.sym 95789 $abc$41607$n5516
.sym 95790 $abc$41607$n645
.sym 95793 $abc$41607$n5372
.sym 95794 r_adc_measure_under_sample[1]
.sym 95861 r_adc_master_tx_buffer_1[88][6]
.sym 95862 r_adc_master_tx_buffer_1[89][6]
.sym 95863 r_spi_master_tx_counter[0]
.sym 95864 $abc$41607$n2747_1
.sym 95873 $abc$41607$n4750_1
.sym 95874 $abc$41607$n3151
.sym 95875 $abc$41607$n4712_1
.sym 95876 $false
.sym 95879 $abc$41607$n4710_1
.sym 95880 $abc$41607$n3303
.sym 95881 $abc$41607$n4712_1
.sym 95882 $false
.sym 95891 r_adc_master_rx_buffer_1[26]
.sym 95892 $false
.sym 95893 $false
.sym 95894 $false
.sym 95897 r_adc_master_rx_buffer_1[8]
.sym 95898 $false
.sym 95899 $false
.sym 95900 $false
.sym 95903 r_adc_master_rx_buffer_1[2]
.sym 95904 $false
.sym 95905 $false
.sym 95906 $false
.sym 95907 $abc$41607$n5514
.sym 95908 blink_simple_LED2.i_clk$2
.sym 95909 $false
.sym 95912 $abc$41607$n4055_1
.sym 95914 $abc$41607$n4053_1
.sym 95915 $abc$41607$n4054_1
.sym 95916 r_adc_master_tx_buffer_1[66][1]
.sym 95917 r_adc_master_tx_buffer_1[67][1]
.sym 95984 $abc$41607$n5390_1
.sym 95985 $abc$41607$n5389_1
.sym 95986 r_spi_master_tx_counter[1]
.sym 95987 $abc$41607$n2732
.sym 95990 r_adc_master_tx_buffer_1[109][4]
.sym 95991 r_adc_master_tx_buffer_1[111][4]
.sym 95992 r_spi_master_tx_counter[0]
.sym 95993 r_spi_master_tx_counter[1]
.sym 95996 r_adc_master_tx_buffer_1[108][7]
.sym 95997 r_adc_master_tx_buffer_1[109][7]
.sym 95998 $abc$41607$n5387_1
.sym 95999 $false
.sym 96002 r_adc_master_rx_buffer_1[4]
.sym 96003 $false
.sym 96004 $false
.sym 96005 $false
.sym 96008 r_adc_master_rx_buffer_1[16]
.sym 96009 $false
.sym 96010 $false
.sym 96011 $false
.sym 96014 r_adc_master_rx_buffer_1[29]
.sym 96015 $false
.sym 96016 $false
.sym 96017 $false
.sym 96020 r_adc_master_rx_buffer_1[23]
.sym 96021 $false
.sym 96022 $false
.sym 96023 $false
.sym 96026 r_adc_master_rx_buffer_1[31]
.sym 96027 $false
.sym 96028 $false
.sym 96029 $false
.sym 96030 $abc$41607$n5553
.sym 96031 blink_simple_LED2.i_clk$2
.sym 96032 $false
.sym 96033 spiMasterADC.r_SM_CS[1]
.sym 96034 spiMasterADC.SPI_Master_Inst.r_Trailing_Edge
.sym 96038 spiMasterADC.r_SM_CS[0]
.sym 96107 $abc$41607$n5128
.sym 96108 $abc$41607$n5125
.sym 96109 r_spi_master_tx_counter[3]
.sym 96110 r_spi_master_tx_counter[1]
.sym 96113 r_adc_master_tx_buffer_1[110][7]
.sym 96114 r_adc_master_tx_buffer_1[111][7]
.sym 96115 r_spi_master_tx_counter[0]
.sym 96116 $false
.sym 96119 r_adc_master_tx_buffer_1[67][0]
.sym 96120 r_adc_master_tx_buffer_1[71][0]
.sym 96121 r_spi_master_tx_counter[2]
.sym 96122 r_spi_master_tx_counter[0]
.sym 96131 r_adc_master_tx_buffer_2[18][1]
.sym 96132 r_adc_master_tx_buffer_2[22][1]
.sym 96133 r_spi_master_tx_counter[0]
.sym 96134 $abc$41607$n5124
.sym 96143 r_adc_master_rx_buffer_1[9]
.sym 96144 $false
.sym 96145 $false
.sym 96146 $false
.sym 96149 r_adc_master_rx_buffer_1[16]
.sym 96150 $false
.sym 96151 $false
.sym 96152 $false
.sym 96153 $abc$41607$n5567
.sym 96154 blink_simple_LED2.i_clk$2
.sym 96155 $false
.sym 96156 $abc$41607$n5158
.sym 96161 r_adc_master_tx_buffer_2[38][4]
.sym 96236 r_adc_master_tx_buffer_2[96][1]
.sym 96237 r_adc_master_tx_buffer_2[100][1]
.sym 96238 r_spi_master_tx_counter[0]
.sym 96239 $abc$41607$n5104
.sym 96272 r_adc_master_rx_buffer_1[9]
.sym 96273 $false
.sym 96274 $false
.sym 96275 $false
.sym 96276 $abc$41607$n5568
.sym 96277 blink_simple_LED2.i_clk$2
.sym 96278 $false
.sym 96280 $abc$41607$n4366_1
.sym 96283 r_adc_master_tx_buffer_1[110][6]
.sym 96286 r_adc_master_tx_buffer_1[109][6]
.sym 96359 r_adc_master_tx_buffer_2[17][1]
.sym 96360 r_adc_master_tx_buffer_2[21][1]
.sym 96361 r_spi_master_tx_counter[0]
.sym 96362 r_spi_master_tx_counter[2]
.sym 96389 r_adc_master_tx_buffer_2[16][1]
.sym 96390 r_adc_master_tx_buffer_2[20][1]
.sym 96391 r_spi_master_tx_counter[0]
.sym 96392 $abc$41607$n5127
.sym 96395 r_adc_master_rx_buffer_1[17]
.sym 96396 $false
.sym 96397 $false
.sym 96398 $false
.sym 96399 $abc$41607$n5567
.sym 96400 blink_simple_LED2.i_clk$2
.sym 96401 $false
.sym 96402 r_adc_master_tx_buffer_2[94][0]
.sym 96403 r_adc_master_tx_buffer_2[94][7]
.sym 96407 r_adc_master_tx_buffer_2[95][6]
.sym 96409 r_adc_master_tx_buffer_2[95][1]
.sym 96482 r_adc_master_rx_buffer_1[26]
.sym 96483 $false
.sym 96484 $false
.sym 96485 $false
.sym 96488 r_adc_master_rx_buffer_1[12]
.sym 96489 $false
.sym 96490 $false
.sym 96491 $false
.sym 96494 r_adc_master_rx_buffer_1[16]
.sym 96495 $false
.sym 96496 $false
.sym 96497 $false
.sym 96500 r_adc_master_rx_buffer_1[28]
.sym 96501 $false
.sym 96502 $false
.sym 96503 $false
.sym 96506 r_adc_master_rx_buffer_1[1]
.sym 96507 $false
.sym 96508 $false
.sym 96509 $false
.sym 96512 r_adc_master_rx_buffer_1[31]
.sym 96513 $false
.sym 96514 $false
.sym 96515 $false
.sym 96518 r_adc_master_rx_buffer_1[0]
.sym 96519 $false
.sym 96520 $false
.sym 96521 $false
.sym 96522 $abc$41607$n5580
.sym 96523 blink_simple_LED2.i_clk$2
.sym 96524 $false
.sym 96525 $abc$41607$n3098
.sym 96527 $abc$41607$n4230_1
.sym 96528 r_adc_master_tx_buffer_2[57][6]
.sym 96530 r_adc_master_tx_buffer_2[57][4]
.sym 96531 r_adc_master_tx_buffer_2[56][6]
.sym 96532 r_adc_master_tx_buffer_2[57][3]
.sym 96599 r_adc_master_tx_buffer_1[110][1]
.sym 96600 r_adc_master_tx_buffer_1[111][1]
.sym 96601 r_spi_master_tx_counter[0]
.sym 96602 $false
.sym 96605 r_adc_master_tx_buffer_1[108][1]
.sym 96606 r_adc_master_tx_buffer_1[109][1]
.sym 96607 r_spi_master_tx_counter[0]
.sym 96608 $false
.sym 96611 $abc$41607$n3597
.sym 96612 $abc$41607$n3596
.sym 96613 r_spi_master_tx_counter[1]
.sym 96614 $abc$41607$n2732
.sym 96617 r_adc_master_rx_buffer_1[9]
.sym 96618 $false
.sym 96619 $false
.sym 96620 $false
.sym 96623 r_adc_master_rx_buffer_1[20]
.sym 96624 $false
.sym 96625 $false
.sym 96626 $false
.sym 96629 r_adc_master_rx_buffer_1[1]
.sym 96630 $false
.sym 96631 $false
.sym 96632 $false
.sym 96635 r_adc_master_rx_buffer_1[17]
.sym 96636 $false
.sym 96637 $false
.sym 96638 $false
.sym 96641 r_adc_master_rx_buffer_1[7]
.sym 96642 $false
.sym 96643 $false
.sym 96644 $false
.sym 96645 $abc$41607$n5553
.sym 96646 blink_simple_LED2.i_clk$2
.sym 96647 $false
.sym 96650 $abc$41607$n3081
.sym 96651 r_adc_master_tx_buffer_2[69][3]
.sym 96653 r_adc_master_tx_buffer_2[68][3]
.sym 96654 r_adc_master_tx_buffer_2[69][7]
.sym 96758 r_adc_master_tx_buffer_2[68][7]
.sym 96759 r_adc_master_tx_buffer_2[69][7]
.sym 96760 r_spi_master_tx_counter[0]
.sym 96761 $false
.sym 96764 r_adc_master_rx_buffer_1[20]
.sym 96765 $false
.sym 96766 $false
.sym 96767 $false
.sym 96768 $abc$41607$n5551
.sym 96769 blink_simple_LED2.i_clk$2
.sym 96770 $false
.sym 96773 $abc$41607$n3074
.sym 96775 r_adc_master_state[2]
.sym 96776 r_adc_master_state[3]
.sym 96857 r_adc_master_rx_buffer_1[11]
.sym 96858 $false
.sym 96859 $false
.sym 96860 $false
.sym 96863 r_adc_master_rx_buffer_1[21]
.sym 96864 $false
.sym 96865 $false
.sym 96866 $false
.sym 96875 r_adc_master_rx_buffer_1[20]
.sym 96876 $false
.sym 96877 $false
.sym 96878 $false
.sym 96891 $abc$41607$n5582
.sym 96892 blink_simple_LED2.i_clk$2
.sym 96893 $false
.sym 96894 r_adc_master_rx_buffer_1[6]
.sym 96974 r_adc_master_rx_buffer_1[30]
.sym 96975 $false
.sym 96976 $false
.sym 96977 $false
.sym 97004 r_adc_master_rx_buffer_1[15]
.sym 97005 $false
.sym 97006 $false
.sym 97007 $false
.sym 97014 $abc$41607$n5540
.sym 97015 blink_simple_LED2.i_clk$2
.sym 97016 $false
.sym 97022 r_adc_master_tx_buffer_2[89][3]
.sym 97024 r_adc_master_tx_buffer_2[91][3]
.sym 97103 r_adc_master_rx_buffer_1[3]
.sym 97104 $false
.sym 97105 $false
.sym 97106 $false
.sym 97137 $abc$41607$n5586
.sym 97138 blink_simple_LED2.i_clk$2
.sym 97139 $false
.sym 97327 r_adc_master_rx_buffer_1[16]
.sym 97328 $false
.sym 97329 $false
.sym 97330 $false
.sym 97361 $abc$41607$n5542
.sym 97362 blink_simple_LED2.i_clk$2
.sym 97363 $false
.sym 97478 r_adc_master_rx_buffer_1[21]
.sym 97479 $false
.sym 97480 $false
.sym 97481 $false
.sym 97508 r_adc_master_rx_buffer_1[8]
.sym 97509 $false
.sym 97510 $false
.sym 97511 $false
.sym 97524 $abc$41607$n5530
.sym 97525 blink_simple_LED2.i_clk$2
.sym 97526 $false
.sym 97601 r_adc_master_tx_buffer_2[28][2]
.sym 97602 r_adc_master_tx_buffer_2[29][2]
.sym 97603 r_spi_master_tx_counter[0]
.sym 97604 $false
.sym 97613 r_adc_master_tx_buffer_2[28][6]
.sym 97614 r_adc_master_tx_buffer_2[30][6]
.sym 97615 r_spi_master_tx_counter[0]
.sym 97616 $abc$41607$n5384
.sym 97625 r_adc_master_rx_buffer_1[18]
.sym 97626 $false
.sym 97627 $false
.sym 97628 $false
.sym 97631 r_adc_master_rx_buffer_1[26]
.sym 97632 $false
.sym 97633 $false
.sym 97634 $false
.sym 97637 r_adc_master_rx_buffer_1[30]
.sym 97638 $false
.sym 97639 $false
.sym 97640 $false
.sym 97647 $abc$41607$n5570
.sym 97648 blink_simple_LED2.i_clk$2
.sym 97649 $false
.sym 97686 $true
.sym 97723 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]$2
.sym 97724 $false
.sym 97725 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 97726 $false
.sym 97727 $false
.sym 97729 $auto$alumacc.cc:474:replace_alu$1662.C[2]$2
.sym 97731 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 97732 $true$2
.sym 97735 $auto$alumacc.cc:474:replace_alu$1662.C[3]$2
.sym 97737 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 97738 $true$2
.sym 97739 $auto$alumacc.cc:474:replace_alu$1662.C[2]$2
.sym 97741 $auto$alumacc.cc:474:replace_alu$1662.C[4]
.sym 97743 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 97744 $true$2
.sym 97745 $auto$alumacc.cc:474:replace_alu$1662.C[3]$2
.sym 97748 $false
.sym 97749 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 97750 $false
.sym 97751 $auto$alumacc.cc:474:replace_alu$1662.C[4]
.sym 97754 $false
.sym 97755 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 97756 $false
.sym 97757 $auto$alumacc.cc:474:replace_alu$1662.C[3]
.sym 97760 $false
.sym 97761 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 97762 $false
.sym 97763 $auto$alumacc.cc:474:replace_alu$1662.C[2]
.sym 97766 r_adc_master_rx_buffer_1[2]
.sym 97767 $false
.sym 97768 $false
.sym 97769 $false
.sym 97770 $abc$41607$n5589
.sym 97771 blink_simple_LED2.i_clk$2
.sym 97772 $false
.sym 97847 $false
.sym 97848 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 97849 $false
.sym 97850 $false
.sym 97853 r_adc_master_tx_buffer_2[24][3]
.sym 97854 r_adc_master_tx_buffer_2[25][3]
.sym 97855 r_spi_master_tx_counter[0]
.sym 97856 $abc$41607$n2747_1
.sym 97859 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 97860 $false
.sym 97861 $false
.sym 97862 $false
.sym 97865 r_spi_master_tx_dv
.sym 97866 $abc$41607$n2933
.sym 97867 $false
.sym 97868 $false
.sym 97871 r_spi_master_tx_dv
.sym 97872 $abc$41607$n2927
.sym 97873 $false
.sym 97874 $false
.sym 97877 r_spi_master_tx_dv
.sym 97878 $abc$41607$n2931
.sym 97879 $false
.sym 97880 $false
.sym 97883 r_spi_master_tx_dv
.sym 97884 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 97885 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 97886 $false
.sym 97889 r_spi_master_tx_dv
.sym 97890 $abc$41607$n2935
.sym 97891 $false
.sym 97892 $false
.sym 97893 $abc$41607$n740
.sym 97894 blink_simple_LED2.i_clk$2
.sym 97895 $abc$41607$n899$2
.sym 97982 r_adc_master_tx_buffer_1[24][0]
.sym 97983 r_adc_master_tx_buffer_1[25][0]
.sym 97984 r_spi_master_tx_counter[0]
.sym 97985 $false
.sym 97994 r_adc_master_tx_buffer_2[35][3]
.sym 97995 r_adc_master_tx_buffer_2[39][3]
.sym 97996 r_spi_master_tx_counter[2]
.sym 97997 $false
.sym 98000 r_adc_master_rx_buffer_1[3]
.sym 98001 $false
.sym 98002 $false
.sym 98003 $false
.sym 98006 r_adc_master_rx_buffer_1[20]
.sym 98007 $false
.sym 98008 $false
.sym 98009 $false
.sym 98016 $abc$41607$n5478
.sym 98017 blink_simple_LED2.i_clk$2
.sym 98018 $false
.sym 98111 r_adc_master_tx_buffer_1[10][2]
.sym 98112 r_adc_master_tx_buffer_1[11][2]
.sym 98113 r_spi_master_tx_counter[0]
.sym 98114 r_spi_master_tx_counter[1]
.sym 98117 $abc$41607$n3337
.sym 98118 r_spi_master_tx_dv
.sym 98119 $false
.sym 98120 $false
.sym 98129 r_adc_master_rx_buffer_1[31]
.sym 98130 $false
.sym 98131 $false
.sym 98132 $false
.sym 98139 $abc$41607$n5546
.sym 98140 blink_simple_LED2.i_clk$2
.sym 98141 $false
.sym 98216 r_adc_master_tx_buffer_2[97][0]
.sym 98217 r_adc_master_tx_buffer_2[101][0]
.sym 98218 r_spi_master_tx_counter[2]
.sym 98219 $false
.sym 98228 $abc$41607$n4264_1
.sym 98229 $abc$41607$n4263_1
.sym 98230 r_spi_master_tx_counter[1]
.sym 98231 r_spi_master_tx_counter[2]
.sym 98234 $abc$41607$n58
.sym 98235 $false
.sym 98236 $false
.sym 98237 $false
.sym 98240 $abc$41607$n56
.sym 98241 $false
.sym 98242 $false
.sym 98243 $false
.sym 98246 r_adc_master_tx_buffer_2[96][6]
.sym 98247 r_adc_master_tx_buffer_2[97][6]
.sym 98248 r_spi_master_tx_counter[0]
.sym 98249 $false
.sym 98252 $abc$41607$n62
.sym 98253 $false
.sym 98254 $false
.sym 98255 $false
.sym 98258 r_adc_master_rx_buffer_1[16]
.sym 98259 $false
.sym 98260 $false
.sym 98261 $false
.sym 98262 $abc$41607$n5587
.sym 98263 blink_simple_LED2.i_clk$2
.sym 98264 $false
.sym 98345 r_adc_master_tx_buffer_1[40][7]
.sym 98346 r_adc_master_tx_buffer_1[42][7]
.sym 98347 r_spi_master_tx_counter[1]
.sym 98348 $false
.sym 98351 r_adc_master_rx_buffer_1[28]
.sym 98352 $false
.sym 98353 $false
.sym 98354 $false
.sym 98357 r_adc_master_rx_buffer_1[7]
.sym 98358 $false
.sym 98359 $false
.sym 98360 $false
.sym 98363 r_adc_master_rx_buffer_1[9]
.sym 98364 $false
.sym 98365 $false
.sym 98366 $false
.sym 98369 r_adc_master_rx_buffer_1[15]
.sym 98370 $false
.sym 98371 $false
.sym 98372 $false
.sym 98381 r_adc_master_rx_buffer_1[31]
.sym 98382 $false
.sym 98383 $false
.sym 98384 $false
.sym 98385 $abc$41607$n5508
.sym 98386 blink_simple_LED2.i_clk$2
.sym 98387 $false
.sym 98462 $abc$41607$n4076_1
.sym 98463 $abc$41607$n2749_1
.sym 98464 $abc$41607$n4075_1
.sym 98465 $abc$41607$n2891
.sym 98474 r_adc_master_tx_buffer_1[74][5]
.sym 98475 r_adc_master_tx_buffer_1[75][5]
.sym 98476 r_spi_master_tx_counter[0]
.sym 98477 $false
.sym 98486 $abc$41607$n4543_1
.sym 98487 $abc$41607$n4542_1
.sym 98488 r_spi_master_tx_counter[0]
.sym 98489 $abc$41607$n2729
.sym 98492 r_adc_master_rx_buffer_1[22]
.sym 98493 $false
.sym 98494 $false
.sym 98495 $false
.sym 98504 r_adc_master_rx_buffer_1[5]
.sym 98505 $false
.sym 98506 $false
.sym 98507 $false
.sym 98508 $abc$41607$n5589
.sym 98509 blink_simple_LED2.i_clk$2
.sym 98510 $false
.sym 98603 r_adc_master_rx_buffer_1[23]
.sym 98604 $false
.sym 98605 $false
.sym 98606 $false
.sym 98615 r_adc_master_rx_buffer_1[18]
.sym 98616 $false
.sym 98617 $false
.sym 98618 $false
.sym 98631 $abc$41607$n5530
.sym 98632 blink_simple_LED2.i_clk$2
.sym 98633 $false
.sym 98708 r_adc_master_tx_buffer_1[102][0]
.sym 98709 r_adc_master_tx_buffer_1[98][0]
.sym 98710 r_spi_master_tx_counter[2]
.sym 98711 $false
.sym 98714 r_adc_master_rx_buffer_1[18]
.sym 98715 $false
.sym 98716 $false
.sym 98717 $false
.sym 98720 r_adc_master_rx_buffer_1[28]
.sym 98721 $false
.sym 98722 $false
.sym 98723 $false
.sym 98744 r_adc_master_rx_buffer_1[13]
.sym 98745 $false
.sym 98746 $false
.sym 98747 $false
.sym 98750 r_adc_master_rx_buffer_1[23]
.sym 98751 $false
.sym 98752 $false
.sym 98753 $false
.sym 98754 $abc$41607$n5582
.sym 98755 blink_simple_LED2.i_clk$2
.sym 98756 $false
.sym 98831 r_adc_master_tx_buffer_1[81][0]
.sym 98832 r_adc_master_tx_buffer_1[85][0]
.sym 98833 r_spi_master_tx_counter[2]
.sym 98834 r_spi_master_tx_counter[0]
.sym 98861 r_adc_master_rx_buffer_1[8]
.sym 98862 $false
.sym 98863 $false
.sym 98864 $false
.sym 98867 r_adc_master_rx_buffer_1[25]
.sym 98868 $false
.sym 98869 $false
.sym 98870 $false
.sym 98877 $abc$41607$n5548
.sym 98878 blink_simple_LED2.i_clk$2
.sym 98879 $false
.sym 98954 r_adc_master_rx_buffer_1[6]
.sym 98955 $false
.sym 98956 $false
.sym 98957 $false
.sym 98960 r_adc_master_rx_buffer_1[22]
.sym 98961 $false
.sym 98962 $false
.sym 98963 $false
.sym 98966 r_adc_master_rx_buffer_1[7]
.sym 98967 $false
.sym 98968 $false
.sym 98969 $false
.sym 98978 r_adc_master_rx_buffer_1[3]
.sym 98979 $false
.sym 98980 $false
.sym 98981 $false
.sym 98984 r_adc_master_rx_buffer_1[27]
.sym 98985 $false
.sym 98986 $false
.sym 98987 $false
.sym 98990 r_adc_master_rx_buffer_1[0]
.sym 98991 $false
.sym 98992 $false
.sym 98993 $false
.sym 98996 r_adc_master_rx_buffer_1[26]
.sym 98997 $false
.sym 98998 $false
.sym 98999 $false
.sym 99000 $abc$41607$n5548
.sym 99001 blink_simple_LED2.i_clk$2
.sym 99002 $false
.sym 99077 r_adc_master_tx_buffer_2[100][3]
.sym 99078 r_adc_master_tx_buffer_2[101][3]
.sym 99079 r_spi_master_tx_counter[0]
.sym 99080 $false
.sym 99083 r_adc_master_tx_buffer_1[99][6]
.sym 99084 r_adc_master_tx_buffer_1[103][6]
.sym 99085 r_spi_master_tx_counter[0]
.sym 99086 r_spi_master_tx_counter[2]
.sym 99089 r_adc_master_tx_buffer_2[88][6]
.sym 99090 r_adc_master_tx_buffer_2[89][6]
.sym 99091 r_spi_master_tx_counter[0]
.sym 99092 $abc$41607$n2747_1
.sym 99101 r_adc_master_rx_buffer_1[17]
.sym 99102 $false
.sym 99103 $false
.sym 99104 $false
.sym 99113 r_adc_master_rx_buffer_1[30]
.sym 99114 $false
.sym 99115 $false
.sym 99116 $false
.sym 99119 r_adc_master_rx_buffer_1[22]
.sym 99120 $false
.sym 99121 $false
.sym 99122 $false
.sym 99123 $abc$41607$n5585
.sym 99124 blink_simple_LED2.i_clk$2
.sym 99125 $false
.sym 99200 r_adc_master_rx_buffer_1[3]
.sym 99201 $false
.sym 99202 $false
.sym 99203 $false
.sym 99218 r_adc_master_rx_buffer_1[10]
.sym 99219 $false
.sym 99220 $false
.sym 99221 $false
.sym 99236 r_adc_master_rx_buffer_1[20]
.sym 99237 $false
.sym 99238 $false
.sym 99239 $false
.sym 99242 r_adc_master_rx_buffer_1[27]
.sym 99243 $false
.sym 99244 $false
.sym 99245 $false
.sym 99246 $abc$41607$n5496
.sym 99247 blink_simple_LED2.i_clk$2
.sym 99248 $false
.sym 99329 r_adc_master_rx_buffer_1[0]
.sym 99330 $false
.sym 99331 $false
.sym 99332 $false
.sym 99347 r_adc_master_rx_buffer_1[11]
.sym 99348 $false
.sym 99349 $false
.sym 99350 $false
.sym 99359 r_adc_master_rx_buffer_1[22]
.sym 99360 $false
.sym 99361 $false
.sym 99362 $false
.sym 99365 r_adc_master_rx_buffer_1[23]
.sym 99366 $false
.sym 99367 $false
.sym 99368 $false
.sym 99369 $abc$41607$n5591
.sym 99370 blink_simple_LED2.i_clk$2
.sym 99371 $false
.sym 99446 $abc$41607$n2728
.sym 99447 $abc$41607$n2731
.sym 99448 $false
.sym 99449 $false
.sym 99470 spiMasterADC.SPI_Master_Inst.r_SPI_Clk
.sym 99471 $false
.sym 99472 $false
.sym 99473 $false
.sym 99492 $abc$41607$n673
.sym 99493 blink_simple_LED2.i_clk$2
.sym 99494 $abc$41607$n901$2
.sym 99569 r_adc_master_tx_buffer_1[88][2]
.sym 99570 r_adc_master_tx_buffer_1[89][2]
.sym 99571 r_spi_master_tx_counter[1]
.sym 99572 r_spi_master_tx_counter[0]
.sym 99575 $abc$41607$n4710_1
.sym 99576 $abc$41607$n4715_1
.sym 99577 $abc$41607$n3150
.sym 99578 $false
.sym 99581 $abc$41607$n4750_1
.sym 99582 $abc$41607$n4715_1
.sym 99583 $abc$41607$n4712_1
.sym 99584 $false
.sym 99587 r_adc_master_rx_buffer_1[26]
.sym 99588 $false
.sym 99589 $false
.sym 99590 $false
.sym 99593 r_adc_master_rx_buffer_1[22]
.sym 99594 $false
.sym 99595 $false
.sym 99596 $false
.sym 99599 r_adc_master_rx_buffer_1[10]
.sym 99600 $false
.sym 99601 $false
.sym 99602 $false
.sym 99605 r_adc_master_rx_buffer_1[8]
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99611 r_adc_master_rx_buffer_1[18]
.sym 99612 $false
.sym 99613 $false
.sym 99614 $false
.sym 99615 $abc$41607$n5540
.sym 99616 blink_simple_LED2.i_clk$2
.sym 99617 $false
.sym 99692 r_adc_master_tx_buffer_1[72][0]
.sym 99693 r_adc_master_tx_buffer_1[73][0]
.sym 99694 r_spi_master_tx_counter[1]
.sym 99695 r_spi_master_tx_counter[0]
.sym 99698 $abc$41607$n4750_1
.sym 99699 $abc$41607$n4735_1
.sym 99700 r_adc_master_rx_reading_counter[1]
.sym 99701 r_adc_master_rx_reading_counter[2]
.sym 99704 $abc$41607$n4750_1
.sym 99705 $abc$41607$n4735_1
.sym 99706 $abc$41607$n4717_1
.sym 99707 $false
.sym 99710 $abc$41607$n4710_1
.sym 99711 $abc$41607$n4735_1
.sym 99712 $abc$41607$n4713_1
.sym 99713 $false
.sym 99716 $abc$41607$n4750_1
.sym 99717 $abc$41607$n4711_1
.sym 99718 r_adc_master_rx_reading_counter[1]
.sym 99719 r_adc_master_rx_reading_counter[2]
.sym 99722 $abc$41607$n4710_1
.sym 99723 $abc$41607$n4715_1
.sym 99724 $abc$41607$n4712_1
.sym 99725 $false
.sym 99728 r_adc_master_rx_buffer_1[19]
.sym 99729 $false
.sym 99730 $false
.sym 99731 $false
.sym 99734 r_adc_master_rx_buffer_1[24]
.sym 99735 $false
.sym 99736 $false
.sym 99737 $false
.sym 99738 $abc$41607$n5530
.sym 99739 blink_simple_LED2.i_clk$2
.sym 99740 $false
.sym 99815 $abc$41607$n4750_1
.sym 99816 $abc$41607$n3303
.sym 99817 $abc$41607$n4733_1
.sym 99818 $false
.sym 99821 $abc$41607$n4750_1
.sym 99822 $abc$41607$n3151
.sym 99823 $abc$41607$n4733_1
.sym 99824 $false
.sym 99827 $abc$41607$n4710_1
.sym 99828 $abc$41607$n4722_1
.sym 99829 $abc$41607$n4728_1
.sym 99830 $false
.sym 99839 r_adc_master_rx_reading_counter[0]
.sym 99840 $abc$41607$n4717_1
.sym 99841 $abc$41607$n4722_1
.sym 99842 $abc$41607$n4710_1
.sym 99845 $abc$41607$n4710_1
.sym 99846 $abc$41607$n4715_1
.sym 99847 $abc$41607$n4733_1
.sym 99848 $false
.sym 99851 $abc$41607$n4750_1
.sym 99852 $abc$41607$n4715_1
.sym 99853 $abc$41607$n4722_1
.sym 99854 $false
.sym 99857 r_adc_master_rx_buffer_1[30]
.sym 99858 $false
.sym 99859 $false
.sym 99860 $false
.sym 99861 $abc$41607$n5516
.sym 99862 blink_simple_LED2.i_clk$2
.sym 99863 $false
.sym 99938 $abc$41607$n4710_1
.sym 99939 $abc$41607$n3303
.sym 99940 $abc$41607$n4722_1
.sym 99941 $false
.sym 99944 r_adc_master_tx_buffer_2[35][4]
.sym 99945 r_adc_master_tx_buffer_2[39][4]
.sym 99946 r_spi_master_tx_counter[2]
.sym 99947 r_spi_master_tx_counter[0]
.sym 99950 $abc$41607$n4710_1
.sym 99951 $abc$41607$n3151
.sym 99952 $abc$41607$n4722_1
.sym 99953 $false
.sym 99956 $abc$41607$n597
.sym 99957 r_adc_measure_under_sample[0]
.sym 99958 $false
.sym 99959 $false
.sym 99974 r_adc_master_rx_reading_counter[1]
.sym 99975 $false
.sym 99976 $false
.sym 99977 $false
.sym 99980 r_adc_measure_under_sample[1]
.sym 99981 $false
.sym 99982 $false
.sym 99983 $false
.sym 99984 $abc$41607$n645
.sym 99985 blink_simple_LED2.i_clk$2
.sym 99986 $abc$41607$n615
.sym 100073 r_adc_master_tx_buffer_1[108][5]
.sym 100074 r_adc_master_tx_buffer_1[110][5]
.sym 100075 r_spi_master_tx_counter[1]
.sym 100076 $false
.sym 100085 $abc$41607$n4055_1
.sym 100086 $abc$41607$n4054_1
.sym 100087 r_spi_master_tx_counter[0]
.sym 100088 $abc$41607$n2732
.sym 100091 r_adc_master_tx_buffer_1[109][5]
.sym 100092 r_adc_master_tx_buffer_1[111][5]
.sym 100093 r_spi_master_tx_counter[1]
.sym 100094 $false
.sym 100097 r_adc_master_rx_buffer_1[9]
.sym 100098 $false
.sym 100099 $false
.sym 100100 $false
.sym 100103 r_adc_master_rx_buffer_1[1]
.sym 100104 $false
.sym 100105 $false
.sym 100106 $false
.sym 100107 $abc$41607$n5525
.sym 100108 blink_simple_LED2.i_clk$2
.sym 100109 $false
.sym 100184 spiMasterADC.r_CS_Inactive_Count[0]
.sym 100185 spiMasterADC.r_CS_Inactive_Count[1]
.sym 100186 spiMasterADC.r_SM_CS[1]
.sym 100187 $abc$41607$n3169
.sym 100190 $abc$41607$n2731
.sym 100191 $false
.sym 100192 $false
.sym 100193 $false
.sym 100214 spiMasterADC.r_CS_Inactive_Count[0]
.sym 100215 spiMasterADC.r_CS_Inactive_Count[1]
.sym 100216 spiMasterADC.r_SM_CS[1]
.sym 100217 $abc$41607$n3239
.sym 100230 $true
.sym 100231 blink_simple_LED2.i_clk$2
.sym 100232 $abc$41607$n901$2
.sym 100307 r_adc_master_tx_buffer_1[81][4]
.sym 100308 r_adc_master_tx_buffer_1[85][4]
.sym 100309 r_spi_master_tx_counter[0]
.sym 100310 r_spi_master_tx_counter[2]
.sym 100337 r_adc_master_rx_buffer_1[12]
.sym 100338 $false
.sym 100339 $false
.sym 100340 $false
.sym 100353 $abc$41607$n5572
.sym 100354 blink_simple_LED2.i_clk$2
.sym 100355 $false
.sym 100436 r_adc_master_tx_buffer_1[109][6]
.sym 100437 r_adc_master_tx_buffer_1[111][6]
.sym 100438 r_spi_master_tx_counter[1]
.sym 100439 $false
.sym 100454 r_adc_master_rx_buffer_1[14]
.sym 100455 $false
.sym 100456 $false
.sym 100457 $false
.sym 100472 r_adc_master_rx_buffer_1[22]
.sym 100473 $false
.sym 100474 $false
.sym 100475 $false
.sym 100476 $abc$41607$n5553
.sym 100477 blink_simple_LED2.i_clk$2
.sym 100478 $false
.sym 100553 r_adc_master_rx_buffer_1[8]
.sym 100554 $false
.sym 100555 $false
.sym 100556 $false
.sym 100559 r_adc_master_rx_buffer_1[15]
.sym 100560 $false
.sym 100561 $false
.sym 100562 $false
.sym 100583 r_adc_master_rx_buffer_1[6]
.sym 100584 $false
.sym 100585 $false
.sym 100586 $false
.sym 100595 r_adc_master_rx_buffer_1[1]
.sym 100596 $false
.sym 100597 $false
.sym 100598 $false
.sym 100599 $abc$41607$n5586
.sym 100600 blink_simple_LED2.i_clk$2
.sym 100601 $false
.sym 100676 r_adc_master_tx_buffer_2[56][3]
.sym 100677 r_adc_master_tx_buffer_2[57][3]
.sym 100678 r_spi_master_tx_counter[0]
.sym 100679 $abc$41607$n2747_1
.sym 100688 r_adc_master_tx_buffer_2[56][6]
.sym 100689 r_adc_master_tx_buffer_2[57][6]
.sym 100690 r_spi_master_tx_counter[0]
.sym 100691 $abc$41607$n2747_1
.sym 100694 r_adc_master_rx_buffer_1[22]
.sym 100695 $false
.sym 100696 $false
.sym 100697 $false
.sym 100706 r_adc_master_rx_buffer_1[20]
.sym 100707 $false
.sym 100708 $false
.sym 100709 $false
.sym 100712 r_adc_master_rx_buffer_1[30]
.sym 100713 $false
.sym 100714 $false
.sym 100715 $false
.sym 100718 r_adc_master_rx_buffer_1[19]
.sym 100719 $false
.sym 100720 $false
.sym 100721 $false
.sym 100722 $abc$41607$n5577
.sym 100723 blink_simple_LED2.i_clk$2
.sym 100724 $false
.sym 100811 r_adc_master_tx_buffer_2[68][3]
.sym 100812 r_adc_master_tx_buffer_2[69][3]
.sym 100813 r_spi_master_tx_counter[0]
.sym 100814 $false
.sym 100817 r_adc_master_rx_buffer_1[19]
.sym 100818 $false
.sym 100819 $false
.sym 100820 $false
.sym 100829 r_adc_master_rx_buffer_1[27]
.sym 100830 $false
.sym 100831 $false
.sym 100832 $false
.sym 100835 r_adc_master_rx_buffer_1[23]
.sym 100836 $false
.sym 100837 $false
.sym 100838 $false
.sym 100845 $abc$41607$n5580
.sym 100846 blink_simple_LED2.i_clk$2
.sym 100847 $false
.sym 100934 r_adc_master_tx_buffer_2[89][3]
.sym 100935 r_adc_master_tx_buffer_2[91][3]
.sym 100936 r_spi_master_tx_counter[1]
.sym 100937 $false
.sym 100946 $false
.sym 100947 $false
.sym 100948 $false
.sym 100949 $false
.sym 100952 $false
.sym 100953 $false
.sym 100954 $false
.sym 100955 $false
.sym 100968 $true
.sym 100969 blink_simple_LED2.i_clk$2
.sym 100970 $abc$41607$n71
.sym 101045 r_adc_master_rx_buffer_1[6]
.sym 101046 r_spi_master_adc_rx_data[12]
.sym 101047 $abc$41607$n4677_1
.sym 101048 $abc$41607$n3298
.sym 101091 $true
.sym 101092 blink_simple_LED2.i_clk$2
.sym 101093 $false
.sym 101198 r_adc_master_rx_buffer_1[19]
.sym 101199 $false
.sym 101200 $false
.sym 101201 $false
.sym 101210 r_adc_master_rx_buffer_1[3]
.sym 101211 $false
.sym 101212 $false
.sym 101213 $false
.sym 101214 $abc$41607$n5585
.sym 101215 blink_simple_LED2.i_clk$2
.sym 101216 $false
.sym 101323 r_adc_master_tx_buffer_1[77][4]
.sym 101396 r_adc_master_tx_buffer_1[66][4]
.sym 101397 r_adc_master_tx_buffer_1[66][0]
.sym 101400 r_adc_master_tx_buffer_1[65][3]
.sym 101535 r_adc_master_tx_buffer_2[14][1]
.sym 101538 r_adc_master_tx_buffer_2[14][7]
.sym 101633 $abc$41607$n5054_1
.sym 101634 $abc$41607$n4939_1
.sym 101635 $abc$41607$n5055_1
.sym 101636 r_adc_master_tx_buffer_1[111][0]
.sym 101637 r_adc_master_tx_buffer_1[108][0]
.sym 101638 r_adc_master_tx_buffer_1[111][2]
.sym 101639 r_adc_master_tx_buffer_1[109][2]
.sym 101640 r_adc_master_tx_buffer_1[110][0]
.sym 101736 $abc$41607$n5369
.sym 101737 $abc$41607$n4075_1
.sym 101738 $abc$41607$n5414
.sym 101740 $abc$41607$n3483
.sym 101741 r_adc_master_tx_buffer_1[25][0]
.sym 101742 r_adc_master_tx_buffer_1[24][0]
.sym 101839 r_adc_master_tx_buffer_2[33][3]
.sym 101939 $abc$41607$n2749_1
.sym 101941 r_adc_master_tx_buffer_1[28][0]
.sym 101943 r_adc_master_tx_buffer_1[30][4]
.sym 102043 $abc$41607$n4263_1
.sym 102045 $abc$41607$n62
.sym 102046 r_spi_master_tx_data_count[1]
.sym 102047 $abc$41607$n58
.sym 102048 $abc$41607$n56
.sym 102143 $abc$41607$n3481
.sym 102144 $abc$41607$n4136_1
.sym 102145 $abc$41607$n4134_1
.sym 102146 r_adc_master_tx_buffer_2[100][6]
.sym 102147 r_adc_master_tx_buffer_2[101][7]
.sym 102148 r_adc_master_tx_buffer_2[102][2]
.sym 102149 r_adc_master_tx_buffer_2[100][5]
.sym 102150 r_adc_master_tx_buffer_2[101][0]
.sym 102245 $abc$41607$n4543_1
.sym 102246 $abc$41607$n5290_1
.sym 102247 $abc$41607$n3125
.sym 102248 r_adc_master_tx_buffer_2[109][0]
.sym 102249 r_adc_master_tx_buffer_2[108][5]
.sym 102252 r_adc_master_tx_buffer_2[111][7]
.sym 102347 $abc$41607$n5336_1
.sym 102349 r_adc_master_tx_buffer_2[10][6]
.sym 102351 r_adc_master_tx_buffer_2[10][0]
.sym 102352 r_adc_master_tx_buffer_2[11][0]
.sym 102354 r_adc_master_tx_buffer_2[8][5]
.sym 102449 $abc$41607$n4337_1
.sym 102450 $abc$41607$n5314_1
.sym 102451 $abc$41607$n5056
.sym 102452 $abc$41607$n4250_1
.sym 102453 $abc$41607$n5015_1
.sym 102454 $abc$41607$n5016_1
.sym 102455 r_adc_master_tx_buffer_2[118][6]
.sym 102456 r_adc_master_tx_buffer_2[116][3]
.sym 102552 $abc$41607$n5347_1
.sym 102553 $abc$41607$n3594
.sym 102554 $abc$41607$n5346_1
.sym 102556 r_adc_master_tx_buffer_2[32][0]
.sym 102557 r_adc_master_tx_buffer_2[33][2]
.sym 102558 r_adc_master_tx_buffer_2[33][7]
.sym 102653 $abc$41607$n5049_1
.sym 102654 $abc$41607$n3391
.sym 102655 $abc$41607$n5233_1
.sym 102656 $abc$41607$n5047
.sym 102657 r_spi_master_adc_tx_data[30]
.sym 102658 r_spi_master_adc_tx_data[13]
.sym 102659 $abc$41607$n50
.sym 102660 r_spi_master_adc_tx_data[24]
.sym 102757 $abc$41607$n3048
.sym 102758 $abc$41607$n3046
.sym 102759 r_adc_master_tx_buffer_1[45][1]
.sym 102760 r_adc_master_tx_buffer_1[44][7]
.sym 102761 r_adc_master_tx_buffer_1[46][0]
.sym 102858 $abc$41607$n2833
.sym 102859 $abc$41607$n3426
.sym 102861 r_adc_master_tx_buffer_2[25][2]
.sym 102863 r_adc_master_tx_buffer_2[24][0]
.sym 102960 r_adc_master_tx_buffer_2[29][1]
.sym 102962 r_adc_master_tx_buffer_2[30][3]
.sym 102966 r_adc_master_tx_buffer_2[29][5]
.sym 103061 $abc$41607$n4127_1
.sym 103062 $abc$41607$n4131_1
.sym 103063 $abc$41607$n4336_1
.sym 103066 $abc$41607$n4133_1
.sym 103067 r_adc_master_tx_buffer_2[19][0]
.sym 103163 $abc$41607$n5565
.sym 103164 $abc$41607$n5001_1
.sym 103165 $abc$41607$n4978_1
.sym 103166 $abc$41607$n5002_1
.sym 103167 $abc$41607$n5589
.sym 103168 $abc$41607$n4715_1
.sym 103169 $abc$41607$n5590
.sym 103170 r_adc_master_tx_buffer_1[26][3]
.sym 103265 $abc$41607$n5582
.sym 103266 $abc$41607$n5581
.sym 103267 $abc$41607$n5537
.sym 103268 $abc$41607$n3770
.sym 103269 $abc$41607$n5510
.sym 103270 r_adc_master_tx_buffer_1[39][5]
.sym 103271 r_adc_master_tx_buffer_1[37][3]
.sym 103272 r_adc_master_tx_buffer_1[37][4]
.sym 103367 $abc$41607$n5508
.sym 103368 $abc$41607$n4132_1
.sym 103369 $abc$41607$n4724_1
.sym 103370 r_adc_master_tx_buffer_2[96][5]
.sym 103371 r_adc_master_tx_buffer_2[96][3]
.sym 103372 r_adc_master_tx_buffer_2[97][5]
.sym 103373 r_adc_master_tx_buffer_2[97][7]
.sym 103374 r_adc_master_tx_buffer_2[98][1]
.sym 103469 $abc$41607$n3929_1
.sym 103470 $abc$41607$n4028_1
.sym 103471 $abc$41607$n2806_1
.sym 103473 $abc$41607$n4677_1
.sym 103474 $abc$41607$n5577
.sym 103475 $abc$41607$n3925_1
.sym 103476 r_adc_master_tx_buffer_1[107][5]
.sym 103571 $abc$41607$n4184_1
.sym 103572 $abc$41607$n4186_1
.sym 103576 spiMasterADC.r_CS_Inactive_Count[0]
.sym 103577 spiMasterADC.r_CS_Inactive_Count[1]
.sym 103674 $abc$41607$n4488_1
.sym 103675 $abc$41607$n2781
.sym 103676 r_adc_master_rx_buffer_1[5]
.sym 103678 r_adc_master_rx_buffer_1[15]
.sym 103679 r_adc_master_rx_buffer_1[26]
.sym 103680 r_adc_master_rx_buffer_1[0]
.sym 103775 $abc$41607$n3931_1
.sym 103776 $abc$41607$n5086
.sym 103778 r_adc_master_tx_buffer_1[85][4]
.sym 103779 r_adc_master_tx_buffer_1[85][0]
.sym 103780 r_adc_master_tx_buffer_1[86][4]
.sym 103781 r_adc_master_tx_buffer_1[87][1]
.sym 103782 r_adc_master_tx_buffer_1[85][1]
.sym 103877 $abc$41607$n4526_1
.sym 103879 $abc$41607$n4365_1
.sym 103880 $abc$41607$n4367_1
.sym 103881 r_adc_master_tx_buffer_1[5][4]
.sym 103882 r_adc_master_tx_buffer_1[5][2]
.sym 103883 r_adc_master_tx_buffer_1[6][2]
.sym 103884 r_adc_master_tx_buffer_1[4][6]
.sym 103981 r_adc_master_tx_buffer_1[71][6]
.sym 103986 r_adc_master_tx_buffer_1[68][2]
.sym 104085 r_adc_master_tx_buffer_2[16][1]
.sym 104183 $abc$41607$n3141
.sym 104185 r_adc_master_tx_buffer_2[31][7]
.sym 104189 r_adc_master_tx_buffer_2[28][3]
.sym 104190 r_adc_master_tx_buffer_2[29][3]
.sym 104287 $abc$41607$n3142
.sym 104291 $abc$41607$n71
.sym 104292 r_adc_master_tx_buffer_2[92][0]
.sym 104387 r_adc_master_rx_buffer_1[11]
.sym 104391 r_adc_master_rx_buffer_1[23]
.sym 104394 r_adc_master_rx_buffer_1[27]
.sym 104496 r_cycle_counter[0]
.sym 104722 $abc$41607$n3467
.sym 104723 r_adc_master_tx_buffer_1[92][0]
.sym 104832 r_adc_master_rx_buffer_1[20]
.sym 104833 $false
.sym 104834 $false
.sym 104835 $false
.sym 104842 $abc$41607$n5532
.sym 104843 blink_simple_LED2.i_clk$2
.sym 104844 $false
.sym 104852 $abc$41607$n3618
.sym 104853 $abc$41607$n3465
.sym 104854 r_adc_master_tx_buffer_1[13][1]
.sym 104855 r_adc_master_tx_buffer_1[12][1]
.sym 104856 r_adc_master_tx_buffer_1[14][4]
.sym 104977 r_adc_master_rx_buffer_1[12]
.sym 104978 $false
.sym 104979 $false
.sym 104980 $false
.sym 104983 r_adc_master_rx_buffer_1[8]
.sym 104984 $false
.sym 104985 $false
.sym 104986 $false
.sym 105001 r_adc_master_rx_buffer_1[19]
.sym 105002 $false
.sym 105003 $false
.sym 105004 $false
.sym 105005 $abc$41607$n5525
.sym 105006 blink_simple_LED2.i_clk$2
.sym 105007 $false
.sym 105010 r_adc_master_tx_buffer_1[11][5]
.sym 105011 r_adc_master_tx_buffer_1[10][5]
.sym 105106 r_adc_master_rx_buffer_1[9]
.sym 105107 $false
.sym 105108 $false
.sym 105109 $false
.sym 105124 r_adc_master_rx_buffer_1[15]
.sym 105125 $false
.sym 105126 $false
.sym 105127 $false
.sym 105128 $abc$41607$n5565
.sym 105129 blink_simple_LED2.i_clk$2
.sym 105130 $false
.sym 105133 r_adc_master_tx_buffer_1[42][0]
.sym 105136 r_adc_master_tx_buffer_1[41][6]
.sym 105137 r_adc_master_tx_buffer_1[43][2]
.sym 105205 r_adc_master_tx_buffer_1[109][0]
.sym 105206 r_adc_master_tx_buffer_1[111][0]
.sym 105207 r_spi_master_tx_counter[0]
.sym 105208 r_spi_master_tx_counter[1]
.sym 105211 r_adc_master_tx_buffer_1[109][2]
.sym 105212 r_adc_master_tx_buffer_1[111][2]
.sym 105213 r_spi_master_tx_counter[0]
.sym 105214 r_spi_master_tx_counter[1]
.sym 105217 r_adc_master_tx_buffer_1[108][0]
.sym 105218 r_adc_master_tx_buffer_1[110][0]
.sym 105219 r_spi_master_tx_counter[0]
.sym 105220 $abc$41607$n5054_1
.sym 105223 r_adc_master_rx_buffer_1[0]
.sym 105224 $false
.sym 105225 $false
.sym 105226 $false
.sym 105229 r_adc_master_rx_buffer_1[24]
.sym 105230 $false
.sym 105231 $false
.sym 105232 $false
.sym 105235 r_adc_master_rx_buffer_1[2]
.sym 105236 $false
.sym 105237 $false
.sym 105238 $false
.sym 105241 r_adc_master_rx_buffer_1[18]
.sym 105242 $false
.sym 105243 $false
.sym 105244 $false
.sym 105247 r_adc_master_rx_buffer_1[8]
.sym 105248 $false
.sym 105249 $false
.sym 105250 $false
.sym 105251 $abc$41607$n5553
.sym 105252 blink_simple_LED2.i_clk$2
.sym 105253 $false
.sym 105254 $abc$41607$n3755
.sym 105255 r_adc_master_tx_buffer_2[15][4]
.sym 105256 r_adc_master_tx_buffer_2[15][1]
.sym 105260 r_adc_master_tx_buffer_2[13][4]
.sym 105334 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 105335 $false
.sym 105336 $false
.sym 105337 $false
.sym 105340 r_adc_master_tx_buffer_1[72][5]
.sym 105341 r_adc_master_tx_buffer_1[73][5]
.sym 105342 r_spi_master_tx_counter[0]
.sym 105343 $abc$41607$n2747_1
.sym 105346 spiMasterCS.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 105347 $false
.sym 105348 $false
.sym 105349 $false
.sym 105358 r_adc_master_tx_buffer_1[74][0]
.sym 105359 r_adc_master_tx_buffer_1[75][0]
.sym 105360 r_spi_master_tx_counter[0]
.sym 105361 r_spi_master_tx_counter[1]
.sym 105364 r_adc_master_rx_buffer_1[16]
.sym 105365 $false
.sym 105366 $false
.sym 105367 $false
.sym 105370 r_adc_master_rx_buffer_1[24]
.sym 105371 $false
.sym 105372 $false
.sym 105373 $false
.sym 105374 $abc$41607$n5496
.sym 105375 blink_simple_LED2.i_clk$2
.sym 105376 $false
.sym 105382 $abc$41607$n3754
.sym 105383 $abc$41607$n3955_1
.sym 105384 r_adc_master_tx_buffer_2[10][4]
.sym 105463 r_adc_master_rx_buffer_1[19]
.sym 105464 $false
.sym 105465 $false
.sym 105466 $false
.sym 105497 $abc$41607$n5571
.sym 105498 blink_simple_LED2.i_clk$2
.sym 105499 $false
.sym 105500 $abc$41607$n4038_1
.sym 105501 $abc$41607$n4037_1
.sym 105502 $abc$41607$n4039_1
.sym 105503 r_adc_master_tx_buffer_1[9][5]
.sym 105504 r_adc_master_tx_buffer_1[11][2]
.sym 105505 r_adc_master_tx_buffer_1[8][5]
.sym 105506 r_adc_master_tx_buffer_1[10][6]
.sym 105574 r_spi_master_tx_counter[2]
.sym 105575 r_spi_master_tx_counter[1]
.sym 105576 r_spi_master_tx_counter[3]
.sym 105577 $false
.sym 105586 r_adc_master_rx_buffer_1[24]
.sym 105587 $false
.sym 105588 $false
.sym 105589 $false
.sym 105598 r_adc_master_rx_buffer_1[12]
.sym 105599 $false
.sym 105600 $false
.sym 105601 $false
.sym 105620 $abc$41607$n5498
.sym 105621 blink_simple_LED2.i_clk$2
.sym 105622 $false
.sym 105624 $abc$41607$n3397
.sym 105625 $abc$41607$n3396
.sym 105626 $abc$41607$n5416
.sym 105627 $abc$41607$n3954_1
.sym 105629 $abc$41607$n3956_1
.sym 105630 spiMasterCS.r_SM_CS[1]
.sym 105709 r_adc_master_tx_buffer_2[100][6]
.sym 105710 r_adc_master_tx_buffer_2[101][6]
.sym 105711 r_spi_master_tx_counter[0]
.sym 105712 $false
.sym 105721 $abc$41607$n11
.sym 105722 $false
.sym 105723 $false
.sym 105724 $false
.sym 105727 $false
.sym 105728 $false
.sym 105729 $false
.sym 105730 $false
.sym 105733 $abc$41607$n11
.sym 105734 $false
.sym 105735 $false
.sym 105736 $false
.sym 105739 $abc$41607$n11
.sym 105740 $false
.sym 105741 $false
.sym 105742 $false
.sym 105743 $abc$41607$n244
.sym 105744 blink_simple_LED2.i_clk$2
.sym 105745 $false
.sym 105748 $auto$alumacc.cc:474:replace_alu$1656.C[2]
.sym 105749 $auto$alumacc.cc:474:replace_alu$1656.C[3]
.sym 105750 $abc$41607$n2387
.sym 105751 r_adc_master_tx_buffer_2[14][0]
.sym 105752 r_adc_master_tx_buffer_2[12][4]
.sym 105753 r_adc_master_tx_buffer_2[13][0]
.sym 105820 $abc$41607$n3482
.sym 105821 $abc$41607$n3483
.sym 105822 $abc$41607$n2729
.sym 105823 r_spi_master_tx_counter[4]
.sym 105826 r_adc_master_tx_buffer_2[105][5]
.sym 105827 r_adc_master_tx_buffer_2[107][5]
.sym 105828 r_spi_master_tx_counter[1]
.sym 105829 $false
.sym 105832 $abc$41607$n4136_1
.sym 105833 $abc$41607$n4135_1
.sym 105834 r_spi_master_tx_counter[0]
.sym 105835 $abc$41607$n2729
.sym 105838 r_adc_master_rx_buffer_1[30]
.sym 105839 $false
.sym 105840 $false
.sym 105841 $false
.sym 105844 r_adc_master_rx_buffer_1[23]
.sym 105845 $false
.sym 105846 $false
.sym 105847 $false
.sym 105850 r_adc_master_rx_buffer_1[10]
.sym 105851 $false
.sym 105852 $false
.sym 105853 $false
.sym 105856 r_adc_master_rx_buffer_1[29]
.sym 105857 $false
.sym 105858 $false
.sym 105859 $false
.sym 105862 r_adc_master_rx_buffer_1[16]
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$41607$n5588
.sym 105867 blink_simple_LED2.i_clk$2
.sym 105868 $false
.sym 105869 $abc$41607$n2383
.sym 105870 $abc$41607$n3957_1
.sym 105871 $abc$41607$n3251
.sym 105872 $abc$41607$n3257
.sym 105873 $abc$41607$n3953_1
.sym 105874 $abc$41607$n4970_1
.sym 105875 spiMasterCS.r_CS_Inactive_Count[2]
.sym 105876 spiMasterCS.r_CS_Inactive_Count[4]
.sym 105943 r_adc_master_tx_buffer_1[41][7]
.sym 105944 r_adc_master_tx_buffer_1[43][7]
.sym 105945 r_spi_master_tx_counter[1]
.sym 105946 $false
.sym 105949 r_adc_master_tx_buffer_2[97][7]
.sym 105950 r_adc_master_tx_buffer_2[101][7]
.sym 105951 r_spi_master_tx_counter[0]
.sym 105952 r_spi_master_tx_counter[2]
.sym 105955 $abc$41607$n3127
.sym 105956 $abc$41607$n3126
.sym 105957 r_spi_master_tx_counter[0]
.sym 105958 r_spi_master_tx_counter[1]
.sym 105961 r_adc_master_rx_buffer_1[16]
.sym 105962 $false
.sym 105963 $false
.sym 105964 $false
.sym 105967 r_adc_master_rx_buffer_1[29]
.sym 105968 $false
.sym 105969 $false
.sym 105970 $false
.sym 105985 r_adc_master_rx_buffer_1[7]
.sym 105986 $false
.sym 105987 $false
.sym 105988 $false
.sym 105989 $abc$41607$n5590
.sym 105990 blink_simple_LED2.i_clk$2
.sym 105991 $false
.sym 105992 $abc$41607$n3958_1
.sym 105993 r_adc_master_tx_buffer_2[11][2]
.sym 105995 r_adc_master_tx_buffer_2[8][7]
.sym 105996 r_adc_master_tx_buffer_2[10][2]
.sym 105997 r_adc_master_tx_buffer_2[8][4]
.sym 105998 r_adc_master_tx_buffer_2[11][4]
.sym 105999 r_adc_master_tx_buffer_2[9][4]
.sym 106066 r_adc_master_tx_buffer_2[10][0]
.sym 106067 r_adc_master_tx_buffer_2[11][0]
.sym 106068 r_spi_master_tx_counter[0]
.sym 106069 $abc$41607$n2749_1
.sym 106078 r_adc_master_rx_buffer_1[14]
.sym 106079 $false
.sym 106080 $false
.sym 106081 $false
.sym 106090 r_adc_master_rx_buffer_1[8]
.sym 106091 $false
.sym 106092 $false
.sym 106093 $false
.sym 106096 r_adc_master_rx_buffer_1[0]
.sym 106097 $false
.sym 106098 $false
.sym 106099 $false
.sym 106108 r_adc_master_rx_buffer_1[29]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$41607$n5564
.sym 106113 blink_simple_LED2.i_clk$2
.sym 106114 $false
.sym 106115 $abc$41607$n5038
.sym 106117 $abc$41607$n4971_1
.sym 106118 $abc$41607$n5039_1
.sym 106119 $abc$41607$n4972_1
.sym 106120 $abc$41607$n5310_1
.sym 106121 r_adc_master_tx_buffer_1[39][1]
.sym 106189 r_adc_master_tx_buffer_1[40][6]
.sym 106190 r_adc_master_tx_buffer_1[41][6]
.sym 106191 r_spi_master_tx_counter[0]
.sym 106192 $abc$41607$n2747_1
.sym 106195 $abc$41607$n2732
.sym 106196 $abc$41607$n5312_1
.sym 106197 $abc$41607$n5313_1
.sym 106198 $abc$41607$n5310_1
.sym 106201 $abc$41607$n2732
.sym 106202 $abc$41607$n5055_1
.sym 106203 $abc$41607$n3492
.sym 106204 $abc$41607$n2763
.sym 106207 r_adc_master_tx_buffer_2[10][6]
.sym 106208 r_adc_master_tx_buffer_2[11][6]
.sym 106209 r_spi_master_tx_counter[0]
.sym 106210 $abc$41607$n2749_1
.sym 106213 r_adc_master_tx_buffer_2[30][3]
.sym 106214 r_adc_master_tx_buffer_2[31][3]
.sym 106215 r_spi_master_tx_counter[0]
.sym 106216 $false
.sym 106219 $abc$41607$n3141
.sym 106220 $abc$41607$n5015_1
.sym 106221 r_spi_master_tx_counter[1]
.sym 106222 $abc$41607$n2732
.sym 106225 r_adc_master_rx_buffer_1[14]
.sym 106226 $false
.sym 106227 $false
.sym 106228 $false
.sym 106231 r_adc_master_rx_buffer_1[27]
.sym 106232 $false
.sym 106233 $false
.sym 106234 $false
.sym 106235 $abc$41607$n5592$2
.sym 106236 blink_simple_LED2.i_clk$2
.sym 106237 $false
.sym 106240 $abc$41607$n3027
.sym 106242 r_adc_master_tx_buffer_1[79][3]
.sym 106243 r_adc_master_tx_buffer_1[78][3]
.sym 106318 r_spi_master_tx_counter[1]
.sym 106319 $abc$41607$n5346_1
.sym 106320 $abc$41607$n3589
.sym 106321 $abc$41607$n3594
.sym 106324 $abc$41607$n3595
.sym 106325 $abc$41607$n3598
.sym 106326 $abc$41607$n3599
.sym 106327 r_spi_master_tx_counter[5]
.sym 106330 r_adc_master_tx_buffer_1[96][1]
.sym 106331 r_adc_master_tx_buffer_1[100][1]
.sym 106332 r_spi_master_tx_counter[0]
.sym 106333 $abc$41607$n5345_1
.sym 106342 r_adc_master_rx_buffer_1[24]
.sym 106343 $false
.sym 106344 $false
.sym 106345 $false
.sym 106348 r_adc_master_rx_buffer_1[18]
.sym 106349 $false
.sym 106350 $false
.sym 106351 $false
.sym 106354 r_adc_master_rx_buffer_1[23]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$41607$n5571
.sym 106359 blink_simple_LED2.i_clk$2
.sym 106360 $false
.sym 106361 $abc$41607$n3986_1
.sym 106362 r_adc_master_tx_buffer_2[115][4]
.sym 106363 r_adc_master_tx_buffer_2[112][3]
.sym 106364 r_adc_master_tx_buffer_2[114][6]
.sym 106365 r_adc_master_tx_buffer_2[113][1]
.sym 106366 r_adc_master_tx_buffer_2[113][4]
.sym 106435 r_adc_master_tx_buffer_2[32][0]
.sym 106436 r_adc_master_tx_buffer_2[36][0]
.sym 106437 r_spi_master_tx_counter[1]
.sym 106438 $abc$41607$n5048_1
.sym 106441 r_adc_master_tx_buffer_2[110][0]
.sym 106442 r_adc_master_tx_buffer_2[111][0]
.sym 106443 r_spi_master_tx_counter[0]
.sym 106444 $false
.sym 106447 r_adc_master_tx_buffer_2[114][6]
.sym 106448 r_adc_master_tx_buffer_2[118][6]
.sym 106449 r_spi_master_tx_counter[1]
.sym 106450 r_spi_master_tx_counter[2]
.sym 106453 $abc$41607$n5049_1
.sym 106454 $abc$41607$n5046_1
.sym 106455 r_spi_master_tx_counter[3]
.sym 106456 r_spi_master_tx_counter[0]
.sym 106459 $0\r_spi_master_adc_tx_data[31:0][31]
.sym 106460 $false
.sym 106461 $false
.sym 106462 $false
.sym 106465 $false
.sym 106466 $false
.sym 106467 $false
.sym 106468 $false
.sym 106471 $true$2
.sym 106472 $false
.sym 106473 $false
.sym 106474 $false
.sym 106477 $false
.sym 106478 $false
.sym 106479 $false
.sym 106480 $false
.sym 106481 $abc$41607$n5628$2
.sym 106482 blink_simple_LED2.i_clk$2
.sym 106483 $false
.sym 106484 $abc$41607$n4944_1
.sym 106485 $abc$41607$n2751_1
.sym 106486 $abc$41607$n5222_1
.sym 106488 $abc$41607$n4245_1
.sym 106489 r_adc_master_tx_buffer_2[7][6]
.sym 106490 r_adc_master_tx_buffer_2[6][6]
.sym 106570 r_adc_master_tx_buffer_2[96][3]
.sym 106571 r_adc_master_tx_buffer_2[97][3]
.sym 106572 r_spi_master_tx_counter[0]
.sym 106573 $false
.sym 106576 $abc$41607$n3048
.sym 106577 $abc$41607$n3047
.sym 106578 r_spi_master_tx_counter[1]
.sym 106579 r_spi_master_tx_counter[2]
.sym 106582 r_adc_master_rx_buffer_1[17]
.sym 106583 $false
.sym 106584 $false
.sym 106585 $false
.sym 106588 r_adc_master_rx_buffer_1[31]
.sym 106589 $false
.sym 106590 $false
.sym 106591 $false
.sym 106594 r_adc_master_rx_buffer_1[8]
.sym 106595 $false
.sym 106596 $false
.sym 106597 $false
.sym 106604 $abc$41607$n5510
.sym 106605 blink_simple_LED2.i_clk$2
.sym 106606 $false
.sym 106607 r_adc_master_tx_buffer_2[35][6]
.sym 106609 r_adc_master_tx_buffer_2[32][4]
.sym 106687 r_adc_master_tx_buffer_2[24][2]
.sym 106688 r_adc_master_tx_buffer_2[25][2]
.sym 106689 r_spi_master_tx_counter[0]
.sym 106690 $abc$41607$n2747_1
.sym 106693 r_adc_master_tx_buffer_2[24][0]
.sym 106694 r_adc_master_tx_buffer_2[25][0]
.sym 106695 r_spi_master_tx_counter[0]
.sym 106696 $abc$41607$n2747_1
.sym 106705 r_adc_master_rx_buffer_1[18]
.sym 106706 $false
.sym 106707 $false
.sym 106708 $false
.sym 106717 r_adc_master_rx_buffer_1[24]
.sym 106718 $false
.sym 106719 $false
.sym 106720 $false
.sym 106727 $abc$41607$n5569
.sym 106728 blink_simple_LED2.i_clk$2
.sym 106729 $false
.sym 106730 $abc$41607$n4968_1
.sym 106732 $abc$41607$n4973_1
.sym 106733 $abc$41607$n4969_1
.sym 106734 r_adc_master_tx_buffer_2[12][0]
.sym 106735 r_adc_master_tx_buffer_2[14][2]
.sym 106736 r_adc_master_tx_buffer_2[15][2]
.sym 106737 r_adc_master_tx_buffer_2[12][2]
.sym 106810 r_adc_master_rx_buffer_1[17]
.sym 106811 $false
.sym 106812 $false
.sym 106813 $false
.sym 106822 r_adc_master_rx_buffer_1[11]
.sym 106823 $false
.sym 106824 $false
.sym 106825 $false
.sym 106846 r_adc_master_rx_buffer_1[21]
.sym 106847 $false
.sym 106848 $false
.sym 106849 $false
.sym 106850 $abc$41607$n5570
.sym 106851 blink_simple_LED2.i_clk$2
.sym 106852 $false
.sym 106855 $abc$41607$n4139_1
.sym 106857 $abc$41607$n4137_1
.sym 106858 r_adc_master_tx_buffer_1[117][1]
.sym 106859 r_adc_master_tx_buffer_1[119][2]
.sym 106860 r_adc_master_tx_buffer_1[118][5]
.sym 106927 $abc$41607$n4131_1
.sym 106928 $abc$41607$n4128_1
.sym 106929 $abc$41607$n4134_1
.sym 106930 $abc$41607$n4137_1
.sym 106933 $abc$41607$n4133_1
.sym 106934 $abc$41607$n4132_1
.sym 106935 r_spi_master_tx_counter[1]
.sym 106936 r_spi_master_tx_counter[3]
.sym 106939 $abc$41607$n4338_1
.sym 106940 $abc$41607$n2749_1
.sym 106941 $abc$41607$n4337_1
.sym 106942 $abc$41607$n2763
.sym 106957 r_adc_master_tx_buffer_2[96][5]
.sym 106958 r_adc_master_tx_buffer_2[100][5]
.sym 106959 r_spi_master_tx_counter[0]
.sym 106960 r_spi_master_tx_counter[2]
.sym 106963 r_adc_master_rx_buffer_1[0]
.sym 106964 $false
.sym 106965 $false
.sym 106966 $false
.sym 106973 $abc$41607$n5567
.sym 106974 blink_simple_LED2.i_clk$2
.sym 106975 $false
.sym 106978 $abc$41607$n5556
.sym 106981 r_adc_master_tx_buffer_2[119][4]
.sym 107050 $abc$41607$n4750_1
.sym 107051 $abc$41607$n4711_1
.sym 107052 $abc$41607$n4713_1
.sym 107053 $false
.sym 107056 r_adc_master_tx_buffer_2[109][3]
.sym 107057 r_adc_master_tx_buffer_2[111][3]
.sym 107058 r_spi_master_tx_counter[0]
.sym 107059 r_spi_master_tx_counter[1]
.sym 107062 r_adc_master_tx_buffer_1[26][3]
.sym 107063 r_adc_master_tx_buffer_1[27][3]
.sym 107064 r_spi_master_tx_counter[1]
.sym 107065 r_spi_master_tx_counter[0]
.sym 107068 r_adc_master_tx_buffer_2[108][3]
.sym 107069 r_adc_master_tx_buffer_2[110][3]
.sym 107070 r_spi_master_tx_counter[0]
.sym 107071 $abc$41607$n5001_1
.sym 107074 $abc$41607$n4750_1
.sym 107075 $abc$41607$n4715_1
.sym 107076 $abc$41607$n3150
.sym 107077 $false
.sym 107080 r_adc_master_rx_reading_counter[0]
.sym 107081 $abc$41607$n4713_1
.sym 107082 $false
.sym 107083 $false
.sym 107086 $abc$41607$n4750_1
.sym 107087 $abc$41607$n3150
.sym 107088 $abc$41607$n4713_1
.sym 107089 r_adc_master_rx_reading_counter[0]
.sym 107092 r_adc_master_rx_buffer_1[11]
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$41607$n5496
.sym 107097 blink_simple_LED2.i_clk$2
.sym 107098 $false
.sym 107100 $abc$41607$n4735_1
.sym 107101 $abc$41607$n5527
.sym 107102 $abc$41607$n4717_1
.sym 107103 $abc$41607$n5542
.sym 107104 $abc$41607$n5546
.sym 107105 r_adc_master_tx_buffer_2[108][3]
.sym 107173 $abc$41607$n4750_1
.sym 107174 $abc$41607$n4735_1
.sym 107175 $abc$41607$n4713_1
.sym 107176 $false
.sym 107179 $abc$41607$n4750_1
.sym 107180 $abc$41607$n4715_1
.sym 107181 $abc$41607$n4733_1
.sym 107182 $false
.sym 107185 $abc$41607$n4710_1
.sym 107186 $abc$41607$n3151
.sym 107187 $abc$41607$n4733_1
.sym 107188 $false
.sym 107191 r_adc_master_tx_buffer_2[28][1]
.sym 107192 r_adc_master_tx_buffer_2[29][1]
.sym 107193 r_spi_master_tx_counter[0]
.sym 107194 $false
.sym 107197 $abc$41607$n4710_1
.sym 107198 $abc$41607$n4724_1
.sym 107199 $abc$41607$n4713_1
.sym 107200 $false
.sym 107203 r_adc_master_rx_buffer_1[5]
.sym 107204 $false
.sym 107205 $false
.sym 107206 $false
.sym 107209 r_adc_master_rx_buffer_1[19]
.sym 107210 $false
.sym 107211 $false
.sym 107212 $false
.sym 107215 r_adc_master_rx_buffer_1[20]
.sym 107216 $false
.sym 107217 $false
.sym 107218 $false
.sym 107219 $abc$41607$n5505
.sym 107220 blink_simple_LED2.i_clk$2
.sym 107221 $false
.sym 107222 $abc$41607$n3000
.sym 107223 $abc$41607$n5571
.sym 107225 $abc$41607$n5575
.sym 107226 $abc$41607$n5569
.sym 107227 r_adc_master_tx_buffer_1[113][7]
.sym 107228 r_adc_master_tx_buffer_1[115][3]
.sym 107229 r_adc_master_tx_buffer_1[113][5]
.sym 107296 $abc$41607$n4710_1
.sym 107297 $abc$41607$n4715_1
.sym 107298 $abc$41607$n4722_1
.sym 107299 $false
.sym 107302 r_adc_master_tx_buffer_2[97][5]
.sym 107303 r_adc_master_tx_buffer_2[101][5]
.sym 107304 r_spi_master_tx_counter[2]
.sym 107305 r_spi_master_tx_counter[0]
.sym 107308 $abc$41607$n4722_1
.sym 107309 r_adc_master_rx_reading_counter[0]
.sym 107310 $false
.sym 107311 $false
.sym 107314 r_adc_master_rx_buffer_1[29]
.sym 107315 $false
.sym 107316 $false
.sym 107317 $false
.sym 107320 r_adc_master_rx_buffer_1[27]
.sym 107321 $false
.sym 107322 $false
.sym 107323 $false
.sym 107326 r_adc_master_rx_buffer_1[21]
.sym 107327 $false
.sym 107328 $false
.sym 107329 $false
.sym 107332 r_adc_master_rx_buffer_1[23]
.sym 107333 $false
.sym 107334 $false
.sym 107335 $false
.sym 107338 r_adc_master_rx_buffer_1[9]
.sym 107339 $false
.sym 107340 $false
.sym 107341 $false
.sym 107342 $abc$41607$n5587
.sym 107343 blink_simple_LED2.i_clk$2
.sym 107344 $false
.sym 107345 $abc$41607$n614
.sym 107346 $abc$41607$n615
.sym 107347 $abc$41607$n4710_1
.sym 107348 $abc$41607$n616
.sym 107349 $abc$41607$n3305
.sym 107350 $abc$41607$n4750_1
.sym 107351 $abc$41607$n598
.sym 107352 r_adc_master_rx_reading_counter[1]
.sym 107419 $abc$41607$n3931_1
.sym 107420 $abc$41607$n3930_1
.sym 107421 r_spi_master_tx_counter[1]
.sym 107422 r_spi_master_tx_counter[3]
.sym 107425 r_adc_master_tx_buffer_1[35][5]
.sym 107426 r_adc_master_tx_buffer_1[39][5]
.sym 107427 r_spi_master_tx_counter[2]
.sym 107428 $false
.sym 107431 r_adc_master_tx_buffer_1[48][2]
.sym 107432 r_adc_master_tx_buffer_1[52][2]
.sym 107433 r_spi_master_tx_counter[0]
.sym 107434 r_spi_master_tx_counter[2]
.sym 107443 $abc$41607$n615
.sym 107444 $abc$41607$n597
.sym 107445 $false
.sym 107446 $false
.sym 107449 $abc$41607$n4750_1
.sym 107450 $abc$41607$n3303
.sym 107451 $abc$41607$n4722_1
.sym 107452 $false
.sym 107455 $abc$41607$n3929_1
.sym 107456 $abc$41607$n3926_1
.sym 107457 $abc$41607$n3932_1
.sym 107458 $abc$41607$n3935_1
.sym 107461 r_adc_master_rx_buffer_1[5]
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 $abc$41607$n5551
.sym 107466 blink_simple_LED2.i_clk$2
.sym 107467 $false
.sym 107468 r_adc_master_tx_buffer_1[111][6]
.sym 107473 r_adc_master_tx_buffer_1[111][5]
.sym 107542 $abc$41607$n4186_1
.sym 107543 $abc$41607$n4185_1
.sym 107544 r_spi_master_tx_counter[1]
.sym 107545 $abc$41607$n2732
.sym 107548 r_adc_master_tx_buffer_2[28][5]
.sym 107549 r_adc_master_tx_buffer_2[29][5]
.sym 107550 r_spi_master_tx_counter[0]
.sym 107551 $false
.sym 107572 spiMasterADC.r_SM_CS[1]
.sym 107573 spiMasterADC.r_CS_Inactive_Count[1]
.sym 107574 $abc$41607$n3167
.sym 107575 spiMasterADC.r_CS_Inactive_Count[0]
.sym 107578 spiMasterADC.r_SM_CS[1]
.sym 107579 spiMasterADC.r_CS_Inactive_Count[0]
.sym 107580 $abc$41607$n3167
.sym 107581 spiMasterADC.r_CS_Inactive_Count[1]
.sym 107588 $abc$41607$n518
.sym 107589 blink_simple_LED2.i_clk$2
.sym 107590 $abc$41607$n901$2
.sym 107592 $abc$41607$n3772
.sym 107594 r_adc_master_tx_buffer_2[25][1]
.sym 107595 r_adc_master_tx_buffer_2[26][4]
.sym 107596 r_adc_master_tx_buffer_2[25][0]
.sym 107597 r_adc_master_tx_buffer_2[24][2]
.sym 107598 r_adc_master_tx_buffer_2[24][1]
.sym 107671 r_adc_master_tx_buffer_2[110][7]
.sym 107672 r_adc_master_tx_buffer_2[111][7]
.sym 107673 r_spi_master_tx_counter[0]
.sym 107674 r_spi_master_tx_counter[1]
.sym 107677 r_adc_master_tx_buffer_1[2][2]
.sym 107678 r_adc_master_tx_buffer_1[6][2]
.sym 107679 r_spi_master_tx_counter[2]
.sym 107680 $false
.sym 107683 r_adc_master_rx_buffer_1[5]
.sym 107684 r_spi_master_adc_rx_data[11]
.sym 107685 $abc$41607$n4677_1
.sym 107686 $abc$41607$n3298
.sym 107695 r_adc_master_rx_buffer_1[15]
.sym 107696 r_spi_master_adc_rx_data[5]
.sym 107697 $abc$41607$n4677_1
.sym 107698 $abc$41607$n3298
.sym 107701 $abc$41607$n4677_1
.sym 107702 $abc$41607$n3298
.sym 107703 r_adc_master_rx_buffer_1[26]
.sym 107704 $false
.sym 107707 r_adc_master_rx_buffer_1[0]
.sym 107708 r_spi_master_adc_rx_data[22]
.sym 107709 $abc$41607$n4677_1
.sym 107710 $abc$41607$n3298
.sym 107711 $true
.sym 107712 blink_simple_LED2.i_clk$2
.sym 107713 $false
.sym 107714 $abc$41607$n3928_1
.sym 107716 $abc$41607$n3926_1
.sym 107718 $abc$41607$n3127
.sym 107719 $abc$41607$n3927_1
.sym 107720 r_adc_master_tx_buffer_1[32][4]
.sym 107721 r_adc_master_tx_buffer_1[35][5]
.sym 107788 r_adc_master_tx_buffer_2[34][4]
.sym 107789 r_adc_master_tx_buffer_2[38][4]
.sym 107790 r_spi_master_tx_counter[0]
.sym 107791 r_spi_master_tx_counter[2]
.sym 107794 r_adc_master_tx_buffer_1[81][1]
.sym 107795 r_adc_master_tx_buffer_1[85][1]
.sym 107796 r_spi_master_tx_counter[0]
.sym 107797 r_spi_master_tx_counter[2]
.sym 107806 r_adc_master_rx_buffer_1[20]
.sym 107807 $false
.sym 107808 $false
.sym 107809 $false
.sym 107812 r_adc_master_rx_buffer_1[16]
.sym 107813 $false
.sym 107814 $false
.sym 107815 $false
.sym 107818 r_adc_master_rx_buffer_1[12]
.sym 107819 $false
.sym 107820 $false
.sym 107821 $false
.sym 107824 r_adc_master_rx_buffer_1[1]
.sym 107825 $false
.sym 107826 $false
.sym 107827 $false
.sym 107830 r_adc_master_rx_buffer_1[17]
.sym 107831 $false
.sym 107832 $false
.sym 107833 $false
.sym 107834 $abc$41607$n5537
.sym 107835 blink_simple_LED2.i_clk$2
.sym 107836 $false
.sym 107839 r_adc_master_tx_buffer_2[96][1]
.sym 107841 r_adc_master_tx_buffer_2[96][2]
.sym 107911 r_adc_master_tx_buffer_1[30][7]
.sym 107912 r_adc_master_tx_buffer_1[31][7]
.sym 107913 r_spi_master_tx_counter[0]
.sym 107914 $false
.sym 107923 $abc$41607$n4367_1
.sym 107924 $abc$41607$n4366_1
.sym 107925 r_spi_master_tx_counter[0]
.sym 107926 $abc$41607$n2732
.sym 107929 r_adc_master_tx_buffer_1[108][6]
.sym 107930 r_adc_master_tx_buffer_1[110][6]
.sym 107931 r_spi_master_tx_counter[1]
.sym 107932 $false
.sym 107935 r_adc_master_rx_buffer_1[20]
.sym 107936 $false
.sym 107937 $false
.sym 107938 $false
.sym 107941 r_adc_master_rx_buffer_1[18]
.sym 107942 $false
.sym 107943 $false
.sym 107944 $false
.sym 107947 r_adc_master_rx_buffer_1[10]
.sym 107948 $false
.sym 107949 $false
.sym 107950 $false
.sym 107953 r_adc_master_rx_buffer_1[30]
.sym 107954 $false
.sym 107955 $false
.sym 107956 $false
.sym 107957 $abc$41607$n5483
.sym 107958 blink_simple_LED2.i_clk$2
.sym 107959 $false
.sym 107961 $abc$41607$n3972_1
.sym 107963 r_adc_master_tx_buffer_2[37][4]
.sym 107964 r_adc_master_tx_buffer_2[38][3]
.sym 107966 r_adc_master_tx_buffer_2[36][4]
.sym 108046 r_adc_master_rx_buffer_1[6]
.sym 108047 $false
.sym 108048 $false
.sym 108049 $false
.sym 108076 r_adc_master_rx_buffer_1[26]
.sym 108077 $false
.sym 108078 $false
.sym 108079 $false
.sym 108080 $abc$41607$n5527
.sym 108081 blink_simple_LED2.i_clk$2
.sym 108082 $false
.sym 108083 r_adc_master_tx_buffer_2[101][3]
.sym 108087 r_adc_master_tx_buffer_2[103][4]
.sym 108181 r_adc_master_rx_buffer_1[25]
.sym 108182 $false
.sym 108183 $false
.sym 108184 $false
.sym 108203 $abc$41607$n5567
.sym 108204 blink_simple_LED2.i_clk$2
.sym 108205 $false
.sym 108206 $abc$41607$n4948_1
.sym 108207 r_adc_master_tx_buffer_1[29][2]
.sym 108208 r_adc_master_tx_buffer_1[29][5]
.sym 108210 r_adc_master_tx_buffer_1[30][7]
.sym 108211 r_adc_master_tx_buffer_1[31][0]
.sym 108213 r_adc_master_tx_buffer_1[31][2]
.sym 108280 r_adc_master_tx_buffer_2[28][3]
.sym 108281 r_adc_master_tx_buffer_2[29][3]
.sym 108282 r_spi_master_tx_counter[0]
.sym 108283 $false
.sym 108292 r_adc_master_rx_buffer_1[7]
.sym 108293 $false
.sym 108294 $false
.sym 108295 $false
.sym 108316 r_adc_master_rx_buffer_1[27]
.sym 108317 $false
.sym 108318 $false
.sym 108319 $false
.sym 108322 r_adc_master_rx_buffer_1[19]
.sym 108323 $false
.sym 108324 $false
.sym 108325 $false
.sym 108326 $abc$41607$n5570
.sym 108327 blink_simple_LED2.i_clk$2
.sym 108328 $false
.sym 108335 r_adc_master_tx_buffer_2[105][7]
.sym 108415 $abc$41607$n3144
.sym 108416 $abc$41607$n3143
.sym 108417 r_spi_master_tx_counter[1]
.sym 108418 r_spi_master_tx_counter[0]
.sym 108439 r_adc_master_state[2]
.sym 108440 r_adc_master_state[3]
.sym 108441 $false
.sym 108442 $false
.sym 108445 r_adc_master_rx_buffer_1[24]
.sym 108446 $false
.sym 108447 $false
.sym 108448 $false
.sym 108449 $abc$41607$n5586
.sym 108450 blink_simple_LED2.i_clk$2
.sym 108451 $false
.sym 108456 $abc$41607$n4530_1
.sym 108458 r_adc_master_tx_buffer_1[17][7]
.sym 108459 r_adc_master_tx_buffer_1[16][7]
.sym 108526 r_adc_master_rx_buffer_1[11]
.sym 108527 r_spi_master_adc_rx_data[1]
.sym 108528 $abc$41607$n4677_1
.sym 108529 $abc$41607$n3298
.sym 108550 $abc$41607$n4677_1
.sym 108551 $abc$41607$n3298
.sym 108552 r_adc_master_rx_buffer_1[23]
.sym 108553 $false
.sym 108568 $abc$41607$n4677_1
.sym 108569 $abc$41607$n3298
.sym 108570 r_adc_master_rx_buffer_1[27]
.sym 108571 $false
.sym 108572 $true
.sym 108573 blink_simple_LED2.i_clk$2
.sym 108574 $false
.sym 108691 $false
.sym 108692 $false
.sym 108693 r_cycle_counter[0]
.sym 108694 $false
.sym 108695 $true
.sym 108696 blink_simple_LED2.i_clk$2
.sym 108697 $abc$41607$n236$2
.sym 108800 $abc$41607$n3466
.sym 108801 r_adc_master_tx_buffer_1[94][0]
.sym 108804 r_adc_master_tx_buffer_1[95][0]
.sym 108879 r_adc_master_tx_buffer_1[92][0]
.sym 108880 r_adc_master_tx_buffer_1[93][0]
.sym 108881 r_spi_master_tx_counter[0]
.sym 108882 $false
.sym 108885 r_adc_master_rx_buffer_1[24]
.sym 108886 $false
.sym 108887 $false
.sym 108888 $false
.sym 108919 $abc$41607$n5542
.sym 108920 blink_simple_LED2.i_clk$2
.sym 108921 $false
.sym 108928 r_adc_master_tx_buffer_2[82][2]
.sym 109054 r_adc_master_tx_buffer_1[12][1]
.sym 109055 r_adc_master_tx_buffer_1[13][1]
.sym 109056 r_spi_master_tx_counter[0]
.sym 109057 $false
.sym 109060 $abc$41607$n3467
.sym 109061 $abc$41607$n3466
.sym 109062 r_spi_master_tx_counter[1]
.sym 109063 $abc$41607$n2732
.sym 109066 r_adc_master_rx_buffer_1[17]
.sym 109067 $false
.sym 109068 $false
.sym 109069 $false
.sym 109072 r_adc_master_rx_buffer_1[25]
.sym 109073 $false
.sym 109074 $false
.sym 109075 $false
.sym 109078 r_adc_master_rx_buffer_1[12]
.sym 109079 $false
.sym 109080 $false
.sym 109081 $false
.sym 109082 $abc$41607$n5478
.sym 109083 blink_simple_LED2.i_clk$2
.sym 109084 $false
.sym 109085 r_adc_master_tx_buffer_2[101][6]
.sym 109092 r_adc_master_tx_buffer_2[103][6]
.sym 109171 r_adc_master_rx_buffer_1[5]
.sym 109172 $false
.sym 109173 $false
.sym 109174 $false
.sym 109177 r_adc_master_rx_buffer_1[13]
.sym 109178 $false
.sym 109179 $false
.sym 109180 $false
.sym 109205 $abc$41607$n5481
.sym 109206 blink_simple_LED2.i_clk$2
.sym 109207 $false
.sym 109210 r_adc_master_tx_buffer_2[31][3]
.sym 109214 r_adc_master_tx_buffer_2[28][7]
.sym 109294 r_adc_master_rx_buffer_1[8]
.sym 109295 $false
.sym 109296 $false
.sym 109297 $false
.sym 109312 r_adc_master_rx_buffer_1[22]
.sym 109313 $false
.sym 109314 $false
.sym 109315 $false
.sym 109318 r_adc_master_rx_buffer_1[2]
.sym 109319 $false
.sym 109320 $false
.sym 109321 $false
.sym 109328 $abc$41607$n5508
.sym 109329 blink_simple_LED2.i_clk$2
.sym 109330 $false
.sym 109332 r_adc_master_tx_buffer_2[24][3]
.sym 109337 r_adc_master_tx_buffer_2[25][3]
.sym 109338 r_adc_master_tx_buffer_2[27][6]
.sym 109405 r_adc_master_tx_buffer_2[14][1]
.sym 109406 r_adc_master_tx_buffer_2[15][1]
.sym 109407 r_spi_master_tx_counter[0]
.sym 109408 $false
.sym 109411 r_adc_master_rx_buffer_1[4]
.sym 109412 $false
.sym 109413 $false
.sym 109414 $false
.sym 109417 r_adc_master_rx_buffer_1[1]
.sym 109418 $false
.sym 109419 $false
.sym 109420 $false
.sym 109441 r_adc_master_rx_buffer_1[20]
.sym 109442 $false
.sym 109443 $false
.sym 109444 $false
.sym 109451 $abc$41607$n5565
.sym 109452 blink_simple_LED2.i_clk$2
.sym 109453 $false
.sym 109455 r_adc_master_tx_buffer_1[106][4]
.sym 109456 r_adc_master_tx_buffer_1[105][7]
.sym 109459 r_adc_master_tx_buffer_1[104][7]
.sym 109460 r_adc_master_tx_buffer_1[105][5]
.sym 109558 $abc$41607$n3756
.sym 109559 $abc$41607$n3755
.sym 109560 r_spi_master_tx_counter[1]
.sym 109561 $abc$41607$n2732
.sym 109564 r_adc_master_tx_buffer_2[14][4]
.sym 109565 r_adc_master_tx_buffer_2[15][4]
.sym 109566 r_spi_master_tx_counter[0]
.sym 109567 $false
.sym 109570 r_adc_master_rx_buffer_1[12]
.sym 109571 $false
.sym 109572 $false
.sym 109573 $false
.sym 109574 $abc$41607$n5564
.sym 109575 blink_simple_LED2.i_clk$2
.sym 109576 $false
.sym 109577 $abc$41607$n3398
.sym 109578 r_adc_master_tx_buffer_2[99][0]
.sym 109579 r_adc_master_tx_buffer_2[97][6]
.sym 109580 r_adc_master_tx_buffer_2[98][0]
.sym 109581 r_adc_master_tx_buffer_2[98][4]
.sym 109583 r_adc_master_tx_buffer_2[99][7]
.sym 109651 r_adc_master_tx_buffer_1[8][5]
.sym 109652 r_adc_master_tx_buffer_1[10][5]
.sym 109653 r_spi_master_tx_counter[0]
.sym 109654 r_spi_master_tx_counter[1]
.sym 109657 $abc$41607$n4038_1
.sym 109658 $abc$41607$n4039_1
.sym 109659 $abc$41607$n2729
.sym 109660 $false
.sym 109663 r_adc_master_tx_buffer_1[9][5]
.sym 109664 r_adc_master_tx_buffer_1[11][5]
.sym 109665 r_spi_master_tx_counter[1]
.sym 109666 r_spi_master_tx_counter[0]
.sym 109669 r_adc_master_rx_buffer_1[21]
.sym 109670 $false
.sym 109671 $false
.sym 109672 $false
.sym 109675 r_adc_master_rx_buffer_1[2]
.sym 109676 $false
.sym 109677 $false
.sym 109678 $false
.sym 109681 r_adc_master_rx_buffer_1[29]
.sym 109682 $false
.sym 109683 $false
.sym 109684 $false
.sym 109687 r_adc_master_rx_buffer_1[14]
.sym 109688 $false
.sym 109689 $false
.sym 109690 $false
.sym 109697 $abc$41607$n5481
.sym 109698 blink_simple_LED2.i_clk$2
.sym 109699 $false
.sym 109700 $abc$41607$n5387_1
.sym 109701 $abc$41607$n2765
.sym 109702 $abc$41607$n5417
.sym 109705 $abc$41607$n5388_1
.sym 109706 r_adc_master_tx_buffer_1[82][5]
.sym 109707 r_adc_master_tx_buffer_1[81][0]
.sym 109780 r_adc_master_tx_buffer_2[99][0]
.sym 109781 r_adc_master_tx_buffer_2[103][0]
.sym 109782 r_spi_master_tx_counter[2]
.sym 109783 r_spi_master_tx_counter[0]
.sym 109786 $abc$41607$n3398
.sym 109787 $abc$41607$n3397
.sym 109788 r_spi_master_tx_counter[1]
.sym 109789 r_spi_master_tx_counter[3]
.sym 109792 spiMasterCS.r_CS_Inactive_Count[2]
.sym 109793 $false
.sym 109794 $false
.sym 109795 $false
.sym 109798 $abc$41607$n3956_1
.sym 109799 $abc$41607$n3955_1
.sym 109800 r_spi_master_tx_counter[1]
.sym 109801 $abc$41607$n2732
.sym 109810 r_adc_master_tx_buffer_2[12][4]
.sym 109811 r_adc_master_tx_buffer_2[13][4]
.sym 109812 r_spi_master_tx_counter[0]
.sym 109813 $false
.sym 109816 $abc$41607$n3252
.sym 109817 $abc$41607$n3253
.sym 109818 $false
.sym 109819 $false
.sym 109820 $true
.sym 109821 blink_simple_LED2.i_clk$2
.sym 109822 $abc$41607$n899$2
.sym 109824 $abc$41607$n5415
.sym 109826 $abc$41607$n3473
.sym 109828 $abc$41607$n3973_1
.sym 109829 $abc$41607$n2763
.sym 109830 r_adc_master_tx_buffer_2[102][4]
.sym 109859 $true
.sym 109896 spiMasterCS.r_CS_Inactive_Count[0]$2
.sym 109897 $false
.sym 109898 spiMasterCS.r_CS_Inactive_Count[0]
.sym 109899 $false
.sym 109900 $false
.sym 109902 $auto$alumacc.cc:474:replace_alu$1656.C[2]$2
.sym 109904 spiMasterCS.r_CS_Inactive_Count[1]
.sym 109905 $true$2
.sym 109908 $auto$alumacc.cc:474:replace_alu$1656.C[3]$2
.sym 109910 spiMasterCS.r_CS_Inactive_Count[2]
.sym 109911 $true$2
.sym 109912 $auto$alumacc.cc:474:replace_alu$1656.C[2]$2
.sym 109914 $auto$alumacc.cc:474:replace_alu$1656.C[4]
.sym 109916 spiMasterCS.r_CS_Inactive_Count[3]
.sym 109917 $true$2
.sym 109918 $auto$alumacc.cc:474:replace_alu$1656.C[3]$2
.sym 109921 $false
.sym 109922 spiMasterCS.r_CS_Inactive_Count[4]
.sym 109923 $false
.sym 109924 $auto$alumacc.cc:474:replace_alu$1656.C[4]
.sym 109927 r_adc_master_rx_buffer_1[8]
.sym 109928 $false
.sym 109929 $false
.sym 109930 $false
.sym 109933 r_adc_master_rx_buffer_1[28]
.sym 109934 $false
.sym 109935 $false
.sym 109936 $false
.sym 109939 r_adc_master_rx_buffer_1[16]
.sym 109940 $false
.sym 109941 $false
.sym 109942 $false
.sym 109943 $abc$41607$n5565
.sym 109944 blink_simple_LED2.i_clk$2
.sym 109945 $false
.sym 109946 $abc$41607$n5312_1
.sym 109950 r_adc_master_tx_buffer_1[64][2]
.sym 109952 r_adc_master_tx_buffer_1[65][0]
.sym 110020 $false
.sym 110021 spiMasterCS.r_CS_Inactive_Count[2]
.sym 110022 $false
.sym 110023 $auto$alumacc.cc:474:replace_alu$1656.C[2]
.sym 110026 r_adc_master_tx_buffer_2[10][4]
.sym 110027 r_adc_master_tx_buffer_2[11][4]
.sym 110028 r_spi_master_tx_counter[0]
.sym 110029 $abc$41607$n2749_1
.sym 110032 spiMasterCS.r_SM_CS[1]
.sym 110033 $abc$41607$n2379
.sym 110034 spiMasterCS.r_SM_CS[2]
.sym 110035 spiMasterCS.r_CS_Inactive_Count[4]
.sym 110038 spiMasterCS.r_SM_CS[1]
.sym 110039 $abc$41607$n2379
.sym 110040 $abc$41607$n3258
.sym 110041 spiMasterCS.r_CS_Inactive_Count[2]
.sym 110044 $abc$41607$n3954_1
.sym 110045 $abc$41607$n3957_1
.sym 110046 $abc$41607$n3958_1
.sym 110047 $abc$41607$n2891
.sym 110050 r_adc_master_tx_buffer_2[8][2]
.sym 110051 r_adc_master_tx_buffer_2[9][2]
.sym 110052 r_spi_master_tx_counter[0]
.sym 110053 $false
.sym 110056 $abc$41607$n3253
.sym 110057 $abc$41607$n2383
.sym 110058 $abc$41607$n3257
.sym 110059 $false
.sym 110062 $abc$41607$n2387
.sym 110063 $abc$41607$n3253
.sym 110064 $abc$41607$n3251
.sym 110065 $abc$41607$n3252
.sym 110066 $abc$41607$n544
.sym 110067 blink_simple_LED2.i_clk$2
.sym 110068 $abc$41607$n899$2
.sym 110069 $abc$41607$n5311_1
.sym 110070 $abc$41607$n3118
.sym 110071 $abc$41607$n3589
.sym 110072 $abc$41607$n3117
.sym 110073 r_adc_master_tx_buffer_2[15][3]
.sym 110074 r_adc_master_tx_buffer_2[13][7]
.sym 110075 r_adc_master_tx_buffer_2[13][6]
.sym 110076 r_adc_master_tx_buffer_2[14][3]
.sym 110143 r_adc_master_tx_buffer_2[8][4]
.sym 110144 r_adc_master_tx_buffer_2[9][4]
.sym 110145 r_spi_master_tx_counter[0]
.sym 110146 $abc$41607$n2747_1
.sym 110149 r_adc_master_rx_buffer_1[2]
.sym 110150 $false
.sym 110151 $false
.sym 110152 $false
.sym 110161 r_adc_master_rx_buffer_1[31]
.sym 110162 $false
.sym 110163 $false
.sym 110164 $false
.sym 110167 r_adc_master_rx_buffer_1[10]
.sym 110168 $false
.sym 110169 $false
.sym 110170 $false
.sym 110173 r_adc_master_rx_buffer_1[28]
.sym 110174 $false
.sym 110175 $false
.sym 110176 $false
.sym 110179 r_adc_master_rx_buffer_1[4]
.sym 110180 $false
.sym 110181 $false
.sym 110182 $false
.sym 110185 r_adc_master_rx_buffer_1[20]
.sym 110186 $false
.sym 110187 $false
.sym 110188 $false
.sym 110189 $abc$41607$n5564
.sym 110190 blink_simple_LED2.i_clk$2
.sym 110191 $false
.sym 110192 $abc$41607$n3544
.sym 110193 $abc$41607$n4511_1
.sym 110194 r_adc_master_tx_buffer_1[12][0]
.sym 110195 r_adc_master_tx_buffer_1[13][7]
.sym 110196 r_adc_master_tx_buffer_1[12][7]
.sym 110197 r_adc_master_tx_buffer_1[13][0]
.sym 110266 r_adc_master_tx_buffer_2[14][0]
.sym 110267 r_adc_master_tx_buffer_2[15][0]
.sym 110268 r_spi_master_tx_counter[1]
.sym 110269 r_spi_master_tx_counter[0]
.sym 110278 r_adc_master_tx_buffer_2[10][2]
.sym 110279 r_adc_master_tx_buffer_2[11][2]
.sym 110280 $abc$41607$n4968_1
.sym 110281 $false
.sym 110284 r_adc_master_tx_buffer_2[12][0]
.sym 110285 r_adc_master_tx_buffer_2[13][0]
.sym 110286 r_spi_master_tx_counter[1]
.sym 110287 $abc$41607$n5038
.sym 110290 $abc$41607$n4970_1
.sym 110291 $abc$41607$n4971_1
.sym 110292 r_spi_master_tx_counter[1]
.sym 110293 $abc$41607$n2729
.sym 110296 r_adc_master_tx_buffer_2[8][7]
.sym 110297 r_adc_master_tx_buffer_2[9][7]
.sym 110298 r_spi_master_tx_counter[0]
.sym 110299 $abc$41607$n2747_1
.sym 110302 r_adc_master_rx_buffer_1[1]
.sym 110303 $false
.sym 110304 $false
.sym 110305 $false
.sym 110312 $abc$41607$n5505
.sym 110313 blink_simple_LED2.i_clk$2
.sym 110314 $false
.sym 110315 $abc$41607$n3598
.sym 110316 $abc$41607$n4992_1
.sym 110317 r_adc_master_tx_buffer_1[106][3]
.sym 110318 r_adc_master_tx_buffer_1[107][3]
.sym 110319 r_adc_master_tx_buffer_1[107][7]
.sym 110320 r_adc_master_tx_buffer_1[105][2]
.sym 110321 r_adc_master_tx_buffer_1[107][1]
.sym 110322 r_adc_master_tx_buffer_1[105][3]
.sym 110401 r_adc_master_tx_buffer_1[78][3]
.sym 110402 r_adc_master_tx_buffer_1[79][3]
.sym 110403 r_spi_master_tx_counter[0]
.sym 110404 $false
.sym 110413 r_adc_master_rx_buffer_1[3]
.sym 110414 $false
.sym 110415 $false
.sym 110416 $false
.sym 110419 r_adc_master_rx_buffer_1[11]
.sym 110420 $false
.sym 110421 $false
.sym 110422 $false
.sym 110435 $abc$41607$n5532
.sym 110436 blink_simple_LED2.i_clk$2
.sym 110437 $false
.sym 110438 $abc$41607$n5394_1
.sym 110440 $abc$41607$n5393_1
.sym 110441 $abc$41607$n5272_1
.sym 110442 $abc$41607$n5046_1
.sym 110443 $abc$41607$n5045_1
.sym 110444 $abc$41607$n5395_1
.sym 110445 r_adc_master_tx_buffer_1[49][2]
.sym 110512 r_adc_master_tx_buffer_2[115][4]
.sym 110513 r_adc_master_tx_buffer_2[119][4]
.sym 110514 r_spi_master_tx_counter[2]
.sym 110515 r_spi_master_tx_counter[1]
.sym 110518 r_adc_master_rx_buffer_1[4]
.sym 110519 $false
.sym 110520 $false
.sym 110521 $false
.sym 110524 r_adc_master_rx_buffer_1[27]
.sym 110525 $false
.sym 110526 $false
.sym 110527 $false
.sym 110530 r_adc_master_rx_buffer_1[14]
.sym 110531 $false
.sym 110532 $false
.sym 110533 $false
.sym 110536 r_adc_master_rx_buffer_1[17]
.sym 110537 $false
.sym 110538 $false
.sym 110539 $false
.sym 110542 r_adc_master_rx_buffer_1[20]
.sym 110543 $false
.sym 110544 $false
.sym 110545 $false
.sym 110558 $abc$41607$n5591
.sym 110559 blink_simple_LED2.i_clk$2
.sym 110560 $false
.sym 110561 $abc$41607$n2755
.sym 110562 $abc$41607$n2992
.sym 110563 $abc$41607$n2991
.sym 110564 $abc$41607$n4248_1
.sym 110565 $abc$41607$n2990
.sym 110566 $abc$41607$n4246_1
.sym 110567 spiMasterADC.SPI_Master_Inst.r_TX_DV
.sym 110568 spiMasterADC.SPI_Master_Inst.r_Leading_Edge
.sym 110635 r_adc_master_tx_buffer_1[96][2]
.sym 110636 r_adc_master_tx_buffer_1[100][2]
.sym 110637 r_spi_master_tx_counter[0]
.sym 110638 $abc$41607$n4943_1
.sym 110641 $abc$41607$n2755
.sym 110642 $abc$41607$n2756
.sym 110643 $abc$41607$n4944_1
.sym 110644 r_spi_master_tx_counter[1]
.sym 110647 $abc$41607$n4246_1
.sym 110648 $abc$41607$n4249_1
.sym 110649 $abc$41607$n4250_1
.sym 110650 $abc$41607$n2891
.sym 110659 r_adc_master_tx_buffer_2[6][6]
.sym 110660 r_adc_master_tx_buffer_2[7][6]
.sym 110661 r_spi_master_tx_counter[0]
.sym 110662 $false
.sym 110665 r_adc_master_rx_buffer_1[6]
.sym 110666 $false
.sym 110667 $false
.sym 110668 $false
.sym 110671 r_adc_master_rx_buffer_1[14]
.sym 110672 $false
.sym 110673 $false
.sym 110674 $false
.sym 110681 $abc$41607$n5563
.sym 110682 blink_simple_LED2.i_clk$2
.sym 110683 $false
.sym 110684 $abc$41607$n4993_1
.sym 110687 $abc$41607$n2987
.sym 110688 $abc$41607$n2988
.sym 110690 r_adc_master_tx_buffer_2[9][0]
.sym 110691 r_adc_master_tx_buffer_2[9][7]
.sym 110758 r_adc_master_rx_buffer_1[6]
.sym 110759 $false
.sym 110760 $false
.sym 110761 $false
.sym 110770 r_adc_master_rx_buffer_1[28]
.sym 110771 $false
.sym 110772 $false
.sym 110773 $false
.sym 110804 $abc$41607$n5571
.sym 110805 blink_simple_LED2.i_clk$2
.sym 110806 $false
.sym 110813 r_adc_master_tx_buffer_1[99][6]
.sym 110881 r_adc_master_tx_buffer_2[12][2]
.sym 110882 r_adc_master_tx_buffer_2[13][2]
.sym 110883 r_spi_master_tx_counter[1]
.sym 110884 r_spi_master_tx_counter[0]
.sym 110893 $abc$41607$n2732
.sym 110894 $abc$41607$n4969_1
.sym 110895 $abc$41607$n4972_1
.sym 110896 $abc$41607$n2891
.sym 110899 r_adc_master_tx_buffer_2[14][2]
.sym 110900 r_adc_master_tx_buffer_2[15][2]
.sym 110901 r_spi_master_tx_counter[1]
.sym 110902 $abc$41607$n4968_1
.sym 110905 r_adc_master_rx_buffer_1[24]
.sym 110906 $false
.sym 110907 $false
.sym 110908 $false
.sym 110911 r_adc_master_rx_buffer_1[10]
.sym 110912 $false
.sym 110913 $false
.sym 110914 $false
.sym 110917 r_adc_master_rx_buffer_1[2]
.sym 110918 $false
.sym 110919 $false
.sym 110920 $false
.sym 110923 r_adc_master_rx_buffer_1[26]
.sym 110924 $false
.sym 110925 $false
.sym 110926 $false
.sym 110927 $abc$41607$n5565
.sym 110928 blink_simple_LED2.i_clk$2
.sym 110929 $false
.sym 110934 r_adc_master_tx_buffer_2[82][5]
.sym 111016 r_adc_master_tx_buffer_2[108][5]
.sym 111017 r_adc_master_tx_buffer_2[109][5]
.sym 111018 r_spi_master_tx_counter[1]
.sym 111019 r_spi_master_tx_counter[0]
.sym 111028 $abc$41607$n4138_1
.sym 111029 $abc$41607$n4139_1
.sym 111030 $abc$41607$n2732
.sym 111031 $abc$41607$n2763
.sym 111034 r_adc_master_rx_buffer_1[17]
.sym 111035 $false
.sym 111036 $false
.sym 111037 $false
.sym 111040 r_adc_master_rx_buffer_1[2]
.sym 111041 $false
.sym 111042 $false
.sym 111043 $false
.sym 111046 r_adc_master_rx_buffer_1[13]
.sym 111047 $false
.sym 111048 $false
.sym 111049 $false
.sym 111050 $abc$41607$n5558
.sym 111051 blink_simple_LED2.i_clk$2
.sym 111052 $false
.sym 111053 $abc$41607$n5072_1
.sym 111054 $abc$41607$n3936_1
.sym 111055 $abc$41607$n5071
.sym 111056 $abc$41607$n5592
.sym 111057 $abc$41607$n5070_1
.sym 111059 $abc$41607$n3935_1
.sym 111060 r_adc_master_tx_buffer_2[69][6]
.sym 111139 $abc$41607$n4710_1
.sym 111140 $abc$41607$n3150
.sym 111141 $abc$41607$n4728_1
.sym 111142 $false
.sym 111157 r_adc_master_rx_buffer_1[4]
.sym 111158 $false
.sym 111159 $false
.sym 111160 $false
.sym 111173 $abc$41607$n5592$2
.sym 111174 blink_simple_LED2.i_clk$2
.sym 111175 $false
.sym 111176 $abc$41607$n3532
.sym 111177 $abc$41607$n3533
.sym 111178 $abc$41607$n5218_1
.sym 111179 $abc$41607$n5217_1
.sym 111180 r_adc_master_tx_buffer_2[14][5]
.sym 111181 r_adc_master_tx_buffer_2[15][5]
.sym 111182 r_adc_master_tx_buffer_2[12][5]
.sym 111183 r_adc_master_tx_buffer_2[13][5]
.sym 111256 $abc$41607$n4733_1
.sym 111257 r_adc_master_rx_reading_counter[0]
.sym 111258 $false
.sym 111259 $false
.sym 111262 $abc$41607$n4710_1
.sym 111263 $abc$41607$n4735_1
.sym 111264 $abc$41607$n4717_1
.sym 111265 $false
.sym 111268 r_adc_master_rx_reading_counter[1]
.sym 111269 r_adc_master_rx_reading_counter[2]
.sym 111270 $false
.sym 111271 $false
.sym 111274 $abc$41607$n4710_1
.sym 111275 $abc$41607$n4735_1
.sym 111276 r_adc_master_rx_reading_counter[1]
.sym 111277 r_adc_master_rx_reading_counter[2]
.sym 111280 r_adc_master_rx_reading_counter[0]
.sym 111281 $abc$41607$n3150
.sym 111282 $abc$41607$n4717_1
.sym 111283 $abc$41607$n4710_1
.sym 111286 r_adc_master_rx_buffer_1[27]
.sym 111287 $false
.sym 111288 $false
.sym 111289 $false
.sym 111296 $abc$41607$n5590
.sym 111297 blink_simple_LED2.i_clk$2
.sym 111298 $false
.sym 111299 $abc$41607$n3150
.sym 111300 $abc$41607$n4733_1
.sym 111301 $abc$41607$n5576
.sym 111302 $abc$41607$n4712_1
.sym 111304 r_adc_master_tx_buffer_1[105][0]
.sym 111373 r_adc_master_tx_buffer_1[115][3]
.sym 111374 r_adc_master_tx_buffer_1[119][3]
.sym 111375 r_spi_master_tx_counter[2]
.sym 111376 r_spi_master_tx_counter[1]
.sym 111379 r_adc_master_rx_reading_counter[0]
.sym 111380 $abc$41607$n4717_1
.sym 111381 $abc$41607$n4722_1
.sym 111382 $abc$41607$n4750_1
.sym 111391 $abc$41607$n4750_1
.sym 111392 $abc$41607$n4722_1
.sym 111393 $abc$41607$n4728_1
.sym 111394 $false
.sym 111397 $abc$41607$n4750_1
.sym 111398 $abc$41607$n3303
.sym 111399 $abc$41607$n4712_1
.sym 111400 $false
.sym 111403 r_adc_master_rx_buffer_1[23]
.sym 111404 $false
.sym 111405 $false
.sym 111406 $false
.sym 111409 r_adc_master_rx_buffer_1[3]
.sym 111410 $false
.sym 111411 $false
.sym 111412 $false
.sym 111415 r_adc_master_rx_buffer_1[21]
.sym 111416 $false
.sym 111417 $false
.sym 111418 $false
.sym 111419 $abc$41607$n5556
.sym 111420 blink_simple_LED2.i_clk$2
.sym 111421 $false
.sym 111422 $abc$41607$n3149
.sym 111423 $abc$41607$n4722_1
.sym 111424 $abc$41607$n69
.sym 111425 $abc$41607$n3301
.sym 111426 $abc$41607$n3300
.sym 111427 $abc$41607$n3151
.sym 111429 r_adc_master_rx_reading_counter[0]
.sym 111496 $abc$41607$n3300
.sym 111497 r_adc_master_rx_reading_counter[0]
.sym 111498 $abc$41607$n69
.sym 111499 $abc$41607$n597
.sym 111502 $abc$41607$n3303
.sym 111503 $abc$41607$n3149
.sym 111504 $abc$41607$n3300
.sym 111505 $false
.sym 111508 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 111509 $abc$41607$n3305
.sym 111510 $false
.sym 111511 $false
.sym 111514 $abc$41607$n598
.sym 111515 $abc$41607$n3305
.sym 111516 $false
.sym 111517 $false
.sym 111520 $abc$41607$n3303
.sym 111521 $abc$41607$n3149
.sym 111522 $abc$41607$n3300
.sym 111523 $abc$41607$n597
.sym 111526 $abc$41607$n3305
.sym 111527 $0\r_adc_master_tx_buffer_selector[0:0]
.sym 111528 $false
.sym 111529 $false
.sym 111532 $abc$41607$n69
.sym 111533 $abc$41607$n597
.sym 111534 $false
.sym 111535 $false
.sym 111538 $abc$41607$n5372
.sym 111539 $false
.sym 111540 $false
.sym 111541 $false
.sym 111542 $abc$41607$n614
.sym 111543 blink_simple_LED2.i_clk$2
.sym 111544 $abc$41607$n69
.sym 111547 r_adc_measure_under_sample[2]
.sym 111548 r_adc_measure_under_sample[3]
.sym 111551 r_adc_measure_under_sample[0]
.sym 111619 r_adc_master_rx_buffer_1[6]
.sym 111620 $false
.sym 111621 $false
.sym 111622 $false
.sym 111649 r_adc_master_rx_buffer_1[5]
.sym 111650 $false
.sym 111651 $false
.sym 111652 $false
.sym 111665 $abc$41607$n5553
.sym 111666 blink_simple_LED2.i_clk$2
.sym 111667 $false
.sym 111668 $abc$41607$n4284_1
.sym 111670 r_adc_master_tx_buffer_2[75][5]
.sym 111672 r_adc_master_tx_buffer_2[72][6]
.sym 111673 r_adc_master_tx_buffer_2[73][6]
.sym 111675 r_adc_master_tx_buffer_2[74][6]
.sym 111748 r_adc_master_tx_buffer_2[24][1]
.sym 111749 r_adc_master_tx_buffer_2[25][1]
.sym 111750 r_spi_master_tx_counter[0]
.sym 111751 $abc$41607$n2747_1
.sym 111760 r_adc_master_rx_buffer_1[17]
.sym 111761 $false
.sym 111762 $false
.sym 111763 $false
.sym 111766 r_adc_master_rx_buffer_1[12]
.sym 111767 $false
.sym 111768 $false
.sym 111769 $false
.sym 111772 r_adc_master_rx_buffer_1[16]
.sym 111773 $false
.sym 111774 $false
.sym 111775 $false
.sym 111778 r_adc_master_rx_buffer_1[26]
.sym 111779 $false
.sym 111780 $false
.sym 111781 $false
.sym 111784 r_adc_master_rx_buffer_1[25]
.sym 111785 $false
.sym 111786 $false
.sym 111787 $false
.sym 111788 $abc$41607$n5569
.sym 111789 blink_simple_LED2.i_clk$2
.sym 111790 $false
.sym 111791 r_adc_master_tx_buffer_2[34][3]
.sym 111792 r_adc_master_tx_buffer_2[34][4]
.sym 111794 r_adc_master_tx_buffer_2[33][4]
.sym 111796 r_adc_master_tx_buffer_2[33][0]
.sym 111798 r_adc_master_tx_buffer_2[35][4]
.sym 111865 r_adc_master_tx_buffer_2[32][4]
.sym 111866 r_adc_master_tx_buffer_2[36][4]
.sym 111867 r_spi_master_tx_counter[2]
.sym 111868 $false
.sym 111877 $abc$41607$n3928_1
.sym 111878 $abc$41607$n3927_1
.sym 111879 r_spi_master_tx_counter[1]
.sym 111880 r_spi_master_tx_counter[0]
.sym 111889 r_adc_master_tx_buffer_2[34][3]
.sym 111890 r_adc_master_tx_buffer_2[38][3]
.sym 111891 r_spi_master_tx_counter[2]
.sym 111892 $false
.sym 111895 r_adc_master_tx_buffer_2[33][4]
.sym 111896 r_adc_master_tx_buffer_2[37][4]
.sym 111897 r_spi_master_tx_counter[2]
.sym 111898 $false
.sym 111901 r_adc_master_rx_buffer_1[28]
.sym 111902 $false
.sym 111903 $false
.sym 111904 $false
.sym 111907 r_adc_master_rx_buffer_1[5]
.sym 111908 $false
.sym 111909 $false
.sym 111910 $false
.sym 111911 $abc$41607$n5503
.sym 111912 blink_simple_LED2.i_clk$2
.sym 111913 $false
.sym 111914 $abc$41607$n2882
.sym 111917 $abc$41607$n2880
.sym 111919 r_adc_master_tx_buffer_2[100][2]
.sym 112000 r_adc_master_rx_buffer_1[25]
.sym 112001 $false
.sym 112002 $false
.sym 112003 $false
.sym 112012 r_adc_master_rx_buffer_1[26]
.sym 112013 $false
.sym 112014 $false
.sym 112015 $false
.sym 112034 $abc$41607$n5587
.sym 112035 blink_simple_LED2.i_clk$2
.sym 112036 $false
.sym 112039 r_adc_master_tx_buffer_1[81][1]
.sym 112040 r_adc_master_tx_buffer_1[81][4]
.sym 112117 r_adc_master_tx_buffer_2[99][4]
.sym 112118 r_adc_master_tx_buffer_2[103][4]
.sym 112119 r_spi_master_tx_counter[2]
.sym 112120 $false
.sym 112129 r_adc_master_rx_buffer_1[20]
.sym 112130 $false
.sym 112131 $false
.sym 112132 $false
.sym 112135 r_adc_master_rx_buffer_1[11]
.sym 112136 $false
.sym 112137 $false
.sym 112138 $false
.sym 112147 r_adc_master_rx_buffer_1[28]
.sym 112148 $false
.sym 112149 $false
.sym 112150 $false
.sym 112157 $abc$41607$n5572
.sym 112158 blink_simple_LED2.i_clk$2
.sym 112159 $false
.sym 112161 r_adc_master_tx_buffer_2[56][1]
.sym 112166 r_adc_master_tx_buffer_2[56][3]
.sym 112234 r_adc_master_rx_buffer_1[19]
.sym 112235 $false
.sym 112236 $false
.sym 112237 $false
.sym 112258 r_adc_master_rx_buffer_1[4]
.sym 112259 $false
.sym 112260 $false
.sym 112261 $false
.sym 112280 $abc$41607$n5588
.sym 112281 blink_simple_LED2.i_clk$2
.sym 112282 $false
.sym 112284 $abc$41607$n3713
.sym 112289 r_adc_master_tx_buffer_1[53][5]
.sym 112357 r_adc_master_tx_buffer_1[29][2]
.sym 112358 r_adc_master_tx_buffer_1[31][2]
.sym 112359 r_spi_master_tx_counter[0]
.sym 112360 r_spi_master_tx_counter[1]
.sym 112363 r_adc_master_rx_buffer_1[18]
.sym 112364 $false
.sym 112365 $false
.sym 112366 $false
.sym 112369 r_adc_master_rx_buffer_1[21]
.sym 112370 $false
.sym 112371 $false
.sym 112372 $false
.sym 112381 r_adc_master_rx_buffer_1[15]
.sym 112382 $false
.sym 112383 $false
.sym 112384 $false
.sym 112387 r_adc_master_rx_buffer_1[0]
.sym 112388 $false
.sym 112389 $false
.sym 112390 $false
.sym 112399 r_adc_master_rx_buffer_1[2]
.sym 112400 $false
.sym 112401 $false
.sym 112402 $false
.sym 112403 $abc$41607$n5498
.sym 112404 blink_simple_LED2.i_clk$2
.sym 112405 $false
.sym 112406 $abc$41607$n40
.sym 112516 r_adc_master_rx_buffer_1[23]
.sym 112517 $false
.sym 112518 $false
.sym 112519 $false
.sym 112526 $abc$41607$n5589
.sym 112527 blink_simple_LED2.i_clk$2
.sym 112528 $false
.sym 112529 r_adc_master_tx_buffer_2[110][7]
.sym 112534 r_adc_master_tx_buffer_2[110][1]
.sym 112627 r_adc_master_tx_buffer_1[16][7]
.sym 112628 r_adc_master_tx_buffer_1[17][7]
.sym 112629 r_spi_master_tx_counter[0]
.sym 112630 $false
.sym 112639 r_adc_master_rx_buffer_1[23]
.sym 112640 $false
.sym 112641 $false
.sym 112642 $false
.sym 112645 r_adc_master_rx_buffer_1[31]
.sym 112646 $false
.sym 112647 $false
.sym 112648 $false
.sym 112649 $abc$41607$n5631$2
.sym 112650 blink_simple_LED2.i_clk$2
.sym 112651 $false
.sym 112962 r_adc_master_tx_buffer_1[94][0]
.sym 112963 r_adc_master_tx_buffer_1[95][0]
.sym 112964 r_spi_master_tx_counter[0]
.sym 112965 $false
.sym 112968 r_adc_master_rx_buffer_1[8]
.sym 112969 $false
.sym 112970 $false
.sym 112971 $false
.sym 112986 r_adc_master_rx_buffer_1[0]
.sym 112987 $false
.sym 112988 $false
.sym 112989 $false
.sym 112996 $abc$41607$n5542
.sym 112997 blink_simple_LED2.i_clk$2
.sym 112998 $false
.sym 113009 r_adc_master_tx_buffer_1[118][2]
.sym 113125 r_adc_master_rx_buffer_1[10]
.sym 113126 $false
.sym 113127 $false
.sym 113128 $false
.sym 113159 $abc$41607$n5583
.sym 113160 blink_simple_LED2.i_clk$2
.sym 113161 $false
.sym 113163 r_adc_master_tx_buffer_2[39][3]
.sym 113167 r_adc_master_tx_buffer_2[37][0]
.sym 113236 r_adc_master_rx_buffer_1[22]
.sym 113237 $false
.sym 113238 $false
.sym 113239 $false
.sym 113278 r_adc_master_rx_buffer_1[6]
.sym 113279 $false
.sym 113280 $false
.sym 113281 $false
.sym 113282 $abc$41607$n5588
.sym 113283 blink_simple_LED2.i_clk$2
.sym 113284 $false
.sym 113286 $abc$41607$n3072
.sym 113287 r_adc_master_tx_buffer_2[82][3]
.sym 113291 r_adc_master_tx_buffer_2[80][6]
.sym 113292 r_adc_master_tx_buffer_2[83][3]
.sym 113371 r_adc_master_rx_buffer_1[3]
.sym 113372 $false
.sym 113373 $false
.sym 113374 $false
.sym 113395 r_adc_master_rx_buffer_1[31]
.sym 113396 $false
.sym 113397 $false
.sym 113398 $false
.sym 113405 $abc$41607$n5570
.sym 113406 blink_simple_LED2.i_clk$2
.sym 113407 $false
.sym 113408 $abc$41607$n3937_1
.sym 113410 r_adc_master_tx_buffer_2[41][4]
.sym 113415 r_adc_master_tx_buffer_2[40][4]
.sym 113488 r_adc_master_rx_buffer_1[27]
.sym 113489 $false
.sym 113490 $false
.sym 113491 $false
.sym 113518 r_adc_master_rx_buffer_1[19]
.sym 113519 $false
.sym 113520 $false
.sym 113521 $false
.sym 113524 r_adc_master_rx_buffer_1[6]
.sym 113525 $false
.sym 113526 $false
.sym 113527 $false
.sym 113528 $abc$41607$n5569
.sym 113529 blink_simple_LED2.i_clk$2
.sym 113530 $false
.sym 113532 $abc$41607$n3756
.sym 113535 r_adc_master_tx_buffer_2[12][7]
.sym 113536 r_adc_master_tx_buffer_2[13][1]
.sym 113611 r_adc_master_rx_buffer_1[12]
.sym 113612 $false
.sym 113613 $false
.sym 113614 $false
.sym 113617 r_adc_master_rx_buffer_1[23]
.sym 113618 $false
.sym 113619 $false
.sym 113620 $false
.sym 113635 r_adc_master_rx_buffer_1[31]
.sym 113636 $false
.sym 113637 $false
.sym 113638 $false
.sym 113641 r_adc_master_rx_buffer_1[21]
.sym 113642 $false
.sym 113643 $false
.sym 113644 $false
.sym 113651 $abc$41607$n5551
.sym 113652 blink_simple_LED2.i_clk$2
.sym 113653 $false
.sym 113654 $abc$41607$n2769
.sym 113655 $abc$41607$n3584
.sym 113656 r_adc_master_tx_buffer_1[115][2]
.sym 113657 r_adc_master_tx_buffer_1[115][5]
.sym 113658 r_adc_master_tx_buffer_1[112][5]
.sym 113659 r_adc_master_tx_buffer_1[115][1]
.sym 113660 r_adc_master_tx_buffer_1[114][2]
.sym 113728 r_adc_master_tx_buffer_2[98][0]
.sym 113729 r_adc_master_tx_buffer_2[102][0]
.sym 113730 r_spi_master_tx_counter[0]
.sym 113731 r_spi_master_tx_counter[2]
.sym 113734 r_adc_master_rx_buffer_1[0]
.sym 113735 $false
.sym 113736 $false
.sym 113737 $false
.sym 113740 r_adc_master_rx_buffer_1[22]
.sym 113741 $false
.sym 113742 $false
.sym 113743 $false
.sym 113746 r_adc_master_rx_buffer_1[8]
.sym 113747 $false
.sym 113748 $false
.sym 113749 $false
.sym 113752 r_adc_master_rx_buffer_1[12]
.sym 113753 $false
.sym 113754 $false
.sym 113755 $false
.sym 113764 r_adc_master_rx_buffer_1[7]
.sym 113765 $false
.sym 113766 $false
.sym 113767 $false
.sym 113774 $abc$41607$n5587
.sym 113775 blink_simple_LED2.i_clk$2
.sym 113776 $false
.sym 113782 $abc$41607$n2379
.sym 113783 r_adc_master_tx_buffer_1[100][5]
.sym 113784 r_adc_master_tx_buffer_1[102][4]
.sym 113851 r_adc_master_tx_buffer_1[106][7]
.sym 113852 r_adc_master_tx_buffer_1[107][7]
.sym 113853 r_spi_master_tx_counter[1]
.sym 113854 r_spi_master_tx_counter[0]
.sym 113857 $abc$41607$n2769
.sym 113858 $abc$41607$n2770
.sym 113859 $abc$41607$n4946_1
.sym 113860 r_spi_master_tx_counter[0]
.sym 113863 spiMasterCS.r_CS_Inactive_Count[3]
.sym 113864 $false
.sym 113865 $false
.sym 113866 $false
.sym 113881 r_adc_master_tx_buffer_1[104][7]
.sym 113882 r_adc_master_tx_buffer_1[105][7]
.sym 113883 r_spi_master_tx_counter[1]
.sym 113884 $abc$41607$n5387_1
.sym 113887 r_adc_master_rx_buffer_1[13]
.sym 113888 $false
.sym 113889 $false
.sym 113890 $false
.sym 113893 r_adc_master_rx_buffer_1[16]
.sym 113894 $false
.sym 113895 $false
.sym 113896 $false
.sym 113897 $abc$41607$n5535
.sym 113898 blink_simple_LED2.i_clk$2
.sym 113899 $false
.sym 113900 $abc$41607$n5368
.sym 113902 $abc$41607$n4945_1
.sym 113903 $abc$41607$n5418
.sym 113905 r_adc_master_tx_buffer_2[105][5]
.sym 113980 spiMasterCS.r_CS_Inactive_Count[0]
.sym 113981 $false
.sym 113982 $false
.sym 113983 $false
.sym 113992 r_adc_master_tx_buffer_1[65][0]
.sym 113993 r_adc_master_tx_buffer_1[69][0]
.sym 113994 r_spi_master_tx_counter[2]
.sym 113995 $false
.sym 114004 r_adc_master_tx_buffer_2[98][4]
.sym 114005 r_adc_master_tx_buffer_2[102][4]
.sym 114006 r_spi_master_tx_counter[2]
.sym 114007 $false
.sym 114010 r_spi_master_tx_counter[4]
.sym 114011 r_spi_master_tx_counter[5]
.sym 114012 $false
.sym 114013 $false
.sym 114016 r_adc_master_rx_buffer_1[12]
.sym 114017 $false
.sym 114018 $false
.sym 114019 $false
.sym 114020 $abc$41607$n5588
.sym 114021 blink_simple_LED2.i_clk$2
.sym 114022 $false
.sym 114023 $abc$41607$n3494
.sym 114024 r_adc_master_tx_buffer_1[101][1]
.sym 114025 r_adc_master_tx_buffer_1[102][1]
.sym 114026 r_adc_master_tx_buffer_1[101][0]
.sym 114027 r_adc_master_tx_buffer_1[103][1]
.sym 114028 r_adc_master_tx_buffer_1[100][4]
.sym 114030 r_adc_master_tx_buffer_1[101][5]
.sym 114097 r_adc_master_tx_buffer_2[12][7]
.sym 114098 r_adc_master_tx_buffer_2[14][7]
.sym 114099 r_spi_master_tx_counter[0]
.sym 114100 $abc$41607$n5311_1
.sym 114121 r_adc_master_rx_buffer_1[26]
.sym 114122 $false
.sym 114123 $false
.sym 114124 $false
.sym 114133 r_adc_master_rx_buffer_1[16]
.sym 114134 $false
.sym 114135 $false
.sym 114136 $false
.sym 114143 $abc$41607$n5525
.sym 114144 blink_simple_LED2.i_clk$2
.sym 114145 $false
.sym 114146 $abc$41607$n3590
.sym 114147 $abc$41607$n4282_1
.sym 114148 $abc$41607$n3591
.sym 114149 r_adc_master_tx_buffer_2[64][6]
.sym 114150 r_adc_master_tx_buffer_2[64][0]
.sym 114151 r_adc_master_tx_buffer_2[65][0]
.sym 114152 r_adc_master_tx_buffer_2[64][2]
.sym 114153 r_adc_master_tx_buffer_2[65][5]
.sym 114220 r_adc_master_tx_buffer_2[13][7]
.sym 114221 r_adc_master_tx_buffer_2[15][7]
.sym 114222 r_spi_master_tx_counter[0]
.sym 114223 r_spi_master_tx_counter[1]
.sym 114226 r_adc_master_tx_buffer_2[14][3]
.sym 114227 r_adc_master_tx_buffer_2[15][3]
.sym 114228 r_spi_master_tx_counter[0]
.sym 114229 $false
.sym 114232 $abc$41607$n3591
.sym 114233 $abc$41607$n3590
.sym 114234 r_spi_master_tx_counter[1]
.sym 114235 r_spi_master_tx_counter[3]
.sym 114238 $abc$41607$n3119
.sym 114239 $abc$41607$n3118
.sym 114240 r_spi_master_tx_counter[1]
.sym 114241 $abc$41607$n2732
.sym 114244 r_adc_master_rx_buffer_1[3]
.sym 114245 $false
.sym 114246 $false
.sym 114247 $false
.sym 114250 r_adc_master_rx_buffer_1[23]
.sym 114251 $false
.sym 114252 $false
.sym 114253 $false
.sym 114256 r_adc_master_rx_buffer_1[22]
.sym 114257 $false
.sym 114258 $false
.sym 114259 $false
.sym 114262 r_adc_master_rx_buffer_1[11]
.sym 114263 $false
.sym 114264 $false
.sym 114265 $false
.sym 114266 $abc$41607$n5565
.sym 114267 blink_simple_LED2.i_clk$2
.sym 114268 $false
.sym 114269 $abc$41607$n5155
.sym 114270 $abc$41607$n5156
.sym 114271 r_adc_master_tx_buffer_1[98][1]
.sym 114272 r_adc_master_tx_buffer_1[96][6]
.sym 114273 r_adc_master_tx_buffer_1[97][4]
.sym 114274 r_adc_master_tx_buffer_1[96][4]
.sym 114275 r_adc_master_tx_buffer_1[99][1]
.sym 114276 r_adc_master_tx_buffer_1[97][0]
.sym 114343 r_adc_master_tx_buffer_1[12][0]
.sym 114344 r_adc_master_tx_buffer_1[13][0]
.sym 114345 r_spi_master_tx_counter[1]
.sym 114346 r_spi_master_tx_counter[0]
.sym 114349 r_adc_master_tx_buffer_1[12][7]
.sym 114350 r_adc_master_tx_buffer_1[13][7]
.sym 114351 r_spi_master_tx_counter[0]
.sym 114352 $false
.sym 114355 r_adc_master_rx_buffer_1[24]
.sym 114356 $false
.sym 114357 $false
.sym 114358 $false
.sym 114361 r_adc_master_rx_buffer_1[23]
.sym 114362 $false
.sym 114363 $false
.sym 114364 $false
.sym 114367 r_adc_master_rx_buffer_1[31]
.sym 114368 $false
.sym 114369 $false
.sym 114370 $false
.sym 114373 r_adc_master_rx_buffer_1[16]
.sym 114374 $false
.sym 114375 $false
.sym 114376 $false
.sym 114389 $abc$41607$n5478
.sym 114390 blink_simple_LED2.i_clk$2
.sym 114391 $false
.sym 114392 $abc$41607$n3501
.sym 114393 $abc$41607$n3500
.sym 114394 $abc$41607$n3499
.sym 114395 $abc$41607$n5345_1
.sym 114396 r_adc_master_tx_buffer_1[106][0]
.sym 114397 r_adc_master_tx_buffer_1[107][0]
.sym 114398 r_adc_master_tx_buffer_1[104][0]
.sym 114466 r_adc_master_tx_buffer_1[106][1]
.sym 114467 r_adc_master_tx_buffer_1[107][1]
.sym 114468 r_spi_master_tx_counter[0]
.sym 114469 $abc$41607$n2749_1
.sym 114472 r_adc_master_tx_buffer_1[105][3]
.sym 114473 r_adc_master_tx_buffer_1[107][3]
.sym 114474 r_spi_master_tx_counter[0]
.sym 114475 r_spi_master_tx_counter[1]
.sym 114478 r_adc_master_rx_buffer_1[11]
.sym 114479 $false
.sym 114480 $false
.sym 114481 $false
.sym 114484 r_adc_master_rx_buffer_1[3]
.sym 114485 $false
.sym 114486 $false
.sym 114487 $false
.sym 114490 r_adc_master_rx_buffer_1[7]
.sym 114491 $false
.sym 114492 $false
.sym 114493 $false
.sym 114496 r_adc_master_rx_buffer_1[18]
.sym 114497 $false
.sym 114498 $false
.sym 114499 $false
.sym 114502 r_adc_master_rx_buffer_1[1]
.sym 114503 $false
.sym 114504 $false
.sym 114505 $false
.sym 114508 r_adc_master_rx_buffer_1[19]
.sym 114509 $false
.sym 114510 $false
.sym 114511 $false
.sym 114512 $abc$41607$n5551
.sym 114513 blink_simple_LED2.i_clk$2
.sym 114514 $false
.sym 114515 $abc$41607$n5250_1
.sym 114516 $abc$41607$n5249_1
.sym 114517 r_adc_master_tx_buffer_2[39][0]
.sym 114519 r_adc_master_tx_buffer_2[38][1]
.sym 114521 r_adc_master_tx_buffer_2[36][0]
.sym 114589 r_adc_master_tx_buffer_1[98][7]
.sym 114590 r_adc_master_tx_buffer_1[102][7]
.sym 114591 r_spi_master_tx_counter[0]
.sym 114592 $abc$41607$n5393_1
.sym 114601 r_adc_master_tx_buffer_1[99][7]
.sym 114602 r_adc_master_tx_buffer_1[103][7]
.sym 114603 r_spi_master_tx_counter[0]
.sym 114604 r_spi_master_tx_counter[2]
.sym 114607 r_adc_master_tx_buffer_1[96][7]
.sym 114608 r_adc_master_tx_buffer_1[100][7]
.sym 114609 r_spi_master_tx_counter[0]
.sym 114610 $abc$41607$n5271_1
.sym 114613 r_adc_master_tx_buffer_2[33][0]
.sym 114614 r_adc_master_tx_buffer_2[37][0]
.sym 114615 r_spi_master_tx_counter[1]
.sym 114616 $abc$41607$n5045_1
.sym 114619 r_adc_master_tx_buffer_2[35][0]
.sym 114620 r_adc_master_tx_buffer_2[39][0]
.sym 114621 r_spi_master_tx_counter[1]
.sym 114622 r_spi_master_tx_counter[2]
.sym 114625 $abc$41607$n5272_1
.sym 114626 $abc$41607$n5394_1
.sym 114627 r_spi_master_tx_counter[3]
.sym 114628 r_spi_master_tx_counter[1]
.sym 114631 r_adc_master_rx_buffer_1[18]
.sym 114632 $false
.sym 114633 $false
.sym 114634 $false
.sym 114635 $abc$41607$n5514
.sym 114636 blink_simple_LED2.i_clk$2
.sym 114637 $false
.sym 114638 $abc$41607$n5253_1
.sym 114639 r_adc_master_tx_buffer_1[102][6]
.sym 114640 r_adc_master_tx_buffer_1[101][3]
.sym 114641 r_adc_master_tx_buffer_1[100][6]
.sym 114642 r_adc_master_tx_buffer_1[102][5]
.sym 114643 r_adc_master_tx_buffer_1[100][7]
.sym 114644 r_adc_master_tx_buffer_1[101][4]
.sym 114645 r_adc_master_tx_buffer_1[102][2]
.sym 114712 r_adc_master_tx_buffer_1[102][2]
.sym 114713 r_adc_master_tx_buffer_1[98][2]
.sym 114714 r_spi_master_tx_counter[0]
.sym 114715 r_spi_master_tx_counter[2]
.sym 114718 r_adc_master_tx_buffer_1[103][3]
.sym 114719 r_adc_master_tx_buffer_1[99][3]
.sym 114720 r_spi_master_tx_counter[2]
.sym 114721 $false
.sym 114724 $abc$41607$n2993
.sym 114725 $abc$41607$n2992
.sym 114726 r_spi_master_tx_counter[0]
.sym 114727 r_spi_master_tx_counter[1]
.sym 114730 r_adc_master_tx_buffer_2[12][6]
.sym 114731 r_adc_master_tx_buffer_2[13][6]
.sym 114732 r_spi_master_tx_counter[0]
.sym 114733 $false
.sym 114736 r_adc_master_tx_buffer_1[100][3]
.sym 114737 r_adc_master_tx_buffer_1[96][3]
.sym 114738 r_spi_master_tx_counter[2]
.sym 114739 $false
.sym 114742 $abc$41607$n4248_1
.sym 114743 $abc$41607$n4247_1
.sym 114744 r_spi_master_tx_counter[1]
.sym 114745 $abc$41607$n2732
.sym 114748 r_spi_master_adc_tx_dv
.sym 114749 $false
.sym 114750 $false
.sym 114751 $false
.sym 114754 $abc$41607$n2728
.sym 114755 $false
.sym 114756 $false
.sym 114757 $false
.sym 114758 $true
.sym 114759 blink_simple_LED2.i_clk$2
.sym 114760 $abc$41607$n901$2
.sym 114761 $abc$41607$n5251_1
.sym 114762 $abc$41607$n2989
.sym 114763 $abc$41607$n4177_1
.sym 114765 r_adc_master_tx_buffer_2[55][3]
.sym 114766 r_adc_master_tx_buffer_2[53][5]
.sym 114768 r_adc_master_tx_buffer_2[55][7]
.sym 114835 r_adc_master_tx_buffer_1[104][3]
.sym 114836 r_adc_master_tx_buffer_1[106][3]
.sym 114837 r_spi_master_tx_counter[0]
.sym 114838 $abc$41607$n4992_1
.sym 114853 r_spi_master_tx_counter[3]
.sym 114854 $abc$41607$n2991
.sym 114855 $abc$41607$n2988
.sym 114856 $abc$41607$n2763
.sym 114859 $abc$41607$n2990
.sym 114860 $abc$41607$n2989
.sym 114861 r_spi_master_tx_counter[1]
.sym 114862 r_spi_master_tx_counter[0]
.sym 114871 r_adc_master_rx_buffer_1[16]
.sym 114872 $false
.sym 114873 $false
.sym 114874 $false
.sym 114877 r_adc_master_rx_buffer_1[23]
.sym 114878 $false
.sym 114879 $false
.sym 114880 $false
.sym 114881 $abc$41607$n5564
.sym 114882 blink_simple_LED2.i_clk$2
.sym 114883 $false
.sym 114887 $abc$41607$n4129_1
.sym 114888 $abc$41607$n4357_1
.sym 114890 r_adc_master_tx_buffer_2[103][5]
.sym 114994 r_adc_master_rx_buffer_1[6]
.sym 114995 $false
.sym 114996 $false
.sym 114997 $false
.sym 115004 $abc$41607$n5546
.sym 115005 blink_simple_LED2.i_clk$2
.sym 115006 $false
.sym 115007 $abc$41607$n4128_1
.sym 115008 $abc$41607$n5235_1
.sym 115009 $abc$41607$n4281_1
.sym 115010 $abc$41607$n4130_1
.sym 115011 r_adc_master_tx_buffer_1[74][5]
.sym 115014 r_adc_master_tx_buffer_1[75][7]
.sym 115105 r_adc_master_rx_buffer_1[13]
.sym 115106 $false
.sym 115107 $false
.sym 115108 $false
.sym 115127 $abc$41607$n5583
.sym 115128 blink_simple_LED2.i_clk$2
.sym 115129 $false
.sym 115134 $abc$41607$n4403_1
.sym 115135 r_adc_master_tx_buffer_1[94][6]
.sym 115137 r_adc_master_tx_buffer_1[95][6]
.sym 115204 $abc$41607$n2732
.sym 115205 $abc$41607$n5071
.sym 115206 $abc$41607$n3532
.sym 115207 r_spi_master_tx_counter[5]
.sym 115210 r_adc_master_tx_buffer_2[42][4]
.sym 115211 r_adc_master_tx_buffer_2[43][4]
.sym 115212 r_spi_master_tx_counter[0]
.sym 115213 r_spi_master_tx_counter[1]
.sym 115216 r_adc_master_tx_buffer_1[44][0]
.sym 115217 r_adc_master_tx_buffer_1[46][0]
.sym 115218 r_spi_master_tx_counter[0]
.sym 115219 $abc$41607$n5070_1
.sym 115222 $abc$41607$n4750_1
.sym 115223 $abc$41607$n3150
.sym 115224 $abc$41607$n3151
.sym 115225 $false
.sym 115228 r_adc_master_tx_buffer_1[45][0]
.sym 115229 r_adc_master_tx_buffer_1[47][0]
.sym 115230 r_spi_master_tx_counter[0]
.sym 115231 r_spi_master_tx_counter[1]
.sym 115240 $abc$41607$n3936_1
.sym 115241 $abc$41607$n3937_1
.sym 115242 $abc$41607$n2729
.sym 115243 $abc$41607$n2763
.sym 115246 r_adc_master_rx_buffer_1[22]
.sym 115247 $false
.sym 115248 $false
.sym 115249 $false
.sym 115250 $abc$41607$n5580
.sym 115251 blink_simple_LED2.i_clk$2
.sym 115252 $false
.sym 115253 $abc$41607$n4203_1
.sym 115254 $abc$41607$n3534
.sym 115255 $abc$41607$n4338_1
.sym 115256 r_adc_master_tx_buffer_2[41][1]
.sym 115259 r_adc_master_tx_buffer_2[41][6]
.sym 115260 r_adc_master_tx_buffer_2[40][6]
.sym 115327 $abc$41607$n3534
.sym 115328 $abc$41607$n3533
.sym 115329 r_spi_master_tx_counter[1]
.sym 115330 $abc$41607$n2729
.sym 115333 r_adc_master_tx_buffer_1[42][0]
.sym 115334 r_adc_master_tx_buffer_1[43][0]
.sym 115335 r_spi_master_tx_counter[0]
.sym 115336 $false
.sym 115339 r_adc_master_tx_buffer_2[12][5]
.sym 115340 r_adc_master_tx_buffer_2[14][5]
.sym 115341 r_spi_master_tx_counter[0]
.sym 115342 $abc$41607$n5217_1
.sym 115345 r_adc_master_tx_buffer_2[13][5]
.sym 115346 r_adc_master_tx_buffer_2[15][5]
.sym 115347 r_spi_master_tx_counter[0]
.sym 115348 r_spi_master_tx_counter[1]
.sym 115351 r_adc_master_rx_buffer_1[13]
.sym 115352 $false
.sym 115353 $false
.sym 115354 $false
.sym 115357 r_adc_master_rx_buffer_1[5]
.sym 115358 $false
.sym 115359 $false
.sym 115360 $false
.sym 115363 r_adc_master_rx_buffer_1[29]
.sym 115364 $false
.sym 115365 $false
.sym 115366 $false
.sym 115369 r_adc_master_rx_buffer_1[21]
.sym 115370 $false
.sym 115371 $false
.sym 115372 $false
.sym 115373 $abc$41607$n5565
.sym 115374 blink_simple_LED2.i_clk$2
.sym 115375 $false
.sym 115376 $abc$41607$n5378
.sym 115377 $abc$41607$n5376
.sym 115378 $abc$41607$n820
.sym 115379 $abc$41607$n5374
.sym 115380 $abc$41607$n827
.sym 115381 r_adc_master_tx_buffer_1[99][3]
.sym 115382 r_adc_master_tx_buffer_1[97][3]
.sym 115383 r_adc_master_tx_buffer_1[97][1]
.sym 115450 r_adc_master_rx_reading_counter[3]
.sym 115451 r_adc_master_rx_reading_counter[4]
.sym 115452 $false
.sym 115453 $false
.sym 115456 r_adc_master_rx_reading_counter[3]
.sym 115457 r_adc_master_rx_reading_counter[4]
.sym 115458 $false
.sym 115459 $false
.sym 115462 $abc$41607$n4750_1
.sym 115463 $abc$41607$n3151
.sym 115464 $abc$41607$n4722_1
.sym 115465 $false
.sym 115468 r_adc_master_rx_reading_counter[3]
.sym 115469 r_adc_master_rx_reading_counter[4]
.sym 115470 $false
.sym 115471 $false
.sym 115480 r_adc_master_rx_buffer_1[16]
.sym 115481 $false
.sym 115482 $false
.sym 115483 $false
.sym 115496 $abc$41607$n5551
.sym 115497 blink_simple_LED2.i_clk$2
.sym 115498 $false
.sym 115501 r_adc_master_rx_reading_counter[2]
.sym 115502 r_adc_master_rx_reading_counter[3]
.sym 115503 r_adc_master_rx_reading_counter[4]
.sym 115504 r_adc_master_rx_reading_counter[5]
.sym 115505 r_adc_master_rx_reading_counter[6]
.sym 115506 r_adc_master_rx_reading_counter[7]
.sym 115573 r_adc_master_rx_reading_counter[5]
.sym 115574 r_adc_master_rx_reading_counter[6]
.sym 115575 r_adc_master_rx_reading_counter[7]
.sym 115576 $abc$41607$n3150
.sym 115579 r_adc_master_rx_reading_counter[4]
.sym 115580 r_adc_master_rx_reading_counter[3]
.sym 115581 $false
.sym 115582 $false
.sym 115585 $abc$41607$n3149
.sym 115586 $abc$41607$n3151
.sym 115587 $false
.sym 115588 $false
.sym 115591 r_adc_measure_under_sample[3]
.sym 115592 $abc$41607$n5467
.sym 115593 r_adc_measure_under_sample[2]
.sym 115594 $false
.sym 115597 r_adc_measure_under_sample[1]
.sym 115598 r_adc_measure_under_sample[0]
.sym 115599 $abc$41607$n3301
.sym 115600 $false
.sym 115603 r_adc_master_rx_reading_counter[1]
.sym 115604 r_adc_master_rx_reading_counter[0]
.sym 115605 r_adc_master_rx_reading_counter[2]
.sym 115606 $false
.sym 115615 $false
.sym 115616 $false
.sym 115617 r_adc_master_rx_reading_counter[0]
.sym 115618 $false
.sym 115619 $abc$41607$n616
.sym 115620 blink_simple_LED2.i_clk$2
.sym 115621 $abc$41607$n69
.sym 115622 $abc$41607$n2894
.sym 115623 $abc$41607$n3425
.sym 115625 $abc$41607$n3423
.sym 115626 $abc$41607$n5322_1
.sym 115627 r_adc_master_tx_buffer_2[29][0]
.sym 115628 r_adc_master_tx_buffer_2[28][1]
.sym 115629 r_adc_master_tx_buffer_2[28][5]
.sym 115658 $true
.sym 115695 r_adc_measure_under_sample[0]$2
.sym 115696 $false
.sym 115697 r_adc_measure_under_sample[0]
.sym 115698 $false
.sym 115699 $false
.sym 115701 $auto$alumacc.cc:474:replace_alu$1620.C[2]
.sym 115703 $false
.sym 115704 r_adc_measure_under_sample[1]
.sym 115707 $auto$alumacc.cc:474:replace_alu$1620.C[3]
.sym 115708 $false
.sym 115709 $false
.sym 115710 r_adc_measure_under_sample[2]
.sym 115711 $auto$alumacc.cc:474:replace_alu$1620.C[2]
.sym 115714 $false
.sym 115715 $false
.sym 115716 r_adc_measure_under_sample[3]
.sym 115717 $auto$alumacc.cc:474:replace_alu$1620.C[3]
.sym 115732 $false
.sym 115733 $false
.sym 115734 r_adc_measure_under_sample[0]
.sym 115735 $false
.sym 115742 $abc$41607$n597
.sym 115743 blink_simple_LED2.i_clk$2
.sym 115744 $abc$41607$n615
.sym 115749 r_adc_master_tx_buffer_1[110][5]
.sym 115751 r_adc_master_tx_buffer_1[108][4]
.sym 115819 r_adc_master_tx_buffer_2[72][6]
.sym 115820 r_adc_master_tx_buffer_2[73][6]
.sym 115821 r_spi_master_tx_counter[0]
.sym 115822 $abc$41607$n2747_1
.sym 115831 r_adc_master_rx_buffer_1[5]
.sym 115832 $false
.sym 115833 $false
.sym 115834 $false
.sym 115843 r_adc_master_rx_buffer_1[30]
.sym 115844 $false
.sym 115845 $false
.sym 115846 $false
.sym 115849 r_adc_master_rx_buffer_1[22]
.sym 115850 $false
.sym 115851 $false
.sym 115852 $false
.sym 115861 r_adc_master_rx_buffer_1[14]
.sym 115862 $false
.sym 115863 $false
.sym 115864 $false
.sym 115865 $abc$41607$n5581
.sym 115866 blink_simple_LED2.i_clk$2
.sym 115867 $false
.sym 115868 r_adc_master_tx_buffer_1[43][0]
.sym 115871 r_adc_master_tx_buffer_1[42][5]
.sym 115872 r_adc_master_tx_buffer_1[41][0]
.sym 115873 r_adc_master_tx_buffer_1[43][6]
.sym 115874 r_adc_master_tx_buffer_1[42][4]
.sym 115942 r_adc_master_rx_buffer_1[11]
.sym 115943 $false
.sym 115944 $false
.sym 115945 $false
.sym 115948 r_adc_master_rx_buffer_1[12]
.sym 115949 $false
.sym 115950 $false
.sym 115951 $false
.sym 115960 r_adc_master_rx_buffer_1[20]
.sym 115961 $false
.sym 115962 $false
.sym 115963 $false
.sym 115972 r_adc_master_rx_buffer_1[16]
.sym 115973 $false
.sym 115974 $false
.sym 115975 $false
.sym 115984 r_adc_master_rx_buffer_1[4]
.sym 115985 $false
.sym 115986 $false
.sym 115987 $false
.sym 115988 $abc$41607$n5571
.sym 115989 blink_simple_LED2.i_clk$2
.sym 115990 $false
.sym 115991 $abc$41607$n2881
.sym 115992 r_adc_master_tx_buffer_2[110][2]
.sym 115993 r_adc_master_tx_buffer_2[109][5]
.sym 115994 r_adc_master_tx_buffer_2[111][2]
.sym 115995 r_adc_master_tx_buffer_2[111][1]
.sym 116065 r_adc_master_tx_buffer_2[108][2]
.sym 116066 r_adc_master_tx_buffer_2[109][2]
.sym 116067 r_spi_master_tx_counter[0]
.sym 116068 $false
.sym 116083 $abc$41607$n2882
.sym 116084 $abc$41607$n2881
.sym 116085 r_spi_master_tx_counter[1]
.sym 116086 $abc$41607$n2732
.sym 116095 r_adc_master_rx_buffer_1[26]
.sym 116096 $false
.sym 116097 $false
.sym 116098 $false
.sym 116111 $abc$41607$n5588
.sym 116112 blink_simple_LED2.i_clk$2
.sym 116113 $false
.sym 116114 $abc$41607$n5104
.sym 116115 r_adc_master_tx_buffer_2[97][1]
.sym 116116 r_adc_master_tx_buffer_2[98][5]
.sym 116118 r_adc_master_tx_buffer_2[99][4]
.sym 116200 r_adc_master_rx_buffer_1[17]
.sym 116201 $false
.sym 116202 $false
.sym 116203 $false
.sym 116206 r_adc_master_rx_buffer_1[20]
.sym 116207 $false
.sym 116208 $false
.sym 116209 $false
.sym 116234 $abc$41607$n5535
.sym 116235 blink_simple_LED2.i_clk$2
.sym 116236 $false
.sym 116239 $abc$41607$n2897
.sym 116243 r_adc_master_tx_buffer_2[42][4]
.sym 116317 r_adc_master_rx_buffer_1[25]
.sym 116318 $false
.sym 116319 $false
.sym 116320 $false
.sym 116347 r_adc_master_rx_buffer_1[27]
.sym 116348 $false
.sym 116349 $false
.sym 116350 $false
.sym 116357 $abc$41607$n5577
.sym 116358 blink_simple_LED2.i_clk$2
.sym 116359 $false
.sym 116362 $abc$41607$n3828
.sym 116364 r_adc_master_tx_buffer_1[11][0]
.sym 116365 r_adc_master_tx_buffer_1[9][4]
.sym 116366 r_adc_master_tx_buffer_1[8][4]
.sym 116440 r_adc_master_tx_buffer_2[110][1]
.sym 116441 r_adc_master_tx_buffer_2[111][1]
.sym 116442 r_spi_master_tx_counter[0]
.sym 116443 $false
.sym 116470 r_adc_master_rx_buffer_1[21]
.sym 116471 $false
.sym 116472 $false
.sym 116473 $false
.sym 116480 $abc$41607$n5516
.sym 116481 blink_simple_LED2.i_clk$2
.sym 116482 $false
.sym 116489 r_adc_master_tx_buffer_1[116][4]
.sym 116557 $true$2
.sym 116558 $false
.sym 116559 $false
.sym 116560 $false
.sym 116603 $abc$41607$n5628$2
.sym 116604 blink_simple_LED2.i_clk$2
.sym 116605 $false
.sym 116680 r_adc_master_rx_buffer_1[15]
.sym 116681 $false
.sym 116682 $false
.sym 116683 $false
.sym 116710 r_adc_master_rx_buffer_1[9]
.sym 116711 $false
.sym 116712 $false
.sym 116713 $false
.sym 116726 $abc$41607$n5590
.sym 116727 blink_simple_LED2.i_clk$2
.sym 116728 $false
.sym 116733 blink_simple_LED2.outputStatus
.sym 117086 r_adc_master_tx_buffer_2[52][0]
.sym 117226 r_adc_master_rx_buffer_1[10]
.sym 117227 $false
.sym 117228 $false
.sym 117229 $false
.sym 117236 $abc$41607$n5558
.sym 117237 blink_simple_LED2.i_clk$2
.sym 117238 $false
.sym 117246 r_adc_master_tx_buffer_1[106][7]
.sym 117319 r_adc_master_rx_buffer_1[3]
.sym 117320 $false
.sym 117321 $false
.sym 117322 $false
.sym 117343 r_adc_master_rx_buffer_1[16]
.sym 117344 $false
.sym 117345 $false
.sym 117346 $false
.sym 117359 $abc$41607$n5572
.sym 117360 blink_simple_LED2.i_clk$2
.sym 117361 $false
.sym 117369 r_adc_master_tx_buffer_2[102][0]
.sym 117442 r_adc_master_tx_buffer_2[82][3]
.sym 117443 r_adc_master_tx_buffer_2[83][3]
.sym 117444 r_spi_master_tx_counter[0]
.sym 117445 $false
.sym 117448 r_adc_master_rx_buffer_1[11]
.sym 117449 $false
.sym 117450 $false
.sym 117451 $false
.sym 117472 r_adc_master_rx_buffer_1[30]
.sym 117473 $false
.sym 117474 $false
.sym 117475 $false
.sym 117478 r_adc_master_rx_buffer_1[3]
.sym 117479 $false
.sym 117480 $false
.sym 117481 $false
.sym 117482 $abc$41607$n5583
.sym 117483 blink_simple_LED2.i_clk$2
.sym 117484 $false
.sym 117485 r_adc_master_tx_buffer_1[72][5]
.sym 117488 r_adc_master_tx_buffer_1[75][0]
.sym 117492 r_adc_master_tx_buffer_1[75][5]
.sym 117559 r_adc_master_tx_buffer_2[40][4]
.sym 117560 r_adc_master_tx_buffer_2[41][4]
.sym 117561 r_spi_master_tx_counter[1]
.sym 117562 r_spi_master_tx_counter[0]
.sym 117571 r_adc_master_rx_buffer_1[20]
.sym 117572 $false
.sym 117573 $false
.sym 117574 $false
.sym 117601 r_adc_master_rx_buffer_1[28]
.sym 117602 $false
.sym 117603 $false
.sym 117604 $false
.sym 117605 $abc$41607$n5573
.sym 117606 blink_simple_LED2.i_clk$2
.sym 117607 $false
.sym 117609 r_adc_master_tx_buffer_2[8][2]
.sym 117688 r_adc_master_tx_buffer_2[12][1]
.sym 117689 r_adc_master_tx_buffer_2[13][1]
.sym 117690 r_spi_master_tx_counter[0]
.sym 117691 $false
.sym 117706 r_adc_master_rx_buffer_1[31]
.sym 117707 $false
.sym 117708 $false
.sym 117709 $false
.sym 117712 r_adc_master_rx_buffer_1[17]
.sym 117713 $false
.sym 117714 $false
.sym 117715 $false
.sym 117728 $abc$41607$n5565
.sym 117729 blink_simple_LED2.i_clk$2
.sym 117730 $false
.sym 117731 $abc$41607$n5359_1
.sym 117732 r_adc_master_tx_buffer_1[95][1]
.sym 117733 r_adc_master_tx_buffer_1[94][5]
.sym 117736 r_adc_master_tx_buffer_1[92][6]
.sym 117805 r_adc_master_tx_buffer_1[114][2]
.sym 117806 r_adc_master_tx_buffer_1[118][2]
.sym 117807 r_spi_master_tx_counter[2]
.sym 117808 r_spi_master_tx_counter[1]
.sym 117811 r_adc_master_tx_buffer_1[115][1]
.sym 117812 r_adc_master_tx_buffer_1[119][1]
.sym 117813 r_spi_master_tx_counter[2]
.sym 117814 $false
.sym 117817 r_adc_master_rx_buffer_1[2]
.sym 117818 $false
.sym 117819 $false
.sym 117820 $false
.sym 117823 r_adc_master_rx_buffer_1[5]
.sym 117824 $false
.sym 117825 $false
.sym 117826 $false
.sym 117829 r_adc_master_rx_buffer_1[29]
.sym 117830 $false
.sym 117831 $false
.sym 117832 $false
.sym 117835 r_adc_master_rx_buffer_1[1]
.sym 117836 $false
.sym 117837 $false
.sym 117838 $false
.sym 117841 r_adc_master_rx_buffer_1[10]
.sym 117842 $false
.sym 117843 $false
.sym 117844 $false
.sym 117851 $abc$41607$n5556
.sym 117852 blink_simple_LED2.i_clk$2
.sym 117853 $false
.sym 117856 $abc$41607$n4946_1
.sym 117858 r_adc_master_tx_buffer_1[69][5]
.sym 117859 r_adc_master_tx_buffer_1[69][0]
.sym 117890 $true
.sym 117927 $abc$41607$n5415$2
.sym 117928 $false
.sym 117929 $abc$41607$n5415
.sym 117930 $false
.sym 117931 $false
.sym 117933 $auto$alumacc.cc:474:replace_alu$1503.C[2]
.sym 117935 $false
.sym 117936 $abc$41607$n5368
.sym 117939 $auto$alumacc.cc:474:replace_alu$1503.C[3]
.sym 117941 $false
.sym 117942 $abc$41607$n5416
.sym 117945 $auto$alumacc.cc:474:replace_alu$1503.C[4]
.sym 117947 $false
.sym 117948 $abc$41607$n5417
.sym 117951 $abc$41607$n2379$2
.sym 117953 $false
.sym 117954 $abc$41607$n5418
.sym 117961 $abc$41607$n2379$2
.sym 117964 r_adc_master_rx_buffer_1[29]
.sym 117965 $false
.sym 117966 $false
.sym 117967 $false
.sym 117970 r_adc_master_rx_buffer_1[12]
.sym 117971 $false
.sym 117972 $false
.sym 117973 $false
.sym 117974 $abc$41607$n5548
.sym 117975 blink_simple_LED2.i_clk$2
.sym 117976 $false
.sym 117980 r_adc_master_tx_buffer_2[84][2]
.sym 117982 r_adc_master_tx_buffer_2[85][1]
.sym 118051 spiMasterCS.r_CS_Inactive_Count[1]
.sym 118052 $false
.sym 118053 $false
.sym 118054 $false
.sym 118063 r_adc_master_tx_buffer_1[115][2]
.sym 118064 r_adc_master_tx_buffer_1[119][2]
.sym 118065 r_spi_master_tx_counter[1]
.sym 118066 r_spi_master_tx_counter[2]
.sym 118069 spiMasterCS.r_CS_Inactive_Count[4]
.sym 118070 $false
.sym 118071 $false
.sym 118072 $false
.sym 118081 r_adc_master_rx_buffer_1[21]
.sym 118082 $false
.sym 118083 $false
.sym 118084 $false
.sym 118097 $abc$41607$n5589
.sym 118098 blink_simple_LED2.i_clk$2
.sym 118099 $false
.sym 118100 $abc$41607$n5198_1
.sym 118101 $abc$41607$n3493
.sym 118102 $abc$41607$n3495
.sym 118103 r_adc_master_tx_buffer_2[72][5]
.sym 118105 r_adc_master_tx_buffer_2[75][1]
.sym 118174 r_adc_master_tx_buffer_1[101][0]
.sym 118175 r_adc_master_tx_buffer_1[97][0]
.sym 118176 r_spi_master_tx_counter[2]
.sym 118177 $false
.sym 118180 r_adc_master_rx_buffer_1[17]
.sym 118181 $false
.sym 118182 $false
.sym 118183 $false
.sym 118186 r_adc_master_rx_buffer_1[9]
.sym 118187 $false
.sym 118188 $false
.sym 118189 $false
.sym 118192 r_adc_master_rx_buffer_1[16]
.sym 118193 $false
.sym 118194 $false
.sym 118195 $false
.sym 118198 r_adc_master_rx_buffer_1[1]
.sym 118199 $false
.sym 118200 $false
.sym 118201 $false
.sym 118204 r_adc_master_rx_buffer_1[28]
.sym 118205 $false
.sym 118206 $false
.sym 118207 $false
.sym 118216 r_adc_master_rx_buffer_1[21]
.sym 118217 $false
.sym 118218 $false
.sym 118219 $false
.sym 118220 $abc$41607$n5548
.sym 118221 blink_simple_LED2.i_clk$2
.sym 118222 $false
.sym 118223 $abc$41607$n2816
.sym 118227 r_adc_master_tx_buffer_2[97][3]
.sym 118228 r_adc_master_tx_buffer_2[99][5]
.sym 118297 r_adc_master_tx_buffer_1[103][1]
.sym 118298 r_adc_master_tx_buffer_1[99][1]
.sym 118299 r_spi_master_tx_counter[2]
.sym 118300 r_spi_master_tx_counter[0]
.sym 118303 r_adc_master_tx_buffer_2[64][6]
.sym 118304 r_adc_master_tx_buffer_2[68][6]
.sym 118305 r_spi_master_tx_counter[2]
.sym 118306 $false
.sym 118309 r_adc_master_tx_buffer_1[102][1]
.sym 118310 r_adc_master_tx_buffer_1[98][1]
.sym 118311 r_spi_master_tx_counter[0]
.sym 118312 r_spi_master_tx_counter[2]
.sym 118315 r_adc_master_rx_buffer_1[30]
.sym 118316 $false
.sym 118317 $false
.sym 118318 $false
.sym 118321 r_adc_master_rx_buffer_1[24]
.sym 118322 $false
.sym 118323 $false
.sym 118324 $false
.sym 118327 r_adc_master_rx_buffer_1[16]
.sym 118328 $false
.sym 118329 $false
.sym 118330 $false
.sym 118333 r_adc_master_rx_buffer_1[26]
.sym 118334 $false
.sym 118335 $false
.sym 118336 $false
.sym 118339 r_adc_master_rx_buffer_1[21]
.sym 118340 $false
.sym 118341 $false
.sym 118342 $false
.sym 118343 $abc$41607$n5579
.sym 118344 blink_simple_LED2.i_clk$2
.sym 118345 $false
.sym 118346 $abc$41607$n5360_1
.sym 118349 $abc$41607$n3492
.sym 118350 $abc$41607$n3496
.sym 118351 $abc$41607$n5199_1
.sym 118352 r_adc_master_tx_buffer_1[47][3]
.sym 118353 r_adc_master_tx_buffer_1[47][2]
.sym 118420 r_adc_master_tx_buffer_1[97][4]
.sym 118421 r_adc_master_tx_buffer_1[101][4]
.sym 118422 r_spi_master_tx_counter[0]
.sym 118423 r_spi_master_tx_counter[2]
.sym 118426 r_adc_master_tx_buffer_1[96][4]
.sym 118427 r_adc_master_tx_buffer_1[100][4]
.sym 118428 r_spi_master_tx_counter[0]
.sym 118429 $abc$41607$n5155
.sym 118432 r_adc_master_rx_buffer_1[9]
.sym 118433 $false
.sym 118434 $false
.sym 118435 $false
.sym 118438 r_adc_master_rx_buffer_1[30]
.sym 118439 $false
.sym 118440 $false
.sym 118441 $false
.sym 118444 r_adc_master_rx_buffer_1[20]
.sym 118445 $false
.sym 118446 $false
.sym 118447 $false
.sym 118450 r_adc_master_rx_buffer_1[28]
.sym 118451 $false
.sym 118452 $false
.sym 118453 $false
.sym 118456 r_adc_master_rx_buffer_1[1]
.sym 118457 $false
.sym 118458 $false
.sym 118459 $false
.sym 118462 r_adc_master_rx_buffer_1[16]
.sym 118463 $false
.sym 118464 $false
.sym 118465 $false
.sym 118466 $abc$41607$n5546
.sym 118467 blink_simple_LED2.i_clk$2
.sym 118468 $false
.sym 118469 $abc$41607$n3560
.sym 118470 r_adc_master_tx_buffer_1[56][0]
.sym 118471 r_adc_master_tx_buffer_1[59][3]
.sym 118472 r_adc_master_tx_buffer_1[56][5]
.sym 118473 r_adc_master_tx_buffer_1[57][0]
.sym 118475 r_adc_master_tx_buffer_1[58][0]
.sym 118543 r_adc_master_tx_buffer_1[104][0]
.sym 118544 r_adc_master_tx_buffer_1[105][0]
.sym 118545 r_spi_master_tx_counter[0]
.sym 118546 $false
.sym 118549 r_adc_master_tx_buffer_1[106][0]
.sym 118550 r_adc_master_tx_buffer_1[107][0]
.sym 118551 r_spi_master_tx_counter[0]
.sym 118552 $false
.sym 118555 $abc$41607$n3501
.sym 118556 $abc$41607$n3500
.sym 118557 r_spi_master_tx_counter[1]
.sym 118558 $abc$41607$n2729
.sym 118561 r_adc_master_tx_buffer_1[97][1]
.sym 118562 r_adc_master_tx_buffer_1[101][1]
.sym 118563 r_spi_master_tx_counter[0]
.sym 118564 r_spi_master_tx_counter[2]
.sym 118567 r_adc_master_rx_buffer_1[8]
.sym 118568 $false
.sym 118569 $false
.sym 118570 $false
.sym 118573 r_adc_master_rx_buffer_1[0]
.sym 118574 $false
.sym 118575 $false
.sym 118576 $false
.sym 118579 r_adc_master_rx_buffer_1[24]
.sym 118580 $false
.sym 118581 $false
.sym 118582 $false
.sym 118589 $abc$41607$n5551
.sym 118590 blink_simple_LED2.i_clk$2
.sym 118591 $false
.sym 118594 $abc$41607$n3497
.sym 118595 $abc$41607$n5200_1
.sym 118596 r_adc_master_tx_buffer_1[59][5]
.sym 118597 r_adc_master_tx_buffer_1[57][6]
.sym 118599 r_adc_master_tx_buffer_1[59][6]
.sym 118666 r_adc_master_tx_buffer_1[96][6]
.sym 118667 r_adc_master_tx_buffer_1[100][6]
.sym 118668 r_spi_master_tx_counter[0]
.sym 118669 $abc$41607$n5249_1
.sym 118672 r_adc_master_tx_buffer_1[97][6]
.sym 118673 r_adc_master_tx_buffer_1[101][6]
.sym 118674 r_spi_master_tx_counter[0]
.sym 118675 r_spi_master_tx_counter[2]
.sym 118678 r_adc_master_rx_buffer_1[0]
.sym 118679 $false
.sym 118680 $false
.sym 118681 $false
.sym 118690 r_adc_master_rx_buffer_1[9]
.sym 118691 $false
.sym 118692 $false
.sym 118693 $false
.sym 118702 r_adc_master_rx_buffer_1[24]
.sym 118703 $false
.sym 118704 $false
.sym 118705 $false
.sym 118712 $abc$41607$n5572
.sym 118713 blink_simple_LED2.i_clk$2
.sym 118714 $false
.sym 118715 r_adc_master_tx_buffer_1[97][6]
.sym 118716 r_adc_master_tx_buffer_1[96][5]
.sym 118717 r_adc_master_tx_buffer_1[99][0]
.sym 118718 r_adc_master_tx_buffer_1[96][3]
.sym 118719 r_adc_master_tx_buffer_1[98][7]
.sym 118720 r_adc_master_tx_buffer_1[99][7]
.sym 118721 r_adc_master_tx_buffer_1[98][6]
.sym 118722 r_adc_master_tx_buffer_1[98][2]
.sym 118789 r_adc_master_tx_buffer_1[98][6]
.sym 118790 r_adc_master_tx_buffer_1[102][6]
.sym 118791 r_spi_master_tx_counter[0]
.sym 118792 $abc$41607$n5252_1
.sym 118795 r_adc_master_rx_buffer_1[14]
.sym 118796 $false
.sym 118797 $false
.sym 118798 $false
.sym 118801 r_adc_master_rx_buffer_1[19]
.sym 118802 $false
.sym 118803 $false
.sym 118804 $false
.sym 118807 r_adc_master_rx_buffer_1[30]
.sym 118808 $false
.sym 118809 $false
.sym 118810 $false
.sym 118813 r_adc_master_rx_buffer_1[13]
.sym 118814 $false
.sym 118815 $false
.sym 118816 $false
.sym 118819 r_adc_master_rx_buffer_1[31]
.sym 118820 $false
.sym 118821 $false
.sym 118822 $false
.sym 118825 r_adc_master_rx_buffer_1[20]
.sym 118826 $false
.sym 118827 $false
.sym 118828 $false
.sym 118831 r_adc_master_rx_buffer_1[10]
.sym 118832 $false
.sym 118833 $false
.sym 118834 $false
.sym 118835 $abc$41607$n5548
.sym 118836 blink_simple_LED2.i_clk$2
.sym 118837 $false
.sym 118842 $abc$41607$n2978
.sym 118845 r_adc_master_tx_buffer_1[6][3]
.sym 118912 $abc$41607$n5253_1
.sym 118913 $abc$41607$n5250_1
.sym 118914 r_spi_master_tx_counter[3]
.sym 118915 r_spi_master_tx_counter[1]
.sym 118918 r_adc_master_tx_buffer_1[101][3]
.sym 118919 r_adc_master_tx_buffer_1[97][3]
.sym 118920 r_spi_master_tx_counter[2]
.sym 118921 $false
.sym 118924 r_adc_master_tx_buffer_2[49][5]
.sym 118925 r_adc_master_tx_buffer_2[53][5]
.sym 118926 r_spi_master_tx_counter[2]
.sym 118927 $false
.sym 118936 r_adc_master_rx_buffer_1[3]
.sym 118937 $false
.sym 118938 $false
.sym 118939 $false
.sym 118942 r_adc_master_rx_buffer_1[21]
.sym 118943 $false
.sym 118944 $false
.sym 118945 $false
.sym 118954 r_adc_master_rx_buffer_1[7]
.sym 118955 $false
.sym 118956 $false
.sym 118957 $false
.sym 118958 $abc$41607$n5576
.sym 118959 blink_simple_LED2.i_clk$2
.sym 118960 $false
.sym 118961 $abc$41607$n4368_1
.sym 118964 r_adc_master_tx_buffer_1[106][1]
.sym 118968 r_adc_master_tx_buffer_1[106][6]
.sym 119053 r_adc_master_tx_buffer_2[99][5]
.sym 119054 r_adc_master_tx_buffer_2[103][5]
.sym 119055 r_spi_master_tx_counter[2]
.sym 119056 $false
.sym 119059 $abc$41607$n5251_1
.sym 119060 $abc$41607$n4365_1
.sym 119061 $abc$41607$n4368_1
.sym 119062 $abc$41607$n4369_1
.sym 119071 r_adc_master_rx_buffer_1[5]
.sym 119072 $false
.sym 119073 $false
.sym 119074 $false
.sym 119081 $abc$41607$n5588
.sym 119082 blink_simple_LED2.i_clk$2
.sym 119083 $false
.sym 119084 $abc$41607$n4272_1
.sym 119085 $abc$41607$n4113_1
.sym 119086 $abc$41607$n4278_1
.sym 119087 r_adc_master_tx_buffer_2[67][6]
.sym 119088 r_adc_master_tx_buffer_2[66][7]
.sym 119090 r_adc_master_tx_buffer_2[65][6]
.sym 119091 r_adc_master_tx_buffer_2[67][5]
.sym 119158 $abc$41607$n4130_1
.sym 119159 $abc$41607$n4129_1
.sym 119160 r_spi_master_tx_counter[0]
.sym 119161 r_spi_master_tx_counter[1]
.sym 119164 $abc$41607$n4282_1
.sym 119165 $abc$41607$n4281_1
.sym 119166 r_spi_master_tx_counter[1]
.sym 119167 r_spi_master_tx_counter[0]
.sym 119170 r_adc_master_tx_buffer_2[65][6]
.sym 119171 r_adc_master_tx_buffer_2[69][6]
.sym 119172 r_spi_master_tx_counter[2]
.sym 119173 $false
.sym 119176 r_adc_master_tx_buffer_2[98][5]
.sym 119177 r_adc_master_tx_buffer_2[102][5]
.sym 119178 r_spi_master_tx_counter[2]
.sym 119179 $false
.sym 119182 r_adc_master_rx_buffer_1[13]
.sym 119183 $false
.sym 119184 $false
.sym 119185 $false
.sym 119200 r_adc_master_rx_buffer_1[7]
.sym 119201 $false
.sym 119202 $false
.sym 119203 $false
.sym 119204 $abc$41607$n5530
.sym 119205 blink_simple_LED2.i_clk$2
.sym 119206 $false
.sym 119209 r_adc_master_tx_buffer_2[108][4]
.sym 119210 r_adc_master_tx_buffer_2[109][3]
.sym 119214 r_adc_master_tx_buffer_2[110][6]
.sym 119305 r_adc_master_tx_buffer_1[94][6]
.sym 119306 r_adc_master_tx_buffer_1[95][6]
.sym 119307 r_spi_master_tx_counter[0]
.sym 119308 $false
.sym 119311 r_adc_master_rx_buffer_1[14]
.sym 119312 $false
.sym 119313 $false
.sym 119314 $false
.sym 119323 r_adc_master_rx_buffer_1[6]
.sym 119324 $false
.sym 119325 $false
.sym 119326 $false
.sym 119327 $abc$41607$n5542
.sym 119328 blink_simple_LED2.i_clk$2
.sym 119329 $false
.sym 119330 $abc$41607$n2958
.sym 119331 $abc$41607$n5405_1
.sym 119332 r_adc_master_tx_buffer_1[40][0]
.sym 119333 r_adc_master_tx_buffer_1[40][3]
.sym 119337 r_adc_master_tx_buffer_1[42][6]
.sym 119404 r_adc_master_tx_buffer_2[40][6]
.sym 119405 r_adc_master_tx_buffer_2[41][6]
.sym 119406 r_spi_master_tx_counter[0]
.sym 119407 $abc$41607$n2747_1
.sym 119410 r_adc_master_tx_buffer_1[40][0]
.sym 119411 r_adc_master_tx_buffer_1[41][0]
.sym 119412 r_spi_master_tx_counter[0]
.sym 119413 $false
.sym 119416 r_adc_master_tx_buffer_1[42][6]
.sym 119417 r_adc_master_tx_buffer_1[43][6]
.sym 119418 r_spi_master_tx_counter[0]
.sym 119419 $false
.sym 119422 r_adc_master_rx_buffer_1[17]
.sym 119423 $false
.sym 119424 $false
.sym 119425 $false
.sym 119440 r_adc_master_rx_buffer_1[22]
.sym 119441 $false
.sym 119442 $false
.sym 119443 $false
.sym 119446 r_adc_master_rx_buffer_1[30]
.sym 119447 $false
.sym 119448 $false
.sym 119449 $false
.sym 119450 $abc$41607$n5573
.sym 119451 blink_simple_LED2.i_clk$2
.sym 119452 $false
.sym 119527 r_adc_master_rx_reading_counter[4]
.sym 119528 $false
.sym 119529 $false
.sym 119530 $false
.sym 119533 r_adc_master_rx_reading_counter[3]
.sym 119534 $false
.sym 119535 $false
.sym 119536 $false
.sym 119539 r_adc_master_rx_reading_counter[5]
.sym 119540 $false
.sym 119541 $false
.sym 119542 $false
.sym 119545 r_adc_master_rx_reading_counter[2]
.sym 119546 $false
.sym 119547 $false
.sym 119548 $false
.sym 119551 r_adc_master_rx_reading_counter[0]
.sym 119552 $false
.sym 119553 $false
.sym 119554 $false
.sym 119557 r_adc_master_rx_buffer_1[3]
.sym 119558 $false
.sym 119559 $false
.sym 119560 $false
.sym 119563 r_adc_master_rx_buffer_1[19]
.sym 119564 $false
.sym 119565 $false
.sym 119566 $false
.sym 119569 r_adc_master_rx_buffer_1[17]
.sym 119570 $false
.sym 119571 $false
.sym 119572 $false
.sym 119573 $abc$41607$n5546
.sym 119574 blink_simple_LED2.i_clk$2
.sym 119575 $false
.sym 119576 $abc$41607$n5467
.sym 119577 $abc$41607$n818
.sym 119578 $abc$41607$n4985_1
.sym 119579 $abc$41607$n2956
.sym 119580 $abc$41607$n4984_1
.sym 119581 $abc$41607$n5329_1
.sym 119582 $abc$41607$n817
.sym 119583 r_adc_master_tx_buffer_1[52][2]
.sym 119612 $true
.sym 119649 r_adc_master_rx_reading_counter[0]$2
.sym 119650 $false
.sym 119651 r_adc_master_rx_reading_counter[0]
.sym 119652 $false
.sym 119653 $false
.sym 119655 $auto$alumacc.cc:474:replace_alu$1617.C[2]
.sym 119657 $false
.sym 119658 r_adc_master_rx_reading_counter[1]
.sym 119661 $auto$alumacc.cc:474:replace_alu$1617.C[3]
.sym 119662 $false
.sym 119663 $false
.sym 119664 r_adc_master_rx_reading_counter[2]
.sym 119665 $auto$alumacc.cc:474:replace_alu$1617.C[2]
.sym 119667 $auto$alumacc.cc:474:replace_alu$1617.C[4]
.sym 119668 $false
.sym 119669 $false
.sym 119670 r_adc_master_rx_reading_counter[3]
.sym 119671 $auto$alumacc.cc:474:replace_alu$1617.C[3]
.sym 119673 $auto$alumacc.cc:474:replace_alu$1617.C[5]
.sym 119674 $false
.sym 119675 $false
.sym 119676 r_adc_master_rx_reading_counter[4]
.sym 119677 $auto$alumacc.cc:474:replace_alu$1617.C[4]
.sym 119679 $auto$alumacc.cc:474:replace_alu$1617.C[6]
.sym 119680 $false
.sym 119681 $false
.sym 119682 r_adc_master_rx_reading_counter[5]
.sym 119683 $auto$alumacc.cc:474:replace_alu$1617.C[5]
.sym 119685 $auto$alumacc.cc:474:replace_alu$1617.C[7]
.sym 119686 $false
.sym 119687 $false
.sym 119688 r_adc_master_rx_reading_counter[6]
.sym 119689 $auto$alumacc.cc:474:replace_alu$1617.C[6]
.sym 119692 $false
.sym 119693 $false
.sym 119694 r_adc_master_rx_reading_counter[7]
.sym 119695 $auto$alumacc.cc:474:replace_alu$1617.C[7]
.sym 119696 $abc$41607$n616
.sym 119697 blink_simple_LED2.i_clk$2
.sym 119698 $abc$41607$n69
.sym 119700 $abc$41607$n4185_1
.sym 119701 $abc$41607$n3424
.sym 119702 r_adc_master_tx_buffer_2[30][5]
.sym 119703 r_adc_master_tx_buffer_2[30][0]
.sym 119705 r_adc_master_tx_buffer_2[31][0]
.sym 119706 r_adc_master_tx_buffer_2[31][5]
.sym 119773 r_adc_master_tx_buffer_2[64][2]
.sym 119774 r_adc_master_tx_buffer_2[68][2]
.sym 119775 r_spi_master_tx_counter[2]
.sym 119776 $false
.sym 119779 r_adc_master_tx_buffer_2[28][0]
.sym 119780 r_adc_master_tx_buffer_2[29][0]
.sym 119781 r_spi_master_tx_counter[0]
.sym 119782 $false
.sym 119791 $abc$41607$n3425
.sym 119792 $abc$41607$n3424
.sym 119793 r_spi_master_tx_counter[1]
.sym 119794 $abc$41607$n2732
.sym 119797 $abc$41607$n2897
.sym 119798 $abc$41607$n2894
.sym 119799 r_spi_master_tx_counter[0]
.sym 119800 $abc$41607$n5321_1
.sym 119803 r_adc_master_rx_buffer_1[16]
.sym 119804 $false
.sym 119805 $false
.sym 119806 $false
.sym 119809 r_adc_master_rx_buffer_1[25]
.sym 119810 $false
.sym 119811 $false
.sym 119812 $false
.sym 119815 r_adc_master_rx_buffer_1[29]
.sym 119816 $false
.sym 119817 $false
.sym 119818 $false
.sym 119819 $abc$41607$n5570
.sym 119820 blink_simple_LED2.i_clk$2
.sym 119821 $false
.sym 119823 $abc$41607$n5404_1
.sym 119825 $abc$41607$n5328_1
.sym 119826 PIN_19$2
.sym 119829 r_adc_master_tx_buffer_1[67][0]
.sym 119920 r_adc_master_rx_buffer_1[13]
.sym 119921 $false
.sym 119922 $false
.sym 119923 $false
.sym 119932 r_adc_master_rx_buffer_1[28]
.sym 119933 $false
.sym 119934 $false
.sym 119935 $false
.sym 119942 $abc$41607$n5553
.sym 119943 blink_simple_LED2.i_clk$2
.sym 119944 $false
.sym 119945 r_adc_master_tx_buffer_1[44][3]
.sym 119951 r_adc_master_tx_buffer_1[45][3]
.sym 120019 r_adc_master_rx_buffer_1[0]
.sym 120020 $false
.sym 120021 $false
.sym 120022 $false
.sym 120037 r_adc_master_rx_buffer_1[13]
.sym 120038 $false
.sym 120039 $false
.sym 120040 $false
.sym 120043 r_adc_master_rx_buffer_1[16]
.sym 120044 $false
.sym 120045 $false
.sym 120046 $false
.sym 120049 r_adc_master_rx_buffer_1[6]
.sym 120050 $false
.sym 120051 $false
.sym 120052 $false
.sym 120055 r_adc_master_rx_buffer_1[12]
.sym 120056 $false
.sym 120057 $false
.sym 120058 $false
.sym 120065 $abc$41607$n5508
.sym 120066 blink_simple_LED2.i_clk$2
.sym 120067 $false
.sym 120071 $abc$41607$n2957
.sym 120073 r_adc_master_tx_buffer_1[42][3]
.sym 120075 r_adc_master_tx_buffer_1[43][3]
.sym 120142 r_adc_master_tx_buffer_2[110][2]
.sym 120143 r_adc_master_tx_buffer_2[111][2]
.sym 120144 r_spi_master_tx_counter[0]
.sym 120145 $false
.sym 120148 r_adc_master_rx_buffer_1[10]
.sym 120149 $false
.sym 120150 $false
.sym 120151 $false
.sym 120154 r_adc_master_rx_buffer_1[21]
.sym 120155 $false
.sym 120156 $false
.sym 120157 $false
.sym 120160 r_adc_master_rx_buffer_1[2]
.sym 120161 $false
.sym 120162 $false
.sym 120163 $false
.sym 120166 r_adc_master_rx_buffer_1[1]
.sym 120167 $false
.sym 120168 $false
.sym 120169 $false
.sym 120188 $abc$41607$n5590
.sym 120189 blink_simple_LED2.i_clk$2
.sym 120190 $false
.sym 120191 $abc$41607$n5403_1
.sym 120192 r_adc_master_tx_buffer_1[104][4]
.sym 120194 r_adc_master_tx_buffer_1[107][4]
.sym 120265 r_adc_master_tx_buffer_2[97][1]
.sym 120266 r_adc_master_tx_buffer_2[101][1]
.sym 120267 r_spi_master_tx_counter[0]
.sym 120268 r_spi_master_tx_counter[2]
.sym 120271 r_adc_master_rx_buffer_1[17]
.sym 120272 $false
.sym 120273 $false
.sym 120274 $false
.sym 120277 r_adc_master_rx_buffer_1[13]
.sym 120278 $false
.sym 120279 $false
.sym 120280 $false
.sym 120289 r_adc_master_rx_buffer_1[4]
.sym 120290 $false
.sym 120291 $false
.sym 120292 $false
.sym 120311 $abc$41607$n5587
.sym 120312 blink_simple_LED2.i_clk$2
.sym 120313 $false
.sym 120315 r_adc_master_tx_buffer_2[101][1]
.sym 120400 r_adc_master_tx_buffer_2[66][2]
.sym 120401 r_adc_master_tx_buffer_2[70][2]
.sym 120402 r_spi_master_tx_counter[2]
.sym 120403 $false
.sym 120424 r_adc_master_rx_buffer_1[12]
.sym 120425 $false
.sym 120426 $false
.sym 120427 $false
.sym 120434 $abc$41607$n5573
.sym 120435 blink_simple_LED2.i_clk$2
.sym 120436 $false
.sym 120443 r_adc_master_tx_buffer_2[28][0]
.sym 120523 r_adc_master_tx_buffer_1[8][4]
.sym 120524 r_adc_master_tx_buffer_1[9][4]
.sym 120525 r_spi_master_tx_counter[0]
.sym 120526 $abc$41607$n2747_1
.sym 120535 r_adc_master_rx_buffer_1[0]
.sym 120536 $false
.sym 120537 $false
.sym 120538 $false
.sym 120541 r_adc_master_rx_buffer_1[20]
.sym 120542 $false
.sym 120543 $false
.sym 120544 $false
.sym 120547 r_adc_master_rx_buffer_1[28]
.sym 120548 $false
.sym 120549 $false
.sym 120550 $false
.sym 120557 $abc$41607$n5481
.sym 120558 blink_simple_LED2.i_clk$2
.sym 120559 $false
.sym 120565 $abc$41607$n3143
.sym 120567 r_adc_master_tx_buffer_2[17][3]
.sym 120670 r_adc_master_rx_buffer_1[28]
.sym 120671 $false
.sym 120672 $false
.sym 120673 $false
.sym 120680 $abc$41607$n5558
.sym 120681 blink_simple_LED2.i_clk$2
.sym 120682 $false
.sym 120689 r_adc_master_tx_buffer_2[21][3]
.sym 120810 r_blink_enable_2
.sym 120904 r_blink_enable_2
.sym 120905 blink_simple_LED2.r_clock_counter[27]
.sym 120906 $false
.sym 120907 $false
.sym 120926 $true
.sym 120927 blink_simple_LED2.i_clk$2
.sym 120928 $false
.sym 121303 r_adc_master_rx_buffer_1[24]
.sym 121304 $false
.sym 121305 $false
.sym 121306 $false
.sym 121313 $abc$41607$n5576
.sym 121314 blink_simple_LED2.i_clk$2
.sym 121315 $false
.sym 121316 $abc$41607$n5384
.sym 121321 r_adc_master_tx_buffer_2[31][6]
.sym 121432 r_adc_master_rx_buffer_1[15]
.sym 121433 $false
.sym 121434 $false
.sym 121435 $false
.sym 121436 $abc$41607$n5551
.sym 121437 blink_simple_LED2.i_clk$2
.sym 121438 $false
.sym 121440 r_adc_master_tx_buffer_2[21][6]
.sym 121555 r_adc_master_rx_buffer_1[8]
.sym 121556 $false
.sym 121557 $false
.sym 121558 $false
.sym 121559 $abc$41607$n5588
.sym 121560 blink_simple_LED2.i_clk$2
.sym 121561 $false
.sym 121562 $abc$41607$n2993
.sym 121563 $abc$41607$n5271_1
.sym 121564 r_adc_master_tx_buffer_1[97][7]
.sym 121565 r_adc_master_tx_buffer_1[97][5]
.sym 121566 r_adc_master_tx_buffer_1[98][4]
.sym 121567 r_adc_master_tx_buffer_1[98][3]
.sym 121569 r_adc_master_tx_buffer_1[99][4]
.sym 121636 r_adc_master_rx_buffer_1[29]
.sym 121637 $false
.sym 121638 $false
.sym 121639 $false
.sym 121654 r_adc_master_rx_buffer_1[0]
.sym 121655 $false
.sym 121656 $false
.sym 121657 $false
.sym 121678 r_adc_master_rx_buffer_1[5]
.sym 121679 $false
.sym 121680 $false
.sym 121681 $false
.sym 121682 $abc$41607$n5530
.sym 121683 blink_simple_LED2.i_clk$2
.sym 121684 $false
.sym 121686 r_adc_master_tx_buffer_2[14][4]
.sym 121688 r_adc_master_tx_buffer_2[12][1]
.sym 121765 r_adc_master_rx_buffer_1[26]
.sym 121766 $false
.sym 121767 $false
.sym 121768 $false
.sym 121805 $abc$41607$n5564
.sym 121806 blink_simple_LED2.i_clk$2
.sym 121807 $false
.sym 121808 $abc$41607$n4512_1
.sym 121811 $abc$41607$n5358_1
.sym 121812 r_adc_master_tx_buffer_1[9][7]
.sym 121814 r_adc_master_tx_buffer_1[8][7]
.sym 121815 r_adc_master_tx_buffer_1[10][2]
.sym 121882 r_adc_master_tx_buffer_1[98][4]
.sym 121883 r_adc_master_tx_buffer_1[102][4]
.sym 121884 r_spi_master_tx_counter[0]
.sym 121885 $abc$41607$n5358_1
.sym 121888 r_adc_master_rx_buffer_1[1]
.sym 121889 $false
.sym 121890 $false
.sym 121891 $false
.sym 121894 r_adc_master_rx_buffer_1[13]
.sym 121895 $false
.sym 121896 $false
.sym 121897 $false
.sym 121912 r_adc_master_rx_buffer_1[30]
.sym 121913 $false
.sym 121914 $false
.sym 121915 $false
.sym 121928 $abc$41607$n5542
.sym 121929 blink_simple_LED2.i_clk$2
.sym 121930 $false
.sym 121932 $abc$41607$n3976_1
.sym 121935 r_adc_master_tx_buffer_2[106][4]
.sym 121937 r_adc_master_tx_buffer_2[107][4]
.sym 122017 r_adc_master_tx_buffer_1[113][2]
.sym 122018 r_adc_master_tx_buffer_1[117][2]
.sym 122019 r_spi_master_tx_counter[1]
.sym 122020 $abc$41607$n4945_1
.sym 122029 r_adc_master_rx_buffer_1[21]
.sym 122030 $false
.sym 122031 $false
.sym 122032 $false
.sym 122035 r_adc_master_rx_buffer_1[16]
.sym 122036 $false
.sym 122037 $false
.sym 122038 $false
.sym 122051 $abc$41607$n5527
.sym 122052 blink_simple_LED2.i_clk$2
.sym 122053 $false
.sym 122055 $abc$41607$n3787
.sym 122057 r_adc_master_tx_buffer_1[46][2]
.sym 122058 r_adc_master_tx_buffer_1[47][4]
.sym 122059 r_adc_master_tx_buffer_1[46][4]
.sym 122061 r_adc_master_tx_buffer_1[45][6]
.sym 122146 r_adc_master_rx_buffer_1[26]
.sym 122147 $false
.sym 122148 $false
.sym 122149 $false
.sym 122158 r_adc_master_rx_buffer_1[17]
.sym 122159 $false
.sym 122160 $false
.sym 122161 $false
.sym 122174 $abc$41607$n5584
.sym 122175 blink_simple_LED2.i_clk$2
.sym 122176 $false
.sym 122177 $abc$41607$n2818
.sym 122178 r_adc_master_tx_buffer_1[41][3]
.sym 122180 r_adc_master_tx_buffer_1[41][7]
.sym 122181 r_adc_master_tx_buffer_1[41][2]
.sym 122184 r_adc_master_tx_buffer_1[40][2]
.sym 122251 r_adc_master_tx_buffer_1[97][5]
.sym 122252 r_adc_master_tx_buffer_1[101][5]
.sym 122253 r_spi_master_tx_counter[0]
.sym 122254 r_spi_master_tx_counter[2]
.sym 122257 $abc$41607$n3495
.sym 122258 $abc$41607$n3494
.sym 122259 r_spi_master_tx_counter[1]
.sym 122260 r_spi_master_tx_counter[0]
.sym 122263 r_adc_master_tx_buffer_1[100][0]
.sym 122264 r_adc_master_tx_buffer_1[96][0]
.sym 122265 r_spi_master_tx_counter[2]
.sym 122266 $false
.sym 122269 r_adc_master_rx_buffer_1[29]
.sym 122270 $false
.sym 122271 $false
.sym 122272 $false
.sym 122281 r_adc_master_rx_buffer_1[1]
.sym 122282 $false
.sym 122283 $false
.sym 122284 $false
.sym 122297 $abc$41607$n5581
.sym 122298 blink_simple_LED2.i_clk$2
.sym 122299 $false
.sym 122300 $abc$41607$n4249_1
.sym 122303 r_adc_master_tx_buffer_2[9][6]
.sym 122304 r_adc_master_tx_buffer_2[8][6]
.sym 122374 r_adc_master_tx_buffer_1[46][2]
.sym 122375 r_adc_master_tx_buffer_1[47][2]
.sym 122376 r_spi_master_tx_counter[0]
.sym 122377 $false
.sym 122398 r_adc_master_rx_buffer_1[19]
.sym 122399 $false
.sym 122400 $false
.sym 122401 $false
.sym 122404 r_adc_master_rx_buffer_1[5]
.sym 122405 $false
.sym 122406 $false
.sym 122407 $false
.sym 122420 $abc$41607$n5587
.sym 122421 blink_simple_LED2.i_clk$2
.sym 122422 $false
.sym 122425 r_adc_master_tx_buffer_2[15][7]
.sym 122430 r_adc_master_tx_buffer_2[15][0]
.sym 122497 $abc$41607$n5156
.sym 122498 $abc$41607$n5359_1
.sym 122499 r_spi_master_tx_counter[3]
.sym 122500 r_spi_master_tx_counter[1]
.sym 122515 r_spi_master_tx_counter[3]
.sym 122516 $abc$41607$n3496
.sym 122517 $abc$41607$n3493
.sym 122518 $abc$41607$n3499
.sym 122521 $abc$41607$n3498
.sym 122522 $abc$41607$n3497
.sym 122523 r_spi_master_tx_counter[0]
.sym 122524 r_spi_master_tx_counter[1]
.sym 122527 r_adc_master_tx_buffer_1[96][5]
.sym 122528 r_adc_master_tx_buffer_1[100][5]
.sym 122529 r_spi_master_tx_counter[0]
.sym 122530 $abc$41607$n5198_1
.sym 122533 r_adc_master_rx_buffer_1[3]
.sym 122534 $false
.sym 122535 $false
.sym 122536 $false
.sym 122539 r_adc_master_rx_buffer_1[2]
.sym 122540 $false
.sym 122541 $false
.sym 122542 $false
.sym 122543 $abc$41607$n5510
.sym 122544 blink_simple_LED2.i_clk$2
.sym 122545 $false
.sym 122548 $abc$41607$n1211
.sym 122549 $abc$41607$n1214
.sym 122550 $abc$41607$n1217
.sym 122551 $abc$41607$n1220
.sym 122552 $abc$41607$n1223
.sym 122553 r_adc_master_tx_buffer_2[48][6]
.sym 122620 r_adc_master_tx_buffer_1[56][0]
.sym 122621 r_adc_master_tx_buffer_1[57][0]
.sym 122622 r_spi_master_tx_counter[0]
.sym 122623 $abc$41607$n2747_1
.sym 122626 r_adc_master_rx_buffer_1[24]
.sym 122627 $false
.sym 122628 $false
.sym 122629 $false
.sym 122632 r_adc_master_rx_buffer_1[3]
.sym 122633 $false
.sym 122634 $false
.sym 122635 $false
.sym 122638 r_adc_master_rx_buffer_1[29]
.sym 122639 $false
.sym 122640 $false
.sym 122641 $false
.sym 122644 r_adc_master_rx_buffer_1[16]
.sym 122645 $false
.sym 122646 $false
.sym 122647 $false
.sym 122656 r_adc_master_rx_buffer_1[8]
.sym 122657 $false
.sym 122658 $false
.sym 122659 $false
.sym 122666 $abc$41607$n5519
.sym 122667 blink_simple_LED2.i_clk$2
.sym 122668 $false
.sym 122669 $abc$41607$n1205
.sym 122670 r_spi_master_tx_counter[1]
.sym 122671 r_spi_master_tx_counter[5]
.sym 122672 r_spi_master_tx_counter[2]
.sym 122673 r_spi_master_tx_counter[6]
.sym 122674 r_spi_master_tx_counter[3]
.sym 122675 r_spi_master_tx_counter[4]
.sym 122676 r_spi_master_tx_counter[0]
.sym 122755 r_adc_master_tx_buffer_1[103][0]
.sym 122756 r_adc_master_tx_buffer_1[99][0]
.sym 122757 r_spi_master_tx_counter[2]
.sym 122758 $false
.sym 122761 $abc$41607$n5202_1
.sym 122762 $abc$41607$n5199_1
.sym 122763 r_spi_master_tx_counter[3]
.sym 122764 r_spi_master_tx_counter[1]
.sym 122767 r_adc_master_rx_buffer_1[5]
.sym 122768 $false
.sym 122769 $false
.sym 122770 $false
.sym 122773 r_adc_master_rx_buffer_1[22]
.sym 122774 $false
.sym 122775 $false
.sym 122776 $false
.sym 122785 r_adc_master_rx_buffer_1[6]
.sym 122786 $false
.sym 122787 $false
.sym 122788 $false
.sym 122789 $abc$41607$n5519
.sym 122790 blink_simple_LED2.i_clk$2
.sym 122791 $false
.sym 122792 $abc$41607$n4247_1
.sym 122794 $abc$41607$n5201_1
.sym 122795 $abc$41607$n4943_1
.sym 122796 $abc$41607$n5202_1
.sym 122797 $abc$41607$n2756
.sym 122798 r_adc_master_tx_buffer_1[103][2]
.sym 122799 r_adc_master_tx_buffer_1[101][2]
.sym 122866 r_adc_master_rx_buffer_1[22]
.sym 122867 $false
.sym 122868 $false
.sym 122869 $false
.sym 122872 r_adc_master_rx_buffer_1[29]
.sym 122873 $false
.sym 122874 $false
.sym 122875 $false
.sym 122878 r_adc_master_rx_buffer_1[0]
.sym 122879 $false
.sym 122880 $false
.sym 122881 $false
.sym 122884 r_adc_master_rx_buffer_1[27]
.sym 122885 $false
.sym 122886 $false
.sym 122887 $false
.sym 122890 r_adc_master_rx_buffer_1[15]
.sym 122891 $false
.sym 122892 $false
.sym 122893 $false
.sym 122896 r_adc_master_rx_buffer_1[7]
.sym 122897 $false
.sym 122898 $false
.sym 122899 $false
.sym 122902 r_adc_master_rx_buffer_1[14]
.sym 122903 $false
.sym 122904 $false
.sym 122905 $false
.sym 122908 r_adc_master_rx_buffer_1[10]
.sym 122909 $false
.sym 122910 $false
.sym 122911 $false
.sym 122912 $abc$41607$n5546
.sym 122913 blink_simple_LED2.i_clk$2
.sym 122914 $false
.sym 122917 r_adc_master_tx_buffer_1[99][5]
.sym 122918 r_adc_master_tx_buffer_1[98][5]
.sym 123013 r_adc_master_tx_buffer_1[2][3]
.sym 123014 r_adc_master_tx_buffer_1[6][3]
.sym 123015 r_spi_master_tx_counter[2]
.sym 123016 $false
.sym 123031 r_adc_master_rx_buffer_1[11]
.sym 123032 $false
.sym 123033 $false
.sym 123034 $false
.sym 123035 $abc$41607$n5483
.sym 123036 blink_simple_LED2.i_clk$2
.sym 123037 $false
.sym 123038 $abc$41607$n4138_1
.sym 123039 $abc$41607$n4369_1
.sym 123040 r_adc_master_tx_buffer_2[110][5]
.sym 123041 r_adc_master_tx_buffer_2[111][5]
.sym 123042 r_adc_master_tx_buffer_2[111][6]
.sym 123045 r_adc_master_tx_buffer_2[110][0]
.sym 123112 r_adc_master_tx_buffer_1[106][6]
.sym 123113 r_adc_master_tx_buffer_1[107][6]
.sym 123114 r_spi_master_tx_counter[0]
.sym 123115 $abc$41607$n2749_1
.sym 123130 r_adc_master_rx_buffer_1[9]
.sym 123131 $false
.sym 123132 $false
.sym 123133 $false
.sym 123154 r_adc_master_rx_buffer_1[14]
.sym 123155 $false
.sym 123156 $false
.sym 123157 $false
.sym 123158 $abc$41607$n5551
.sym 123159 blink_simple_LED2.i_clk$2
.sym 123160 $false
.sym 123163 r_adc_master_tx_buffer_2[29][6]
.sym 123235 r_adc_master_tx_buffer_2[110][6]
.sym 123236 r_adc_master_tx_buffer_2[111][6]
.sym 123237 r_spi_master_tx_counter[0]
.sym 123238 $false
.sym 123241 r_adc_master_tx_buffer_2[67][5]
.sym 123242 r_adc_master_tx_buffer_2[71][5]
.sym 123243 r_spi_master_tx_counter[2]
.sym 123244 $false
.sym 123247 r_adc_master_tx_buffer_2[67][6]
.sym 123248 r_adc_master_tx_buffer_2[71][6]
.sym 123249 r_spi_master_tx_counter[2]
.sym 123250 $false
.sym 123253 r_adc_master_rx_buffer_1[6]
.sym 123254 $false
.sym 123255 $false
.sym 123256 $false
.sym 123259 r_adc_master_rx_buffer_1[15]
.sym 123260 $false
.sym 123261 $false
.sym 123262 $false
.sym 123271 r_adc_master_rx_buffer_1[22]
.sym 123272 $false
.sym 123273 $false
.sym 123274 $false
.sym 123277 r_adc_master_rx_buffer_1[5]
.sym 123278 $false
.sym 123279 $false
.sym 123280 $false
.sym 123281 $abc$41607$n5579
.sym 123282 blink_simple_LED2.i_clk$2
.sym 123283 $false
.sym 123286 r_adc_master_tx_buffer_2[13][2]
.sym 123288 r_adc_master_tx_buffer_2[12][6]
.sym 123290 r_adc_master_tx_buffer_2[15][6]
.sym 123370 r_adc_master_rx_buffer_1[28]
.sym 123371 $false
.sym 123372 $false
.sym 123373 $false
.sym 123376 r_adc_master_rx_buffer_1[19]
.sym 123377 $false
.sym 123378 $false
.sym 123379 $false
.sym 123400 r_adc_master_rx_buffer_1[14]
.sym 123401 $false
.sym 123402 $false
.sym 123403 $false
.sym 123404 $abc$41607$n5590
.sym 123405 blink_simple_LED2.i_clk$2
.sym 123406 $false
.sym 123407 r_adc_master_tx_buffer_1[0][2]
.sym 123410 r_adc_master_tx_buffer_1[0][0]
.sym 123481 r_adc_master_tx_buffer_1[40][3]
.sym 123482 r_adc_master_tx_buffer_1[41][3]
.sym 123483 r_spi_master_tx_counter[0]
.sym 123484 $false
.sym 123487 $abc$41607$n2729
.sym 123488 $abc$41607$n5404_1
.sym 123489 r_spi_master_tx_counter[4]
.sym 123490 $abc$41607$n5360_1
.sym 123493 r_adc_master_rx_buffer_1[24]
.sym 123494 $false
.sym 123495 $false
.sym 123496 $false
.sym 123499 r_adc_master_rx_buffer_1[27]
.sym 123500 $false
.sym 123501 $false
.sym 123502 $false
.sym 123523 r_adc_master_rx_buffer_1[14]
.sym 123524 $false
.sym 123525 $false
.sym 123526 $false
.sym 123527 $abc$41607$n5508
.sym 123528 blink_simple_LED2.i_clk$2
.sym 123529 $false
.sym 123530 r_adc_master_tx_buffer_1[47][0]
.sym 123533 r_adc_master_tx_buffer_1[44][5]
.sym 123536 r_adc_master_tx_buffer_1[44][0]
.sym 123566 $true
.sym 123603 $abc$41607$n827$2
.sym 123604 $false
.sym 123605 $abc$41607$n827
.sym 123606 $false
.sym 123607 $false
.sym 123609 $auto$alumacc.cc:474:replace_alu$1528.C[2]
.sym 123611 $true$2
.sym 123612 $abc$41607$n5372
.sym 123615 $auto$alumacc.cc:474:replace_alu$1528.C[3]
.sym 123617 $true$2
.sym 123618 $abc$41607$n5374
.sym 123621 $auto$alumacc.cc:474:replace_alu$1528.C[4]
.sym 123623 $true$2
.sym 123624 $abc$41607$n5376
.sym 123627 $auto$alumacc.cc:474:replace_alu$1528.C[5]
.sym 123629 $true$2
.sym 123630 $abc$41607$n5378
.sym 123633 $auto$alumacc.cc:474:replace_alu$1528.C[6]
.sym 123635 $false
.sym 123636 $abc$41607$n820
.sym 123639 $auto$alumacc.cc:474:replace_alu$1528.C[7]
.sym 123641 $false
.sym 123642 $abc$41607$n818
.sym 123645 $abc$41607$n5467$2
.sym 123647 $false
.sym 123648 $abc$41607$n817
.sym 123653 $abc$41607$n2777
.sym 123654 $abc$41607$n2776
.sym 123655 $abc$41607$n2778
.sym 123660 r_adc_master_tx_buffer_2[101][5]
.sym 123730 $abc$41607$n5467$2
.sym 123733 r_adc_master_rx_reading_counter[6]
.sym 123734 $false
.sym 123735 $false
.sym 123736 $false
.sym 123739 r_adc_master_tx_buffer_1[44][3]
.sym 123740 r_adc_master_tx_buffer_1[46][3]
.sym 123741 r_spi_master_tx_counter[0]
.sym 123742 $abc$41607$n4984_1
.sym 123745 $abc$41607$n2958
.sym 123746 $abc$41607$n2957
.sym 123747 r_spi_master_tx_counter[1]
.sym 123748 $abc$41607$n2729
.sym 123751 r_adc_master_tx_buffer_1[45][3]
.sym 123752 r_adc_master_tx_buffer_1[47][3]
.sym 123753 r_spi_master_tx_counter[0]
.sym 123754 r_spi_master_tx_counter[1]
.sym 123757 $abc$41607$n2978
.sym 123758 $abc$41607$n2975
.sym 123759 r_spi_master_tx_counter[0]
.sym 123760 $abc$41607$n5328_1
.sym 123763 r_adc_master_rx_reading_counter[7]
.sym 123764 $false
.sym 123765 $false
.sym 123766 $false
.sym 123769 r_adc_master_rx_buffer_1[26]
.sym 123770 $false
.sym 123771 $false
.sym 123772 $false
.sym 123773 $abc$41607$n5516
.sym 123774 blink_simple_LED2.i_clk$2
.sym 123775 $false
.sym 123776 $abc$41607$n5124
.sym 123779 $abc$41607$n5321_1
.sym 123782 r_adc_master_tx_buffer_2[23][1]
.sym 123856 r_adc_master_tx_buffer_2[30][5]
.sym 123857 r_adc_master_tx_buffer_2[31][5]
.sym 123858 r_spi_master_tx_counter[0]
.sym 123859 $false
.sym 123862 r_adc_master_tx_buffer_2[30][0]
.sym 123863 r_adc_master_tx_buffer_2[31][0]
.sym 123864 r_spi_master_tx_counter[0]
.sym 123865 $false
.sym 123868 r_adc_master_rx_buffer_1[13]
.sym 123869 $false
.sym 123870 $false
.sym 123871 $false
.sym 123874 r_adc_master_rx_buffer_1[8]
.sym 123875 $false
.sym 123876 $false
.sym 123877 $false
.sym 123886 r_adc_master_rx_buffer_1[0]
.sym 123887 $false
.sym 123888 $false
.sym 123889 $false
.sym 123892 r_adc_master_rx_buffer_1[5]
.sym 123893 $false
.sym 123894 $false
.sym 123895 $false
.sym 123896 $abc$41607$n5570
.sym 123897 blink_simple_LED2.i_clk$2
.sym 123898 $false
.sym 123899 $abc$41607$n2977
.sym 123904 r_adc_master_tx_buffer_1[3][3]
.sym 123906 r_adc_master_tx_buffer_1[2][2]
.sym 123979 r_adc_master_tx_buffer_1[104][4]
.sym 123980 r_adc_master_tx_buffer_1[106][4]
.sym 123981 r_spi_master_tx_counter[0]
.sym 123982 $abc$41607$n5403_1
.sym 123991 $abc$41607$n2974
.sym 123992 $abc$41607$n2977
.sym 123993 r_spi_master_tx_counter[0]
.sym 123994 r_spi_master_tx_counter[1]
.sym 123997 w_adc_master_range_na
.sym 123998 $false
.sym 123999 $false
.sym 124000 $false
.sym 124015 r_adc_master_rx_buffer_1[0]
.sym 124016 $false
.sym 124017 $false
.sym 124018 $false
.sym 124019 $abc$41607$n5525
.sym 124020 blink_simple_LED2.i_clk$2
.sym 124021 $false
.sym 124023 $abc$41607$n4600_1
.sym 124027 r_adc_master_tx_buffer_2[23][7]
.sym 124096 r_adc_master_rx_buffer_1[27]
.sym 124097 $false
.sym 124098 $false
.sym 124099 $false
.sym 124132 r_adc_master_rx_buffer_1[19]
.sym 124133 $false
.sym 124134 $false
.sym 124135 $false
.sym 124142 $abc$41607$n5510
.sym 124143 blink_simple_LED2.i_clk$2
.sym 124144 $false
.sym 124147 $abc$41607$n2893
.sym 124150 r_adc_master_tx_buffer_2[49][5]
.sym 124151 r_adc_master_tx_buffer_2[49][2]
.sym 124237 r_adc_master_tx_buffer_1[42][3]
.sym 124238 r_adc_master_tx_buffer_1[43][3]
.sym 124239 r_spi_master_tx_counter[0]
.sym 124240 $false
.sym 124249 r_adc_master_rx_buffer_1[11]
.sym 124250 $false
.sym 124251 $false
.sym 124252 $false
.sym 124261 r_adc_master_rx_buffer_1[3]
.sym 124262 $false
.sym 124263 $false
.sym 124264 $false
.sym 124265 $abc$41607$n5508
.sym 124266 blink_simple_LED2.i_clk$2
.sym 124267 $false
.sym 124270 r_adc_master_tx_buffer_2[19][7]
.sym 124342 r_adc_master_tx_buffer_1[105][4]
.sym 124343 r_adc_master_tx_buffer_1[107][4]
.sym 124344 r_spi_master_tx_counter[0]
.sym 124345 r_spi_master_tx_counter[1]
.sym 124348 r_adc_master_rx_buffer_1[28]
.sym 124349 $false
.sym 124350 $false
.sym 124351 $false
.sym 124360 r_adc_master_rx_buffer_1[4]
.sym 124361 $false
.sym 124362 $false
.sym 124363 $false
.sym 124388 $abc$41607$n5551
.sym 124389 blink_simple_LED2.i_clk$2
.sym 124390 $false
.sym 124394 r_adc_master_tx_buffer_2[69][2]
.sym 124396 r_adc_master_tx_buffer_2[70][2]
.sym 124471 r_adc_master_rx_buffer_1[17]
.sym 124472 $false
.sym 124473 $false
.sym 124474 $false
.sym 124511 $abc$41607$n5588
.sym 124512 blink_simple_LED2.i_clk$2
.sym 124513 $false
.sym 124516 blink_simple_LED2.r_clock_counter[2]
.sym 124517 blink_simple_LED2.r_clock_counter[3]
.sym 124518 blink_simple_LED2.r_clock_counter[4]
.sym 124519 blink_simple_LED2.r_clock_counter[5]
.sym 124520 blink_simple_LED2.r_clock_counter[6]
.sym 124521 blink_simple_LED2.r_clock_counter[7]
.sym 124624 r_adc_master_rx_buffer_1[24]
.sym 124625 $false
.sym 124626 $false
.sym 124627 $false
.sym 124634 $abc$41607$n5570
.sym 124635 blink_simple_LED2.i_clk$2
.sym 124636 $false
.sym 124637 blink_simple_LED2.r_clock_counter[8]
.sym 124638 blink_simple_LED2.r_clock_counter[9]
.sym 124639 blink_simple_LED2.r_clock_counter[10]
.sym 124640 blink_simple_LED2.r_clock_counter[11]
.sym 124641 blink_simple_LED2.r_clock_counter[12]
.sym 124642 blink_simple_LED2.r_clock_counter[13]
.sym 124643 blink_simple_LED2.r_clock_counter[14]
.sym 124644 blink_simple_LED2.r_clock_counter[15]
.sym 124741 r_adc_master_tx_buffer_2[17][3]
.sym 124742 r_adc_master_tx_buffer_2[21][3]
.sym 124743 r_spi_master_tx_counter[2]
.sym 124744 $false
.sym 124753 r_adc_master_rx_buffer_1[19]
.sym 124754 $false
.sym 124755 $false
.sym 124756 $false
.sym 124757 $abc$41607$n5567
.sym 124758 blink_simple_LED2.i_clk$2
.sym 124759 $false
.sym 124760 blink_simple_LED2.r_clock_counter[16]
.sym 124761 blink_simple_LED2.r_clock_counter[17]
.sym 124762 blink_simple_LED2.r_clock_counter[18]
.sym 124763 blink_simple_LED2.r_clock_counter[19]
.sym 124764 blink_simple_LED2.r_clock_counter[20]
.sym 124765 blink_simple_LED2.r_clock_counter[21]
.sym 124766 blink_simple_LED2.r_clock_counter[22]
.sym 124767 blink_simple_LED2.r_clock_counter[23]
.sym 124870 r_adc_master_rx_buffer_1[19]
.sym 124871 $false
.sym 124872 $false
.sym 124873 $false
.sym 124880 $abc$41607$n5568
.sym 124881 blink_simple_LED2.i_clk$2
.sym 124882 $false
.sym 124883 blink_simple_LED2.r_clock_counter[24]
.sym 124884 blink_simple_LED2.r_clock_counter[25]
.sym 124885 blink_simple_LED2.r_clock_counter[26]
.sym 124886 blink_simple_LED2.r_clock_counter[27]
.sym 124981 r_blink_enable_2
.sym 124982 $false
.sym 124983 $false
.sym 124984 $false
.sym 125003 $true
.sym 125004 blink_simple_LED2.i_clk$2
.sym 125005 r_blink_enable_2
.sym 125054 PIN_19$2
.sym 125467 r_adc_master_tx_buffer_2[29][6]
.sym 125468 r_adc_master_tx_buffer_2[31][6]
.sym 125469 r_spi_master_tx_counter[0]
.sym 125470 r_spi_master_tx_counter[1]
.sym 125497 r_adc_master_rx_buffer_1[6]
.sym 125498 $false
.sym 125499 $false
.sym 125500 $false
.sym 125513 $abc$41607$n5570
.sym 125514 blink_simple_LED2.i_clk$2
.sym 125515 $false
.sym 125516 PIN_14$2
.sym 125596 r_adc_master_rx_buffer_1[22]
.sym 125597 $false
.sym 125598 $false
.sym 125599 $false
.sym 125636 $abc$41607$n5568
.sym 125637 blink_simple_LED2.i_clk$2
.sym 125638 $false
.sym 125644 PIN_18$2
.sym 125645 r_adc_master_tx_buffer_1[101][7]
.sym 125646 r_adc_master_tx_buffer_1[102][3]
.sym 125713 r_adc_master_tx_buffer_1[102][3]
.sym 125714 r_adc_master_tx_buffer_1[98][3]
.sym 125715 r_spi_master_tx_counter[2]
.sym 125716 $false
.sym 125719 r_adc_master_tx_buffer_1[97][7]
.sym 125720 r_adc_master_tx_buffer_1[101][7]
.sym 125721 r_spi_master_tx_counter[0]
.sym 125722 r_spi_master_tx_counter[2]
.sym 125725 r_adc_master_rx_buffer_1[23]
.sym 125726 $false
.sym 125727 $false
.sym 125728 $false
.sym 125731 r_adc_master_rx_buffer_1[21]
.sym 125732 $false
.sym 125733 $false
.sym 125734 $false
.sym 125737 r_adc_master_rx_buffer_1[12]
.sym 125738 $false
.sym 125739 $false
.sym 125740 $false
.sym 125743 r_adc_master_rx_buffer_1[11]
.sym 125744 $false
.sym 125745 $false
.sym 125746 $false
.sym 125755 r_adc_master_rx_buffer_1[4]
.sym 125756 $false
.sym 125757 $false
.sym 125758 $false
.sym 125759 $abc$41607$n5546
.sym 125760 blink_simple_LED2.i_clk$2
.sym 125761 $false
.sym 125762 r_adc_master_tx_buffer_1[117][2]
.sym 125769 r_adc_master_tx_buffer_1[119][1]
.sym 125842 r_adc_master_rx_buffer_1[12]
.sym 125843 $false
.sym 125844 $false
.sym 125845 $false
.sym 125854 r_adc_master_rx_buffer_1[25]
.sym 125855 $false
.sym 125856 $false
.sym 125857 $false
.sym 125882 $abc$41607$n5565
.sym 125883 blink_simple_LED2.i_clk$2
.sym 125884 $false
.sym 125886 r_adc_master_tx_buffer_1[103][5]
.sym 125892 r_adc_master_tx_buffer_1[103][4]
.sym 125959 r_adc_master_tx_buffer_1[8][7]
.sym 125960 r_adc_master_tx_buffer_1[9][7]
.sym 125961 r_spi_master_tx_counter[0]
.sym 125962 $abc$41607$n2747_1
.sym 125977 r_adc_master_tx_buffer_1[99][4]
.sym 125978 r_adc_master_tx_buffer_1[103][4]
.sym 125979 r_spi_master_tx_counter[0]
.sym 125980 r_spi_master_tx_counter[2]
.sym 125983 r_adc_master_rx_buffer_1[23]
.sym 125984 $false
.sym 125985 $false
.sym 125986 $false
.sym 125995 r_adc_master_rx_buffer_1[31]
.sym 125996 $false
.sym 125997 $false
.sym 125998 $false
.sym 126001 r_adc_master_rx_buffer_1[10]
.sym 126002 $false
.sym 126003 $false
.sym 126004 $false
.sym 126005 $abc$41607$n5481
.sym 126006 blink_simple_LED2.i_clk$2
.sym 126007 $false
.sym 126009 r_adc_master_tx_buffer_1[113][2]
.sym 126088 r_adc_master_tx_buffer_2[106][4]
.sym 126089 r_adc_master_tx_buffer_2[107][4]
.sym 126090 r_spi_master_tx_counter[0]
.sym 126091 r_spi_master_tx_counter[1]
.sym 126106 r_adc_master_rx_buffer_1[12]
.sym 126107 $false
.sym 126108 $false
.sym 126109 $false
.sym 126118 r_adc_master_rx_buffer_1[4]
.sym 126119 $false
.sym 126120 $false
.sym 126121 $false
.sym 126128 $abc$41607$n5589
.sym 126129 blink_simple_LED2.i_clk$2
.sym 126130 $false
.sym 126137 r_adc_master_tx_buffer_2[68][6]
.sym 126211 r_adc_master_tx_buffer_1[46][4]
.sym 126212 r_adc_master_tx_buffer_1[47][4]
.sym 126213 r_spi_master_tx_counter[0]
.sym 126214 $false
.sym 126223 r_adc_master_rx_buffer_1[10]
.sym 126224 $false
.sym 126225 $false
.sym 126226 $false
.sym 126229 r_adc_master_rx_buffer_1[4]
.sym 126230 $false
.sym 126231 $false
.sym 126232 $false
.sym 126235 r_adc_master_rx_buffer_1[12]
.sym 126236 $false
.sym 126237 $false
.sym 126238 $false
.sym 126247 r_adc_master_rx_buffer_1[22]
.sym 126248 $false
.sym 126249 $false
.sym 126250 $false
.sym 126251 $abc$41607$n5510
.sym 126252 blink_simple_LED2.i_clk$2
.sym 126253 $false
.sym 126255 r_adc_master_tx_buffer_1[97][2]
.sym 126260 r_adc_master_tx_buffer_1[96][0]
.sym 126328 r_adc_master_tx_buffer_1[40][2]
.sym 126329 r_adc_master_tx_buffer_1[41][2]
.sym 126330 r_spi_master_tx_counter[0]
.sym 126331 $abc$41607$n2747_1
.sym 126334 r_adc_master_rx_buffer_1[19]
.sym 126335 $false
.sym 126336 $false
.sym 126337 $false
.sym 126346 r_adc_master_rx_buffer_1[23]
.sym 126347 $false
.sym 126348 $false
.sym 126349 $false
.sym 126352 r_adc_master_rx_buffer_1[18]
.sym 126353 $false
.sym 126354 $false
.sym 126355 $false
.sym 126370 r_adc_master_rx_buffer_1[26]
.sym 126371 $false
.sym 126372 $false
.sym 126373 $false
.sym 126374 $abc$41607$n5508
.sym 126375 blink_simple_LED2.i_clk$2
.sym 126376 $false
.sym 126382 r_adc_master_tx_buffer_1[9][6]
.sym 126451 r_adc_master_tx_buffer_2[8][6]
.sym 126452 r_adc_master_tx_buffer_2[9][6]
.sym 126453 r_spi_master_tx_counter[0]
.sym 126454 $abc$41607$n2747_1
.sym 126469 r_adc_master_rx_buffer_1[22]
.sym 126470 $false
.sym 126471 $false
.sym 126472 $false
.sym 126475 r_adc_master_rx_buffer_1[30]
.sym 126476 $false
.sym 126477 $false
.sym 126478 $false
.sym 126497 $abc$41607$n5564
.sym 126498 blink_simple_LED2.i_clk$2
.sym 126499 $false
.sym 126505 r_adc_master_tx_buffer_2[54][2]
.sym 126586 r_adc_master_rx_buffer_1[7]
.sym 126587 $false
.sym 126588 $false
.sym 126589 $false
.sym 126616 r_adc_master_rx_buffer_1[0]
.sym 126617 $false
.sym 126618 $false
.sym 126619 $false
.sym 126620 $abc$41607$n5565
.sym 126621 blink_simple_LED2.i_clk$2
.sym 126622 $false
.sym 126624 r_adc_master_tx_buffer_2[14][6]
.sym 126659 $true
.sym 126696 r_spi_master_tx_counter[0]$2
.sym 126697 $false
.sym 126698 r_spi_master_tx_counter[0]
.sym 126699 $false
.sym 126700 $false
.sym 126702 $auto$alumacc.cc:474:replace_alu$1602.C[2]
.sym 126704 $false
.sym 126705 r_spi_master_tx_counter[1]
.sym 126708 $auto$alumacc.cc:474:replace_alu$1602.C[3]
.sym 126709 $false
.sym 126710 $false
.sym 126711 r_spi_master_tx_counter[2]
.sym 126712 $auto$alumacc.cc:474:replace_alu$1602.C[2]
.sym 126714 $auto$alumacc.cc:474:replace_alu$1602.C[4]
.sym 126715 $false
.sym 126716 $false
.sym 126717 r_spi_master_tx_counter[3]
.sym 126718 $auto$alumacc.cc:474:replace_alu$1602.C[3]
.sym 126720 $auto$alumacc.cc:474:replace_alu$1602.C[5]
.sym 126721 $false
.sym 126722 $false
.sym 126723 r_spi_master_tx_counter[4]
.sym 126724 $auto$alumacc.cc:474:replace_alu$1602.C[4]
.sym 126726 $auto$alumacc.cc:474:replace_alu$1602.C[6]
.sym 126727 $false
.sym 126728 $false
.sym 126729 r_spi_master_tx_counter[5]
.sym 126730 $auto$alumacc.cc:474:replace_alu$1602.C[5]
.sym 126733 $false
.sym 126734 $false
.sym 126735 r_spi_master_tx_counter[6]
.sym 126736 $auto$alumacc.cc:474:replace_alu$1602.C[6]
.sym 126739 r_adc_master_rx_buffer_1[30]
.sym 126740 $false
.sym 126741 $false
.sym 126742 $false
.sym 126743 $abc$41607$n5575
.sym 126744 blink_simple_LED2.i_clk$2
.sym 126745 $false
.sym 126752 r_adc_master_tx_buffer_1[99][2]
.sym 126820 $false
.sym 126821 $false
.sym 126822 r_spi_master_tx_counter[0]
.sym 126823 $false
.sym 126826 $0\r_spi_master_tx_dv[0:0]
.sym 126827 r_spi_master_tx_counter[0]
.sym 126828 r_spi_master_tx_counter[1]
.sym 126829 $abc$41607$n3177
.sym 126832 r_spi_master_tx_counter[5]
.sym 126833 $abc$41607$n1220
.sym 126834 $0\r_spi_master_tx_dv[0:0]
.sym 126835 $abc$41607$n3177
.sym 126838 r_spi_master_tx_counter[2]
.sym 126839 $abc$41607$n1211
.sym 126840 $0\r_spi_master_tx_dv[0:0]
.sym 126841 $abc$41607$n3177
.sym 126844 r_spi_master_tx_counter[6]
.sym 126845 $abc$41607$n1223
.sym 126846 $0\r_spi_master_tx_dv[0:0]
.sym 126847 $abc$41607$n3177
.sym 126850 r_spi_master_tx_counter[3]
.sym 126851 $abc$41607$n1214
.sym 126852 $0\r_spi_master_tx_dv[0:0]
.sym 126853 $abc$41607$n3177
.sym 126856 r_spi_master_tx_counter[4]
.sym 126857 $abc$41607$n1217
.sym 126858 $0\r_spi_master_tx_dv[0:0]
.sym 126859 $abc$41607$n3177
.sym 126862 r_spi_master_tx_counter[0]
.sym 126863 $abc$41607$n1205
.sym 126864 $0\r_spi_master_tx_dv[0:0]
.sym 126865 $abc$41607$n3177
.sym 126866 $abc$41607$n343
.sym 126867 blink_simple_LED2.i_clk$2
.sym 126868 $false
.sym 126873 r_adc_master_tx_buffer_1[2][4]
.sym 126876 r_adc_master_tx_buffer_1[2][3]
.sym 126943 r_adc_master_tx_buffer_2[14][6]
.sym 126944 r_adc_master_tx_buffer_2[15][6]
.sym 126945 r_spi_master_tx_counter[0]
.sym 126946 $false
.sym 126955 r_adc_master_tx_buffer_1[99][5]
.sym 126956 r_adc_master_tx_buffer_1[103][5]
.sym 126957 r_spi_master_tx_counter[0]
.sym 126958 r_spi_master_tx_counter[2]
.sym 126961 r_adc_master_tx_buffer_1[97][2]
.sym 126962 r_adc_master_tx_buffer_1[101][2]
.sym 126963 r_spi_master_tx_counter[0]
.sym 126964 r_spi_master_tx_counter[2]
.sym 126967 r_adc_master_tx_buffer_1[98][5]
.sym 126968 r_adc_master_tx_buffer_1[102][5]
.sym 126969 r_spi_master_tx_counter[0]
.sym 126970 $abc$41607$n5201_1
.sym 126973 r_adc_master_tx_buffer_1[103][2]
.sym 126974 r_adc_master_tx_buffer_1[99][2]
.sym 126975 r_spi_master_tx_counter[2]
.sym 126976 r_spi_master_tx_counter[0]
.sym 126979 r_adc_master_rx_buffer_1[2]
.sym 126980 $false
.sym 126981 $false
.sym 126982 $false
.sym 126985 r_adc_master_rx_buffer_1[18]
.sym 126986 $false
.sym 126987 $false
.sym 126988 $false
.sym 126989 $abc$41607$n5548
.sym 126990 blink_simple_LED2.i_clk$2
.sym 126991 $false
.sym 126993 r_adc_master_tx_buffer_2[19][1]
.sym 127078 r_adc_master_rx_buffer_1[5]
.sym 127079 $false
.sym 127080 $false
.sym 127081 $false
.sym 127084 r_adc_master_rx_buffer_1[13]
.sym 127085 $false
.sym 127086 $false
.sym 127087 $false
.sym 127112 $abc$41607$n5546
.sym 127113 blink_simple_LED2.i_clk$2
.sym 127114 $false
.sym 127115 r_adc_master_tx_buffer_1[104][6]
.sym 127116 r_adc_master_tx_buffer_1[105][6]
.sym 127119 r_adc_master_tx_buffer_1[107][6]
.sym 127122 r_adc_master_tx_buffer_1[104][3]
.sym 127189 r_adc_master_tx_buffer_2[110][5]
.sym 127190 r_adc_master_tx_buffer_2[111][5]
.sym 127191 r_spi_master_tx_counter[0]
.sym 127192 r_spi_master_tx_counter[1]
.sym 127195 r_adc_master_tx_buffer_1[104][6]
.sym 127196 r_adc_master_tx_buffer_1[105][6]
.sym 127197 r_spi_master_tx_counter[0]
.sym 127198 $abc$41607$n2747_1
.sym 127201 r_adc_master_rx_buffer_1[13]
.sym 127202 $false
.sym 127203 $false
.sym 127204 $false
.sym 127207 r_adc_master_rx_buffer_1[5]
.sym 127208 $false
.sym 127209 $false
.sym 127210 $false
.sym 127213 r_adc_master_rx_buffer_1[6]
.sym 127214 $false
.sym 127215 $false
.sym 127216 $false
.sym 127231 r_adc_master_rx_buffer_1[8]
.sym 127232 $false
.sym 127233 $false
.sym 127234 $false
.sym 127235 $abc$41607$n5590
.sym 127236 blink_simple_LED2.i_clk$2
.sym 127237 $false
.sym 127238 r_adc_master_tx_buffer_2[71][2]
.sym 127239 r_adc_master_tx_buffer_2[71][6]
.sym 127243 r_adc_master_tx_buffer_2[71][5]
.sym 127324 r_adc_master_rx_buffer_1[22]
.sym 127325 $false
.sym 127326 $false
.sym 127327 $false
.sym 127358 $abc$41607$n5570
.sym 127359 blink_simple_LED2.i_clk$2
.sym 127360 $false
.sym 127361 $abc$41607$n5163
.sym 127364 $abc$41607$n2896
.sym 127365 r_adc_master_tx_buffer_2[67][2]
.sym 127447 r_adc_master_rx_buffer_1[18]
.sym 127448 $false
.sym 127449 $false
.sym 127450 $false
.sym 127459 r_adc_master_rx_buffer_1[30]
.sym 127460 $false
.sym 127461 $false
.sym 127462 $false
.sym 127471 r_adc_master_rx_buffer_1[6]
.sym 127472 $false
.sym 127473 $false
.sym 127474 $false
.sym 127481 $abc$41607$n5565
.sym 127482 blink_simple_LED2.i_clk$2
.sym 127483 $false
.sym 127484 $abc$41607$n5162
.sym 127485 r_adc_master_tx_buffer_2[111][4]
.sym 127558 r_adc_master_rx_buffer_1[26]
.sym 127559 $false
.sym 127560 $false
.sym 127561 $false
.sym 127576 r_adc_master_rx_buffer_1[24]
.sym 127577 $false
.sym 127578 $false
.sym 127579 $false
.sym 127604 $abc$41607$n5494
.sym 127605 blink_simple_LED2.i_clk$2
.sym 127606 $false
.sym 127613 r_adc_master_tx_buffer_1[119][3]
.sym 127681 r_adc_master_rx_buffer_1[0]
.sym 127682 $false
.sym 127683 $false
.sym 127684 $false
.sym 127699 r_adc_master_rx_buffer_1[29]
.sym 127700 $false
.sym 127701 $false
.sym 127702 $false
.sym 127717 r_adc_master_rx_buffer_1[24]
.sym 127718 $false
.sym 127719 $false
.sym 127720 $false
.sym 127727 $abc$41607$n5510
.sym 127728 blink_simple_LED2.i_clk$2
.sym 127729 $false
.sym 127730 $abc$41607$n4314_1
.sym 127731 $abc$41607$n2975
.sym 127732 $abc$41607$n4313_1
.sym 127733 $abc$41607$n4315_1
.sym 127734 r_adc_master_tx_buffer_1[2][6]
.sym 127735 r_adc_master_tx_buffer_1[1][2]
.sym 127736 r_adc_master_tx_buffer_1[0][3]
.sym 127737 r_adc_master_tx_buffer_1[3][6]
.sym 127804 r_adc_master_tx_buffer_1[1][2]
.sym 127805 r_adc_master_tx_buffer_1[5][2]
.sym 127806 r_spi_master_tx_counter[2]
.sym 127807 $false
.sym 127810 $abc$41607$n2778
.sym 127811 $abc$41607$n2777
.sym 127812 r_spi_master_tx_counter[1]
.sym 127813 r_spi_master_tx_counter[0]
.sym 127816 r_adc_master_tx_buffer_1[0][2]
.sym 127817 r_adc_master_tx_buffer_1[4][2]
.sym 127818 r_spi_master_tx_counter[2]
.sym 127819 $false
.sym 127846 r_adc_master_rx_buffer_1[21]
.sym 127847 $false
.sym 127848 $false
.sym 127849 $false
.sym 127850 $abc$41607$n5588
.sym 127851 blink_simple_LED2.i_clk$2
.sym 127852 $false
.sym 127856 r_adc_master_tx_buffer_1[4][2]
.sym 127859 r_adc_master_tx_buffer_1[6][6]
.sym 127927 r_adc_master_tx_buffer_2[19][1]
.sym 127928 r_adc_master_tx_buffer_2[23][1]
.sym 127929 r_spi_master_tx_counter[0]
.sym 127930 r_spi_master_tx_counter[2]
.sym 127945 $abc$41607$n2893
.sym 127946 $abc$41607$n2896
.sym 127947 r_spi_master_tx_counter[0]
.sym 127948 r_spi_master_tx_counter[1]
.sym 127963 r_adc_master_rx_buffer_1[1]
.sym 127964 $false
.sym 127965 $false
.sym 127966 $false
.sym 127973 $abc$41607$n5568
.sym 127974 blink_simple_LED2.i_clk$2
.sym 127975 $false
.sym 127979 r_adc_master_tx_buffer_2[108][2]
.sym 127983 r_adc_master_tx_buffer_2[110][4]
.sym 128050 r_adc_master_tx_buffer_1[3][3]
.sym 128051 r_adc_master_tx_buffer_1[7][3]
.sym 128052 r_spi_master_tx_counter[2]
.sym 128053 $false
.sym 128080 r_adc_master_rx_buffer_1[3]
.sym 128081 $false
.sym 128082 $false
.sym 128083 $false
.sym 128092 r_adc_master_rx_buffer_1[10]
.sym 128093 $false
.sym 128094 $false
.sym 128095 $false
.sym 128096 $abc$41607$n5494
.sym 128097 blink_simple_LED2.i_clk$2
.sym 128098 $false
.sym 128103 $abc$41607$n3119
.sym 128104 r_adc_master_tx_buffer_2[13][3]
.sym 128105 r_adc_master_tx_buffer_2[12][3]
.sym 128179 r_adc_master_tx_buffer_2[19][7]
.sym 128180 r_adc_master_tx_buffer_2[23][7]
.sym 128181 r_spi_master_tx_counter[2]
.sym 128182 $false
.sym 128203 r_adc_master_rx_buffer_1[7]
.sym 128204 $false
.sym 128205 $false
.sym 128206 $false
.sym 128219 $abc$41607$n5568
.sym 128220 blink_simple_LED2.i_clk$2
.sym 128221 $false
.sym 128225 r_adc_master_tx_buffer_1[7][6]
.sym 128226 r_adc_master_tx_buffer_1[4][3]
.sym 128229 r_adc_master_tx_buffer_1[7][3]
.sym 128308 r_adc_master_tx_buffer_2[65][2]
.sym 128309 r_adc_master_tx_buffer_2[69][2]
.sym 128310 r_spi_master_tx_counter[2]
.sym 128311 $false
.sym 128326 r_adc_master_rx_buffer_1[21]
.sym 128327 $false
.sym 128328 $false
.sym 128329 $false
.sym 128332 r_adc_master_rx_buffer_1[18]
.sym 128333 $false
.sym 128334 $false
.sym 128335 $false
.sym 128342 $abc$41607$n5575
.sym 128343 blink_simple_LED2.i_clk$2
.sym 128344 $false
.sym 128347 r_adc_master_tx_buffer_2[109][4]
.sym 128431 r_adc_master_rx_buffer_1[7]
.sym 128432 $false
.sym 128433 $false
.sym 128434 $false
.sym 128465 $abc$41607$n5567
.sym 128466 blink_simple_LED2.i_clk$2
.sym 128467 $false
.sym 128560 r_adc_master_rx_buffer_1[18]
.sym 128561 $false
.sym 128562 $false
.sym 128563 $false
.sym 128572 r_adc_master_rx_buffer_1[10]
.sym 128573 $false
.sym 128574 $false
.sym 128575 $false
.sym 128588 $abc$41607$n5580
.sym 128589 blink_simple_LED2.i_clk$2
.sym 128590 $false
.sym 128594 blink_simple_LED2.r_clock_counter[1]
.sym 128627 $true
.sym 128664 blink_simple_LED2.r_clock_counter[0]$2
.sym 128665 $false
.sym 128666 blink_simple_LED2.r_clock_counter[0]
.sym 128667 $false
.sym 128668 $false
.sym 128670 $auto$alumacc.cc:474:replace_alu$1623.C[2]
.sym 128672 $false
.sym 128673 blink_simple_LED2.r_clock_counter[1]
.sym 128676 $auto$alumacc.cc:474:replace_alu$1623.C[3]
.sym 128677 $false
.sym 128678 $false
.sym 128679 blink_simple_LED2.r_clock_counter[2]
.sym 128680 $auto$alumacc.cc:474:replace_alu$1623.C[2]
.sym 128682 $auto$alumacc.cc:474:replace_alu$1623.C[4]
.sym 128683 $false
.sym 128684 $false
.sym 128685 blink_simple_LED2.r_clock_counter[3]
.sym 128686 $auto$alumacc.cc:474:replace_alu$1623.C[3]
.sym 128688 $auto$alumacc.cc:474:replace_alu$1623.C[5]
.sym 128689 $false
.sym 128690 $false
.sym 128691 blink_simple_LED2.r_clock_counter[4]
.sym 128692 $auto$alumacc.cc:474:replace_alu$1623.C[4]
.sym 128694 $auto$alumacc.cc:474:replace_alu$1623.C[6]
.sym 128695 $false
.sym 128696 $false
.sym 128697 blink_simple_LED2.r_clock_counter[5]
.sym 128698 $auto$alumacc.cc:474:replace_alu$1623.C[5]
.sym 128700 $auto$alumacc.cc:474:replace_alu$1623.C[7]
.sym 128701 $false
.sym 128702 $false
.sym 128703 blink_simple_LED2.r_clock_counter[6]
.sym 128704 $auto$alumacc.cc:474:replace_alu$1623.C[6]
.sym 128706 $auto$alumacc.cc:474:replace_alu$1623.C[8]
.sym 128707 $false
.sym 128708 $false
.sym 128709 blink_simple_LED2.r_clock_counter[7]
.sym 128710 $auto$alumacc.cc:474:replace_alu$1623.C[7]
.sym 128711 $true
.sym 128712 blink_simple_LED2.i_clk$2
.sym 128713 $false
.sym 128750 $auto$alumacc.cc:474:replace_alu$1623.C[8]
.sym 128787 $auto$alumacc.cc:474:replace_alu$1623.C[9]
.sym 128788 $false
.sym 128789 $false
.sym 128790 blink_simple_LED2.r_clock_counter[8]
.sym 128791 $auto$alumacc.cc:474:replace_alu$1623.C[8]
.sym 128793 $auto$alumacc.cc:474:replace_alu$1623.C[10]
.sym 128794 $false
.sym 128795 $false
.sym 128796 blink_simple_LED2.r_clock_counter[9]
.sym 128797 $auto$alumacc.cc:474:replace_alu$1623.C[9]
.sym 128799 $auto$alumacc.cc:474:replace_alu$1623.C[11]
.sym 128800 $false
.sym 128801 $false
.sym 128802 blink_simple_LED2.r_clock_counter[10]
.sym 128803 $auto$alumacc.cc:474:replace_alu$1623.C[10]
.sym 128805 $auto$alumacc.cc:474:replace_alu$1623.C[12]
.sym 128806 $false
.sym 128807 $false
.sym 128808 blink_simple_LED2.r_clock_counter[11]
.sym 128809 $auto$alumacc.cc:474:replace_alu$1623.C[11]
.sym 128811 $auto$alumacc.cc:474:replace_alu$1623.C[13]
.sym 128812 $false
.sym 128813 $false
.sym 128814 blink_simple_LED2.r_clock_counter[12]
.sym 128815 $auto$alumacc.cc:474:replace_alu$1623.C[12]
.sym 128817 $auto$alumacc.cc:474:replace_alu$1623.C[14]
.sym 128818 $false
.sym 128819 $false
.sym 128820 blink_simple_LED2.r_clock_counter[13]
.sym 128821 $auto$alumacc.cc:474:replace_alu$1623.C[13]
.sym 128823 $auto$alumacc.cc:474:replace_alu$1623.C[15]
.sym 128824 $false
.sym 128825 $false
.sym 128826 blink_simple_LED2.r_clock_counter[14]
.sym 128827 $auto$alumacc.cc:474:replace_alu$1623.C[14]
.sym 128829 $auto$alumacc.cc:474:replace_alu$1623.C[16]
.sym 128830 $false
.sym 128831 $false
.sym 128832 blink_simple_LED2.r_clock_counter[15]
.sym 128833 $auto$alumacc.cc:474:replace_alu$1623.C[15]
.sym 128834 $true
.sym 128835 blink_simple_LED2.i_clk$2
.sym 128836 $false
.sym 128873 $auto$alumacc.cc:474:replace_alu$1623.C[16]
.sym 128910 $auto$alumacc.cc:474:replace_alu$1623.C[17]
.sym 128911 $false
.sym 128912 $false
.sym 128913 blink_simple_LED2.r_clock_counter[16]
.sym 128914 $auto$alumacc.cc:474:replace_alu$1623.C[16]
.sym 128916 $auto$alumacc.cc:474:replace_alu$1623.C[18]
.sym 128917 $false
.sym 128918 $false
.sym 128919 blink_simple_LED2.r_clock_counter[17]
.sym 128920 $auto$alumacc.cc:474:replace_alu$1623.C[17]
.sym 128922 $auto$alumacc.cc:474:replace_alu$1623.C[19]
.sym 128923 $false
.sym 128924 $false
.sym 128925 blink_simple_LED2.r_clock_counter[18]
.sym 128926 $auto$alumacc.cc:474:replace_alu$1623.C[18]
.sym 128928 $auto$alumacc.cc:474:replace_alu$1623.C[20]
.sym 128929 $false
.sym 128930 $false
.sym 128931 blink_simple_LED2.r_clock_counter[19]
.sym 128932 $auto$alumacc.cc:474:replace_alu$1623.C[19]
.sym 128934 $auto$alumacc.cc:474:replace_alu$1623.C[21]
.sym 128935 $false
.sym 128936 $false
.sym 128937 blink_simple_LED2.r_clock_counter[20]
.sym 128938 $auto$alumacc.cc:474:replace_alu$1623.C[20]
.sym 128940 $auto$alumacc.cc:474:replace_alu$1623.C[22]
.sym 128941 $false
.sym 128942 $false
.sym 128943 blink_simple_LED2.r_clock_counter[21]
.sym 128944 $auto$alumacc.cc:474:replace_alu$1623.C[21]
.sym 128946 $auto$alumacc.cc:474:replace_alu$1623.C[23]
.sym 128947 $false
.sym 128948 $false
.sym 128949 blink_simple_LED2.r_clock_counter[22]
.sym 128950 $auto$alumacc.cc:474:replace_alu$1623.C[22]
.sym 128952 $auto$alumacc.cc:474:replace_alu$1623.C[24]
.sym 128953 $false
.sym 128954 $false
.sym 128955 blink_simple_LED2.r_clock_counter[23]
.sym 128956 $auto$alumacc.cc:474:replace_alu$1623.C[23]
.sym 128957 $true
.sym 128958 blink_simple_LED2.i_clk$2
.sym 128959 $false
.sym 128996 $auto$alumacc.cc:474:replace_alu$1623.C[24]
.sym 129033 $auto$alumacc.cc:474:replace_alu$1623.C[25]
.sym 129034 $false
.sym 129035 $false
.sym 129036 blink_simple_LED2.r_clock_counter[24]
.sym 129037 $auto$alumacc.cc:474:replace_alu$1623.C[24]
.sym 129039 $auto$alumacc.cc:474:replace_alu$1623.C[26]
.sym 129040 $false
.sym 129041 $false
.sym 129042 blink_simple_LED2.r_clock_counter[25]
.sym 129043 $auto$alumacc.cc:474:replace_alu$1623.C[25]
.sym 129045 $auto$alumacc.cc:474:replace_alu$1623.C[27]
.sym 129046 $false
.sym 129047 $false
.sym 129048 blink_simple_LED2.r_clock_counter[26]
.sym 129049 $auto$alumacc.cc:474:replace_alu$1623.C[26]
.sym 129052 $false
.sym 129053 $false
.sym 129054 blink_simple_LED2.r_clock_counter[27]
.sym 129055 $auto$alumacc.cc:474:replace_alu$1623.C[27]
.sym 129080 $true
.sym 129081 blink_simple_LED2.i_clk$2
.sym 129082 $false
.sym 129727 PIN_17$2
.sym 129728 $false
.sym 129729 $false
.sym 129730 $false
.sym 129912 w_adc_master_range_ua
.sym 129913 $false
.sym 129914 $false
.sym 129915 $false
.sym 129918 r_adc_master_rx_buffer_1[23]
.sym 129919 $false
.sym 129920 $false
.sym 129921 $false
.sym 129924 r_adc_master_rx_buffer_1[11]
.sym 129925 $false
.sym 129926 $false
.sym 129927 $false
.sym 129928 $abc$41607$n5548
.sym 129929 blink_simple_LED2.i_clk$2
.sym 129930 $false
.sym 130037 r_adc_master_rx_buffer_1[18]
.sym 130038 $false
.sym 130039 $false
.sym 130040 $false
.sym 130079 r_adc_master_rx_buffer_1[1]
.sym 130080 $false
.sym 130081 $false
.sym 130082 $false
.sym 130083 $abc$41607$n5558
.sym 130084 blink_simple_LED2.i_clk$2
.sym 130085 $false
.sym 130198 r_adc_master_rx_buffer_1[5]
.sym 130199 $false
.sym 130200 $false
.sym 130201 $false
.sym 130234 r_adc_master_rx_buffer_1[4]
.sym 130235 $false
.sym 130236 $false
.sym 130237 $false
.sym 130238 $abc$41607$n5548
.sym 130239 blink_simple_LED2.i_clk$2
.sym 130240 $false
.sym 130353 r_adc_master_rx_buffer_1[18]
.sym 130354 $false
.sym 130355 $false
.sym 130356 $false
.sym 130393 $abc$41607$n5556
.sym 130394 blink_simple_LED2.i_clk$2
.sym 130395 $false
.sym 130538 r_adc_master_rx_buffer_1[30]
.sym 130539 $false
.sym 130540 $false
.sym 130541 $false
.sym 130548 $abc$41607$n5580
.sym 130549 blink_simple_LED2.i_clk$2
.sym 130550 $false
.sym 130663 r_adc_master_rx_buffer_1[18]
.sym 130664 $false
.sym 130665 $false
.sym 130666 $false
.sym 130693 r_adc_master_rx_buffer_1[24]
.sym 130694 $false
.sym 130695 $false
.sym 130696 $false
.sym 130703 $abc$41607$n5546
.sym 130704 blink_simple_LED2.i_clk$2
.sym 130705 $false
.sym 130842 r_adc_master_rx_buffer_1[22]
.sym 130843 $false
.sym 130844 $false
.sym 130845 $false
.sym 130858 $abc$41607$n5481
.sym 130859 blink_simple_LED2.i_clk$2
.sym 130860 $false
.sym 130997 r_adc_master_rx_buffer_1[10]
.sym 130998 $false
.sym 130999 $false
.sym 131000 $false
.sym 131013 $abc$41607$n5576
.sym 131014 blink_simple_LED2.i_clk$2
.sym 131015 $false
.sym 131128 r_adc_master_rx_buffer_1[14]
.sym 131129 $false
.sym 131130 $false
.sym 131131 $false
.sym 131168 $abc$41607$n5565
.sym 131169 blink_simple_LED2.i_clk$2
.sym 131170 $false
.sym 131313 r_adc_master_rx_buffer_1[2]
.sym 131314 $false
.sym 131315 $false
.sym 131316 $false
.sym 131323 $abc$41607$n5546
.sym 131324 blink_simple_LED2.i_clk$2
.sym 131325 $false
.sym 131456 r_adc_master_rx_buffer_1[12]
.sym 131457 $false
.sym 131458 $false
.sym 131459 $false
.sym 131474 r_adc_master_rx_buffer_1[11]
.sym 131475 $false
.sym 131476 $false
.sym 131477 $false
.sym 131478 $abc$41607$n5494
.sym 131479 blink_simple_LED2.i_clk$2
.sym 131480 $false
.sym 131593 r_adc_master_rx_buffer_1[1]
.sym 131594 $false
.sym 131595 $false
.sym 131596 $false
.sym 131633 $abc$41607$n5567
.sym 131634 blink_simple_LED2.i_clk$2
.sym 131635 $false
.sym 131742 r_adc_master_rx_buffer_1[30]
.sym 131743 $false
.sym 131744 $false
.sym 131745 $false
.sym 131748 r_adc_master_rx_buffer_1[22]
.sym 131749 $false
.sym 131750 $false
.sym 131751 $false
.sym 131766 r_adc_master_rx_buffer_1[6]
.sym 131767 $false
.sym 131768 $false
.sym 131769 $false
.sym 131784 r_adc_master_rx_buffer_1[27]
.sym 131785 $false
.sym 131786 $false
.sym 131787 $false
.sym 131788 $abc$41607$n5551
.sym 131789 blink_simple_LED2.i_clk$2
.sym 131790 $false
.sym 131897 r_adc_master_rx_buffer_1[2]
.sym 131898 $false
.sym 131899 $false
.sym 131900 $false
.sym 131903 r_adc_master_rx_buffer_1[6]
.sym 131904 $false
.sym 131905 $false
.sym 131906 $false
.sym 131927 r_adc_master_rx_buffer_1[5]
.sym 131928 $false
.sym 131929 $false
.sym 131930 $false
.sym 131943 $abc$41607$n5580
.sym 131944 blink_simple_LED2.i_clk$2
.sym 131945 $false
.sym 132052 r_adc_master_tx_buffer_2[108][4]
.sym 132053 r_adc_master_tx_buffer_2[110][4]
.sym 132054 r_spi_master_tx_counter[0]
.sym 132055 $abc$41607$n5162
.sym 132070 r_adc_master_tx_buffer_2[67][2]
.sym 132071 r_adc_master_tx_buffer_2[71][2]
.sym 132072 r_spi_master_tx_counter[2]
.sym 132073 $false
.sym 132076 r_adc_master_rx_buffer_1[2]
.sym 132077 $false
.sym 132078 $false
.sym 132079 $false
.sym 132098 $abc$41607$n5579
.sym 132099 blink_simple_LED2.i_clk$2
.sym 132100 $false
.sym 132207 r_adc_master_tx_buffer_2[109][4]
.sym 132208 r_adc_master_tx_buffer_2[111][4]
.sym 132209 r_spi_master_tx_counter[0]
.sym 132210 r_spi_master_tx_counter[1]
.sym 132213 r_adc_master_rx_buffer_1[4]
.sym 132214 $false
.sym 132215 $false
.sym 132216 $false
.sym 132253 $abc$41607$n5590
.sym 132254 blink_simple_LED2.i_clk$2
.sym 132255 $false
.sym 132398 r_adc_master_rx_buffer_1[3]
.sym 132399 $false
.sym 132400 $false
.sym 132401 $false
.sym 132408 $abc$41607$n5558
.sym 132409 blink_simple_LED2.i_clk$2
.sym 132410 $false
.sym 132517 r_adc_master_tx_buffer_1[3][6]
.sym 132518 r_adc_master_tx_buffer_1[7][6]
.sym 132519 r_spi_master_tx_counter[2]
.sym 132520 $false
.sym 132523 r_adc_master_tx_buffer_1[0][3]
.sym 132524 r_adc_master_tx_buffer_1[4][3]
.sym 132525 r_spi_master_tx_counter[2]
.sym 132526 $false
.sym 132529 $abc$41607$n4315_1
.sym 132530 $abc$41607$n4314_1
.sym 132531 r_spi_master_tx_counter[0]
.sym 132532 r_spi_master_tx_counter[1]
.sym 132535 r_adc_master_tx_buffer_1[2][6]
.sym 132536 r_adc_master_tx_buffer_1[6][6]
.sym 132537 r_spi_master_tx_counter[2]
.sym 132538 $false
.sym 132541 r_adc_master_rx_buffer_1[14]
.sym 132542 $false
.sym 132543 $false
.sym 132544 $false
.sym 132547 r_adc_master_rx_buffer_1[18]
.sym 132548 $false
.sym 132549 $false
.sym 132550 $false
.sym 132553 r_adc_master_rx_buffer_1[27]
.sym 132554 $false
.sym 132555 $false
.sym 132556 $false
.sym 132559 r_adc_master_rx_buffer_1[6]
.sym 132560 $false
.sym 132561 $false
.sym 132562 $false
.sym 132563 $abc$41607$n5494
.sym 132564 blink_simple_LED2.i_clk$2
.sym 132565 $false
.sym 132690 r_adc_master_rx_buffer_1[26]
.sym 132691 $false
.sym 132692 $false
.sym 132693 $false
.sym 132708 r_adc_master_rx_buffer_1[14]
.sym 132709 $false
.sym 132710 $false
.sym 132711 $false
.sym 132718 $abc$41607$n5483
.sym 132719 blink_simple_LED2.i_clk$2
.sym 132720 $false
.sym 132845 r_adc_master_rx_buffer_1[26]
.sym 132846 $false
.sym 132847 $false
.sym 132848 $false
.sym 132869 r_adc_master_rx_buffer_1[12]
.sym 132870 $false
.sym 132871 $false
.sym 132872 $false
.sym 132873 $abc$41607$n5590
.sym 132874 blink_simple_LED2.i_clk$2
.sym 132875 $false
.sym 133006 r_adc_master_tx_buffer_2[12][3]
.sym 133007 r_adc_master_tx_buffer_2[13][3]
.sym 133008 r_spi_master_tx_counter[0]
.sym 133009 $false
.sym 133012 r_adc_master_rx_buffer_1[19]
.sym 133013 $false
.sym 133014 $false
.sym 133015 $false
.sym 133018 r_adc_master_rx_buffer_1[27]
.sym 133019 $false
.sym 133020 $false
.sym 133021 $false
.sym 133028 $abc$41607$n5565
.sym 133029 blink_simple_LED2.i_clk$2
.sym 133030 $false
.sym 133155 r_adc_master_rx_buffer_1[6]
.sym 133156 $false
.sym 133157 $false
.sym 133158 $false
.sym 133161 r_adc_master_rx_buffer_1[27]
.sym 133162 $false
.sym 133163 $false
.sym 133164 $false
.sym 133179 r_adc_master_rx_buffer_1[3]
.sym 133180 $false
.sym 133181 $false
.sym 133182 $false
.sym 133183 $abc$41607$n5483
.sym 133184 blink_simple_LED2.i_clk$2
.sym 133185 $false
.sym 133304 r_adc_master_rx_buffer_1[20]
.sym 133305 $false
.sym 133306 $false
.sym 133307 $false
.sym 133338 $abc$41607$n5590
.sym 133339 blink_simple_LED2.i_clk$2
.sym 133340 $false
.sym 133620 blink_simple_LED2.r_clock_counter[1]
.sym 133621 $false
.sym 133622 $false
.sym 133623 $false
.sym 133648 blink_simple_LED2.r_clock_counter[0]
.sym 133649 blink_simple_LED2.i_clk$2
.sym 133650 $false
.sym 134262 PIN_14$2
.sym 134325 PIN_18$2
.sym 134382 w_adc_master_range_ua
.sym 134681 $abc$41607$n5592
.sym 134711 $abc$41607$n899
.sym 134712 w_adc_master_range_na
.sym 134834 PIN_17$2
