

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8'
================================================================
* Date:           Mon Mar 11 09:09:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.377 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_7_VITIS_LOOP_75_8  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14 = alloca i32 1"   --->   Operation 5 'alloca' 'sum_s8_24fixp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv16 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv20 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.84ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 10 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %indvars_iv20"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %indvars_iv16"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 0, i32 %sum_s8_24fixp_14"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_79_9"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9"   --->   Operation 14 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%exitcond_flatten11 = icmp_eq  i11 %indvar_flatten9_load, i11 1024"   --->   Operation 15 'icmp' 'exitcond_flatten11' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.33ns)   --->   "%indvar_flatten_next10 = add i11 %indvar_flatten9_load, i11 1"   --->   Operation 16 'add' 'indvar_flatten_next10' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten11, void %for.inc136, void %for.end138.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv16_load = load i6 %indvars_iv16"   --->   Operation 18 'load' 'indvars_iv16_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv20_load = load i6 %indvars_iv20"   --->   Operation 19 'load' 'indvars_iv20_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%exitcond19217 = icmp_eq  i6 %indvars_iv16_load, i6 32"   --->   Operation 20 'icmp' 'exitcond19217' <Predicate = (!exitcond_flatten11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%indvars_iv16_mid2 = select i1 %exitcond19217, i6 0, i6 %indvars_iv16_load"   --->   Operation 21 'select' 'indvars_iv16_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "%indvars_iv_next21_dup15 = add i6 %indvars_iv20_load, i6 1"   --->   Operation 22 'add' 'indvars_iv_next21_dup15' <Predicate = (!exitcond_flatten11)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%p_mid28_v_v = select i1 %exitcond19217, i6 %indvars_iv_next21_dup15, i6 %indvars_iv20_load"   --->   Operation 23 'select' 'p_mid28_v_v' <Predicate = (!exitcond_flatten11)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_8 = trunc i6 %p_mid28_v_v"   --->   Operation 24 'trunc' 'empty_8' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_8, i5 0"   --->   Operation 25 'bitconcatenate' 'p_mid' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv16_cast = zext i6 %indvars_iv16_mid2"   --->   Operation 26 'zext' 'indvars_iv16_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%empty_9 = add i10 %indvars_iv16_cast, i10 %p_mid"   --->   Operation 27 'add' 'empty_9' <Predicate = (!exitcond_flatten11)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast5 = zext i10 %empty_9"   --->   Operation 28 'zext' 'p_cast5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%D_s6_26fixp_addr = getelementptr i30 %D_s6_26fixp, i64 0, i64 %p_cast5"   --->   Operation 29 'getelementptr' 'D_s6_26fixp_addr' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.26ns)   --->   "%D_s6_26fixp_load = load i10 %D_s6_26fixp_addr"   --->   Operation 30 'load' 'D_s6_26fixp_load' <Predicate = (!exitcond_flatten11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (1.18ns)   --->   "%indvars_iv_next17 = add i6 %indvars_iv16_mid2, i6 1"   --->   Operation 31 'add' 'indvars_iv_next17' <Predicate = (!exitcond_flatten11)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%store_ln0 = store i11 %indvar_flatten_next10, i11 %indvar_flatten9"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!exitcond_flatten11)> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 %p_mid28_v_v, i6 %indvars_iv20"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond_flatten11)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 %indvars_iv_next17, i6 %indvars_iv16"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!exitcond_flatten11)> <Delay = 0.84>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_load_1 = load i32 %sum_s8_24fixp_14"   --->   Operation 53 'load' 'sum_s8_24fixp_14_load_1' <Predicate = (exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_s8_24fixp_14_out, i32 %sum_s8_24fixp_14_load_1"   --->   Operation 54 'write' 'write_ln0' <Predicate = (exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (exitcond_flatten11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.37>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_load = load i32 %sum_s8_24fixp_14"   --->   Operation 35 'load' 'sum_s8_24fixp_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_7_VITIS_LOOP_75_8_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.26ns)   --->   "%D_s6_26fixp_load = load i10 %D_s6_26fixp_addr"   --->   Operation 40 'load' 'D_s6_26fixp_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_10 = trunc i30 %D_s6_26fixp_load"   --->   Operation 41 'trunc' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i29.i31, i29 %empty_10, i31 0"   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i30.i29, i30 %D_s6_26fixp_load, i29 0"   --->   Operation 43 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i59 %p_shl1"   --->   Operation 44 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.75ns)   --->   "%empty_11 = sub i60 %p_shl, i60 %p_shl1_cast"   --->   Operation 45 'sub' 'empty_11' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%mul110_u4_28fixp1 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32.i32, i60 %empty_11, i32 30, i32 59"   --->   Operation 46 'partselect' 'mul110_u4_28fixp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.26ns)   --->   "%store_ln0 = store i30 %mul110_u4_28fixp1, i10 %D_s6_26fixp_addr"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%mul110_u4_28fixp = partselect i28 @_ssdm_op_PartSelect.i28.i60.i32.i32, i60 %empty_11, i32 32, i32 59"   --->   Operation 48 'partselect' 'mul110_u4_28fixp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast6 = zext i28 %mul110_u4_28fixp"   --->   Operation 49 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.51ns)   --->   "%add132_s8_24fixp = add i32 %p_cast6, i32 %sum_s8_24fixp_14_load"   --->   Operation 50 'add' 'add132_s8_24fixp' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %add132_s8_24fixp, i32 %sum_s8_24fixp_14"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_79_9"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 5.4ns
The critical path consists of the following:
	'alloca' operation ('indvars_iv20') [5]  (0 ns)
	'load' operation ('indvars_iv20_load') on local variable 'indvars_iv20' [20]  (0 ns)
	'add' operation ('indvars_iv_next21_dup15') [25]  (1.19 ns)
	'select' operation ('p_mid28_v_v') [26]  (0.602 ns)
	'add' operation ('empty_9') [32]  (1.35 ns)
	'getelementptr' operation ('D_s6_26fixp_addr') [34]  (0 ns)
	'load' operation ('D_s6_26fixp_load') on array 'D_s6_26fixp' [35]  (2.27 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	'load' operation ('D_s6_26fixp_load') on array 'D_s6_26fixp' [35]  (2.27 ns)
	'sub' operation ('empty_11') [40]  (1.75 ns)
	'add' operation ('add132_s8_24fixp') [45]  (1.51 ns)
	'store' operation ('store_ln0') of variable 'add132_s8_24fixp' on local variable 'sum_s8_24fixp_14' [50]  (0.844 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
