/* { dg-do compile } */
/* { dg-options "-march=rv32gcv_zvl128b -mabi=ilp32d -fdump-rtl-expand -O2" } */
/* { dg-skip-if "" { *-*-* } { "-O0" } } */

#define ABI_VLEN 128

#include "../common/test_multiple_vectors.h"
// Function under test:
//	int32x4_t test_multiple_vectors(int32x4_t v1, int32x4_t v2, int32x4_t v3)
// Check vector argument 1 passed in vector register
/* { dg-final { scan-rtl-dump {\(set \(reg/v:V4SI \d+ \[ v1 \]\)[[:space:]]+\(reg:V4SI \d+ v8 \[ v1 \]\)\)} "expand" } } */
// Check vector argument 2 passed in vector register
/* { dg-final { scan-rtl-dump {\(set \(reg/v:V4SI \d+ \[ v2 \]\)[[:space:]]+\(reg:V4SI \d+ v9 \[ v2 \]\)\)} "expand" } } */
// Check argument 3 register assignment
/* { dg-final { scan-rtl-dump {\(set \(reg/v:V4SI \d+ \[ v3 \]\)[[:space:]]+\(reg:V4SI \d+ v10 \[ v3 \]\)\)} "expand" } } */
// Check return value passed in vector register
/* { dg-final { scan-rtl-dump {\(set \(reg/i:V4SI \d+ v8\)[[:space:]]+\(reg:V4SI \d+ \[ <retval>.*\]\)\)} "expand" } } */
