<stg><name>ClefiaKeySet256</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="7" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="11" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="14" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %idx35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx35"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
entry:2 %fin = alloca i64 1

]]></Node>
<StgValue><ssdm name="fin"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="64">
<![CDATA[
entry:3 %fout = alloca i64 1

]]></Node>
<StgValue><ssdm name="fout"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="64">
<![CDATA[
entry:4 %lk = alloca i64 1

]]></Node>
<StgValue><ssdm name="lk"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:5 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:9 %store_ln373 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %store_ln373 = store i8 0, i8 %idx35

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:5 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:6 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con256

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:6 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con256

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:8 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13, i8 %fout, i8 %lk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:7 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13, i8 %fout, i8 %lk

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="31" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln373 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:1 %icmp_ln373 = icmp_eq  i4 %i_1, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:3 %add_ln373 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln373 = br i1 %icmp_ln373, void %for.body.split, void %while.body.i60.preheader

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.split:0 %idx35_load_1 = load i8 %idx35

]]></Node>
<StgValue><ssdm name="idx35_load_1"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln364 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln364"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:2 %or_ln364 = or i8 %idx35_load_1, i8 8

]]></Node>
<StgValue><ssdm name="or_ln364"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4">
<![CDATA[
for.body.split:3 %trunc_ln374 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.body.split:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.body.split:5 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_1, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="8">
<![CDATA[
for.body.split:6 %zext_ln381 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.split:7 %add_ln381 = add i9 %zext_ln381, i9 160

]]></Node>
<StgValue><ssdm name="add_ln381"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:8 %br_ln374 = br i1 %tmp, void %while.body.i31.preheader, void %while.body.i8.preheader

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body.i31.preheader:0 %call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body.i8.preheader:0 %call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
while.body.i60.preheader:0 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body.i31.preheader:0 %call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i31.preheader:1 %br_ln382 = br i1 %trunc_ln374, void %if.end26, void %while.body.i46.preheader

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.body.i46.preheader:0 %call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17, i8 %or_ln364, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.body.i46.preheader:0 %call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17, i8 %or_ln364, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>

<operation id="53" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
while.body.i46.preheader:1 %br_ln0 = br void %if.end26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="54" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end26:0 %call_ln385 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 0

]]></Node>
<StgValue><ssdm name="call_ln385"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="55" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end26:0 %call_ln385 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 0

]]></Node>
<StgValue><ssdm name="call_ln385"/></StgValue>
</operation>

<operation id="56" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
if.end26:1 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="57" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end:0 %call_ln379 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 16

]]></Node>
<StgValue><ssdm name="call_ln379"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
if.end:1 %br_ln380 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:0 %idx35_load = load i8 %idx35

]]></Node>
<StgValue><ssdm name="idx35_load"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:1 %add_ln387 = add i8 %idx35_load, i8 16

]]></Node>
<StgValue><ssdm name="add_ln387"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:2 %store_ln373 = store i4 %add_ln373, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc:3 %store_ln373 = store i8 %add_ln387, i8 %idx35

]]></Node>
<StgValue><ssdm name="store_ln373"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc:4 %br_ln373 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="64" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0">
<![CDATA[
while.body.i8.preheader:0 %call_ln381 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14, i9 %add_ln381, i8 %lk, i8 %or_ln364, i8 %rk, i8 %con256

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i8.preheader:1 %br_ln376 = br i1 %trunc_ln374, void %if.end, void %while.body.i21.preheader

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="66" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.body.i21.preheader:0 %call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15, i8 %or_ln364, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="67" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
while.body.i21.preheader:0 %call_ln364 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15, i8 %or_ln364, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln364"/></StgValue>
</operation>

<operation id="68" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
while.body.i21.preheader:1 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="5" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
if.end:0 %call_ln379 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 16

]]></Node>
<StgValue><ssdm name="call_ln379"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
while.body.i60.preheader:0 %call_ln0 = call void @ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18, i8 %rk, i8 %skey

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="71" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
while.body.i60.preheader:1 %ret_ln390 = ret

]]></Node>
<StgValue><ssdm name="ret_ln390"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
