###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID ip-10-70-166-58.il-central-1.compute.internal)
#  Generated on:      Tue Feb 11 17:47:49 2025
#  Design:            lp_riscv_top
#  Command:           report_clock_tree_convergence -out_file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/cts//clock_tree_convergence.rpt
###############################################################

Convergence above clock sinks
=============================

---------------------------------------------------------------
Number of paths to sink    PIOs    DFFs    Other sinks    Total
---------------------------------------------------------------
           1                0      2186         4         2190
---------------------------------------------------------------

Sinks with the most paths leading to them
=========================================

----------------------------------------------------------------------------
Sink                                                         Number of paths
----------------------------------------------------------------------------
lp_riscv/iram_prog_data_reg[0][3]/CK                                1
lp_riscv/iram_prog_data_reg[0][4]/CK                                1
lp_riscv/iram_prog_data_reg[0][5]/CK                                1
lp_riscv/iram_prog_data_reg[0][6]/CK                                1
lp_riscv/iram_prog_data_reg[0][7]/CK                                1
lp_riscv/dccm_ram_wrapper_dccm_ram_0_sram_sp_32768x32/CLK           1
lp_riscv/done_flag_reg/CK                                           1
lp_riscv/ds_cs_s_reg/CK                                             1
lp_riscv/is_cs_s_reg/CK                                             1
lp_riscv/i_riscv_core_core_clock_gate_i_clk_en_reg/GN               1
----------------------------------------------------------------------------

