{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_sel", "type": "input port"}, {"id": 2, "content": "a", "type": "input port"}, {"id": 3, "content": "b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "u_adder", "type": "submodule"}, {"id": 6, "content": "u_bitwise_and", "type": "submodule"}], "connectivity": [[2, 3, 2, 3, 1, 6, 5], [5, 5, 6, 6, 4, 4, 4]]}