Timing Analyzer report for Top
Mon Dec 21 13:49:47 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'DAC_LR_CLK~reg0'
 15. Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|SCLK'
 16. Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 17. Slow 1200mV 85C Model Hold: 'clk'
 18. Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 19. Slow 1200mV 85C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|SCLK'
 21. Slow 1200mV 85C Model Hold: 'DAC_LR_CLK~reg0'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'clk'
 30. Slow 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'
 32. Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'
 33. Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 34. Slow 1200mV 0C Model Hold: 'clk'
 35. Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 36. Slow 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'
 38. Slow 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'clk'
 46. Fast 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'
 48. Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'
 49. Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'
 50. Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'
 51. Fast 1200mV 0C Model Hold: 'clk'
 52. Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'
 53. Fast 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 54. Fast 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   3.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period   ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                           ; Targets                                                            ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; clk                                                            ; Base      ; 20.000   ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clk }                                                            ;
; DAC_LR_CLK~reg0                                                ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { DAC_LR_CLK~reg0 }                                                ;
; I2C_Protocol:I2C|finish_flag                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { I2C_Protocol:I2C|finish_flag }                                   ;
; I2C_Protocol:I2C|SCLK                                          ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { I2C_Protocol:I2C|SCLK }                                          ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 83.333   ; 12.0 MHz   ; 0.000 ; 41.666   ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clk    ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 3895.833 ; 0.26 MHz   ; 0.000 ; 1947.916 ; 50.00      ; 4675      ; 24          ;       ;        ;           ;            ; false    ; clk    ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+----------------------------------------------------------------+-----------+----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 123.33 MHz ; 123.33 MHz      ; clk                                                            ;                                                ;
; 287.6 MHz  ; 287.6 MHz       ; DAC_LR_CLK~reg0                                                ;                                                ;
; 435.16 MHz ; 435.16 MHz      ; I2C_Protocol:I2C|SCLK                                          ;                                                ;
; 537.63 MHz ; 437.64 MHz      ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 792.39 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|finish_flag                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -5.392 ; -3830.345     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.706 ; -22.236       ;
; DAC_LR_CLK~reg0                                                ; -2.477 ; -27.869       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.298 ; -17.060       ;
; I2C_Protocol:I2C|finish_flag                                   ; -0.262 ; -0.523        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk                                                            ; 0.386 ; 0.000         ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.406 ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.407 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.442 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.664 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                         ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.285   ; -23.130       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.285   ; -19.275       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.285   ; -5.140        ;
; clk                                                            ; 9.622    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.628 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                         ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -5.392 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.206     ; 5.214      ;
; -5.392 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.206     ; 5.214      ;
; -5.384 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.211      ;
; -5.384 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.211      ;
; -5.364 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.169     ; 5.223      ;
; -5.364 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.169     ; 5.223      ;
; -5.354 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.184     ; 5.198      ;
; -5.354 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.184     ; 5.198      ;
; -5.352 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.180     ; 5.200      ;
; -5.352 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.180     ; 5.200      ;
; -5.346 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.172     ; 5.202      ;
; -5.346 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.172     ; 5.202      ;
; -5.334 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.220     ; 5.142      ;
; -5.334 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.220     ; 5.142      ;
; -5.320 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.187     ; 5.161      ;
; -5.320 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.187     ; 5.161      ;
; -5.305 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.212     ; 5.121      ;
; -5.305 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.212     ; 5.121      ;
; -5.294 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.205     ; 5.117      ;
; -5.294 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.205     ; 5.117      ;
; -5.286 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.170     ; 5.144      ;
; -5.286 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.195     ; 5.119      ;
; -5.286 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.195     ; 5.119      ;
; -5.286 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.170     ; 5.144      ;
; -5.277 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.174     ; 5.131      ;
; -5.277 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.174     ; 5.131      ;
; -5.272 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.169     ; 5.131      ;
; -5.272 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.169     ; 5.131      ;
; -5.269 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.207     ; 5.090      ;
; -5.269 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.207     ; 5.090      ;
; -5.268 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a173~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.181     ; 5.115      ;
; -5.268 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a359~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.184     ; 5.112      ;
; -5.268 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a359~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.184     ; 5.112      ;
; -5.268 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a173~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.181     ; 5.115      ;
; -5.267 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a205~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.230     ; 5.065      ;
; -5.267 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a205~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.230     ; 5.065      ;
; -5.265 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a210~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.182     ; 5.111      ;
; -5.265 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a210~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.182     ; 5.111      ;
; -5.261 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.173     ; 5.116      ;
; -5.261 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.173     ; 5.116      ;
; -5.261 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.202     ; 5.087      ;
; -5.261 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.202     ; 5.087      ;
; -5.259 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a198~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.170     ; 5.117      ;
; -5.259 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a198~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.170     ; 5.117      ;
; -5.258 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a366~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.180     ; 5.106      ;
; -5.258 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a366~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.180     ; 5.106      ;
; -5.255 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a357~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.214     ; 5.069      ;
; -5.255 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a357~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.214     ; 5.069      ;
; -5.253 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a309~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.189     ; 5.092      ;
; -5.253 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a309~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.189     ; 5.092      ;
; -5.252 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a242~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.079      ;
; -5.252 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a242~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.079      ;
; -5.248 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a244~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.200     ; 5.076      ;
; -5.248 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a244~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.200     ; 5.076      ;
; -5.248 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.206     ; 5.070      ;
; -5.248 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.206     ; 5.070      ;
; -5.245 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a353~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.196     ; 5.077      ;
; -5.245 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a353~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.196     ; 5.077      ;
; -5.244 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a346~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.190     ; 5.082      ;
; -5.244 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a346~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.190     ; 5.082      ;
; -5.243 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.169     ; 5.102      ;
; -5.243 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a356~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.070      ;
; -5.243 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a356~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.070      ;
; -5.243 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.169     ; 5.102      ;
; -5.242 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a204~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.173     ; 5.097      ;
; -5.242 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a204~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.173     ; 5.097      ;
; -5.240 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.067      ;
; -5.240 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.201     ; 5.067      ;
; -5.239 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a367~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.189     ; 5.078      ;
; -5.239 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a367~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.189     ; 5.078      ;
; -5.237 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.170     ; 5.095      ;
; -5.237 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.170     ; 5.095      ;
; -5.232 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a342~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.177     ; 5.083      ;
; -5.232 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a254~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.196     ; 5.064      ;
; -5.232 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a342~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.177     ; 5.083      ;
; -5.232 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a254~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.196     ; 5.064      ;
; -5.229 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.168     ; 5.089      ;
; -5.229 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a202~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.198     ; 5.059      ;
; -5.229 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.168     ; 5.089      ;
; -5.229 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a202~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.198     ; 5.059      ;
; -5.229 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.181     ; 5.076      ;
; -5.229 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.181     ; 5.076      ;
; -5.227 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a75~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.179     ; 5.076      ;
; -5.227 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a75~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.179     ; 5.076      ;
; -5.227 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.185     ; 5.070      ;
; -5.227 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.185     ; 5.070      ;
; -5.226 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a194~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.176     ; 5.078      ;
; -5.226 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a194~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.176     ; 5.078      ;
; -5.224 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a40~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.182     ; 5.070      ;
; -5.224 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a40~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.182     ; 5.070      ;
; -5.223 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a43~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.186     ; 5.065      ;
; -5.223 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a43~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.186     ; 5.065      ;
; -5.223 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.173     ; 5.078      ;
; -5.223 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.173     ; 5.078      ;
; -5.222 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a162~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.207     ; 5.043      ;
; -5.222 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a162~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.207     ; 5.043      ;
; -5.218 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a195~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.165     ; 5.081      ;
; -5.218 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a195~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.165     ; 5.081      ;
; -5.214 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a196~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.173     ; 5.069      ;
; -5.214 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a252~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.196     ; 5.046      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                       ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.706   ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.268      ;
; -3.706   ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.268      ;
; -3.706   ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.268      ;
; -3.706   ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.268      ;
; -3.706   ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.268      ;
; -3.706   ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -3.213     ; 1.268      ;
; 3893.973 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.777      ;
; 3893.978 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.772      ;
; 3893.980 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.770      ;
; 3893.999 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.751      ;
; 3894.015 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.735      ;
; 3894.026 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.724      ;
; 3894.065 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.685      ;
; 3894.070 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.680      ;
; 3894.105 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.645      ;
; 3894.110 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.640      ;
; 3894.110 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.640      ;
; 3894.130 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.620      ;
; 3894.293 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.457      ;
; 3894.576 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.174      ;
; 3894.578 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.172      ;
; 3894.583 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.167      ;
; 3894.602 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 1.148      ;
; 3894.942 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.808      ;
; 3894.949 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.801      ;
; 3894.985 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.081     ; 0.765      ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DAC_LR_CLK~reg0'                                                                            ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -2.477 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.396      ;
; -2.445 ; read_counter[15] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.364      ;
; -2.405 ; read_counter[14] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.324      ;
; -2.392 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.311      ;
; -2.335 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.254      ;
; -2.321 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.240      ;
; -2.270 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.189      ;
; -2.266 ; read_counter[13] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.185      ;
; -2.243 ; read_counter[2]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.162      ;
; -2.200 ; read_counter[5]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.119      ;
; -2.178 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.097      ;
; -2.177 ; read_counter[15] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.096      ;
; -2.150 ; read_counter[15] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.068      ;
; -2.150 ; read_counter[15] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.068      ;
; -2.137 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.056      ;
; -2.128 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.047      ;
; -2.117 ; read_counter[4]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 3.036      ;
; -2.110 ; read_counter[14] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.028      ;
; -2.110 ; read_counter[14] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 3.028      ;
; -2.080 ; read_counter[10] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.999      ;
; -2.069 ; read_counter[7]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.988      ;
; -2.068 ; read_counter[6]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.987      ;
; -2.053 ; read_counter[1]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.971      ;
; -2.048 ; read_counter[16] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.966      ;
; -2.041 ; read_counter[4]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.960      ;
; -2.004 ; read_counter[9]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.923      ;
; -2.000 ; read_counter[15] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.918      ;
; -1.999 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.917      ;
; -1.998 ; read_counter[13] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.917      ;
; -1.994 ; read_counter[6]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.913      ;
; -1.993 ; read_counter[5]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.912      ;
; -1.971 ; read_counter[13] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.889      ;
; -1.971 ; read_counter[13] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.889      ;
; -1.970 ; read_counter[11] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.889      ;
; -1.968 ; read_counter[0]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.886      ;
; -1.960 ; read_counter[14] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.878      ;
; -1.955 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.874      ;
; -1.947 ; read_counter[9]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.866      ;
; -1.944 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.862      ;
; -1.944 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.862      ;
; -1.911 ; read_counter[3]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.829      ;
; -1.906 ; read_counter[0]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.824      ;
; -1.903 ; read_counter[7]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.822      ;
; -1.886 ; read_counter[1]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.804      ;
; -1.868 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.786      ;
; -1.868 ; read_counter[9]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.786      ;
; -1.852 ; read_counter[8]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.771      ;
; -1.845 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.764      ;
; -1.834 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.752      ;
; -1.834 ; read_counter[11] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.752      ;
; -1.821 ; read_counter[13] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.739      ;
; -1.819 ; read_counter[2]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.737      ;
; -1.794 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.712      ;
; -1.794 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.712      ;
; -1.786 ; read_counter[8]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.705      ;
; -1.780 ; read_counter[16] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.698      ;
; -1.776 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.694      ;
; -1.768 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.686      ;
; -1.763 ; read_counter[2]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.681      ;
; -1.757 ; read_counter[17] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.675      ;
; -1.753 ; read_counter[16] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.670      ;
; -1.753 ; read_counter[16] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.670      ;
; -1.744 ; read_counter[3]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.662      ;
; -1.725 ; read_counter[17] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.642      ;
; -1.725 ; read_counter[17] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.642      ;
; -1.704 ; read_counter[1]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.622      ;
; -1.693 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.611      ;
; -1.683 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.601      ;
; -1.678 ; read_counter[15] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.596      ;
; -1.678 ; read_counter[15] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.596      ;
; -1.659 ; read_counter[0]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.577      ;
; -1.659 ; read_counter[6]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.577      ;
; -1.651 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.569      ;
; -1.645 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.563      ;
; -1.638 ; read_counter[14] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.556      ;
; -1.638 ; read_counter[14] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.556      ;
; -1.635 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.553      ;
; -1.632 ; read_counter[1]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.550      ;
; -1.626 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.544      ;
; -1.626 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.544      ;
; -1.616 ; read_counter[10] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.534      ;
; -1.616 ; read_counter[10] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.534      ;
; -1.609 ; read_counter[5]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.527      ;
; -1.608 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.526      ;
; -1.604 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.523      ;
; -1.603 ; read_counter[16] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.520      ;
; -1.590 ; read_counter[17] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.081     ; 2.507      ;
; -1.566 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.484      ;
; -1.550 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.468      ;
; -1.534 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.452      ;
; -1.527 ; read_counter[0]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.445      ;
; -1.521 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.079     ; 2.440      ;
; -1.519 ; read_counter[1]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.437      ;
; -1.518 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.436      ;
; -1.517 ; read_counter[3]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.435      ;
; -1.516 ; read_counter[2]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.434      ;
; -1.509 ; read_counter[3]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.427      ;
; -1.509 ; read_counter[9]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.427      ;
; -1.508 ; read_counter[9]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.426      ;
; -1.500 ; read_counter[1]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.080     ; 2.418      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                         ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -1.298 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.219      ;
; -1.298 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.219      ;
; -1.298 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.219      ;
; -1.298 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.219      ;
; -1.298 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.219      ;
; -1.216 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.137      ;
; -1.216 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.137      ;
; -1.216 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.137      ;
; -1.216 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.137      ;
; -1.216 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.137      ;
; -1.102 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.023      ;
; -1.102 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.023      ;
; -1.102 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.023      ;
; -1.102 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.023      ;
; -1.102 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 2.023      ;
; -1.057 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.057 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.055      ;
; -1.041 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.041 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.039      ;
; -1.027 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.948      ;
; -1.027 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.948      ;
; -1.027 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.948      ;
; -1.027 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.948      ;
; -1.027 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.948      ;
; -1.004 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -1.004 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 2.002      ;
; -0.985 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.906      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.900      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.900      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.900      ;
; -0.979 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.077     ; 1.900      ;
; -0.724 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
; -0.724 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.000      ; 1.722      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.262 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 1.183      ;
; -0.261 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 1.182      ;
; -0.212 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 1.133      ;
; -0.119 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 1.040      ;
; -0.116 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 1.037      ;
; 0.013  ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 0.908      ;
; 0.156  ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 0.765      ;
; 0.156  ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 0.765      ;
; 0.156  ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 0.765      ;
; 0.156  ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.077     ; 0.765      ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                            ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                         ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.386 ; counting_state               ; counting_state                                                                                                                                                  ; clk                          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; ignition                     ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.097      ; 0.669      ;
; 0.403 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.443 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.708      ;
; 0.621 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a323~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.436      ; 1.279      ;
; 0.645 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.910      ;
; 0.659 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.925      ;
; 0.663 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.928      ;
; 0.665 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.930      ;
; 0.667 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.932      ;
; 0.671 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 0.936      ;
; 0.686 ; counting_state               ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.097      ; 0.969      ;
; 0.814 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                    ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 3.043      ; 4.305      ;
; 0.849 ; ignition                     ; I2C_Protocol:I2C|SCLK                                                                                                                                           ; clk                          ; clk         ; 0.000        ; -0.334     ; 0.701      ;
; 0.919 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a80~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.474      ; 1.615      ;
; 0.924 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a387~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.435      ; 1.581      ;
; 0.934 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a395~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.474      ; 1.630      ;
; 0.940 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a371~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.435      ; 1.597      ;
; 0.952 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a300~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.433      ; 1.607      ;
; 0.962 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.227      ;
; 0.962 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.227      ;
; 0.972 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a392~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.474      ; 1.668      ;
; 0.972 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.237      ;
; 0.975 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a108~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.471      ; 1.668      ;
; 0.975 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.240      ;
; 0.977 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.242      ;
; 0.977 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a23~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.434      ; 1.634      ;
; 0.980 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.245      ;
; 0.983 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.248      ;
; 0.986 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.252      ;
; 0.990 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.255      ;
; 0.992 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.257      ;
; 0.994 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.259      ;
; 0.995 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.260      ;
; 0.998 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.263      ;
; 0.999 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.264      ;
; 1.003 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.268      ;
; 1.083 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.348      ;
; 1.083 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.348      ;
; 1.088 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.353      ;
; 1.088 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.353      ;
; 1.098 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.363      ;
; 1.098 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.363      ;
; 1.101 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.366      ;
; 1.103 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.368      ;
; 1.103 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.368      ;
; 1.104 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.369      ;
; 1.106 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.371      ;
; 1.109 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.374      ;
; 1.113 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.378      ;
; 1.116 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.381      ;
; 1.120 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.385      ;
; 1.121 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.386      ;
; 1.124 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.389      ;
; 1.125 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.390      ;
; 1.129 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.394      ;
; 1.209 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.474      ;
; 1.209 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.474      ;
; 1.214 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.479      ;
; 1.214 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.479      ;
; 1.224 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.489      ;
; 1.227 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.492      ;
; 1.229 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.494      ;
; 1.229 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.494      ;
; 1.230 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.495      ;
; 1.232 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.497      ;
; 1.235 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.500      ;
; 1.242 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.507      ;
; 1.246 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.511      ;
; 1.246 ; counter[2]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.301     ; 1.161      ;
; 1.250 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.515      ;
; 1.251 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.516      ;
; 1.255 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a66~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.470      ; 1.947      ;
; 1.255 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.520      ;
; 1.262 ; counter[3]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.301     ; 1.177      ;
; 1.280 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a329~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.429      ; 1.931      ;
; 1.289 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a114~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.468      ; 1.979      ;
; 1.305 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a278~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.431      ; 1.958      ;
; 1.335 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.600      ;
; 1.335 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.600      ;
; 1.340 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.605      ;
; 1.340 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.079      ; 1.605      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.406 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.669      ;
; 0.411 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.674      ;
; 0.506 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.769      ;
; 0.663 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.926      ;
; 0.666 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.929      ;
; 0.694 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.957      ;
; 0.723 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.986      ;
; 0.724 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.077      ; 0.987      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                     ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.407 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.694      ;
; 0.437 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.704      ;
; 0.666 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.667 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.683 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.950      ;
; 0.684 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.951      ;
; 0.984 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.251      ;
; 0.993 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.260      ;
; 0.997 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.264      ;
; 0.998 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.265      ;
; 1.002 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.269      ;
; 1.016 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.283      ;
; 1.105 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.372      ;
; 1.119 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.386      ;
; 1.123 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.390      ;
; 1.141 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.408      ;
; 1.225 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.492      ;
; 1.229 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.496      ;
; 3.651 ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.316      ;
; 3.651 ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.316      ;
; 3.651 ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.316      ;
; 3.651 ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.316      ;
; 3.651 ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.316      ;
; 3.651 ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.613     ; 1.316      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                         ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.442 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.008      ;
; 0.483 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 0.746      ;
; 0.484 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.050      ;
; 0.590 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.156      ;
; 0.591 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.157      ;
; 0.595 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.161      ;
; 0.595 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.161      ;
; 0.600 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.166      ;
; 0.600 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.166      ;
; 0.600 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.166      ;
; 0.601 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.167      ;
; 0.602 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.168      ;
; 0.602 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.168      ;
; 0.602 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.168      ;
; 0.603 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.169      ;
; 0.604 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.170      ;
; 0.626 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.192      ;
; 0.631 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.197      ;
; 0.656 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.222      ;
; 0.656 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.222      ;
; 0.662 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.228      ;
; 0.662 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.228      ;
; 0.668 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.234      ;
; 0.669 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.235      ;
; 0.682 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 0.945      ;
; 0.695 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 0.958      ;
; 0.706 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.272      ;
; 0.706 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.272      ;
; 0.707 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.273      ;
; 0.709 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.275      ;
; 0.718 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.284      ;
; 0.721 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 0.984      ;
; 0.749 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.012      ;
; 0.754 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.320      ;
; 0.762 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.328      ;
; 0.762 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.328      ;
; 0.765 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.331      ;
; 0.766 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.332      ;
; 0.828 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.394      ;
; 0.852 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.418      ;
; 0.853 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.419      ;
; 0.853 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.419      ;
; 0.854 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.420      ;
; 0.882 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.448      ;
; 0.893 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.360      ; 1.459      ;
; 1.000 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.263      ;
; 1.012 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.275      ;
; 1.048 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.311      ;
; 1.053 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.316      ;
; 1.057 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.320      ;
; 1.062 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.325      ;
; 1.121 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.384      ;
; 1.126 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.389      ;
; 1.183 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.446      ;
; 1.188 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.451      ;
; 1.572 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.835      ;
; 1.572 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.835      ;
; 1.572 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.835      ;
; 1.572 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.835      ;
; 1.629 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.892      ;
; 1.710 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.973      ;
; 1.710 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 1.973      ;
; 1.778 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 2.041      ;
; 1.778 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 2.041      ;
; 1.778 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.077      ; 2.041      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DAC_LR_CLK~reg0'                                                                            ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.664 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; read_counter[14] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.931      ;
; 0.669 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.935      ;
; 0.672 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.938      ;
; 0.679 ; read_counter[12] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.945      ;
; 0.679 ; read_counter[12] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.945      ;
; 0.679 ; read_counter[9]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.945      ;
; 0.681 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.947      ;
; 0.710 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.976      ;
; 0.719 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 0.985      ;
; 0.855 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.577      ;
; 0.855 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.577      ;
; 0.855 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.577      ;
; 0.855 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.577      ;
; 0.855 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.577      ;
; 0.855 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.577      ;
; 0.855 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.577      ;
; 0.889 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.507      ; 2.612      ;
; 0.889 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.507      ; 2.612      ;
; 0.917 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.917 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.506      ; 2.639      ;
; 0.961 ; read_counter[8]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.227      ;
; 0.976 ; read_counter[12] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.242      ;
; 0.982 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.248      ;
; 0.992 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.258      ;
; 0.992 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.258      ;
; 0.996 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.262      ;
; 0.996 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.262      ;
; 0.998 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.264      ;
; 0.998 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.264      ;
; 0.999 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.265      ;
; 1.000 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.266      ;
; 1.001 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.267      ;
; 1.004 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.270      ;
; 1.007 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.273      ;
; 1.012 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.278      ;
; 1.013 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.279      ;
; 1.036 ; read_counter[13] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.302      ;
; 1.102 ; read_counter[7]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.368      ;
; 1.103 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.369      ;
; 1.117 ; read_counter[10] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.383      ;
; 1.118 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.384      ;
; 1.119 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.385      ;
; 1.122 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.388      ;
; 1.122 ; read_counter[10] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.388      ;
; 1.122 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.388      ;
; 1.124 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.390      ;
; 1.124 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.390      ;
; 1.125 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.081      ; 1.392      ;
; 1.125 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.391      ;
; 1.128 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.081      ; 1.395      ;
; 1.131 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.397      ;
; 1.133 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.399      ;
; 1.138 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.404      ;
; 1.139 ; read_counter[6]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.405      ;
; 1.146 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.412      ;
; 1.151 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.417      ;
; 1.157 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.423      ;
; 1.158 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.424      ;
; 1.204 ; read_counter[12] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.470      ;
; 1.204 ; read_counter[12] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.470      ;
; 1.228 ; read_counter[5]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.494      ;
; 1.229 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.495      ;
; 1.233 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.499      ;
; 1.243 ; read_counter[9]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.509      ;
; 1.243 ; read_counter[10] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.509      ;
; 1.244 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.510      ;
; 1.245 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.511      ;
; 1.245 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.511      ;
; 1.248 ; read_counter[9]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.514      ;
; 1.248 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.514      ;
; 1.252 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.518      ;
; 1.257 ; read_counter[8]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.523      ;
; 1.257 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.523      ;
; 1.259 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.525      ;
; 1.270 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.536      ;
; 1.271 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.537      ;
; 1.302 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.568      ;
; 1.345 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.611      ;
; 1.345 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.611      ;
; 1.354 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.620      ;
; 1.355 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.621      ;
; 1.357 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.623      ;
; 1.359 ; read_counter[7]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.625      ;
; 1.359 ; read_counter[5]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.625      ;
; 1.369 ; read_counter[9]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.635      ;
; 1.371 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.637      ;
; 1.374 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.080      ; 1.640      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                              ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                           ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
; 134.97 MHz ; 134.97 MHz      ; clk                                                            ;                                                ;
; 316.66 MHz ; 316.66 MHz      ; DAC_LR_CLK~reg0                                                ;                                                ;
; 479.16 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|SCLK                                          ; limit due to minimum period restriction (tmin) ;
; 596.66 MHz ; 437.64 MHz      ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
; 876.42 MHz ; 437.64 MHz      ; I2C_Protocol:I2C|finish_flag                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+----------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -4.819 ; -3442.383     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.198 ; -19.188       ;
; DAC_LR_CLK~reg0                                                ; -2.158 ; -23.367       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.087 ; -14.185       ;
; I2C_Protocol:I2C|finish_flag                                   ; -0.141 ; -0.281        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; clk                                                            ; 0.340 ; 0.000         ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.355 ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.365 ; 0.000         ;
; I2C_Protocol:I2C|SCLK                                          ; 0.407 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.606 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.285   ; -23.130       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.285   ; -19.275       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.285   ; -5.140        ;
; clk                                                            ; 9.643    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.628 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                          ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                                                               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+
; -4.819 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.753      ;
; -4.819 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.753      ;
; -4.809 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.088     ; 4.741      ;
; -4.809 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.088     ; 4.741      ;
; -4.780 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.715      ;
; -4.780 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.715      ;
; -4.776 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.122     ; 4.674      ;
; -4.776 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.122     ; 4.674      ;
; -4.767 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.116     ; 4.671      ;
; -4.767 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.116     ; 4.671      ;
; -4.765 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a43~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.103     ; 4.682      ;
; -4.765 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a43~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.103     ; 4.682      ;
; -4.758 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a40~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.097     ; 4.681      ;
; -4.758 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a40~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.097     ; 4.681      ;
; -4.753 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.688      ;
; -4.753 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.688      ;
; -4.753 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.688      ;
; -4.753 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.688      ;
; -4.747 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.123     ; 4.644      ;
; -4.747 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.101     ; 4.666      ;
; -4.747 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.123     ; 4.644      ;
; -4.747 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.101     ; 4.666      ;
; -4.743 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.097     ; 4.666      ;
; -4.743 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.097     ; 4.666      ;
; -4.743 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.087     ; 4.676      ;
; -4.743 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.087     ; 4.676      ;
; -4.742 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a75~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.095     ; 4.667      ;
; -4.742 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a75~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.095     ; 4.667      ;
; -4.739 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.117     ; 4.642      ;
; -4.739 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.117     ; 4.642      ;
; -4.736 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.088     ; 4.668      ;
; -4.736 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.088     ; 4.668      ;
; -4.734 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.137     ; 4.617      ;
; -4.734 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.137     ; 4.617      ;
; -4.722 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.138     ; 4.604      ;
; -4.722 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.138     ; 4.604      ;
; -4.718 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a173~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.098     ; 4.640      ;
; -4.718 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a173~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.098     ; 4.640      ;
; -4.714 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.104     ; 4.630      ;
; -4.714 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.104     ; 4.630      ;
; -4.714 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.084     ; 4.650      ;
; -4.714 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.084     ; 4.650      ;
; -4.713 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a328~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.126     ; 4.607      ;
; -4.713 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a328~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.126     ; 4.607      ;
; -4.708 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.642      ;
; -4.708 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a36~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.642      ;
; -4.705 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.102     ; 4.623      ;
; -4.705 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.102     ; 4.623      ;
; -4.701 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.130     ; 4.591      ;
; -4.701 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.130     ; 4.591      ;
; -4.700 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.634      ;
; -4.700 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.086     ; 4.634      ;
; -4.699 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.098     ; 4.621      ;
; -4.699 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a324~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.079     ; 4.640      ;
; -4.699 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.098     ; 4.621      ;
; -4.699 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a324~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.079     ; 4.640      ;
; -4.699 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a43~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.102     ; 4.617      ;
; -4.699 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a43~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.102     ; 4.617      ;
; -4.698 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.088     ; 4.630      ;
; -4.698 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a45~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.088     ; 4.630      ;
; -4.697 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a205~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.150     ; 4.567      ;
; -4.697 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a205~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.150     ; 4.567      ;
; -4.696 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a46~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.120     ; 4.596      ;
; -4.696 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a46~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.120     ; 4.596      ;
; -4.694 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a162~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.125     ; 4.589      ;
; -4.694 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a162~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.125     ; 4.589      ;
; -4.692 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.089     ; 4.623      ;
; -4.692 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a309~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.104     ; 4.608      ;
; -4.692 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.089     ; 4.623      ;
; -4.692 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a309~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.104     ; 4.608      ;
; -4.692 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a40~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 4.616      ;
; -4.692 ; read_counter[13] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a40~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.096     ; 4.616      ;
; -4.689 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a373~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.106     ; 4.603      ;
; -4.689 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a373~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.106     ; 4.603      ;
; -4.688 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.122     ; 4.586      ;
; -4.688 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.122     ; 4.586      ;
; -4.687 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.110     ; 4.597      ;
; -4.687 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.110     ; 4.597      ;
; -4.683 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a198~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.087     ; 4.616      ;
; -4.683 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a198~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.087     ; 4.616      ;
; -4.682 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a33~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.105     ; 4.597      ;
; -4.682 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a33~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.105     ; 4.597      ;
; -4.680 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a321~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.084     ; 4.616      ;
; -4.680 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a321~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.084     ; 4.616      ;
; -4.671 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.111     ; 4.580      ;
; -4.671 ; read_counter[16] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.111     ; 4.580      ;
; -4.670 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a164~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.110     ; 4.580      ;
; -4.670 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a164~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.110     ; 4.580      ;
; -4.669 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a359~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.099     ; 4.590      ;
; -4.669 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a359~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.099     ; 4.590      ;
; -4.669 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_address_reg0  ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.604      ;
; -4.669 ; read_counter[17] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a32~porta_re_reg        ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.085     ; 4.604      ;
; -4.666 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a210~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.099     ; 4.587      ;
; -4.666 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a210~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.099     ; 4.587      ;
; -4.664 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a204~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.090     ; 4.594      ;
; -4.664 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a202~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.115     ; 4.569      ;
; -4.664 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a202~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.115     ; 4.569      ;
; -4.664 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a204~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.090     ; 4.594      ;
; -4.663 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a357~porta_address_reg0 ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.133     ; 4.550      ;
; -4.663 ; read_counter[15] ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a357~porta_re_reg       ; DAC_LR_CLK~reg0 ; clk         ; 1.000        ; -1.133     ; 4.550      ;
+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -3.198   ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.164      ;
; -3.198   ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.164      ;
; -3.198   ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.164      ;
; -3.198   ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.164      ;
; -3.198   ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.164      ;
; -3.198   ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -2.810     ; 1.164      ;
; 3894.157 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.603      ;
; 3894.161 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.599      ;
; 3894.173 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.587      ;
; 3894.202 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.558      ;
; 3894.205 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.555      ;
; 3894.217 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.543      ;
; 3894.246 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.514      ;
; 3894.252 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.508      ;
; 3894.273 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.487      ;
; 3894.277 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.483      ;
; 3894.278 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.482      ;
; 3894.304 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.456      ;
; 3894.452 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.308      ;
; 3894.707 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.053      ;
; 3894.709 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.051      ;
; 3894.713 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.047      ;
; 3894.724 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 1.036      ;
; 3895.026 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 0.734      ;
; 3895.039 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 0.721      ;
; 3895.077 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.072     ; 0.683      ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'                                                                             ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -2.158 ; read_counter[15] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.085      ;
; -2.133 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 3.061      ;
; -2.119 ; read_counter[14] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 3.046      ;
; -2.059 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.987      ;
; -2.007 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.935      ;
; -2.002 ; read_counter[13] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.929      ;
; -1.995 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.923      ;
; -1.927 ; read_counter[2]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.855      ;
; -1.920 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.848      ;
; -1.906 ; read_counter[15] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.833      ;
; -1.889 ; read_counter[5]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.817      ;
; -1.879 ; read_counter[15] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.805      ;
; -1.878 ; read_counter[15] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.804      ;
; -1.870 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.798      ;
; -1.867 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.794      ;
; -1.857 ; read_counter[10] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.784      ;
; -1.840 ; read_counter[16] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.766      ;
; -1.840 ; read_counter[14] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.766      ;
; -1.839 ; read_counter[14] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.765      ;
; -1.816 ; read_counter[4]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.744      ;
; -1.803 ; read_counter[6]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.731      ;
; -1.794 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.722      ;
; -1.774 ; read_counter[7]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.702      ;
; -1.765 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.691      ;
; -1.756 ; read_counter[1]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.683      ;
; -1.752 ; read_counter[11] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.679      ;
; -1.750 ; read_counter[13] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.677      ;
; -1.749 ; read_counter[4]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.677      ;
; -1.741 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.668      ;
; -1.737 ; read_counter[9]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.664      ;
; -1.734 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.660      ;
; -1.733 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.659      ;
; -1.727 ; read_counter[15] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.653      ;
; -1.723 ; read_counter[13] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.649      ;
; -1.722 ; read_counter[13] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.648      ;
; -1.709 ; read_counter[6]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.637      ;
; -1.688 ; read_counter[14] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.614      ;
; -1.682 ; read_counter[0]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.609      ;
; -1.676 ; read_counter[5]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.604      ;
; -1.668 ; read_counter[9]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.595      ;
; -1.658 ; read_counter[7]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.586      ;
; -1.636 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.563      ;
; -1.630 ; read_counter[3]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.557      ;
; -1.629 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.555      ;
; -1.628 ; read_counter[11] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.554      ;
; -1.614 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.540      ;
; -1.613 ; read_counter[9]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.539      ;
; -1.600 ; read_counter[0]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.527      ;
; -1.588 ; read_counter[16] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.514      ;
; -1.584 ; read_counter[8]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.512      ;
; -1.578 ; read_counter[1]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.505      ;
; -1.571 ; read_counter[13] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.497      ;
; -1.561 ; read_counter[16] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.486      ;
; -1.560 ; read_counter[16] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.485      ;
; -1.550 ; read_counter[2]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.477      ;
; -1.526 ; read_counter[8]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.071     ; 2.454      ;
; -1.524 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.451      ;
; -1.523 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.450      ;
; -1.513 ; read_counter[17] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.439      ;
; -1.512 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.439      ;
; -1.486 ; read_counter[17] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.411      ;
; -1.485 ; read_counter[17] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.410      ;
; -1.475 ; read_counter[2]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.402      ;
; -1.470 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.397      ;
; -1.459 ; read_counter[1]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.386      ;
; -1.445 ; read_counter[3]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.372      ;
; -1.439 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.366      ;
; -1.432 ; read_counter[15] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.358      ;
; -1.432 ; read_counter[15] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.358      ;
; -1.409 ; read_counter[16] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.334      ;
; -1.397 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.324      ;
; -1.397 ; read_counter[10] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.323      ;
; -1.397 ; read_counter[10] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.323      ;
; -1.396 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.323      ;
; -1.393 ; read_counter[14] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.319      ;
; -1.393 ; read_counter[14] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.319      ;
; -1.391 ; read_counter[6]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.318      ;
; -1.379 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.306      ;
; -1.378 ; read_counter[0]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.305      ;
; -1.368 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.295      ;
; -1.363 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.290      ;
; -1.354 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.281      ;
; -1.353 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.280      ;
; -1.344 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.271      ;
; -1.334 ; read_counter[17] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.074     ; 2.259      ;
; -1.334 ; read_counter[1]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.261      ;
; -1.327 ; read_counter[5]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.254      ;
; -1.295 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.222      ;
; -1.292 ; read_counter[11] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.218      ;
; -1.292 ; read_counter[11] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.218      ;
; -1.289 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.216      ;
; -1.285 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.212      ;
; -1.279 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.206      ;
; -1.277 ; read_counter[3]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.204      ;
; -1.277 ; read_counter[9]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.203      ;
; -1.277 ; read_counter[9]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.203      ;
; -1.276 ; read_counter[13] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.202      ;
; -1.276 ; read_counter[13] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.073     ; 2.202      ;
; -1.264 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.191      ;
; -1.262 ; read_counter[0]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.072     ; 2.189      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -1.087 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 2.015      ;
; -1.087 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 2.015      ;
; -1.087 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 2.015      ;
; -1.087 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 2.015      ;
; -1.087 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 2.015      ;
; -1.018 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.946      ;
; -1.018 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.946      ;
; -1.018 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.946      ;
; -1.018 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.946      ;
; -1.018 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.946      ;
; -0.906 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.834      ;
; -0.906 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.834      ;
; -0.906 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.834      ;
; -0.906 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.834      ;
; -0.906 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.834      ;
; -0.875 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.875 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.869      ;
; -0.863 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.863 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.857      ;
; -0.848 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.776      ;
; -0.848 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.776      ;
; -0.848 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.776      ;
; -0.848 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.776      ;
; -0.848 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.776      ;
; -0.833 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.833 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.827      ;
; -0.805 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.733      ;
; -0.805 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.733      ;
; -0.805 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.733      ;
; -0.805 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.733      ;
; -0.805 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.071     ; 1.733      ;
; -0.582 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
; -0.582 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.005     ; 1.576      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.141 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 1.069      ;
; -0.140 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 1.068      ;
; -0.094 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 1.022      ;
; -0.012 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 0.940      ;
; -0.009 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 0.937      ;
; 0.102  ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 0.826      ;
; 0.245  ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 0.683      ;
; 0.245  ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.071     ; 0.683      ;
+--------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                         ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.340 ; counting_state               ; counting_state                                                                                                                                                  ; clk                          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; ignition                     ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.086      ; 0.597      ;
; 0.355 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.401 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.642      ;
; 0.576 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a323~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.388      ; 1.165      ;
; 0.590 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.832      ;
; 0.603 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.844      ;
; 0.603 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.844      ;
; 0.605 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.846      ;
; 0.607 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.848      ;
; 0.609 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.850      ;
; 0.609 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.850      ;
; 0.613 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.854      ;
; 0.614 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 0.855      ;
; 0.622 ; counting_state               ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.086      ; 0.879      ;
; 0.776 ; ignition                     ; I2C_Protocol:I2C|SCLK                                                                                                                                           ; clk                          ; clk         ; 0.000        ; -0.310     ; 0.637      ;
; 0.843 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a80~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.422      ; 1.466      ;
; 0.845 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a387~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.388      ; 1.434      ;
; 0.847 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                    ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 2.758      ; 4.019      ;
; 0.860 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a395~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.422      ; 1.483      ;
; 0.861 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a371~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.387      ; 1.449      ;
; 0.873 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a300~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.385      ; 1.459      ;
; 0.878 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.119      ;
; 0.880 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.121      ;
; 0.889 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.130      ;
; 0.891 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.133      ;
; 0.894 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a392~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.422      ; 1.517      ;
; 0.895 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.136      ;
; 0.895 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.136      ;
; 0.896 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a108~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.421      ; 1.518      ;
; 0.896 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a23~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.386      ; 1.483      ;
; 0.897 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.138      ;
; 0.902 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.143      ;
; 0.902 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.143      ;
; 0.906 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.147      ;
; 0.908 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.149      ;
; 0.913 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.154      ;
; 0.977 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.218      ;
; 0.977 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.218      ;
; 0.988 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.229      ;
; 0.988 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.229      ;
; 0.988 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.229      ;
; 0.990 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.232      ;
; 0.994 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.235      ;
; 0.999 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.240      ;
; 1.001 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.242      ;
; 1.001 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.243      ;
; 1.005 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.246      ;
; 1.005 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.246      ;
; 1.007 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.248      ;
; 1.012 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.253      ;
; 1.016 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.257      ;
; 1.018 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.259      ;
; 1.023 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.264      ;
; 1.087 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.328      ;
; 1.087 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.328      ;
; 1.098 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.339      ;
; 1.098 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.339      ;
; 1.098 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.339      ;
; 1.100 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.341      ;
; 1.101 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.342      ;
; 1.101 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.342      ;
; 1.104 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.345      ;
; 1.109 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.350      ;
; 1.111 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.352      ;
; 1.112 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.353      ;
; 1.115 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.356      ;
; 1.115 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.356      ;
; 1.117 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.358      ;
; 1.122 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.363      ;
; 1.128 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.369      ;
; 1.133 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.374      ;
; 1.138 ; counter[2]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.277     ; 1.062      ;
; 1.146 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a66~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.420      ; 1.767      ;
; 1.146 ; counter[3]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.277     ; 1.070      ;
; 1.170 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a329~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.380      ; 1.751      ;
; 1.181 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a114~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.416      ; 1.798      ;
; 1.190 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a278~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.384      ; 1.775      ;
; 1.197 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.438      ;
; 1.197 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.438      ;
; 1.208 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.449      ;
; 1.208 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.070      ; 1.449      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.355 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.608      ;
; 0.458 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.700      ;
; 0.612 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.854      ;
; 0.615 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.857      ;
; 0.631 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.873      ;
; 0.658 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.900      ;
; 0.659 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.071      ; 0.901      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.365 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.630      ;
; 0.404 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.647      ;
; 0.608 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.628 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.871      ;
; 0.629 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.872      ;
; 0.896 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.140      ;
; 0.897 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.140      ;
; 0.901 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.144      ;
; 0.908 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.151      ;
; 0.912 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.155      ;
; 0.935 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.178      ;
; 0.996 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.239      ;
; 1.007 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.250      ;
; 1.011 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.254      ;
; 1.045 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.288      ;
; 1.121 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.364      ;
; 1.124 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.367      ;
; 3.222 ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.279     ; 1.206      ;
; 3.222 ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.279     ; 1.206      ;
; 3.222 ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.279     ; 1.206      ;
; 3.222 ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.279     ; 1.206      ;
; 3.222 ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.279     ; 1.206      ;
; 3.222 ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -2.279     ; 1.206      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.407 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 0.921      ;
; 0.433 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 0.675      ;
; 0.447 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 0.961      ;
; 0.537 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.051      ;
; 0.537 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.051      ;
; 0.538 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.052      ;
; 0.549 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.063      ;
; 0.554 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.068      ;
; 0.554 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.068      ;
; 0.559 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.073      ;
; 0.559 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.073      ;
; 0.561 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.075      ;
; 0.561 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.075      ;
; 0.565 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.079      ;
; 0.566 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.080      ;
; 0.569 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.083      ;
; 0.582 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.096      ;
; 0.584 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.098      ;
; 0.596 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.110      ;
; 0.596 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.110      ;
; 0.600 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.114      ;
; 0.601 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.115      ;
; 0.603 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.117      ;
; 0.604 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.118      ;
; 0.620 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 0.862      ;
; 0.633 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 0.875      ;
; 0.643 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.157      ;
; 0.645 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.159      ;
; 0.649 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.163      ;
; 0.651 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.165      ;
; 0.654 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 0.896      ;
; 0.667 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.181      ;
; 0.685 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 0.927      ;
; 0.697 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.211      ;
; 0.705 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.219      ;
; 0.706 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.220      ;
; 0.710 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.224      ;
; 0.714 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.228      ;
; 0.752 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.266      ;
; 0.782 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.296      ;
; 0.783 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.297      ;
; 0.783 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.297      ;
; 0.784 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.298      ;
; 0.797 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.311      ;
; 0.813 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.323      ; 1.327      ;
; 0.906 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.148      ;
; 0.920 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.162      ;
; 0.942 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.184      ;
; 0.953 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.195      ;
; 0.954 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.196      ;
; 0.965 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.207      ;
; 1.005 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.247      ;
; 1.016 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.258      ;
; 1.064 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.306      ;
; 1.075 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.317      ;
; 1.449 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.691      ;
; 1.449 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.691      ;
; 1.449 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.691      ;
; 1.449 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.691      ;
; 1.506 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.748      ;
; 1.573 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.815      ;
; 1.573 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.815      ;
; 1.634 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.876      ;
; 1.634 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.876      ;
; 1.634 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.071      ; 1.876      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'                                                                             ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.606 ; read_counter[14] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.850      ;
; 0.606 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.851      ;
; 0.611 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.854      ;
; 0.613 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.857      ;
; 0.619 ; read_counter[12] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.863      ;
; 0.619 ; read_counter[9]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.863      ;
; 0.620 ; read_counter[12] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.864      ;
; 0.621 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 0.864      ;
; 0.648 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.892      ;
; 0.653 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 0.897      ;
; 0.754 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.377      ; 2.332      ;
; 0.754 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.377      ; 2.332      ;
; 0.754 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.377      ; 2.332      ;
; 0.754 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.377      ; 2.332      ;
; 0.754 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.377      ; 2.332      ;
; 0.754 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.377      ; 2.332      ;
; 0.754 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.377      ; 2.332      ;
; 0.785 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.378      ; 2.364      ;
; 0.785 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.378      ; 2.364      ;
; 0.809 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.809 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 1.376      ; 2.386      ;
; 0.876 ; read_counter[8]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.119      ;
; 0.894 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.138      ;
; 0.895 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.138      ;
; 0.899 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.142      ;
; 0.901 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.146      ;
; 0.905 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.149      ;
; 0.905 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.149      ;
; 0.906 ; read_counter[12] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.149      ;
; 0.907 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.150      ;
; 0.908 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.151      ;
; 0.910 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.153      ;
; 0.912 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.156      ;
; 0.913 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.156      ;
; 0.918 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.161      ;
; 0.940 ; read_counter[13] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.184      ;
; 0.992 ; read_counter[7]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.236      ;
; 0.993 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.236      ;
; 0.994 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.237      ;
; 1.004 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.248      ;
; 1.004 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.247      ;
; 1.004 ; read_counter[10] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.248      ;
; 1.007 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.250      ;
; 1.009 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.252      ;
; 1.011 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.255      ;
; 1.015 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.259      ;
; 1.015 ; read_counter[10] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.259      ;
; 1.016 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.260      ;
; 1.017 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.260      ;
; 1.018 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.261      ;
; 1.022 ; read_counter[6]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.266      ;
; 1.023 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.267      ;
; 1.028 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.271      ;
; 1.039 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.283      ;
; 1.049 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.292      ;
; 1.049 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.294      ;
; 1.051 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.074      ; 1.296      ;
; 1.052 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.296      ;
; 1.058 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.301      ;
; 1.102 ; read_counter[5]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.346      ;
; 1.104 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.347      ;
; 1.113 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.357      ;
; 1.113 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.357      ;
; 1.114 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.358      ;
; 1.114 ; read_counter[10] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.358      ;
; 1.115 ; read_counter[9]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.359      ;
; 1.117 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.360      ;
; 1.118 ; read_counter[12] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.361      ;
; 1.118 ; read_counter[12] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.361      ;
; 1.119 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.362      ;
; 1.122 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.366      ;
; 1.126 ; read_counter[9]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.370      ;
; 1.127 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.370      ;
; 1.133 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.377      ;
; 1.143 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.387      ;
; 1.151 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.394      ;
; 1.162 ; read_counter[8]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.405      ;
; 1.200 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.444      ;
; 1.212 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.456      ;
; 1.213 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.457      ;
; 1.216 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.460      ;
; 1.220 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.463      ;
; 1.220 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.463      ;
; 1.223 ; read_counter[7]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.467      ;
; 1.223 ; read_counter[5]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.467      ;
; 1.225 ; read_counter[9]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.469      ;
; 1.227 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.072      ; 1.470      ;
; 1.228 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.073      ; 1.472      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; -2.370 ; -1588.938     ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -1.602 ; -9.612        ;
; DAC_LR_CLK~reg0                                                ; -0.721 ; -4.840        ;
; I2C_Protocol:I2C|SCLK                                          ; -0.100 ; -0.500        ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.379  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; I2C_Protocol:I2C|SCLK                                          ; 0.155 ; 0.000         ;
; clk                                                            ; 0.175 ; 0.000         ;
; I2C_Protocol:I2C|finish_flag                                   ; 0.183 ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.188 ; 0.000         ;
; DAC_LR_CLK~reg0                                                ; 0.302 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                          ;
+----------------------------------------------------------------+----------+---------------+
; Clock                                                          ; Slack    ; End Point TNS ;
+----------------------------------------------------------------+----------+---------------+
; DAC_LR_CLK~reg0                                                ; -1.000   ; -18.000       ;
; I2C_Protocol:I2C|SCLK                                          ; -1.000   ; -15.000       ;
; I2C_Protocol:I2C|finish_flag                                   ; -1.000   ; -4.000        ;
; clk                                                            ; 9.371    ; 0.000         ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 1947.697 ; 0.000         ;
+----------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+
; -2.370 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.623     ; 2.746      ;
; -2.370 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.623     ; 2.746      ;
; -2.362 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.617     ; 2.744      ;
; -2.362 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.617     ; 2.744      ;
; -2.350 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.636     ; 2.713      ;
; -2.350 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.636     ; 2.713      ;
; -2.348 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.589     ; 2.758      ;
; -2.348 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.604     ; 2.743      ;
; -2.348 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a365~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.604     ; 2.743      ;
; -2.348 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a352~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.589     ; 2.758      ;
; -2.346 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.600     ; 2.745      ;
; -2.346 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.600     ; 2.745      ;
; -2.339 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.592     ; 2.746      ;
; -2.339 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.592     ; 2.746      ;
; -2.335 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.611     ; 2.723      ;
; -2.335 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.611     ; 2.723      ;
; -2.322 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.627     ; 2.694      ;
; -2.322 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a205~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.656     ; 2.665      ;
; -2.322 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.634     ; 2.687      ;
; -2.322 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a205~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.656     ; 2.665      ;
; -2.322 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.634     ; 2.687      ;
; -2.322 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.627     ; 2.694      ;
; -2.320 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|finish_flag                                                                                                                                          ; I2C_Protocol:I2C|SCLK ; clk         ; 0.500        ; -0.763     ; 2.034      ;
; -2.312 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a357~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.633     ; 2.678      ;
; -2.312 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a357~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.633     ; 2.678      ;
; -2.310 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.611     ; 2.698      ;
; -2.310 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a362~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.611     ; 2.698      ;
; -2.307 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a210~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.603     ; 2.703      ;
; -2.307 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a210~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.603     ; 2.703      ;
; -2.304 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a244~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.625     ; 2.678      ;
; -2.304 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a244~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.625     ; 2.678      ;
; -2.304 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.623     ; 2.680      ;
; -2.304 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.623     ; 2.680      ;
; -2.303 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a242~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.624     ; 2.678      ;
; -2.303 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a242~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.624     ; 2.678      ;
; -2.301 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a353~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.615     ; 2.685      ;
; -2.301 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a359~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.604     ; 2.696      ;
; -2.301 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a359~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.604     ; 2.696      ;
; -2.301 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a353~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.615     ; 2.685      ;
; -2.300 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a356~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.620     ; 2.679      ;
; -2.300 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a356~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.620     ; 2.679      ;
; -2.296 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a367~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.609     ; 2.686      ;
; -2.296 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a367~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.609     ; 2.686      ;
; -2.296 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.617     ; 2.678      ;
; -2.296 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.617     ; 2.678      ;
; -2.291 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a198~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.595     ; 2.695      ;
; -2.291 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a198~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.595     ; 2.695      ;
; -2.290 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a366~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.599     ; 2.690      ;
; -2.290 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a366~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.599     ; 2.690      ;
; -2.288 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a254~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.622     ; 2.665      ;
; -2.288 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a254~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.622     ; 2.665      ;
; -2.284 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a204~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.594     ; 2.689      ;
; -2.284 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a204~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.594     ; 2.689      ;
; -2.281 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a202~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.620     ; 2.660      ;
; -2.281 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a202~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.620     ; 2.660      ;
; -2.280 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.600     ; 2.679      ;
; -2.280 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a336~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.600     ; 2.679      ;
; -2.279 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a252~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.619     ; 2.659      ;
; -2.279 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a252~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.619     ; 2.659      ;
; -2.277 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a337~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.627     ; 2.649      ;
; -2.277 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a337~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.627     ; 2.649      ;
; -2.274 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a346~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.607     ; 2.666      ;
; -2.274 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a346~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.607     ; 2.666      ;
; -2.273 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.592     ; 2.680      ;
; -2.273 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a348~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.592     ; 2.680      ;
; -2.272 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a342~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.594     ; 2.677      ;
; -2.272 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a342~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.594     ; 2.677      ;
; -2.270 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a194~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.598     ; 2.671      ;
; -2.270 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a217~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.597     ; 2.672      ;
; -2.270 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a194~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.598     ; 2.671      ;
; -2.270 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a217~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.597     ; 2.672      ;
; -2.270 ; read_counter[16]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.623     ; 2.646      ;
; -2.270 ; read_counter[16]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a338~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.623     ; 2.646      ;
; -2.268 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a196~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.593     ; 2.674      ;
; -2.268 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a196~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.593     ; 2.674      ;
; -2.266 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a226~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.650     ; 2.615      ;
; -2.266 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a226~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.650     ; 2.615      ;
; -2.266 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.611     ; 2.654      ;
; -2.266 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a249~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.611     ; 2.654      ;
; -2.264 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a195~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.591     ; 2.672      ;
; -2.264 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a341~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.601     ; 2.662      ;
; -2.264 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a341~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.601     ; 2.662      ;
; -2.264 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a195~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.591     ; 2.672      ;
; -2.262 ; read_counter[16]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.617     ; 2.644      ;
; -2.262 ; read_counter[16]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a345~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.617     ; 2.644      ;
; -2.261 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|finish_flag                                                                                                                                          ; I2C_Protocol:I2C|SCLK ; clk         ; 0.500        ; -0.763     ; 1.975      ;
; -2.258 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a349~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.601     ; 2.656      ;
; -2.258 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a349~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.601     ; 2.656      ;
; -2.257 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a173~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.605     ; 2.651      ;
; -2.257 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a173~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.605     ; 2.651      ;
; -2.253 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.627     ; 2.625      ;
; -2.253 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.634     ; 2.618      ;
; -2.253 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a245~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.634     ; 2.618      ;
; -2.253 ; read_counter[13]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a246~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.627     ; 2.625      ;
; -2.249 ; read_counter[14]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.636     ; 2.612      ;
; -2.249 ; read_counter[14]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a360~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.636     ; 2.612      ;
; -2.248 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a241~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.589     ; 2.658      ;
; -2.248 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a193~porta_address_reg0 ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.589     ; 2.658      ;
; -2.248 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a193~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.589     ; 2.658      ;
; -2.248 ; read_counter[15]                 ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a241~porta_re_reg       ; DAC_LR_CLK~reg0       ; clk         ; 1.000        ; -0.589     ; 2.658      ;
+--------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                        ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.602   ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.597      ;
; -1.602   ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.597      ;
; -1.602   ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.597      ;
; -1.602   ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.597      ;
; -1.602   ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.597      ;
; -1.602   ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.827        ; -1.769     ; 0.597      ;
; 3894.930 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.848      ;
; 3894.934 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.844      ;
; 3894.935 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.843      ;
; 3894.938 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.840      ;
; 3894.946 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.832      ;
; 3894.946 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.832      ;
; 3894.982 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.796      ;
; 3894.982 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.796      ;
; 3895.000 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.778      ;
; 3895.014 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.764      ;
; 3895.014 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.764      ;
; 3895.015 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.763      ;
; 3895.073 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.705      ;
; 3895.217 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.561      ;
; 3895.218 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.560      ;
; 3895.219 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.559      ;
; 3895.227 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.551      ;
; 3895.398 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.380      ;
; 3895.401 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.377      ;
; 3895.419 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 3895.833     ; -0.042     ; 0.359      ;
+----------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DAC_LR_CLK~reg0'                                                                             ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; -0.721 ; read_counter[1]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.666      ;
; -0.672 ; read_counter[0]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.617      ;
; -0.659 ; read_counter[15] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.603      ;
; -0.647 ; read_counter[3]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.592      ;
; -0.637 ; read_counter[1]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.582      ;
; -0.636 ; read_counter[14] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.580      ;
; -0.623 ; read_counter[0]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.568      ;
; -0.599 ; read_counter[2]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.544      ;
; -0.578 ; read_counter[5]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.523      ;
; -0.563 ; read_counter[3]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.508      ;
; -0.561 ; read_counter[13] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.505      ;
; -0.558 ; read_counter[10] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.502      ;
; -0.547 ; read_counter[2]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.492      ;
; -0.541 ; read_counter[15] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.485      ;
; -0.540 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.484      ;
; -0.533 ; read_counter[16] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.477      ;
; -0.530 ; read_counter[4]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.475      ;
; -0.529 ; read_counter[15] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.473      ;
; -0.529 ; read_counter[15] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.473      ;
; -0.527 ; read_counter[6]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.472      ;
; -0.518 ; read_counter[14] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.462      ;
; -0.511 ; read_counter[7]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.456      ;
; -0.506 ; read_counter[14] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.450      ;
; -0.506 ; read_counter[14] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.450      ;
; -0.504 ; read_counter[11] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.448      ;
; -0.501 ; read_counter[1]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.446      ;
; -0.497 ; read_counter[10] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.441      ;
; -0.497 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.441      ;
; -0.495 ; read_counter[10] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.439      ;
; -0.494 ; read_counter[5]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.439      ;
; -0.480 ; read_counter[4]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.425      ;
; -0.473 ; read_counter[6]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.418      ;
; -0.468 ; read_counter[9]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.412      ;
; -0.463 ; read_counter[15] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.406      ;
; -0.452 ; read_counter[0]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.397      ;
; -0.449 ; read_counter[9]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.393      ;
; -0.443 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.387      ;
; -0.443 ; read_counter[11] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.387      ;
; -0.441 ; read_counter[13] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.385      ;
; -0.441 ; read_counter[11] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.385      ;
; -0.440 ; read_counter[14] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.383      ;
; -0.429 ; read_counter[13] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.373      ;
; -0.429 ; read_counter[13] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.373      ;
; -0.427 ; read_counter[7]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.372      ;
; -0.427 ; read_counter[3]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.372      ;
; -0.425 ; read_counter[1]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.370      ;
; -0.419 ; read_counter[17] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.363      ;
; -0.412 ; read_counter[16] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.356      ;
; -0.411 ; read_counter[0]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.356      ;
; -0.408 ; read_counter[9]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.352      ;
; -0.408 ; read_counter[9]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.352      ;
; -0.402 ; read_counter[17] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.346      ;
; -0.402 ; read_counter[17] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.346      ;
; -0.400 ; read_counter[8]  ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.345      ;
; -0.395 ; read_counter[16] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.339      ;
; -0.395 ; read_counter[16] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.339      ;
; -0.389 ; read_counter[6]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.334      ;
; -0.389 ; read_counter[6]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.334      ;
; -0.379 ; read_counter[2]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.324      ;
; -0.363 ; read_counter[13] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.306      ;
; -0.358 ; read_counter[5]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.303      ;
; -0.356 ; read_counter[1]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.300      ;
; -0.351 ; read_counter[3]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.296      ;
; -0.348 ; read_counter[8]  ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.293      ;
; -0.335 ; read_counter[2]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.280      ;
; -0.318 ; read_counter[10] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.261      ;
; -0.318 ; read_counter[10] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.261      ;
; -0.316 ; read_counter[17] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.259      ;
; -0.314 ; read_counter[1]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.259      ;
; -0.312 ; read_counter[15] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.255      ;
; -0.312 ; read_counter[15] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.255      ;
; -0.310 ; read_counter[1]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.255      ;
; -0.310 ; read_counter[4]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.255      ;
; -0.309 ; read_counter[16] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.252      ;
; -0.307 ; read_counter[0]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.251      ;
; -0.303 ; read_counter[6]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.247      ;
; -0.300 ; read_counter[0]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.245      ;
; -0.293 ; read_counter[1]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.237      ;
; -0.291 ; read_counter[7]  ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.236      ;
; -0.289 ; read_counter[14] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.232      ;
; -0.289 ; read_counter[14] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.232      ;
; -0.287 ; read_counter[1]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.231      ;
; -0.282 ; read_counter[5]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.227      ;
; -0.282 ; read_counter[3]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.226      ;
; -0.269 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.213      ;
; -0.268 ; read_counter[4]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.213      ;
; -0.264 ; read_counter[11] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.207      ;
; -0.264 ; read_counter[11] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.207      ;
; -0.261 ; read_counter[0]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.206      ;
; -0.251 ; read_counter[7]  ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.196      ;
; -0.246 ; read_counter[1]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.191      ;
; -0.242 ; read_counter[1]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.187      ;
; -0.240 ; read_counter[3]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.185      ;
; -0.239 ; read_counter[9]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.182      ;
; -0.239 ; read_counter[9]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.044     ; 1.182      ;
; -0.238 ; read_counter[0]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.182      ;
; -0.236 ; read_counter[3]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.181      ;
; -0.234 ; read_counter[2]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.043     ; 1.178      ;
; -0.232 ; read_counter[0]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.177      ;
; -0.224 ; read_counter[2]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 1.000        ; -0.042     ; 1.169      ;
+--------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; -0.100 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 1.045      ;
; -0.100 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 1.045      ;
; -0.100 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 1.045      ;
; -0.100 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 1.045      ;
; -0.100 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 1.045      ;
; -0.051 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.996      ;
; -0.051 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.996      ;
; -0.051 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.996      ;
; -0.051 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.996      ;
; -0.051 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.996      ;
; -0.007 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.952      ;
; -0.007 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.952      ;
; -0.007 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.952      ;
; -0.007 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.952      ;
; -0.007 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.952      ;
; 0.034  ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.034  ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.977      ;
; 0.035  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.910      ;
; 0.037  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.908      ;
; 0.037  ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.908      ;
; 0.045  ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.045  ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.966      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.889      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.889      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.889      ;
; 0.056  ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 1.000        ; -0.042     ; 0.889      ;
; 0.067  ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.067  ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.944      ;
; 0.206  ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
; 0.206  ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 1.000        ; 0.024      ; 0.805      ;
+--------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_Protocol:I2C|finish_flag'                                                                             ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.379 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.568      ;
; 0.380 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.567      ;
; 0.405 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.542      ;
; 0.443 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.504      ;
; 0.449 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.498      ;
; 0.517 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.430      ;
; 0.588 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.359      ;
; 0.588 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.359      ;
; 0.588 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.359      ;
; 0.588 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 1.000        ; -0.040     ; 0.359      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|SCLK'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                 ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+
; 0.155 ; counter[0]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.470      ;
; 0.175 ; counter[0]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.490      ;
; 0.208 ; counter[0]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.523      ;
; 0.208 ; counter[0]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.523      ;
; 0.208 ; counter[0]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.523      ;
; 0.211 ; counter[0]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.526      ;
; 0.213 ; counter[0]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.528      ;
; 0.214 ; counter[0]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.529      ;
; 0.218 ; counter[1]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.533      ;
; 0.219 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.345      ;
; 0.221 ; counter[1]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.536      ;
; 0.221 ; counter[1]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.536      ;
; 0.222 ; counter[3]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.537      ;
; 0.222 ; counter[3]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.537      ;
; 0.224 ; counter[3]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.539      ;
; 0.224 ; counter[3]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.539      ;
; 0.232 ; counter[2]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.547      ;
; 0.233 ; counter[2]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.548      ;
; 0.234 ; counter[3]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.549      ;
; 0.236 ; counter[2]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.551      ;
; 0.236 ; counter[3]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.551      ;
; 0.237 ; counter[2]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.552      ;
; 0.239 ; counter[2]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.554      ;
; 0.239 ; counter[2]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.554      ;
; 0.255 ; counter[0]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.570      ;
; 0.255 ; counter[0]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.570      ;
; 0.264 ; counter[2]                       ; MUX_input[6]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.579      ;
; 0.264 ; counter[2]                       ; MUX_input[12]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.579      ;
; 0.267 ; counter[2]                       ; MUX_input[9]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.582      ;
; 0.288 ; counter[1]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.603      ;
; 0.290 ; counter[1]                       ; MUX_input[10]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.605      ;
; 0.290 ; counter[1]                       ; MUX_input[11]                    ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.605      ;
; 0.299 ; counter[1]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.614      ;
; 0.299 ; counter[1]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.614      ;
; 0.311 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.437      ;
; 0.318 ; counter[2]                       ; MUX_input[4]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.633      ;
; 0.319 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.445      ;
; 0.328 ; counter[3]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.643      ;
; 0.328 ; counter[3]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.643      ;
; 0.329 ; counter[3]                       ; MUX_input[1]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.644      ;
; 0.329 ; counter[3]                       ; MUX_input[0]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.644      ;
; 0.332 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.458      ;
; 0.349 ; counter[1]                       ; MUX_input[5]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.664      ;
; 0.351 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.477      ;
; 0.357 ; counter[1]                       ; MUX_input[2]                     ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.211      ; 0.672      ;
; 0.460 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.586      ;
; 0.468 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.594      ;
; 0.490 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.616      ;
; 0.493 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.619      ;
; 0.500 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.629      ;
; 0.523 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.649      ;
; 0.526 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.652      ;
; 0.566 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.692      ;
; 0.569 ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.695      ;
; 0.700 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.826      ;
; 0.700 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.826      ;
; 0.700 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.826      ;
; 0.700 ; I2C_Protocol:I2C|tick_counter[4] ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.826      ;
; 0.731 ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.857      ;
; 0.769 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.895      ;
; 0.769 ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.895      ;
; 0.801 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[2] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[0] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.927      ;
; 0.801 ; I2C_Protocol:I2C|tick_counter[3] ; I2C_Protocol:I2C|tick_counter[1] ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK ; 0.000        ; 0.042      ; 0.927      ;
+-------+----------------------------------+----------------------------------+------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                             ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                                                                         ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.175 ; counting_state               ; counting_state                                                                                                                                                  ; clk                          ; clk         ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ignition                     ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; I2C_Protocol:I2C|ACK[2]      ; I2C_Protocol:I2C|ACK[2]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_Protocol:I2C|ACK[1]      ; I2C_Protocol:I2C|ACK[1]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_Protocol:I2C|ACK[0]      ; I2C_Protocol:I2C|ACK[0]                                                                                                                                         ; clk                          ; clk         ; 0.000        ; 0.041      ; 0.307      ;
; 0.200 ; I2C_Protocol:I2C|counter[13] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.324      ;
; 0.222 ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag                                                                                                                                    ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; 1.610      ; 2.051      ;
; 0.295 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.420      ;
; 0.301 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a323~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.225      ; 0.630      ;
; 0.302 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.427      ;
; 0.306 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[0]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.431      ;
; 0.316 ; counting_state               ; ignition                                                                                                                                                        ; clk                          ; clk         ; 0.000        ; 0.048      ; 0.448      ;
; 0.393 ; ignition                     ; I2C_Protocol:I2C|SCLK                                                                                                                                           ; clk                          ; clk         ; 0.000        ; -0.155     ; 0.322      ;
; 0.428 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|serial_data                                                                                                                                    ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 1.608      ; 2.255      ;
; 0.431 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a80~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.248      ; 0.783      ;
; 0.439 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a387~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.225      ; 0.768      ;
; 0.444 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a395~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.248      ; 0.796      ;
; 0.444 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.568      ;
; 0.445 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.569      ;
; 0.451 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a371~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.224      ; 0.781      ;
; 0.454 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.578      ;
; 0.454 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[1]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.578      ;
; 0.455 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.579      ;
; 0.457 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.581      ;
; 0.457 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[2]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.581      ;
; 0.458 ; I2C_Protocol:I2C|SCLK        ; I2C_Protocol:I2C|SCLK                                                                                                                                           ; I2C_Protocol:I2C|SCLK        ; clk         ; 0.000        ; 1.605      ; 2.282      ;
; 0.460 ; I2C_Protocol:I2C|counter[12] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.584      ;
; 0.460 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.585      ;
; 0.463 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a392~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.247      ; 0.815      ;
; 0.464 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a300~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.222      ; 0.790      ;
; 0.464 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.588      ;
; 0.464 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.588      ;
; 0.465 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a108~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.246      ; 0.815      ;
; 0.465 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.589      ;
; 0.467 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.591      ;
; 0.468 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.592      ;
; 0.473 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a23~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.223      ; 0.800      ;
; 0.507 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.631      ;
; 0.508 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.632      ;
; 0.510 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.635      ;
; 0.514 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; I2C_Protocol:I2C|counter[11] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.639      ;
; 0.515 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.639      ;
; 0.517 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.642      ;
; 0.520 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.644      ;
; 0.520 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[3]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.644      ;
; 0.521 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.645      ;
; 0.523 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[4]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.647      ;
; 0.526 ; I2C_Protocol:I2C|counter[10] ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.651      ;
; 0.530 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.654      ;
; 0.530 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.655      ;
; 0.533 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.657      ;
; 0.534 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.658      ;
; 0.538 ; counter[3]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.123     ; 0.529      ;
; 0.539 ; counter[2]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.123     ; 0.530      ;
; 0.573 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.697      ;
; 0.574 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.698      ;
; 0.576 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.700      ;
; 0.577 ; I2C_Protocol:I2C|counter[1]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.701      ;
; 0.580 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.704      ;
; 0.581 ; I2C_Protocol:I2C|counter[9]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.705      ;
; 0.583 ; I2C_Protocol:I2C|counter[7]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.707      ;
; 0.584 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.708      ;
; 0.586 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[7]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.710      ;
; 0.586 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[5]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.710      ;
; 0.587 ; I2C_Protocol:I2C|counter[5]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.711      ;
; 0.589 ; I2C_Protocol:I2C|counter[2]  ; I2C_Protocol:I2C|counter[8]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.713      ;
; 0.589 ; I2C_Protocol:I2C|counter[0]  ; I2C_Protocol:I2C|counter[6]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.713      ;
; 0.593 ; I2C_Protocol:I2C|counter[8]  ; I2C_Protocol:I2C|counter[13]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.717      ;
; 0.596 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.720      ;
; 0.597 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[11]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.721      ;
; 0.599 ; I2C_Protocol:I2C|counter[4]  ; I2C_Protocol:I2C|counter[10]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.723      ;
; 0.600 ; I2C_Protocol:I2C|counter[6]  ; I2C_Protocol:I2C|counter[12]                                                                                                                                    ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.724      ;
; 0.610 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a66~porta_re_reg  ; clk                          ; clk         ; 0.000        ; 0.245      ; 0.959      ;
; 0.628 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a114~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.244      ; 0.976      ;
; 0.632 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a329~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.217      ; 0.953      ;
; 0.633 ; counter[0]                   ; counting_state                                                                                                                                                  ; I2C_Protocol:I2C|finish_flag ; clk         ; 0.000        ; -0.123     ; 0.624      ;
; 0.639 ; read_enable                  ; Five_Centimeters_Per_Second_ROM:Five_Centimeters_Per_Second_ROM_inst|altsyncram:altsyncram_component|altsyncram_1nd1:auto_generated|ram_block1a278~porta_re_reg ; clk                          ; clk         ; 0.000        ; 0.220      ; 0.963      ;
; 0.639 ; I2C_Protocol:I2C|counter[3]  ; I2C_Protocol:I2C|counter[9]                                                                                                                                     ; clk                          ; clk         ; 0.000        ; 0.040      ; 0.763      ;
+-------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_Protocol:I2C|finish_flag'                                                                              ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.183 ; counter[3] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; counter[2] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; counter[1] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; counter[0] ; counter[0] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.314      ;
; 0.236 ; counter[0] ; counter[1] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.360      ;
; 0.297 ; counter[1] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.421      ;
; 0.300 ; counter[1] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.424      ;
; 0.319 ; counter[2] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.443      ;
; 0.336 ; counter[0] ; counter[3] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.460      ;
; 0.336 ; counter[0] ; counter[2] ; I2C_Protocol:I2C|finish_flag ; I2C_Protocol:I2C|finish_flag ; 0.000        ; 0.040      ; 0.460      ;
+-------+------------+------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.317      ;
; 0.193 ; DAC_LR_CLK_counter[4] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.319      ;
; 0.305 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.432      ;
; 0.312 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.438      ;
; 0.312 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.438      ;
; 0.455 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.581      ;
; 0.461 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.587      ;
; 0.463 ; DAC_LR_CLK_counter[3] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[2] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.591      ;
; 0.467 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[3] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.594      ;
; 0.518 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.644      ;
; 0.521 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.647      ;
; 0.530 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.656      ;
; 0.531 ; DAC_LR_CLK_counter[0] ; DAC_LR_CLK_counter[4] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.657      ;
; 0.562 ; DAC_LR_CLK_counter[1] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.688      ;
; 0.563 ; DAC_LR_CLK_counter[2] ; DAC_LR_CLK~reg0       ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.689      ;
; 1.886 ; read_enable           ; DAC_LR_CLK_counter[3] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.614      ;
; 1.886 ; read_enable           ; DAC_LR_CLK_counter[2] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.614      ;
; 1.886 ; read_enable           ; DAC_LR_CLK_counter[1] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.614      ;
; 1.886 ; read_enable           ; DAC_LR_CLK_counter[0] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.614      ;
; 1.886 ; read_enable           ; DAC_LR_CLK_counter[4] ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.614      ;
; 1.886 ; read_enable           ; DAC_LR_CLK~reg0       ; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.008       ; -1.448     ; 0.614      ;
+-------+-----------------------+-----------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DAC_LR_CLK~reg0'                                                                             ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+
; 0.302 ; read_counter[7]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.429      ;
; 0.302 ; read_counter[5]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; read_counter[4]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.430      ;
; 0.303 ; read_counter[3]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.430      ;
; 0.304 ; read_counter[14] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; read_counter[2]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.431      ;
; 0.308 ; read_counter[12] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.435      ;
; 0.309 ; read_counter[9]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.436      ;
; 0.310 ; read_counter[1]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.437      ;
; 0.313 ; read_counter[12] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.440      ;
; 0.313 ; read_counter[12] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.440      ;
; 0.330 ; read_counter[15] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.457      ;
; 0.334 ; read_counter[13] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.461      ;
; 0.361 ; read_enable      ; read_counter[9]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.220      ;
; 0.361 ; read_enable      ; read_counter[11] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.220      ;
; 0.361 ; read_enable      ; read_counter[10] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.220      ;
; 0.361 ; read_enable      ; read_counter[15] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.220      ;
; 0.361 ; read_enable      ; read_counter[14] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.220      ;
; 0.361 ; read_enable      ; read_counter[13] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.220      ;
; 0.361 ; read_enable      ; read_counter[12] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.220      ;
; 0.378 ; read_enable      ; read_counter[17] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.237      ;
; 0.378 ; read_enable      ; read_counter[16] ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.745      ; 1.237      ;
; 0.391 ; read_enable      ; read_counter[1]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[3]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[2]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[6]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[7]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[4]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[5]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[8]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.391 ; read_enable      ; read_counter[0]  ; clk             ; DAC_LR_CLK~reg0 ; 0.000        ; 0.744      ; 1.249      ;
; 0.437 ; read_counter[8]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.564      ;
; 0.445 ; read_counter[12] ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.571      ;
; 0.452 ; read_counter[3]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.579      ;
; 0.459 ; read_counter[1]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.586      ;
; 0.461 ; read_counter[4]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.588      ;
; 0.461 ; read_counter[11] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.588      ;
; 0.462 ; read_counter[2]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.589      ;
; 0.462 ; read_counter[14] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.589      ;
; 0.464 ; read_counter[10] ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.591      ;
; 0.465 ; read_counter[8]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.593      ;
; 0.465 ; read_counter[2]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.592      ;
; 0.466 ; read_counter[12] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.593      ;
; 0.468 ; read_counter[0]  ; read_counter[1]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.595      ;
; 0.469 ; read_counter[12] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.596      ;
; 0.471 ; read_counter[0]  ; read_counter[2]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.598      ;
; 0.472 ; read_counter[6]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.599      ;
; 0.483 ; read_counter[13] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.610      ;
; 0.506 ; read_counter[12] ; read_counter[16] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.633      ;
; 0.508 ; read_counter[12] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.635      ;
; 0.513 ; read_counter[7]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.641      ;
; 0.514 ; read_counter[5]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.641      ;
; 0.515 ; read_counter[3]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.642      ;
; 0.522 ; read_counter[1]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.649      ;
; 0.523 ; read_counter[8]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.650      ;
; 0.524 ; read_counter[9]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.651      ;
; 0.524 ; read_counter[11] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.651      ;
; 0.525 ; read_counter[11] ; read_counter[11] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.652      ;
; 0.525 ; read_counter[1]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.652      ;
; 0.527 ; read_counter[11] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.654      ;
; 0.527 ; read_counter[4]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.654      ;
; 0.527 ; read_counter[10] ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.654      ;
; 0.528 ; read_counter[6]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.655      ;
; 0.528 ; read_counter[2]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.655      ;
; 0.530 ; read_counter[10] ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.657      ;
; 0.532 ; read_counter[12] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.659      ;
; 0.534 ; read_counter[0]  ; read_counter[3]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.661      ;
; 0.534 ; read_counter[8]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.662      ;
; 0.537 ; read_counter[6]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.665      ;
; 0.537 ; read_counter[0]  ; read_counter[4]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.664      ;
; 0.546 ; read_counter[13] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.673      ;
; 0.555 ; read_counter[12] ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.681      ;
; 0.555 ; read_counter[12] ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.042      ; 0.681      ;
; 0.569 ; read_counter[8]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.696      ;
; 0.579 ; read_counter[5]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.707      ;
; 0.581 ; read_counter[3]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.708      ;
; 0.582 ; read_counter[7]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.710      ;
; 0.584 ; read_counter[0]  ; read_counter[0]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.711      ;
; 0.586 ; read_counter[10] ; read_counter[10] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.713      ;
; 0.587 ; read_counter[9]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.714      ;
; 0.588 ; read_counter[1]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.715      ;
; 0.590 ; read_counter[9]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.717      ;
; 0.590 ; read_counter[11] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.717      ;
; 0.592 ; read_counter[4]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.720      ;
; 0.593 ; read_counter[10] ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.720      ;
; 0.594 ; read_counter[2]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.721      ;
; 0.597 ; read_counter[8]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.725      ;
; 0.600 ; read_counter[0]  ; read_counter[5]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.727      ;
; 0.600 ; read_counter[8]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.728      ;
; 0.606 ; read_counter[6]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.734      ;
; 0.607 ; read_counter[17] ; read_counter[17] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.734      ;
; 0.633 ; read_counter[5]  ; read_counter[8]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.760      ;
; 0.633 ; read_counter[5]  ; read_counter[6]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.760      ;
; 0.645 ; read_counter[7]  ; read_counter[13] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.773      ;
; 0.646 ; read_counter[3]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.774      ;
; 0.648 ; read_counter[7]  ; read_counter[14] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.776      ;
; 0.648 ; read_counter[5]  ; read_counter[12] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.776      ;
; 0.653 ; read_counter[9]  ; read_counter[15] ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.780      ;
; 0.654 ; read_counter[1]  ; read_counter[7]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.043      ; 0.781      ;
; 0.659 ; read_counter[2]  ; read_counter[9]  ; DAC_LR_CLK~reg0 ; DAC_LR_CLK~reg0 ; 0.000        ; 0.044      ; 0.787      ;
+-------+------------------+------------------+-----------------+-----------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                            ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -5.392    ; 0.155 ; N/A      ; N/A     ; -1.285              ;
;  DAC_LR_CLK~reg0                                                ; -2.477    ; 0.302 ; N/A      ; N/A     ; -1.285              ;
;  I2C_Protocol:I2C|SCLK                                          ; -1.298    ; 0.155 ; N/A      ; N/A     ; -1.285              ;
;  I2C_Protocol:I2C|finish_flag                                   ; -0.262    ; 0.183 ; N/A      ; N/A     ; -1.285              ;
;  USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -3.706    ; 0.188 ; N/A      ; N/A     ; 1947.628            ;
;  clk                                                            ; -5.392    ; 0.175 ; N/A      ; N/A     ; 9.371               ;
; Design-wide TNS                                                 ; -3898.033 ; 0.0   ; 0.0      ; 0.0     ; -47.545             ;
;  DAC_LR_CLK~reg0                                                ; -27.869   ; 0.000 ; N/A      ; N/A     ; -23.130             ;
;  I2C_Protocol:I2C|SCLK                                          ; -17.060   ; 0.000 ; N/A      ; N/A     ; -19.275             ;
;  I2C_Protocol:I2C|finish_flag                                   ; -0.523    ; 0.000 ; N/A      ; N/A     ; -5.140              ;
;  USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; -22.236   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                            ; -3830.345 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_clk       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_LR_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DATA      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDIN          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDIN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW0                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; USB_clk       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; BCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_LR_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DATA      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ACK_LEDR[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ACK_LEDR[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDIN          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2142     ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; clk                                                            ; 9013     ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; clk                                                            ; 5        ; 1        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; clk                                                            ; 14       ; 62       ; 0        ; 0        ;
; clk                                                            ; DAC_LR_CLK~reg0                                                ; 18       ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; 297      ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; 10       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|SCLK                                          ; 80       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; 0        ; 0        ; 0        ; 40       ;
; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                            ; clk                                                            ; 2142     ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; clk                                                            ; 9013     ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; clk                                                            ; 5        ; 1        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; clk                                                            ; 14       ; 62       ; 0        ; 0        ;
; clk                                                            ; DAC_LR_CLK~reg0                                                ; 18       ; 0        ; 0        ; 0        ;
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; 297      ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; 10       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|SCLK                                          ; 80       ; 0        ; 0        ; 0        ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; 0        ; 0        ; 0        ; 40       ;
; clk                                                            ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6        ; 0        ; 0        ; 0        ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 27    ; 27   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 411   ; 411  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; Target                                                         ; Clock                                                          ; Type      ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+
; DAC_LR_CLK~reg0                                                ; DAC_LR_CLK~reg0                                                ; Base      ; Constrained ;
; I2C_Protocol:I2C|SCLK                                          ; I2C_Protocol:I2C|SCLK                                          ; Base      ; Constrained ;
; I2C_Protocol:I2C|finish_flag                                   ; I2C_Protocol:I2C|finish_flag                                   ; Base      ; Constrained ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk                                                            ; clk                                                            ; Base      ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDIN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACK_LEDR[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DATA    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_LR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDIN       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW0        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ACK_LEDR[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ACK_LEDR[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_DATA    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_LR_CLK  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDIN        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_clk     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Dec 21 13:49:44 2020
Info: Command: quartus_sta Top -c Top
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4675 -multiply_by 24 -duty_cycle 50.00 -name {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name DAC_LR_CLK~reg0 DAC_LR_CLK~reg0
    Info (332105): create_clock -period 1.000 -name I2C_Protocol:I2C|finish_flag I2C_Protocol:I2C|finish_flag
    Info (332105): create_clock -period 1.000 -name I2C_Protocol:I2C|SCLK I2C_Protocol:I2C|SCLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.392           -3830.345 clk 
    Info (332119):    -3.706             -22.236 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.477             -27.869 DAC_LR_CLK~reg0 
    Info (332119):    -1.298             -17.060 I2C_Protocol:I2C|SCLK 
    Info (332119):    -0.262              -0.523 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 clk 
    Info (332119):     0.406               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.407               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.442               0.000 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.664               0.000 DAC_LR_CLK~reg0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -23.130 DAC_LR_CLK~reg0 
    Info (332119):    -1.285             -19.275 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.285              -5.140 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.622               0.000 clk 
    Info (332119):  1947.628               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.819
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.819           -3442.383 clk 
    Info (332119):    -3.198             -19.188 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.158             -23.367 DAC_LR_CLK~reg0 
    Info (332119):    -1.087             -14.185 I2C_Protocol:I2C|SCLK 
    Info (332119):    -0.141              -0.281 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 clk 
    Info (332119):     0.355               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.365               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.407               0.000 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.606               0.000 DAC_LR_CLK~reg0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285             -23.130 DAC_LR_CLK~reg0 
    Info (332119):    -1.285             -19.275 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.285              -5.140 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.643               0.000 clk 
    Info (332119):  1947.628               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.370           -1588.938 clk 
    Info (332119):    -1.602              -9.612 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.721              -4.840 DAC_LR_CLK~reg0 
    Info (332119):    -0.100              -0.500 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.379               0.000 I2C_Protocol:I2C|finish_flag 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 I2C_Protocol:I2C|SCLK 
    Info (332119):     0.175               0.000 clk 
    Info (332119):     0.183               0.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     0.188               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.302               0.000 DAC_LR_CLK~reg0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000             -18.000 DAC_LR_CLK~reg0 
    Info (332119):    -1.000             -15.000 I2C_Protocol:I2C|SCLK 
    Info (332119):    -1.000              -4.000 I2C_Protocol:I2C|finish_flag 
    Info (332119):     9.371               0.000 clk 
    Info (332119):  1947.697               0.000 USB_Clock_PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Mon Dec 21 13:49:47 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


