[{"DBLP title": "Call for papers: Verification issue and challenges with multicore systems.", "DBLP authors": ["Massoud Pedram"], "year": 2011, "MAG papers": [{"PaperId": 1972157316, "PaperTitle": "call for papers verification issue and challenges with multicore systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Dimension-reducible Boolean functions based on affine spaces.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani"], "year": 2011, "MAG papers": [{"PaperId": 1975130924, "PaperTitle": "dimension reducible boolean functions based on affine spaces", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of milan": 1.0, "university of pisa": 1.0}}], "source": "ES"}, {"DBLP title": "Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip.", "DBLP authors": ["Yi Wang", "Hui Liu", "Duo Liu", "Zhiwei Qin", "Zili Shao", "Edwin Hsing-Mean Sha"], "year": 2011, "MAG papers": [{"PaperId": 2012569660, "PaperTitle": "overhead aware energy optimization for real time streaming applications on multiprocessor system on chip", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 74, "Affiliations": {"xidian university": 1.0, "hong kong polytechnic university": 4.0, "university of texas at dallas": 1.0}}], "source": "ES"}, {"DBLP title": "Automatic memory partitioning and scheduling for throughput and power optimization.", "DBLP authors": ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "year": 2011, "MAG papers": [{"PaperId": 1988382391, "PaperTitle": "automatic memory partitioning and scheduling for throughput and power optimization", "Year": 2011, "CitationCount": 56, "EstimatedCitation": 110, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "MicroFix: Using timing interpolation and delay sensors for power reduction.", "DBLP authors": ["Guihai Yan", "Yinhe Han", "Hui Liu", "Xiaoyao Liang", "Xiaowei Li"], "year": 2011, "MAG papers": [{"PaperId": 2102781011, "PaperTitle": "microfix using timing interpolation and delay sensors for power reduction", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chinese academy of sciences": 4.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing the switching activity of test sequences under transparent-scan.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "MAG papers": [{"PaperId": 2015088363, "PaperTitle": "reducing the switching activity of test sequences under transparent scan", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0, "university of iowa": 1.0}}], "source": "ES"}, {"DBLP title": "A parallel branch-and-cut approach for detailed placement.", "DBLP authors": ["Stephen Cauley", "Venkataramanan Balakrishnan", "Y. Charlie Hu", "Cheng-Kok Koh"], "year": 2011, "MAG papers": [{"PaperId": 1994553019, "PaperTitle": "a parallel branch and cut approach for detailed placement", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"purdue university": 4.0}}], "source": "ES"}, {"DBLP title": "A gridless routing system with nonslicing floorplanning-based crosstalk reduction on gridless track assignment.", "DBLP authors": ["Yih-Lang Li", "Yu-Ning Chang", "Wen-Nai Cheng"], "year": 2011, "MAG papers": [{"PaperId": 1975619379, "PaperTitle": "a gridless routing system with nonslicing floorplanning based crosstalk reduction on gridless track assignment", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"national chiao tung university": 3.0}}], "source": "ES"}, {"DBLP title": "Scan-based attacks on linear feedback shift register based stream ciphers.", "DBLP authors": ["Yu Liu", "Kaijie Wu", "Ramesh Karri"], "year": 2011, "MAG papers": [{"PaperId": 2116881166, "PaperTitle": "scan based attacks on linear feedback shift register based stream ciphers", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 58, "Affiliations": {"university of illinois at chicago": 2.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient and Deterministic Parallel Placement for FPGAs.", "DBLP authors": ["Adrian Ludwin", "Vaughn Betz"], "year": 2011, "MAG papers": [{"PaperId": 2114820519, "PaperTitle": "efficient and deterministic parallel placement for fpgas", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 57, "Affiliations": {"altera": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm.", "DBLP authors": ["Yiding Han", "Koushik Chakraborty", "Sanghamitra Roy", "Vilasita Kuntamukkala"], "year": 2011, "MAG papers": [{"PaperId": 2064869192, "PaperTitle": "design and implementation of a throughput optimized gpu floorplanning algorithm", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"utah state university": 4.0}}], "source": "ES"}, {"DBLP title": "GPU-Based Parallelization for Fast Circuit Optimization.", "DBLP authors": ["Yifang Liu", "Jiang Hu"], "year": 2011, "MAG papers": [{"PaperId": 2089299404, "PaperTitle": "gpu based parallelization for fast circuit optimization", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Multithreaded Simulation for Synchronous Dataflow Graphs.", "DBLP authors": ["Chia-Jui Hsu", "Jos\u00e9 Luis Pino", "Shuvra S. Bhattacharyya"], "year": 2011, "MAG papers": [{"PaperId": 2029163387, "PaperTitle": "multithreaded simulation for synchronous dataflow graphs", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"agilent technologies": 2.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on Multicore Platforms.", "DBLP authors": ["Xiongfei Liao", "Thambipillai Srikanthan"], "year": 2011, "MAG papers": [{"PaperId": 1965490579, "PaperTitle": "accelerating unisim based cycle level microarchitectural simulations on multicore platforms", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"nanyang technological university": 2.0}}], "source": "ES"}, {"DBLP title": "A New Algorithm for VHDL Parallel Simulation.", "DBLP authors": ["Antonio Garc\u00eda Dopico", "Antonio P\u00e9rez", "Santiago Rodr\u00edguez", "Maria Isabel Garc\u00eda"], "year": 2011, "MAG papers": [{"PaperId": 2081530434, "PaperTitle": "a new algorithm for vhdl parallel simulation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technical university of madrid": 4.0}}], "source": "ES"}, {"DBLP title": "Locality-Driven Parallel Static Analysis for Power Delivery Networks.", "DBLP authors": ["Zhiyu Zeng", "Zhuo Feng", "Peng Li", "Vivek Sarin"], "year": 2011, "MAG papers": [{"PaperId": 2060266578, "PaperTitle": "locality driven parallel static analysis for power delivery networks", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"texas a m university": 3.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Massively Parallel Logic Simulation with GPUs.", "DBLP authors": ["Yuhao Zhu", "Bo D. Wang", "Yangdong Deng"], "year": 2011, "MAG papers": [{"PaperId": 2095266728, "PaperTitle": "massively parallel logic simulation with gpus", "Year": 2011, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"tsinghua university": 2.0, "beihang university": 1.0}}], "source": "ES"}, {"DBLP title": "Gate-Level Simulation with GPU Computing.", "DBLP authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "year": 2011, "MAG papers": [{"PaperId": 2059896017, "PaperTitle": "gate level simulation with gpu computing", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware-Software Codesign of an Embedded Multiple-Supply Power Management Unit for Multicore SoCs Using an Adaptive Global/Local Power Allocation and Processing Scheme.", "DBLP authors": ["Rajdeep Bondade", "Dongsheng Ma"], "year": 2011, "MAG papers": [{"PaperId": 2050695540, "PaperTitle": "hardware software codesign of an embedded multiple supply power management unit for multicore socs using an adaptive global local power allocation and processing scheme", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Thread Warping: Dynamic and Transparent Synthesis of Thread Accelerators.", "DBLP authors": ["Greg Stitt", "Frank Vahid"], "year": 2011, "MAG papers": [{"PaperId": 1982377660, "PaperTitle": "thread warping dynamic and transparent synthesis of thread accelerators", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california riverside": 1.0, "university of florida": 1.0}}], "source": "ES"}, {"DBLP title": "Chassis: A Platform for Verifying PMU Integration Using Autogenerated Behavioral Models.", "DBLP authors": ["Antara Ain", "Debjit Pal", "Pallab Dasgupta", "Siddhartha Mukhopadhyay", "Rajdeep Mukhopadhyay", "John Gough"], "year": 2011, "MAG papers": [{"PaperId": 2070939580, "PaperTitle": "chassis a platform for verifying pmu integration using autogenerated behavioral models", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology kharagpur": 4.0, "national semiconductor": 2.0}}], "source": "ES"}, {"DBLP title": "A Metric for Quantifying Similarity between Timing Constraint Sets in Real-Time Systems.", "DBLP authors": ["Yue Yu", "Shangping Ren", "Xiaobo Sharon Hu"], "year": 2011, "MAG papers": [{"PaperId": 1971506061, "PaperTitle": "a metric for quantifying similarity between timing constraint sets in real time systems", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of notre dame": 1.0, "illinois institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications.", "DBLP authors": ["Fady Abouzeid", "Sylvain Clerc", "Fabian Firmin", "Marc Renaudin", "Tiempo Sas", "Gilles Sicard"], "year": 2011, "MAG papers": [{"PaperId": 2012616521, "PaperTitle": "40nm cmos 0 35v optimized standard cell libraries for ultra low power applications", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"stmicroelectronics": 3.0}}], "source": "ES"}, {"DBLP title": "2011 ACM TODAES best paper award.", "DBLP authors": ["Meikang Qiu", "Edwin Hsing-Mean Sha"], "year": 2011, "MAG papers": [{"PaperId": 2031155920, "PaperTitle": "2011 acm todaes best paper award", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Concurrency-oriented verification and coverage of system-level designs.", "DBLP authors": ["Alper Sen"], "year": 2011, "MAG papers": [{"PaperId": 2082066754, "PaperTitle": "concurrency oriented verification and coverage of system level designs", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"bogazici university": 1.0}}], "source": "ES"}, {"DBLP title": "A probabilistic analysis of coverage methods.", "DBLP authors": ["Laurent Fournier", "Avi Ziv", "Ekaterina Kutsy", "Ofer Strichman"], "year": 2011, "MAG papers": [{"PaperId": 2025340003, "PaperTitle": "a probabilistic analysis of coverage methods", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ibm": 2.0, "technion israel institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "GALS-Designer: A design framework for GALS software systems.", "DBLP authors": ["Wei-Tsun Sun", "Zoran Salcic"], "year": 2011, "MAG papers": [{"PaperId": 2045792879, "PaperTitle": "gals designer a design framework for gals software systems", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of auckland": 2.0}}], "source": "ES"}, {"DBLP title": "Timing variation-aware scheduling and resource binding in high-level synthesis.", "DBLP authors": ["Kartikey Mittal", "Arpit Joshi", "Madhu Mutyam"], "year": 2011, "MAG papers": [{"PaperId": 2063400142, "PaperTitle": "timing variation aware scheduling and resource binding in high level synthesis", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institutes of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Resource-constrained multiprocessor synthesis for floating-point applications on FPGAs.", "DBLP authors": ["Xiaofang Wang", "Pallav Gupta"], "year": 2011, "MAG papers": [{"PaperId": 2132993912, "PaperTitle": "resource constrained multiprocessor synthesis for floating point applications on fpgas", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"villanova university": 2.0}}], "source": "ES"}, {"DBLP title": "Memory access optimization in compilation for coarse-grained reconfigurable architectures.", "DBLP authors": ["Yongjoo Kim", "Jongeun Lee", "Aviral Shrivastava", "Yunheung Paek"], "year": 2011, "MAG papers": [{"PaperId": 2021552071, "PaperTitle": "memory access optimization in compilation for coarse grained reconfigurable architectures", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"ulsan national institute of science and technology": 1.0, "seoul national university": 2.0, "arizona state university": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic data folding with parameterizable FPGA configurations.", "DBLP authors": ["Karel Bruneel", "Wim Heirman", "Dirk Stroobandt"], "year": 2011, "MAG papers": [{"PaperId": 2048944807, "PaperTitle": "dynamic data folding with parameterizable fpga configurations", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"ghent university": 3.0}}], "source": "ES"}, {"DBLP title": "Parallel circuit simulation with adaptively controlled projective integration.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2011, "MAG papers": [{"PaperId": 2000056668, "PaperTitle": "parallel circuit simulation with adaptively controlled projective integration", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"texas a m university": 1.0, "texas instruments": 1.0}}], "source": "ES"}, {"DBLP title": "Mitigating the effects of large multiple cell upsets (MCUs) in memories.", "DBLP authors": ["Juan Antonio Maestro", "Pedro Reviriego", "Sanghyeon Baeg", "Shi-Jie Wen", "Richard Wong"], "year": 2011, "MAG papers": [{"PaperId": 2043237748, "PaperTitle": "mitigating the effects of large multiple cell upsets mcus in memories", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"hanyang university": 1.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Integrated microarchitectural floorplanning and run-time controller for inductive noise mitigation.", "DBLP authors": ["Michael B. Healy", "Fayez Mohamood", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "year": 2011, "MAG papers": [{"PaperId": 2170982639, "PaperTitle": "integrated microarchitectural floorplanning and run time controller for inductive noise mitigation", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 1.0, "georgia institute of technology": 2.0, "mathworks": 1.0}}], "source": "ES"}, {"DBLP title": "IO connection assignment and RDL routing for flip-chip designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2011, "MAG papers": [{"PaperId": 2623608546, "PaperTitle": "io connection assignment and rdl routing for flip chip designs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chung hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Clock Tree synthesis for TSV-based 3D IC designs.", "DBLP authors": ["Tak-Yung Kim", "Taewhan Kim"], "year": 2011, "MAG papers": [{"PaperId": 1978169009, "PaperTitle": "clock tree synthesis for tsv based 3d ic designs", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "Clock buffer polarity assignment with skew tuning.", "DBLP authors": ["Jianchao Lu", "Baris Taskin"], "year": 2011, "MAG papers": [{"PaperId": 2056390536, "PaperTitle": "clock buffer polarity assignment with skew tuning", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"drexel university": 2.0}}], "source": "ES"}, {"DBLP title": "Analog layout retargeting using geometric programming.", "DBLP authors": ["Shaoxi Wang", "Xinzhang Jia", "Arthur B. Yeh", "Lihong Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2039730318, "PaperTitle": "analog layout retargeting using geometric programming", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"memorial university of newfoundland": 1.0, "bowling green state university": 1.0, "xidian university": 1.0, "northwestern polytechnical university": 1.0}}], "source": "ES"}, {"DBLP title": "A 36\u03bcW heartbeat-detection processor for a wireless sensor node.", "DBLP authors": ["Filipa Duarte", "Jos Hulzink", "Jun Zhou", "Jan Stuijt", "Jos Huisken", "Harmke de Groot"], "year": 2011, "MAG papers": [{"PaperId": 2027208086, "PaperTitle": "a 36\u03bcw heartbeat detection processor for a wireless sensor node", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"imec": 6.0}}], "source": "ES"}]