/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/jonathan/zephyrspace/app/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /memory@20000000
 *   5   /memory@20020000
 *   6   /clocks
 *   7   /clocks/clk-hsi
 *   8   /clocks/clk-lse
 *   9   /clocks/clk-lsi
 *   10  /cpus
 *   11  /cpus/cpu@0
 *   12  /cpus/cpu@0/mpu@e000ed90
 *   13  /gpio_keys
 *   14  /soc
 *   15  /soc/pin-controller@40020000
 *   16  /clocks/clk-hse
 *   17  /clocks/pll
 *   18  /soc/rcc@40023800
 *   19  /soc/pin-controller@40020000/gpio@40020800
 *   20  /gpio_keys/button_0
 *   21  /leds
 *   22  /soc/pin-controller@40020000/gpio@40020400
 *   23  /leds/led_0
 *   24  /leds/led_1
 *   25  /leds/led_2
 *   26  /soc/interrupt-controller@e000e100
 *   27  /soc/pin-controller@40020000/adc1_in0_pa0
 *   28  /soc/adc@40012000
 *   29  /soc/pin-controller@40020000/can1_rx_pd0
 *   30  /soc/pin-controller@40020000/can1_tx_pd1
 *   31  /soc/can@40006400
 *   32  /soc/pin-controller@40020000/dac_out1_pa4
 *   33  /soc/dac@40007400
 *   34  /soc/dma@40026000
 *   35  /soc/dma@40026400
 *   36  /soc/pin-controller@40020000/eth_crs_dv_pa7
 *   37  /soc/pin-controller@40020000/eth_mdc_pc1
 *   38  /soc/pin-controller@40020000/eth_mdio_pa2
 *   39  /soc/pin-controller@40020000/eth_ref_clk_pa1
 *   40  /soc/pin-controller@40020000/eth_rxd0_pc4
 *   41  /soc/pin-controller@40020000/eth_rxd1_pc5
 *   42  /soc/pin-controller@40020000/eth_tx_en_pg11
 *   43  /soc/pin-controller@40020000/eth_txd0_pg13
 *   44  /soc/pin-controller@40020000/eth_txd1_pb13
 *   45  /soc/ethernet@40028000
 *   46  /soc/pin-controller@40020000/i2c1_scl_pb8
 *   47  /soc/pin-controller@40020000/i2c1_sda_pb9
 *   48  /soc/i2c@40005400
 *   49  /soc/i2c@40005800
 *   50  /soc/i2c@40005c00
 *   51  /soc/i2c@40006000
 *   52  /soc/interrupt-controller@40013c00
 *   53  /soc/memory@40024000
 *   54  /soc/quadspi@a0001000
 *   55  /soc/rng@50060800
 *   56  /soc/rtc@40002800
 *   57  /soc/sdmmc@40011c00
 *   58  /soc/sdmmc@40012c00
 *   59  /soc/pin-controller@40020000/usart2_cts_pd3
 *   60  /soc/pin-controller@40020000/usart2_rts_pd4
 *   61  /soc/pin-controller@40020000/usart2_rx_pd6
 *   62  /soc/pin-controller@40020000/usart2_tx_pd5
 *   63  /soc/serial@40004400
 *   64  /soc/pin-controller@40020000/usart3_rx_pd9
 *   65  /soc/pin-controller@40020000/usart3_tx_pd8
 *   66  /soc/serial@40004800
 *   67  /soc/serial@40004c00
 *   68  /soc/serial@40005000
 *   69  /soc/serial@40007800
 *   70  /soc/serial@40007c00
 *   71  /soc/serial@40011000
 *   72  /soc/pin-controller@40020000/usart6_rx_pg9
 *   73  /soc/pin-controller@40020000/usart6_tx_pg14
 *   74  /soc/serial@40011400
 *   75  /soc/spi@40003800
 *   76  /soc/spi@40003c00
 *   77  /soc/pin-controller@40020000/gpio@40020C00
 *   78  /soc/pin-controller@40020000/spi1_miso_pa6
 *   79  /soc/pin-controller@40020000/spi1_mosi_pa7
 *   80  /soc/pin-controller@40020000/spi1_sck_pa5
 *   81  /soc/spi@40013000
 *   82  /soc/spi@40013400
 *   83  /soc/spi@40015000
 *   84  /soc/spi@40015400
 *   85  /soc/timer@e000e010
 *   86  /soc/timers@40001000
 *   87  /soc/timers@40001400
 *   88  /otghs_fs_phy
 *   89  /soc/usb@40040000
 *   90  /otgfs_phy
 *   91  /soc/pin-controller@40020000/usb_otg_fs_dm_pa11
 *   92  /soc/pin-controller@40020000/usb_otg_fs_dp_pa12
 *   93  /soc/usb@50000000
 *   94  /soc/watchdog@40002c00
 *   95  /soc/watchdog@40003000
 *   96  /soc/flash-controller@40023c00
 *   97  /soc/flash-controller@40023c00/flash@8000000
 *   98  /soc/flash-controller@40023c00/flash@8000000/partitions
 *   99  /soc/flash-controller@40023c00/flash@8000000/partitions/partition@0
 *   100 /soc/flash-controller@40023c00/flash@8000000/partitions/partition@10000
 *   101 /soc/flash-controller@40023c00/flash@8000000/partitions/partition@40000
 *   102 /soc/flash-controller@40023c00/flash@8000000/partitions/partition@100000
 *   103 /soc/flash-controller@40023c00/flash@8000000/partitions/partition@1C0000
 *   104 /soc/memory-controller@a0000000
 *   105 /soc/memory-controller@a0000000/sdram
 *   106 /soc/pin-controller@40020000/adc1_in10_pc0
 *   107 /soc/pin-controller@40020000/adc1_in11_pc1
 *   108 /soc/pin-controller@40020000/adc1_in12_pc2
 *   109 /soc/pin-controller@40020000/adc1_in13_pc3
 *   110 /soc/pin-controller@40020000/adc1_in14_pc4
 *   111 /soc/pin-controller@40020000/adc1_in15_pc5
 *   112 /soc/pin-controller@40020000/adc1_in1_pa1
 *   113 /soc/pin-controller@40020000/adc1_in2_pa2
 *   114 /soc/pin-controller@40020000/adc1_in3_pa3
 *   115 /soc/pin-controller@40020000/adc1_in4_pa4
 *   116 /soc/pin-controller@40020000/adc1_in5_pa5
 *   117 /soc/pin-controller@40020000/adc1_in6_pa6
 *   118 /soc/pin-controller@40020000/adc1_in7_pa7
 *   119 /soc/pin-controller@40020000/adc1_in8_pb0
 *   120 /soc/pin-controller@40020000/adc1_in9_pb1
 *   121 /soc/pin-controller@40020000/adc2_in0_pa0
 *   122 /soc/pin-controller@40020000/adc2_in10_pc0
 *   123 /soc/pin-controller@40020000/adc2_in11_pc1
 *   124 /soc/pin-controller@40020000/adc2_in12_pc2
 *   125 /soc/pin-controller@40020000/adc2_in13_pc3
 *   126 /soc/pin-controller@40020000/adc2_in14_pc4
 *   127 /soc/pin-controller@40020000/adc2_in15_pc5
 *   128 /soc/pin-controller@40020000/adc2_in1_pa1
 *   129 /soc/pin-controller@40020000/adc2_in2_pa2
 *   130 /soc/pin-controller@40020000/adc2_in3_pa3
 *   131 /soc/pin-controller@40020000/adc2_in4_pa4
 *   132 /soc/pin-controller@40020000/adc2_in5_pa5
 *   133 /soc/pin-controller@40020000/adc2_in6_pa6
 *   134 /soc/pin-controller@40020000/adc2_in7_pa7
 *   135 /soc/pin-controller@40020000/adc2_in8_pb0
 *   136 /soc/pin-controller@40020000/adc2_in9_pb1
 *   137 /soc/pin-controller@40020000/adc3_in0_pa0
 *   138 /soc/pin-controller@40020000/adc3_in10_pc0
 *   139 /soc/pin-controller@40020000/adc3_in11_pc1
 *   140 /soc/pin-controller@40020000/adc3_in12_pc2
 *   141 /soc/pin-controller@40020000/adc3_in13_pc3
 *   142 /soc/pin-controller@40020000/adc3_in14_pf4
 *   143 /soc/pin-controller@40020000/adc3_in15_pf5
 *   144 /soc/pin-controller@40020000/adc3_in1_pa1
 *   145 /soc/pin-controller@40020000/adc3_in2_pa2
 *   146 /soc/pin-controller@40020000/adc3_in3_pa3
 *   147 /soc/pin-controller@40020000/adc3_in4_pf6
 *   148 /soc/pin-controller@40020000/adc3_in5_pf7
 *   149 /soc/pin-controller@40020000/adc3_in6_pf8
 *   150 /soc/pin-controller@40020000/adc3_in7_pf9
 *   151 /soc/pin-controller@40020000/adc3_in8_pf10
 *   152 /soc/pin-controller@40020000/adc3_in9_pf3
 *   153 /soc/pin-controller@40020000/can1_rx_pa11
 *   154 /soc/pin-controller@40020000/can1_rx_pb8
 *   155 /soc/pin-controller@40020000/can1_tx_pa12
 *   156 /soc/pin-controller@40020000/can1_tx_pb9
 *   157 /soc/pin-controller@40020000/can2_rx_pb12
 *   158 /soc/pin-controller@40020000/can2_rx_pb5
 *   159 /soc/pin-controller@40020000/can2_tx_pb13
 *   160 /soc/pin-controller@40020000/can2_tx_pb6
 *   161 /soc/pin-controller@40020000/can3_rx_pa8
 *   162 /soc/pin-controller@40020000/can3_rx_pb3
 *   163 /soc/pin-controller@40020000/can3_tx_pa15
 *   164 /soc/pin-controller@40020000/can3_tx_pb4
 *   165 /soc/pin-controller@40020000/dac_out2_pa5
 *   166 /soc/pin-controller@40020000/eth_col_pa3
 *   167 /soc/pin-controller@40020000/eth_crs_pa0
 *   168 /soc/pin-controller@40020000/eth_pps_out_pb5
 *   169 /soc/pin-controller@40020000/eth_pps_out_pg8
 *   170 /soc/pin-controller@40020000/eth_rx_clk_pa1
 *   171 /soc/pin-controller@40020000/eth_rx_dv_pa7
 *   172 /soc/pin-controller@40020000/eth_rx_er_pb10
 *   173 /soc/pin-controller@40020000/eth_rxd2_pb0
 *   174 /soc/pin-controller@40020000/eth_rxd3_pb1
 *   175 /soc/pin-controller@40020000/eth_tx_clk_pc3
 *   176 /soc/pin-controller@40020000/eth_tx_en_pb11
 *   177 /soc/pin-controller@40020000/eth_txd0_pb12
 *   178 /soc/pin-controller@40020000/eth_txd1_pg14
 *   179 /soc/pin-controller@40020000/eth_txd2_pc2
 *   180 /soc/pin-controller@40020000/eth_txd3_pb8
 *   181 /soc/pin-controller@40020000/eth_txd3_pe2
 *   182 /soc/pin-controller@40020000/fmc_a0_pf0
 *   183 /soc/pin-controller@40020000/fmc_a10_pg0
 *   184 /soc/pin-controller@40020000/fmc_a11_pg1
 *   185 /soc/pin-controller@40020000/fmc_a12_pg2
 *   186 /soc/pin-controller@40020000/fmc_a13_pg3
 *   187 /soc/pin-controller@40020000/fmc_a14_pg4
 *   188 /soc/pin-controller@40020000/fmc_a15_pg5
 *   189 /soc/pin-controller@40020000/fmc_a16_pd11
 *   190 /soc/pin-controller@40020000/fmc_a17_pd12
 *   191 /soc/pin-controller@40020000/fmc_a18_pd13
 *   192 /soc/pin-controller@40020000/fmc_a19_pe3
 *   193 /soc/pin-controller@40020000/fmc_a1_pf1
 *   194 /soc/pin-controller@40020000/fmc_a20_pe4
 *   195 /soc/pin-controller@40020000/fmc_a21_pe5
 *   196 /soc/pin-controller@40020000/fmc_a22_pe6
 *   197 /soc/pin-controller@40020000/fmc_a23_pe2
 *   198 /soc/pin-controller@40020000/fmc_a24_pg13
 *   199 /soc/pin-controller@40020000/fmc_a25_pg14
 *   200 /soc/pin-controller@40020000/fmc_a2_pf2
 *   201 /soc/pin-controller@40020000/fmc_a3_pf3
 *   202 /soc/pin-controller@40020000/fmc_a4_pf4
 *   203 /soc/pin-controller@40020000/fmc_a5_pf5
 *   204 /soc/pin-controller@40020000/fmc_a6_pf12
 *   205 /soc/pin-controller@40020000/fmc_a7_pf13
 *   206 /soc/pin-controller@40020000/fmc_a8_pf14
 *   207 /soc/pin-controller@40020000/fmc_a9_pf15
 *   208 /soc/pin-controller@40020000/fmc_clk_pd3
 *   209 /soc/pin-controller@40020000/fmc_d0_pd14
 *   210 /soc/pin-controller@40020000/fmc_d10_pe13
 *   211 /soc/pin-controller@40020000/fmc_d11_pe14
 *   212 /soc/pin-controller@40020000/fmc_d12_pe15
 *   213 /soc/pin-controller@40020000/fmc_d13_pd8
 *   214 /soc/pin-controller@40020000/fmc_d14_pd9
 *   215 /soc/pin-controller@40020000/fmc_d15_pd10
 *   216 /soc/pin-controller@40020000/fmc_d1_pd15
 *   217 /soc/pin-controller@40020000/fmc_d2_pd0
 *   218 /soc/pin-controller@40020000/fmc_d3_pd1
 *   219 /soc/pin-controller@40020000/fmc_d4_pe7
 *   220 /soc/pin-controller@40020000/fmc_d5_pe8
 *   221 /soc/pin-controller@40020000/fmc_d6_pe9
 *   222 /soc/pin-controller@40020000/fmc_d7_pe10
 *   223 /soc/pin-controller@40020000/fmc_d8_pe11
 *   224 /soc/pin-controller@40020000/fmc_d9_pe12
 *   225 /soc/pin-controller@40020000/fmc_int_pg7
 *   226 /soc/pin-controller@40020000/fmc_nbl0_pe0
 *   227 /soc/pin-controller@40020000/fmc_nbl1_pe1
 *   228 /soc/pin-controller@40020000/fmc_nce_pc8
 *   229 /soc/pin-controller@40020000/fmc_nce_pg9
 *   230 /soc/pin-controller@40020000/fmc_ne1_pc7
 *   231 /soc/pin-controller@40020000/fmc_ne1_pd7
 *   232 /soc/pin-controller@40020000/fmc_ne2_pc8
 *   233 /soc/pin-controller@40020000/fmc_ne2_pg9
 *   234 /soc/pin-controller@40020000/fmc_ne3_pg10
 *   235 /soc/pin-controller@40020000/fmc_ne3_pg6
 *   236 /soc/pin-controller@40020000/fmc_ne4_pg12
 *   237 /soc/pin-controller@40020000/fmc_nl_pb7
 *   238 /soc/pin-controller@40020000/fmc_noe_pd4
 *   239 /soc/pin-controller@40020000/fmc_nwait_pc6
 *   240 /soc/pin-controller@40020000/fmc_nwait_pd6
 *   241 /soc/pin-controller@40020000/fmc_nwe_pd5
 *   242 /soc/pin-controller@40020000/fmc_sdcke0_pc3
 *   243 /soc/pin-controller@40020000/fmc_sdcke0_pc5
 *   244 /soc/pin-controller@40020000/fmc_sdcke1_pb5
 *   245 /soc/pin-controller@40020000/fmc_sdclk_pg8
 *   246 /soc/pin-controller@40020000/fmc_sdncas_pg15
 *   247 /soc/pin-controller@40020000/fmc_sdne0_pc2
 *   248 /soc/pin-controller@40020000/fmc_sdne0_pc4
 *   249 /soc/pin-controller@40020000/fmc_sdne1_pb6
 *   250 /soc/pin-controller@40020000/fmc_sdnras_pf11
 *   251 /soc/pin-controller@40020000/fmc_sdnwe_pa7
 *   252 /soc/pin-controller@40020000/fmc_sdnwe_pc0
 *   253 /soc/pin-controller@40020000/gpio@40020000
 *   254 /soc/pin-controller@40020000/gpio@40021000
 *   255 /soc/pin-controller@40020000/gpio@40021400
 *   256 /soc/pin-controller@40020000/gpio@40021800
 *   257 /soc/pin-controller@40020000/gpio@40021C00
 *   258 /soc/pin-controller@40020000/gpio@40022000
 *   259 /soc/pin-controller@40020000/gpio@40022400
 *   260 /soc/pin-controller@40020000/gpio@40022800
 *   261 /soc/pin-controller@40020000/i2c1_scl_pb6
 *   262 /soc/pin-controller@40020000/i2c1_sda_pb7
 *   263 /soc/pin-controller@40020000/i2c2_scl_pb10
 *   264 /soc/pin-controller@40020000/i2c2_scl_pf1
 *   265 /soc/pin-controller@40020000/i2c2_sda_pb11
 *   266 /soc/pin-controller@40020000/i2c2_sda_pf0
 *   267 /soc/pin-controller@40020000/i2c3_scl_pa8
 *   268 /soc/pin-controller@40020000/i2c3_sda_pc9
 *   269 /soc/pin-controller@40020000/i2c4_scl_pb6
 *   270 /soc/pin-controller@40020000/i2c4_scl_pb8
 *   271 /soc/pin-controller@40020000/i2c4_scl_pd12
 *   272 /soc/pin-controller@40020000/i2c4_scl_pf14
 *   273 /soc/pin-controller@40020000/i2c4_sda_pb7
 *   274 /soc/pin-controller@40020000/i2c4_sda_pb9
 *   275 /soc/pin-controller@40020000/i2c4_sda_pd13
 *   276 /soc/pin-controller@40020000/i2c4_sda_pf15
 *   277 /soc/pin-controller@40020000/i2s1_ck_pa5
 *   278 /soc/pin-controller@40020000/i2s1_ck_pb3
 *   279 /soc/pin-controller@40020000/i2s1_ck_pg11
 *   280 /soc/pin-controller@40020000/i2s1_sd_pa7
 *   281 /soc/pin-controller@40020000/i2s1_sd_pb5
 *   282 /soc/pin-controller@40020000/i2s1_sd_pd7
 *   283 /soc/pin-controller@40020000/i2s1_ws_pa15
 *   284 /soc/pin-controller@40020000/i2s1_ws_pa4
 *   285 /soc/pin-controller@40020000/i2s1_ws_pg10
 *   286 /soc/pin-controller@40020000/i2s2_ck_pa12
 *   287 /soc/pin-controller@40020000/i2s2_ck_pa9
 *   288 /soc/pin-controller@40020000/i2s2_ck_pb10
 *   289 /soc/pin-controller@40020000/i2s2_ck_pb13
 *   290 /soc/pin-controller@40020000/i2s2_ck_pd3
 *   291 /soc/pin-controller@40020000/i2s2_sd_pb15
 *   292 /soc/pin-controller@40020000/i2s2_sd_pc1
 *   293 /soc/pin-controller@40020000/i2s2_sd_pc3
 *   294 /soc/pin-controller@40020000/i2s2_ws_pa11
 *   295 /soc/pin-controller@40020000/i2s2_ws_pb12
 *   296 /soc/pin-controller@40020000/i2s2_ws_pb4
 *   297 /soc/pin-controller@40020000/i2s2_ws_pb9
 *   298 /soc/pin-controller@40020000/i2s3_ck_pb3
 *   299 /soc/pin-controller@40020000/i2s3_ck_pc10
 *   300 /soc/pin-controller@40020000/i2s3_sd_pb2
 *   301 /soc/pin-controller@40020000/i2s3_sd_pb5
 *   302 /soc/pin-controller@40020000/i2s3_sd_pc12
 *   303 /soc/pin-controller@40020000/i2s3_sd_pd6
 *   304 /soc/pin-controller@40020000/i2s3_ws_pa15
 *   305 /soc/pin-controller@40020000/i2s3_ws_pa4
 *   306 /soc/pin-controller@40020000/ltdc_b0_pe4
 *   307 /soc/pin-controller@40020000/ltdc_b0_pg14
 *   308 /soc/pin-controller@40020000/ltdc_b1_pa10
 *   309 /soc/pin-controller@40020000/ltdc_b1_pg12
 *   310 /soc/pin-controller@40020000/ltdc_b2_pa3
 *   311 /soc/pin-controller@40020000/ltdc_b2_pc9
 *   312 /soc/pin-controller@40020000/ltdc_b2_pd6
 *   313 /soc/pin-controller@40020000/ltdc_b2_pg10
 *   314 /soc/pin-controller@40020000/ltdc_b3_pa8
 *   315 /soc/pin-controller@40020000/ltdc_b3_pd10
 *   316 /soc/pin-controller@40020000/ltdc_b3_pg11
 *   317 /soc/pin-controller@40020000/ltdc_b4_pa10
 *   318 /soc/pin-controller@40020000/ltdc_b4_pe12
 *   319 /soc/pin-controller@40020000/ltdc_b4_pg12
 *   320 /soc/pin-controller@40020000/ltdc_b5_pa3
 *   321 /soc/pin-controller@40020000/ltdc_b6_pb8
 *   322 /soc/pin-controller@40020000/ltdc_b7_pb9
 *   323 /soc/pin-controller@40020000/ltdc_clk_pe14
 *   324 /soc/pin-controller@40020000/ltdc_clk_pg7
 *   325 /soc/pin-controller@40020000/ltdc_de_pe13
 *   326 /soc/pin-controller@40020000/ltdc_de_pf10
 *   327 /soc/pin-controller@40020000/ltdc_g0_pb1
 *   328 /soc/pin-controller@40020000/ltdc_g0_pe5
 *   329 /soc/pin-controller@40020000/ltdc_g1_pb0
 *   330 /soc/pin-controller@40020000/ltdc_g1_pe6
 *   331 /soc/pin-controller@40020000/ltdc_g2_pa6
 *   332 /soc/pin-controller@40020000/ltdc_g3_pc9
 *   333 /soc/pin-controller@40020000/ltdc_g3_pe11
 *   334 /soc/pin-controller@40020000/ltdc_g3_pg10
 *   335 /soc/pin-controller@40020000/ltdc_g4_pb10
 *   336 /soc/pin-controller@40020000/ltdc_g5_pb11
 *   337 /soc/pin-controller@40020000/ltdc_g6_pc7
 *   338 /soc/pin-controller@40020000/ltdc_g7_pb5
 *   339 /soc/pin-controller@40020000/ltdc_g7_pd3
 *   340 /soc/pin-controller@40020000/ltdc_g7_pg8
 *   341 /soc/pin-controller@40020000/ltdc_hsync_pc6
 *   342 /soc/pin-controller@40020000/ltdc_r0_pg13
 *   343 /soc/pin-controller@40020000/ltdc_r1_pa2
 *   344 /soc/pin-controller@40020000/ltdc_r2_pa1
 *   345 /soc/pin-controller@40020000/ltdc_r2_pc10
 *   346 /soc/pin-controller@40020000/ltdc_r3_pb0
 *   347 /soc/pin-controller@40020000/ltdc_r4_pa11
 *   348 /soc/pin-controller@40020000/ltdc_r4_pa5
 *   349 /soc/pin-controller@40020000/ltdc_r5_pa12
 *   350 /soc/pin-controller@40020000/ltdc_r5_pa9
 *   351 /soc/pin-controller@40020000/ltdc_r5_pc0
 *   352 /soc/pin-controller@40020000/ltdc_r6_pa8
 *   353 /soc/pin-controller@40020000/ltdc_r6_pb1
 *   354 /soc/pin-controller@40020000/ltdc_r7_pe15
 *   355 /soc/pin-controller@40020000/ltdc_r7_pg6
 *   356 /soc/pin-controller@40020000/ltdc_vsync_pa4
 *   357 /soc/pin-controller@40020000/quadspi_bk1_io0_pc9
 *   358 /soc/pin-controller@40020000/quadspi_bk1_io0_pd11
 *   359 /soc/pin-controller@40020000/quadspi_bk1_io0_pf8
 *   360 /soc/pin-controller@40020000/quadspi_bk1_io1_pc10
 *   361 /soc/pin-controller@40020000/quadspi_bk1_io1_pd12
 *   362 /soc/pin-controller@40020000/quadspi_bk1_io1_pf9
 *   363 /soc/pin-controller@40020000/quadspi_bk1_io2_pe2
 *   364 /soc/pin-controller@40020000/quadspi_bk1_io2_pf7
 *   365 /soc/pin-controller@40020000/quadspi_bk1_io3_pa1
 *   366 /soc/pin-controller@40020000/quadspi_bk1_io3_pd13
 *   367 /soc/pin-controller@40020000/quadspi_bk1_io3_pf6
 *   368 /soc/pin-controller@40020000/quadspi_bk1_ncs_pb10
 *   369 /soc/pin-controller@40020000/quadspi_bk1_ncs_pb6
 *   370 /soc/pin-controller@40020000/quadspi_bk2_io0_pe7
 *   371 /soc/pin-controller@40020000/quadspi_bk2_io1_pe8
 *   372 /soc/pin-controller@40020000/quadspi_bk2_io2_pe9
 *   373 /soc/pin-controller@40020000/quadspi_bk2_io2_pg9
 *   374 /soc/pin-controller@40020000/quadspi_bk2_io3_pe10
 *   375 /soc/pin-controller@40020000/quadspi_bk2_io3_pg14
 *   376 /soc/pin-controller@40020000/quadspi_bk2_ncs_pc11
 *   377 /soc/pin-controller@40020000/quadspi_clk_pb2
 *   378 /soc/pin-controller@40020000/quadspi_clk_pf10
 *   379 /soc/pin-controller@40020000/sdmmc1_ck_pc12
 *   380 /soc/pin-controller@40020000/sdmmc1_cmd_pd2
 *   381 /soc/pin-controller@40020000/sdmmc1_d0_pc8
 *   382 /soc/pin-controller@40020000/sdmmc1_d1_pc9
 *   383 /soc/pin-controller@40020000/sdmmc1_d2_pc10
 *   384 /soc/pin-controller@40020000/sdmmc1_d3_pc11
 *   385 /soc/pin-controller@40020000/sdmmc1_d4_pb8
 *   386 /soc/pin-controller@40020000/sdmmc1_d5_pb9
 *   387 /soc/pin-controller@40020000/sdmmc1_d6_pc6
 *   388 /soc/pin-controller@40020000/sdmmc1_d7_pc7
 *   389 /soc/pin-controller@40020000/sdmmc2_ck_pd6
 *   390 /soc/pin-controller@40020000/sdmmc2_cmd_pd7
 *   391 /soc/pin-controller@40020000/sdmmc2_d0_pb14
 *   392 /soc/pin-controller@40020000/sdmmc2_d0_pg9
 *   393 /soc/pin-controller@40020000/sdmmc2_d1_pb15
 *   394 /soc/pin-controller@40020000/sdmmc2_d1_pg10
 *   395 /soc/pin-controller@40020000/sdmmc2_d2_pb3
 *   396 /soc/pin-controller@40020000/sdmmc2_d2_pg11
 *   397 /soc/pin-controller@40020000/sdmmc2_d3_pb4
 *   398 /soc/pin-controller@40020000/sdmmc2_d3_pg12
 *   399 /soc/pin-controller@40020000/sdmmc2_d4_pb8
 *   400 /soc/pin-controller@40020000/sdmmc2_d5_pb9
 *   401 /soc/pin-controller@40020000/sdmmc2_d6_pc6
 *   402 /soc/pin-controller@40020000/sdmmc2_d7_pc7
 *   403 /soc/pin-controller@40020000/spi1_miso_pb4
 *   404 /soc/pin-controller@40020000/spi1_miso_pg9
 *   405 /soc/pin-controller@40020000/spi1_mosi_pb5
 *   406 /soc/pin-controller@40020000/spi1_mosi_pd7
 *   407 /soc/pin-controller@40020000/spi1_nss_pa15
 *   408 /soc/pin-controller@40020000/spi1_nss_pa4
 *   409 /soc/pin-controller@40020000/spi1_nss_pg10
 *   410 /soc/pin-controller@40020000/spi1_sck_pb3
 *   411 /soc/pin-controller@40020000/spi1_sck_pg11
 *   412 /soc/pin-controller@40020000/spi2_miso_pb14
 *   413 /soc/pin-controller@40020000/spi2_miso_pc2
 *   414 /soc/pin-controller@40020000/spi2_mosi_pb15
 *   415 /soc/pin-controller@40020000/spi2_mosi_pc1
 *   416 /soc/pin-controller@40020000/spi2_mosi_pc3
 *   417 /soc/pin-controller@40020000/spi2_nss_pa11
 *   418 /soc/pin-controller@40020000/spi2_nss_pb12
 *   419 /soc/pin-controller@40020000/spi2_nss_pb4
 *   420 /soc/pin-controller@40020000/spi2_nss_pb9
 *   421 /soc/pin-controller@40020000/spi2_sck_pa12
 *   422 /soc/pin-controller@40020000/spi2_sck_pa9
 *   423 /soc/pin-controller@40020000/spi2_sck_pb10
 *   424 /soc/pin-controller@40020000/spi2_sck_pb13
 *   425 /soc/pin-controller@40020000/spi2_sck_pd3
 *   426 /soc/pin-controller@40020000/spi3_miso_pb4
 *   427 /soc/pin-controller@40020000/spi3_miso_pc11
 *   428 /soc/pin-controller@40020000/spi3_mosi_pb2
 *   429 /soc/pin-controller@40020000/spi3_mosi_pb5
 *   430 /soc/pin-controller@40020000/spi3_mosi_pc12
 *   431 /soc/pin-controller@40020000/spi3_mosi_pd6
 *   432 /soc/pin-controller@40020000/spi3_nss_pa15
 *   433 /soc/pin-controller@40020000/spi3_nss_pa4
 *   434 /soc/pin-controller@40020000/spi3_sck_pb3
 *   435 /soc/pin-controller@40020000/spi3_sck_pc10
 *   436 /soc/pin-controller@40020000/spi4_miso_pe13
 *   437 /soc/pin-controller@40020000/spi4_miso_pe5
 *   438 /soc/pin-controller@40020000/spi4_mosi_pe14
 *   439 /soc/pin-controller@40020000/spi4_mosi_pe6
 *   440 /soc/pin-controller@40020000/spi4_nss_pe11
 *   441 /soc/pin-controller@40020000/spi4_nss_pe4
 *   442 /soc/pin-controller@40020000/spi4_sck_pe12
 *   443 /soc/pin-controller@40020000/spi4_sck_pe2
 *   444 /soc/pin-controller@40020000/spi5_miso_pf8
 *   445 /soc/pin-controller@40020000/spi5_mosi_pf11
 *   446 /soc/pin-controller@40020000/spi5_mosi_pf9
 *   447 /soc/pin-controller@40020000/spi5_nss_pf6
 *   448 /soc/pin-controller@40020000/spi5_sck_pf7
 *   449 /soc/pin-controller@40020000/spi6_miso_pa6
 *   450 /soc/pin-controller@40020000/spi6_miso_pb4
 *   451 /soc/pin-controller@40020000/spi6_miso_pg12
 *   452 /soc/pin-controller@40020000/spi6_mosi_pa7
 *   453 /soc/pin-controller@40020000/spi6_mosi_pb5
 *   454 /soc/pin-controller@40020000/spi6_mosi_pg14
 *   455 /soc/pin-controller@40020000/spi6_nss_pa15
 *   456 /soc/pin-controller@40020000/spi6_nss_pa4
 *   457 /soc/pin-controller@40020000/spi6_nss_pg8
 *   458 /soc/pin-controller@40020000/spi6_sck_pa5
 *   459 /soc/pin-controller@40020000/spi6_sck_pb3
 *   460 /soc/pin-controller@40020000/spi6_sck_pg13
 *   461 /soc/pin-controller@40020000/tim10_ch1_pb8
 *   462 /soc/pin-controller@40020000/tim10_ch1_pf6
 *   463 /soc/pin-controller@40020000/tim11_ch1_pb9
 *   464 /soc/pin-controller@40020000/tim11_ch1_pf7
 *   465 /soc/pin-controller@40020000/tim12_ch1_pb14
 *   466 /soc/pin-controller@40020000/tim12_ch2_pb15
 *   467 /soc/pin-controller@40020000/tim13_ch1_pa6
 *   468 /soc/pin-controller@40020000/tim13_ch1_pf8
 *   469 /soc/pin-controller@40020000/tim14_ch1_pa7
 *   470 /soc/pin-controller@40020000/tim14_ch1_pf9
 *   471 /soc/pin-controller@40020000/tim1_ch1_pa8
 *   472 /soc/pin-controller@40020000/tim1_ch1_pe9
 *   473 /soc/pin-controller@40020000/tim1_ch1n_pa7
 *   474 /soc/pin-controller@40020000/tim1_ch1n_pb13
 *   475 /soc/pin-controller@40020000/tim1_ch1n_pe8
 *   476 /soc/pin-controller@40020000/tim1_ch2_pa9
 *   477 /soc/pin-controller@40020000/tim1_ch2_pe11
 *   478 /soc/pin-controller@40020000/tim1_ch2n_pb0
 *   479 /soc/pin-controller@40020000/tim1_ch2n_pb14
 *   480 /soc/pin-controller@40020000/tim1_ch2n_pe10
 *   481 /soc/pin-controller@40020000/tim1_ch3_pa10
 *   482 /soc/pin-controller@40020000/tim1_ch3n_pb1
 *   483 /soc/pin-controller@40020000/tim1_ch3n_pb15
 *   484 /soc/pin-controller@40020000/tim1_ch3n_pe12
 *   485 /soc/pin-controller@40020000/tim1_ch4_pa11
 *   486 /soc/pin-controller@40020000/tim1_ch4_pe14
 *   487 /soc/pin-controller@40020000/tim2_ch1_pa0
 *   488 /soc/pin-controller@40020000/tim2_ch1_pa15
 *   489 /soc/pin-controller@40020000/tim2_ch1_pa5
 *   490 /soc/pin-controller@40020000/tim2_ch2_pa1
 *   491 /soc/pin-controller@40020000/tim2_ch2_pb3
 *   492 /soc/pin-controller@40020000/tim2_ch3_pa2
 *   493 /soc/pin-controller@40020000/tim2_ch3_pb10
 *   494 /soc/pin-controller@40020000/tim2_ch4_pa3
 *   495 /soc/pin-controller@40020000/tim2_ch4_pb11
 *   496 /soc/pin-controller@40020000/tim3_ch1_pa6
 *   497 /soc/pin-controller@40020000/tim3_ch1_pb4
 *   498 /soc/pin-controller@40020000/tim3_ch1_pc6
 *   499 /soc/pin-controller@40020000/tim3_ch2_pa7
 *   500 /soc/pin-controller@40020000/tim3_ch2_pb5
 *   501 /soc/pin-controller@40020000/tim3_ch2_pc7
 *   502 /soc/pin-controller@40020000/tim3_ch3_pb0
 *   503 /soc/pin-controller@40020000/tim3_ch3_pc8
 *   504 /soc/pin-controller@40020000/tim3_ch4_pb1
 *   505 /soc/pin-controller@40020000/tim3_ch4_pc9
 *   506 /soc/pin-controller@40020000/tim4_ch1_pb6
 *   507 /soc/pin-controller@40020000/tim4_ch1_pd12
 *   508 /soc/pin-controller@40020000/tim4_ch2_pb7
 *   509 /soc/pin-controller@40020000/tim4_ch2_pd13
 *   510 /soc/pin-controller@40020000/tim4_ch3_pb8
 *   511 /soc/pin-controller@40020000/tim4_ch3_pd14
 *   512 /soc/pin-controller@40020000/tim4_ch4_pb9
 *   513 /soc/pin-controller@40020000/tim4_ch4_pd15
 *   514 /soc/pin-controller@40020000/tim5_ch1_pa0
 *   515 /soc/pin-controller@40020000/tim5_ch2_pa1
 *   516 /soc/pin-controller@40020000/tim5_ch3_pa2
 *   517 /soc/pin-controller@40020000/tim5_ch4_pa3
 *   518 /soc/pin-controller@40020000/tim8_ch1_pc6
 *   519 /soc/pin-controller@40020000/tim8_ch1n_pa5
 *   520 /soc/pin-controller@40020000/tim8_ch1n_pa7
 *   521 /soc/pin-controller@40020000/tim8_ch2_pc7
 *   522 /soc/pin-controller@40020000/tim8_ch2n_pb0
 *   523 /soc/pin-controller@40020000/tim8_ch2n_pb14
 *   524 /soc/pin-controller@40020000/tim8_ch3_pc8
 *   525 /soc/pin-controller@40020000/tim8_ch3n_pb1
 *   526 /soc/pin-controller@40020000/tim8_ch3n_pb15
 *   527 /soc/pin-controller@40020000/tim8_ch4_pc9
 *   528 /soc/pin-controller@40020000/tim9_ch1_pa2
 *   529 /soc/pin-controller@40020000/tim9_ch1_pe5
 *   530 /soc/pin-controller@40020000/tim9_ch2_pa3
 *   531 /soc/pin-controller@40020000/tim9_ch2_pe6
 *   532 /soc/pin-controller@40020000/uart4_cts_pb0
 *   533 /soc/pin-controller@40020000/uart4_cts_pb15
 *   534 /soc/pin-controller@40020000/uart4_rts_pa15
 *   535 /soc/pin-controller@40020000/uart4_rts_pb14
 *   536 /soc/pin-controller@40020000/uart4_rx_pa1
 *   537 /soc/pin-controller@40020000/uart4_rx_pa11
 *   538 /soc/pin-controller@40020000/uart4_rx_pc11
 *   539 /soc/pin-controller@40020000/uart4_rx_pd0
 *   540 /soc/pin-controller@40020000/uart4_tx_pa0
 *   541 /soc/pin-controller@40020000/uart4_tx_pa12
 *   542 /soc/pin-controller@40020000/uart4_tx_pc10
 *   543 /soc/pin-controller@40020000/uart4_tx_pd1
 *   544 /soc/pin-controller@40020000/uart5_cts_pc9
 *   545 /soc/pin-controller@40020000/uart5_rts_pc8
 *   546 /soc/pin-controller@40020000/uart5_rx_pb12
 *   547 /soc/pin-controller@40020000/uart5_rx_pb5
 *   548 /soc/pin-controller@40020000/uart5_rx_pb8
 *   549 /soc/pin-controller@40020000/uart5_rx_pd2
 *   550 /soc/pin-controller@40020000/uart5_tx_pb13
 *   551 /soc/pin-controller@40020000/uart5_tx_pb6
 *   552 /soc/pin-controller@40020000/uart5_tx_pb9
 *   553 /soc/pin-controller@40020000/uart5_tx_pc12
 *   554 /soc/pin-controller@40020000/uart7_cts_pe10
 *   555 /soc/pin-controller@40020000/uart7_cts_pf9
 *   556 /soc/pin-controller@40020000/uart7_rts_pe9
 *   557 /soc/pin-controller@40020000/uart7_rts_pf8
 *   558 /soc/pin-controller@40020000/uart7_rx_pa8
 *   559 /soc/pin-controller@40020000/uart7_rx_pb3
 *   560 /soc/pin-controller@40020000/uart7_rx_pe7
 *   561 /soc/pin-controller@40020000/uart7_rx_pf6
 *   562 /soc/pin-controller@40020000/uart7_tx_pa15
 *   563 /soc/pin-controller@40020000/uart7_tx_pb4
 *   564 /soc/pin-controller@40020000/uart7_tx_pe8
 *   565 /soc/pin-controller@40020000/uart7_tx_pf7
 *   566 /soc/pin-controller@40020000/uart8_cts_pd14
 *   567 /soc/pin-controller@40020000/uart8_rts_pd15
 *   568 /soc/pin-controller@40020000/uart8_rx_pe0
 *   569 /soc/pin-controller@40020000/uart8_tx_pe1
 *   570 /soc/pin-controller@40020000/usart1_cts_pa11
 *   571 /soc/pin-controller@40020000/usart1_rts_pa12
 *   572 /soc/pin-controller@40020000/usart1_rx_pa10
 *   573 /soc/pin-controller@40020000/usart1_rx_pb15
 *   574 /soc/pin-controller@40020000/usart1_rx_pb7
 *   575 /soc/pin-controller@40020000/usart1_tx_pa9
 *   576 /soc/pin-controller@40020000/usart1_tx_pb14
 *   577 /soc/pin-controller@40020000/usart1_tx_pb6
 *   578 /soc/pin-controller@40020000/usart2_cts_pa0
 *   579 /soc/pin-controller@40020000/usart2_rts_pa1
 *   580 /soc/pin-controller@40020000/usart2_rx_pa3
 *   581 /soc/pin-controller@40020000/usart2_tx_pa2
 *   582 /soc/pin-controller@40020000/usart3_cts_pb13
 *   583 /soc/pin-controller@40020000/usart3_cts_pd11
 *   584 /soc/pin-controller@40020000/usart3_rts_pb14
 *   585 /soc/pin-controller@40020000/usart3_rts_pd12
 *   586 /soc/pin-controller@40020000/usart3_rx_pb11
 *   587 /soc/pin-controller@40020000/usart3_rx_pc11
 *   588 /soc/pin-controller@40020000/usart3_tx_pb10
 *   589 /soc/pin-controller@40020000/usart3_tx_pc10
 *   590 /soc/pin-controller@40020000/usart6_cts_pg13
 *   591 /soc/pin-controller@40020000/usart6_cts_pg15
 *   592 /soc/pin-controller@40020000/usart6_rts_pg12
 *   593 /soc/pin-controller@40020000/usart6_rts_pg8
 *   594 /soc/pin-controller@40020000/usart6_rx_pc7
 *   595 /soc/pin-controller@40020000/usart6_tx_pc6
 *   596 /soc/pin-controller@40020000/usb_otg_fs_id_pa10
 *   597 /soc/pin-controller@40020000/usb_otg_fs_sof_pa8
 *   598 /soc/pin-controller@40020000/usb_otg_fs_vbus_pa9
 *   599 /soc/pin-controller@40020000/usb_otg_hs_dm_pb14
 *   600 /soc/pin-controller@40020000/usb_otg_hs_dp_pb15
 *   601 /soc/pin-controller@40020000/usb_otg_hs_id_pb12
 *   602 /soc/pin-controller@40020000/usb_otg_hs_sof_pa4
 *   603 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d0_pa3
 *   604 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d1_pb0
 *   605 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d2_pb1
 *   606 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d3_pb10
 *   607 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d4_pb11
 *   608 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d5_pb12
 *   609 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d6_pb13
 *   610 /soc/pin-controller@40020000/usb_otg_hs_ulpi_d7_pb5
 *   611 /soc/pin-controller@40020000/usb_otg_hs_ulpi_dir_pc2
 *   612 /soc/pin-controller@40020000/usb_otg_hs_ulpi_nxt_pc3
 *   613 /soc/pin-controller@40020000/usb_otg_hs_ulpi_stp_pc0
 *   614 /soc/pin-controller@40020000/usb_otg_hs_vbus_pb13
 *   615 /soc/timers@40000000
 *   616 /soc/timers@40000000/pwm
 *   617 /soc/timers@40000400
 *   618 /soc/timers@40000400/pwm
 *   619 /soc/timers@40000800
 *   620 /soc/timers@40000800/pwm
 *   621 /soc/timers@40000c00
 *   622 /soc/timers@40000c00/pwm
 *   623 /soc/timers@40001800
 *   624 /soc/timers@40001800/pwm
 *   625 /soc/timers@40001c00
 *   626 /soc/timers@40001c00/pwm
 *   627 /soc/timers@40002000
 *   628 /soc/timers@40002000/pwm
 *   629 /soc/timers@40010000
 *   630 /soc/pin-controller@40020000/tim1_ch3_pe13
 *   631 /soc/timers@40010000/pwm
 *   632 /soc/timers@40010400
 *   633 /soc/timers@40010400/pwm
 *   634 /soc/timers@40014000
 *   635 /soc/timers@40014000/pwm
 *   636 /soc/timers@40014400
 *   637 /soc/timers@40014400/pwm
 *   638 /soc/timers@40014800
 *   639 /soc/timers@40014800/pwm
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_otgfs_phy) fn(DT_N_S_memory_20020000) fn(DT_N_S_memory_20000000) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_otgfs_phy, __VA_ARGS__) fn(DT_N_S_memory_20020000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_otgfs_phy) fn(DT_N_S_memory_20020000) fn(DT_N_S_memory_20000000) fn(DT_N_S_connector) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) 
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_otgfs_phy, __VA_ARGS__) fn(DT_N_S_memory_20020000, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_ORD 0

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /memory@20000000 */ \
	5, /* /memory@20020000 */ \
	6, /* /clocks */ \
	10, /* /cpus */ \
	13, /* /gpio_keys */ \
	14, /* /soc */ \
	21, /* /leds */ \
	88, /* /otghs_fs_phy */ \
	90, /* /otgfs_phy */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_st_stm32f767zi_nucleo DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_COMPAT_MATCHES_st_stm32f767zi_nucleo 1
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"st,stm32f767zi-nucleo"}
#define DT_N_P_compatible_IDX_0 "st,stm32f767zi-nucleo"
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 4

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_zephyr_memory_region DT_N_S_memory_20000000
#define DT_N_INST_0_arm_dtcm             DT_N_S_memory_20000000
#define DT_N_NODELABEL_dtcm              DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_memory_20000000_COMPAT_MATCHES_arm_dtcm 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_zephyr_memory_region "DTCM"
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_TOKEN DTCM
#define DT_N_S_memory_20000000_P_zephyr_memory_region_STRING_UPPER_TOKEN DTCM
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0) \
	fn(DT_N_S_memory_20000000, zephyr_memory_region, 1) \
	fn(DT_N_S_memory_20000000, zephyr_memory_region, 2) \
	fn(DT_N_S_memory_20000000, zephyr_memory_region, 3)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, zephyr_memory_region, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, zephyr_memory_region, 1, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, zephyr_memory_region, 2, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, zephyr_memory_region, 3, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"zephyr,memory-region", "arm,dtcm"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_IDX_1 "arm,dtcm"
#define DT_N_S_memory_20000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0) \
	fn(DT_N_S_memory_20000000, compatible, 1)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 2
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 131072 /* 0x20000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 131072
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, reg, 0) \
	fn(DT_N_S_memory_20000000, reg, 1)
#define DT_N_S_memory_20000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20000000, reg, 1, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /memory@20020000
 *
 * Node identifier: DT_N_S_memory_20020000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20020000_PATH "/memory@20020000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20020000_FULL_NAME "memory@20020000"

/* Node parent (/) identifier: */
#define DT_N_S_memory_20020000_PARENT DT_N
#define DT_N_S_memory_20020000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_memory_20020000_ORD 5

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20020000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20020000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20020000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20020000_REG_NUM 1
#define DT_N_S_memory_20020000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20020000_REG_IDX_0_VAL_ADDRESS 537001984 /* 0x20020000 */
#define DT_N_S_memory_20020000_REG_IDX_0_VAL_SIZE 393216 /* 0x60000 */
#define DT_N_S_memory_20020000_RANGES_NUM 0
#define DT_N_S_memory_20020000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20020000_IRQ_NUM 0
#define DT_N_S_memory_20020000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20020000_P_reg {537001984 /* 0x20020000 */, 393216 /* 0x60000 */}
#define DT_N_S_memory_20020000_P_reg_IDX_0 537001984
#define DT_N_S_memory_20020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20020000_P_reg_IDX_1 393216
#define DT_N_S_memory_20020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20020000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20020000, reg, 0) \
	fn(DT_N_S_memory_20020000, reg, 1)
#define DT_N_S_memory_20020000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20020000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_memory_20020000, reg, 1, __VA_ARGS__)
#define DT_N_S_memory_20020000_P_reg_EXISTS 1
#define DT_N_S_memory_20020000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20020000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20020000, compatible, 0)
#define DT_N_S_memory_20020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20020000_P_compatible_LEN 1
#define DT_N_S_memory_20020000_P_compatible_EXISTS 1
#define DT_N_S_memory_20020000_P_wakeup_source 0
#define DT_N_S_memory_20020000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_clk_hsi) fn(DT_N_S_clocks_S_clk_lse) fn(DT_N_S_clocks_S_clk_lsi) fn(DT_N_S_clocks_S_pll)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_hsi, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lse, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_lsi, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clk_hse) fn(DT_N_S_clocks_S_pll) 
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__) fn(DT_N_S_clocks_S_pll, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 6

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	7, /* /clocks/clk-hsi */ \
	8, /* /clocks/clk-lse */ \
	9, /* /clocks/clk-lsi */ \
	16, /* /clocks/clk-hse */ \
	17, /* /clocks/pll */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clk-hsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_hsi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hsi_PATH "/clocks/clk-hsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hsi_FULL_NAME "clk-hsi"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hsi_PARENT DT_N_S_clocks
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hsi_ORD 7

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hsi_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hsi_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clk_hsi
#define DT_N_NODELABEL_clk_hsi  DT_N_S_clocks_S_clk_hsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_hsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hsi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_hsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency 16000000
#define DT_N_S_clocks_S_clk_hsi_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lse
 *
 * Node identifier: DT_N_S_clocks_S_clk_lse
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lse_PATH "/clocks/clk-lse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lse_FULL_NAME "clk-lse"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lse_PARENT DT_N_S_clocks
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lse_ORD 8

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lse_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lse_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lse_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clk_lse
#define DT_N_NODELABEL_clk_lse  DT_N_S_clocks_S_clk_lse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lse_REG_NUM 0
#define DT_N_S_clocks_S_clk_lse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lse_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_lse_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency 32768
#define DT_N_S_clocks_S_clk_lse_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/clk-lsi
 *
 * Node identifier: DT_N_S_clocks_S_clk_lsi
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_lsi_PATH "/clocks/clk-lsi"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_lsi_FULL_NAME "clk-lsi"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_lsi_PARENT DT_N_S_clocks
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_lsi_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_lsi_ORD 9

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_lsi_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_lsi_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_lsi_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clk_lsi
#define DT_N_NODELABEL_clk_lsi  DT_N_S_clocks_S_clk_lsi

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_lsi_REG_NUM 0
#define DT_N_S_clocks_S_clk_lsi_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_lsi_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_lsi_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_lsi_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_lsi_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_lsi_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency 32000
#define DT_N_S_clocks_S_clk_lsi_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0) 
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 10

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	11, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m7):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m7.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 11

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	10, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS \
	12, /* /cpus/cpu@0/mpu@e000ed90 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m7 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m7 1
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m7"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m7"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, reg, 0)
#define DT_N_S_cpus_S_cpu_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, reg, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /cpus/cpu@0/mpu@e000ed90
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
 *
 * Binding (compatible = arm,armv7m-mpu):
 *   $ZEPHYR_BASE/dts/bindings/mmu_mpu/arm,armv7m-mpu.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PATH "/cpus/cpu@0/mpu@e000ed90"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FULL_NAME "mpu@e000ed90"

/* Node parent (/cpus/cpu@0) identifier: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PARENT DT_N_S_cpus_S_cpu_0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_ORD 12

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REQUIRES_ORDS \
	11, /* /cpus/cpu@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_EXISTS 1
#define DT_N_INST_0_arm_armv7m_mpu DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90
#define DT_N_NODELABEL_mpu         DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_ADDRESS 3758157200 /* 0xe000ed90 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_REG_IDX_0_VAL_SIZE 64 /* 0x40 */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_COMPAT_MATCHES_arm_armv7m_mpu 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg {3758157200 /* 0xe000ed90 */, 64 /* 0x40 */}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0 3758157200
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1 64
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_IDX_1_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 0) \
	fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 1)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, reg, 1, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions 8
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_arm_num_mpu_regions_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible {"arm,armv7m-mpu"}
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0 "arm,armv7m-mpu"
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0) 
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 13

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	20, /* /gpio_keys/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_controller_a0000000) fn(DT_N_S_soc_S_flash_controller_40023c00) fn(DT_N_S_soc_S_rcc_40023800) fn(DT_N_S_soc_S_interrupt_controller_40013c00) fn(DT_N_S_soc_S_pin_controller_40020000) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_watchdog_40002c00) fn(DT_N_S_soc_S_serial_40011000) fn(DT_N_S_soc_S_serial_40004400) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40004c00) fn(DT_N_S_soc_S_serial_40005000) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_serial_40007800) fn(DT_N_S_soc_S_serial_40007c00) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_i2c_40005800) fn(DT_N_S_soc_S_i2c_40005c00) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_spi_40003800) fn(DT_N_S_soc_S_spi_40003c00) fn(DT_N_S_soc_S_spi_40013400) fn(DT_N_S_soc_S_spi_40015000) fn(DT_N_S_soc_S_can_40006400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_timers_40000000) fn(DT_N_S_soc_S_timers_40000400) fn(DT_N_S_soc_S_timers_40000800) fn(DT_N_S_soc_S_timers_40000c00) fn(DT_N_S_soc_S_timers_40001000) fn(DT_N_S_soc_S_timers_40001400) fn(DT_N_S_soc_S_timers_40010400) fn(DT_N_S_soc_S_timers_40014000) fn(DT_N_S_soc_S_timers_40014400) fn(DT_N_S_soc_S_timers_40014800) fn(DT_N_S_soc_S_timers_40001800) fn(DT_N_S_soc_S_timers_40001c00) fn(DT_N_S_soc_S_timers_40002000) fn(DT_N_S_soc_S_usb_50000000) fn(DT_N_S_soc_S_usb_40040000) fn(DT_N_S_soc_S_rtc_40002800) fn(DT_N_S_soc_S_adc_40012000) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_dma_40026000) fn(DT_N_S_soc_S_dma_40026400) fn(DT_N_S_soc_S_rng_50060800) fn(DT_N_S_soc_S_sdmmc_40012c00) fn(DT_N_S_soc_S_memory_40024000) fn(DT_N_S_soc_S_quadspi_a0001000) fn(DT_N_S_soc_S_i2c_40006000) fn(DT_N_S_soc_S_spi_40015400) fn(DT_N_S_soc_S_ethernet_40028000) fn(DT_N_S_soc_S_sdmmc_40011c00)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_controller_a0000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_40023800, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_40013c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40002c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004c00, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40007c00, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005800, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003800, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40003c00, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015000, __VA_ARGS__) fn(DT_N_S_soc_S_can_40006400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40000c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014000, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40014800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001800, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40001c00, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_40040000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_40002800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40026000, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40026400, __VA_ARGS__) fn(DT_N_S_soc_S_rng_50060800, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_40012c00, __VA_ARGS__) fn(DT_N_S_soc_S_memory_40024000, __VA_ARGS__) fn(DT_N_S_soc_S_quadspi_a0001000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40015400, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_sdmmc_40011c00, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_flash_controller_40023c00) fn(DT_N_S_soc_S_rcc_40023800) fn(DT_N_S_soc_S_interrupt_controller_40013c00) fn(DT_N_S_soc_S_pin_controller_40020000) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40011400) fn(DT_N_S_soc_S_i2c_40005400) fn(DT_N_S_soc_S_spi_40013000) fn(DT_N_S_soc_S_can_40006400) fn(DT_N_S_soc_S_timers_40010000) fn(DT_N_S_soc_S_usb_50000000) fn(DT_N_S_soc_S_rtc_40002800) fn(DT_N_S_soc_S_adc_40012000) fn(DT_N_S_soc_S_dac_40007400) fn(DT_N_S_soc_S_rng_50060800) fn(DT_N_S_soc_S_ethernet_40028000) 
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00, __VA_ARGS__) fn(DT_N_S_soc_S_rcc_40023800, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_40013c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_can_40006400, __VA_ARGS__) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_usb_50000000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_40002800, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__) fn(DT_N_S_soc_S_rng_50060800, __VA_ARGS__) fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 14

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	28, /* /soc/adc@40012000 */ \
	31, /* /soc/can@40006400 */ \
	33, /* /soc/dac@40007400 */ \
	34, /* /soc/dma@40026000 */ \
	35, /* /soc/dma@40026400 */ \
	45, /* /soc/ethernet@40028000 */ \
	48, /* /soc/i2c@40005400 */ \
	49, /* /soc/i2c@40005800 */ \
	50, /* /soc/i2c@40005c00 */ \
	51, /* /soc/i2c@40006000 */ \
	52, /* /soc/interrupt-controller@40013c00 */ \
	53, /* /soc/memory@40024000 */ \
	54, /* /soc/quadspi@a0001000 */ \
	55, /* /soc/rng@50060800 */ \
	56, /* /soc/rtc@40002800 */ \
	57, /* /soc/sdmmc@40011c00 */ \
	58, /* /soc/sdmmc@40012c00 */ \
	63, /* /soc/serial@40004400 */ \
	66, /* /soc/serial@40004800 */ \
	67, /* /soc/serial@40004c00 */ \
	68, /* /soc/serial@40005000 */ \
	69, /* /soc/serial@40007800 */ \
	70, /* /soc/serial@40007c00 */ \
	71, /* /soc/serial@40011000 */ \
	74, /* /soc/serial@40011400 */ \
	75, /* /soc/spi@40003800 */ \
	76, /* /soc/spi@40003c00 */ \
	81, /* /soc/spi@40013000 */ \
	82, /* /soc/spi@40013400 */ \
	83, /* /soc/spi@40015000 */ \
	84, /* /soc/spi@40015400 */ \
	85, /* /soc/timer@e000e010 */ \
	86, /* /soc/timers@40001000 */ \
	87, /* /soc/timers@40001400 */ \
	89, /* /soc/usb@40040000 */ \
	93, /* /soc/usb@50000000 */ \
	94, /* /soc/watchdog@40002c00 */ \
	95, /* /soc/watchdog@40003000 */ \
	96, /* /soc/flash-controller@40023c00 */ \
	104, /* /soc/memory-controller@a0000000 */ \
	615, /* /soc/timers@40000000 */ \
	617, /* /soc/timers@40000400 */ \
	619, /* /soc/timers@40000800 */ \
	621, /* /soc/timers@40000c00 */ \
	623, /* /soc/timers@40001800 */ \
	625, /* /soc/timers@40001c00 */ \
	627, /* /soc/timers@40002000 */ \
	629, /* /soc/timers@40010000 */ \
	632, /* /soc/timers@40010400 */ \
	634, /* /soc/timers@40014000 */ \
	636, /* /soc/timers@40014400 */ \
	638, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000
 *
 * Binding (compatible = st,stm32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_PATH "/soc/pin-controller@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_FULL_NAME "pin-controller@40020000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_pin_controller_40020000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3)
#define DT_N_S_soc_S_pin_controller_40020000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3) 
#define DT_N_S_soc_S_pin_controller_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_ORD 15

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_REQUIRES_ORDS \
	14, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_SUPPORTS_ORDS \
	19, /* /soc/pin-controller@40020000/gpio@40020800 */ \
	22, /* /soc/pin-controller@40020000/gpio@40020400 */ \
	27, /* /soc/pin-controller@40020000/adc1_in0_pa0 */ \
	29, /* /soc/pin-controller@40020000/can1_rx_pd0 */ \
	30, /* /soc/pin-controller@40020000/can1_tx_pd1 */ \
	32, /* /soc/pin-controller@40020000/dac_out1_pa4 */ \
	36, /* /soc/pin-controller@40020000/eth_crs_dv_pa7 */ \
	37, /* /soc/pin-controller@40020000/eth_mdc_pc1 */ \
	38, /* /soc/pin-controller@40020000/eth_mdio_pa2 */ \
	39, /* /soc/pin-controller@40020000/eth_ref_clk_pa1 */ \
	40, /* /soc/pin-controller@40020000/eth_rxd0_pc4 */ \
	41, /* /soc/pin-controller@40020000/eth_rxd1_pc5 */ \
	42, /* /soc/pin-controller@40020000/eth_tx_en_pg11 */ \
	43, /* /soc/pin-controller@40020000/eth_txd0_pg13 */ \
	44, /* /soc/pin-controller@40020000/eth_txd1_pb13 */ \
	46, /* /soc/pin-controller@40020000/i2c1_scl_pb8 */ \
	47, /* /soc/pin-controller@40020000/i2c1_sda_pb9 */ \
	59, /* /soc/pin-controller@40020000/usart2_cts_pd3 */ \
	60, /* /soc/pin-controller@40020000/usart2_rts_pd4 */ \
	61, /* /soc/pin-controller@40020000/usart2_rx_pd6 */ \
	62, /* /soc/pin-controller@40020000/usart2_tx_pd5 */ \
	64, /* /soc/pin-controller@40020000/usart3_rx_pd9 */ \
	65, /* /soc/pin-controller@40020000/usart3_tx_pd8 */ \
	72, /* /soc/pin-controller@40020000/usart6_rx_pg9 */ \
	73, /* /soc/pin-controller@40020000/usart6_tx_pg14 */ \
	77, /* /soc/pin-controller@40020000/gpio@40020C00 */ \
	78, /* /soc/pin-controller@40020000/spi1_miso_pa6 */ \
	79, /* /soc/pin-controller@40020000/spi1_mosi_pa7 */ \
	80, /* /soc/pin-controller@40020000/spi1_sck_pa5 */ \
	91, /* /soc/pin-controller@40020000/usb_otg_fs_dm_pa11 */ \
	92, /* /soc/pin-controller@40020000/usb_otg_fs_dp_pa12 */ \
	106, /* /soc/pin-controller@40020000/adc1_in10_pc0 */ \
	107, /* /soc/pin-controller@40020000/adc1_in11_pc1 */ \
	108, /* /soc/pin-controller@40020000/adc1_in12_pc2 */ \
	109, /* /soc/pin-controller@40020000/adc1_in13_pc3 */ \
	110, /* /soc/pin-controller@40020000/adc1_in14_pc4 */ \
	111, /* /soc/pin-controller@40020000/adc1_in15_pc5 */ \
	112, /* /soc/pin-controller@40020000/adc1_in1_pa1 */ \
	113, /* /soc/pin-controller@40020000/adc1_in2_pa2 */ \
	114, /* /soc/pin-controller@40020000/adc1_in3_pa3 */ \
	115, /* /soc/pin-controller@40020000/adc1_in4_pa4 */ \
	116, /* /soc/pin-controller@40020000/adc1_in5_pa5 */ \
	117, /* /soc/pin-controller@40020000/adc1_in6_pa6 */ \
	118, /* /soc/pin-controller@40020000/adc1_in7_pa7 */ \
	119, /* /soc/pin-controller@40020000/adc1_in8_pb0 */ \
	120, /* /soc/pin-controller@40020000/adc1_in9_pb1 */ \
	121, /* /soc/pin-controller@40020000/adc2_in0_pa0 */ \
	122, /* /soc/pin-controller@40020000/adc2_in10_pc0 */ \
	123, /* /soc/pin-controller@40020000/adc2_in11_pc1 */ \
	124, /* /soc/pin-controller@40020000/adc2_in12_pc2 */ \
	125, /* /soc/pin-controller@40020000/adc2_in13_pc3 */ \
	126, /* /soc/pin-controller@40020000/adc2_in14_pc4 */ \
	127, /* /soc/pin-controller@40020000/adc2_in15_pc5 */ \
	128, /* /soc/pin-controller@40020000/adc2_in1_pa1 */ \
	129, /* /soc/pin-controller@40020000/adc2_in2_pa2 */ \
	130, /* /soc/pin-controller@40020000/adc2_in3_pa3 */ \
	131, /* /soc/pin-controller@40020000/adc2_in4_pa4 */ \
	132, /* /soc/pin-controller@40020000/adc2_in5_pa5 */ \
	133, /* /soc/pin-controller@40020000/adc2_in6_pa6 */ \
	134, /* /soc/pin-controller@40020000/adc2_in7_pa7 */ \
	135, /* /soc/pin-controller@40020000/adc2_in8_pb0 */ \
	136, /* /soc/pin-controller@40020000/adc2_in9_pb1 */ \
	137, /* /soc/pin-controller@40020000/adc3_in0_pa0 */ \
	138, /* /soc/pin-controller@40020000/adc3_in10_pc0 */ \
	139, /* /soc/pin-controller@40020000/adc3_in11_pc1 */ \
	140, /* /soc/pin-controller@40020000/adc3_in12_pc2 */ \
	141, /* /soc/pin-controller@40020000/adc3_in13_pc3 */ \
	142, /* /soc/pin-controller@40020000/adc3_in14_pf4 */ \
	143, /* /soc/pin-controller@40020000/adc3_in15_pf5 */ \
	144, /* /soc/pin-controller@40020000/adc3_in1_pa1 */ \
	145, /* /soc/pin-controller@40020000/adc3_in2_pa2 */ \
	146, /* /soc/pin-controller@40020000/adc3_in3_pa3 */ \
	147, /* /soc/pin-controller@40020000/adc3_in4_pf6 */ \
	148, /* /soc/pin-controller@40020000/adc3_in5_pf7 */ \
	149, /* /soc/pin-controller@40020000/adc3_in6_pf8 */ \
	150, /* /soc/pin-controller@40020000/adc3_in7_pf9 */ \
	151, /* /soc/pin-controller@40020000/adc3_in8_pf10 */ \
	152, /* /soc/pin-controller@40020000/adc3_in9_pf3 */ \
	153, /* /soc/pin-controller@40020000/can1_rx_pa11 */ \
	154, /* /soc/pin-controller@40020000/can1_rx_pb8 */ \
	155, /* /soc/pin-controller@40020000/can1_tx_pa12 */ \
	156, /* /soc/pin-controller@40020000/can1_tx_pb9 */ \
	157, /* /soc/pin-controller@40020000/can2_rx_pb12 */ \
	158, /* /soc/pin-controller@40020000/can2_rx_pb5 */ \
	159, /* /soc/pin-controller@40020000/can2_tx_pb13 */ \
	160, /* /soc/pin-controller@40020000/can2_tx_pb6 */ \
	161, /* /soc/pin-controller@40020000/can3_rx_pa8 */ \
	162, /* /soc/pin-controller@40020000/can3_rx_pb3 */ \
	163, /* /soc/pin-controller@40020000/can3_tx_pa15 */ \
	164, /* /soc/pin-controller@40020000/can3_tx_pb4 */ \
	165, /* /soc/pin-controller@40020000/dac_out2_pa5 */ \
	166, /* /soc/pin-controller@40020000/eth_col_pa3 */ \
	167, /* /soc/pin-controller@40020000/eth_crs_pa0 */ \
	168, /* /soc/pin-controller@40020000/eth_pps_out_pb5 */ \
	169, /* /soc/pin-controller@40020000/eth_pps_out_pg8 */ \
	170, /* /soc/pin-controller@40020000/eth_rx_clk_pa1 */ \
	171, /* /soc/pin-controller@40020000/eth_rx_dv_pa7 */ \
	172, /* /soc/pin-controller@40020000/eth_rx_er_pb10 */ \
	173, /* /soc/pin-controller@40020000/eth_rxd2_pb0 */ \
	174, /* /soc/pin-controller@40020000/eth_rxd3_pb1 */ \
	175, /* /soc/pin-controller@40020000/eth_tx_clk_pc3 */ \
	176, /* /soc/pin-controller@40020000/eth_tx_en_pb11 */ \
	177, /* /soc/pin-controller@40020000/eth_txd0_pb12 */ \
	178, /* /soc/pin-controller@40020000/eth_txd1_pg14 */ \
	179, /* /soc/pin-controller@40020000/eth_txd2_pc2 */ \
	180, /* /soc/pin-controller@40020000/eth_txd3_pb8 */ \
	181, /* /soc/pin-controller@40020000/eth_txd3_pe2 */ \
	182, /* /soc/pin-controller@40020000/fmc_a0_pf0 */ \
	183, /* /soc/pin-controller@40020000/fmc_a10_pg0 */ \
	184, /* /soc/pin-controller@40020000/fmc_a11_pg1 */ \
	185, /* /soc/pin-controller@40020000/fmc_a12_pg2 */ \
	186, /* /soc/pin-controller@40020000/fmc_a13_pg3 */ \
	187, /* /soc/pin-controller@40020000/fmc_a14_pg4 */ \
	188, /* /soc/pin-controller@40020000/fmc_a15_pg5 */ \
	189, /* /soc/pin-controller@40020000/fmc_a16_pd11 */ \
	190, /* /soc/pin-controller@40020000/fmc_a17_pd12 */ \
	191, /* /soc/pin-controller@40020000/fmc_a18_pd13 */ \
	192, /* /soc/pin-controller@40020000/fmc_a19_pe3 */ \
	193, /* /soc/pin-controller@40020000/fmc_a1_pf1 */ \
	194, /* /soc/pin-controller@40020000/fmc_a20_pe4 */ \
	195, /* /soc/pin-controller@40020000/fmc_a21_pe5 */ \
	196, /* /soc/pin-controller@40020000/fmc_a22_pe6 */ \
	197, /* /soc/pin-controller@40020000/fmc_a23_pe2 */ \
	198, /* /soc/pin-controller@40020000/fmc_a24_pg13 */ \
	199, /* /soc/pin-controller@40020000/fmc_a25_pg14 */ \
	200, /* /soc/pin-controller@40020000/fmc_a2_pf2 */ \
	201, /* /soc/pin-controller@40020000/fmc_a3_pf3 */ \
	202, /* /soc/pin-controller@40020000/fmc_a4_pf4 */ \
	203, /* /soc/pin-controller@40020000/fmc_a5_pf5 */ \
	204, /* /soc/pin-controller@40020000/fmc_a6_pf12 */ \
	205, /* /soc/pin-controller@40020000/fmc_a7_pf13 */ \
	206, /* /soc/pin-controller@40020000/fmc_a8_pf14 */ \
	207, /* /soc/pin-controller@40020000/fmc_a9_pf15 */ \
	208, /* /soc/pin-controller@40020000/fmc_clk_pd3 */ \
	209, /* /soc/pin-controller@40020000/fmc_d0_pd14 */ \
	210, /* /soc/pin-controller@40020000/fmc_d10_pe13 */ \
	211, /* /soc/pin-controller@40020000/fmc_d11_pe14 */ \
	212, /* /soc/pin-controller@40020000/fmc_d12_pe15 */ \
	213, /* /soc/pin-controller@40020000/fmc_d13_pd8 */ \
	214, /* /soc/pin-controller@40020000/fmc_d14_pd9 */ \
	215, /* /soc/pin-controller@40020000/fmc_d15_pd10 */ \
	216, /* /soc/pin-controller@40020000/fmc_d1_pd15 */ \
	217, /* /soc/pin-controller@40020000/fmc_d2_pd0 */ \
	218, /* /soc/pin-controller@40020000/fmc_d3_pd1 */ \
	219, /* /soc/pin-controller@40020000/fmc_d4_pe7 */ \
	220, /* /soc/pin-controller@40020000/fmc_d5_pe8 */ \
	221, /* /soc/pin-controller@40020000/fmc_d6_pe9 */ \
	222, /* /soc/pin-controller@40020000/fmc_d7_pe10 */ \
	223, /* /soc/pin-controller@40020000/fmc_d8_pe11 */ \
	224, /* /soc/pin-controller@40020000/fmc_d9_pe12 */ \
	225, /* /soc/pin-controller@40020000/fmc_int_pg7 */ \
	226, /* /soc/pin-controller@40020000/fmc_nbl0_pe0 */ \
	227, /* /soc/pin-controller@40020000/fmc_nbl1_pe1 */ \
	228, /* /soc/pin-controller@40020000/fmc_nce_pc8 */ \
	229, /* /soc/pin-controller@40020000/fmc_nce_pg9 */ \
	230, /* /soc/pin-controller@40020000/fmc_ne1_pc7 */ \
	231, /* /soc/pin-controller@40020000/fmc_ne1_pd7 */ \
	232, /* /soc/pin-controller@40020000/fmc_ne2_pc8 */ \
	233, /* /soc/pin-controller@40020000/fmc_ne2_pg9 */ \
	234, /* /soc/pin-controller@40020000/fmc_ne3_pg10 */ \
	235, /* /soc/pin-controller@40020000/fmc_ne3_pg6 */ \
	236, /* /soc/pin-controller@40020000/fmc_ne4_pg12 */ \
	237, /* /soc/pin-controller@40020000/fmc_nl_pb7 */ \
	238, /* /soc/pin-controller@40020000/fmc_noe_pd4 */ \
	239, /* /soc/pin-controller@40020000/fmc_nwait_pc6 */ \
	240, /* /soc/pin-controller@40020000/fmc_nwait_pd6 */ \
	241, /* /soc/pin-controller@40020000/fmc_nwe_pd5 */ \
	242, /* /soc/pin-controller@40020000/fmc_sdcke0_pc3 */ \
	243, /* /soc/pin-controller@40020000/fmc_sdcke0_pc5 */ \
	244, /* /soc/pin-controller@40020000/fmc_sdcke1_pb5 */ \
	245, /* /soc/pin-controller@40020000/fmc_sdclk_pg8 */ \
	246, /* /soc/pin-controller@40020000/fmc_sdncas_pg15 */ \
	247, /* /soc/pin-controller@40020000/fmc_sdne0_pc2 */ \
	248, /* /soc/pin-controller@40020000/fmc_sdne0_pc4 */ \
	249, /* /soc/pin-controller@40020000/fmc_sdne1_pb6 */ \
	250, /* /soc/pin-controller@40020000/fmc_sdnras_pf11 */ \
	251, /* /soc/pin-controller@40020000/fmc_sdnwe_pa7 */ \
	252, /* /soc/pin-controller@40020000/fmc_sdnwe_pc0 */ \
	253, /* /soc/pin-controller@40020000/gpio@40020000 */ \
	254, /* /soc/pin-controller@40020000/gpio@40021000 */ \
	255, /* /soc/pin-controller@40020000/gpio@40021400 */ \
	256, /* /soc/pin-controller@40020000/gpio@40021800 */ \
	257, /* /soc/pin-controller@40020000/gpio@40021C00 */ \
	258, /* /soc/pin-controller@40020000/gpio@40022000 */ \
	259, /* /soc/pin-controller@40020000/gpio@40022400 */ \
	260, /* /soc/pin-controller@40020000/gpio@40022800 */ \
	261, /* /soc/pin-controller@40020000/i2c1_scl_pb6 */ \
	262, /* /soc/pin-controller@40020000/i2c1_sda_pb7 */ \
	263, /* /soc/pin-controller@40020000/i2c2_scl_pb10 */ \
	264, /* /soc/pin-controller@40020000/i2c2_scl_pf1 */ \
	265, /* /soc/pin-controller@40020000/i2c2_sda_pb11 */ \
	266, /* /soc/pin-controller@40020000/i2c2_sda_pf0 */ \
	267, /* /soc/pin-controller@40020000/i2c3_scl_pa8 */ \
	268, /* /soc/pin-controller@40020000/i2c3_sda_pc9 */ \
	269, /* /soc/pin-controller@40020000/i2c4_scl_pb6 */ \
	270, /* /soc/pin-controller@40020000/i2c4_scl_pb8 */ \
	271, /* /soc/pin-controller@40020000/i2c4_scl_pd12 */ \
	272, /* /soc/pin-controller@40020000/i2c4_scl_pf14 */ \
	273, /* /soc/pin-controller@40020000/i2c4_sda_pb7 */ \
	274, /* /soc/pin-controller@40020000/i2c4_sda_pb9 */ \
	275, /* /soc/pin-controller@40020000/i2c4_sda_pd13 */ \
	276, /* /soc/pin-controller@40020000/i2c4_sda_pf15 */ \
	277, /* /soc/pin-controller@40020000/i2s1_ck_pa5 */ \
	278, /* /soc/pin-controller@40020000/i2s1_ck_pb3 */ \
	279, /* /soc/pin-controller@40020000/i2s1_ck_pg11 */ \
	280, /* /soc/pin-controller@40020000/i2s1_sd_pa7 */ \
	281, /* /soc/pin-controller@40020000/i2s1_sd_pb5 */ \
	282, /* /soc/pin-controller@40020000/i2s1_sd_pd7 */ \
	283, /* /soc/pin-controller@40020000/i2s1_ws_pa15 */ \
	284, /* /soc/pin-controller@40020000/i2s1_ws_pa4 */ \
	285, /* /soc/pin-controller@40020000/i2s1_ws_pg10 */ \
	286, /* /soc/pin-controller@40020000/i2s2_ck_pa12 */ \
	287, /* /soc/pin-controller@40020000/i2s2_ck_pa9 */ \
	288, /* /soc/pin-controller@40020000/i2s2_ck_pb10 */ \
	289, /* /soc/pin-controller@40020000/i2s2_ck_pb13 */ \
	290, /* /soc/pin-controller@40020000/i2s2_ck_pd3 */ \
	291, /* /soc/pin-controller@40020000/i2s2_sd_pb15 */ \
	292, /* /soc/pin-controller@40020000/i2s2_sd_pc1 */ \
	293, /* /soc/pin-controller@40020000/i2s2_sd_pc3 */ \
	294, /* /soc/pin-controller@40020000/i2s2_ws_pa11 */ \
	295, /* /soc/pin-controller@40020000/i2s2_ws_pb12 */ \
	296, /* /soc/pin-controller@40020000/i2s2_ws_pb4 */ \
	297, /* /soc/pin-controller@40020000/i2s2_ws_pb9 */ \
	298, /* /soc/pin-controller@40020000/i2s3_ck_pb3 */ \
	299, /* /soc/pin-controller@40020000/i2s3_ck_pc10 */ \
	300, /* /soc/pin-controller@40020000/i2s3_sd_pb2 */ \
	301, /* /soc/pin-controller@40020000/i2s3_sd_pb5 */ \
	302, /* /soc/pin-controller@40020000/i2s3_sd_pc12 */ \
	303, /* /soc/pin-controller@40020000/i2s3_sd_pd6 */ \
	304, /* /soc/pin-controller@40020000/i2s3_ws_pa15 */ \
	305, /* /soc/pin-controller@40020000/i2s3_ws_pa4 */ \
	306, /* /soc/pin-controller@40020000/ltdc_b0_pe4 */ \
	307, /* /soc/pin-controller@40020000/ltdc_b0_pg14 */ \
	308, /* /soc/pin-controller@40020000/ltdc_b1_pa10 */ \
	309, /* /soc/pin-controller@40020000/ltdc_b1_pg12 */ \
	310, /* /soc/pin-controller@40020000/ltdc_b2_pa3 */ \
	311, /* /soc/pin-controller@40020000/ltdc_b2_pc9 */ \
	312, /* /soc/pin-controller@40020000/ltdc_b2_pd6 */ \
	313, /* /soc/pin-controller@40020000/ltdc_b2_pg10 */ \
	314, /* /soc/pin-controller@40020000/ltdc_b3_pa8 */ \
	315, /* /soc/pin-controller@40020000/ltdc_b3_pd10 */ \
	316, /* /soc/pin-controller@40020000/ltdc_b3_pg11 */ \
	317, /* /soc/pin-controller@40020000/ltdc_b4_pa10 */ \
	318, /* /soc/pin-controller@40020000/ltdc_b4_pe12 */ \
	319, /* /soc/pin-controller@40020000/ltdc_b4_pg12 */ \
	320, /* /soc/pin-controller@40020000/ltdc_b5_pa3 */ \
	321, /* /soc/pin-controller@40020000/ltdc_b6_pb8 */ \
	322, /* /soc/pin-controller@40020000/ltdc_b7_pb9 */ \
	323, /* /soc/pin-controller@40020000/ltdc_clk_pe14 */ \
	324, /* /soc/pin-controller@40020000/ltdc_clk_pg7 */ \
	325, /* /soc/pin-controller@40020000/ltdc_de_pe13 */ \
	326, /* /soc/pin-controller@40020000/ltdc_de_pf10 */ \
	327, /* /soc/pin-controller@40020000/ltdc_g0_pb1 */ \
	328, /* /soc/pin-controller@40020000/ltdc_g0_pe5 */ \
	329, /* /soc/pin-controller@40020000/ltdc_g1_pb0 */ \
	330, /* /soc/pin-controller@40020000/ltdc_g1_pe6 */ \
	331, /* /soc/pin-controller@40020000/ltdc_g2_pa6 */ \
	332, /* /soc/pin-controller@40020000/ltdc_g3_pc9 */ \
	333, /* /soc/pin-controller@40020000/ltdc_g3_pe11 */ \
	334, /* /soc/pin-controller@40020000/ltdc_g3_pg10 */ \
	335, /* /soc/pin-controller@40020000/ltdc_g4_pb10 */ \
	336, /* /soc/pin-controller@40020000/ltdc_g5_pb11 */ \
	337, /* /soc/pin-controller@40020000/ltdc_g6_pc7 */ \
	338, /* /soc/pin-controller@40020000/ltdc_g7_pb5 */ \
	339, /* /soc/pin-controller@40020000/ltdc_g7_pd3 */ \
	340, /* /soc/pin-controller@40020000/ltdc_g7_pg8 */ \
	341, /* /soc/pin-controller@40020000/ltdc_hsync_pc6 */ \
	342, /* /soc/pin-controller@40020000/ltdc_r0_pg13 */ \
	343, /* /soc/pin-controller@40020000/ltdc_r1_pa2 */ \
	344, /* /soc/pin-controller@40020000/ltdc_r2_pa1 */ \
	345, /* /soc/pin-controller@40020000/ltdc_r2_pc10 */ \
	346, /* /soc/pin-controller@40020000/ltdc_r3_pb0 */ \
	347, /* /soc/pin-controller@40020000/ltdc_r4_pa11 */ \
	348, /* /soc/pin-controller@40020000/ltdc_r4_pa5 */ \
	349, /* /soc/pin-controller@40020000/ltdc_r5_pa12 */ \
	350, /* /soc/pin-controller@40020000/ltdc_r5_pa9 */ \
	351, /* /soc/pin-controller@40020000/ltdc_r5_pc0 */ \
	352, /* /soc/pin-controller@40020000/ltdc_r6_pa8 */ \
	353, /* /soc/pin-controller@40020000/ltdc_r6_pb1 */ \
	354, /* /soc/pin-controller@40020000/ltdc_r7_pe15 */ \
	355, /* /soc/pin-controller@40020000/ltdc_r7_pg6 */ \
	356, /* /soc/pin-controller@40020000/ltdc_vsync_pa4 */ \
	357, /* /soc/pin-controller@40020000/quadspi_bk1_io0_pc9 */ \
	358, /* /soc/pin-controller@40020000/quadspi_bk1_io0_pd11 */ \
	359, /* /soc/pin-controller@40020000/quadspi_bk1_io0_pf8 */ \
	360, /* /soc/pin-controller@40020000/quadspi_bk1_io1_pc10 */ \
	361, /* /soc/pin-controller@40020000/quadspi_bk1_io1_pd12 */ \
	362, /* /soc/pin-controller@40020000/quadspi_bk1_io1_pf9 */ \
	363, /* /soc/pin-controller@40020000/quadspi_bk1_io2_pe2 */ \
	364, /* /soc/pin-controller@40020000/quadspi_bk1_io2_pf7 */ \
	365, /* /soc/pin-controller@40020000/quadspi_bk1_io3_pa1 */ \
	366, /* /soc/pin-controller@40020000/quadspi_bk1_io3_pd13 */ \
	367, /* /soc/pin-controller@40020000/quadspi_bk1_io3_pf6 */ \
	368, /* /soc/pin-controller@40020000/quadspi_bk1_ncs_pb10 */ \
	369, /* /soc/pin-controller@40020000/quadspi_bk1_ncs_pb6 */ \
	370, /* /soc/pin-controller@40020000/quadspi_bk2_io0_pe7 */ \
	371, /* /soc/pin-controller@40020000/quadspi_bk2_io1_pe8 */ \
	372, /* /soc/pin-controller@40020000/quadspi_bk2_io2_pe9 */ \
	373, /* /soc/pin-controller@40020000/quadspi_bk2_io2_pg9 */ \
	374, /* /soc/pin-controller@40020000/quadspi_bk2_io3_pe10 */ \
	375, /* /soc/pin-controller@40020000/quadspi_bk2_io3_pg14 */ \
	376, /* /soc/pin-controller@40020000/quadspi_bk2_ncs_pc11 */ \
	377, /* /soc/pin-controller@40020000/quadspi_clk_pb2 */ \
	378, /* /soc/pin-controller@40020000/quadspi_clk_pf10 */ \
	379, /* /soc/pin-controller@40020000/sdmmc1_ck_pc12 */ \
	380, /* /soc/pin-controller@40020000/sdmmc1_cmd_pd2 */ \
	381, /* /soc/pin-controller@40020000/sdmmc1_d0_pc8 */ \
	382, /* /soc/pin-controller@40020000/sdmmc1_d1_pc9 */ \
	383, /* /soc/pin-controller@40020000/sdmmc1_d2_pc10 */ \
	384, /* /soc/pin-controller@40020000/sdmmc1_d3_pc11 */ \
	385, /* /soc/pin-controller@40020000/sdmmc1_d4_pb8 */ \
	386, /* /soc/pin-controller@40020000/sdmmc1_d5_pb9 */ \
	387, /* /soc/pin-controller@40020000/sdmmc1_d6_pc6 */ \
	388, /* /soc/pin-controller@40020000/sdmmc1_d7_pc7 */ \
	389, /* /soc/pin-controller@40020000/sdmmc2_ck_pd6 */ \
	390, /* /soc/pin-controller@40020000/sdmmc2_cmd_pd7 */ \
	391, /* /soc/pin-controller@40020000/sdmmc2_d0_pb14 */ \
	392, /* /soc/pin-controller@40020000/sdmmc2_d0_pg9 */ \
	393, /* /soc/pin-controller@40020000/sdmmc2_d1_pb15 */ \
	394, /* /soc/pin-controller@40020000/sdmmc2_d1_pg10 */ \
	395, /* /soc/pin-controller@40020000/sdmmc2_d2_pb3 */ \
	396, /* /soc/pin-controller@40020000/sdmmc2_d2_pg11 */ \
	397, /* /soc/pin-controller@40020000/sdmmc2_d3_pb4 */ \
	398, /* /soc/pin-controller@40020000/sdmmc2_d3_pg12 */ \
	399, /* /soc/pin-controller@40020000/sdmmc2_d4_pb8 */ \
	400, /* /soc/pin-controller@40020000/sdmmc2_d5_pb9 */ \
	401, /* /soc/pin-controller@40020000/sdmmc2_d6_pc6 */ \
	402, /* /soc/pin-controller@40020000/sdmmc2_d7_pc7 */ \
	403, /* /soc/pin-controller@40020000/spi1_miso_pb4 */ \
	404, /* /soc/pin-controller@40020000/spi1_miso_pg9 */ \
	405, /* /soc/pin-controller@40020000/spi1_mosi_pb5 */ \
	406, /* /soc/pin-controller@40020000/spi1_mosi_pd7 */ \
	407, /* /soc/pin-controller@40020000/spi1_nss_pa15 */ \
	408, /* /soc/pin-controller@40020000/spi1_nss_pa4 */ \
	409, /* /soc/pin-controller@40020000/spi1_nss_pg10 */ \
	410, /* /soc/pin-controller@40020000/spi1_sck_pb3 */ \
	411, /* /soc/pin-controller@40020000/spi1_sck_pg11 */ \
	412, /* /soc/pin-controller@40020000/spi2_miso_pb14 */ \
	413, /* /soc/pin-controller@40020000/spi2_miso_pc2 */ \
	414, /* /soc/pin-controller@40020000/spi2_mosi_pb15 */ \
	415, /* /soc/pin-controller@40020000/spi2_mosi_pc1 */ \
	416, /* /soc/pin-controller@40020000/spi2_mosi_pc3 */ \
	417, /* /soc/pin-controller@40020000/spi2_nss_pa11 */ \
	418, /* /soc/pin-controller@40020000/spi2_nss_pb12 */ \
	419, /* /soc/pin-controller@40020000/spi2_nss_pb4 */ \
	420, /* /soc/pin-controller@40020000/spi2_nss_pb9 */ \
	421, /* /soc/pin-controller@40020000/spi2_sck_pa12 */ \
	422, /* /soc/pin-controller@40020000/spi2_sck_pa9 */ \
	423, /* /soc/pin-controller@40020000/spi2_sck_pb10 */ \
	424, /* /soc/pin-controller@40020000/spi2_sck_pb13 */ \
	425, /* /soc/pin-controller@40020000/spi2_sck_pd3 */ \
	426, /* /soc/pin-controller@40020000/spi3_miso_pb4 */ \
	427, /* /soc/pin-controller@40020000/spi3_miso_pc11 */ \
	428, /* /soc/pin-controller@40020000/spi3_mosi_pb2 */ \
	429, /* /soc/pin-controller@40020000/spi3_mosi_pb5 */ \
	430, /* /soc/pin-controller@40020000/spi3_mosi_pc12 */ \
	431, /* /soc/pin-controller@40020000/spi3_mosi_pd6 */ \
	432, /* /soc/pin-controller@40020000/spi3_nss_pa15 */ \
	433, /* /soc/pin-controller@40020000/spi3_nss_pa4 */ \
	434, /* /soc/pin-controller@40020000/spi3_sck_pb3 */ \
	435, /* /soc/pin-controller@40020000/spi3_sck_pc10 */ \
	436, /* /soc/pin-controller@40020000/spi4_miso_pe13 */ \
	437, /* /soc/pin-controller@40020000/spi4_miso_pe5 */ \
	438, /* /soc/pin-controller@40020000/spi4_mosi_pe14 */ \
	439, /* /soc/pin-controller@40020000/spi4_mosi_pe6 */ \
	440, /* /soc/pin-controller@40020000/spi4_nss_pe11 */ \
	441, /* /soc/pin-controller@40020000/spi4_nss_pe4 */ \
	442, /* /soc/pin-controller@40020000/spi4_sck_pe12 */ \
	443, /* /soc/pin-controller@40020000/spi4_sck_pe2 */ \
	444, /* /soc/pin-controller@40020000/spi5_miso_pf8 */ \
	445, /* /soc/pin-controller@40020000/spi5_mosi_pf11 */ \
	446, /* /soc/pin-controller@40020000/spi5_mosi_pf9 */ \
	447, /* /soc/pin-controller@40020000/spi5_nss_pf6 */ \
	448, /* /soc/pin-controller@40020000/spi5_sck_pf7 */ \
	449, /* /soc/pin-controller@40020000/spi6_miso_pa6 */ \
	450, /* /soc/pin-controller@40020000/spi6_miso_pb4 */ \
	451, /* /soc/pin-controller@40020000/spi6_miso_pg12 */ \
	452, /* /soc/pin-controller@40020000/spi6_mosi_pa7 */ \
	453, /* /soc/pin-controller@40020000/spi6_mosi_pb5 */ \
	454, /* /soc/pin-controller@40020000/spi6_mosi_pg14 */ \
	455, /* /soc/pin-controller@40020000/spi6_nss_pa15 */ \
	456, /* /soc/pin-controller@40020000/spi6_nss_pa4 */ \
	457, /* /soc/pin-controller@40020000/spi6_nss_pg8 */ \
	458, /* /soc/pin-controller@40020000/spi6_sck_pa5 */ \
	459, /* /soc/pin-controller@40020000/spi6_sck_pb3 */ \
	460, /* /soc/pin-controller@40020000/spi6_sck_pg13 */ \
	461, /* /soc/pin-controller@40020000/tim10_ch1_pb8 */ \
	462, /* /soc/pin-controller@40020000/tim10_ch1_pf6 */ \
	463, /* /soc/pin-controller@40020000/tim11_ch1_pb9 */ \
	464, /* /soc/pin-controller@40020000/tim11_ch1_pf7 */ \
	465, /* /soc/pin-controller@40020000/tim12_ch1_pb14 */ \
	466, /* /soc/pin-controller@40020000/tim12_ch2_pb15 */ \
	467, /* /soc/pin-controller@40020000/tim13_ch1_pa6 */ \
	468, /* /soc/pin-controller@40020000/tim13_ch1_pf8 */ \
	469, /* /soc/pin-controller@40020000/tim14_ch1_pa7 */ \
	470, /* /soc/pin-controller@40020000/tim14_ch1_pf9 */ \
	471, /* /soc/pin-controller@40020000/tim1_ch1_pa8 */ \
	472, /* /soc/pin-controller@40020000/tim1_ch1_pe9 */ \
	473, /* /soc/pin-controller@40020000/tim1_ch1n_pa7 */ \
	474, /* /soc/pin-controller@40020000/tim1_ch1n_pb13 */ \
	475, /* /soc/pin-controller@40020000/tim1_ch1n_pe8 */ \
	476, /* /soc/pin-controller@40020000/tim1_ch2_pa9 */ \
	477, /* /soc/pin-controller@40020000/tim1_ch2_pe11 */ \
	478, /* /soc/pin-controller@40020000/tim1_ch2n_pb0 */ \
	479, /* /soc/pin-controller@40020000/tim1_ch2n_pb14 */ \
	480, /* /soc/pin-controller@40020000/tim1_ch2n_pe10 */ \
	481, /* /soc/pin-controller@40020000/tim1_ch3_pa10 */ \
	482, /* /soc/pin-controller@40020000/tim1_ch3n_pb1 */ \
	483, /* /soc/pin-controller@40020000/tim1_ch3n_pb15 */ \
	484, /* /soc/pin-controller@40020000/tim1_ch3n_pe12 */ \
	485, /* /soc/pin-controller@40020000/tim1_ch4_pa11 */ \
	486, /* /soc/pin-controller@40020000/tim1_ch4_pe14 */ \
	487, /* /soc/pin-controller@40020000/tim2_ch1_pa0 */ \
	488, /* /soc/pin-controller@40020000/tim2_ch1_pa15 */ \
	489, /* /soc/pin-controller@40020000/tim2_ch1_pa5 */ \
	490, /* /soc/pin-controller@40020000/tim2_ch2_pa1 */ \
	491, /* /soc/pin-controller@40020000/tim2_ch2_pb3 */ \
	492, /* /soc/pin-controller@40020000/tim2_ch3_pa2 */ \
	493, /* /soc/pin-controller@40020000/tim2_ch3_pb10 */ \
	494, /* /soc/pin-controller@40020000/tim2_ch4_pa3 */ \
	495, /* /soc/pin-controller@40020000/tim2_ch4_pb11 */ \
	496, /* /soc/pin-controller@40020000/tim3_ch1_pa6 */ \
	497, /* /soc/pin-controller@40020000/tim3_ch1_pb4 */ \
	498, /* /soc/pin-controller@40020000/tim3_ch1_pc6 */ \
	499, /* /soc/pin-controller@40020000/tim3_ch2_pa7 */ \
	500, /* /soc/pin-controller@40020000/tim3_ch2_pb5 */ \
	501, /* /soc/pin-controller@40020000/tim3_ch2_pc7 */ \
	502, /* /soc/pin-controller@40020000/tim3_ch3_pb0 */ \
	503, /* /soc/pin-controller@40020000/tim3_ch3_pc8 */ \
	504, /* /soc/pin-controller@40020000/tim3_ch4_pb1 */ \
	505, /* /soc/pin-controller@40020000/tim3_ch4_pc9 */ \
	506, /* /soc/pin-controller@40020000/tim4_ch1_pb6 */ \
	507, /* /soc/pin-controller@40020000/tim4_ch1_pd12 */ \
	508, /* /soc/pin-controller@40020000/tim4_ch2_pb7 */ \
	509, /* /soc/pin-controller@40020000/tim4_ch2_pd13 */ \
	510, /* /soc/pin-controller@40020000/tim4_ch3_pb8 */ \
	511, /* /soc/pin-controller@40020000/tim4_ch3_pd14 */ \
	512, /* /soc/pin-controller@40020000/tim4_ch4_pb9 */ \
	513, /* /soc/pin-controller@40020000/tim4_ch4_pd15 */ \
	514, /* /soc/pin-controller@40020000/tim5_ch1_pa0 */ \
	515, /* /soc/pin-controller@40020000/tim5_ch2_pa1 */ \
	516, /* /soc/pin-controller@40020000/tim5_ch3_pa2 */ \
	517, /* /soc/pin-controller@40020000/tim5_ch4_pa3 */ \
	518, /* /soc/pin-controller@40020000/tim8_ch1_pc6 */ \
	519, /* /soc/pin-controller@40020000/tim8_ch1n_pa5 */ \
	520, /* /soc/pin-controller@40020000/tim8_ch1n_pa7 */ \
	521, /* /soc/pin-controller@40020000/tim8_ch2_pc7 */ \
	522, /* /soc/pin-controller@40020000/tim8_ch2n_pb0 */ \
	523, /* /soc/pin-controller@40020000/tim8_ch2n_pb14 */ \
	524, /* /soc/pin-controller@40020000/tim8_ch3_pc8 */ \
	525, /* /soc/pin-controller@40020000/tim8_ch3n_pb1 */ \
	526, /* /soc/pin-controller@40020000/tim8_ch3n_pb15 */ \
	527, /* /soc/pin-controller@40020000/tim8_ch4_pc9 */ \
	528, /* /soc/pin-controller@40020000/tim9_ch1_pa2 */ \
	529, /* /soc/pin-controller@40020000/tim9_ch1_pe5 */ \
	530, /* /soc/pin-controller@40020000/tim9_ch2_pa3 */ \
	531, /* /soc/pin-controller@40020000/tim9_ch2_pe6 */ \
	532, /* /soc/pin-controller@40020000/uart4_cts_pb0 */ \
	533, /* /soc/pin-controller@40020000/uart4_cts_pb15 */ \
	534, /* /soc/pin-controller@40020000/uart4_rts_pa15 */ \
	535, /* /soc/pin-controller@40020000/uart4_rts_pb14 */ \
	536, /* /soc/pin-controller@40020000/uart4_rx_pa1 */ \
	537, /* /soc/pin-controller@40020000/uart4_rx_pa11 */ \
	538, /* /soc/pin-controller@40020000/uart4_rx_pc11 */ \
	539, /* /soc/pin-controller@40020000/uart4_rx_pd0 */ \
	540, /* /soc/pin-controller@40020000/uart4_tx_pa0 */ \
	541, /* /soc/pin-controller@40020000/uart4_tx_pa12 */ \
	542, /* /soc/pin-controller@40020000/uart4_tx_pc10 */ \
	543, /* /soc/pin-controller@40020000/uart4_tx_pd1 */ \
	544, /* /soc/pin-controller@40020000/uart5_cts_pc9 */ \
	545, /* /soc/pin-controller@40020000/uart5_rts_pc8 */ \
	546, /* /soc/pin-controller@40020000/uart5_rx_pb12 */ \
	547, /* /soc/pin-controller@40020000/uart5_rx_pb5 */ \
	548, /* /soc/pin-controller@40020000/uart5_rx_pb8 */ \
	549, /* /soc/pin-controller@40020000/uart5_rx_pd2 */ \
	550, /* /soc/pin-controller@40020000/uart5_tx_pb13 */ \
	551, /* /soc/pin-controller@40020000/uart5_tx_pb6 */ \
	552, /* /soc/pin-controller@40020000/uart5_tx_pb9 */ \
	553, /* /soc/pin-controller@40020000/uart5_tx_pc12 */ \
	554, /* /soc/pin-controller@40020000/uart7_cts_pe10 */ \
	555, /* /soc/pin-controller@40020000/uart7_cts_pf9 */ \
	556, /* /soc/pin-controller@40020000/uart7_rts_pe9 */ \
	557, /* /soc/pin-controller@40020000/uart7_rts_pf8 */ \
	558, /* /soc/pin-controller@40020000/uart7_rx_pa8 */ \
	559, /* /soc/pin-controller@40020000/uart7_rx_pb3 */ \
	560, /* /soc/pin-controller@40020000/uart7_rx_pe7 */ \
	561, /* /soc/pin-controller@40020000/uart7_rx_pf6 */ \
	562, /* /soc/pin-controller@40020000/uart7_tx_pa15 */ \
	563, /* /soc/pin-controller@40020000/uart7_tx_pb4 */ \
	564, /* /soc/pin-controller@40020000/uart7_tx_pe8 */ \
	565, /* /soc/pin-controller@40020000/uart7_tx_pf7 */ \
	566, /* /soc/pin-controller@40020000/uart8_cts_pd14 */ \
	567, /* /soc/pin-controller@40020000/uart8_rts_pd15 */ \
	568, /* /soc/pin-controller@40020000/uart8_rx_pe0 */ \
	569, /* /soc/pin-controller@40020000/uart8_tx_pe1 */ \
	570, /* /soc/pin-controller@40020000/usart1_cts_pa11 */ \
	571, /* /soc/pin-controller@40020000/usart1_rts_pa12 */ \
	572, /* /soc/pin-controller@40020000/usart1_rx_pa10 */ \
	573, /* /soc/pin-controller@40020000/usart1_rx_pb15 */ \
	574, /* /soc/pin-controller@40020000/usart1_rx_pb7 */ \
	575, /* /soc/pin-controller@40020000/usart1_tx_pa9 */ \
	576, /* /soc/pin-controller@40020000/usart1_tx_pb14 */ \
	577, /* /soc/pin-controller@40020000/usart1_tx_pb6 */ \
	578, /* /soc/pin-controller@40020000/usart2_cts_pa0 */ \
	579, /* /soc/pin-controller@40020000/usart2_rts_pa1 */ \
	580, /* /soc/pin-controller@40020000/usart2_rx_pa3 */ \
	581, /* /soc/pin-controller@40020000/usart2_tx_pa2 */ \
	582, /* /soc/pin-controller@40020000/usart3_cts_pb13 */ \
	583, /* /soc/pin-controller@40020000/usart3_cts_pd11 */ \
	584, /* /soc/pin-controller@40020000/usart3_rts_pb14 */ \
	585, /* /soc/pin-controller@40020000/usart3_rts_pd12 */ \
	586, /* /soc/pin-controller@40020000/usart3_rx_pb11 */ \
	587, /* /soc/pin-controller@40020000/usart3_rx_pc11 */ \
	588, /* /soc/pin-controller@40020000/usart3_tx_pb10 */ \
	589, /* /soc/pin-controller@40020000/usart3_tx_pc10 */ \
	590, /* /soc/pin-controller@40020000/usart6_cts_pg13 */ \
	591, /* /soc/pin-controller@40020000/usart6_cts_pg15 */ \
	592, /* /soc/pin-controller@40020000/usart6_rts_pg12 */ \
	593, /* /soc/pin-controller@40020000/usart6_rts_pg8 */ \
	594, /* /soc/pin-controller@40020000/usart6_rx_pc7 */ \
	595, /* /soc/pin-controller@40020000/usart6_tx_pc6 */ \
	596, /* /soc/pin-controller@40020000/usb_otg_fs_id_pa10 */ \
	597, /* /soc/pin-controller@40020000/usb_otg_fs_sof_pa8 */ \
	598, /* /soc/pin-controller@40020000/usb_otg_fs_vbus_pa9 */ \
	599, /* /soc/pin-controller@40020000/usb_otg_hs_dm_pb14 */ \
	600, /* /soc/pin-controller@40020000/usb_otg_hs_dp_pb15 */ \
	601, /* /soc/pin-controller@40020000/usb_otg_hs_id_pb12 */ \
	602, /* /soc/pin-controller@40020000/usb_otg_hs_sof_pa4 */ \
	603, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d0_pa3 */ \
	604, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d1_pb0 */ \
	605, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d2_pb1 */ \
	606, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d3_pb10 */ \
	607, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d4_pb11 */ \
	608, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d5_pb12 */ \
	609, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d6_pb13 */ \
	610, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_d7_pb5 */ \
	611, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_dir_pc2 */ \
	612, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_nxt_pc3 */ \
	613, /* /soc/pin-controller@40020000/usb_otg_hs_ulpi_stp_pc0 */ \
	614, /* /soc/pin-controller@40020000/usb_otg_hs_vbus_pb13 */ \
	630, /* /soc/pin-controller@40020000/tim1_ch3_pe13 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_pinctrl DT_N_S_soc_S_pin_controller_40020000
#define DT_N_NODELABEL_pinctrl       DT_N_S_soc_S_pin_controller_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_pin_controller_40020000_REG_IDX_0_VAL_SIZE 11264 /* 0x2c00 */
#define DT_N_S_soc_S_pin_controller_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_COMPAT_MATCHES_st_stm32_pinctrl 1
#define DT_N_S_soc_S_pin_controller_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_P_reg {1073872896 /* 0x40020000 */, 11264 /* 0x2c00 */}
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_IDX_1 11264
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_remap_pa11 0
#define DT_N_S_soc_S_pin_controller_40020000_P_remap_pa11_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_remap_pa12 0
#define DT_N_S_soc_S_pin_controller_40020000_P_remap_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_remap_pa11_pa12 0
#define DT_N_S_soc_S_pin_controller_40020000_P_remap_pa11_pa12_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible {"st,stm32-pinctrl"}
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_IDX_0 "st,stm32-pinctrl"
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /clocks/clk-hse
 *
 * Node identifier: DT_N_S_clocks_S_clk_hse
 *
 * Binding (compatible = st,stm32-hse-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-hse-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_hse_PATH "/clocks/clk-hse"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_hse_FULL_NAME "clk-hse"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_hse_PARENT DT_N_S_clocks
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_hse_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_hse_ORD 16

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_hse_REQUIRES_ORDS \
	6, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_hse_SUPPORTS_ORDS \
	17, /* /clocks/pll */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_hse_EXISTS 1
#define DT_N_INST_0_st_stm32_hse_clock DT_N_S_clocks_S_clk_hse
#define DT_N_NODELABEL_clk_hse         DT_N_S_clocks_S_clk_hse

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_hse_REG_NUM 0
#define DT_N_S_clocks_S_clk_hse_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_hse_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_hse_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_hse_COMPAT_MATCHES_st_stm32_hse_clock 1
#define DT_N_S_clocks_S_clk_hse_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_hse_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass 1
#define DT_N_S_clocks_S_clk_hse_P_hse_bypass_EXISTS 1
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency 8000000
#define DT_N_S_clocks_S_clk_hse_P_clock_frequency_EXISTS 1

/*
 * Devicetree node: /clocks/pll
 *
 * Node identifier: DT_N_S_clocks_S_pll
 *
 * Binding (compatible = st,stm32f7-pll-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32f7-pll-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_pll_PATH "/clocks/pll"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_pll_FULL_NAME "pll"

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_pll_PARENT DT_N_S_clocks
#define DT_N_S_clocks_S_pll_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_pll_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_pll_ORD 17

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_pll_REQUIRES_ORDS \
	6, /* /clocks */ \
	16, /* /clocks/clk-hse */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_pll_SUPPORTS_ORDS \
	18, /* /soc/rcc@40023800 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_pll_EXISTS 1
#define DT_N_INST_0_st_stm32f7_pll_clock DT_N_S_clocks_S_pll
#define DT_N_NODELABEL_pll               DT_N_S_clocks_S_pll

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_pll_REG_NUM 0
#define DT_N_S_clocks_S_pll_RANGES_NUM 0
#define DT_N_S_clocks_S_pll_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_pll_IRQ_NUM 0
#define DT_N_S_clocks_S_pll_COMPAT_MATCHES_st_stm32f7_pll_clock 1
#define DT_N_S_clocks_S_pll_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_pll_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_hse
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, clocks, 0)
#define DT_N_S_clocks_S_pll_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, clocks, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_clocks_LEN 1
#define DT_N_S_clocks_S_pll_P_clocks_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div_m 4
#define DT_N_S_clocks_S_pll_P_div_m_EXISTS 1
#define DT_N_S_clocks_S_pll_P_mul_n 72
#define DT_N_S_clocks_S_pll_P_mul_n_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div_p 2
#define DT_N_S_clocks_S_pll_P_div_p_ENUM_IDX 0
#define DT_N_S_clocks_S_pll_P_div_p_EXISTS 1
#define DT_N_S_clocks_S_pll_P_div_q 3
#define DT_N_S_clocks_S_pll_P_div_q_EXISTS 1
#define DT_N_S_clocks_S_pll_P_status "okay"
#define DT_N_S_clocks_S_pll_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_ENUM_IDX 1
#define DT_N_S_clocks_S_pll_P_status_ENUM_TOKEN okay
#define DT_N_S_clocks_S_pll_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, status, 0) \
	fn(DT_N_S_clocks_S_pll, status, 1) \
	fn(DT_N_S_clocks_S_pll, status, 2) \
	fn(DT_N_S_clocks_S_pll, status, 3)
#define DT_N_S_clocks_S_pll_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, status, 0, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, status, 1, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, status, 2, __VA_ARGS__) \
	fn(DT_N_S_clocks_S_pll, status, 3, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_status_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible {"st,stm32f7-pll-clock"}
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0 "st,stm32f7-pll-clock"
#define DT_N_S_clocks_S_pll_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_pll, compatible, 0)
#define DT_N_S_clocks_S_pll_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_pll, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_pll_P_compatible_LEN 1
#define DT_N_S_clocks_S_pll_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_pll_P_wakeup_source 0
#define DT_N_S_clocks_S_pll_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/rcc@40023800
 *
 * Node identifier: DT_N_S_soc_S_rcc_40023800
 *
 * Binding (compatible = st,stm32-rcc):
 *   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-rcc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rcc_40023800_PATH "/soc/rcc@40023800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rcc_40023800_FULL_NAME "rcc@40023800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rcc_40023800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rcc_40023800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rcc_40023800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rcc_40023800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rcc_40023800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rcc_40023800_ORD 18

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rcc_40023800_REQUIRES_ORDS \
	14, /* /soc */ \
	17, /* /clocks/pll */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rcc_40023800_SUPPORTS_ORDS \
	19, /* /soc/pin-controller@40020000/gpio@40020800 */ \
	22, /* /soc/pin-controller@40020000/gpio@40020400 */ \
	28, /* /soc/adc@40012000 */ \
	31, /* /soc/can@40006400 */ \
	33, /* /soc/dac@40007400 */ \
	34, /* /soc/dma@40026000 */ \
	35, /* /soc/dma@40026400 */ \
	45, /* /soc/ethernet@40028000 */ \
	48, /* /soc/i2c@40005400 */ \
	49, /* /soc/i2c@40005800 */ \
	50, /* /soc/i2c@40005c00 */ \
	51, /* /soc/i2c@40006000 */ \
	53, /* /soc/memory@40024000 */ \
	54, /* /soc/quadspi@a0001000 */ \
	55, /* /soc/rng@50060800 */ \
	56, /* /soc/rtc@40002800 */ \
	57, /* /soc/sdmmc@40011c00 */ \
	58, /* /soc/sdmmc@40012c00 */ \
	63, /* /soc/serial@40004400 */ \
	66, /* /soc/serial@40004800 */ \
	67, /* /soc/serial@40004c00 */ \
	68, /* /soc/serial@40005000 */ \
	69, /* /soc/serial@40007800 */ \
	70, /* /soc/serial@40007c00 */ \
	71, /* /soc/serial@40011000 */ \
	74, /* /soc/serial@40011400 */ \
	75, /* /soc/spi@40003800 */ \
	76, /* /soc/spi@40003c00 */ \
	77, /* /soc/pin-controller@40020000/gpio@40020C00 */ \
	81, /* /soc/spi@40013000 */ \
	82, /* /soc/spi@40013400 */ \
	83, /* /soc/spi@40015000 */ \
	84, /* /soc/spi@40015400 */ \
	86, /* /soc/timers@40001000 */ \
	87, /* /soc/timers@40001400 */ \
	89, /* /soc/usb@40040000 */ \
	93, /* /soc/usb@50000000 */ \
	94, /* /soc/watchdog@40002c00 */ \
	104, /* /soc/memory-controller@a0000000 */ \
	253, /* /soc/pin-controller@40020000/gpio@40020000 */ \
	254, /* /soc/pin-controller@40020000/gpio@40021000 */ \
	255, /* /soc/pin-controller@40020000/gpio@40021400 */ \
	256, /* /soc/pin-controller@40020000/gpio@40021800 */ \
	257, /* /soc/pin-controller@40020000/gpio@40021C00 */ \
	258, /* /soc/pin-controller@40020000/gpio@40022000 */ \
	259, /* /soc/pin-controller@40020000/gpio@40022400 */ \
	260, /* /soc/pin-controller@40020000/gpio@40022800 */ \
	615, /* /soc/timers@40000000 */ \
	617, /* /soc/timers@40000400 */ \
	619, /* /soc/timers@40000800 */ \
	621, /* /soc/timers@40000c00 */ \
	623, /* /soc/timers@40001800 */ \
	625, /* /soc/timers@40001c00 */ \
	627, /* /soc/timers@40002000 */ \
	629, /* /soc/timers@40010000 */ \
	632, /* /soc/timers@40010400 */ \
	634, /* /soc/timers@40014000 */ \
	636, /* /soc/timers@40014400 */ \
	638, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rcc_40023800_EXISTS 1
#define DT_N_INST_0_st_stm32_rcc DT_N_S_soc_S_rcc_40023800
#define DT_N_NODELABEL_rcc       DT_N_S_soc_S_rcc_40023800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rcc_40023800_REG_NUM 1
#define DT_N_S_soc_S_rcc_40023800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_REG_IDX_0_VAL_ADDRESS 1073887232 /* 0x40023800 */
#define DT_N_S_soc_S_rcc_40023800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rcc_40023800_RANGES_NUM 0
#define DT_N_S_soc_S_rcc_40023800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rcc_40023800_IRQ_NUM 0
#define DT_N_S_soc_S_rcc_40023800_COMPAT_MATCHES_st_stm32_rcc 1
#define DT_N_S_soc_S_rcc_40023800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rcc_40023800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rcc_40023800_P_reg {1073887232 /* 0x40023800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rcc_40023800_P_reg_IDX_0 1073887232
#define DT_N_S_soc_S_rcc_40023800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rcc_40023800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_40023800, reg, 0) \
	fn(DT_N_S_soc_S_rcc_40023800, reg, 1)
#define DT_N_S_soc_S_rcc_40023800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_40023800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rcc_40023800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_40023800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_clock_frequency 72000000
#define DT_N_S_soc_S_rcc_40023800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_ahb_prescaler 1
#define DT_N_S_soc_S_rcc_40023800_P_ahb_prescaler_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_40023800_P_ahb_prescaler_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_apb1_prescaler 2
#define DT_N_S_soc_S_rcc_40023800_P_apb1_prescaler_ENUM_IDX 1
#define DT_N_S_soc_S_rcc_40023800_P_apb1_prescaler_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_apb2_prescaler 1
#define DT_N_S_soc_S_rcc_40023800_P_apb2_prescaler_ENUM_IDX 0
#define DT_N_S_soc_S_rcc_40023800_P_apb2_prescaler_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_compatible {"st,stm32-rcc"}
#define DT_N_S_soc_S_rcc_40023800_P_compatible_IDX_0 "st,stm32-rcc"
#define DT_N_S_soc_S_rcc_40023800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_40023800, compatible, 0)
#define DT_N_S_soc_S_rcc_40023800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_40023800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_40023800_P_compatible_LEN 1
#define DT_N_S_soc_S_rcc_40023800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_clocks_IDX_0_PH DT_N_S_clocks_S_pll
#define DT_N_S_soc_S_rcc_40023800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rcc_40023800, clocks, 0)
#define DT_N_S_soc_S_rcc_40023800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rcc_40023800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rcc_40023800_P_clocks_LEN 1
#define DT_N_S_soc_S_rcc_40023800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rcc_40023800_P_wakeup_source 0
#define DT_N_S_soc_S_rcc_40023800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_PATH "/soc/pin-controller@40020000/gpio@40020800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_FULL_NAME "gpio@40020800"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_ORD 19

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_SUPPORTS_ORDS \
	20, /* /gpio_keys/button_0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_EXISTS 1
#define DT_N_INST_2_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800
#define DT_N_NODELABEL_gpioc      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_IDX_0_VAL_ADDRESS 1073874944 /* 0x40020800 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg {1073874944 /* 0x40020800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_IDX_0 1073874944
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label "GPIOC"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label_STRING_TOKEN GPIOC
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label_STRING_UPPER_TOKEN GPIOC
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 20

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	13, /* /gpio_keys */ \
	19, /* /soc/pin-controller@40020000/gpio@40020800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0             DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 13
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "User"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN User
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USER
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 1) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 2) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 3)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_gpio_keys_S_button_0, label, 3, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_leds_S_led_2) 
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_leds_S_led_2, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 21

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	23, /* /leds/led_0 */ \
	24, /* /leds/led_1 */ \
	25, /* /leds/led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_PATH "/soc/pin-controller@40020000/gpio@40020400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_FULL_NAME "gpio@40020400"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_ORD 22

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_SUPPORTS_ORDS \
	23, /* /leds/led_0 */ \
	24, /* /leds/led_1 */ \
	25, /* /leds/led_2 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_EXISTS 1
#define DT_N_INST_1_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400
#define DT_N_NODELABEL_gpiob      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_IDX_0_VAL_ADDRESS 1073873920 /* 0x40020400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg {1073873920 /* 0x40020400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_IDX_0 1073873920
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label "GPIOB"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label_STRING_TOKEN GPIOB
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label_STRING_UPPER_TOKEN GPIOB
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 23

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	21, /* /leds */ \
	22, /* /soc/pin-controller@40020000/gpio@40020400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0          DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "User LD1"
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN User_LD1
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN USER_LD1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0) \
	fn(DT_N_S_leds_S_led_0, label, 1) \
	fn(DT_N_S_leds_S_led_0, label, 2) \
	fn(DT_N_S_leds_S_led_0, label, 3) \
	fn(DT_N_S_leds_S_led_0, label, 4) \
	fn(DT_N_S_leds_S_led_0, label, 5) \
	fn(DT_N_S_leds_S_led_0, label, 6) \
	fn(DT_N_S_leds_S_led_0, label, 7)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_0, label, 7, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 24

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	21, /* /leds */ \
	22, /* /soc/pin-controller@40020000/gpio@40020400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led1         DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 7
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "User LD2"
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN User_LD2
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USER_LD2
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0) \
	fn(DT_N_S_leds_S_led_1, label, 1) \
	fn(DT_N_S_leds_S_led_1, label, 2) \
	fn(DT_N_S_leds_S_led_1, label, 3) \
	fn(DT_N_S_leds_S_led_1, label, 4) \
	fn(DT_N_S_leds_S_led_1, label, 5) \
	fn(DT_N_S_leds_S_led_1, label, 6) \
	fn(DT_N_S_leds_S_led_1, label, 7)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_1, label, 7, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_2
 *
 * Node identifier: DT_N_S_leds_S_led_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_2_PATH "/leds/led_2"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_2_FULL_NAME "led_2"

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_2_PARENT DT_N_S_leds
#define DT_N_S_leds_S_led_2_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_2_ORD 25

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_2_REQUIRES_ORDS \
	21, /* /leds */ \
	22, /* /soc/pin-controller@40020000/gpio@40020400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_2_EXISTS 1
#define DT_N_ALIAS_led2        DT_N_S_leds_S_led_2
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_led_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_2_REG_NUM 0
#define DT_N_S_leds_S_led_2_RANGES_NUM 0
#define DT_N_S_leds_S_led_2_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_2_IRQ_NUM 0
#define DT_N_S_leds_S_led_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin 14
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_led_2_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, gpios, 0)
#define DT_N_S_leds_S_led_2_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_gpios_LEN 1
#define DT_N_S_leds_S_led_2_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_2_P_label "User LD3"
#define DT_N_S_leds_S_led_2_P_label_STRING_TOKEN User_LD3
#define DT_N_S_leds_S_led_2_P_label_STRING_UPPER_TOKEN USER_LD3
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_2, label, 0) \
	fn(DT_N_S_leds_S_led_2, label, 1) \
	fn(DT_N_S_leds_S_led_2, label, 2) \
	fn(DT_N_S_leds_S_led_2, label, 3) \
	fn(DT_N_S_leds_S_led_2, label, 4) \
	fn(DT_N_S_leds_S_led_2, label, 5) \
	fn(DT_N_S_leds_S_led_2, label, 6) \
	fn(DT_N_S_leds_S_led_2, label, 7)
#define DT_N_S_leds_S_led_2_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_2, label, 0, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 1, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 2, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 3, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 4, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 5, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 6, __VA_ARGS__) \
	fn(DT_N_S_leds_S_led_2, label, 7, __VA_ARGS__)
#define DT_N_S_leds_S_led_2_P_label_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 26

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	14, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	28, /* /soc/adc@40012000 */ \
	31, /* /soc/can@40006400 */ \
	34, /* /soc/dma@40026000 */ \
	35, /* /soc/dma@40026400 */ \
	45, /* /soc/ethernet@40028000 */ \
	48, /* /soc/i2c@40005400 */ \
	49, /* /soc/i2c@40005800 */ \
	50, /* /soc/i2c@40005c00 */ \
	51, /* /soc/i2c@40006000 */ \
	54, /* /soc/quadspi@a0001000 */ \
	55, /* /soc/rng@50060800 */ \
	56, /* /soc/rtc@40002800 */ \
	57, /* /soc/sdmmc@40011c00 */ \
	58, /* /soc/sdmmc@40012c00 */ \
	63, /* /soc/serial@40004400 */ \
	66, /* /soc/serial@40004800 */ \
	67, /* /soc/serial@40004c00 */ \
	68, /* /soc/serial@40005000 */ \
	69, /* /soc/serial@40007800 */ \
	70, /* /soc/serial@40007c00 */ \
	71, /* /soc/serial@40011000 */ \
	74, /* /soc/serial@40011400 */ \
	75, /* /soc/spi@40003800 */ \
	76, /* /soc/spi@40003c00 */ \
	81, /* /soc/spi@40013000 */ \
	82, /* /soc/spi@40013400 */ \
	83, /* /soc/spi@40015000 */ \
	84, /* /soc/spi@40015400 */ \
	86, /* /soc/timers@40001000 */ \
	87, /* /soc/timers@40001400 */ \
	89, /* /soc/usb@40040000 */ \
	93, /* /soc/usb@50000000 */ \
	94, /* /soc/watchdog@40002c00 */ \
	96, /* /soc/flash-controller@40023c00 */ \
	615, /* /soc/timers@40000000 */ \
	617, /* /soc/timers@40000400 */ \
	619, /* /soc/timers@40000800 */ \
	621, /* /soc/timers@40000c00 */ \
	623, /* /soc/timers@40001800 */ \
	625, /* /soc/timers@40001c00 */ \
	627, /* /soc/timers@40002000 */ \
	629, /* /soc/timers@40010000 */ \
	632, /* /soc/timers@40010400 */ \
	634, /* /soc/timers@40014000 */ \
	636, /* /soc/timers@40014400 */ \
	638, /* /soc/timers@40014800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_e000e100, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 4
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in0_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_PATH "/soc/pin-controller@40020000/adc1_in0_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_FULL_NAME "adc1_in0_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_ORD 27

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_SUPPORTS_ORDS \
	28, /* /soc/adc@40012000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_EXISTS 1
#define DT_N_NODELABEL_adc1_in0_pa0 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/adc@40012000
 *
 * Node identifier: DT_N_S_soc_S_adc_40012000
 *
 * Binding (compatible = st,stm32-adc):
 *   $ZEPHYR_BASE/dts/bindings/adc/st,stm32-adc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40012000_PATH "/soc/adc@40012000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40012000_FULL_NAME "adc@40012000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40012000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_adc_40012000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40012000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40012000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40012000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40012000_ORD 28

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40012000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	27, /* /soc/pin-controller@40020000/adc1_in0_pa0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40012000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40012000_EXISTS 1
#define DT_N_INST_0_st_stm32_adc DT_N_S_soc_S_adc_40012000
#define DT_N_NODELABEL_adc1      DT_N_S_soc_S_adc_40012000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40012000_REG_NUM 1
#define DT_N_S_soc_S_adc_40012000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_REG_IDX_0_VAL_ADDRESS 1073815552 /* 0x40012000 */
#define DT_N_S_soc_S_adc_40012000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_adc_40012000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40012000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40012000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_adc_40012000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40012000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_COMPAT_MATCHES_st_stm32_adc 1
#define DT_N_S_soc_S_adc_40012000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40012000_PINCTRL_NUM 1
#define DT_N_S_soc_S_adc_40012000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_adc_40012000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_adc_40012000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_adc_40012000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40012000_P_reg {1073815552 /* 0x40012000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_adc_40012000_P_reg_IDX_0 1073815552
#define DT_N_S_soc_S_adc_40012000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_adc_40012000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, reg, 0) \
	fn(DT_N_S_soc_S_adc_40012000, reg, 1)
#define DT_N_S_soc_S_adc_40012000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_adc_40012000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_adc_40012000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_adc_40012000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, clocks, 0)
#define DT_N_S_soc_S_adc_40012000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40012000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40012000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_adc_40012000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40012000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, interrupts, 0) \
	fn(DT_N_S_soc_S_adc_40012000, interrupts, 1)
#define DT_N_S_soc_S_adc_40012000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_adc1_in0_pa0
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, pinctrl_0, 0)
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, pinctrl_names, 0)
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_adc_40012000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_has_temp_channel 1
#define DT_N_S_soc_S_adc_40012000_P_has_temp_channel_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_has_vref_channel 1
#define DT_N_S_soc_S_adc_40012000_P_has_vref_channel_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_label "ADC_1"
#define DT_N_S_soc_S_adc_40012000_P_label_STRING_TOKEN ADC_1
#define DT_N_S_soc_S_adc_40012000_P_label_STRING_UPPER_TOKEN ADC_1
#define DT_N_S_soc_S_adc_40012000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, label, 0) \
	fn(DT_N_S_soc_S_adc_40012000, label, 1) \
	fn(DT_N_S_soc_S_adc_40012000, label, 2) \
	fn(DT_N_S_soc_S_adc_40012000, label, 3) \
	fn(DT_N_S_soc_S_adc_40012000, label, 4)
#define DT_N_S_soc_S_adc_40012000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_label_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_status "okay"
#define DT_N_S_soc_S_adc_40012000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_adc_40012000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_40012000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_adc_40012000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_adc_40012000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_adc_40012000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, status, 0) \
	fn(DT_N_S_soc_S_adc_40012000, status, 1) \
	fn(DT_N_S_soc_S_adc_40012000, status, 2) \
	fn(DT_N_S_soc_S_adc_40012000, status, 3)
#define DT_N_S_soc_S_adc_40012000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40012000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_compatible {"st,stm32-adc"}
#define DT_N_S_soc_S_adc_40012000_P_compatible_IDX_0 "st,stm32-adc"
#define DT_N_S_soc_S_adc_40012000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40012000, compatible, 0)
#define DT_N_S_soc_S_adc_40012000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40012000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40012000_P_compatible_LEN 1
#define DT_N_S_soc_S_adc_40012000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40012000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40012000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can1_rx_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_PATH "/soc/pin-controller@40020000/can1_rx_pd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_FULL_NAME "can1_rx_pd0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_ORD 29

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_SUPPORTS_ORDS \
	31, /* /soc/can@40006400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_EXISTS 1
#define DT_N_NODELABEL_can1_rx_pd0 DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_pinmux 1545
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can1_tx_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_PATH "/soc/pin-controller@40020000/can1_tx_pd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_FULL_NAME "can1_tx_pd1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_ORD 30

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_SUPPORTS_ORDS \
	31, /* /soc/can@40006400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_EXISTS 1
#define DT_N_NODELABEL_can1_tx_pd1 DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_pinmux 1577
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/can@40006400
 *
 * Node identifier: DT_N_S_soc_S_can_40006400
 *
 * Binding (compatible = st,stm32-can):
 *   $ZEPHYR_BASE/dts/bindings/can/st,stm32-can.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_can_40006400_PATH "/soc/can@40006400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_can_40006400_FULL_NAME "can@40006400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_can_40006400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_can_40006400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_can_40006400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_can_40006400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_can_40006400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_can_40006400_ORD 31

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_can_40006400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	29, /* /soc/pin-controller@40020000/can1_rx_pd0 */ \
	30, /* /soc/pin-controller@40020000/can1_tx_pd1 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_can_40006400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_can_40006400_EXISTS 1
#define DT_N_INST_0_st_stm32_can DT_N_S_soc_S_can_40006400
#define DT_N_NODELABEL_can1      DT_N_S_soc_S_can_40006400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_can_40006400_REG_NUM 1
#define DT_N_S_soc_S_can_40006400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_REG_IDX_0_VAL_ADDRESS 1073767424 /* 0x40006400 */
#define DT_N_S_soc_S_can_40006400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_can_40006400_RANGES_NUM 0
#define DT_N_S_soc_S_can_40006400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_can_40006400_IRQ_NUM 4
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_irq 19
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_irq 20
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_irq 21
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_irq 22
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_rx1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_irq DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_priority DT_N_S_soc_S_can_40006400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_can_40006400_IRQ_NAME_sce_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_can_40006400_COMPAT_MATCHES_st_stm32_can 1
#define DT_N_S_soc_S_can_40006400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_can_40006400_PINCTRL_NUM 1
#define DT_N_S_soc_S_can_40006400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_can_40006400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_can_40006400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_can_40006400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_can_40006400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0
#define DT_N_S_soc_S_can_40006400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1

/* Generic property macros: */
#define DT_N_S_soc_S_can_40006400_P_reg {1073767424 /* 0x40006400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_0 1073767424
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_can_40006400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, reg, 0) \
	fn(DT_N_S_soc_S_can_40006400, reg, 1)
#define DT_N_S_soc_S_can_40006400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_reg_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts {19 /* 0x13 */, 0 /* 0x0 */, 20 /* 0x14 */, 0 /* 0x0 */, 21 /* 0x15 */, 0 /* 0x0 */, 22 /* 0x16 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_0 19
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_2 20
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_4 21
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_6 22
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_can_40006400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, interrupts, 0) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 1) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 2) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 3) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 4) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 5) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 6) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 7)
#define DT_N_S_soc_S_can_40006400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupts, 7, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bits 33554432
#define DT_N_S_soc_S_can_40006400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, clocks, 0)
#define DT_N_S_soc_S_can_40006400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_clocks_LEN 1
#define DT_N_S_soc_S_can_40006400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pd0
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pd1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_can_40006400, pinctrl_0, 1)
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_can_40006400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_can_40006400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_can_40006400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, pinctrl_names, 0)
#define DT_N_S_soc_S_can_40006400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_can_40006400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_one_shot 0
#define DT_N_S_soc_S_can_40006400_P_one_shot_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_bus_speed 125000
#define DT_N_S_soc_S_can_40006400_P_bus_speed_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_sjw 1
#define DT_N_S_soc_S_can_40006400_P_sjw_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_sample_point 875
#define DT_N_S_soc_S_can_40006400_P_sample_point_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_status "okay"
#define DT_N_S_soc_S_can_40006400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_can_40006400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_40006400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_can_40006400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_can_40006400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_can_40006400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, status, 0) \
	fn(DT_N_S_soc_S_can_40006400, status, 1) \
	fn(DT_N_S_soc_S_can_40006400, status, 2) \
	fn(DT_N_S_soc_S_can_40006400, status, 3)
#define DT_N_S_soc_S_can_40006400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_status_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_compatible {"st,stm32-can"}
#define DT_N_S_soc_S_can_40006400_P_compatible_IDX_0 "st,stm32-can"
#define DT_N_S_soc_S_can_40006400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, compatible, 0)
#define DT_N_S_soc_S_can_40006400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_compatible_LEN 1
#define DT_N_S_soc_S_can_40006400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names {"TX", "RX0", "RX1", "SCE"}
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_0 "TX"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_1 "RX0"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_2 "RX1"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_3 "SCE"
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_can_40006400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_can_40006400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_can_40006400, interrupt_names, 3)
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_can_40006400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_label "CAN_1"
#define DT_N_S_soc_S_can_40006400_P_label_STRING_TOKEN CAN_1
#define DT_N_S_soc_S_can_40006400_P_label_STRING_UPPER_TOKEN CAN_1
#define DT_N_S_soc_S_can_40006400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_can_40006400, label, 0) \
	fn(DT_N_S_soc_S_can_40006400, label, 1) \
	fn(DT_N_S_soc_S_can_40006400, label, 2) \
	fn(DT_N_S_soc_S_can_40006400, label, 3) \
	fn(DT_N_S_soc_S_can_40006400, label, 4)
#define DT_N_S_soc_S_can_40006400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_can_40006400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_can_40006400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_can_40006400_P_label_EXISTS 1
#define DT_N_S_soc_S_can_40006400_P_wakeup_source 0
#define DT_N_S_soc_S_can_40006400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/dac_out1_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_PATH "/soc/pin-controller@40020000/dac_out1_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_FULL_NAME "dac_out1_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_ORD 32

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_SUPPORTS_ORDS \
	33, /* /soc/dac@40007400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_EXISTS 1
#define DT_N_NODELABEL_dac_out1_pa4 DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_pinmux 144
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/dac@40007400
 *
 * Node identifier: DT_N_S_soc_S_dac_40007400
 *
 * Binding (compatible = st,stm32-dac):
 *   $ZEPHYR_BASE/dts/bindings/dac/st,stm32-dac.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dac_40007400_PATH "/soc/dac@40007400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dac_40007400_FULL_NAME "dac@40007400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dac_40007400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dac_40007400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dac_40007400_ORD 33

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dac_40007400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	32, /* /soc/pin-controller@40020000/dac_out1_pa4 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dac_40007400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dac_40007400_EXISTS 1
#define DT_N_INST_0_st_stm32_dac DT_N_S_soc_S_dac_40007400
#define DT_N_NODELABEL_dac1      DT_N_S_soc_S_dac_40007400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dac_40007400_REG_NUM 1
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_VAL_ADDRESS 1073771520 /* 0x40007400 */
#define DT_N_S_soc_S_dac_40007400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dac_40007400_RANGES_NUM 0
#define DT_N_S_soc_S_dac_40007400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dac_40007400_IRQ_NUM 0
#define DT_N_S_soc_S_dac_40007400_COMPAT_MATCHES_st_stm32_dac 1
#define DT_N_S_soc_S_dac_40007400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NUM 1
#define DT_N_S_soc_S_dac_40007400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_dac_40007400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_dac_40007400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4

/* Generic property macros: */
#define DT_N_S_soc_S_dac_40007400_P_reg {1073771520 /* 0x40007400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_0 1073771520
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dac_40007400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, reg, 0) \
	fn(DT_N_S_soc_S_dac_40007400, reg, 1)
#define DT_N_S_soc_S_dac_40007400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bits 536870912
#define DT_N_S_soc_S_dac_40007400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, clocks, 0)
#define DT_N_S_soc_S_dac_40007400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_clocks_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_dac_out1_pa4
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 0)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, pinctrl_names, 0)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_label "DAC_1"
#define DT_N_S_soc_S_dac_40007400_P_label_STRING_TOKEN DAC_1
#define DT_N_S_soc_S_dac_40007400_P_label_STRING_UPPER_TOKEN DAC_1
#define DT_N_S_soc_S_dac_40007400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, label, 0) \
	fn(DT_N_S_soc_S_dac_40007400, label, 1) \
	fn(DT_N_S_soc_S_dac_40007400, label, 2) \
	fn(DT_N_S_soc_S_dac_40007400, label, 3) \
	fn(DT_N_S_soc_S_dac_40007400, label, 4)
#define DT_N_S_soc_S_dac_40007400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_label_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_status "okay"
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_dac_40007400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_40007400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_dac_40007400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_dac_40007400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, status, 0) \
	fn(DT_N_S_soc_S_dac_40007400, status, 1) \
	fn(DT_N_S_soc_S_dac_40007400, status, 2) \
	fn(DT_N_S_soc_S_dac_40007400, status, 3)
#define DT_N_S_soc_S_dac_40007400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dac_40007400, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_status_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_compatible {"st,stm32-dac"}
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0 "st,stm32-dac"
#define DT_N_S_soc_S_dac_40007400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dac_40007400, compatible, 0)
#define DT_N_S_soc_S_dac_40007400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dac_40007400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dac_40007400_P_compatible_LEN 1
#define DT_N_S_soc_S_dac_40007400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dac_40007400_P_wakeup_source 0
#define DT_N_S_soc_S_dac_40007400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/dma@40026000
 *
 * Node identifier: DT_N_S_soc_S_dma_40026000
 *
 * Binding (compatible = st,stm32-dma-v1):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma-v1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40026000_PATH "/soc/dma@40026000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40026000_FULL_NAME "dma@40026000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40026000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dma_40026000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40026000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40026000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40026000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40026000_ORD 34

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40026000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40026000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40026000_EXISTS 1
#define DT_N_INST_0_st_stm32_dma_v1 DT_N_S_soc_S_dma_40026000
#define DT_N_NODELABEL_dma1         DT_N_S_soc_S_dma_40026000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40026000_REG_NUM 1
#define DT_N_S_soc_S_dma_40026000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_REG_IDX_0_VAL_ADDRESS 1073897472 /* 0x40026000 */
#define DT_N_S_soc_S_dma_40026000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40026000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40026000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40026000_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_0_VAL_irq 11
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_1_VAL_irq 12
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_2_VAL_irq 13
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_3_VAL_irq 14
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_4_VAL_irq 15
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_5_VAL_irq 16
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_6_VAL_irq 17
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_7_VAL_irq 47
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40026000_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_COMPAT_MATCHES_st_stm32_dma_v1 1
#define DT_N_S_soc_S_dma_40026000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40026000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40026000_P_reg {1073897472 /* 0x40026000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40026000_P_reg_IDX_0 1073897472
#define DT_N_S_soc_S_dma_40026000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40026000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026000, reg, 0) \
	fn(DT_N_S_soc_S_dma_40026000, reg, 1)
#define DT_N_S_soc_S_dma_40026000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts {11 /* 0xb */, 0 /* 0x0 */, 12 /* 0xc */, 0 /* 0x0 */, 13 /* 0xd */, 0 /* 0x0 */, 14 /* 0xe */, 0 /* 0x0 */, 15 /* 0xf */, 0 /* 0x0 */, 16 /* 0x10 */, 0 /* 0x0 */, 17 /* 0x11 */, 0 /* 0x0 */, 47 /* 0x2f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_0 11
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_2 12
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_4 13
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_6 14
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_8 15
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_10 16
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_12 17
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_14 47
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40026000_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026000, interrupts, 0) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 1) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 2) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 3) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 4) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 5) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 6) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 7) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 8) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 9) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 10) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 11) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 12) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 13) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 14) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 15)
#define DT_N_S_soc_S_dma_40026000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, interrupts, 15, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_st_mem2mem 0
#define DT_N_S_soc_S_dma_40026000_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_label "DMA_1"
#define DT_N_S_soc_S_dma_40026000_P_label_STRING_TOKEN DMA_1
#define DT_N_S_soc_S_dma_40026000_P_label_STRING_UPPER_TOKEN DMA_1
#define DT_N_S_soc_S_dma_40026000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026000, label, 0) \
	fn(DT_N_S_soc_S_dma_40026000, label, 1) \
	fn(DT_N_S_soc_S_dma_40026000, label, 2) \
	fn(DT_N_S_soc_S_dma_40026000, label, 3) \
	fn(DT_N_S_soc_S_dma_40026000, label, 4)
#define DT_N_S_soc_S_dma_40026000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026000_P_label_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_status "disabled"
#define DT_N_S_soc_S_dma_40026000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_40026000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40026000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40026000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dma_40026000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40026000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026000, status, 0) \
	fn(DT_N_S_soc_S_dma_40026000, status, 1) \
	fn(DT_N_S_soc_S_dma_40026000, status, 2) \
	fn(DT_N_S_soc_S_dma_40026000, status, 3) \
	fn(DT_N_S_soc_S_dma_40026000, status, 4) \
	fn(DT_N_S_soc_S_dma_40026000, status, 5) \
	fn(DT_N_S_soc_S_dma_40026000, status, 6) \
	fn(DT_N_S_soc_S_dma_40026000, status, 7)
#define DT_N_S_soc_S_dma_40026000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_compatible {"st,stm32-dma-v1"}
#define DT_N_S_soc_S_dma_40026000_P_compatible_IDX_0 "st,stm32-dma-v1"
#define DT_N_S_soc_S_dma_40026000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026000, compatible, 0)
#define DT_N_S_soc_S_dma_40026000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40026000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_dma_40026000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_dma_40026000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_dma_40026000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026000, clocks, 0)
#define DT_N_S_soc_S_dma_40026000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40026000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40026000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40026000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/dma@40026400
 *
 * Node identifier: DT_N_S_soc_S_dma_40026400
 *
 * Binding (compatible = st,stm32-dma-v1):
 *   $ZEPHYR_BASE/dts/bindings/dma/st,stm32-dma-v1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40026400_PATH "/soc/dma@40026400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40026400_FULL_NAME "dma@40026400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40026400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_dma_40026400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40026400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40026400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40026400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40026400_ORD 35

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40026400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40026400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40026400_EXISTS 1
#define DT_N_INST_1_st_stm32_dma_v1 DT_N_S_soc_S_dma_40026400
#define DT_N_NODELABEL_dma2         DT_N_S_soc_S_dma_40026400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40026400_REG_NUM 1
#define DT_N_S_soc_S_dma_40026400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_REG_IDX_0_VAL_ADDRESS 1073898496 /* 0x40026400 */
#define DT_N_S_soc_S_dma_40026400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_dma_40026400_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40026400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40026400_IRQ_NUM 8
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_1_VAL_irq 57
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_2_VAL_irq 58
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_3_VAL_irq 59
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_4_VAL_irq 60
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_4_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_4_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_4_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_5_VAL_irq 68
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_5_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_5_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_5_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_6_VAL_irq 69
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_6_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_6_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_6_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_7_VAL_irq 70
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_7_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_7_VAL_priority 0
#define DT_N_S_soc_S_dma_40026400_IRQ_IDX_7_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_COMPAT_MATCHES_st_stm32_dma_v1 1
#define DT_N_S_soc_S_dma_40026400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40026400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40026400_P_reg {1073898496 /* 0x40026400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_dma_40026400_P_reg_IDX_0 1073898496
#define DT_N_S_soc_S_dma_40026400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_dma_40026400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026400, reg, 0) \
	fn(DT_N_S_soc_S_dma_40026400, reg, 1)
#define DT_N_S_soc_S_dma_40026400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026400_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts {56 /* 0x38 */, 0 /* 0x0 */, 57 /* 0x39 */, 0 /* 0x0 */, 58 /* 0x3a */, 0 /* 0x0 */, 59 /* 0x3b */, 0 /* 0x0 */, 60 /* 0x3c */, 0 /* 0x0 */, 68 /* 0x44 */, 0 /* 0x0 */, 69 /* 0x45 */, 0 /* 0x0 */, 70 /* 0x46 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_2 57
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_4 58
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_6 59
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_8 60
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_8_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_9 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_9_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_10 68
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_10_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_11 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_11_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_12 69
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_12_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_13 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_13_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_14 70
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_14_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_15 0
#define DT_N_S_soc_S_dma_40026400_P_interrupts_IDX_15_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026400, interrupts, 0) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 1) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 2) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 3) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 4) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 5) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 6) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 7) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 8) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 9) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 10) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 11) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 12) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 13) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 14) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 15)
#define DT_N_S_soc_S_dma_40026400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 14, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, interrupts, 15, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_st_mem2mem 1
#define DT_N_S_soc_S_dma_40026400_P_st_mem2mem_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_label "DMA_2"
#define DT_N_S_soc_S_dma_40026400_P_label_STRING_TOKEN DMA_2
#define DT_N_S_soc_S_dma_40026400_P_label_STRING_UPPER_TOKEN DMA_2
#define DT_N_S_soc_S_dma_40026400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026400, label, 0) \
	fn(DT_N_S_soc_S_dma_40026400, label, 1) \
	fn(DT_N_S_soc_S_dma_40026400, label, 2) \
	fn(DT_N_S_soc_S_dma_40026400, label, 3) \
	fn(DT_N_S_soc_S_dma_40026400, label, 4)
#define DT_N_S_soc_S_dma_40026400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026400_P_label_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_status "disabled"
#define DT_N_S_soc_S_dma_40026400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_40026400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40026400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40026400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_dma_40026400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40026400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026400, status, 0) \
	fn(DT_N_S_soc_S_dma_40026400, status, 1) \
	fn(DT_N_S_soc_S_dma_40026400, status, 2) \
	fn(DT_N_S_soc_S_dma_40026400, status, 3) \
	fn(DT_N_S_soc_S_dma_40026400, status, 4) \
	fn(DT_N_S_soc_S_dma_40026400, status, 5) \
	fn(DT_N_S_soc_S_dma_40026400, status, 6) \
	fn(DT_N_S_soc_S_dma_40026400, status, 7)
#define DT_N_S_soc_S_dma_40026400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_dma_40026400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026400_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_compatible {"st,stm32-dma-v1"}
#define DT_N_S_soc_S_dma_40026400_P_compatible_IDX_0 "st,stm32-dma-v1"
#define DT_N_S_soc_S_dma_40026400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026400, compatible, 0)
#define DT_N_S_soc_S_dma_40026400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026400_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40026400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_dma_40026400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_dma_40026400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_clocks_IDX_0_VAL_bits 4194304
#define DT_N_S_soc_S_dma_40026400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40026400, clocks, 0)
#define DT_N_S_soc_S_dma_40026400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40026400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40026400_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40026400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40026400_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40026400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_crs_dv_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_PATH "/soc/pin-controller@40020000/eth_crs_dv_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_FULL_NAME "eth_crs_dv_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_ORD 36

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_EXISTS 1
#define DT_N_NODELABEL_eth_crs_dv_pa7 DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_pinmux 235
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_mdc_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_PATH "/soc/pin-controller@40020000/eth_mdc_pc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_FULL_NAME "eth_mdc_pc1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_ORD 37

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_EXISTS 1
#define DT_N_NODELABEL_eth_mdc_pc1 DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_pinmux 1067
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_mdio_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_PATH "/soc/pin-controller@40020000/eth_mdio_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_FULL_NAME "eth_mdio_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_ORD 38

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_EXISTS 1
#define DT_N_NODELABEL_eth_mdio_pa2 DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_pinmux 75
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_ref_clk_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_PATH "/soc/pin-controller@40020000/eth_ref_clk_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_FULL_NAME "eth_ref_clk_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_ORD 39

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_EXISTS 1
#define DT_N_NODELABEL_eth_ref_clk_pa1 DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_pinmux 43
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_rxd0_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_PATH "/soc/pin-controller@40020000/eth_rxd0_pc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_FULL_NAME "eth_rxd0_pc4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_ORD 40

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_EXISTS 1
#define DT_N_NODELABEL_eth_rxd0_pc4 DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_pinmux 1163
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_rxd1_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_PATH "/soc/pin-controller@40020000/eth_rxd1_pc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_FULL_NAME "eth_rxd1_pc5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_ORD 41

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_EXISTS 1
#define DT_N_NODELABEL_eth_rxd1_pc5 DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_pinmux 1195
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_tx_en_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_PATH "/soc/pin-controller@40020000/eth_tx_en_pg11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_FULL_NAME "eth_tx_en_pg11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_ORD 42

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_EXISTS 1
#define DT_N_NODELABEL_eth_tx_en_pg11 DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_pinmux 3435
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_txd0_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_PATH "/soc/pin-controller@40020000/eth_txd0_pg13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_FULL_NAME "eth_txd0_pg13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_ORD 43

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_EXISTS 1
#define DT_N_NODELABEL_eth_txd0_pg13 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_pinmux 3499
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_txd1_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_PATH "/soc/pin-controller@40020000/eth_txd1_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_FULL_NAME "eth_txd1_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_ORD 44

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_SUPPORTS_ORDS \
	45, /* /soc/ethernet@40028000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_EXISTS 1
#define DT_N_NODELABEL_eth_txd1_pb13 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_pinmux 939
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/ethernet@40028000
 *
 * Node identifier: DT_N_S_soc_S_ethernet_40028000
 *
 * Binding (compatible = st,stm32-ethernet):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/st,stm32-ethernet.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_ethernet_40028000_PATH "/soc/ethernet@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_ethernet_40028000_FULL_NAME "ethernet@40028000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_ethernet_40028000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_ethernet_40028000_ORD 45

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_ethernet_40028000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	36, /* /soc/pin-controller@40020000/eth_crs_dv_pa7 */ \
	37, /* /soc/pin-controller@40020000/eth_mdc_pc1 */ \
	38, /* /soc/pin-controller@40020000/eth_mdio_pa2 */ \
	39, /* /soc/pin-controller@40020000/eth_ref_clk_pa1 */ \
	40, /* /soc/pin-controller@40020000/eth_rxd0_pc4 */ \
	41, /* /soc/pin-controller@40020000/eth_rxd1_pc5 */ \
	42, /* /soc/pin-controller@40020000/eth_tx_en_pg11 */ \
	43, /* /soc/pin-controller@40020000/eth_txd0_pg13 */ \
	44, /* /soc/pin-controller@40020000/eth_txd1_pb13 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_ethernet_40028000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_ethernet_40028000_EXISTS 1
#define DT_N_INST_0_st_stm32_ethernet DT_N_S_soc_S_ethernet_40028000
#define DT_N_NODELABEL_mac            DT_N_S_soc_S_ethernet_40028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_ethernet_40028000_REG_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_ethernet_40028000_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_soc_S_ethernet_40028000_RANGES_NUM 0
#define DT_N_S_soc_S_ethernet_40028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_ethernet_40028000_IRQ_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq 61
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_ethernet_40028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_COMPAT_MATCHES_st_stm32_ethernet 1
#define DT_N_S_soc_S_ethernet_40028000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NUM 1
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_4_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_5_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_6_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_7_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13
#define DT_N_S_soc_S_ethernet_40028000_PINCTRL_NAME_default_IDX_8_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13

/* Generic property macros: */
#define DT_N_S_soc_S_ethernet_40028000_P_reg {1073905664 /* 0x40028000 */, 32768 /* 0x8000 */}
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_1 32768
#define DT_N_S_soc_S_ethernet_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, reg, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, reg, 1)
#define DT_N_S_soc_S_ethernet_40028000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts {61 /* 0x3d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_0 61
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, interrupts, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, interrupts, 1)
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits 33554432
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_NAME "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_0_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_stmmaceth_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus 0
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits 67108864
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_NAME "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_1_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_tx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus 0
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits 134217728
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_NAME "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_2_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_rx_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_VAL_bus 0
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_VAL_bits 268435456
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_NAME "mac-clk-ptp"
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_ptp_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_ptp_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_ptp_VAL_bus DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_VAL_bus
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_ptp_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_ptp_VAL_bits DT_N_S_soc_S_ethernet_40028000_P_clocks_IDX_3_VAL_bits
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_NAME_mac_clk_ptp_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 3)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, clocks, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clocks, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_LEN 4
#define DT_N_S_soc_S_ethernet_40028000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names {"stmmaceth", "mac-clk-tx", "mac-clk-rx", "mac-clk-ptp"}
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0 "stmmaceth"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1 "mac-clk-tx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2 "mac-clk-rx"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_3 "mac-clk-ptp"
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 3)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, clock_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_LEN 4
#define DT_N_S_soc_S_ethernet_40028000_P_clock_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_mdc_pc1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd0_pc4
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd1_pc5
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_ref_clk_pa1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_4 DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_4_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_mdio_pa2
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_4_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_5 DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_5_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_dv_pa7
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_5_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_6 DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_6_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pg11
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_6_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_7 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_7_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pg13
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_7_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_8 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_8_PH DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pb13
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_IDX_8_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 3) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 4) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 5) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 6) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 7) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 8)
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_0, 8, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_LEN 9
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_names, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_label "ETH_0"
#define DT_N_S_soc_S_ethernet_40028000_P_label_STRING_TOKEN ETH_0
#define DT_N_S_soc_S_ethernet_40028000_P_label_STRING_UPPER_TOKEN ETH_0
#define DT_N_S_soc_S_ethernet_40028000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, label, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 2) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 3) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 4)
#define DT_N_S_soc_S_ethernet_40028000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_label_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address 0
#define DT_N_S_soc_S_ethernet_40028000_P_zephyr_random_mac_address_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_status "okay"
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_ethernet_40028000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_ethernet_40028000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, status, 0) \
	fn(DT_N_S_soc_S_ethernet_40028000, status, 1) \
	fn(DT_N_S_soc_S_ethernet_40028000, status, 2) \
	fn(DT_N_S_soc_S_ethernet_40028000, status, 3)
#define DT_N_S_soc_S_ethernet_40028000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_ethernet_40028000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_status_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible {"st,stm32-ethernet"}
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0 "st,stm32-ethernet"
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_ethernet_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_ethernet_40028000_P_wakeup_source 0
#define DT_N_S_soc_S_ethernet_40028000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c1_scl_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_PATH "/soc/pin-controller@40020000/i2c1_scl_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_FULL_NAME "i2c1_scl_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_ORD 46

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_SUPPORTS_ORDS \
	48, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb8 DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_pinmux 772
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c1_sda_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_PATH "/soc/pin-controller@40020000/i2c1_sda_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_FULL_NAME "i2c1_sda_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_ORD 47

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_SUPPORTS_ORDS \
	48, /* /soc/i2c@40005400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb9 DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_pinmux 804
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005400
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005400
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005400_PATH "/soc/i2c@40005400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005400_FULL_NAME "i2c@40005400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005400_ORD 48

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	46, /* /soc/pin-controller@40020000/i2c1_scl_pb8 */ \
	47, /* /soc/pin-controller@40020000/i2c1_sda_pb9 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005400_EXISTS 1
#define DT_N_INST_0_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_i2c1         DT_N_S_soc_S_i2c_40005400
#define DT_N_NODELABEL_arduino_i2c  DT_N_S_soc_S_i2c_40005400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005400_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_ADDRESS 1073763328 /* 0x40005400 */
#define DT_N_S_soc_S_i2c_40005400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005400_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005400_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq 31
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq 32
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005400_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005400_P_reg {1073763328 /* 0x40005400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0 1073763328
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, reg, 1)
#define DT_N_S_soc_S_i2c_40005400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts {31 /* 0x1f */, 0 /* 0x0 */, 32 /* 0x20 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0 31
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2 32
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupts, 1) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupts, 2) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupts, 3)
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb8
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb9
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency 400000
#define DT_N_S_soc_S_i2c_40005400_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_label "I2C_1"
#define DT_N_S_soc_S_i2c_40005400_P_label_STRING_TOKEN I2C_1
#define DT_N_S_soc_S_i2c_40005400_P_label_STRING_UPPER_TOKEN I2C_1
#define DT_N_S_soc_S_i2c_40005400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, label, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 1) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 2) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 3) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 4)
#define DT_N_S_soc_S_i2c_40005400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_status "okay"
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_i2c_40005400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_i2c_40005400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, status, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, status, 1) \
	fn(DT_N_S_soc_S_i2c_40005400, status, 2) \
	fn(DT_N_S_soc_S_i2c_40005400, status, 3)
#define DT_N_S_soc_S_i2c_40005400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005400, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_i2c_40005400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005400_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005800
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005800
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005800_PATH "/soc/i2c@40005800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005800_FULL_NAME "i2c@40005800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005800_ORD 49

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005800_EXISTS 1
#define DT_N_INST_1_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005800
#define DT_N_NODELABEL_i2c2         DT_N_S_soc_S_i2c_40005800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005800_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_ADDRESS 1073764352 /* 0x40005800 */
#define DT_N_S_soc_S_i2c_40005800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005800_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005800_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq 33
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq 34
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005800_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005800_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005800_P_reg {1073764352 /* 0x40005800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0 1073764352
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, reg, 1)
#define DT_N_S_soc_S_i2c_40005800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts {33 /* 0x21 */, 0 /* 0x0 */, 34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0 33
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2 34
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupts, 1) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupts, 2) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupts, 3)
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005800_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_label "I2C_2"
#define DT_N_S_soc_S_i2c_40005800_P_label_STRING_TOKEN I2C_2
#define DT_N_S_soc_S_i2c_40005800_P_label_STRING_UPPER_TOKEN I2C_2
#define DT_N_S_soc_S_i2c_40005800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, label, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 1) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 2) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 3) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 4)
#define DT_N_S_soc_S_i2c_40005800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, status, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 1) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 2) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 3) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 4) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 5) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 6) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 7)
#define DT_N_S_soc_S_i2c_40005800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005800, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits 4194304
#define DT_N_S_soc_S_i2c_40005800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005800_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40005c00
 *
 * Node identifier: DT_N_S_soc_S_i2c_40005c00
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40005c00_PATH "/soc/i2c@40005c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40005c00_FULL_NAME "i2c@40005c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40005c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40005c00_ORD 50

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40005c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40005c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40005c00_EXISTS 1
#define DT_N_INST_2_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40005c00
#define DT_N_NODELABEL_i2c3         DT_N_S_soc_S_i2c_40005c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40005c00_REG_NUM 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_ADDRESS 1073765376 /* 0x40005c00 */
#define DT_N_S_soc_S_i2c_40005c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40005c00_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40005c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq 72
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq 73
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40005c00_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40005c00_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40005c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40005c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40005c00_P_reg {1073765376 /* 0x40005c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0 1073765376
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40005c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40005c00, reg, 1)
#define DT_N_S_soc_S_i2c_40005c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts {72 /* 0x48 */, 0 /* 0x0 */, 73 /* 0x49 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0 72
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2 73
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 1) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 2) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 3)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40005c00_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_label "I2C_3"
#define DT_N_S_soc_S_i2c_40005c00_P_label_STRING_TOKEN I2C_3
#define DT_N_S_soc_S_i2c_40005c00_P_label_STRING_UPPER_TOKEN I2C_3
#define DT_N_S_soc_S_i2c_40005c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, label, 0) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 1) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 2) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 3) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 4)
#define DT_N_S_soc_S_i2c_40005c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_status "disabled"
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40005c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, status, 0) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 1) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 2) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 3) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 4) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 5) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 6) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 7)
#define DT_N_S_soc_S_i2c_40005c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40005c00, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40005c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits 8388608
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40005c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40005c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40005c00_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40005c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40006000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40006000
 *
 * Binding (compatible = st,stm32-i2c-v2):
 *   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40006000_PATH "/soc/i2c@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40006000_FULL_NAME "i2c@40006000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40006000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40006000_ORD 51

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40006000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40006000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40006000_EXISTS 1
#define DT_N_INST_3_st_stm32_i2c_v2 DT_N_S_soc_S_i2c_40006000
#define DT_N_NODELABEL_i2c4         DT_N_S_soc_S_i2c_40006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40006000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_REG_IDX_0_VAL_ADDRESS 1073766400 /* 0x40006000 */
#define DT_N_S_soc_S_i2c_40006000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_i2c_40006000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40006000_IRQ_NUM 2
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_irq 95
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_VAL_irq 96
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_event_VAL_irq DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_event_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_event_VAL_priority DT_N_S_soc_S_i2c_40006000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_event_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_error_VAL_irq DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_error_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_error_VAL_priority DT_N_S_soc_S_i2c_40006000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_i2c_40006000_IRQ_NAME_error_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_COMPAT_MATCHES_st_stm32_i2c_v2 1
#define DT_N_S_soc_S_i2c_40006000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40006000_P_reg {1073766400 /* 0x40006000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_i2c_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, reg, 0) \
	fn(DT_N_S_soc_S_i2c_40006000, reg, 1)
#define DT_N_S_soc_S_i2c_40006000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts {95 /* 0x5f */, 0 /* 0x0 */, 96 /* 0x60 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_0 95
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_2 96
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, interrupts, 0) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupts, 1) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupts, 2) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupts, 3)
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupts, 3, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40006000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_label "I2C_4"
#define DT_N_S_soc_S_i2c_40006000_P_label_STRING_TOKEN I2C_4
#define DT_N_S_soc_S_i2c_40006000_P_label_STRING_UPPER_TOKEN I2C_4
#define DT_N_S_soc_S_i2c_40006000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, label, 0) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 1) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 2) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 3) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 4)
#define DT_N_S_soc_S_i2c_40006000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_label_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_status "disabled"
#define DT_N_S_soc_S_i2c_40006000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c_40006000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40006000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_i2c_40006000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_i2c_40006000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c_40006000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, status, 0) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 1) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 2) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 3) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 4) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 5) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 6) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 7)
#define DT_N_S_soc_S_i2c_40006000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_compatible {"st,stm32-i2c-v2"}
#define DT_N_S_soc_S_i2c_40006000_P_compatible_IDX_0 "st,stm32-i2c-v2"
#define DT_N_S_soc_S_i2c_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, compatible, 0)
#define DT_N_S_soc_S_i2c_40006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names {"event", "error"}
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_IDX_0 "event"
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_IDX_1 "error"
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupt_names, 1)
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_i2c_40006000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_i2c_40006000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bits 16777216
#define DT_N_S_soc_S_i2c_40006000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40006000, clocks, 0)
#define DT_N_S_soc_S_i2c_40006000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40006000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40006000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c_40006000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c_40006000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40006000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@40013c00
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_40013c00
 *
 * Binding (compatible = st,stm32-exti):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/st,stm32-exti.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_PATH "/soc/interrupt-controller@40013c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_FULL_NAME "interrupt-controller@40013c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_interrupt_controller_40013c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_40013c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_40013c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_40013c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_ORD 52

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_REQUIRES_ORDS \
	14, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_EXISTS 1
#define DT_N_INST_0_st_stm32_exti DT_N_S_soc_S_interrupt_controller_40013c00
#define DT_N_NODELABEL_exti       DT_N_S_soc_S_interrupt_controller_40013c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_REG_IDX_0_VAL_ADDRESS 1073822720 /* 0x40013c00 */
#define DT_N_S_soc_S_interrupt_controller_40013c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_interrupt_controller_40013c00_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_40013c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_40013c00_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_40013c00_COMPAT_MATCHES_st_stm32_exti 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg {1073822720 /* 0x40013c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg_IDX_0 1073822720
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_40013c00, reg, 0) \
	fn(DT_N_S_soc_S_interrupt_controller_40013c00, reg, 1)
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_40013c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_interrupt_controller_40013c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_compatible {"st,stm32-exti"}
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_compatible_IDX_0 "st,stm32-exti"
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_40013c00, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_40013c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_40013c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/memory@40024000
 *
 * Node identifier: DT_N_S_soc_S_memory_40024000
 *
 * Binding (compatible = zephyr,memory-region):
 *   $ZEPHYR_BASE/dts/bindings/base/zephyr,memory-region.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_40024000_PATH "/soc/memory@40024000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_40024000_FULL_NAME "memory@40024000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_40024000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_memory_40024000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_40024000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_40024000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_40024000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_40024000_ORD 53

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_40024000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_40024000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_40024000_EXISTS 1
#define DT_N_INST_1_zephyr_memory_region DT_N_S_soc_S_memory_40024000
#define DT_N_INST_0_st_stm32_backup_sram DT_N_S_soc_S_memory_40024000
#define DT_N_NODELABEL_backup_sram       DT_N_S_soc_S_memory_40024000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_40024000_REG_NUM 1
#define DT_N_S_soc_S_memory_40024000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_REG_IDX_0_VAL_ADDRESS 1073889280 /* 0x40024000 */
#define DT_N_S_soc_S_memory_40024000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_memory_40024000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_40024000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_40024000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_40024000_COMPAT_MATCHES_zephyr_memory_region 1
#define DT_N_S_soc_S_memory_40024000_COMPAT_MATCHES_st_stm32_backup_sram 1
#define DT_N_S_soc_S_memory_40024000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_40024000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_40024000_P_zephyr_memory_region "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_40024000_P_zephyr_memory_region_STRING_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_40024000_P_zephyr_memory_region_STRING_UPPER_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_40024000_P_zephyr_memory_region_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 0) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 1) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 2) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 3) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 4) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 5) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 6) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 7) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 8) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 9) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 10)
#define DT_N_S_soc_S_memory_40024000_P_zephyr_memory_region_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, zephyr_memory_region, 10, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40024000_P_zephyr_memory_region_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_status "disabled"
#define DT_N_S_soc_S_memory_40024000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_40024000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_40024000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_memory_40024000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_memory_40024000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_40024000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40024000, status, 0) \
	fn(DT_N_S_soc_S_memory_40024000, status, 1) \
	fn(DT_N_S_soc_S_memory_40024000, status, 2) \
	fn(DT_N_S_soc_S_memory_40024000, status, 3) \
	fn(DT_N_S_soc_S_memory_40024000, status, 4) \
	fn(DT_N_S_soc_S_memory_40024000, status, 5) \
	fn(DT_N_S_soc_S_memory_40024000, status, 6) \
	fn(DT_N_S_soc_S_memory_40024000, status, 7)
#define DT_N_S_soc_S_memory_40024000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40024000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40024000_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_compatible {"zephyr,memory-region", "st,stm32-backup-sram"}
#define DT_N_S_soc_S_memory_40024000_P_compatible_IDX_0 "zephyr,memory-region"
#define DT_N_S_soc_S_memory_40024000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_compatible_IDX_1 "st,stm32-backup-sram"
#define DT_N_S_soc_S_memory_40024000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40024000, compatible, 0) \
	fn(DT_N_S_soc_S_memory_40024000, compatible, 1)
#define DT_N_S_soc_S_memory_40024000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40024000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40024000_P_compatible_LEN 2
#define DT_N_S_soc_S_memory_40024000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_reg {1073889280 /* 0x40024000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_memory_40024000_P_reg_IDX_0 1073889280
#define DT_N_S_soc_S_memory_40024000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_memory_40024000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40024000, reg, 0) \
	fn(DT_N_S_soc_S_memory_40024000, reg, 1)
#define DT_N_S_soc_S_memory_40024000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40024000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40024000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_label "BACKUP_SRAM"
#define DT_N_S_soc_S_memory_40024000_P_label_STRING_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_40024000_P_label_STRING_UPPER_TOKEN BACKUP_SRAM
#define DT_N_S_soc_S_memory_40024000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40024000, label, 0) \
	fn(DT_N_S_soc_S_memory_40024000, label, 1) \
	fn(DT_N_S_soc_S_memory_40024000, label, 2) \
	fn(DT_N_S_soc_S_memory_40024000, label, 3) \
	fn(DT_N_S_soc_S_memory_40024000, label, 4) \
	fn(DT_N_S_soc_S_memory_40024000, label, 5) \
	fn(DT_N_S_soc_S_memory_40024000, label, 6) \
	fn(DT_N_S_soc_S_memory_40024000, label, 7) \
	fn(DT_N_S_soc_S_memory_40024000, label, 8) \
	fn(DT_N_S_soc_S_memory_40024000, label, 9) \
	fn(DT_N_S_soc_S_memory_40024000, label, 10)
#define DT_N_S_soc_S_memory_40024000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40024000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_40024000, label, 10, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40024000_P_label_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_memory_40024000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_memory_40024000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_memory_40024000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_40024000, clocks, 0)
#define DT_N_S_soc_S_memory_40024000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_40024000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_40024000_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_40024000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_40024000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_40024000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/quadspi@a0001000
 *
 * Node identifier: DT_N_S_soc_S_quadspi_a0001000
 *
 * Binding (compatible = st,stm32-qspi):
 *   $ZEPHYR_BASE/dts/bindings/qspi/st,stm32-qspi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_quadspi_a0001000_PATH "/soc/quadspi@a0001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_quadspi_a0001000_FULL_NAME "quadspi@a0001000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_quadspi_a0001000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_quadspi_a0001000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_quadspi_a0001000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_quadspi_a0001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_quadspi_a0001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_quadspi_a0001000_ORD 54

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_quadspi_a0001000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_quadspi_a0001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_quadspi_a0001000_EXISTS 1
#define DT_N_INST_0_st_stm32_qspi DT_N_S_soc_S_quadspi_a0001000
#define DT_N_NODELABEL_quadspi    DT_N_S_soc_S_quadspi_a0001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_quadspi_a0001000_REG_NUM 1
#define DT_N_S_soc_S_quadspi_a0001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_REG_IDX_0_VAL_ADDRESS 2684358656 /* 0xa0001000 */
#define DT_N_S_soc_S_quadspi_a0001000_REG_IDX_0_VAL_SIZE 52 /* 0x34 */
#define DT_N_S_soc_S_quadspi_a0001000_RANGES_NUM 0
#define DT_N_S_soc_S_quadspi_a0001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_quadspi_a0001000_IRQ_NUM 1
#define DT_N_S_soc_S_quadspi_a0001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_IRQ_IDX_0_VAL_irq 92
#define DT_N_S_soc_S_quadspi_a0001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_quadspi_a0001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_COMPAT_MATCHES_st_stm32_qspi 1
#define DT_N_S_soc_S_quadspi_a0001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_quadspi_a0001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_quadspi_a0001000_P_reg {2684358656 /* 0xa0001000 */, 52 /* 0x34 */}
#define DT_N_S_soc_S_quadspi_a0001000_P_reg_IDX_0 2684358656
#define DT_N_S_soc_S_quadspi_a0001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_reg_IDX_1 52
#define DT_N_S_soc_S_quadspi_a0001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_a0001000, reg, 0) \
	fn(DT_N_S_soc_S_quadspi_a0001000, reg, 1)
#define DT_N_S_soc_S_quadspi_a0001000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_a0001000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_a0001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts {92 /* 0x5c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts_IDX_0 92
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_a0001000, interrupts, 0) \
	fn(DT_N_S_soc_S_quadspi_a0001000, interrupts, 1)
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_a0001000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_a0001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_status "disabled"
#define DT_N_S_soc_S_quadspi_a0001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_quadspi_a0001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_quadspi_a0001000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_quadspi_a0001000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_quadspi_a0001000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_quadspi_a0001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_a0001000, status, 0) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 1) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 2) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 3) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 4) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 5) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 6) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 7)
#define DT_N_S_soc_S_quadspi_a0001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_a0001000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_a0001000_P_status_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_compatible {"st,stm32-qspi"}
#define DT_N_S_soc_S_quadspi_a0001000_P_compatible_IDX_0 "st,stm32-qspi"
#define DT_N_S_soc_S_quadspi_a0001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_a0001000, compatible, 0)
#define DT_N_S_soc_S_quadspi_a0001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_a0001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_a0001000_P_compatible_LEN 1
#define DT_N_S_soc_S_quadspi_a0001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_label "QUADSPI"
#define DT_N_S_soc_S_quadspi_a0001000_P_label_STRING_TOKEN QUADSPI
#define DT_N_S_soc_S_quadspi_a0001000_P_label_STRING_UPPER_TOKEN QUADSPI
#define DT_N_S_soc_S_quadspi_a0001000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_a0001000, label, 0) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 1) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 2) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 3) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 4) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 5) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 6)
#define DT_N_S_soc_S_quadspi_a0001000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_a0001000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_quadspi_a0001000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_a0001000_P_label_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_quadspi_a0001000, clocks, 0)
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_quadspi_a0001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_LEN 1
#define DT_N_S_soc_S_quadspi_a0001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_quadspi_a0001000_P_wakeup_source 0
#define DT_N_S_soc_S_quadspi_a0001000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/rng@50060800
 *
 * Node identifier: DT_N_S_soc_S_rng_50060800
 *
 * Binding (compatible = st,stm32-rng):
 *   $ZEPHYR_BASE/dts/bindings/rng/st,stm32-rng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rng_50060800_PATH "/soc/rng@50060800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rng_50060800_FULL_NAME "rng@50060800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rng_50060800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rng_50060800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rng_50060800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rng_50060800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rng_50060800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rng_50060800_ORD 55

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rng_50060800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rng_50060800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rng_50060800_EXISTS 1
#define DT_N_INST_0_st_stm32_rng DT_N_S_soc_S_rng_50060800
#define DT_N_NODELABEL_rng       DT_N_S_soc_S_rng_50060800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rng_50060800_REG_NUM 1
#define DT_N_S_soc_S_rng_50060800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_REG_IDX_0_VAL_ADDRESS 1342572544 /* 0x50060800 */
#define DT_N_S_soc_S_rng_50060800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rng_50060800_RANGES_NUM 0
#define DT_N_S_soc_S_rng_50060800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rng_50060800_IRQ_NUM 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_irq 80
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rng_50060800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_COMPAT_MATCHES_st_stm32_rng 1
#define DT_N_S_soc_S_rng_50060800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rng_50060800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rng_50060800_P_reg {1342572544 /* 0x50060800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_0 1342572544
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rng_50060800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_50060800, reg, 0) \
	fn(DT_N_S_soc_S_rng_50060800, reg, 1)
#define DT_N_S_soc_S_rng_50060800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_50060800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rng_50060800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rng_50060800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_label "RNG"
#define DT_N_S_soc_S_rng_50060800_P_label_STRING_TOKEN RNG
#define DT_N_S_soc_S_rng_50060800_P_label_STRING_UPPER_TOKEN RNG
#define DT_N_S_soc_S_rng_50060800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_50060800, label, 0) \
	fn(DT_N_S_soc_S_rng_50060800, label, 1) \
	fn(DT_N_S_soc_S_rng_50060800, label, 2)
#define DT_N_S_soc_S_rng_50060800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_50060800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rng_50060800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rng_50060800, label, 2, __VA_ARGS__)
#define DT_N_S_soc_S_rng_50060800_P_label_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_rng_50060800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_50060800, clocks, 0)
#define DT_N_S_soc_S_rng_50060800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_50060800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_50060800_P_clocks_LEN 1
#define DT_N_S_soc_S_rng_50060800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_status "okay"
#define DT_N_S_soc_S_rng_50060800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_rng_50060800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rng_50060800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_rng_50060800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_rng_50060800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rng_50060800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_50060800, status, 0) \
	fn(DT_N_S_soc_S_rng_50060800, status, 1) \
	fn(DT_N_S_soc_S_rng_50060800, status, 2) \
	fn(DT_N_S_soc_S_rng_50060800, status, 3)
#define DT_N_S_soc_S_rng_50060800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_50060800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rng_50060800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rng_50060800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rng_50060800, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_rng_50060800_P_status_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_compatible {"st,stm32-rng"}
#define DT_N_S_soc_S_rng_50060800_P_compatible_IDX_0 "st,stm32-rng"
#define DT_N_S_soc_S_rng_50060800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_50060800, compatible, 0)
#define DT_N_S_soc_S_rng_50060800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_50060800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rng_50060800_P_compatible_LEN 1
#define DT_N_S_soc_S_rng_50060800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_interrupts {80 /* 0x50 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_0 80
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rng_50060800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rng_50060800, interrupts, 0) \
	fn(DT_N_S_soc_S_rng_50060800, interrupts, 1)
#define DT_N_S_soc_S_rng_50060800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rng_50060800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rng_50060800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rng_50060800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rng_50060800_P_wakeup_source 0
#define DT_N_S_soc_S_rng_50060800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/rtc@40002800
 *
 * Node identifier: DT_N_S_soc_S_rtc_40002800
 *
 * Binding (compatible = st,stm32-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/st,stm32-rtc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_40002800_PATH "/soc/rtc@40002800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_40002800_FULL_NAME "rtc@40002800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_40002800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_rtc_40002800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_40002800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_40002800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_40002800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_40002800_ORD 56

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_40002800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_40002800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_40002800_EXISTS 1
#define DT_N_INST_0_st_stm32_rtc DT_N_S_soc_S_rtc_40002800
#define DT_N_NODELABEL_rtc       DT_N_S_soc_S_rtc_40002800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_40002800_REG_NUM 1
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_VAL_ADDRESS 1073752064 /* 0x40002800 */
#define DT_N_S_soc_S_rtc_40002800_REG_IDX_0_VAL_SIZE 768 /* 0x300 */
#define DT_N_S_soc_S_rtc_40002800_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_40002800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_40002800_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_irq 41
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_40002800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_COMPAT_MATCHES_st_stm32_rtc 1
#define DT_N_S_soc_S_rtc_40002800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_40002800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_40002800_P_reg {1073752064 /* 0x40002800 */, 768 /* 0x300 */}
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_0 1073752064
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_1 768
#define DT_N_S_soc_S_rtc_40002800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002800, reg, 0) \
	fn(DT_N_S_soc_S_rtc_40002800, reg, 1)
#define DT_N_S_soc_S_rtc_40002800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002800_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_label "RTC_0"
#define DT_N_S_soc_S_rtc_40002800_P_label_STRING_TOKEN RTC_0
#define DT_N_S_soc_S_rtc_40002800_P_label_STRING_UPPER_TOKEN RTC_0
#define DT_N_S_soc_S_rtc_40002800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002800, label, 0) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 1) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 2) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 3) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 4)
#define DT_N_S_soc_S_rtc_40002800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002800_P_label_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_interrupts {41 /* 0x29 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_0 41
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002800, interrupts, 0) \
	fn(DT_N_S_soc_S_rtc_40002800, interrupts, 1)
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_prescaler 32768
#define DT_N_S_soc_S_rtc_40002800_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_status "okay"
#define DT_N_S_soc_S_rtc_40002800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_rtc_40002800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rtc_40002800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_rtc_40002800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_rtc_40002800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_rtc_40002800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002800, status, 0) \
	fn(DT_N_S_soc_S_rtc_40002800, status, 1) \
	fn(DT_N_S_soc_S_rtc_40002800, status, 2) \
	fn(DT_N_S_soc_S_rtc_40002800, status, 3)
#define DT_N_S_soc_S_rtc_40002800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_rtc_40002800, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002800_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible {"st,stm32-rtc"}
#define DT_N_S_soc_S_rtc_40002800_P_compatible_IDX_0 "st,stm32-rtc"
#define DT_N_S_soc_S_rtc_40002800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002800, compatible, 0)
#define DT_N_S_soc_S_rtc_40002800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002800_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_40002800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bits 268435456
#define DT_N_S_soc_S_rtc_40002800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_40002800, clocks, 0)
#define DT_N_S_soc_S_rtc_40002800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_40002800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_40002800_P_clocks_LEN 1
#define DT_N_S_soc_S_rtc_40002800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_rtc_40002800_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_40002800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@40011c00
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_40011c00
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE/dts/bindings/mmc/st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_40011c00_PATH "/soc/sdmmc@40011c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_40011c00_FULL_NAME "sdmmc@40011c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_40011c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_sdmmc_40011c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_40011c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_40011c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_40011c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_40011c00_ORD 57

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_40011c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_40011c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_40011c00_EXISTS 1
#define DT_N_INST_1_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_40011c00
#define DT_N_NODELABEL_sdmmc2      DT_N_S_soc_S_sdmmc_40011c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_40011c00_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_40011c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_REG_IDX_0_VAL_ADDRESS 1073814528 /* 0x40011c00 */
#define DT_N_S_soc_S_sdmmc_40011c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_sdmmc_40011c00_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_40011c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_40011c00_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_40011c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_IRQ_IDX_0_VAL_irq 103
#define DT_N_S_soc_S_sdmmc_40011c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_40011c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_40011c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_40011c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40011c00, clocks, 0)
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40011c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_LEN 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_label "SDMMC_2"
#define DT_N_S_soc_S_sdmmc_40011c00_P_label_STRING_TOKEN SDMMC_2
#define DT_N_S_soc_S_sdmmc_40011c00_P_label_STRING_UPPER_TOKEN SDMMC_2
#define DT_N_S_soc_S_sdmmc_40011c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40011c00, label, 0) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 1) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 2) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 3) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 4) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 5) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 6)
#define DT_N_S_soc_S_sdmmc_40011c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40011c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40011c00_P_label_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg {1073814528 /* 0x40011c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg_IDX_0 1073814528
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40011c00, reg, 0) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, reg, 1)
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40011c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40011c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40011c00, status, 0) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 1) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 2) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 3) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 4) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 5) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 6) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 7)
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40011c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40011c00_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_40011c00_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_40011c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40011c00, compatible, 0)
#define DT_N_S_soc_S_sdmmc_40011c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40011c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40011c00_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts {103 /* 0x67 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts_IDX_0 103
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40011c00, interrupts, 0) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, interrupts, 1)
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40011c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40011c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40011c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40011c00_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_40011c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/sdmmc@40012c00
 *
 * Node identifier: DT_N_S_soc_S_sdmmc_40012c00
 *
 * Binding (compatible = st,stm32-sdmmc):
 *   $ZEPHYR_BASE/dts/bindings/mmc/st,stm32-sdmmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_sdmmc_40012c00_PATH "/soc/sdmmc@40012c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_sdmmc_40012c00_FULL_NAME "sdmmc@40012c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_sdmmc_40012c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_sdmmc_40012c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_sdmmc_40012c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_sdmmc_40012c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_sdmmc_40012c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_sdmmc_40012c00_ORD 58

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_sdmmc_40012c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_sdmmc_40012c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_sdmmc_40012c00_EXISTS 1
#define DT_N_INST_0_st_stm32_sdmmc DT_N_S_soc_S_sdmmc_40012c00
#define DT_N_NODELABEL_sdmmc1      DT_N_S_soc_S_sdmmc_40012c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_sdmmc_40012c00_REG_NUM 1
#define DT_N_S_soc_S_sdmmc_40012c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_REG_IDX_0_VAL_ADDRESS 1073818624 /* 0x40012c00 */
#define DT_N_S_soc_S_sdmmc_40012c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_sdmmc_40012c00_RANGES_NUM 0
#define DT_N_S_soc_S_sdmmc_40012c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_sdmmc_40012c00_IRQ_NUM 1
#define DT_N_S_soc_S_sdmmc_40012c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_IRQ_IDX_0_VAL_irq 49
#define DT_N_S_soc_S_sdmmc_40012c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_sdmmc_40012c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_COMPAT_MATCHES_st_stm32_sdmmc 1
#define DT_N_S_soc_S_sdmmc_40012c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_sdmmc_40012c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40012c00, clocks, 0)
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40012c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_LEN 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_label "SDMMC_1"
#define DT_N_S_soc_S_sdmmc_40012c00_P_label_STRING_TOKEN SDMMC_1
#define DT_N_S_soc_S_sdmmc_40012c00_P_label_STRING_UPPER_TOKEN SDMMC_1
#define DT_N_S_soc_S_sdmmc_40012c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40012c00, label, 0) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 1) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 2) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 3) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 4) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 5) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 6)
#define DT_N_S_soc_S_sdmmc_40012c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40012c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40012c00_P_label_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg {1073818624 /* 0x40012c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg_IDX_0 1073818624
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40012c00, reg, 0) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, reg, 1)
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40012c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40012c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_status "disabled"
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40012c00, status, 0) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 1) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 2) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 3) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 4) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 5) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 6) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 7)
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40012c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40012c00_P_status_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_compatible {"st,stm32-sdmmc"}
#define DT_N_S_soc_S_sdmmc_40012c00_P_compatible_IDX_0 "st,stm32-sdmmc"
#define DT_N_S_soc_S_sdmmc_40012c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40012c00, compatible, 0)
#define DT_N_S_soc_S_sdmmc_40012c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40012c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40012c00_P_compatible_LEN 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts {49 /* 0x31 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts_IDX_0 49
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_sdmmc_40012c00, interrupts, 0) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, interrupts, 1)
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_sdmmc_40012c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_sdmmc_40012c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_sdmmc_40012c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_sdmmc_40012c00_P_wakeup_source 0
#define DT_N_S_soc_S_sdmmc_40012c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_cts_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_PATH "/soc/pin-controller@40020000/usart2_cts_pd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_FULL_NAME "usart2_cts_pd3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_ORD 59

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_SUPPORTS_ORDS \
	63, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_EXISTS 1
#define DT_N_NODELABEL_usart2_cts_pd3 DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_pinmux 1639
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_rts_pd4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_PATH "/soc/pin-controller@40020000/usart2_rts_pd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_FULL_NAME "usart2_rts_pd4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_ORD 60

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_SUPPORTS_ORDS \
	63, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_EXISTS 1
#define DT_N_NODELABEL_usart2_rts_pd4 DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_pinmux 1671
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_rx_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_PATH "/soc/pin-controller@40020000/usart2_rx_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_FULL_NAME "usart2_rx_pd6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_ORD 61

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_SUPPORTS_ORDS \
	63, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_EXISTS 1
#define DT_N_NODELABEL_usart2_rx_pd6 DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_pinmux 1735
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_tx_pd5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_PATH "/soc/pin-controller@40020000/usart2_tx_pd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_FULL_NAME "usart2_tx_pd5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_ORD 62

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_SUPPORTS_ORDS \
	63, /* /soc/serial@40004400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_EXISTS 1
#define DT_N_NODELABEL_usart2_tx_pd5 DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_pinmux 1703
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004400
 *
 * Node identifier: DT_N_S_soc_S_serial_40004400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004400_PATH "/soc/serial@40004400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004400_FULL_NAME "serial@40004400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004400_ORD 63

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	59, /* /soc/pin-controller@40020000/usart2_cts_pd3 */ \
	60, /* /soc/pin-controller@40020000/usart2_rts_pd4 */ \
	61, /* /soc/pin-controller@40020000/usart2_rx_pd6 */ \
	62, /* /soc/pin-controller@40020000/usart2_tx_pd5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004400_EXISTS 1
#define DT_N_INST_3_st_stm32_usart DT_N_S_soc_S_serial_40004400
#define DT_N_INST_3_st_stm32_uart  DT_N_S_soc_S_serial_40004400
#define DT_N_NODELABEL_usart2      DT_N_S_soc_S_serial_40004400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004400_REG_NUM 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_ADDRESS 1073759232 /* 0x40004400 */
#define DT_N_S_soc_S_serial_40004400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq 38
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40004400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4
#define DT_N_S_soc_S_serial_40004400_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004400_P_reg {1073759232 /* 0x40004400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0 1073759232
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, reg, 0) \
	fn(DT_N_S_soc_S_serial_40004400, reg, 1)
#define DT_N_S_soc_S_serial_40004400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts {38 /* 0x26 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0 38
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40004400, interrupts, 1)
#define DT_N_S_soc_S_serial_40004400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_single_wire 0
#define DT_N_S_soc_S_serial_40004400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pd5
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pd6
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pd4
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pd3
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 3)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_label "UART_2"
#define DT_N_S_soc_S_serial_40004400_P_label_STRING_TOKEN UART_2
#define DT_N_S_soc_S_serial_40004400_P_label_STRING_UPPER_TOKEN UART_2
#define DT_N_S_soc_S_serial_40004400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, label, 0) \
	fn(DT_N_S_soc_S_serial_40004400, label, 1) \
	fn(DT_N_S_soc_S_serial_40004400, label, 2) \
	fn(DT_N_S_soc_S_serial_40004400, label, 3) \
	fn(DT_N_S_soc_S_serial_40004400, label, 4) \
	fn(DT_N_S_soc_S_serial_40004400, label, 5)
#define DT_N_S_soc_S_serial_40004400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_status "disabled"
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40004400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40004400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, status, 0) \
	fn(DT_N_S_soc_S_serial_40004400, status, 1) \
	fn(DT_N_S_soc_S_serial_40004400, status, 2) \
	fn(DT_N_S_soc_S_serial_40004400, status, 3) \
	fn(DT_N_S_soc_S_serial_40004400, status, 4) \
	fn(DT_N_S_soc_S_serial_40004400, status, 5) \
	fn(DT_N_S_soc_S_serial_40004400, status, 6) \
	fn(DT_N_S_soc_S_serial_40004400, status, 7)
#define DT_N_S_soc_S_serial_40004400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1)
#define DT_N_S_soc_S_serial_40004400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_serial_40004400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004400, clocks, 0)
#define DT_N_S_soc_S_serial_40004400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_rx_pd9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_PATH "/soc/pin-controller@40020000/usart3_rx_pd9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_FULL_NAME "usart3_rx_pd9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_ORD 64

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_SUPPORTS_ORDS \
	66, /* /soc/serial@40004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pd9 DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_pinmux 1831
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_tx_pd8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_PATH "/soc/pin-controller@40020000/usart3_tx_pd8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_FULL_NAME "usart3_tx_pd8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_ORD 65

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_SUPPORTS_ORDS \
	66, /* /soc/serial@40004800 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pd8 DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_pinmux 1799
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004800
 *
 * Node identifier: DT_N_S_soc_S_serial_40004800
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004800_PATH "/soc/serial@40004800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004800_FULL_NAME "serial@40004800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004800_ORD 66

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	64, /* /soc/pin-controller@40020000/usart3_rx_pd9 */ \
	65, /* /soc/pin-controller@40020000/usart3_tx_pd8 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004800_EXISTS 1
#define DT_N_INST_0_st_stm32_usart DT_N_S_soc_S_serial_40004800
#define DT_N_INST_0_st_stm32_uart  DT_N_S_soc_S_serial_40004800
#define DT_N_NODELABEL_usart3      DT_N_S_soc_S_serial_40004800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004800_REG_NUM 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_ADDRESS 1073760256 /* 0x40004800 */
#define DT_N_S_soc_S_serial_40004800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq 39
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40004800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40004800_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40004800_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8
#define DT_N_S_soc_S_serial_40004800_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004800_P_reg {1073760256 /* 0x40004800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0 1073760256
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, reg, 0) \
	fn(DT_N_S_soc_S_serial_40004800, reg, 1)
#define DT_N_S_soc_S_serial_40004800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts {39 /* 0x27 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0 39
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40004800, interrupts, 1)
#define DT_N_S_soc_S_serial_40004800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_single_wire 0
#define DT_N_S_soc_S_serial_40004800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pd8
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pd9
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40004800, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_current_speed 115200
#define DT_N_S_soc_S_serial_40004800_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_label "UART_3"
#define DT_N_S_soc_S_serial_40004800_P_label_STRING_TOKEN UART_3
#define DT_N_S_soc_S_serial_40004800_P_label_STRING_UPPER_TOKEN UART_3
#define DT_N_S_soc_S_serial_40004800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, label, 0) \
	fn(DT_N_S_soc_S_serial_40004800, label, 1) \
	fn(DT_N_S_soc_S_serial_40004800, label, 2) \
	fn(DT_N_S_soc_S_serial_40004800, label, 3) \
	fn(DT_N_S_soc_S_serial_40004800, label, 4) \
	fn(DT_N_S_soc_S_serial_40004800, label, 5)
#define DT_N_S_soc_S_serial_40004800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_status "okay"
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40004800_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_40004800_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, status, 0) \
	fn(DT_N_S_soc_S_serial_40004800, status, 1) \
	fn(DT_N_S_soc_S_serial_40004800, status, 2) \
	fn(DT_N_S_soc_S_serial_40004800, status, 3)
#define DT_N_S_soc_S_serial_40004800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1)
#define DT_N_S_soc_S_serial_40004800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40004800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_serial_40004800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004800, clocks, 0)
#define DT_N_S_soc_S_serial_40004800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/serial@40004c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40004c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40004c00_PATH "/soc/serial@40004c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40004c00_FULL_NAME "serial@40004c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40004c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40004c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40004c00_ORD 67

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40004c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40004c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40004c00_EXISTS 1
#define DT_N_INST_4_st_stm32_uart DT_N_S_soc_S_serial_40004c00
#define DT_N_NODELABEL_uart4      DT_N_S_soc_S_serial_40004c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40004c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_ADDRESS 1073761280 /* 0x40004c00 */
#define DT_N_S_soc_S_serial_40004c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40004c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40004c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40004c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq 52
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40004c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40004c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40004c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40004c00_P_reg {1073761280 /* 0x40004c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0 1073761280
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40004c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, reg, 0) \
	fn(DT_N_S_soc_S_serial_40004c00, reg, 1)
#define DT_N_S_soc_S_serial_40004c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts {52 /* 0x34 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0 52
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40004c00, interrupts, 1)
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_single_wire 0
#define DT_N_S_soc_S_serial_40004c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_label "UART_4"
#define DT_N_S_soc_S_serial_40004c00_P_label_STRING_TOKEN UART_4
#define DT_N_S_soc_S_serial_40004c00_P_label_STRING_UPPER_TOKEN UART_4
#define DT_N_S_soc_S_serial_40004c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, label, 0) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 1) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 2) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 3) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 4) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 5)
#define DT_N_S_soc_S_serial_40004c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40004c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40004c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40004c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, status, 0) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 1) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 2) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 3) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 4) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 5) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 6) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 7)
#define DT_N_S_soc_S_serial_40004c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40004c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40004c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits 524288
#define DT_N_S_soc_S_serial_40004c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40004c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40004c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40004c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40004c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/serial@40005000
 *
 * Node identifier: DT_N_S_soc_S_serial_40005000
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40005000_PATH "/soc/serial@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40005000_FULL_NAME "serial@40005000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40005000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40005000_ORD 68

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40005000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40005000_EXISTS 1
#define DT_N_INST_5_st_stm32_uart DT_N_S_soc_S_serial_40005000
#define DT_N_NODELABEL_uart5      DT_N_S_soc_S_serial_40005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40005000_REG_NUM 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_serial_40005000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40005000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40005000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq 53
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40005000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40005000_P_reg {1073762304 /* 0x40005000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, reg, 0) \
	fn(DT_N_S_soc_S_serial_40005000, reg, 1)
#define DT_N_S_soc_S_serial_40005000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts {53 /* 0x35 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0 53
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40005000, interrupts, 1)
#define DT_N_S_soc_S_serial_40005000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_single_wire 0
#define DT_N_S_soc_S_serial_40005000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_label "UART_5"
#define DT_N_S_soc_S_serial_40005000_P_label_STRING_TOKEN UART_5
#define DT_N_S_soc_S_serial_40005000_P_label_STRING_UPPER_TOKEN UART_5
#define DT_N_S_soc_S_serial_40005000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, label, 0) \
	fn(DT_N_S_soc_S_serial_40005000, label, 1) \
	fn(DT_N_S_soc_S_serial_40005000, label, 2) \
	fn(DT_N_S_soc_S_serial_40005000, label, 3) \
	fn(DT_N_S_soc_S_serial_40005000, label, 4) \
	fn(DT_N_S_soc_S_serial_40005000, label, 5)
#define DT_N_S_soc_S_serial_40005000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_status "disabled"
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40005000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40005000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, status, 0) \
	fn(DT_N_S_soc_S_serial_40005000, status, 1) \
	fn(DT_N_S_soc_S_serial_40005000, status, 2) \
	fn(DT_N_S_soc_S_serial_40005000, status, 3) \
	fn(DT_N_S_soc_S_serial_40005000, status, 4) \
	fn(DT_N_S_soc_S_serial_40005000, status, 5) \
	fn(DT_N_S_soc_S_serial_40005000, status, 6) \
	fn(DT_N_S_soc_S_serial_40005000, status, 7)
#define DT_N_S_soc_S_serial_40005000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40005000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, compatible, 0)
#define DT_N_S_soc_S_serial_40005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_serial_40005000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40005000, clocks, 0)
#define DT_N_S_soc_S_serial_40005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40005000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007800
 *
 * Node identifier: DT_N_S_soc_S_serial_40007800
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007800_PATH "/soc/serial@40007800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007800_FULL_NAME "serial@40007800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40007800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007800_ORD 69

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007800_EXISTS 1
#define DT_N_INST_6_st_stm32_uart DT_N_S_soc_S_serial_40007800
#define DT_N_NODELABEL_uart7      DT_N_S_soc_S_serial_40007800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007800_REG_NUM 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_ADDRESS 1073772544 /* 0x40007800 */
#define DT_N_S_soc_S_serial_40007800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40007800_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007800_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq 82
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007800_P_reg {1073772544 /* 0x40007800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_0 1073772544
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, reg, 0) \
	fn(DT_N_S_soc_S_serial_40007800, reg, 1)
#define DT_N_S_soc_S_serial_40007800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts {82 /* 0x52 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_0 82
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40007800, interrupts, 1)
#define DT_N_S_soc_S_serial_40007800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_single_wire 0
#define DT_N_S_soc_S_serial_40007800_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_label "UART_7"
#define DT_N_S_soc_S_serial_40007800_P_label_STRING_TOKEN UART_7
#define DT_N_S_soc_S_serial_40007800_P_label_STRING_UPPER_TOKEN UART_7
#define DT_N_S_soc_S_serial_40007800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, label, 0) \
	fn(DT_N_S_soc_S_serial_40007800, label, 1) \
	fn(DT_N_S_soc_S_serial_40007800, label, 2) \
	fn(DT_N_S_soc_S_serial_40007800, label, 3) \
	fn(DT_N_S_soc_S_serial_40007800, label, 4) \
	fn(DT_N_S_soc_S_serial_40007800, label, 5)
#define DT_N_S_soc_S_serial_40007800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40007800_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_status "disabled"
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40007800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40007800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, status, 0) \
	fn(DT_N_S_soc_S_serial_40007800, status, 1) \
	fn(DT_N_S_soc_S_serial_40007800, status, 2) \
	fn(DT_N_S_soc_S_serial_40007800, status, 3) \
	fn(DT_N_S_soc_S_serial_40007800, status, 4) \
	fn(DT_N_S_soc_S_serial_40007800, status, 5) \
	fn(DT_N_S_soc_S_serial_40007800, status, 6) \
	fn(DT_N_S_soc_S_serial_40007800, status, 7)
#define DT_N_S_soc_S_serial_40007800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007800, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, compatible, 0)
#define DT_N_S_soc_S_serial_40007800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits 1073741824
#define DT_N_S_soc_S_serial_40007800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007800, clocks, 0)
#define DT_N_S_soc_S_serial_40007800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007800_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40007800_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/serial@40007c00
 *
 * Node identifier: DT_N_S_soc_S_serial_40007c00
 *
 * Binding (compatible = st,stm32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40007c00_PATH "/soc/serial@40007c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40007c00_FULL_NAME "serial@40007c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40007c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40007c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40007c00_ORD 70

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40007c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40007c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40007c00_EXISTS 1
#define DT_N_INST_7_st_stm32_uart DT_N_S_soc_S_serial_40007c00
#define DT_N_NODELABEL_uart8      DT_N_S_soc_S_serial_40007c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40007c00_REG_NUM 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_ADDRESS 1073773568 /* 0x40007c00 */
#define DT_N_S_soc_S_serial_40007c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40007c00_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40007c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40007c00_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq 83
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40007c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40007c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40007c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40007c00_P_reg {1073773568 /* 0x40007c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_0 1073773568
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40007c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, reg, 0) \
	fn(DT_N_S_soc_S_serial_40007c00, reg, 1)
#define DT_N_S_soc_S_serial_40007c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts {83 /* 0x53 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_0 83
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40007c00, interrupts, 1)
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_single_wire 0
#define DT_N_S_soc_S_serial_40007c00_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_label "UART_8"
#define DT_N_S_soc_S_serial_40007c00_P_label_STRING_TOKEN UART_8
#define DT_N_S_soc_S_serial_40007c00_P_label_STRING_UPPER_TOKEN UART_8
#define DT_N_S_soc_S_serial_40007c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, label, 0) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 1) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 2) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 3) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 4) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 5)
#define DT_N_S_soc_S_serial_40007c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40007c00_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_status "disabled"
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40007c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40007c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, status, 0) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 1) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 2) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 3) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 4) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 5) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 6) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 7)
#define DT_N_S_soc_S_serial_40007c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40007c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible {"st,stm32-uart"}
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40007c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits 2147483648
#define DT_N_S_soc_S_serial_40007c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40007c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40007c00_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40007c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40007c00_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40007c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011000
 *
 * Node identifier: DT_N_S_soc_S_serial_40011000
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40011000_PATH "/soc/serial@40011000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40011000_FULL_NAME "serial@40011000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40011000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011000_ORD 71

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011000_EXISTS 1
#define DT_N_INST_2_st_stm32_usart DT_N_S_soc_S_serial_40011000
#define DT_N_INST_2_st_stm32_uart  DT_N_S_soc_S_serial_40011000
#define DT_N_NODELABEL_usart1      DT_N_S_soc_S_serial_40011000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40011000_REG_NUM 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_ADDRESS 1073811456 /* 0x40011000 */
#define DT_N_S_soc_S_serial_40011000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40011000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40011000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq 37
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011000_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40011000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011000_P_reg {1073811456 /* 0x40011000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, reg, 0) \
	fn(DT_N_S_soc_S_serial_40011000, reg, 1)
#define DT_N_S_soc_S_serial_40011000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts {37 /* 0x25 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0 37
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40011000, interrupts, 1)
#define DT_N_S_soc_S_serial_40011000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_single_wire 0
#define DT_N_S_soc_S_serial_40011000_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_label "UART_1"
#define DT_N_S_soc_S_serial_40011000_P_label_STRING_TOKEN UART_1
#define DT_N_S_soc_S_serial_40011000_P_label_STRING_UPPER_TOKEN UART_1
#define DT_N_S_soc_S_serial_40011000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, label, 0) \
	fn(DT_N_S_soc_S_serial_40011000, label, 1) \
	fn(DT_N_S_soc_S_serial_40011000, label, 2) \
	fn(DT_N_S_soc_S_serial_40011000, label, 3) \
	fn(DT_N_S_soc_S_serial_40011000, label, 4) \
	fn(DT_N_S_soc_S_serial_40011000, label, 5)
#define DT_N_S_soc_S_serial_40011000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_status "disabled"
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40011000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_serial_40011000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, status, 0) \
	fn(DT_N_S_soc_S_serial_40011000, status, 1) \
	fn(DT_N_S_soc_S_serial_40011000, status, 2) \
	fn(DT_N_S_soc_S_serial_40011000, status, 3) \
	fn(DT_N_S_soc_S_serial_40011000, status, 4) \
	fn(DT_N_S_soc_S_serial_40011000, status, 5) \
	fn(DT_N_S_soc_S_serial_40011000, status, 6) \
	fn(DT_N_S_soc_S_serial_40011000, status, 7)
#define DT_N_S_soc_S_serial_40011000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1)
#define DT_N_S_soc_S_serial_40011000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_serial_40011000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011000, clocks, 0)
#define DT_N_S_soc_S_serial_40011000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40011000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40011000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_rx_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_PATH "/soc/pin-controller@40020000/usart6_rx_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_FULL_NAME "usart6_rx_pg9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_ORD 72

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_SUPPORTS_ORDS \
	74, /* /soc/serial@40011400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_EXISTS 1
#define DT_N_NODELABEL_usart6_rx_pg9 DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_pinmux 3368
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_tx_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_PATH "/soc/pin-controller@40020000/usart6_tx_pg14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_FULL_NAME "usart6_tx_pg14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_ORD 73

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_SUPPORTS_ORDS \
	74, /* /soc/serial@40011400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_EXISTS 1
#define DT_N_NODELABEL_usart6_tx_pg14 DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_pinmux 3528
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/serial@40011400
 *
 * Node identifier: DT_N_S_soc_S_serial_40011400
 *
 * Binding (compatible = st,stm32-usart):
 *   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40011400_PATH "/soc/serial@40011400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40011400_FULL_NAME "serial@40011400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40011400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40011400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40011400_ORD 74

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40011400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	72, /* /soc/pin-controller@40020000/usart6_rx_pg9 */ \
	73, /* /soc/pin-controller@40020000/usart6_tx_pg14 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40011400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40011400_EXISTS 1
#define DT_N_INST_1_st_stm32_usart    DT_N_S_soc_S_serial_40011400
#define DT_N_INST_1_st_stm32_uart     DT_N_S_soc_S_serial_40011400
#define DT_N_NODELABEL_usart6         DT_N_S_soc_S_serial_40011400
#define DT_N_NODELABEL_arduino_serial DT_N_S_soc_S_serial_40011400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40011400_REG_NUM 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_ADDRESS 1073812480 /* 0x40011400 */
#define DT_N_S_soc_S_serial_40011400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40011400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40011400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40011400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq 71
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40011400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_usart 1
#define DT_N_S_soc_S_serial_40011400_COMPAT_MATCHES_st_stm32_uart 1
#define DT_N_S_soc_S_serial_40011400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40011400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40011400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14
#define DT_N_S_soc_S_serial_40011400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40011400_P_reg {1073812480 /* 0x40011400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_0 1073812480
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40011400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, reg, 0) \
	fn(DT_N_S_soc_S_serial_40011400, reg, 1)
#define DT_N_S_soc_S_serial_40011400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts {71 /* 0x47 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_0 71
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40011400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, interrupts, 0) \
	fn(DT_N_S_soc_S_serial_40011400, interrupts, 1)
#define DT_N_S_soc_S_serial_40011400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_single_wire 0
#define DT_N_S_soc_S_serial_40011400_P_single_wire_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pg14
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pg9
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40011400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_label "UART_6"
#define DT_N_S_soc_S_serial_40011400_P_label_STRING_TOKEN UART_6
#define DT_N_S_soc_S_serial_40011400_P_label_STRING_UPPER_TOKEN UART_6
#define DT_N_S_soc_S_serial_40011400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, label, 0) \
	fn(DT_N_S_soc_S_serial_40011400, label, 1) \
	fn(DT_N_S_soc_S_serial_40011400, label, 2) \
	fn(DT_N_S_soc_S_serial_40011400, label, 3) \
	fn(DT_N_S_soc_S_serial_40011400, label, 4) \
	fn(DT_N_S_soc_S_serial_40011400, label, 5)
#define DT_N_S_soc_S_serial_40011400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_label_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40011400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_status "okay"
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40011400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_serial_40011400_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, status, 0) \
	fn(DT_N_S_soc_S_serial_40011400, status, 1) \
	fn(DT_N_S_soc_S_serial_40011400, status, 2) \
	fn(DT_N_S_soc_S_serial_40011400, status, 3)
#define DT_N_S_soc_S_serial_40011400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible {"st,stm32-usart", "st,stm32-uart"}
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0 "st,stm32-usart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1 "st,stm32-uart"
#define DT_N_S_soc_S_serial_40011400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, compatible, 0) \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1)
#define DT_N_S_soc_S_serial_40011400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40011400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_compatible_LEN 2
#define DT_N_S_soc_S_serial_40011400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_serial_40011400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40011400, clocks, 0)
#define DT_N_S_soc_S_serial_40011400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40011400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40011400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40011400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40011400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40011400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003800
 *
 * Node identifier: DT_N_S_soc_S_spi_40003800
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40003800_PATH "/soc/spi@40003800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40003800_FULL_NAME "spi@40003800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40003800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003800_ORD 75

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003800_EXISTS 1
#define DT_N_INST_1_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003800
#define DT_N_INST_1_st_stm32_spi      DT_N_S_soc_S_spi_40003800
#define DT_N_NODELABEL_spi2           DT_N_S_soc_S_spi_40003800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40003800_REG_NUM 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_ADDRESS 1073756160 /* 0x40003800 */
#define DT_N_S_soc_S_spi_40003800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40003800_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40003800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40003800_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40003800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003800_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40003800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003800_P_reg {1073756160 /* 0x40003800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0 1073756160
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, reg, 0) \
	fn(DT_N_S_soc_S_spi_40003800, reg, 1)
#define DT_N_S_soc_S_spi_40003800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts {36 /* 0x24 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40003800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40003800, interrupts, 1)
#define DT_N_S_soc_S_spi_40003800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_label "SPI_2"
#define DT_N_S_soc_S_spi_40003800_P_label_STRING_TOKEN SPI_2
#define DT_N_S_soc_S_spi_40003800_P_label_STRING_UPPER_TOKEN SPI_2
#define DT_N_S_soc_S_spi_40003800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, label, 0) \
	fn(DT_N_S_soc_S_spi_40003800, label, 1) \
	fn(DT_N_S_soc_S_spi_40003800, label, 2) \
	fn(DT_N_S_soc_S_spi_40003800, label, 3) \
	fn(DT_N_S_soc_S_spi_40003800, label, 4)
#define DT_N_S_soc_S_spi_40003800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_status "disabled"
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40003800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40003800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, status, 0) \
	fn(DT_N_S_soc_S_spi_40003800, status, 1) \
	fn(DT_N_S_soc_S_spi_40003800, status, 2) \
	fn(DT_N_S_soc_S_spi_40003800, status, 3) \
	fn(DT_N_S_soc_S_spi_40003800, status, 4) \
	fn(DT_N_S_soc_S_spi_40003800, status, 5) \
	fn(DT_N_S_soc_S_spi_40003800, status, 6) \
	fn(DT_N_S_soc_S_spi_40003800, status, 7)
#define DT_N_S_soc_S_spi_40003800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003800_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1)
#define DT_N_S_soc_S_spi_40003800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003800, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40003800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits 16384
#define DT_N_S_soc_S_spi_40003800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003800, clocks, 0)
#define DT_N_S_soc_S_spi_40003800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003800_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40003800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40003800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/spi@40003c00
 *
 * Node identifier: DT_N_S_soc_S_spi_40003c00
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40003c00_PATH "/soc/spi@40003c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40003c00_FULL_NAME "spi@40003c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40003c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40003c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40003c00_ORD 76

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40003c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40003c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40003c00_EXISTS 1
#define DT_N_INST_2_st_stm32_spi_fifo DT_N_S_soc_S_spi_40003c00
#define DT_N_INST_2_st_stm32_spi      DT_N_S_soc_S_spi_40003c00
#define DT_N_NODELABEL_spi3           DT_N_S_soc_S_spi_40003c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40003c00_REG_NUM 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_ADDRESS 1073757184 /* 0x40003c00 */
#define DT_N_S_soc_S_spi_40003c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40003c00_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40003c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40003c00_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq 51
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40003c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40003c00_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40003c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40003c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40003c00_P_reg {1073757184 /* 0x40003c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0 1073757184
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40003c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, reg, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, reg, 1)
#define DT_N_S_soc_S_spi_40003c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts {51 /* 0x33 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0 51
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, interrupts, 1)
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_label "SPI_3"
#define DT_N_S_soc_S_spi_40003c00_P_label_STRING_TOKEN SPI_3
#define DT_N_S_soc_S_spi_40003c00_P_label_STRING_UPPER_TOKEN SPI_3
#define DT_N_S_soc_S_spi_40003c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, label, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 1) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 2) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 3) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 4)
#define DT_N_S_soc_S_spi_40003c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_status "disabled"
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40003c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, status, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 1) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 2) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 3) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 4) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 5) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 6) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 7)
#define DT_N_S_soc_S_spi_40003c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40003c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40003c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40003c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits 32768
#define DT_N_S_soc_S_spi_40003c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40003c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40003c00_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40003c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40003c00_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40003c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_PATH "/soc/pin-controller@40020000/gpio@40020C00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_FULL_NAME "gpio@40020C00"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_ORD 77

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_SUPPORTS_ORDS \
	81, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_EXISTS 1
#define DT_N_INST_3_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
#define DT_N_NODELABEL_gpiod      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_IDX_0_VAL_ADDRESS 1073875968 /* 0x40020c00 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg {1073875968 /* 0x40020c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_IDX_0 1073875968
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label "GPIOD"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label_STRING_TOKEN GPIOD
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label_STRING_UPPER_TOKEN GPIOD
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_miso_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_PATH "/soc/pin-controller@40020000/spi1_miso_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_FULL_NAME "spi1_miso_pa6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_ORD 78

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_SUPPORTS_ORDS \
	81, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pa6 DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_pinmux 197
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_mosi_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_PATH "/soc/pin-controller@40020000/spi1_mosi_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_FULL_NAME "spi1_mosi_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_ORD 79

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_SUPPORTS_ORDS \
	81, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pa7 DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_pinmux 229
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_sck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_PATH "/soc/pin-controller@40020000/spi1_sck_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_FULL_NAME "spi1_sck_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_ORD 80

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_SUPPORTS_ORDS \
	81, /* /soc/spi@40013000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pa5 DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_pinmux 165
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013000
 *
 * Node identifier: DT_N_S_soc_S_spi_40013000
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40013000_PATH "/soc/spi@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40013000_FULL_NAME "spi@40013000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40013000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013000_ORD 81

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	77, /* /soc/pin-controller@40020000/gpio@40020C00 */ \
	78, /* /soc/pin-controller@40020000/spi1_miso_pa6 */ \
	79, /* /soc/pin-controller@40020000/spi1_mosi_pa7 */ \
	80, /* /soc/pin-controller@40020000/spi1_sck_pa5 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013000_EXISTS 1
#define DT_N_INST_0_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013000
#define DT_N_INST_0_st_stm32_spi      DT_N_S_soc_S_spi_40013000
#define DT_N_NODELABEL_spi1           DT_N_S_soc_S_spi_40013000
#define DT_N_NODELABEL_arduino_spi    DT_N_S_soc_S_spi_40013000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40013000_REG_NUM 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_ADDRESS 1073819648 /* 0x40013000 */
#define DT_N_S_soc_S_spi_40013000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40013000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40013000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq 35
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_40013000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6
#define DT_N_S_soc_S_spi_40013000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013000_P_reg {1073819648 /* 0x40013000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, reg, 0) \
	fn(DT_N_S_soc_S_spi_40013000, reg, 1)
#define DT_N_S_soc_S_spi_40013000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts {35 /* 0x23 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0 35
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40013000, interrupts, 1)
#define DT_N_S_soc_S_spi_40013000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pa5
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pa6
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pa7
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, pinctrl_0, 2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_LEN 3
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_label "SPI_1"
#define DT_N_S_soc_S_spi_40013000_P_label_STRING_TOKEN SPI_1
#define DT_N_S_soc_S_spi_40013000_P_label_STRING_UPPER_TOKEN SPI_1
#define DT_N_S_soc_S_spi_40013000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, label, 0) \
	fn(DT_N_S_soc_S_spi_40013000, label, 1) \
	fn(DT_N_S_soc_S_spi_40013000, label, 2) \
	fn(DT_N_S_soc_S_spi_40013000, label, 3) \
	fn(DT_N_S_soc_S_spi_40013000, label, 4)
#define DT_N_S_soc_S_spi_40013000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_pin 14
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_flags 17
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, cs_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_cs_gpios_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_status "okay"
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_40013000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_spi_40013000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, status, 0) \
	fn(DT_N_S_soc_S_spi_40013000, status, 1) \
	fn(DT_N_S_soc_S_spi_40013000, status, 2) \
	fn(DT_N_S_soc_S_spi_40013000, status, 3)
#define DT_N_S_soc_S_spi_40013000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1)
#define DT_N_S_soc_S_spi_40013000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits 4096
#define DT_N_S_soc_S_spi_40013000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013000, clocks, 0)
#define DT_N_S_soc_S_spi_40013000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40013000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40013000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/spi@40013400
 *
 * Node identifier: DT_N_S_soc_S_spi_40013400
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40013400_PATH "/soc/spi@40013400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40013400_FULL_NAME "spi@40013400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40013400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40013400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40013400_ORD 82

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40013400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40013400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40013400_EXISTS 1
#define DT_N_INST_3_st_stm32_spi_fifo DT_N_S_soc_S_spi_40013400
#define DT_N_INST_3_st_stm32_spi      DT_N_S_soc_S_spi_40013400
#define DT_N_NODELABEL_spi4           DT_N_S_soc_S_spi_40013400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40013400_REG_NUM 1
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_VAL_ADDRESS 1073820672 /* 0x40013400 */
#define DT_N_S_soc_S_spi_40013400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40013400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40013400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40013400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_irq 84
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40013400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40013400_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40013400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40013400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40013400_P_reg {1073820672 /* 0x40013400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_0 1073820672
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40013400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, reg, 0) \
	fn(DT_N_S_soc_S_spi_40013400, reg, 1)
#define DT_N_S_soc_S_spi_40013400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts {84 /* 0x54 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_0 84
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40013400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40013400, interrupts, 1)
#define DT_N_S_soc_S_spi_40013400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_label "SPI_4"
#define DT_N_S_soc_S_spi_40013400_P_label_STRING_TOKEN SPI_4
#define DT_N_S_soc_S_spi_40013400_P_label_STRING_UPPER_TOKEN SPI_4
#define DT_N_S_soc_S_spi_40013400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, label, 0) \
	fn(DT_N_S_soc_S_spi_40013400, label, 1) \
	fn(DT_N_S_soc_S_spi_40013400, label, 2) \
	fn(DT_N_S_soc_S_spi_40013400, label, 3) \
	fn(DT_N_S_soc_S_spi_40013400, label, 4)
#define DT_N_S_soc_S_spi_40013400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_status "disabled"
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40013400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40013400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40013400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40013400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, status, 0) \
	fn(DT_N_S_soc_S_spi_40013400, status, 1) \
	fn(DT_N_S_soc_S_spi_40013400, status, 2) \
	fn(DT_N_S_soc_S_spi_40013400, status, 3) \
	fn(DT_N_S_soc_S_spi_40013400, status, 4) \
	fn(DT_N_S_soc_S_spi_40013400, status, 5) \
	fn(DT_N_S_soc_S_spi_40013400, status, 6) \
	fn(DT_N_S_soc_S_spi_40013400, status, 7)
#define DT_N_S_soc_S_spi_40013400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40013400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1)
#define DT_N_S_soc_S_spi_40013400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40013400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40013400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bits 8192
#define DT_N_S_soc_S_spi_40013400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40013400, clocks, 0)
#define DT_N_S_soc_S_spi_40013400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40013400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40013400_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40013400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40013400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40013400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/spi@40015000
 *
 * Node identifier: DT_N_S_soc_S_spi_40015000
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40015000_PATH "/soc/spi@40015000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40015000_FULL_NAME "spi@40015000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40015000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40015000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40015000_ORD 83

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40015000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40015000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40015000_EXISTS 1
#define DT_N_INST_4_st_stm32_spi_fifo DT_N_S_soc_S_spi_40015000
#define DT_N_INST_4_st_stm32_spi      DT_N_S_soc_S_spi_40015000
#define DT_N_NODELABEL_spi5           DT_N_S_soc_S_spi_40015000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40015000_REG_NUM 1
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_VAL_ADDRESS 1073827840 /* 0x40015000 */
#define DT_N_S_soc_S_spi_40015000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40015000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40015000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40015000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_irq 85
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40015000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40015000_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40015000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40015000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40015000_P_reg {1073827840 /* 0x40015000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_0 1073827840
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40015000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, reg, 0) \
	fn(DT_N_S_soc_S_spi_40015000, reg, 1)
#define DT_N_S_soc_S_spi_40015000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts {85 /* 0x55 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_0 85
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40015000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40015000, interrupts, 1)
#define DT_N_S_soc_S_spi_40015000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_label "SPI_5"
#define DT_N_S_soc_S_spi_40015000_P_label_STRING_TOKEN SPI_5
#define DT_N_S_soc_S_spi_40015000_P_label_STRING_UPPER_TOKEN SPI_5
#define DT_N_S_soc_S_spi_40015000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, label, 0) \
	fn(DT_N_S_soc_S_spi_40015000, label, 1) \
	fn(DT_N_S_soc_S_spi_40015000, label, 2) \
	fn(DT_N_S_soc_S_spi_40015000, label, 3) \
	fn(DT_N_S_soc_S_spi_40015000, label, 4)
#define DT_N_S_soc_S_spi_40015000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_status "disabled"
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40015000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40015000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40015000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40015000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, status, 0) \
	fn(DT_N_S_soc_S_spi_40015000, status, 1) \
	fn(DT_N_S_soc_S_spi_40015000, status, 2) \
	fn(DT_N_S_soc_S_spi_40015000, status, 3) \
	fn(DT_N_S_soc_S_spi_40015000, status, 4) \
	fn(DT_N_S_soc_S_spi_40015000, status, 5) \
	fn(DT_N_S_soc_S_spi_40015000, status, 6) \
	fn(DT_N_S_soc_S_spi_40015000, status, 7)
#define DT_N_S_soc_S_spi_40015000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40015000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1)
#define DT_N_S_soc_S_spi_40015000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40015000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bits 1048576
#define DT_N_S_soc_S_spi_40015000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015000, clocks, 0)
#define DT_N_S_soc_S_spi_40015000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40015000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40015000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40015000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/spi@40015400
 *
 * Node identifier: DT_N_S_soc_S_spi_40015400
 *
 * Binding (compatible = st,stm32-spi-fifo):
 *   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40015400_PATH "/soc/spi@40015400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40015400_FULL_NAME "spi@40015400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40015400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_spi_40015400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40015400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40015400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40015400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40015400_ORD 84

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40015400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40015400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40015400_EXISTS 1
#define DT_N_INST_5_st_stm32_spi_fifo DT_N_S_soc_S_spi_40015400
#define DT_N_INST_5_st_stm32_spi      DT_N_S_soc_S_spi_40015400
#define DT_N_NODELABEL_spi6           DT_N_S_soc_S_spi_40015400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40015400_REG_NUM 1
#define DT_N_S_soc_S_spi_40015400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_REG_IDX_0_VAL_ADDRESS 1073828864 /* 0x40015400 */
#define DT_N_S_soc_S_spi_40015400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_40015400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40015400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40015400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40015400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_IRQ_IDX_0_VAL_irq 86
#define DT_N_S_soc_S_spi_40015400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_IRQ_IDX_0_VAL_priority 5
#define DT_N_S_soc_S_spi_40015400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_COMPAT_MATCHES_st_stm32_spi_fifo 1
#define DT_N_S_soc_S_spi_40015400_COMPAT_MATCHES_st_stm32_spi 1
#define DT_N_S_soc_S_spi_40015400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40015400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40015400_P_reg {1073828864 /* 0x40015400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_40015400_P_reg_IDX_0 1073828864
#define DT_N_S_soc_S_spi_40015400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_40015400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015400, reg, 0) \
	fn(DT_N_S_soc_S_spi_40015400, reg, 1)
#define DT_N_S_soc_S_spi_40015400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_interrupts {86 /* 0x56 */, 5 /* 0x5 */}
#define DT_N_S_soc_S_spi_40015400_P_interrupts_IDX_0 86
#define DT_N_S_soc_S_spi_40015400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_interrupts_IDX_1 5
#define DT_N_S_soc_S_spi_40015400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015400, interrupts, 0) \
	fn(DT_N_S_soc_S_spi_40015400, interrupts, 1)
#define DT_N_S_soc_S_spi_40015400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_label "SPI_6"
#define DT_N_S_soc_S_spi_40015400_P_label_STRING_TOKEN SPI_6
#define DT_N_S_soc_S_spi_40015400_P_label_STRING_UPPER_TOKEN SPI_6
#define DT_N_S_soc_S_spi_40015400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015400, label, 0) \
	fn(DT_N_S_soc_S_spi_40015400, label, 1) \
	fn(DT_N_S_soc_S_spi_40015400, label, 2) \
	fn(DT_N_S_soc_S_spi_40015400, label, 3) \
	fn(DT_N_S_soc_S_spi_40015400, label, 4)
#define DT_N_S_soc_S_spi_40015400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015400_P_label_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_status "disabled"
#define DT_N_S_soc_S_spi_40015400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40015400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40015400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40015400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_spi_40015400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40015400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015400, status, 0) \
	fn(DT_N_S_soc_S_spi_40015400, status, 1) \
	fn(DT_N_S_soc_S_spi_40015400, status, 2) \
	fn(DT_N_S_soc_S_spi_40015400, status, 3) \
	fn(DT_N_S_soc_S_spi_40015400, status, 4) \
	fn(DT_N_S_soc_S_spi_40015400, status, 5) \
	fn(DT_N_S_soc_S_spi_40015400, status, 6) \
	fn(DT_N_S_soc_S_spi_40015400, status, 7)
#define DT_N_S_soc_S_spi_40015400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_compatible {"st,stm32-spi-fifo", "st,stm32-spi"}
#define DT_N_S_soc_S_spi_40015400_P_compatible_IDX_0 "st,stm32-spi-fifo"
#define DT_N_S_soc_S_spi_40015400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_compatible_IDX_1 "st,stm32-spi"
#define DT_N_S_soc_S_spi_40015400_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015400, compatible, 0) \
	fn(DT_N_S_soc_S_spi_40015400, compatible, 1)
#define DT_N_S_soc_S_spi_40015400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015400, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40015400, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015400_P_compatible_LEN 2
#define DT_N_S_soc_S_spi_40015400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_spi_40015400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_spi_40015400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_clocks_IDX_0_VAL_bits 2097152
#define DT_N_S_soc_S_spi_40015400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40015400, clocks, 0)
#define DT_N_S_soc_S_spi_40015400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40015400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40015400_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40015400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40015400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40015400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 85

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	14, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, reg, 0) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1)
#define DT_N_S_soc_S_timer_e000e010_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timer_e000e010, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001000
 *
 * Node identifier: DT_N_S_soc_S_timers_40001000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001000_PATH "/soc/timers@40001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001000_FULL_NAME "timers@40001000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001000_ORD 86

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001000_EXISTS 1
#define DT_N_INST_5_st_stm32_timers DT_N_S_soc_S_timers_40001000
#define DT_N_NODELABEL_timers6      DT_N_S_soc_S_timers_40001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001000_REG_NUM 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_ADDRESS 1073745920 /* 0x40001000 */
#define DT_N_S_soc_S_timers_40001000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001000_P_label "TIMERS_6"
#define DT_N_S_soc_S_timers_40001000_P_label_STRING_TOKEN TIMERS_6
#define DT_N_S_soc_S_timers_40001000_P_label_STRING_UPPER_TOKEN TIMERS_6
#define DT_N_S_soc_S_timers_40001000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, label, 0) \
	fn(DT_N_S_soc_S_timers_40001000, label, 1) \
	fn(DT_N_S_soc_S_timers_40001000, label, 2) \
	fn(DT_N_S_soc_S_timers_40001000, label, 3) \
	fn(DT_N_S_soc_S_timers_40001000, label, 4) \
	fn(DT_N_S_soc_S_timers_40001000, label, 5) \
	fn(DT_N_S_soc_S_timers_40001000, label, 6) \
	fn(DT_N_S_soc_S_timers_40001000, label, 7)
#define DT_N_S_soc_S_timers_40001000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg {1073745920 /* 0x40001000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, reg, 0) \
	fn(DT_N_S_soc_S_timers_40001000, reg, 1)
#define DT_N_S_soc_S_timers_40001000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_timers_40001000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, clocks, 0)
#define DT_N_S_soc_S_timers_40001000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40001000, interrupts, 1)
#define DT_N_S_soc_S_timers_40001000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_status "disabled"
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, status, 0) \
	fn(DT_N_S_soc_S_timers_40001000, status, 1) \
	fn(DT_N_S_soc_S_timers_40001000, status, 2) \
	fn(DT_N_S_soc_S_timers_40001000, status, 3) \
	fn(DT_N_S_soc_S_timers_40001000, status, 4) \
	fn(DT_N_S_soc_S_timers_40001000, status, 5) \
	fn(DT_N_S_soc_S_timers_40001000, status, 6) \
	fn(DT_N_S_soc_S_timers_40001000, status, 7)
#define DT_N_S_soc_S_timers_40001000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, compatible, 0)
#define DT_N_S_soc_S_timers_40001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001400
 *
 * Node identifier: DT_N_S_soc_S_timers_40001400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001400_PATH "/soc/timers@40001400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001400_FULL_NAME "timers@40001400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001400_ORD 87

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001400_EXISTS 1
#define DT_N_INST_6_st_stm32_timers DT_N_S_soc_S_timers_40001400
#define DT_N_NODELABEL_timers7      DT_N_S_soc_S_timers_40001400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001400_REG_NUM 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_ADDRESS 1073746944 /* 0x40001400 */
#define DT_N_S_soc_S_timers_40001400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq 55
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001400_P_label "TIMERS_7"
#define DT_N_S_soc_S_timers_40001400_P_label_STRING_TOKEN TIMERS_7
#define DT_N_S_soc_S_timers_40001400_P_label_STRING_UPPER_TOKEN TIMERS_7
#define DT_N_S_soc_S_timers_40001400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, label, 0) \
	fn(DT_N_S_soc_S_timers_40001400, label, 1) \
	fn(DT_N_S_soc_S_timers_40001400, label, 2) \
	fn(DT_N_S_soc_S_timers_40001400, label, 3) \
	fn(DT_N_S_soc_S_timers_40001400, label, 4) \
	fn(DT_N_S_soc_S_timers_40001400, label, 5) \
	fn(DT_N_S_soc_S_timers_40001400, label, 6) \
	fn(DT_N_S_soc_S_timers_40001400, label, 7)
#define DT_N_S_soc_S_timers_40001400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg {1073746944 /* 0x40001400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0 1073746944
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, reg, 0) \
	fn(DT_N_S_soc_S_timers_40001400, reg, 1)
#define DT_N_S_soc_S_timers_40001400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_timers_40001400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, clocks, 0)
#define DT_N_S_soc_S_timers_40001400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts {55 /* 0x37 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0 55
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40001400, interrupts, 1)
#define DT_N_S_soc_S_timers_40001400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_status "disabled"
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, status, 0) \
	fn(DT_N_S_soc_S_timers_40001400, status, 1) \
	fn(DT_N_S_soc_S_timers_40001400, status, 2) \
	fn(DT_N_S_soc_S_timers_40001400, status, 3) \
	fn(DT_N_S_soc_S_timers_40001400, status, 4) \
	fn(DT_N_S_soc_S_timers_40001400, status, 5) \
	fn(DT_N_S_soc_S_timers_40001400, status, 6) \
	fn(DT_N_S_soc_S_timers_40001400, status, 7)
#define DT_N_S_soc_S_timers_40001400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, compatible, 0)
#define DT_N_S_soc_S_timers_40001400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /otghs_fs_phy
 *
 * Node identifier: DT_N_S_otghs_fs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_otghs_fs_phy_PATH "/otghs_fs_phy"

/* Node's name with unit-address: */
#define DT_N_S_otghs_fs_phy_FULL_NAME "otghs_fs_phy"

/* Node parent (/) identifier: */
#define DT_N_S_otghs_fs_phy_PARENT DT_N
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_otghs_fs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_otghs_fs_phy_ORD 88

/* Ordinals for what this node depends on directly: */
#define DT_N_S_otghs_fs_phy_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_otghs_fs_phy_SUPPORTS_ORDS \
	89, /* /soc/usb@40040000 */

/* Existence and alternate IDs: */
#define DT_N_S_otghs_fs_phy_EXISTS 1
#define DT_N_INST_0_usb_nop_xceiv   DT_N_S_otghs_fs_phy
#define DT_N_NODELABEL_otghs_fs_phy DT_N_S_otghs_fs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_otghs_fs_phy_REG_NUM 0
#define DT_N_S_otghs_fs_phy_RANGES_NUM 0
#define DT_N_S_otghs_fs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_otghs_fs_phy_IRQ_NUM 0
#define DT_N_S_otghs_fs_phy_COMPAT_MATCHES_usb_nop_xceiv 1
#define DT_N_S_otghs_fs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_otghs_fs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_otghs_fs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_otghs_fs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_fs_phy, compatible, 0)
#define DT_N_S_otghs_fs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_fs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otghs_fs_phy_P_compatible_LEN 1
#define DT_N_S_otghs_fs_phy_P_compatible_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_label "OTGHS_FS_PHY"
#define DT_N_S_otghs_fs_phy_P_label_STRING_TOKEN OTGHS_FS_PHY
#define DT_N_S_otghs_fs_phy_P_label_STRING_UPPER_TOKEN OTGHS_FS_PHY
#define DT_N_S_otghs_fs_phy_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otghs_fs_phy, label, 0) \
	fn(DT_N_S_otghs_fs_phy, label, 1) \
	fn(DT_N_S_otghs_fs_phy, label, 2) \
	fn(DT_N_S_otghs_fs_phy, label, 3) \
	fn(DT_N_S_otghs_fs_phy, label, 4) \
	fn(DT_N_S_otghs_fs_phy, label, 5) \
	fn(DT_N_S_otghs_fs_phy, label, 6) \
	fn(DT_N_S_otghs_fs_phy, label, 7) \
	fn(DT_N_S_otghs_fs_phy, label, 8) \
	fn(DT_N_S_otghs_fs_phy, label, 9) \
	fn(DT_N_S_otghs_fs_phy, label, 10) \
	fn(DT_N_S_otghs_fs_phy, label, 11)
#define DT_N_S_otghs_fs_phy_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otghs_fs_phy, label, 0, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 1, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 2, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 3, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 4, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 5, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 6, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 7, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 8, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 9, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 10, __VA_ARGS__) \
	fn(DT_N_S_otghs_fs_phy, label, 11, __VA_ARGS__)
#define DT_N_S_otghs_fs_phy_P_label_EXISTS 1
#define DT_N_S_otghs_fs_phy_P_wakeup_source 0
#define DT_N_S_otghs_fs_phy_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/usb@40040000
 *
 * Node identifier: DT_N_S_soc_S_usb_40040000
 *
 * Binding (compatible = st,stm32-otghs):
 *   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-otghs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usb_40040000_PATH "/soc/usb@40040000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usb_40040000_FULL_NAME "usb@40040000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usb_40040000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usb_40040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usb_40040000_ORD 89

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usb_40040000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	88, /* /otghs_fs_phy */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usb_40040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usb_40040000_EXISTS 1
#define DT_N_INST_0_st_stm32_otghs DT_N_S_soc_S_usb_40040000
#define DT_N_NODELABEL_usbotg_hs   DT_N_S_soc_S_usb_40040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usb_40040000_REG_NUM 1
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_VAL_ADDRESS 1074003968 /* 0x40040000 */
#define DT_N_S_soc_S_usb_40040000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_usb_40040000_RANGES_NUM 0
#define DT_N_S_soc_S_usb_40040000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usb_40040000_IRQ_NUM 3
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq 77
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq 74
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq 75
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_otghs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_out_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_irq DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_priority DT_N_S_soc_S_usb_40040000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_usb_40040000_IRQ_NAME_ep1_in_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_COMPAT_MATCHES_st_stm32_otghs 1
#define DT_N_S_soc_S_usb_40040000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usb_40040000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_usb_40040000_P_reg {1074003968 /* 0x40040000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_0 1074003968
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_usb_40040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, reg, 0) \
	fn(DT_N_S_soc_S_usb_40040000, reg, 1)
#define DT_N_S_soc_S_usb_40040000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts {77 /* 0x4d */, 0 /* 0x0 */, 74 /* 0x4a */, 0 /* 0x0 */, 75 /* 0x4b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_0 77
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_2 74
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_4 75
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_usb_40040000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, interrupts, 0) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 1) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 2) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 3) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 4) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 5)
#define DT_N_S_soc_S_usb_40040000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupts, 5, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_ram_size 4096
#define DT_N_S_soc_S_usb_40040000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_phys DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0 DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0_PH DT_N_S_otghs_fs_phy
#define DT_N_S_soc_S_usb_40040000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_phys_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bits 536870912
#define DT_N_S_soc_S_usb_40040000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, clocks, 0)
#define DT_N_S_soc_S_usb_40040000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_clocks_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_num_bidir_endpoints 9
#define DT_N_S_soc_S_usb_40040000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed "full-speed"
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_TOKEN full_speed
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_STRING_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_ENUM_IDX 1
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_ENUM_TOKEN full_speed
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_ENUM_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 1) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 2) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 3) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 4) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 5) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 6) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 7) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 8) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 9)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, maximum_speed, 9, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_label "OTGHS"
#define DT_N_S_soc_S_usb_40040000_P_label_STRING_TOKEN OTGHS
#define DT_N_S_soc_S_usb_40040000_P_label_STRING_UPPER_TOKEN OTGHS
#define DT_N_S_soc_S_usb_40040000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, label, 0) \
	fn(DT_N_S_soc_S_usb_40040000, label, 1) \
	fn(DT_N_S_soc_S_usb_40040000, label, 2) \
	fn(DT_N_S_soc_S_usb_40040000, label, 3) \
	fn(DT_N_S_soc_S_usb_40040000, label, 4)
#define DT_N_S_soc_S_usb_40040000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_label_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_status "disabled"
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_usb_40040000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usb_40040000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_usb_40040000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_usb_40040000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, status, 0) \
	fn(DT_N_S_soc_S_usb_40040000, status, 1) \
	fn(DT_N_S_soc_S_usb_40040000, status, 2) \
	fn(DT_N_S_soc_S_usb_40040000, status, 3) \
	fn(DT_N_S_soc_S_usb_40040000, status, 4) \
	fn(DT_N_S_soc_S_usb_40040000, status, 5) \
	fn(DT_N_S_soc_S_usb_40040000, status, 6) \
	fn(DT_N_S_soc_S_usb_40040000, status, 7)
#define DT_N_S_soc_S_usb_40040000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_status_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_compatible {"st,stm32-otghs"}
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0 "st,stm32-otghs"
#define DT_N_S_soc_S_usb_40040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, compatible, 0)
#define DT_N_S_soc_S_usb_40040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_compatible_LEN 1
#define DT_N_S_soc_S_usb_40040000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names {"otghs", "ep1_out", "ep1_in"}
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0 "otghs"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1 "ep1_out"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2 "ep1_in"
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_40040000, interrupt_names, 2, __VA_ARGS__)
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_LEN 3
#define DT_N_S_soc_S_usb_40040000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usb_40040000_P_wakeup_source 0
#define DT_N_S_soc_S_usb_40040000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /otgfs_phy
 *
 * Node identifier: DT_N_S_otgfs_phy
 *
 * Binding (compatible = usb-nop-xceiv):
 *   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_otgfs_phy_PATH "/otgfs_phy"

/* Node's name with unit-address: */
#define DT_N_S_otgfs_phy_FULL_NAME "otgfs_phy"

/* Node parent (/) identifier: */
#define DT_N_S_otgfs_phy_PARENT DT_N
#define DT_N_S_otgfs_phy_FOREACH_CHILD(fn) 
#define DT_N_S_otgfs_phy_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_otgfs_phy_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_otgfs_phy_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_otgfs_phy_ORD 90

/* Ordinals for what this node depends on directly: */
#define DT_N_S_otgfs_phy_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_otgfs_phy_SUPPORTS_ORDS \
	93, /* /soc/usb@50000000 */

/* Existence and alternate IDs: */
#define DT_N_S_otgfs_phy_EXISTS 1
#define DT_N_INST_1_usb_nop_xceiv DT_N_S_otgfs_phy
#define DT_N_NODELABEL_otgfs_phy  DT_N_S_otgfs_phy

/* Macros for properties that are special in the specification: */
#define DT_N_S_otgfs_phy_REG_NUM 0
#define DT_N_S_otgfs_phy_RANGES_NUM 0
#define DT_N_S_otgfs_phy_FOREACH_RANGE(fn) 
#define DT_N_S_otgfs_phy_IRQ_NUM 0
#define DT_N_S_otgfs_phy_COMPAT_MATCHES_usb_nop_xceiv 1
#define DT_N_S_otgfs_phy_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_otgfs_phy_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_otgfs_phy_P_compatible {"usb-nop-xceiv"}
#define DT_N_S_otgfs_phy_P_compatible_IDX_0 "usb-nop-xceiv"
#define DT_N_S_otgfs_phy_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_otgfs_phy_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otgfs_phy, compatible, 0)
#define DT_N_S_otgfs_phy_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otgfs_phy, compatible, 0, __VA_ARGS__)
#define DT_N_S_otgfs_phy_P_compatible_LEN 1
#define DT_N_S_otgfs_phy_P_compatible_EXISTS 1
#define DT_N_S_otgfs_phy_P_label "OTGFS_PHY"
#define DT_N_S_otgfs_phy_P_label_STRING_TOKEN OTGFS_PHY
#define DT_N_S_otgfs_phy_P_label_STRING_UPPER_TOKEN OTGFS_PHY
#define DT_N_S_otgfs_phy_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_otgfs_phy, label, 0) \
	fn(DT_N_S_otgfs_phy, label, 1) \
	fn(DT_N_S_otgfs_phy, label, 2) \
	fn(DT_N_S_otgfs_phy, label, 3) \
	fn(DT_N_S_otgfs_phy, label, 4) \
	fn(DT_N_S_otgfs_phy, label, 5) \
	fn(DT_N_S_otgfs_phy, label, 6) \
	fn(DT_N_S_otgfs_phy, label, 7) \
	fn(DT_N_S_otgfs_phy, label, 8)
#define DT_N_S_otgfs_phy_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_otgfs_phy, label, 0, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 1, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 2, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 3, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 4, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 5, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 6, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 7, __VA_ARGS__) \
	fn(DT_N_S_otgfs_phy, label, 8, __VA_ARGS__)
#define DT_N_S_otgfs_phy_P_label_EXISTS 1
#define DT_N_S_otgfs_phy_P_wakeup_source 0
#define DT_N_S_otgfs_phy_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_fs_dm_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_PATH "/soc/pin-controller@40020000/usb_otg_fs_dm_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_FULL_NAME "usb_otg_fs_dm_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_ORD 91

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_SUPPORTS_ORDS \
	93, /* /soc/usb@50000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dm_pa11 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_pinmux 362
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_fs_dp_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_PATH "/soc/pin-controller@40020000/usb_otg_fs_dp_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_FULL_NAME "usb_otg_fs_dp_pa12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_ORD 92

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_SUPPORTS_ORDS \
	93, /* /soc/usb@50000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_dp_pa12 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_pinmux 394
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/usb@50000000
 *
 * Node identifier: DT_N_S_soc_S_usb_50000000
 *
 * Binding (compatible = st,stm32-otgfs):
 *   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-otgfs.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_usb_50000000_PATH "/soc/usb@50000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_usb_50000000_FULL_NAME "usb@50000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_usb_50000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_usb_50000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_usb_50000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_usb_50000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_usb_50000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_usb_50000000_ORD 93

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_usb_50000000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */ \
	90, /* /otgfs_phy */ \
	91, /* /soc/pin-controller@40020000/usb_otg_fs_dm_pa11 */ \
	92, /* /soc/pin-controller@40020000/usb_otg_fs_dp_pa12 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_usb_50000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_usb_50000000_EXISTS 1
#define DT_N_INST_0_st_stm32_otgfs DT_N_S_soc_S_usb_50000000
#define DT_N_NODELABEL_usbotg_fs   DT_N_S_soc_S_usb_50000000
#define DT_N_NODELABEL_zephyr_udc0 DT_N_S_soc_S_usb_50000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_usb_50000000_REG_NUM 1
#define DT_N_S_soc_S_usb_50000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_REG_IDX_0_VAL_ADDRESS 1342177280 /* 0x50000000 */
#define DT_N_S_soc_S_usb_50000000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_usb_50000000_RANGES_NUM 0
#define DT_N_S_soc_S_usb_50000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_usb_50000000_IRQ_NUM 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_irq 67
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_irq DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_priority DT_N_S_soc_S_usb_50000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_usb_50000000_IRQ_NAME_otgfs_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_COMPAT_MATCHES_st_stm32_otgfs 1
#define DT_N_S_soc_S_usb_50000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_usb_50000000_PINCTRL_NUM 1
#define DT_N_S_soc_S_usb_50000000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_usb_50000000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_usb_50000000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_usb_50000000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_usb_50000000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12

/* Generic property macros: */
#define DT_N_S_soc_S_usb_50000000_P_reg {1342177280 /* 0x50000000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_usb_50000000_P_reg_IDX_0 1342177280
#define DT_N_S_soc_S_usb_50000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_usb_50000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, reg, 0) \
	fn(DT_N_S_soc_S_usb_50000000, reg, 1)
#define DT_N_S_soc_S_usb_50000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_interrupts {67 /* 0x43 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_usb_50000000_P_interrupts_IDX_0 67
#define DT_N_S_soc_S_usb_50000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_usb_50000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, interrupts, 0) \
	fn(DT_N_S_soc_S_usb_50000000, interrupts, 1)
#define DT_N_S_soc_S_usb_50000000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_ram_size 1280
#define DT_N_S_soc_S_usb_50000000_P_ram_size_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_phys DT_N_S_otgfs_phy
#define DT_N_S_soc_S_usb_50000000_P_phys_IDX_0 DT_N_S_otgfs_phy
#define DT_N_S_soc_S_usb_50000000_P_phys_IDX_0_PH DT_N_S_otgfs_phy
#define DT_N_S_soc_S_usb_50000000_P_phys_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_phys_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_phys_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bus 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_usb_50000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, clocks, 0)
#define DT_N_S_soc_S_usb_50000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_clocks_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_num_bidir_endpoints 6
#define DT_N_S_soc_S_usb_50000000_P_num_bidir_endpoints_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed "full-speed"
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_STRING_TOKEN full_speed
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_STRING_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_ENUM_IDX 1
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_ENUM_TOKEN full_speed
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_ENUM_UPPER_TOKEN FULL_SPEED
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 0) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 1) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 2) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 3) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 4) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 5) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 6) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 7) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 8) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 9)
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, maximum_speed, 9, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_maximum_speed_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_label "OTGFS"
#define DT_N_S_soc_S_usb_50000000_P_label_STRING_TOKEN OTGFS
#define DT_N_S_soc_S_usb_50000000_P_label_STRING_UPPER_TOKEN OTGFS
#define DT_N_S_soc_S_usb_50000000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, label, 0) \
	fn(DT_N_S_soc_S_usb_50000000, label, 1) \
	fn(DT_N_S_soc_S_usb_50000000, label, 2) \
	fn(DT_N_S_soc_S_usb_50000000, label, 3) \
	fn(DT_N_S_soc_S_usb_50000000, label, 4)
#define DT_N_S_soc_S_usb_50000000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_label_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_status "okay"
#define DT_N_S_soc_S_usb_50000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_usb_50000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usb_50000000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_usb_50000000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_usb_50000000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_usb_50000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, status, 0) \
	fn(DT_N_S_soc_S_usb_50000000, status, 1) \
	fn(DT_N_S_soc_S_usb_50000000, status, 2) \
	fn(DT_N_S_soc_S_usb_50000000, status, 3)
#define DT_N_S_soc_S_usb_50000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_status_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_compatible {"st,stm32-otgfs"}
#define DT_N_S_soc_S_usb_50000000_P_compatible_IDX_0 "st,stm32-otgfs"
#define DT_N_S_soc_S_usb_50000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, compatible, 0)
#define DT_N_S_soc_S_usb_50000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_compatible_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names {"otgfs"}
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_IDX_0 "otgfs"
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, interrupt_names, 0)
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_wakeup_source 0
#define DT_N_S_soc_S_usb_50000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dm_pa11
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_dp_pa12
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_usb_50000000, pinctrl_0, 1)
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_usb_50000000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_usb_50000000, pinctrl_names, 0)
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_usb_50000000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_usb_50000000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40002c00
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40002c00
 *
 * Binding (compatible = st,stm32-window-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-window-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40002c00_PATH "/soc/watchdog@40002c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40002c00_FULL_NAME "watchdog@40002c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40002c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40002c00_ORD 94

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40002c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40002c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40002c00_EXISTS 1
#define DT_N_INST_0_st_stm32_window_watchdog DT_N_S_soc_S_watchdog_40002c00
#define DT_N_NODELABEL_wwdg                  DT_N_S_soc_S_watchdog_40002c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40002c00_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_VAL_ADDRESS 1073753088 /* 0x40002c00 */
#define DT_N_S_soc_S_watchdog_40002c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_40002c00_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40002c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_irq 0
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_priority 7
#define DT_N_S_soc_S_watchdog_40002c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_COMPAT_MATCHES_st_stm32_window_watchdog 1
#define DT_N_S_soc_S_watchdog_40002c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40002c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40002c00_P_reg {1073753088 /* 0x40002c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_0 1073753088
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, reg, 0) \
	fn(DT_N_S_soc_S_watchdog_40002c00, reg, 1)
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_label "WWDG"
#define DT_N_S_soc_S_watchdog_40002c00_P_label_STRING_TOKEN WWDG
#define DT_N_S_soc_S_watchdog_40002c00_P_label_STRING_UPPER_TOKEN WWDG
#define DT_N_S_soc_S_watchdog_40002c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, label, 0) \
	fn(DT_N_S_soc_S_watchdog_40002c00, label, 1) \
	fn(DT_N_S_soc_S_watchdog_40002c00, label, 2) \
	fn(DT_N_S_soc_S_watchdog_40002c00, label, 3)
#define DT_N_S_soc_S_watchdog_40002c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_label_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bits 2048
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_40002c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_status "disabled"
#define DT_N_S_soc_S_watchdog_40002c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_40002c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_40002c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_40002c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_watchdog_40002c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_40002c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, status, 0) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 1) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 2) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 3) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 4) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 5) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 6) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 7)
#define DT_N_S_soc_S_watchdog_40002c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible {"st,stm32-window-watchdog"}
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0 "st,stm32-window-watchdog"
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, compatible, 0)
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40002c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts {0 /* 0x0 */, 7 /* 0x7 */}
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_0 0
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_1 7
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40002c00, interrupts, 0) \
	fn(DT_N_S_soc_S_watchdog_40002c00, interrupts, 1)
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40002c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40002c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40002c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40002c00_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40002c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40003000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40003000
 *
 * Binding (compatible = st,stm32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/st,stm32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40003000_PATH "/soc/watchdog@40003000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME "watchdog@40003000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40003000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40003000_ORD 95

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40003000_REQUIRES_ORDS \
	14, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40003000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40003000_EXISTS 1
#define DT_N_INST_0_st_stm32_watchdog DT_N_S_soc_S_watchdog_40003000
#define DT_N_NODELABEL_iwdg           DT_N_S_soc_S_watchdog_40003000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40003000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_ADDRESS 1073754112 /* 0x40003000 */
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_40003000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40003000_IRQ_NUM 0
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MATCHES_st_stm32_watchdog 1
#define DT_N_S_soc_S_watchdog_40003000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40003000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40003000_P_reg {1073754112 /* 0x40003000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0 1073754112
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, reg, 0) \
	fn(DT_N_S_soc_S_watchdog_40003000, reg, 1)
#define DT_N_S_soc_S_watchdog_40003000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40003000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_label "IWDG"
#define DT_N_S_soc_S_watchdog_40003000_P_label_STRING_TOKEN IWDG
#define DT_N_S_soc_S_watchdog_40003000_P_label_STRING_UPPER_TOKEN IWDG
#define DT_N_S_soc_S_watchdog_40003000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, label, 0) \
	fn(DT_N_S_soc_S_watchdog_40003000, label, 1) \
	fn(DT_N_S_soc_S_watchdog_40003000, label, 2) \
	fn(DT_N_S_soc_S_watchdog_40003000, label, 3)
#define DT_N_S_soc_S_watchdog_40003000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40003000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40003000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40003000, label, 3, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_label_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status "okay"
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_watchdog_40003000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_watchdog_40003000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, status, 0) \
	fn(DT_N_S_soc_S_watchdog_40003000, status, 1) \
	fn(DT_N_S_soc_S_watchdog_40003000, status, 2) \
	fn(DT_N_S_soc_S_watchdog_40003000, status, 3)
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40003000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40003000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_watchdog_40003000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible {"st,stm32-watchdog"}
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0 "st,stm32-watchdog"
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40003000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00
 *
 * Binding (compatible = st,stm32-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/st,stm32-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_PATH "/soc/flash-controller@40023c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_FULL_NAME "flash-controller@40023c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_flash_controller_40023c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000)
#define DT_N_S_soc_S_flash_controller_40023c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000) 
#define DT_N_S_soc_S_flash_controller_40023c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_ORD 96

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_REQUIRES_ORDS \
	14, /* /soc */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_SUPPORTS_ORDS \
	97, /* /soc/flash-controller@40023c00/flash@8000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_EXISTS 1
#define DT_N_INST_0_st_stm32_flash_controller   DT_N_S_soc_S_flash_controller_40023c00
#define DT_N_INST_0_st_stm32f7_flash_controller DT_N_S_soc_S_flash_controller_40023c00
#define DT_N_NODELABEL_flash                    DT_N_S_soc_S_flash_controller_40023c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_REG_IDX_0_VAL_ADDRESS 1073888256 /* 0x40023c00 */
#define DT_N_S_soc_S_flash_controller_40023c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_40023c00_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_irq 4
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_flash_controller_40023c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_COMPAT_MATCHES_st_stm32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40023c00_COMPAT_MATCHES_st_stm32f7_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40023c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_P_label "FLASH_CTRL"
#define DT_N_S_soc_S_flash_controller_40023c00_P_label_STRING_TOKEN FLASH_CTRL
#define DT_N_S_soc_S_flash_controller_40023c00_P_label_STRING_UPPER_TOKEN FLASH_CTRL
#define DT_N_S_soc_S_flash_controller_40023c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 9)
#define DT_N_S_soc_S_flash_controller_40023c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, label, 9, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg {1073888256 /* 0x40023c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_IDX_0 1073888256
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, reg, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible {"st,stm32-flash-controller", "st,stm32f7-flash-controller"}
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_IDX_0 "st,stm32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_IDX_1 "st,stm32f7-flash-controller"
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00, compatible, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, compatible, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_40023c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts {4 /* 0x4 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_IDX_0 4
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00, interrupts, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, interrupts, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40023c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
 *
 * Binding (compatible = st,stm32-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/st,stm32-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_PATH "/soc/flash-controller@40023c00/flash@8000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_FULL_NAME "flash@8000000"

/* Node parent (/soc/flash-controller@40023c00) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_PARENT DT_N_S_soc_S_flash_controller_40023c00
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_ORD 97

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REQUIRES_ORDS \
	96, /* /soc/flash-controller@40023c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_SUPPORTS_ORDS \
	98, /* /soc/flash-controller@40023c00/flash@8000000/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_EXISTS 1
#define DT_N_INST_0_st_stm32_nv_flash DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
#define DT_N_INST_0_soc_nv_flash      DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
#define DT_N_NODELABEL_flash0         DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_IDX_0_VAL_ADDRESS 134217728 /* 0x8000000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_REG_IDX_0_VAL_SIZE 2097152 /* 0x200000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_COMPAT_MATCHES_st_stm32_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_max_erase_time 4000
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_max_erase_time_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label "FLASH_STM32"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label_STRING_TOKEN FLASH_STM32
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label_STRING_UPPER_TOKEN FLASH_STM32
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 9) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 10)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, label, 10, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_write_block_size 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible {"st,stm32-nv-flash", "soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_IDX_0 "st,stm32-nv-flash"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_IDX_1 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, compatible, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, compatible, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_LEN 2
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg {134217728 /* 0x8000000 */, 2097152 /* 0x200000 */}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_IDX_0 134217728
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_IDX_1 2097152
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000/partitions
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_PATH "/soc/flash-controller@40023c00/flash@8000000/partitions"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_FULL_NAME "partitions"

/* Node parent (/soc/flash-controller@40023c00/flash@8000000) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_PARENT DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_ORD 98

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_REQUIRES_ORDS \
	97, /* /soc/flash-controller@40023c00/flash@8000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_SUPPORTS_ORDS \
	99, /* /soc/flash-controller@40023c00/flash@8000000/partitions/partition@0 */ \
	100, /* /soc/flash-controller@40023c00/flash@8000000/partitions/partition@10000 */ \
	101, /* /soc/flash-controller@40023c00/flash@8000000/partitions/partition@40000 */ \
	102, /* /soc/flash-controller@40023c00/flash@8000000/partitions/partition@100000 */ \
	103, /* /soc/flash-controller@40023c00/flash@8000000/partitions/partition@1C0000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_REG_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000/partitions/partition@0
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_PATH "/soc/flash-controller@40023c00/flash@8000000/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_FULL_NAME "partition@0"

/* Node parent (/soc/flash-controller@40023c00/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_PARENT DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_ORD 99

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_REQUIRES_ORDS \
	98, /* /soc/flash-controller@40023c00/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_boot_partition DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_label "mcuboot"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_TOKEN mcuboot
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN MCUBOOT
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 6)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_read_only 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, reg, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000/partitions/partition@10000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_PATH "/soc/flash-controller@40023c00/flash@8000000/partitions/partition@10000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_FULL_NAME "partition@10000"

/* Node parent (/soc/flash-controller@40023c00/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_PARENT DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_ORD 100

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_REQUIRES_ORDS \
	98, /* /soc/flash-controller@40023c00/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_REG_IDX_0_VAL_ADDRESS 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_PARTITION_ID 1

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_label "storage"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_label_STRING_TOKEN storage
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_label_STRING_UPPER_TOKEN STORAGE
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 6)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg {65536 /* 0x10000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_0 65536
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000/partitions/partition@40000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_PATH "/soc/flash-controller@40023c00/flash@8000000/partitions/partition@40000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_FULL_NAME "partition@40000"

/* Node parent (/soc/flash-controller@40023c00/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_PARENT DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_ORD 101

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_REQUIRES_ORDS \
	98, /* /soc/flash-controller@40023c00/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_EXISTS 1
#define DT_N_NODELABEL_slot0_partition DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_REG_IDX_0_VAL_ADDRESS 262144 /* 0x40000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_REG_IDX_0_VAL_SIZE 786432 /* 0xc0000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_PARTITION_ID 2

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_label "image-0"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_label_STRING_TOKEN image_0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_label_STRING_UPPER_TOKEN IMAGE_0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 6)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg {262144 /* 0x40000 */, 786432 /* 0xc0000 */}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_0 262144
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_1 786432
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000/partitions/partition@100000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_PATH "/soc/flash-controller@40023c00/flash@8000000/partitions/partition@100000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_FULL_NAME "partition@100000"

/* Node parent (/soc/flash-controller@40023c00/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_PARENT DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_ORD 102

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_REQUIRES_ORDS \
	98, /* /soc/flash-controller@40023c00/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_EXISTS 1
#define DT_N_NODELABEL_slot1_partition DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_REG_IDX_0_VAL_ADDRESS 1048576 /* 0x100000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_REG_IDX_0_VAL_SIZE 786432 /* 0xc0000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_PARTITION_ID 3

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_label "image-1"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_label_STRING_TOKEN image_1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_label_STRING_UPPER_TOKEN IMAGE_1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 6)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, label, 6, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg {1048576 /* 0x100000 */, 786432 /* 0xc0000 */}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg_IDX_0 1048576
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg_IDX_1 786432
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/flash-controller@40023c00/flash@8000000/partitions/partition@1C0000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_PATH "/soc/flash-controller@40023c00/flash@8000000/partitions/partition@1C0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_FULL_NAME "partition@1C0000"

/* Node parent (/soc/flash-controller@40023c00/flash@8000000/partitions) identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_PARENT DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_ORD 103

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_REQUIRES_ORDS \
	98, /* /soc/flash-controller@40023c00/flash@8000000/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_EXISTS 1
#define DT_N_NODELABEL_scratch_partition DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_REG_IDX_0_VAL_ADDRESS 1835008 /* 0x1c0000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_PARTITION_ID 4

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_label "image-scratch"
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_label_STRING_TOKEN image_scratch
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_label_STRING_UPPER_TOKEN IMAGE_SCRATCH
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 1) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 2) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 3) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 4) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 5) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 6) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 7) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 8) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 9) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 10) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 11) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 12)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, label, 12, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_label_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_read_only 0
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_read_only_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg {1835008 /* 0x1c0000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg_IDX_0 1835008
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, reg, 0) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, reg, 1)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@a0000000
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_a0000000
 *
 * Binding (compatible = st,stm32-fmc):
 *   $ZEPHYR_BASE/dts/bindings/memory-controllers/st,stm32-fmc.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_a0000000_PATH "/soc/memory-controller@a0000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_a0000000_FULL_NAME "memory-controller@a0000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_controller_a0000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_memory_controller_a0000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram)
#define DT_N_S_soc_S_memory_controller_a0000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_a0000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_a0000000_ORD 104

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_a0000000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_a0000000_SUPPORTS_ORDS \
	105, /* /soc/memory-controller@a0000000/sdram */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_a0000000_EXISTS 1
#define DT_N_INST_0_st_stm32_fmc DT_N_S_soc_S_memory_controller_a0000000
#define DT_N_NODELABEL_fmc       DT_N_S_soc_S_memory_controller_a0000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_a0000000_REG_NUM 1
#define DT_N_S_soc_S_memory_controller_a0000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_REG_IDX_0_VAL_ADDRESS 2684354560 /* 0xa0000000 */
#define DT_N_S_soc_S_memory_controller_a0000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_memory_controller_a0000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_a0000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_a0000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_a0000000_COMPAT_MATCHES_st_stm32_fmc 1
#define DT_N_S_soc_S_memory_controller_a0000000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_a0000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg {2684354560 /* 0xa0000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg_IDX_0 2684354560
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000, reg, 0) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, reg, 1)
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_label "STM32_FMC"
#define DT_N_S_soc_S_memory_controller_a0000000_P_label_STRING_TOKEN STM32_FMC
#define DT_N_S_soc_S_memory_controller_a0000000_P_label_STRING_UPPER_TOKEN STM32_FMC
#define DT_N_S_soc_S_memory_controller_a0000000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000, label, 0) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 1) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 2) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 3) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 4) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 5) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 6) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 7) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 8)
#define DT_N_S_soc_S_memory_controller_a0000000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, label, 8, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_P_label_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_IDX_0_VAL_bus 6
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000, clocks, 0)
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_LEN 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_status "disabled"
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000, status, 0) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 1) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 2) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 3) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 4) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 5) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 6) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 7)
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_compatible {"st,stm32-fmc"}
#define DT_N_S_soc_S_memory_controller_a0000000_P_compatible_IDX_0 "st,stm32-fmc"
#define DT_N_S_soc_S_memory_controller_a0000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000, compatible, 0)
#define DT_N_S_soc_S_memory_controller_a0000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_a0000000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/memory-controller@a0000000/sdram
 *
 * Node identifier: DT_N_S_soc_S_memory_controller_a0000000_S_sdram
 *
 * Binding (compatible = st,stm32-fmc-sdram):
 *   $ZEPHYR_BASE/dts/bindings/memory-controllers/st,stm32-fmc-sdram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_PATH "/soc/memory-controller@a0000000/sdram"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_FULL_NAME "sdram"

/* Node parent (/soc/memory-controller@a0000000) identifier: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_PARENT DT_N_S_soc_S_memory_controller_a0000000
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_ORD 105

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_REQUIRES_ORDS \
	104, /* /soc/memory-controller@a0000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_EXISTS 1
#define DT_N_INST_0_st_stm32_fmc_sdram DT_N_S_soc_S_memory_controller_a0000000_S_sdram
#define DT_N_NODELABEL_sdram           DT_N_S_soc_S_memory_controller_a0000000_S_sdram

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_REG_NUM 0
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_RANGES_NUM 0
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_IRQ_NUM 0
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_COMPAT_MATCHES_st_stm32_fmc_sdram 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_label "STM32_FMC_SDRAM"
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_label_STRING_TOKEN STM32_FMC_SDRAM
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_label_STRING_UPPER_TOKEN STM32_FMC_SDRAM
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 0) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 1) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 2) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 3) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 4) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 5) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 6) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 7) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 8) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 9) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 10) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 11) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 12) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 13) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 14)
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, label, 14, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_label_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_power_up_delay 100
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_power_up_delay_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_num_auto_refresh 8
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_num_auto_refresh_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status "disabled"
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 0) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 1) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 2) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 3) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 4) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 5) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 6) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 7)
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_status_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_compatible {"st,stm32-fmc-sdram"}
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_compatible_IDX_0 "st,stm32-fmc-sdram"
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, compatible, 0)
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_controller_a0000000_S_sdram, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_wakeup_source 0
#define DT_N_S_soc_S_memory_controller_a0000000_S_sdram_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in10_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_PATH "/soc/pin-controller@40020000/adc1_in10_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_FULL_NAME "adc1_in10_pc0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_ORD 106

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_EXISTS 1
#define DT_N_NODELABEL_adc1_in10_pc0 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in10_pc0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in11_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_PATH "/soc/pin-controller@40020000/adc1_in11_pc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_FULL_NAME "adc1_in11_pc1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_ORD 107

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_EXISTS 1
#define DT_N_NODELABEL_adc1_in11_pc1 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_pinmux 1072
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in11_pc1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in12_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_PATH "/soc/pin-controller@40020000/adc1_in12_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_FULL_NAME "adc1_in12_pc2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_ORD 108

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_EXISTS 1
#define DT_N_NODELABEL_adc1_in12_pc2 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_pinmux 1104
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in12_pc2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in13_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_PATH "/soc/pin-controller@40020000/adc1_in13_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_FULL_NAME "adc1_in13_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_ORD 109

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_EXISTS 1
#define DT_N_NODELABEL_adc1_in13_pc3 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_pinmux 1136
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in13_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in14_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_PATH "/soc/pin-controller@40020000/adc1_in14_pc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_FULL_NAME "adc1_in14_pc4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_ORD 110

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_EXISTS 1
#define DT_N_NODELABEL_adc1_in14_pc4 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_pinmux 1168
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in14_pc4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in15_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_PATH "/soc/pin-controller@40020000/adc1_in15_pc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_FULL_NAME "adc1_in15_pc5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_ORD 111

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_EXISTS 1
#define DT_N_NODELABEL_adc1_in15_pc5 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_pinmux 1200
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in15_pc5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in1_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_PATH "/soc/pin-controller@40020000/adc1_in1_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_FULL_NAME "adc1_in1_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_ORD 112

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_EXISTS 1
#define DT_N_NODELABEL_adc1_in1_pa1 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_pinmux 48
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in1_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in2_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_PATH "/soc/pin-controller@40020000/adc1_in2_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_FULL_NAME "adc1_in2_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_ORD 113

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_EXISTS 1
#define DT_N_NODELABEL_adc1_in2_pa2 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_pinmux 80
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in2_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in3_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_PATH "/soc/pin-controller@40020000/adc1_in3_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_FULL_NAME "adc1_in3_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_ORD 114

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_EXISTS 1
#define DT_N_NODELABEL_adc1_in3_pa3 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_pinmux 112
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in3_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in4_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_PATH "/soc/pin-controller@40020000/adc1_in4_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_FULL_NAME "adc1_in4_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_ORD 115

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_EXISTS 1
#define DT_N_NODELABEL_adc1_in4_pa4 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_pinmux 144
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in4_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in5_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_PATH "/soc/pin-controller@40020000/adc1_in5_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_FULL_NAME "adc1_in5_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_ORD 116

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_EXISTS 1
#define DT_N_NODELABEL_adc1_in5_pa5 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_pinmux 176
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in5_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in6_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_PATH "/soc/pin-controller@40020000/adc1_in6_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_FULL_NAME "adc1_in6_pa6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_ORD 117

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_EXISTS 1
#define DT_N_NODELABEL_adc1_in6_pa6 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_pinmux 208
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in6_pa6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in7_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_PATH "/soc/pin-controller@40020000/adc1_in7_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_FULL_NAME "adc1_in7_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_ORD 118

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_EXISTS 1
#define DT_N_NODELABEL_adc1_in7_pa7 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_pinmux 240
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in7_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in8_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_PATH "/soc/pin-controller@40020000/adc1_in8_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_FULL_NAME "adc1_in8_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_ORD 119

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_EXISTS 1
#define DT_N_NODELABEL_adc1_in8_pb0 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in8_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc1_in9_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_PATH "/soc/pin-controller@40020000/adc1_in9_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_FULL_NAME "adc1_in9_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_ORD 120

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_EXISTS 1
#define DT_N_NODELABEL_adc1_in9_pb1 DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_pinmux 560
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc1_in9_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in0_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_PATH "/soc/pin-controller@40020000/adc2_in0_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_FULL_NAME "adc2_in0_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_ORD 121

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_EXISTS 1
#define DT_N_NODELABEL_adc2_in0_pa0 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in0_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in10_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_PATH "/soc/pin-controller@40020000/adc2_in10_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_FULL_NAME "adc2_in10_pc0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_ORD 122

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_EXISTS 1
#define DT_N_NODELABEL_adc2_in10_pc0 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in10_pc0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in11_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_PATH "/soc/pin-controller@40020000/adc2_in11_pc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_FULL_NAME "adc2_in11_pc1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_ORD 123

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_EXISTS 1
#define DT_N_NODELABEL_adc2_in11_pc1 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_pinmux 1072
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in11_pc1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in12_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_PATH "/soc/pin-controller@40020000/adc2_in12_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_FULL_NAME "adc2_in12_pc2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_ORD 124

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_EXISTS 1
#define DT_N_NODELABEL_adc2_in12_pc2 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_pinmux 1104
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in12_pc2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in13_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_PATH "/soc/pin-controller@40020000/adc2_in13_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_FULL_NAME "adc2_in13_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_ORD 125

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_EXISTS 1
#define DT_N_NODELABEL_adc2_in13_pc3 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_pinmux 1136
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in13_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in14_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_PATH "/soc/pin-controller@40020000/adc2_in14_pc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_FULL_NAME "adc2_in14_pc4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_ORD 126

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_EXISTS 1
#define DT_N_NODELABEL_adc2_in14_pc4 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_pinmux 1168
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in14_pc4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in15_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_PATH "/soc/pin-controller@40020000/adc2_in15_pc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_FULL_NAME "adc2_in15_pc5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_ORD 127

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_EXISTS 1
#define DT_N_NODELABEL_adc2_in15_pc5 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_pinmux 1200
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in15_pc5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in1_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_PATH "/soc/pin-controller@40020000/adc2_in1_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_FULL_NAME "adc2_in1_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_ORD 128

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_EXISTS 1
#define DT_N_NODELABEL_adc2_in1_pa1 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_pinmux 48
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in1_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in2_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_PATH "/soc/pin-controller@40020000/adc2_in2_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_FULL_NAME "adc2_in2_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_ORD 129

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_EXISTS 1
#define DT_N_NODELABEL_adc2_in2_pa2 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_pinmux 80
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in2_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in3_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_PATH "/soc/pin-controller@40020000/adc2_in3_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_FULL_NAME "adc2_in3_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_ORD 130

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_EXISTS 1
#define DT_N_NODELABEL_adc2_in3_pa3 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_pinmux 112
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in3_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in4_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_PATH "/soc/pin-controller@40020000/adc2_in4_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_FULL_NAME "adc2_in4_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_ORD 131

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_EXISTS 1
#define DT_N_NODELABEL_adc2_in4_pa4 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_pinmux 144
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in4_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in5_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_PATH "/soc/pin-controller@40020000/adc2_in5_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_FULL_NAME "adc2_in5_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_ORD 132

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_EXISTS 1
#define DT_N_NODELABEL_adc2_in5_pa5 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_pinmux 176
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in5_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in6_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_PATH "/soc/pin-controller@40020000/adc2_in6_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_FULL_NAME "adc2_in6_pa6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_ORD 133

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_EXISTS 1
#define DT_N_NODELABEL_adc2_in6_pa6 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_pinmux 208
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in6_pa6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in7_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_PATH "/soc/pin-controller@40020000/adc2_in7_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_FULL_NAME "adc2_in7_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_ORD 134

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_EXISTS 1
#define DT_N_NODELABEL_adc2_in7_pa7 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_pinmux 240
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in7_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in8_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_PATH "/soc/pin-controller@40020000/adc2_in8_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_FULL_NAME "adc2_in8_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_ORD 135

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_EXISTS 1
#define DT_N_NODELABEL_adc2_in8_pb0 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_pinmux 528
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in8_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc2_in9_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_PATH "/soc/pin-controller@40020000/adc2_in9_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_FULL_NAME "adc2_in9_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_ORD 136

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_EXISTS 1
#define DT_N_NODELABEL_adc2_in9_pb1 DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_pinmux 560
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc2_in9_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in0_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_PATH "/soc/pin-controller@40020000/adc3_in0_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_FULL_NAME "adc3_in0_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_ORD 137

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_EXISTS 1
#define DT_N_NODELABEL_adc3_in0_pa0 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_pinmux 16
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in0_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in10_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_PATH "/soc/pin-controller@40020000/adc3_in10_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_FULL_NAME "adc3_in10_pc0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_ORD 138

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_EXISTS 1
#define DT_N_NODELABEL_adc3_in10_pc0 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_pinmux 1040
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in10_pc0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in11_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_PATH "/soc/pin-controller@40020000/adc3_in11_pc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_FULL_NAME "adc3_in11_pc1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_ORD 139

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_EXISTS 1
#define DT_N_NODELABEL_adc3_in11_pc1 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_pinmux 1072
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in11_pc1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in12_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_PATH "/soc/pin-controller@40020000/adc3_in12_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_FULL_NAME "adc3_in12_pc2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_ORD 140

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_EXISTS 1
#define DT_N_NODELABEL_adc3_in12_pc2 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_pinmux 1104
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in12_pc2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in13_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_PATH "/soc/pin-controller@40020000/adc3_in13_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_FULL_NAME "adc3_in13_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_ORD 141

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_EXISTS 1
#define DT_N_NODELABEL_adc3_in13_pc3 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_pinmux 1136
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in13_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in14_pf4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_PATH "/soc/pin-controller@40020000/adc3_in14_pf4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_FULL_NAME "adc3_in14_pf4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_ORD 142

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_EXISTS 1
#define DT_N_NODELABEL_adc3_in14_pf4 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_pinmux 2704
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in14_pf4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in15_pf5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_PATH "/soc/pin-controller@40020000/adc3_in15_pf5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_FULL_NAME "adc3_in15_pf5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_ORD 143

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_EXISTS 1
#define DT_N_NODELABEL_adc3_in15_pf5 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_pinmux 2736
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in15_pf5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in1_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_PATH "/soc/pin-controller@40020000/adc3_in1_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_FULL_NAME "adc3_in1_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_ORD 144

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_EXISTS 1
#define DT_N_NODELABEL_adc3_in1_pa1 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_pinmux 48
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in1_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in2_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_PATH "/soc/pin-controller@40020000/adc3_in2_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_FULL_NAME "adc3_in2_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_ORD 145

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_EXISTS 1
#define DT_N_NODELABEL_adc3_in2_pa2 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_pinmux 80
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in2_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in3_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_PATH "/soc/pin-controller@40020000/adc3_in3_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_FULL_NAME "adc3_in3_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_ORD 146

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_EXISTS 1
#define DT_N_NODELABEL_adc3_in3_pa3 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_pinmux 112
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in3_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in4_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_PATH "/soc/pin-controller@40020000/adc3_in4_pf6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_FULL_NAME "adc3_in4_pf6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_ORD 147

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_EXISTS 1
#define DT_N_NODELABEL_adc3_in4_pf6 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_pinmux 2768
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in4_pf6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in5_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_PATH "/soc/pin-controller@40020000/adc3_in5_pf7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_FULL_NAME "adc3_in5_pf7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_ORD 148

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_EXISTS 1
#define DT_N_NODELABEL_adc3_in5_pf7 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_pinmux 2800
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in5_pf7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in6_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_PATH "/soc/pin-controller@40020000/adc3_in6_pf8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_FULL_NAME "adc3_in6_pf8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_ORD 149

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_EXISTS 1
#define DT_N_NODELABEL_adc3_in6_pf8 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_pinmux 2832
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in6_pf8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in7_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_PATH "/soc/pin-controller@40020000/adc3_in7_pf9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_FULL_NAME "adc3_in7_pf9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_ORD 150

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_EXISTS 1
#define DT_N_NODELABEL_adc3_in7_pf9 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_pinmux 2864
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in7_pf9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in8_pf10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_PATH "/soc/pin-controller@40020000/adc3_in8_pf10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_FULL_NAME "adc3_in8_pf10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_ORD 151

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_EXISTS 1
#define DT_N_NODELABEL_adc3_in8_pf10 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_pinmux 2896
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in8_pf10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/adc3_in9_pf3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_PATH "/soc/pin-controller@40020000/adc3_in9_pf3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_FULL_NAME "adc3_in9_pf3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_ORD 152

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_EXISTS 1
#define DT_N_NODELABEL_adc3_in9_pf3 DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_pinmux 2672
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_adc3_in9_pf3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can1_rx_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_PATH "/soc/pin-controller@40020000/can1_rx_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_FULL_NAME "can1_rx_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_ORD 153

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_EXISTS 1
#define DT_N_NODELABEL_can1_rx_pa11 DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_pinmux 361
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can1_rx_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_PATH "/soc/pin-controller@40020000/can1_rx_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_FULL_NAME "can1_rx_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_ORD 154

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_EXISTS 1
#define DT_N_NODELABEL_can1_rx_pb8 DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_pinmux 777
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_rx_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can1_tx_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_PATH "/soc/pin-controller@40020000/can1_tx_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_FULL_NAME "can1_tx_pa12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_ORD 155

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_EXISTS 1
#define DT_N_NODELABEL_can1_tx_pa12 DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_pinmux 393
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pa12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can1_tx_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_PATH "/soc/pin-controller@40020000/can1_tx_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_FULL_NAME "can1_tx_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_ORD 156

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_EXISTS 1
#define DT_N_NODELABEL_can1_tx_pb9 DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_pinmux 809
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can1_tx_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can2_rx_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_PATH "/soc/pin-controller@40020000/can2_rx_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_FULL_NAME "can2_rx_pb12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_ORD 157

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_EXISTS 1
#define DT_N_NODELABEL_can2_rx_pb12 DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_pinmux 905
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can2_rx_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_PATH "/soc/pin-controller@40020000/can2_rx_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_FULL_NAME "can2_rx_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_ORD 158

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_EXISTS 1
#define DT_N_NODELABEL_can2_rx_pb5 DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_pinmux 681
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_rx_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can2_tx_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_PATH "/soc/pin-controller@40020000/can2_tx_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_FULL_NAME "can2_tx_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_ORD 159

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_EXISTS 1
#define DT_N_NODELABEL_can2_tx_pb13 DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_pinmux 937
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can2_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_PATH "/soc/pin-controller@40020000/can2_tx_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_FULL_NAME "can2_tx_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_ORD 160

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_can2_tx_pb6 DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_pinmux 713
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can2_tx_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can3_rx_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_PATH "/soc/pin-controller@40020000/can3_rx_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_FULL_NAME "can3_rx_pa8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_ORD 161

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_EXISTS 1
#define DT_N_NODELABEL_can3_rx_pa8 DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_pinmux 267
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pa8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can3_rx_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_PATH "/soc/pin-controller@40020000/can3_rx_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_FULL_NAME "can3_rx_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_ORD 162

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_EXISTS 1
#define DT_N_NODELABEL_can3_rx_pb3 DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_pinmux 619
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_rx_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can3_tx_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_PATH "/soc/pin-controller@40020000/can3_tx_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_FULL_NAME "can3_tx_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_ORD 163

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_EXISTS 1
#define DT_N_NODELABEL_can3_tx_pa15 DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_pinmux 491
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/can3_tx_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_PATH "/soc/pin-controller@40020000/can3_tx_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_FULL_NAME "can3_tx_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_ORD 164

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_EXISTS 1
#define DT_N_NODELABEL_can3_tx_pb4 DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_pinmux 651
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_can3_tx_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/dac_out2_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_PATH "/soc/pin-controller@40020000/dac_out2_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_FULL_NAME "dac_out2_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_ORD 165

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_EXISTS 1
#define DT_N_NODELABEL_dac_out2_pa5 DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_pinmux 176
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_dac_out2_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_col_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_PATH "/soc/pin-controller@40020000/eth_col_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_FULL_NAME "eth_col_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_ORD 166

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_EXISTS 1
#define DT_N_NODELABEL_eth_col_pa3 DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_pinmux 107
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_col_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_crs_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_PATH "/soc/pin-controller@40020000/eth_crs_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_FULL_NAME "eth_crs_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_ORD 167

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_EXISTS 1
#define DT_N_NODELABEL_eth_crs_pa0 DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_pinmux 11
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_crs_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_pps_out_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_PATH "/soc/pin-controller@40020000/eth_pps_out_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_FULL_NAME "eth_pps_out_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_ORD 168

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_EXISTS 1
#define DT_N_NODELABEL_eth_pps_out_pb5 DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_pinmux 683
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_pps_out_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_PATH "/soc/pin-controller@40020000/eth_pps_out_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_FULL_NAME "eth_pps_out_pg8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_ORD 169

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_EXISTS 1
#define DT_N_NODELABEL_eth_pps_out_pg8 DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_pinmux 3339
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_pps_out_pg8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_rx_clk_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_PATH "/soc/pin-controller@40020000/eth_rx_clk_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_FULL_NAME "eth_rx_clk_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_ORD 170

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_EXISTS 1
#define DT_N_NODELABEL_eth_rx_clk_pa1 DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_pinmux 43
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_clk_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_rx_dv_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_PATH "/soc/pin-controller@40020000/eth_rx_dv_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_FULL_NAME "eth_rx_dv_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_ORD 171

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_EXISTS 1
#define DT_N_NODELABEL_eth_rx_dv_pa7 DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_pinmux 235
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_dv_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_rx_er_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_PATH "/soc/pin-controller@40020000/eth_rx_er_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_FULL_NAME "eth_rx_er_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_ORD 172

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_EXISTS 1
#define DT_N_NODELABEL_eth_rx_er_pb10 DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_pinmux 843
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rx_er_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_rxd2_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_PATH "/soc/pin-controller@40020000/eth_rxd2_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_FULL_NAME "eth_rxd2_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_ORD 173

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_EXISTS 1
#define DT_N_NODELABEL_eth_rxd2_pb0 DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_pinmux 523
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd2_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_rxd3_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_PATH "/soc/pin-controller@40020000/eth_rxd3_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_FULL_NAME "eth_rxd3_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_ORD 174

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_EXISTS 1
#define DT_N_NODELABEL_eth_rxd3_pb1 DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_pinmux 555
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_rxd3_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_tx_clk_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_PATH "/soc/pin-controller@40020000/eth_tx_clk_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_FULL_NAME "eth_tx_clk_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_ORD 175

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_EXISTS 1
#define DT_N_NODELABEL_eth_tx_clk_pc3 DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_pinmux 1131
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_clk_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_tx_en_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_PATH "/soc/pin-controller@40020000/eth_tx_en_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_FULL_NAME "eth_tx_en_pb11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_ORD 176

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_EXISTS 1
#define DT_N_NODELABEL_eth_tx_en_pb11 DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_pinmux 875
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_tx_en_pb11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_txd0_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_PATH "/soc/pin-controller@40020000/eth_txd0_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_FULL_NAME "eth_txd0_pb12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_ORD 177

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_EXISTS 1
#define DT_N_NODELABEL_eth_txd0_pb12 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_pinmux 907
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd0_pb12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_txd1_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_PATH "/soc/pin-controller@40020000/eth_txd1_pg14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_FULL_NAME "eth_txd1_pg14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_ORD 178

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_EXISTS 1
#define DT_N_NODELABEL_eth_txd1_pg14 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_pinmux 3531
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd1_pg14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_txd2_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_PATH "/soc/pin-controller@40020000/eth_txd2_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_FULL_NAME "eth_txd2_pc2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_ORD 179

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_EXISTS 1
#define DT_N_NODELABEL_eth_txd2_pc2 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_pinmux 1099
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd2_pc2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_txd3_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_PATH "/soc/pin-controller@40020000/eth_txd3_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_FULL_NAME "eth_txd3_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_ORD 180

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_EXISTS 1
#define DT_N_NODELABEL_eth_txd3_pb8 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_pinmux 779
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/eth_txd3_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_PATH "/soc/pin-controller@40020000/eth_txd3_pe2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_FULL_NAME "eth_txd3_pe2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_ORD 181

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_EXISTS 1
#define DT_N_NODELABEL_eth_txd3_pe2 DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_pinmux 2123
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_eth_txd3_pe2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a0_pf0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_PATH "/soc/pin-controller@40020000/fmc_a0_pf0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_FULL_NAME "fmc_a0_pf0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_ORD 182

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_EXISTS 1
#define DT_N_NODELABEL_fmc_a0_pf0 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_pinmux 2572
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a0_pf0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a10_pg0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_PATH "/soc/pin-controller@40020000/fmc_a10_pg0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_FULL_NAME "fmc_a10_pg0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_ORD 183

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_EXISTS 1
#define DT_N_NODELABEL_fmc_a10_pg0 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_pinmux 3084
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a10_pg0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a11_pg1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_PATH "/soc/pin-controller@40020000/fmc_a11_pg1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_FULL_NAME "fmc_a11_pg1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_ORD 184

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_EXISTS 1
#define DT_N_NODELABEL_fmc_a11_pg1 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_pinmux 3116
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a11_pg1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a12_pg2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_PATH "/soc/pin-controller@40020000/fmc_a12_pg2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_FULL_NAME "fmc_a12_pg2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_ORD 185

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_EXISTS 1
#define DT_N_NODELABEL_fmc_a12_pg2 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_pinmux 3148
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a12_pg2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a13_pg3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_PATH "/soc/pin-controller@40020000/fmc_a13_pg3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_FULL_NAME "fmc_a13_pg3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_ORD 186

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_EXISTS 1
#define DT_N_NODELABEL_fmc_a13_pg3 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_pinmux 3180
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a13_pg3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a14_pg4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_PATH "/soc/pin-controller@40020000/fmc_a14_pg4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_FULL_NAME "fmc_a14_pg4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_ORD 187

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_EXISTS 1
#define DT_N_NODELABEL_fmc_a14_pg4 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_pinmux 3212
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a14_pg4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a15_pg5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_PATH "/soc/pin-controller@40020000/fmc_a15_pg5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_FULL_NAME "fmc_a15_pg5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_ORD 188

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_EXISTS 1
#define DT_N_NODELABEL_fmc_a15_pg5 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_pinmux 3244
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a15_pg5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a16_pd11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_PATH "/soc/pin-controller@40020000/fmc_a16_pd11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_FULL_NAME "fmc_a16_pd11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_ORD 189

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_EXISTS 1
#define DT_N_NODELABEL_fmc_a16_pd11 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_pinmux 1900
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a16_pd11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a17_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_PATH "/soc/pin-controller@40020000/fmc_a17_pd12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_FULL_NAME "fmc_a17_pd12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_ORD 190

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_EXISTS 1
#define DT_N_NODELABEL_fmc_a17_pd12 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_pinmux 1932
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a17_pd12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a18_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_PATH "/soc/pin-controller@40020000/fmc_a18_pd13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_FULL_NAME "fmc_a18_pd13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_ORD 191

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_EXISTS 1
#define DT_N_NODELABEL_fmc_a18_pd13 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_pinmux 1964
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a18_pd13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a19_pe3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_PATH "/soc/pin-controller@40020000/fmc_a19_pe3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_FULL_NAME "fmc_a19_pe3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_ORD 192

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_EXISTS 1
#define DT_N_NODELABEL_fmc_a19_pe3 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_pinmux 2156
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a19_pe3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a1_pf1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_PATH "/soc/pin-controller@40020000/fmc_a1_pf1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_FULL_NAME "fmc_a1_pf1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_ORD 193

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_EXISTS 1
#define DT_N_NODELABEL_fmc_a1_pf1 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_pinmux 2604
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a1_pf1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a20_pe4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_PATH "/soc/pin-controller@40020000/fmc_a20_pe4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_FULL_NAME "fmc_a20_pe4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_ORD 194

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_EXISTS 1
#define DT_N_NODELABEL_fmc_a20_pe4 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_pinmux 2188
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a20_pe4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a21_pe5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_PATH "/soc/pin-controller@40020000/fmc_a21_pe5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_FULL_NAME "fmc_a21_pe5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_ORD 195

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_EXISTS 1
#define DT_N_NODELABEL_fmc_a21_pe5 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_pinmux 2220
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a21_pe5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a22_pe6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_PATH "/soc/pin-controller@40020000/fmc_a22_pe6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_FULL_NAME "fmc_a22_pe6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_ORD 196

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_EXISTS 1
#define DT_N_NODELABEL_fmc_a22_pe6 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_pinmux 2252
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a22_pe6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a23_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_PATH "/soc/pin-controller@40020000/fmc_a23_pe2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_FULL_NAME "fmc_a23_pe2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_ORD 197

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_EXISTS 1
#define DT_N_NODELABEL_fmc_a23_pe2 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_pinmux 2124
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a23_pe2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a24_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_PATH "/soc/pin-controller@40020000/fmc_a24_pg13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_FULL_NAME "fmc_a24_pg13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_ORD 198

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_EXISTS 1
#define DT_N_NODELABEL_fmc_a24_pg13 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_pinmux 3500
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a24_pg13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a25_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_PATH "/soc/pin-controller@40020000/fmc_a25_pg14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_FULL_NAME "fmc_a25_pg14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_ORD 199

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_EXISTS 1
#define DT_N_NODELABEL_fmc_a25_pg14 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_pinmux 3532
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a25_pg14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a2_pf2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_PATH "/soc/pin-controller@40020000/fmc_a2_pf2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_FULL_NAME "fmc_a2_pf2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_ORD 200

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_EXISTS 1
#define DT_N_NODELABEL_fmc_a2_pf2 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_pinmux 2636
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a2_pf2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a3_pf3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_PATH "/soc/pin-controller@40020000/fmc_a3_pf3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_FULL_NAME "fmc_a3_pf3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_ORD 201

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_EXISTS 1
#define DT_N_NODELABEL_fmc_a3_pf3 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_pinmux 2668
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a3_pf3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a4_pf4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_PATH "/soc/pin-controller@40020000/fmc_a4_pf4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_FULL_NAME "fmc_a4_pf4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_ORD 202

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_EXISTS 1
#define DT_N_NODELABEL_fmc_a4_pf4 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_pinmux 2700
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a4_pf4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a5_pf5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_PATH "/soc/pin-controller@40020000/fmc_a5_pf5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_FULL_NAME "fmc_a5_pf5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_ORD 203

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_EXISTS 1
#define DT_N_NODELABEL_fmc_a5_pf5 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_pinmux 2732
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a5_pf5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a6_pf12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_PATH "/soc/pin-controller@40020000/fmc_a6_pf12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_FULL_NAME "fmc_a6_pf12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_ORD 204

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_EXISTS 1
#define DT_N_NODELABEL_fmc_a6_pf12 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_pinmux 2956
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a6_pf12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a7_pf13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_PATH "/soc/pin-controller@40020000/fmc_a7_pf13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_FULL_NAME "fmc_a7_pf13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_ORD 205

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_EXISTS 1
#define DT_N_NODELABEL_fmc_a7_pf13 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_pinmux 2988
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a7_pf13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a8_pf14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_PATH "/soc/pin-controller@40020000/fmc_a8_pf14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_FULL_NAME "fmc_a8_pf14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_ORD 206

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_EXISTS 1
#define DT_N_NODELABEL_fmc_a8_pf14 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_pinmux 3020
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a8_pf14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_a9_pf15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_PATH "/soc/pin-controller@40020000/fmc_a9_pf15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_FULL_NAME "fmc_a9_pf15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_ORD 207

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_EXISTS 1
#define DT_N_NODELABEL_fmc_a9_pf15 DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_pinmux 3052
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_a9_pf15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_clk_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_PATH "/soc/pin-controller@40020000/fmc_clk_pd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_FULL_NAME "fmc_clk_pd3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_ORD 208

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_EXISTS 1
#define DT_N_NODELABEL_fmc_clk_pd3 DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_pinmux 1644
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_clk_pd3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d0_pd14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_PATH "/soc/pin-controller@40020000/fmc_d0_pd14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_FULL_NAME "fmc_d0_pd14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_ORD 209

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_EXISTS 1
#define DT_N_NODELABEL_fmc_d0_pd14 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_pinmux 1996
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d0_pd14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d10_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_PATH "/soc/pin-controller@40020000/fmc_d10_pe13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_FULL_NAME "fmc_d10_pe13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_ORD 210

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_EXISTS 1
#define DT_N_NODELABEL_fmc_d10_pe13 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_pinmux 2476
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d10_pe13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d11_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_PATH "/soc/pin-controller@40020000/fmc_d11_pe14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_FULL_NAME "fmc_d11_pe14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_ORD 211

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_EXISTS 1
#define DT_N_NODELABEL_fmc_d11_pe14 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_pinmux 2508
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d11_pe14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d12_pe15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_PATH "/soc/pin-controller@40020000/fmc_d12_pe15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_FULL_NAME "fmc_d12_pe15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_ORD 212

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_EXISTS 1
#define DT_N_NODELABEL_fmc_d12_pe15 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_pinmux 2540
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d12_pe15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d13_pd8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_PATH "/soc/pin-controller@40020000/fmc_d13_pd8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_FULL_NAME "fmc_d13_pd8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_ORD 213

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_EXISTS 1
#define DT_N_NODELABEL_fmc_d13_pd8 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_pinmux 1804
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d13_pd8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d14_pd9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_PATH "/soc/pin-controller@40020000/fmc_d14_pd9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_FULL_NAME "fmc_d14_pd9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_ORD 214

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_EXISTS 1
#define DT_N_NODELABEL_fmc_d14_pd9 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_pinmux 1836
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d14_pd9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d15_pd10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_PATH "/soc/pin-controller@40020000/fmc_d15_pd10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_FULL_NAME "fmc_d15_pd10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_ORD 215

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_EXISTS 1
#define DT_N_NODELABEL_fmc_d15_pd10 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_pinmux 1868
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d15_pd10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d1_pd15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_PATH "/soc/pin-controller@40020000/fmc_d1_pd15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_FULL_NAME "fmc_d1_pd15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_ORD 216

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_EXISTS 1
#define DT_N_NODELABEL_fmc_d1_pd15 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_pinmux 2028
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d1_pd15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d2_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_PATH "/soc/pin-controller@40020000/fmc_d2_pd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_FULL_NAME "fmc_d2_pd0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_ORD 217

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_EXISTS 1
#define DT_N_NODELABEL_fmc_d2_pd0 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_pinmux 1548
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d2_pd0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d3_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_PATH "/soc/pin-controller@40020000/fmc_d3_pd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_FULL_NAME "fmc_d3_pd1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_ORD 218

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_EXISTS 1
#define DT_N_NODELABEL_fmc_d3_pd1 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_pinmux 1580
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d3_pd1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d4_pe7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_PATH "/soc/pin-controller@40020000/fmc_d4_pe7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_FULL_NAME "fmc_d4_pe7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_ORD 219

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_EXISTS 1
#define DT_N_NODELABEL_fmc_d4_pe7 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_pinmux 2284
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d4_pe7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d5_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_PATH "/soc/pin-controller@40020000/fmc_d5_pe8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_FULL_NAME "fmc_d5_pe8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_ORD 220

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_EXISTS 1
#define DT_N_NODELABEL_fmc_d5_pe8 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_pinmux 2316
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d5_pe8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d6_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_PATH "/soc/pin-controller@40020000/fmc_d6_pe9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_FULL_NAME "fmc_d6_pe9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_ORD 221

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_EXISTS 1
#define DT_N_NODELABEL_fmc_d6_pe9 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_pinmux 2348
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d6_pe9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d7_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_PATH "/soc/pin-controller@40020000/fmc_d7_pe10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_FULL_NAME "fmc_d7_pe10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_ORD 222

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_EXISTS 1
#define DT_N_NODELABEL_fmc_d7_pe10 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_pinmux 2380
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d7_pe10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d8_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_PATH "/soc/pin-controller@40020000/fmc_d8_pe11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_FULL_NAME "fmc_d8_pe11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_ORD 223

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_EXISTS 1
#define DT_N_NODELABEL_fmc_d8_pe11 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_pinmux 2412
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d8_pe11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_d9_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_PATH "/soc/pin-controller@40020000/fmc_d9_pe12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_FULL_NAME "fmc_d9_pe12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_ORD 224

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_EXISTS 1
#define DT_N_NODELABEL_fmc_d9_pe12 DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_pinmux 2444
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_d9_pe12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_int_pg7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_PATH "/soc/pin-controller@40020000/fmc_int_pg7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_FULL_NAME "fmc_int_pg7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_ORD 225

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_EXISTS 1
#define DT_N_NODELABEL_fmc_int_pg7 DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_pinmux 3308
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_int_pg7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nbl0_pe0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_PATH "/soc/pin-controller@40020000/fmc_nbl0_pe0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_FULL_NAME "fmc_nbl0_pe0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_ORD 226

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_EXISTS 1
#define DT_N_NODELABEL_fmc_nbl0_pe0 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_pinmux 2060
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl0_pe0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nbl1_pe1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_PATH "/soc/pin-controller@40020000/fmc_nbl1_pe1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_FULL_NAME "fmc_nbl1_pe1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_ORD 227

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_EXISTS 1
#define DT_N_NODELABEL_fmc_nbl1_pe1 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_pinmux 2092
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nbl1_pe1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nce_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_PATH "/soc/pin-controller@40020000/fmc_nce_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_FULL_NAME "fmc_nce_pc8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_ORD 228

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_EXISTS 1
#define DT_N_NODELABEL_fmc_nce_pc8 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_pinmux 1289
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pc8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nce_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_PATH "/soc/pin-controller@40020000/fmc_nce_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_FULL_NAME "fmc_nce_pg9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_ORD 229

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_EXISTS 1
#define DT_N_NODELABEL_fmc_nce_pg9 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_pinmux 3372
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nce_pg9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_ne1_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_PATH "/soc/pin-controller@40020000/fmc_ne1_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_FULL_NAME "fmc_ne1_pc7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_ORD 230

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_EXISTS 1
#define DT_N_NODELABEL_fmc_ne1_pc7 DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_pinmux 1257
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pc7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_ne1_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_PATH "/soc/pin-controller@40020000/fmc_ne1_pd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_FULL_NAME "fmc_ne1_pd7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_ORD 231

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_EXISTS 1
#define DT_N_NODELABEL_fmc_ne1_pd7 DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_pinmux 1772
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne1_pd7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_ne2_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_PATH "/soc/pin-controller@40020000/fmc_ne2_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_FULL_NAME "fmc_ne2_pc8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_ORD 232

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_EXISTS 1
#define DT_N_NODELABEL_fmc_ne2_pc8 DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_pinmux 1289
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pc8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_ne2_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_PATH "/soc/pin-controller@40020000/fmc_ne2_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_FULL_NAME "fmc_ne2_pg9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_ORD 233

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_EXISTS 1
#define DT_N_NODELABEL_fmc_ne2_pg9 DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_pinmux 3372
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne2_pg9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_ne3_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_PATH "/soc/pin-controller@40020000/fmc_ne3_pg10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_FULL_NAME "fmc_ne3_pg10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_ORD 234

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_EXISTS 1
#define DT_N_NODELABEL_fmc_ne3_pg10 DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_pinmux 3404
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_ne3_pg6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_PATH "/soc/pin-controller@40020000/fmc_ne3_pg6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_FULL_NAME "fmc_ne3_pg6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_ORD 235

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_EXISTS 1
#define DT_N_NODELABEL_fmc_ne3_pg6 DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_pinmux 3276
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne3_pg6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_ne4_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_PATH "/soc/pin-controller@40020000/fmc_ne4_pg12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_FULL_NAME "fmc_ne4_pg12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_ORD 236

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_EXISTS 1
#define DT_N_NODELABEL_fmc_ne4_pg12 DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_pinmux 3468
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_ne4_pg12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nl_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_PATH "/soc/pin-controller@40020000/fmc_nl_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_FULL_NAME "fmc_nl_pb7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_ORD 237

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_EXISTS 1
#define DT_N_NODELABEL_fmc_nl_pb7 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_pinmux 748
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nl_pb7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_noe_pd4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_PATH "/soc/pin-controller@40020000/fmc_noe_pd4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_FULL_NAME "fmc_noe_pd4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_ORD 238

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_EXISTS 1
#define DT_N_NODELABEL_fmc_noe_pd4 DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_pinmux 1676
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_noe_pd4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nwait_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_PATH "/soc/pin-controller@40020000/fmc_nwait_pc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_FULL_NAME "fmc_nwait_pc6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_ORD 239

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_EXISTS 1
#define DT_N_NODELABEL_fmc_nwait_pc6 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_pinmux 1225
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pc6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nwait_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_PATH "/soc/pin-controller@40020000/fmc_nwait_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_FULL_NAME "fmc_nwait_pd6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_ORD 240

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_EXISTS 1
#define DT_N_NODELABEL_fmc_nwait_pd6 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_pinmux 1740
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwait_pd6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_nwe_pd5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_PATH "/soc/pin-controller@40020000/fmc_nwe_pd5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_FULL_NAME "fmc_nwe_pd5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_ORD 241

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_EXISTS 1
#define DT_N_NODELABEL_fmc_nwe_pd5 DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_pinmux 1708
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_nwe_pd5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdcke0_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_PATH "/soc/pin-controller@40020000/fmc_sdcke0_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_FULL_NAME "fmc_sdcke0_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_ORD 242

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_EXISTS 1
#define DT_N_NODELABEL_fmc_sdcke0_pc3 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_pinmux 1132
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdcke0_pc5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_PATH "/soc/pin-controller@40020000/fmc_sdcke0_pc5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_FULL_NAME "fmc_sdcke0_pc5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_ORD 243

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_EXISTS 1
#define DT_N_NODELABEL_fmc_sdcke0_pc5 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_pinmux 1196
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke0_pc5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdcke1_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_PATH "/soc/pin-controller@40020000/fmc_sdcke1_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_FULL_NAME "fmc_sdcke1_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_ORD 244

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_EXISTS 1
#define DT_N_NODELABEL_fmc_sdcke1_pb5 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_pinmux 684
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdcke1_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdclk_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_PATH "/soc/pin-controller@40020000/fmc_sdclk_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_FULL_NAME "fmc_sdclk_pg8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_ORD 245

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_EXISTS 1
#define DT_N_NODELABEL_fmc_sdclk_pg8 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_pinmux 3340
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdclk_pg8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdncas_pg15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_PATH "/soc/pin-controller@40020000/fmc_sdncas_pg15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_FULL_NAME "fmc_sdncas_pg15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_ORD 246

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_EXISTS 1
#define DT_N_NODELABEL_fmc_sdncas_pg15 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_pinmux 3564
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdncas_pg15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdne0_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_PATH "/soc/pin-controller@40020000/fmc_sdne0_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_FULL_NAME "fmc_sdne0_pc2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_ORD 247

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_EXISTS 1
#define DT_N_NODELABEL_fmc_sdne0_pc2 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_pinmux 1100
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdne0_pc4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_PATH "/soc/pin-controller@40020000/fmc_sdne0_pc4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_FULL_NAME "fmc_sdne0_pc4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_ORD 248

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_EXISTS 1
#define DT_N_NODELABEL_fmc_sdne0_pc4 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_pinmux 1164
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne0_pc4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdne1_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_PATH "/soc/pin-controller@40020000/fmc_sdne1_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_FULL_NAME "fmc_sdne1_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_ORD 249

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_EXISTS 1
#define DT_N_NODELABEL_fmc_sdne1_pb6 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_pinmux 716
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdne1_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdnras_pf11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_PATH "/soc/pin-controller@40020000/fmc_sdnras_pf11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_FULL_NAME "fmc_sdnras_pf11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_ORD 250

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_EXISTS 1
#define DT_N_NODELABEL_fmc_sdnras_pf11 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_pinmux 2924
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnras_pf11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdnwe_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_PATH "/soc/pin-controller@40020000/fmc_sdnwe_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_FULL_NAME "fmc_sdnwe_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_ORD 251

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_EXISTS 1
#define DT_N_NODELABEL_fmc_sdnwe_pa7 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_pinmux 236
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/fmc_sdnwe_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_PATH "/soc/pin-controller@40020000/fmc_sdnwe_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_FULL_NAME "fmc_sdnwe_pc0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_ORD 252

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_EXISTS 1
#define DT_N_NODELABEL_fmc_sdnwe_pc0 DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_pinmux 1036
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_fmc_sdnwe_pc0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40020000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_PATH "/soc/pin-controller@40020000/gpio@40020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_FULL_NAME "gpio@40020000"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_ORD 253

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_EXISTS 1
#define DT_N_INST_0_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000
#define DT_N_NODELABEL_gpioa      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_IDX_0_VAL_ADDRESS 1073872896 /* 0x40020000 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg {1073872896 /* 0x40020000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_IDX_0 1073872896
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label "GPIOA"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label_STRING_TOKEN GPIOA
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label_STRING_UPPER_TOKEN GPIOA
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_PATH "/soc/pin-controller@40020000/gpio@40021000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_FULL_NAME "gpio@40021000"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_ORD 254

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_EXISTS 1
#define DT_N_INST_4_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000
#define DT_N_NODELABEL_gpioe      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_IDX_0_VAL_ADDRESS 1073876992 /* 0x40021000 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg {1073876992 /* 0x40021000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_IDX_0 1073876992
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label "GPIOE"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label_STRING_TOKEN GPIOE
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label_STRING_UPPER_TOKEN GPIOE
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bits 16
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_PATH "/soc/pin-controller@40020000/gpio@40021400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_FULL_NAME "gpio@40021400"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_ORD 255

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_EXISTS 1
#define DT_N_INST_5_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400
#define DT_N_NODELABEL_gpiof      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_IDX_0_VAL_ADDRESS 1073878016 /* 0x40021400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg {1073878016 /* 0x40021400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_IDX_0 1073878016
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label "GPIOF"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label_STRING_TOKEN GPIOF
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label_STRING_UPPER_TOKEN GPIOF
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bits 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_PATH "/soc/pin-controller@40020000/gpio@40021800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_FULL_NAME "gpio@40021800"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_ORD 256

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_EXISTS 1
#define DT_N_INST_6_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800
#define DT_N_NODELABEL_gpiog      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_IDX_0_VAL_ADDRESS 1073879040 /* 0x40021800 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg {1073879040 /* 0x40021800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_IDX_0 1073879040
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label "GPIOG"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label_STRING_TOKEN GPIOG
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label_STRING_UPPER_TOKEN GPIOG
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40021C00
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_PATH "/soc/pin-controller@40020000/gpio@40021C00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_FULL_NAME "gpio@40021C00"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_ORD 257

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_EXISTS 1
#define DT_N_INST_7_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00
#define DT_N_NODELABEL_gpioh      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_IDX_0_VAL_ADDRESS 1073880064 /* 0x40021c00 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg {1073880064 /* 0x40021c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_IDX_0 1073880064
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label "GPIOH"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label_STRING_TOKEN GPIOH
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label_STRING_UPPER_TOKEN GPIOH
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40022000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_PATH "/soc/pin-controller@40020000/gpio@40022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_FULL_NAME "gpio@40022000"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_ORD 258

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_EXISTS 1
#define DT_N_INST_8_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000
#define DT_N_NODELABEL_gpioi      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg {1073881088 /* 0x40022000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label "GPIOI"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label_STRING_TOKEN GPIOI
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label_STRING_UPPER_TOKEN GPIOI
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40022400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_PATH "/soc/pin-controller@40020000/gpio@40022400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_FULL_NAME "gpio@40022400"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_ORD 259

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_EXISTS 1
#define DT_N_INST_9_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400
#define DT_N_NODELABEL_gpioj      DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_REG_IDX_0_VAL_ADDRESS 1073882112 /* 0x40022400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg {1073882112 /* 0x40022400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg_IDX_0 1073882112
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_label "GPIOJ"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_label_STRING_TOKEN GPIOJ
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_label_STRING_UPPER_TOKEN GPIOJ
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_IDX_0_VAL_bits 512
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/gpio@40022800
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800
 *
 * Binding (compatible = st,stm32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_PATH "/soc/pin-controller@40020000/gpio@40022800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_FULL_NAME "gpio@40022800"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_ORD 260

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */ \
	18, /* /soc/rcc@40023800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_EXISTS 1
#define DT_N_INST_10_st_stm32_gpio DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800
#define DT_N_NODELABEL_gpiok       DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_REG_IDX_0_VAL_ADDRESS 1073883136 /* 0x40022800 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_COMPAT_MATCHES_st_stm32_gpio 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg {1073883136 /* 0x40022800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg_IDX_0 1073883136
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, reg, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, reg, 1)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_label "GPIOK"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_label_STRING_TOKEN GPIOK
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_label_STRING_UPPER_TOKEN GPIOK
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 4)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_label_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_IDX_0_VAL_bus 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_IDX_0_VAL_bits 1024
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_compatible {"st,stm32-gpio"}
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_compatible_IDX_0 "st,stm32-gpio"
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c1_scl_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_PATH "/soc/pin-controller@40020000/i2c1_scl_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_FULL_NAME "i2c1_scl_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_ORD 261

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_EXISTS 1
#define DT_N_NODELABEL_i2c1_scl_pb6 DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_pinmux 708
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_scl_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c1_sda_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_PATH "/soc/pin-controller@40020000/i2c1_sda_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_FULL_NAME "i2c1_sda_pb7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_ORD 262

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_EXISTS 1
#define DT_N_NODELABEL_i2c1_sda_pb7 DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_pinmux 740
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c1_sda_pb7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c2_scl_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_PATH "/soc/pin-controller@40020000/i2c2_scl_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_FULL_NAME "i2c2_scl_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_ORD 263

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_pb10 DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_pinmux 836
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c2_scl_pf1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_PATH "/soc/pin-controller@40020000/i2c2_scl_pf1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_FULL_NAME "i2c2_scl_pf1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_ORD 264

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_EXISTS 1
#define DT_N_NODELABEL_i2c2_scl_pf1 DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_pinmux 2596
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_scl_pf1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c2_sda_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_PATH "/soc/pin-controller@40020000/i2c2_sda_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_FULL_NAME "i2c2_sda_pb11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_ORD 265

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pb11 DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_pinmux 868
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pb11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c2_sda_pf0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_PATH "/soc/pin-controller@40020000/i2c2_sda_pf0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_FULL_NAME "i2c2_sda_pf0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_ORD 266

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_EXISTS 1
#define DT_N_NODELABEL_i2c2_sda_pf0 DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_pinmux 2564
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c2_sda_pf0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c3_scl_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_PATH "/soc/pin-controller@40020000/i2c3_scl_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_FULL_NAME "i2c3_scl_pa8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_ORD 267

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_EXISTS 1
#define DT_N_NODELABEL_i2c3_scl_pa8 DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_pinmux 260
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_scl_pa8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c3_sda_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_PATH "/soc/pin-controller@40020000/i2c3_sda_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_FULL_NAME "i2c3_sda_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_ORD 268

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_EXISTS 1
#define DT_N_NODELABEL_i2c3_sda_pc9 DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_pinmux 1316
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c3_sda_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_scl_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_PATH "/soc/pin-controller@40020000/i2c4_scl_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_FULL_NAME "i2c4_scl_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_ORD 269

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pb6 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_pinmux 715
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_scl_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_PATH "/soc/pin-controller@40020000/i2c4_scl_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_FULL_NAME "i2c4_scl_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_ORD 270

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pb8 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_pinmux 769
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_scl_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_PATH "/soc/pin-controller@40020000/i2c4_scl_pd12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_FULL_NAME "i2c4_scl_pd12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_ORD 271

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pd12 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_pinmux 1924
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pd12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_scl_pf14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_PATH "/soc/pin-controller@40020000/i2c4_scl_pf14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_FULL_NAME "i2c4_scl_pf14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_ORD 272

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_EXISTS 1
#define DT_N_NODELABEL_i2c4_scl_pf14 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_pinmux 3012
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_scl_pf14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_sda_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_PATH "/soc/pin-controller@40020000/i2c4_sda_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_FULL_NAME "i2c4_sda_pb7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_ORD 273

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pb7 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_pinmux 747
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_sda_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_PATH "/soc/pin-controller@40020000/i2c4_sda_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_FULL_NAME "i2c4_sda_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_ORD 274

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pb9 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_pinmux 801
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_sda_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_PATH "/soc/pin-controller@40020000/i2c4_sda_pd13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_FULL_NAME "i2c4_sda_pd13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_ORD 275

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pd13 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_pinmux 1956
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pd13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2c4_sda_pf15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_PATH "/soc/pin-controller@40020000/i2c4_sda_pf15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_FULL_NAME "i2c4_sda_pf15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_ORD 276

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_EXISTS 1
#define DT_N_NODELABEL_i2c4_sda_pf15 DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_pinmux 3044
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2c4_sda_pf15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_ck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_PATH "/soc/pin-controller@40020000/i2s1_ck_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_FULL_NAME "i2s1_ck_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_ORD 277

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_EXISTS 1
#define DT_N_NODELABEL_i2s1_ck_pa5 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_pinmux 165
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_ck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_PATH "/soc/pin-controller@40020000/i2s1_ck_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_FULL_NAME "i2s1_ck_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_ORD 278

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_EXISTS 1
#define DT_N_NODELABEL_i2s1_ck_pb3 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_pinmux 613
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_ck_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_PATH "/soc/pin-controller@40020000/i2s1_ck_pg11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_FULL_NAME "i2s1_ck_pg11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_ORD 279

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_EXISTS 1
#define DT_N_NODELABEL_i2s1_ck_pg11 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_pinmux 3429
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ck_pg11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_sd_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_PATH "/soc/pin-controller@40020000/i2s1_sd_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_FULL_NAME "i2s1_sd_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_ORD 280

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_EXISTS 1
#define DT_N_NODELABEL_i2s1_sd_pa7 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_pinmux 229
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_sd_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_PATH "/soc/pin-controller@40020000/i2s1_sd_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_FULL_NAME "i2s1_sd_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_ORD 281

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_EXISTS 1
#define DT_N_NODELABEL_i2s1_sd_pb5 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_pinmux 677
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_sd_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_PATH "/soc/pin-controller@40020000/i2s1_sd_pd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_FULL_NAME "i2s1_sd_pd7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_ORD 282

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_EXISTS 1
#define DT_N_NODELABEL_i2s1_sd_pd7 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_pinmux 1765
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_sd_pd7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_ws_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_PATH "/soc/pin-controller@40020000/i2s1_ws_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_FULL_NAME "i2s1_ws_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_ORD 283

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_EXISTS 1
#define DT_N_NODELABEL_i2s1_ws_pa15 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_pinmux 485
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_ws_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_PATH "/soc/pin-controller@40020000/i2s1_ws_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_FULL_NAME "i2s1_ws_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_ORD 284

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_EXISTS 1
#define DT_N_NODELABEL_i2s1_ws_pa4 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_pinmux 133
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s1_ws_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_PATH "/soc/pin-controller@40020000/i2s1_ws_pg10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_FULL_NAME "i2s1_ws_pg10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_ORD 285

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_EXISTS 1
#define DT_N_NODELABEL_i2s1_ws_pg10 DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_pinmux 3397
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s1_ws_pg10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ck_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_PATH "/soc/pin-controller@40020000/i2s2_ck_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_FULL_NAME "i2s2_ck_pa12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_ORD 286

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pa12 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_pinmux 389
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ck_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_PATH "/soc/pin-controller@40020000/i2s2_ck_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_FULL_NAME "i2s2_ck_pa9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_ORD 287

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pa9 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_pinmux 293
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pa9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ck_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_PATH "/soc/pin-controller@40020000/i2s2_ck_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_FULL_NAME "i2s2_ck_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_ORD 288

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pb10 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_pinmux 837
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ck_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_PATH "/soc/pin-controller@40020000/i2s2_ck_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_FULL_NAME "i2s2_ck_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_ORD 289

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pb13 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_pinmux 933
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ck_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_PATH "/soc/pin-controller@40020000/i2s2_ck_pd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_FULL_NAME "i2s2_ck_pd3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_ORD 290

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_EXISTS 1
#define DT_N_NODELABEL_i2s2_ck_pd3 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_pinmux 1637
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ck_pd3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_sd_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_PATH "/soc/pin-controller@40020000/i2s2_sd_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_FULL_NAME "i2s2_sd_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_ORD 291

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_EXISTS 1
#define DT_N_NODELABEL_i2s2_sd_pb15 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_pinmux 997
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_sd_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_PATH "/soc/pin-controller@40020000/i2s2_sd_pc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_FULL_NAME "i2s2_sd_pc1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_ORD 292

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_EXISTS 1
#define DT_N_NODELABEL_i2s2_sd_pc1 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_pinmux 1061
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_sd_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_PATH "/soc/pin-controller@40020000/i2s2_sd_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_FULL_NAME "i2s2_sd_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_ORD 293

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_EXISTS 1
#define DT_N_NODELABEL_i2s2_sd_pc3 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_pinmux 1125
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_sd_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ws_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_PATH "/soc/pin-controller@40020000/i2s2_ws_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_FULL_NAME "i2s2_ws_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_ORD 294

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pa11 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_pinmux 357
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ws_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_PATH "/soc/pin-controller@40020000/i2s2_ws_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_FULL_NAME "i2s2_ws_pb12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_ORD 295

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pb12 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_pinmux 901
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ws_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_PATH "/soc/pin-controller@40020000/i2s2_ws_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_FULL_NAME "i2s2_ws_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_ORD 296

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pb4 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_pinmux 647
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s2_ws_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_PATH "/soc/pin-controller@40020000/i2s2_ws_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_FULL_NAME "i2s2_ws_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_ORD 297

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_EXISTS 1
#define DT_N_NODELABEL_i2s2_ws_pb9 DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_pinmux 805
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s2_ws_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_ck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_PATH "/soc/pin-controller@40020000/i2s3_ck_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_FULL_NAME "i2s3_ck_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_ORD 298

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_EXISTS 1
#define DT_N_NODELABEL_i2s3_ck_pb3 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_pinmux 614
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_ck_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_PATH "/soc/pin-controller@40020000/i2s3_ck_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_FULL_NAME "i2s3_ck_pc10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_ORD 299

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_EXISTS 1
#define DT_N_NODELABEL_i2s3_ck_pc10 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_pinmux 1350
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ck_pc10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_sd_pb2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_PATH "/soc/pin-controller@40020000/i2s3_sd_pb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_FULL_NAME "i2s3_sd_pb2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_ORD 300

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_EXISTS 1
#define DT_N_NODELABEL_i2s3_sd_pb2 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_pinmux 583
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_sd_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_PATH "/soc/pin-controller@40020000/i2s3_sd_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_FULL_NAME "i2s3_sd_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_ORD 301

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_EXISTS 1
#define DT_N_NODELABEL_i2s3_sd_pb5 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_pinmux 678
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_sd_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_PATH "/soc/pin-controller@40020000/i2s3_sd_pc12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_FULL_NAME "i2s3_sd_pc12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_ORD 302

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_EXISTS 1
#define DT_N_NODELABEL_i2s3_sd_pc12 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_pinmux 1414
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pc12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_sd_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_PATH "/soc/pin-controller@40020000/i2s3_sd_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_FULL_NAME "i2s3_sd_pd6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_ORD 303

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_EXISTS 1
#define DT_N_NODELABEL_i2s3_sd_pd6 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_pinmux 1733
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_sd_pd6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_ws_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_PATH "/soc/pin-controller@40020000/i2s3_ws_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_FULL_NAME "i2s3_ws_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_ORD 304

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_EXISTS 1
#define DT_N_NODELABEL_i2s3_ws_pa15 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_pinmux 486
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/i2s3_ws_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_PATH "/soc/pin-controller@40020000/i2s3_ws_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_FULL_NAME "i2s3_ws_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_ORD 305

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_EXISTS 1
#define DT_N_NODELABEL_i2s3_ws_pa4 DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_pinmux 134
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_i2s3_ws_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b0_pe4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_PATH "/soc/pin-controller@40020000/ltdc_b0_pe4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_FULL_NAME "ltdc_b0_pe4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_ORD 306

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_EXISTS 1
#define DT_N_NODELABEL_ltdc_b0_pe4 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_pinmux 2190
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pe4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b0_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_PATH "/soc/pin-controller@40020000/ltdc_b0_pg14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_FULL_NAME "ltdc_b0_pg14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_ORD 307

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_EXISTS 1
#define DT_N_NODELABEL_ltdc_b0_pg14 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_pinmux 3534
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b0_pg14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b1_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_PATH "/soc/pin-controller@40020000/ltdc_b1_pa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_FULL_NAME "ltdc_b1_pa10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_ORD 308

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_EXISTS 1
#define DT_N_NODELABEL_ltdc_b1_pa10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_pinmux 334
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pa10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b1_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_PATH "/soc/pin-controller@40020000/ltdc_b1_pg12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_FULL_NAME "ltdc_b1_pg12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_ORD 309

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_EXISTS 1
#define DT_N_NODELABEL_ltdc_b1_pg12 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_pinmux 3470
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b1_pg12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b2_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_PATH "/soc/pin-controller@40020000/ltdc_b2_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_FULL_NAME "ltdc_b2_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_ORD 310

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_EXISTS 1
#define DT_N_NODELABEL_ltdc_b2_pa3 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_pinmux 105
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b2_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_PATH "/soc/pin-controller@40020000/ltdc_b2_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_FULL_NAME "ltdc_b2_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_ORD 311

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_EXISTS 1
#define DT_N_NODELABEL_ltdc_b2_pc9 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_pinmux 1326
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b2_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_PATH "/soc/pin-controller@40020000/ltdc_b2_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_FULL_NAME "ltdc_b2_pd6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_ORD 312

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_EXISTS 1
#define DT_N_NODELABEL_ltdc_b2_pd6 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_pinmux 1742
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pd6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b2_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_PATH "/soc/pin-controller@40020000/ltdc_b2_pg10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_FULL_NAME "ltdc_b2_pg10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_ORD 313

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_EXISTS 1
#define DT_N_NODELABEL_ltdc_b2_pg10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_pinmux 3406
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b2_pg10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b3_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_PATH "/soc/pin-controller@40020000/ltdc_b3_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_FULL_NAME "ltdc_b3_pa8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_ORD 314

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_EXISTS 1
#define DT_N_NODELABEL_ltdc_b3_pa8 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_pinmux 269
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pa8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b3_pd10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_PATH "/soc/pin-controller@40020000/ltdc_b3_pd10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_FULL_NAME "ltdc_b3_pd10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_ORD 315

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_EXISTS 1
#define DT_N_NODELABEL_ltdc_b3_pd10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_pinmux 1870
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pd10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b3_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_PATH "/soc/pin-controller@40020000/ltdc_b3_pg11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_FULL_NAME "ltdc_b3_pg11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_ORD 316

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_EXISTS 1
#define DT_N_NODELABEL_ltdc_b3_pg11 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_pinmux 3438
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b3_pg11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b4_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_PATH "/soc/pin-controller@40020000/ltdc_b4_pa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_FULL_NAME "ltdc_b4_pa10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_ORD 317

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_EXISTS 1
#define DT_N_NODELABEL_ltdc_b4_pa10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_pinmux 329
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pa10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b4_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_PATH "/soc/pin-controller@40020000/ltdc_b4_pe12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_FULL_NAME "ltdc_b4_pe12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_ORD 318

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_EXISTS 1
#define DT_N_NODELABEL_ltdc_b4_pe12 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_pinmux 2446
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pe12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b4_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_PATH "/soc/pin-controller@40020000/ltdc_b4_pg12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_FULL_NAME "ltdc_b4_pg12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_ORD 319

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_EXISTS 1
#define DT_N_NODELABEL_ltdc_b4_pg12 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_pinmux 3465
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b4_pg12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b5_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_PATH "/soc/pin-controller@40020000/ltdc_b5_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_FULL_NAME "ltdc_b5_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_ORD 320

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_EXISTS 1
#define DT_N_NODELABEL_ltdc_b5_pa3 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_pinmux 110
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b5_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b6_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_PATH "/soc/pin-controller@40020000/ltdc_b6_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_FULL_NAME "ltdc_b6_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_ORD 321

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_EXISTS 1
#define DT_N_NODELABEL_ltdc_b6_pb8 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_pinmux 782
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b6_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_b7_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_PATH "/soc/pin-controller@40020000/ltdc_b7_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_FULL_NAME "ltdc_b7_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_ORD 322

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_EXISTS 1
#define DT_N_NODELABEL_ltdc_b7_pb9 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_pinmux 814
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_b7_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_clk_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_PATH "/soc/pin-controller@40020000/ltdc_clk_pe14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_FULL_NAME "ltdc_clk_pe14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_ORD 323

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_EXISTS 1
#define DT_N_NODELABEL_ltdc_clk_pe14 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_pinmux 2510
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pe14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_clk_pg7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_PATH "/soc/pin-controller@40020000/ltdc_clk_pg7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_FULL_NAME "ltdc_clk_pg7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_ORD 324

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_EXISTS 1
#define DT_N_NODELABEL_ltdc_clk_pg7 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_pinmux 3310
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_clk_pg7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_de_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_PATH "/soc/pin-controller@40020000/ltdc_de_pe13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_FULL_NAME "ltdc_de_pe13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_ORD 325

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_EXISTS 1
#define DT_N_NODELABEL_ltdc_de_pe13 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_pinmux 2478
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pe13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_de_pf10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_PATH "/soc/pin-controller@40020000/ltdc_de_pf10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_FULL_NAME "ltdc_de_pf10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_ORD 326

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_EXISTS 1
#define DT_N_NODELABEL_ltdc_de_pf10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_pinmux 2894
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_de_pf10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g0_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_PATH "/soc/pin-controller@40020000/ltdc_g0_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_FULL_NAME "ltdc_g0_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_ORD 327

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_EXISTS 1
#define DT_N_NODELABEL_ltdc_g0_pb1 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_pinmux 558
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g0_pe5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_PATH "/soc/pin-controller@40020000/ltdc_g0_pe5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_FULL_NAME "ltdc_g0_pe5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_ORD 328

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_EXISTS 1
#define DT_N_NODELABEL_ltdc_g0_pe5 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_pinmux 2222
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g0_pe5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g1_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_PATH "/soc/pin-controller@40020000/ltdc_g1_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_FULL_NAME "ltdc_g1_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_ORD 329

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_EXISTS 1
#define DT_N_NODELABEL_ltdc_g1_pb0 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_pinmux 526
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g1_pe6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_PATH "/soc/pin-controller@40020000/ltdc_g1_pe6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_FULL_NAME "ltdc_g1_pe6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_ORD 330

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_EXISTS 1
#define DT_N_NODELABEL_ltdc_g1_pe6 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_pinmux 2254
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g1_pe6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g2_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_PATH "/soc/pin-controller@40020000/ltdc_g2_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_FULL_NAME "ltdc_g2_pa6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_ORD 331

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_EXISTS 1
#define DT_N_NODELABEL_ltdc_g2_pa6 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_pinmux 206
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g2_pa6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g3_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_PATH "/soc/pin-controller@40020000/ltdc_g3_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_FULL_NAME "ltdc_g3_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_ORD 332

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_EXISTS 1
#define DT_N_NODELABEL_ltdc_g3_pc9 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_pinmux 1322
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g3_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_PATH "/soc/pin-controller@40020000/ltdc_g3_pe11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_FULL_NAME "ltdc_g3_pe11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_ORD 333

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_EXISTS 1
#define DT_N_NODELABEL_ltdc_g3_pe11 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_pinmux 2414
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pe11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g3_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_PATH "/soc/pin-controller@40020000/ltdc_g3_pg10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_FULL_NAME "ltdc_g3_pg10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_ORD 334

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_EXISTS 1
#define DT_N_NODELABEL_ltdc_g3_pg10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_pinmux 3401
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g3_pg10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g4_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_PATH "/soc/pin-controller@40020000/ltdc_g4_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_FULL_NAME "ltdc_g4_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_ORD 335

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_EXISTS 1
#define DT_N_NODELABEL_ltdc_g4_pb10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_pinmux 846
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g4_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g5_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_PATH "/soc/pin-controller@40020000/ltdc_g5_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_FULL_NAME "ltdc_g5_pb11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_ORD 336

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_EXISTS 1
#define DT_N_NODELABEL_ltdc_g5_pb11 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_pinmux 878
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g5_pb11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g6_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_PATH "/soc/pin-controller@40020000/ltdc_g6_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_FULL_NAME "ltdc_g6_pc7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_ORD 337

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_EXISTS 1
#define DT_N_NODELABEL_ltdc_g6_pc7 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_pinmux 1262
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g6_pc7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g7_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_PATH "/soc/pin-controller@40020000/ltdc_g7_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_FULL_NAME "ltdc_g7_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_ORD 338

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_EXISTS 1
#define DT_N_NODELABEL_ltdc_g7_pb5 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_pinmux 686
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g7_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_PATH "/soc/pin-controller@40020000/ltdc_g7_pd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_FULL_NAME "ltdc_g7_pd3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_ORD 339

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_EXISTS 1
#define DT_N_NODELABEL_ltdc_g7_pd3 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_pinmux 1646
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pd3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_g7_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_PATH "/soc/pin-controller@40020000/ltdc_g7_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_FULL_NAME "ltdc_g7_pg8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_ORD 340

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_EXISTS 1
#define DT_N_NODELABEL_ltdc_g7_pg8 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_pinmux 3342
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_g7_pg8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_hsync_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_PATH "/soc/pin-controller@40020000/ltdc_hsync_pc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_FULL_NAME "ltdc_hsync_pc6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_ORD 341

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_EXISTS 1
#define DT_N_NODELABEL_ltdc_hsync_pc6 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_pinmux 1230
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_hsync_pc6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r0_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_PATH "/soc/pin-controller@40020000/ltdc_r0_pg13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_FULL_NAME "ltdc_r0_pg13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_ORD 342

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_EXISTS 1
#define DT_N_NODELABEL_ltdc_r0_pg13 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_pinmux 3502
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r0_pg13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r1_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_PATH "/soc/pin-controller@40020000/ltdc_r1_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_FULL_NAME "ltdc_r1_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_ORD 343

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_EXISTS 1
#define DT_N_NODELABEL_ltdc_r1_pa2 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_pinmux 78
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r1_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r2_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_PATH "/soc/pin-controller@40020000/ltdc_r2_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_FULL_NAME "ltdc_r2_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_ORD 344

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_EXISTS 1
#define DT_N_NODELABEL_ltdc_r2_pa1 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_pinmux 46
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r2_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_PATH "/soc/pin-controller@40020000/ltdc_r2_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_FULL_NAME "ltdc_r2_pc10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_ORD 345

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_EXISTS 1
#define DT_N_NODELABEL_ltdc_r2_pc10 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_pinmux 1358
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r2_pc10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r3_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_PATH "/soc/pin-controller@40020000/ltdc_r3_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_FULL_NAME "ltdc_r3_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_ORD 346

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_EXISTS 1
#define DT_N_NODELABEL_ltdc_r3_pb0 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_pinmux 521
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r3_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r4_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_PATH "/soc/pin-controller@40020000/ltdc_r4_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_FULL_NAME "ltdc_r4_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_ORD 347

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_EXISTS 1
#define DT_N_NODELABEL_ltdc_r4_pa11 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_pinmux 366
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r4_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_PATH "/soc/pin-controller@40020000/ltdc_r4_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_FULL_NAME "ltdc_r4_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_ORD 348

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_EXISTS 1
#define DT_N_NODELABEL_ltdc_r4_pa5 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_pinmux 174
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r4_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r5_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_PATH "/soc/pin-controller@40020000/ltdc_r5_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_FULL_NAME "ltdc_r5_pa12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_ORD 349

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_EXISTS 1
#define DT_N_NODELABEL_ltdc_r5_pa12 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_pinmux 398
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r5_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_PATH "/soc/pin-controller@40020000/ltdc_r5_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_FULL_NAME "ltdc_r5_pa9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_ORD 350

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_EXISTS 1
#define DT_N_NODELABEL_ltdc_r5_pa9 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_pinmux 302
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pa9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r5_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_PATH "/soc/pin-controller@40020000/ltdc_r5_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_FULL_NAME "ltdc_r5_pc0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_ORD 351

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_EXISTS 1
#define DT_N_NODELABEL_ltdc_r5_pc0 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_pinmux 1038
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r5_pc0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r6_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_PATH "/soc/pin-controller@40020000/ltdc_r6_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_FULL_NAME "ltdc_r6_pa8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_ORD 352

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_EXISTS 1
#define DT_N_NODELABEL_ltdc_r6_pa8 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_pinmux 270
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pa8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r6_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_PATH "/soc/pin-controller@40020000/ltdc_r6_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_FULL_NAME "ltdc_r6_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_ORD 353

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_EXISTS 1
#define DT_N_NODELABEL_ltdc_r6_pb1 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_pinmux 553
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r6_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r7_pe15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_PATH "/soc/pin-controller@40020000/ltdc_r7_pe15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_FULL_NAME "ltdc_r7_pe15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_ORD 354

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_EXISTS 1
#define DT_N_NODELABEL_ltdc_r7_pe15 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_pinmux 2542
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pe15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_r7_pg6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_PATH "/soc/pin-controller@40020000/ltdc_r7_pg6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_FULL_NAME "ltdc_r7_pg6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_ORD 355

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_EXISTS 1
#define DT_N_NODELABEL_ltdc_r7_pg6 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_pinmux 3278
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_r7_pg6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/ltdc_vsync_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_PATH "/soc/pin-controller@40020000/ltdc_vsync_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_FULL_NAME "ltdc_vsync_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_ORD 356

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_EXISTS 1
#define DT_N_NODELABEL_ltdc_vsync_pa4 DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_pinmux 142
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_ltdc_vsync_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io0_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_PATH "/soc/pin-controller@40020000/quadspi_bk1_io0_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_FULL_NAME "quadspi_bk1_io0_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_ORD 357

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io0_pc9 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_pinmux 1321
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io0_pd11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_PATH "/soc/pin-controller@40020000/quadspi_bk1_io0_pd11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_FULL_NAME "quadspi_bk1_io0_pd11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_ORD 358

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io0_pd11 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_pinmux 1897
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pd11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io0_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_PATH "/soc/pin-controller@40020000/quadspi_bk1_io0_pf8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_FULL_NAME "quadspi_bk1_io0_pf8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_ORD 359

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io0_pf8 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_pinmux 2826
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io0_pf8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io1_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_PATH "/soc/pin-controller@40020000/quadspi_bk1_io1_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_FULL_NAME "quadspi_bk1_io1_pc10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_ORD 360

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io1_pc10 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_pinmux 1353
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pc10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io1_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_PATH "/soc/pin-controller@40020000/quadspi_bk1_io1_pd12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_FULL_NAME "quadspi_bk1_io1_pd12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_ORD 361

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io1_pd12 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_pinmux 1929
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pd12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io1_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_PATH "/soc/pin-controller@40020000/quadspi_bk1_io1_pf9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_FULL_NAME "quadspi_bk1_io1_pf9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_ORD 362

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io1_pf9 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_pinmux 2858
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io1_pf9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io2_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_PATH "/soc/pin-controller@40020000/quadspi_bk1_io2_pe2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_FULL_NAME "quadspi_bk1_io2_pe2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_ORD 363

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io2_pe2 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_pinmux 2121
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pe2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io2_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_PATH "/soc/pin-controller@40020000/quadspi_bk1_io2_pf7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_FULL_NAME "quadspi_bk1_io2_pf7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_ORD 364

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io2_pf7 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_pinmux 2793
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io2_pf7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io3_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_PATH "/soc/pin-controller@40020000/quadspi_bk1_io3_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_FULL_NAME "quadspi_bk1_io3_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_ORD 365

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io3_pa1 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_pinmux 41
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io3_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_PATH "/soc/pin-controller@40020000/quadspi_bk1_io3_pd13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_FULL_NAME "quadspi_bk1_io3_pd13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_ORD 366

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io3_pd13 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_pinmux 1961
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pd13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_io3_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_PATH "/soc/pin-controller@40020000/quadspi_bk1_io3_pf6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_FULL_NAME "quadspi_bk1_io3_pf6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_ORD 367

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_io3_pf6 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_pinmux 2761
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_io3_pf6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_ncs_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_PATH "/soc/pin-controller@40020000/quadspi_bk1_ncs_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_FULL_NAME "quadspi_bk1_ncs_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_ORD 368

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_ncs_pb10 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_pinmux 841
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk1_ncs_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_PATH "/soc/pin-controller@40020000/quadspi_bk1_ncs_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_FULL_NAME "quadspi_bk1_ncs_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_ORD 369

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk1_ncs_pb6 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_pinmux 714
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk1_ncs_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk2_io0_pe7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_PATH "/soc/pin-controller@40020000/quadspi_bk2_io0_pe7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_FULL_NAME "quadspi_bk2_io0_pe7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_ORD 370

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk2_io0_pe7 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_pinmux 2282
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io0_pe7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk2_io1_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_PATH "/soc/pin-controller@40020000/quadspi_bk2_io1_pe8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_FULL_NAME "quadspi_bk2_io1_pe8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_ORD 371

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk2_io1_pe8 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_pinmux 2314
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io1_pe8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk2_io2_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_PATH "/soc/pin-controller@40020000/quadspi_bk2_io2_pe9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_FULL_NAME "quadspi_bk2_io2_pe9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_ORD 372

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk2_io2_pe9 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_pinmux 2346
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pe9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk2_io2_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_PATH "/soc/pin-controller@40020000/quadspi_bk2_io2_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_FULL_NAME "quadspi_bk2_io2_pg9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_ORD 373

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk2_io2_pg9 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_pinmux 3369
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io2_pg9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk2_io3_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_PATH "/soc/pin-controller@40020000/quadspi_bk2_io3_pe10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_FULL_NAME "quadspi_bk2_io3_pe10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_ORD 374

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk2_io3_pe10 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_pinmux 2378
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pe10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk2_io3_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_PATH "/soc/pin-controller@40020000/quadspi_bk2_io3_pg14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_FULL_NAME "quadspi_bk2_io3_pg14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_ORD 375

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk2_io3_pg14 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_pinmux 3529
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_io3_pg14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_bk2_ncs_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_PATH "/soc/pin-controller@40020000/quadspi_bk2_ncs_pc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_FULL_NAME "quadspi_bk2_ncs_pc11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_ORD 376

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_EXISTS 1
#define DT_N_NODELABEL_quadspi_bk2_ncs_pc11 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_pinmux 1385
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_bk2_ncs_pc11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_clk_pb2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_PATH "/soc/pin-controller@40020000/quadspi_clk_pb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_FULL_NAME "quadspi_clk_pb2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_ORD 377

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_EXISTS 1
#define DT_N_NODELABEL_quadspi_clk_pb2 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_pinmux 585
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pb2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/quadspi_clk_pf10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_PATH "/soc/pin-controller@40020000/quadspi_clk_pf10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_FULL_NAME "quadspi_clk_pf10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_ORD 378

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_EXISTS 1
#define DT_N_NODELABEL_quadspi_clk_pf10 DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_pinmux 2889
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_quadspi_clk_pf10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_ck_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_PATH "/soc/pin-controller@40020000/sdmmc1_ck_pc12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_FULL_NAME "sdmmc1_ck_pc12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_ORD 379

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_ck_pc12 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_pinmux 1420
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_ck_pc12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_cmd_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_PATH "/soc/pin-controller@40020000/sdmmc1_cmd_pd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_FULL_NAME "sdmmc1_cmd_pd2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_ORD 380

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_cmd_pd2 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_pinmux 1612
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_cmd_pd2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d0_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_PATH "/soc/pin-controller@40020000/sdmmc1_d0_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_FULL_NAME "sdmmc1_d0_pc8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_ORD 381

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d0_pc8 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_pinmux 1292
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d0_pc8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d1_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_PATH "/soc/pin-controller@40020000/sdmmc1_d1_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_FULL_NAME "sdmmc1_d1_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_ORD 382

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d1_pc9 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_pinmux 1324
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d1_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d2_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_PATH "/soc/pin-controller@40020000/sdmmc1_d2_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_FULL_NAME "sdmmc1_d2_pc10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_ORD 383

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d2_pc10 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_pinmux 1356
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d2_pc10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d3_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_PATH "/soc/pin-controller@40020000/sdmmc1_d3_pc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_FULL_NAME "sdmmc1_d3_pc11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_ORD 384

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d3_pc11 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_pinmux 1388
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d3_pc11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d4_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_PATH "/soc/pin-controller@40020000/sdmmc1_d4_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_FULL_NAME "sdmmc1_d4_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_ORD 385

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d4_pb8 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_pinmux 780
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d4_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d5_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_PATH "/soc/pin-controller@40020000/sdmmc1_d5_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_FULL_NAME "sdmmc1_d5_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_ORD 386

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d5_pb9 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_pinmux 812
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d5_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d6_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_PATH "/soc/pin-controller@40020000/sdmmc1_d6_pc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_FULL_NAME "sdmmc1_d6_pc6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_ORD 387

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d6_pc6 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_pinmux 1228
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d6_pc6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc1_d7_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_PATH "/soc/pin-controller@40020000/sdmmc1_d7_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_FULL_NAME "sdmmc1_d7_pc7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_ORD 388

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_EXISTS 1
#define DT_N_NODELABEL_sdmmc1_d7_pc7 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_pinmux 1260
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc1_d7_pc7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_ck_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_PATH "/soc/pin-controller@40020000/sdmmc2_ck_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_FULL_NAME "sdmmc2_ck_pd6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_ORD 389

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_ck_pd6 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_pinmux 1739
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_ck_pd6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_cmd_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_PATH "/soc/pin-controller@40020000/sdmmc2_cmd_pd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_FULL_NAME "sdmmc2_cmd_pd7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_ORD 390

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_cmd_pd7 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_pinmux 1771
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_cmd_pd7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d0_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_PATH "/soc/pin-controller@40020000/sdmmc2_d0_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_FULL_NAME "sdmmc2_d0_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_ORD 391

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d0_pb14 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_pinmux 970
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d0_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_PATH "/soc/pin-controller@40020000/sdmmc2_d0_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_FULL_NAME "sdmmc2_d0_pg9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_ORD 392

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d0_pg9 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_pinmux 3371
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d0_pg9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d1_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_PATH "/soc/pin-controller@40020000/sdmmc2_d1_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_FULL_NAME "sdmmc2_d1_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_ORD 393

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d1_pb15 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_pinmux 1002
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d1_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_PATH "/soc/pin-controller@40020000/sdmmc2_d1_pg10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_FULL_NAME "sdmmc2_d1_pg10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_ORD 394

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d1_pg10 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_pinmux 3403
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d1_pg10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d2_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_PATH "/soc/pin-controller@40020000/sdmmc2_d2_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_FULL_NAME "sdmmc2_d2_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_ORD 395

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d2_pb3 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_pinmux 618
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d2_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_PATH "/soc/pin-controller@40020000/sdmmc2_d2_pg11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_FULL_NAME "sdmmc2_d2_pg11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_ORD 396

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d2_pg11 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_pinmux 3434
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d2_pg11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d3_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_PATH "/soc/pin-controller@40020000/sdmmc2_d3_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_FULL_NAME "sdmmc2_d3_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_ORD 397

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d3_pb4 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_pinmux 650
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d3_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_PATH "/soc/pin-controller@40020000/sdmmc2_d3_pg12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_FULL_NAME "sdmmc2_d3_pg12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_ORD 398

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d3_pg12 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_pinmux 3467
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d3_pg12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d4_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_PATH "/soc/pin-controller@40020000/sdmmc2_d4_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_FULL_NAME "sdmmc2_d4_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_ORD 399

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d4_pb8 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_pinmux 778
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d4_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d5_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_PATH "/soc/pin-controller@40020000/sdmmc2_d5_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_FULL_NAME "sdmmc2_d5_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_ORD 400

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d5_pb9 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_pinmux 810
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d5_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d6_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_PATH "/soc/pin-controller@40020000/sdmmc2_d6_pc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_FULL_NAME "sdmmc2_d6_pc6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_ORD 401

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d6_pc6 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_pinmux 1226
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d6_pc6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/sdmmc2_d7_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_PATH "/soc/pin-controller@40020000/sdmmc2_d7_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_FULL_NAME "sdmmc2_d7_pc7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_ORD 402

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_EXISTS 1
#define DT_N_NODELABEL_sdmmc2_d7_pc7 DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_pinmux 1258
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_sdmmc2_d7_pc7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_PATH "/soc/pin-controller@40020000/spi1_miso_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_FULL_NAME "spi1_miso_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_ORD 403

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pb4 DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_pinmux 645
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_miso_pg9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_PATH "/soc/pin-controller@40020000/spi1_miso_pg9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_FULL_NAME "spi1_miso_pg9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_ORD 404

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_EXISTS 1
#define DT_N_NODELABEL_spi1_miso_pg9 DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_pinmux 3365
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_miso_pg9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_PATH "/soc/pin-controller@40020000/spi1_mosi_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_FULL_NAME "spi1_mosi_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_ORD 405

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pb5 DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_pinmux 677
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_mosi_pd7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_PATH "/soc/pin-controller@40020000/spi1_mosi_pd7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_FULL_NAME "spi1_mosi_pd7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_ORD 406

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_EXISTS 1
#define DT_N_NODELABEL_spi1_mosi_pd7 DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_pinmux 1765
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_mosi_pd7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_PATH "/soc/pin-controller@40020000/spi1_nss_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_FULL_NAME "spi1_nss_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_ORD 407

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pa15 DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_pinmux 485
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_PATH "/soc/pin-controller@40020000/spi1_nss_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_FULL_NAME "spi1_nss_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_ORD 408

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pa4 DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_pinmux 133
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_nss_pg10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_PATH "/soc/pin-controller@40020000/spi1_nss_pg10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_FULL_NAME "spi1_nss_pg10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_ORD 409

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_EXISTS 1
#define DT_N_NODELABEL_spi1_nss_pg10 DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_pinmux 3397
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_nss_pg10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_PATH "/soc/pin-controller@40020000/spi1_sck_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_FULL_NAME "spi1_sck_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_ORD 410

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pb3 DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_pinmux 613
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi1_sck_pg11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_PATH "/soc/pin-controller@40020000/spi1_sck_pg11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_FULL_NAME "spi1_sck_pg11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_ORD 411

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_EXISTS 1
#define DT_N_NODELABEL_spi1_sck_pg11 DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_pinmux 3429
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi1_sck_pg11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_miso_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_PATH "/soc/pin-controller@40020000/spi2_miso_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_FULL_NAME "spi2_miso_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_ORD 412

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_EXISTS 1
#define DT_N_NODELABEL_spi2_miso_pb14 DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_pinmux 965
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_miso_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_PATH "/soc/pin-controller@40020000/spi2_miso_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_FULL_NAME "spi2_miso_pc2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_ORD 413

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_EXISTS 1
#define DT_N_NODELABEL_spi2_miso_pc2 DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_pinmux 1093
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_miso_pc2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_mosi_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_PATH "/soc/pin-controller@40020000/spi2_mosi_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_FULL_NAME "spi2_mosi_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_ORD 414

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pb15 DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_pinmux 997
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_mosi_pc1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_PATH "/soc/pin-controller@40020000/spi2_mosi_pc1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_FULL_NAME "spi2_mosi_pc1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_ORD 415

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pc1 DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_pinmux 1061
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_mosi_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_PATH "/soc/pin-controller@40020000/spi2_mosi_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_FULL_NAME "spi2_mosi_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_ORD 416

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_EXISTS 1
#define DT_N_NODELABEL_spi2_mosi_pc3 DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_pinmux 1125
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_mosi_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_nss_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_PATH "/soc/pin-controller@40020000/spi2_nss_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_FULL_NAME "spi2_nss_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_ORD 417

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pa11 DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_pinmux 357
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_nss_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_PATH "/soc/pin-controller@40020000/spi2_nss_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_FULL_NAME "spi2_nss_pb12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_ORD 418

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb12 DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_pinmux 901
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_nss_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_PATH "/soc/pin-controller@40020000/spi2_nss_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_FULL_NAME "spi2_nss_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_ORD 419

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb4 DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_pinmux 647
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_nss_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_PATH "/soc/pin-controller@40020000/spi2_nss_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_FULL_NAME "spi2_nss_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_ORD 420

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_EXISTS 1
#define DT_N_NODELABEL_spi2_nss_pb9 DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_pinmux 805
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_nss_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_sck_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_PATH "/soc/pin-controller@40020000/spi2_sck_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_FULL_NAME "spi2_sck_pa12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_ORD 421

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pa12 DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_pinmux 389
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_sck_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_PATH "/soc/pin-controller@40020000/spi2_sck_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_FULL_NAME "spi2_sck_pa9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_ORD 422

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pa9 DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_pinmux 293
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pa9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_sck_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_PATH "/soc/pin-controller@40020000/spi2_sck_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_FULL_NAME "spi2_sck_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_ORD 423

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pb10 DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_pinmux 837
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_sck_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_PATH "/soc/pin-controller@40020000/spi2_sck_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_FULL_NAME "spi2_sck_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_ORD 424

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pb13 DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_pinmux 933
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi2_sck_pd3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_PATH "/soc/pin-controller@40020000/spi2_sck_pd3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_FULL_NAME "spi2_sck_pd3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_ORD 425

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_EXISTS 1
#define DT_N_NODELABEL_spi2_sck_pd3 DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_pinmux 1637
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi2_sck_pd3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_PATH "/soc/pin-controller@40020000/spi3_miso_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_FULL_NAME "spi3_miso_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_ORD 426

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi3_miso_pb4 DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_pinmux 646
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_miso_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_PATH "/soc/pin-controller@40020000/spi3_miso_pc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_FULL_NAME "spi3_miso_pc11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_ORD 427

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_EXISTS 1
#define DT_N_NODELABEL_spi3_miso_pc11 DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_pinmux 1382
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_miso_pc11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_mosi_pb2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_PATH "/soc/pin-controller@40020000/spi3_mosi_pb2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_FULL_NAME "spi3_mosi_pb2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_ORD 428

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pb2 DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_pinmux 583
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_PATH "/soc/pin-controller@40020000/spi3_mosi_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_FULL_NAME "spi3_mosi_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_ORD 429

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pb5 DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_pinmux 678
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_mosi_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_PATH "/soc/pin-controller@40020000/spi3_mosi_pc12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_FULL_NAME "spi3_mosi_pc12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_ORD 430

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pc12 DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_pinmux 1414
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pc12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_mosi_pd6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_PATH "/soc/pin-controller@40020000/spi3_mosi_pd6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_FULL_NAME "spi3_mosi_pd6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_ORD 431

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_EXISTS 1
#define DT_N_NODELABEL_spi3_mosi_pd6 DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_pinmux 1733
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_mosi_pd6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_PATH "/soc/pin-controller@40020000/spi3_nss_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_FULL_NAME "spi3_nss_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_ORD 432

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi3_nss_pa15 DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_pinmux 486
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_PATH "/soc/pin-controller@40020000/spi3_nss_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_FULL_NAME "spi3_nss_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_ORD 433

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi3_nss_pa4 DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_pinmux 134
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_nss_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_PATH "/soc/pin-controller@40020000/spi3_sck_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_FULL_NAME "spi3_sck_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_ORD 434

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi3_sck_pb3 DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_pinmux 614
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi3_sck_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_PATH "/soc/pin-controller@40020000/spi3_sck_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_FULL_NAME "spi3_sck_pc10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_ORD 435

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_EXISTS 1
#define DT_N_NODELABEL_spi3_sck_pc10 DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_pinmux 1350
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi3_sck_pc10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_miso_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_PATH "/soc/pin-controller@40020000/spi4_miso_pe13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_FULL_NAME "spi4_miso_pe13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_ORD 436

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_EXISTS 1
#define DT_N_NODELABEL_spi4_miso_pe13 DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_pinmux 2469
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_miso_pe5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_PATH "/soc/pin-controller@40020000/spi4_miso_pe5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_FULL_NAME "spi4_miso_pe5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_ORD 437

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_EXISTS 1
#define DT_N_NODELABEL_spi4_miso_pe5 DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_pinmux 2213
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_miso_pe5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_mosi_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_PATH "/soc/pin-controller@40020000/spi4_mosi_pe14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_FULL_NAME "spi4_mosi_pe14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_ORD 438

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_EXISTS 1
#define DT_N_NODELABEL_spi4_mosi_pe14 DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_pinmux 2501
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_mosi_pe6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_PATH "/soc/pin-controller@40020000/spi4_mosi_pe6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_FULL_NAME "spi4_mosi_pe6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_ORD 439

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_EXISTS 1
#define DT_N_NODELABEL_spi4_mosi_pe6 DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_pinmux 2245
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_mosi_pe6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_nss_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_PATH "/soc/pin-controller@40020000/spi4_nss_pe11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_FULL_NAME "spi4_nss_pe11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_ORD 440

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_EXISTS 1
#define DT_N_NODELABEL_spi4_nss_pe11 DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_pinmux 2405
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_nss_pe4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_PATH "/soc/pin-controller@40020000/spi4_nss_pe4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_FULL_NAME "spi4_nss_pe4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_ORD 441

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_EXISTS 1
#define DT_N_NODELABEL_spi4_nss_pe4 DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_pinmux 2181
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_nss_pe4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_sck_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_PATH "/soc/pin-controller@40020000/spi4_sck_pe12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_FULL_NAME "spi4_sck_pe12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_ORD 442

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_EXISTS 1
#define DT_N_NODELABEL_spi4_sck_pe12 DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_pinmux 2437
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi4_sck_pe2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_PATH "/soc/pin-controller@40020000/spi4_sck_pe2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_FULL_NAME "spi4_sck_pe2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_ORD 443

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_EXISTS 1
#define DT_N_NODELABEL_spi4_sck_pe2 DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_pinmux 2117
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi4_sck_pe2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi5_miso_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_PATH "/soc/pin-controller@40020000/spi5_miso_pf8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_FULL_NAME "spi5_miso_pf8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_ORD 444

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_EXISTS 1
#define DT_N_NODELABEL_spi5_miso_pf8 DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_pinmux 2821
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_miso_pf8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi5_mosi_pf11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_PATH "/soc/pin-controller@40020000/spi5_mosi_pf11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_FULL_NAME "spi5_mosi_pf11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_ORD 445

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_EXISTS 1
#define DT_N_NODELABEL_spi5_mosi_pf11 DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_pinmux 2917
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi5_mosi_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_PATH "/soc/pin-controller@40020000/spi5_mosi_pf9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_FULL_NAME "spi5_mosi_pf9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_ORD 446

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_EXISTS 1
#define DT_N_NODELABEL_spi5_mosi_pf9 DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_pinmux 2853
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_mosi_pf9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi5_nss_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_PATH "/soc/pin-controller@40020000/spi5_nss_pf6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_FULL_NAME "spi5_nss_pf6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_ORD 447

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_EXISTS 1
#define DT_N_NODELABEL_spi5_nss_pf6 DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_pinmux 2757
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_nss_pf6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi5_sck_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_PATH "/soc/pin-controller@40020000/spi5_sck_pf7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_FULL_NAME "spi5_sck_pf7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_ORD 448

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_EXISTS 1
#define DT_N_NODELABEL_spi5_sck_pf7 DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_pinmux 2789
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi5_sck_pf7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_miso_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_PATH "/soc/pin-controller@40020000/spi6_miso_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_FULL_NAME "spi6_miso_pa6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_ORD 449

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_EXISTS 1
#define DT_N_NODELABEL_spi6_miso_pa6 DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_pinmux 200
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pa6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_miso_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_PATH "/soc/pin-controller@40020000/spi6_miso_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_FULL_NAME "spi6_miso_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_ORD 450

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_EXISTS 1
#define DT_N_NODELABEL_spi6_miso_pb4 DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_pinmux 648
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_miso_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_PATH "/soc/pin-controller@40020000/spi6_miso_pg12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_FULL_NAME "spi6_miso_pg12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_ORD 451

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_EXISTS 1
#define DT_N_NODELABEL_spi6_miso_pg12 DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_pinmux 3461
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_miso_pg12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_mosi_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_PATH "/soc/pin-controller@40020000/spi6_mosi_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_FULL_NAME "spi6_mosi_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_ORD 452

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_EXISTS 1
#define DT_N_NODELABEL_spi6_mosi_pa7 DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_pinmux 232
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_mosi_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_PATH "/soc/pin-controller@40020000/spi6_mosi_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_FULL_NAME "spi6_mosi_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_ORD 453

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_EXISTS 1
#define DT_N_NODELABEL_spi6_mosi_pb5 DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_pinmux 680
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_mosi_pg14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_PATH "/soc/pin-controller@40020000/spi6_mosi_pg14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_FULL_NAME "spi6_mosi_pg14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_ORD 454

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_EXISTS 1
#define DT_N_NODELABEL_spi6_mosi_pg14 DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_pinmux 3525
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_mosi_pg14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_nss_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_PATH "/soc/pin-controller@40020000/spi6_nss_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_FULL_NAME "spi6_nss_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_ORD 455

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_EXISTS 1
#define DT_N_NODELABEL_spi6_nss_pa15 DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_pinmux 487
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_nss_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_PATH "/soc/pin-controller@40020000/spi6_nss_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_FULL_NAME "spi6_nss_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_ORD 456

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_EXISTS 1
#define DT_N_NODELABEL_spi6_nss_pa4 DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_pinmux 136
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_nss_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_PATH "/soc/pin-controller@40020000/spi6_nss_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_FULL_NAME "spi6_nss_pg8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_ORD 457

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_EXISTS 1
#define DT_N_NODELABEL_spi6_nss_pg8 DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_pinmux 3333
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_nss_pg8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_sck_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_PATH "/soc/pin-controller@40020000/spi6_sck_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_FULL_NAME "spi6_sck_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_ORD 458

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_EXISTS 1
#define DT_N_NODELABEL_spi6_sck_pa5 DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_pinmux 168
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_sck_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_PATH "/soc/pin-controller@40020000/spi6_sck_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_FULL_NAME "spi6_sck_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_ORD 459

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_EXISTS 1
#define DT_N_NODELABEL_spi6_sck_pb3 DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_pinmux 616
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/spi6_sck_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_PATH "/soc/pin-controller@40020000/spi6_sck_pg13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_FULL_NAME "spi6_sck_pg13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_ORD 460

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_EXISTS 1
#define DT_N_NODELABEL_spi6_sck_pg13 DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_pinmux 3493
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate "very-high-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_STRING_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_STRING_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_ENUM_IDX 3
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_ENUM_TOKEN very_high_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_ENUM_UPPER_TOKEN VERY_HIGH_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 8) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 9) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 10) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 11) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 12) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 13) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 14)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 8, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 9, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 10, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 11, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 12, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 13, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13, slew_rate, 14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_bias_pull_down 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_spi6_sck_pg13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim10_ch1_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_PATH "/soc/pin-controller@40020000/tim10_ch1_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_FULL_NAME "tim10_ch1_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_ORD 461

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_EXISTS 1
#define DT_N_NODELABEL_tim10_ch1_pb8 DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_pinmux 771
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim10_ch1_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_PATH "/soc/pin-controller@40020000/tim10_ch1_pf6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_FULL_NAME "tim10_ch1_pf6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_ORD 462

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_EXISTS 1
#define DT_N_NODELABEL_tim10_ch1_pf6 DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_pinmux 2755
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim10_ch1_pf6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim11_ch1_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_PATH "/soc/pin-controller@40020000/tim11_ch1_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_FULL_NAME "tim11_ch1_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_ORD 463

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_EXISTS 1
#define DT_N_NODELABEL_tim11_ch1_pb9 DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_pinmux 803
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim11_ch1_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_PATH "/soc/pin-controller@40020000/tim11_ch1_pf7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_FULL_NAME "tim11_ch1_pf7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_ORD 464

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_EXISTS 1
#define DT_N_NODELABEL_tim11_ch1_pf7 DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_pinmux 2787
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim11_ch1_pf7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim12_ch1_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_PATH "/soc/pin-controller@40020000/tim12_ch1_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_FULL_NAME "tim12_ch1_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_ORD 465

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_EXISTS 1
#define DT_N_NODELABEL_tim12_ch1_pb14 DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_pinmux 969
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch1_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim12_ch2_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_PATH "/soc/pin-controller@40020000/tim12_ch2_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_FULL_NAME "tim12_ch2_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_ORD 466

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_EXISTS 1
#define DT_N_NODELABEL_tim12_ch2_pb15 DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_pinmux 1001
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim12_ch2_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim13_ch1_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_PATH "/soc/pin-controller@40020000/tim13_ch1_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_FULL_NAME "tim13_ch1_pa6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_ORD 467

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_EXISTS 1
#define DT_N_NODELABEL_tim13_ch1_pa6 DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_pinmux 201
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pa6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim13_ch1_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_PATH "/soc/pin-controller@40020000/tim13_ch1_pf8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_FULL_NAME "tim13_ch1_pf8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_ORD 468

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_EXISTS 1
#define DT_N_NODELABEL_tim13_ch1_pf8 DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_pinmux 2825
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim13_ch1_pf8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim14_ch1_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_PATH "/soc/pin-controller@40020000/tim14_ch1_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_FULL_NAME "tim14_ch1_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_ORD 469

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_EXISTS 1
#define DT_N_NODELABEL_tim14_ch1_pa7 DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_pinmux 233
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim14_ch1_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_PATH "/soc/pin-controller@40020000/tim14_ch1_pf9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_FULL_NAME "tim14_ch1_pf9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_ORD 470

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_EXISTS 1
#define DT_N_NODELABEL_tim14_ch1_pf9 DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_pinmux 2857
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim14_ch1_pf9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch1_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_PATH "/soc/pin-controller@40020000/tim1_ch1_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_FULL_NAME "tim1_ch1_pa8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_ORD 471

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1_pa8 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_pinmux 257
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pa8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch1_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_PATH "/soc/pin-controller@40020000/tim1_ch1_pe9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_FULL_NAME "tim1_ch1_pe9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_ORD 472

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1_pe9 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_pinmux 2337
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1_pe9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch1n_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_PATH "/soc/pin-controller@40020000/tim1_ch1n_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_FULL_NAME "tim1_ch1n_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_ORD 473

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pa7 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_pinmux 225
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch1n_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_PATH "/soc/pin-controller@40020000/tim1_ch1n_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_FULL_NAME "tim1_ch1n_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_ORD 474

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pb13 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_pinmux 929
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch1n_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_PATH "/soc/pin-controller@40020000/tim1_ch1n_pe8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_FULL_NAME "tim1_ch1n_pe8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_ORD 475

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_EXISTS 1
#define DT_N_NODELABEL_tim1_ch1n_pe8 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_pinmux 2305
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch1n_pe8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch2_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_PATH "/soc/pin-controller@40020000/tim1_ch2_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_FULL_NAME "tim1_ch2_pa9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_ORD 476

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2_pa9 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_pinmux 289
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pa9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch2_pe11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_PATH "/soc/pin-controller@40020000/tim1_ch2_pe11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_FULL_NAME "tim1_ch2_pe11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_ORD 477

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2_pe11 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_pinmux 2401
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2_pe11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch2n_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_PATH "/soc/pin-controller@40020000/tim1_ch2n_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_FULL_NAME "tim1_ch2n_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_ORD 478

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pb0 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_pinmux 513
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch2n_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_PATH "/soc/pin-controller@40020000/tim1_ch2n_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_FULL_NAME "tim1_ch2n_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_ORD 479

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pb14 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_pinmux 961
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch2n_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_PATH "/soc/pin-controller@40020000/tim1_ch2n_pe10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_FULL_NAME "tim1_ch2n_pe10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_ORD 480

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_EXISTS 1
#define DT_N_NODELABEL_tim1_ch2n_pe10 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_pinmux 2369
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch2n_pe10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch3_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_PATH "/soc/pin-controller@40020000/tim1_ch3_pa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_FULL_NAME "tim1_ch3_pa10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_ORD 481

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3_pa10 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_pinmux 321
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pa10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch3n_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_PATH "/soc/pin-controller@40020000/tim1_ch3n_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_FULL_NAME "tim1_ch3n_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_ORD 482

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pb1 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_pinmux 545
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch3n_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_PATH "/soc/pin-controller@40020000/tim1_ch3n_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_FULL_NAME "tim1_ch3n_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_ORD 483

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pb15 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_pinmux 993
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch3n_pe12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_PATH "/soc/pin-controller@40020000/tim1_ch3n_pe12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_FULL_NAME "tim1_ch3n_pe12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_ORD 484

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3n_pe12 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_pinmux 2433
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3n_pe12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch4_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_PATH "/soc/pin-controller@40020000/tim1_ch4_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_FULL_NAME "tim1_ch4_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_ORD 485

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_EXISTS 1
#define DT_N_NODELABEL_tim1_ch4_pa11 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_pinmux 353
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch4_pe14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_PATH "/soc/pin-controller@40020000/tim1_ch4_pe14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_FULL_NAME "tim1_ch4_pe14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_ORD 486

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_EXISTS 1
#define DT_N_NODELABEL_tim1_ch4_pe14 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_pinmux 2497
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch4_pe14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch1_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_PATH "/soc/pin-controller@40020000/tim2_ch1_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_FULL_NAME "tim2_ch1_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_ORD 487

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pa0 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_pinmux 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch1_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_PATH "/soc/pin-controller@40020000/tim2_ch1_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_FULL_NAME "tim2_ch1_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_ORD 488

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pa15 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_pinmux 481
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch1_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_PATH "/soc/pin-controller@40020000/tim2_ch1_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_FULL_NAME "tim2_ch1_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_ORD 489

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_EXISTS 1
#define DT_N_NODELABEL_tim2_ch1_pa5 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_pinmux 161
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch1_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch2_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_PATH "/soc/pin-controller@40020000/tim2_ch2_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_FULL_NAME "tim2_ch2_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_ORD 490

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_EXISTS 1
#define DT_N_NODELABEL_tim2_ch2_pa1 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_pinmux 33
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch2_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_PATH "/soc/pin-controller@40020000/tim2_ch2_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_FULL_NAME "tim2_ch2_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_ORD 491

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_EXISTS 1
#define DT_N_NODELABEL_tim2_ch2_pb3 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_pinmux 609
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch2_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch3_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_PATH "/soc/pin-controller@40020000/tim2_ch3_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_FULL_NAME "tim2_ch3_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_ORD 492

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_EXISTS 1
#define DT_N_NODELABEL_tim2_ch3_pa2 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_pinmux 65
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch3_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_PATH "/soc/pin-controller@40020000/tim2_ch3_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_FULL_NAME "tim2_ch3_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_ORD 493

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_EXISTS 1
#define DT_N_NODELABEL_tim2_ch3_pb10 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_pinmux 833
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch3_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch4_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_PATH "/soc/pin-controller@40020000/tim2_ch4_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_FULL_NAME "tim2_ch4_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_ORD 494

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_EXISTS 1
#define DT_N_NODELABEL_tim2_ch4_pa3 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_pinmux 97
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim2_ch4_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_PATH "/soc/pin-controller@40020000/tim2_ch4_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_FULL_NAME "tim2_ch4_pb11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_ORD 495

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_EXISTS 1
#define DT_N_NODELABEL_tim2_ch4_pb11 DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_pinmux 865
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim2_ch4_pb11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch1_pa6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_PATH "/soc/pin-controller@40020000/tim3_ch1_pa6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_FULL_NAME "tim3_ch1_pa6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_ORD 496

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pa6 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_pinmux 194
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pa6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch1_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_PATH "/soc/pin-controller@40020000/tim3_ch1_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_FULL_NAME "tim3_ch1_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_ORD 497

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pb4 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_pinmux 642
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch1_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_PATH "/soc/pin-controller@40020000/tim3_ch1_pc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_FULL_NAME "tim3_ch1_pc6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_ORD 498

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_EXISTS 1
#define DT_N_NODELABEL_tim3_ch1_pc6 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_pinmux 1218
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch1_pc6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch2_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_PATH "/soc/pin-controller@40020000/tim3_ch2_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_FULL_NAME "tim3_ch2_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_ORD 499

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pa7 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_pinmux 226
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch2_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_PATH "/soc/pin-controller@40020000/tim3_ch2_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_FULL_NAME "tim3_ch2_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_ORD 500

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pb5 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_pinmux 674
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch2_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_PATH "/soc/pin-controller@40020000/tim3_ch2_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_FULL_NAME "tim3_ch2_pc7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_ORD 501

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_EXISTS 1
#define DT_N_NODELABEL_tim3_ch2_pc7 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_pinmux 1250
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch2_pc7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch3_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_PATH "/soc/pin-controller@40020000/tim3_ch3_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_FULL_NAME "tim3_ch3_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_ORD 502

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_EXISTS 1
#define DT_N_NODELABEL_tim3_ch3_pb0 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_pinmux 514
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch3_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_PATH "/soc/pin-controller@40020000/tim3_ch3_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_FULL_NAME "tim3_ch3_pc8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_ORD 503

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_EXISTS 1
#define DT_N_NODELABEL_tim3_ch3_pc8 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_pinmux 1282
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch3_pc8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch4_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_PATH "/soc/pin-controller@40020000/tim3_ch4_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_FULL_NAME "tim3_ch4_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_ORD 504

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_EXISTS 1
#define DT_N_NODELABEL_tim3_ch4_pb1 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_pinmux 546
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim3_ch4_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_PATH "/soc/pin-controller@40020000/tim3_ch4_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_FULL_NAME "tim3_ch4_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_ORD 505

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_EXISTS 1
#define DT_N_NODELABEL_tim3_ch4_pc9 DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_pinmux 1314
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim3_ch4_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch1_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_PATH "/soc/pin-controller@40020000/tim4_ch1_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_FULL_NAME "tim4_ch1_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_ORD 506

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_EXISTS 1
#define DT_N_NODELABEL_tim4_ch1_pb6 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_pinmux 706
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch1_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_PATH "/soc/pin-controller@40020000/tim4_ch1_pd12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_FULL_NAME "tim4_ch1_pd12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_ORD 507

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_EXISTS 1
#define DT_N_NODELABEL_tim4_ch1_pd12 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_pinmux 1922
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch1_pd12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch2_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_PATH "/soc/pin-controller@40020000/tim4_ch2_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_FULL_NAME "tim4_ch2_pb7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_ORD 508

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_EXISTS 1
#define DT_N_NODELABEL_tim4_ch2_pb7 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_pinmux 738
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pb7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch2_pd13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_PATH "/soc/pin-controller@40020000/tim4_ch2_pd13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_FULL_NAME "tim4_ch2_pd13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_ORD 509

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_EXISTS 1
#define DT_N_NODELABEL_tim4_ch2_pd13 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_pinmux 1954
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch2_pd13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch3_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_PATH "/soc/pin-controller@40020000/tim4_ch3_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_FULL_NAME "tim4_ch3_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_ORD 510

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_EXISTS 1
#define DT_N_NODELABEL_tim4_ch3_pb8 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_pinmux 770
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch3_pd14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_PATH "/soc/pin-controller@40020000/tim4_ch3_pd14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_FULL_NAME "tim4_ch3_pd14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_ORD 511

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_EXISTS 1
#define DT_N_NODELABEL_tim4_ch3_pd14 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_pinmux 1986
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch3_pd14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch4_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_PATH "/soc/pin-controller@40020000/tim4_ch4_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_FULL_NAME "tim4_ch4_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_ORD 512

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_EXISTS 1
#define DT_N_NODELABEL_tim4_ch4_pb9 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_pinmux 802
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim4_ch4_pd15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_PATH "/soc/pin-controller@40020000/tim4_ch4_pd15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_FULL_NAME "tim4_ch4_pd15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_ORD 513

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_EXISTS 1
#define DT_N_NODELABEL_tim4_ch4_pd15 DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_pinmux 2018
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim4_ch4_pd15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim5_ch1_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_PATH "/soc/pin-controller@40020000/tim5_ch1_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_FULL_NAME "tim5_ch1_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_ORD 514

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_EXISTS 1
#define DT_N_NODELABEL_tim5_ch1_pa0 DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_pinmux 2
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch1_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim5_ch2_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_PATH "/soc/pin-controller@40020000/tim5_ch2_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_FULL_NAME "tim5_ch2_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_ORD 515

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_EXISTS 1
#define DT_N_NODELABEL_tim5_ch2_pa1 DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_pinmux 34
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch2_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim5_ch3_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_PATH "/soc/pin-controller@40020000/tim5_ch3_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_FULL_NAME "tim5_ch3_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_ORD 516

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_EXISTS 1
#define DT_N_NODELABEL_tim5_ch3_pa2 DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_pinmux 66
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch3_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim5_ch4_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_PATH "/soc/pin-controller@40020000/tim5_ch4_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_FULL_NAME "tim5_ch4_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_ORD 517

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_EXISTS 1
#define DT_N_NODELABEL_tim5_ch4_pa3 DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_pinmux 98
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim5_ch4_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch1_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_PATH "/soc/pin-controller@40020000/tim8_ch1_pc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_FULL_NAME "tim8_ch1_pc6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_ORD 518

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1_pc6 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_pinmux 1219
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1_pc6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch1n_pa5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_PATH "/soc/pin-controller@40020000/tim8_ch1n_pa5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_FULL_NAME "tim8_ch1n_pa5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_ORD 519

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1n_pa5 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_pinmux 163
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch1n_pa7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_PATH "/soc/pin-controller@40020000/tim8_ch1n_pa7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_FULL_NAME "tim8_ch1n_pa7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_ORD 520

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_EXISTS 1
#define DT_N_NODELABEL_tim8_ch1n_pa7 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_pinmux 227
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch1n_pa7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch2_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_PATH "/soc/pin-controller@40020000/tim8_ch2_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_FULL_NAME "tim8_ch2_pc7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_ORD 521

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2_pc7 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_pinmux 1251
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2_pc7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch2n_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_PATH "/soc/pin-controller@40020000/tim8_ch2n_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_FULL_NAME "tim8_ch2n_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_ORD 522

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2n_pb0 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_pinmux 515
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch2n_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_PATH "/soc/pin-controller@40020000/tim8_ch2n_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_FULL_NAME "tim8_ch2n_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_ORD 523

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_EXISTS 1
#define DT_N_NODELABEL_tim8_ch2n_pb14 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_pinmux 963
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch2n_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch3_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_PATH "/soc/pin-controller@40020000/tim8_ch3_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_FULL_NAME "tim8_ch3_pc8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_ORD 524

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3_pc8 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_pinmux 1283
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3_pc8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch3n_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_PATH "/soc/pin-controller@40020000/tim8_ch3n_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_FULL_NAME "tim8_ch3n_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_ORD 525

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3n_pb1 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_pinmux 547
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch3n_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_PATH "/soc/pin-controller@40020000/tim8_ch3n_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_FULL_NAME "tim8_ch3n_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_ORD 526

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_EXISTS 1
#define DT_N_NODELABEL_tim8_ch3n_pb15 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_pinmux 995
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch3n_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim8_ch4_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_PATH "/soc/pin-controller@40020000/tim8_ch4_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_FULL_NAME "tim8_ch4_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_ORD 527

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_EXISTS 1
#define DT_N_NODELABEL_tim8_ch4_pc9 DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_pinmux 1315
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim8_ch4_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim9_ch1_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_PATH "/soc/pin-controller@40020000/tim9_ch1_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_FULL_NAME "tim9_ch1_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_ORD 528

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_EXISTS 1
#define DT_N_NODELABEL_tim9_ch1_pa2 DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_pinmux 67
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim9_ch1_pe5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_PATH "/soc/pin-controller@40020000/tim9_ch1_pe5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_FULL_NAME "tim9_ch1_pe5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_ORD 529

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_EXISTS 1
#define DT_N_NODELABEL_tim9_ch1_pe5 DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_pinmux 2211
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch1_pe5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim9_ch2_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_PATH "/soc/pin-controller@40020000/tim9_ch2_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_FULL_NAME "tim9_ch2_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_ORD 530

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_EXISTS 1
#define DT_N_NODELABEL_tim9_ch2_pa3 DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_pinmux 99
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim9_ch2_pe6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_PATH "/soc/pin-controller@40020000/tim9_ch2_pe6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_FULL_NAME "tim9_ch2_pe6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_ORD 531

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_EXISTS 1
#define DT_N_NODELABEL_tim9_ch2_pe6 DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_pinmux 2243
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim9_ch2_pe6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_cts_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_PATH "/soc/pin-controller@40020000/uart4_cts_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_FULL_NAME "uart4_cts_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_ORD 532

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_EXISTS 1
#define DT_N_NODELABEL_uart4_cts_pb0 DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_pinmux 520
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_cts_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_PATH "/soc/pin-controller@40020000/uart4_cts_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_FULL_NAME "uart4_cts_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_ORD 533

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_EXISTS 1
#define DT_N_NODELABEL_uart4_cts_pb15 DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_pinmux 1000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_cts_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_rts_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_PATH "/soc/pin-controller@40020000/uart4_rts_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_FULL_NAME "uart4_rts_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_ORD 534

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_EXISTS 1
#define DT_N_NODELABEL_uart4_rts_pa15 DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_pinmux 488
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_rts_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_PATH "/soc/pin-controller@40020000/uart4_rts_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_FULL_NAME "uart4_rts_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_ORD 535

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_EXISTS 1
#define DT_N_NODELABEL_uart4_rts_pb14 DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_pinmux 968
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rts_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_rx_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_PATH "/soc/pin-controller@40020000/uart4_rx_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_FULL_NAME "uart4_rx_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_ORD 536

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pa1 DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_pinmux 40
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_rx_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_PATH "/soc/pin-controller@40020000/uart4_rx_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_FULL_NAME "uart4_rx_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_ORD 537

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pa11 DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_pinmux 358
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_rx_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_PATH "/soc/pin-controller@40020000/uart4_rx_pc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_FULL_NAME "uart4_rx_pc11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_ORD 538

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pc11 DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_pinmux 1384
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pc11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_rx_pd0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_PATH "/soc/pin-controller@40020000/uart4_rx_pd0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_FULL_NAME "uart4_rx_pd0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_ORD 539

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_EXISTS 1
#define DT_N_NODELABEL_uart4_rx_pd0 DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_pinmux 1544
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_rx_pd0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_tx_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_PATH "/soc/pin-controller@40020000/uart4_tx_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_FULL_NAME "uart4_tx_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_ORD 540

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pa0 DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_pinmux 8
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_tx_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_PATH "/soc/pin-controller@40020000/uart4_tx_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_FULL_NAME "uart4_tx_pa12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_ORD 541

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pa12 DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_pinmux 390
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pa12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_tx_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_PATH "/soc/pin-controller@40020000/uart4_tx_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_FULL_NAME "uart4_tx_pc10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_ORD 542

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pc10 DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_pinmux 1352
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pc10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart4_tx_pd1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_PATH "/soc/pin-controller@40020000/uart4_tx_pd1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_FULL_NAME "uart4_tx_pd1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_ORD 543

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_EXISTS 1
#define DT_N_NODELABEL_uart4_tx_pd1 DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_pinmux 1576
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart4_tx_pd1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_cts_pc9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_PATH "/soc/pin-controller@40020000/uart5_cts_pc9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_FULL_NAME "uart5_cts_pc9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_ORD 544

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_EXISTS 1
#define DT_N_NODELABEL_uart5_cts_pc9 DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_pinmux 1319
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_cts_pc9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_rts_pc8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_PATH "/soc/pin-controller@40020000/uart5_rts_pc8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_FULL_NAME "uart5_rts_pc8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_ORD 545

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_EXISTS 1
#define DT_N_NODELABEL_uart5_rts_pc8 DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_pinmux 1287
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rts_pc8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_rx_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_PATH "/soc/pin-controller@40020000/uart5_rx_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_FULL_NAME "uart5_rx_pb12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_ORD 546

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pb12 DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_pinmux 904
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_rx_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_PATH "/soc/pin-controller@40020000/uart5_rx_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_FULL_NAME "uart5_rx_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_ORD 547

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pb5 DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_pinmux 673
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_rx_pb8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_PATH "/soc/pin-controller@40020000/uart5_rx_pb8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_FULL_NAME "uart5_rx_pb8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_ORD 548

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pb8 DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_pinmux 775
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pb8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_rx_pd2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_PATH "/soc/pin-controller@40020000/uart5_rx_pd2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_FULL_NAME "uart5_rx_pd2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_ORD 549

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_EXISTS 1
#define DT_N_NODELABEL_uart5_rx_pd2 DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_pinmux 1608
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_rx_pd2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_tx_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_PATH "/soc/pin-controller@40020000/uart5_tx_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_FULL_NAME "uart5_tx_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_ORD 550

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pb13 DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_pinmux 936
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_PATH "/soc/pin-controller@40020000/uart5_tx_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_FULL_NAME "uart5_tx_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_ORD 551

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pb6 DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_pinmux 705
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_tx_pb9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_PATH "/soc/pin-controller@40020000/uart5_tx_pb9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_FULL_NAME "uart5_tx_pb9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_ORD 552

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pb9 DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_pinmux 807
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pb9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart5_tx_pc12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_PATH "/soc/pin-controller@40020000/uart5_tx_pc12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_FULL_NAME "uart5_tx_pc12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_ORD 553

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_EXISTS 1
#define DT_N_NODELABEL_uart5_tx_pc12 DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_pinmux 1416
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart5_tx_pc12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_cts_pe10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_PATH "/soc/pin-controller@40020000/uart7_cts_pe10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_FULL_NAME "uart7_cts_pe10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_ORD 554

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_EXISTS 1
#define DT_N_NODELABEL_uart7_cts_pe10 DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_pinmux 2376
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pe10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_cts_pf9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_PATH "/soc/pin-controller@40020000/uart7_cts_pf9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_FULL_NAME "uart7_cts_pf9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_ORD 555

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_EXISTS 1
#define DT_N_NODELABEL_uart7_cts_pf9 DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_pinmux 2856
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_cts_pf9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_rts_pe9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_PATH "/soc/pin-controller@40020000/uart7_rts_pe9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_FULL_NAME "uart7_rts_pe9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_ORD 556

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_EXISTS 1
#define DT_N_NODELABEL_uart7_rts_pe9 DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_pinmux 2344
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pe9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_rts_pf8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_PATH "/soc/pin-controller@40020000/uart7_rts_pf8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_FULL_NAME "uart7_rts_pf8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_ORD 557

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_EXISTS 1
#define DT_N_NODELABEL_uart7_rts_pf8 DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_pinmux 2824
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rts_pf8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_rx_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_PATH "/soc/pin-controller@40020000/uart7_rx_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_FULL_NAME "uart7_rx_pa8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_ORD 558

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pa8 DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_pinmux 268
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pa8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_rx_pb3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_PATH "/soc/pin-controller@40020000/uart7_rx_pb3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_FULL_NAME "uart7_rx_pb3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_ORD 559

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pb3 DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_pinmux 620
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pb3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_rx_pe7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_PATH "/soc/pin-controller@40020000/uart7_rx_pe7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_FULL_NAME "uart7_rx_pe7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_ORD 560

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pe7 DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_pinmux 2280
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pe7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_rx_pf6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_PATH "/soc/pin-controller@40020000/uart7_rx_pf6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_FULL_NAME "uart7_rx_pf6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_ORD 561

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_EXISTS 1
#define DT_N_NODELABEL_uart7_rx_pf6 DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_pinmux 2760
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_rx_pf6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_tx_pa15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_PATH "/soc/pin-controller@40020000/uart7_tx_pa15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_FULL_NAME "uart7_tx_pa15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_ORD 562

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pa15 DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_pinmux 492
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pa15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_tx_pb4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_PATH "/soc/pin-controller@40020000/uart7_tx_pb4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_FULL_NAME "uart7_tx_pb4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_ORD 563

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pb4 DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_pinmux 652
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pb4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_tx_pe8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_PATH "/soc/pin-controller@40020000/uart7_tx_pe8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_FULL_NAME "uart7_tx_pe8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_ORD 564

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pe8 DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_pinmux 2312
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pe8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart7_tx_pf7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_PATH "/soc/pin-controller@40020000/uart7_tx_pf7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_FULL_NAME "uart7_tx_pf7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_ORD 565

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_EXISTS 1
#define DT_N_NODELABEL_uart7_tx_pf7 DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_pinmux 2792
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart7_tx_pf7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart8_cts_pd14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_PATH "/soc/pin-controller@40020000/uart8_cts_pd14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_FULL_NAME "uart8_cts_pd14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_ORD 566

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_EXISTS 1
#define DT_N_NODELABEL_uart8_cts_pd14 DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_pinmux 1992
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_cts_pd14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart8_rts_pd15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_PATH "/soc/pin-controller@40020000/uart8_rts_pd15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_FULL_NAME "uart8_rts_pd15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_ORD 567

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_EXISTS 1
#define DT_N_NODELABEL_uart8_rts_pd15 DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_pinmux 2024
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rts_pd15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart8_rx_pe0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_PATH "/soc/pin-controller@40020000/uart8_rx_pe0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_FULL_NAME "uart8_rx_pe0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_ORD 568

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_EXISTS 1
#define DT_N_NODELABEL_uart8_rx_pe0 DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_pinmux 2056
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_rx_pe0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/uart8_tx_pe1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_PATH "/soc/pin-controller@40020000/uart8_tx_pe1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_FULL_NAME "uart8_tx_pe1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_ORD 569

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_EXISTS 1
#define DT_N_NODELABEL_uart8_tx_pe1 DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_pinmux 2088
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_uart8_tx_pe1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_cts_pa11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_PATH "/soc/pin-controller@40020000/usart1_cts_pa11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_FULL_NAME "usart1_cts_pa11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_ORD 570

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_EXISTS 1
#define DT_N_NODELABEL_usart1_cts_pa11 DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_pinmux 359
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_cts_pa11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_rts_pa12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_PATH "/soc/pin-controller@40020000/usart1_rts_pa12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_FULL_NAME "usart1_rts_pa12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_ORD 571

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_EXISTS 1
#define DT_N_NODELABEL_usart1_rts_pa12 DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_pinmux 391
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rts_pa12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_rx_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_PATH "/soc/pin-controller@40020000/usart1_rx_pa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_FULL_NAME "usart1_rx_pa10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_ORD 572

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pa10 DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_pinmux 327
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pa10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_rx_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_PATH "/soc/pin-controller@40020000/usart1_rx_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_FULL_NAME "usart1_rx_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_ORD 573

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pb15 DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_pinmux 996
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_rx_pb7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_PATH "/soc/pin-controller@40020000/usart1_rx_pb7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_FULL_NAME "usart1_rx_pb7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_ORD 574

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_EXISTS 1
#define DT_N_NODELABEL_usart1_rx_pb7 DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_pinmux 743
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_rx_pb7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_tx_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_PATH "/soc/pin-controller@40020000/usart1_tx_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_FULL_NAME "usart1_tx_pa9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_ORD 575

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pa9 DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_pinmux 295
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pa9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_tx_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_PATH "/soc/pin-controller@40020000/usart1_tx_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_FULL_NAME "usart1_tx_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_ORD 576

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pb14 DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_pinmux 964
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart1_tx_pb6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_PATH "/soc/pin-controller@40020000/usart1_tx_pb6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_FULL_NAME "usart1_tx_pb6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_ORD 577

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_EXISTS 1
#define DT_N_NODELABEL_usart1_tx_pb6 DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_pinmux 711
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart1_tx_pb6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_cts_pa0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_PATH "/soc/pin-controller@40020000/usart2_cts_pa0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_FULL_NAME "usart2_cts_pa0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_ORD 578

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_EXISTS 1
#define DT_N_NODELABEL_usart2_cts_pa0 DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_pinmux 7
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_cts_pa0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_rts_pa1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_PATH "/soc/pin-controller@40020000/usart2_rts_pa1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_FULL_NAME "usart2_rts_pa1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_ORD 579

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_EXISTS 1
#define DT_N_NODELABEL_usart2_rts_pa1 DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_pinmux 39
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rts_pa1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_rx_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_PATH "/soc/pin-controller@40020000/usart2_rx_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_FULL_NAME "usart2_rx_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_ORD 580

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_EXISTS 1
#define DT_N_NODELABEL_usart2_rx_pa3 DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_pinmux 103
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_rx_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart2_tx_pa2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_PATH "/soc/pin-controller@40020000/usart2_tx_pa2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_FULL_NAME "usart2_tx_pa2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_ORD 581

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_EXISTS 1
#define DT_N_NODELABEL_usart2_tx_pa2 DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_pinmux 71
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart2_tx_pa2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_cts_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_PATH "/soc/pin-controller@40020000/usart3_cts_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_FULL_NAME "usart3_cts_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_ORD 582

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_EXISTS 1
#define DT_N_NODELABEL_usart3_cts_pb13 DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_pinmux 935
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_cts_pd11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_PATH "/soc/pin-controller@40020000/usart3_cts_pd11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_FULL_NAME "usart3_cts_pd11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_ORD 583

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_EXISTS 1
#define DT_N_NODELABEL_usart3_cts_pd11 DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_pinmux 1895
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_cts_pd11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_rts_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_PATH "/soc/pin-controller@40020000/usart3_rts_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_FULL_NAME "usart3_rts_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_ORD 584

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_EXISTS 1
#define DT_N_NODELABEL_usart3_rts_pb14 DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_pinmux 967
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_rts_pd12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_PATH "/soc/pin-controller@40020000/usart3_rts_pd12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_FULL_NAME "usart3_rts_pd12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_ORD 585

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_EXISTS 1
#define DT_N_NODELABEL_usart3_rts_pd12 DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_pinmux 1927
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rts_pd12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_rx_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_PATH "/soc/pin-controller@40020000/usart3_rx_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_FULL_NAME "usart3_rx_pb11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_ORD 586

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pb11 DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_pinmux 871
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pb11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_rx_pc11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_PATH "/soc/pin-controller@40020000/usart3_rx_pc11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_FULL_NAME "usart3_rx_pc11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_ORD 587

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_EXISTS 1
#define DT_N_NODELABEL_usart3_rx_pc11 DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_pinmux 1383
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_rx_pc11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_tx_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_PATH "/soc/pin-controller@40020000/usart3_tx_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_FULL_NAME "usart3_tx_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_ORD 588

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pb10 DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_pinmux 839
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart3_tx_pc10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_PATH "/soc/pin-controller@40020000/usart3_tx_pc10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_FULL_NAME "usart3_tx_pc10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_ORD 589

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_EXISTS 1
#define DT_N_NODELABEL_usart3_tx_pc10 DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_pinmux 1351
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart3_tx_pc10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_cts_pg13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_PATH "/soc/pin-controller@40020000/usart6_cts_pg13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_FULL_NAME "usart6_cts_pg13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_ORD 590

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_EXISTS 1
#define DT_N_NODELABEL_usart6_cts_pg13 DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_pinmux 3496
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_cts_pg15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_PATH "/soc/pin-controller@40020000/usart6_cts_pg15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_FULL_NAME "usart6_cts_pg15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_ORD 591

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_EXISTS 1
#define DT_N_NODELABEL_usart6_cts_pg15 DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_pinmux 3560
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_cts_pg15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_rts_pg12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_PATH "/soc/pin-controller@40020000/usart6_rts_pg12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_FULL_NAME "usart6_rts_pg12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_ORD 592

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_EXISTS 1
#define DT_N_NODELABEL_usart6_rts_pg12 DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_pinmux 3464
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_rts_pg8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_PATH "/soc/pin-controller@40020000/usart6_rts_pg8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_FULL_NAME "usart6_rts_pg8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_ORD 593

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_EXISTS 1
#define DT_N_NODELABEL_usart6_rts_pg8 DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_pinmux 3336
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_drive_open_drain 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rts_pg8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_rx_pc7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_PATH "/soc/pin-controller@40020000/usart6_rx_pc7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_FULL_NAME "usart6_rx_pc7"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_ORD 594

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_EXISTS 1
#define DT_N_NODELABEL_usart6_rx_pc7 DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_pinmux 1256
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_rx_pc7_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usart6_tx_pc6
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_PATH "/soc/pin-controller@40020000/usart6_tx_pc6"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_FULL_NAME "usart6_tx_pc6"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_ORD 595

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_EXISTS 1
#define DT_N_NODELABEL_usart6_tx_pc6 DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_pinmux 1224
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_bias_pull_up 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usart6_tx_pc6_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_fs_id_pa10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_PATH "/soc/pin-controller@40020000/usb_otg_fs_id_pa10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_FULL_NAME "usb_otg_fs_id_pa10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_ORD 596

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_id_pa10 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_pinmux 330
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_id_pa10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_fs_sof_pa8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_PATH "/soc/pin-controller@40020000/usb_otg_fs_sof_pa8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_FULL_NAME "usb_otg_fs_sof_pa8"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_ORD 597

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_sof_pa8 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_pinmux 266
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_sof_pa8_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_fs_vbus_pa9
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_PATH "/soc/pin-controller@40020000/usb_otg_fs_vbus_pa9"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_FULL_NAME "usb_otg_fs_vbus_pa9"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_ORD 598

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_EXISTS 1
#define DT_N_NODELABEL_usb_otg_fs_vbus_pa9 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_pinmux 304
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_fs_vbus_pa9_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_dm_pb14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_PATH "/soc/pin-controller@40020000/usb_otg_hs_dm_pb14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_FULL_NAME "usb_otg_hs_dm_pb14"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_ORD 599

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_dm_pb14 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_pinmux 972
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dm_pb14_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_dp_pb15
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_PATH "/soc/pin-controller@40020000/usb_otg_hs_dp_pb15"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_FULL_NAME "usb_otg_hs_dp_pb15"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_ORD 600

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_dp_pb15 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_pinmux 1004
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_dp_pb15_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_id_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_PATH "/soc/pin-controller@40020000/usb_otg_hs_id_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_FULL_NAME "usb_otg_hs_id_pb12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_ORD 601

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_id_pb12 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_pinmux 908
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_id_pb12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_sof_pa4
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_PATH "/soc/pin-controller@40020000/usb_otg_hs_sof_pa4"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_FULL_NAME "usb_otg_hs_sof_pa4"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_ORD 602

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_sof_pa4 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_pinmux 140
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_sof_pa4_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d0_pa3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d0_pa3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_FULL_NAME "usb_otg_hs_ulpi_d0_pa3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_ORD 603

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d0_pa3 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_pinmux 106
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d0_pa3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d1_pb0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d1_pb0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_FULL_NAME "usb_otg_hs_ulpi_d1_pb0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_ORD 604

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d1_pb0 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_pinmux 522
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d1_pb0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d2_pb1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d2_pb1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_FULL_NAME "usb_otg_hs_ulpi_d2_pb1"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_ORD 605

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d2_pb1 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_pinmux 554
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d2_pb1_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d3_pb10
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d3_pb10"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_FULL_NAME "usb_otg_hs_ulpi_d3_pb10"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_ORD 606

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d3_pb10 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_pinmux 842
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d3_pb10_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d4_pb11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d4_pb11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_FULL_NAME "usb_otg_hs_ulpi_d4_pb11"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_ORD 607

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d4_pb11 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_pinmux 874
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d4_pb11_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d5_pb12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d5_pb12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_FULL_NAME "usb_otg_hs_ulpi_d5_pb12"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_ORD 608

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d5_pb12 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_pinmux 906
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d5_pb12_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d6_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d6_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_FULL_NAME "usb_otg_hs_ulpi_d6_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_ORD 609

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d6_pb13 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_pinmux 938
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d6_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_d7_pb5
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_d7_pb5"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_FULL_NAME "usb_otg_hs_ulpi_d7_pb5"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_ORD 610

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_d7_pb5 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_pinmux 682
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_d7_pb5_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_dir_pc2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_dir_pc2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_FULL_NAME "usb_otg_hs_ulpi_dir_pc2"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_ORD 611

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_dir_pc2 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_pinmux 1098
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_dir_pc2_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_nxt_pc3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_nxt_pc3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_FULL_NAME "usb_otg_hs_ulpi_nxt_pc3"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_ORD 612

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_nxt_pc3 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_pinmux 1130
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_nxt_pc3_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_ulpi_stp_pc0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_PATH "/soc/pin-controller@40020000/usb_otg_hs_ulpi_stp_pc0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_FULL_NAME "usb_otg_hs_ulpi_stp_pc0"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_ORD 613

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_ulpi_stp_pc0 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_pinmux 1034
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_ulpi_stp_pc0_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/usb_otg_hs_vbus_pb13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_PATH "/soc/pin-controller@40020000/usb_otg_hs_vbus_pb13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_FULL_NAME "usb_otg_hs_vbus_pb13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_ORD 614

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_EXISTS 1
#define DT_N_NODELABEL_usb_otg_hs_vbus_pb13 DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_pinmux 944
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_usb_otg_hs_vbus_pb13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_PATH "/soc/timers@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_FULL_NAME "timers@40000000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_ORD 615

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_SUPPORTS_ORDS \
	616, /* /soc/timers@40000000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_EXISTS 1
#define DT_N_INST_1_st_stm32_timers DT_N_S_soc_S_timers_40000000
#define DT_N_NODELABEL_timers2      DT_N_S_soc_S_timers_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_REG_NUM 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timers_40000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_P_label "TIMERS_2"
#define DT_N_S_soc_S_timers_40000000_P_label_STRING_TOKEN TIMERS_2
#define DT_N_S_soc_S_timers_40000000_P_label_STRING_UPPER_TOKEN TIMERS_2
#define DT_N_S_soc_S_timers_40000000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, label, 0) \
	fn(DT_N_S_soc_S_timers_40000000, label, 1) \
	fn(DT_N_S_soc_S_timers_40000000, label, 2) \
	fn(DT_N_S_soc_S_timers_40000000, label, 3) \
	fn(DT_N_S_soc_S_timers_40000000, label, 4) \
	fn(DT_N_S_soc_S_timers_40000000, label, 5) \
	fn(DT_N_S_soc_S_timers_40000000, label, 6) \
	fn(DT_N_S_soc_S_timers_40000000, label, 7)
#define DT_N_S_soc_S_timers_40000000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg {1073741824 /* 0x40000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, reg, 0) \
	fn(DT_N_S_soc_S_timers_40000000, reg, 1)
#define DT_N_S_soc_S_timers_40000000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, clocks, 0)
#define DT_N_S_soc_S_timers_40000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts {28 /* 0x1c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40000000, interrupts, 1)
#define DT_N_S_soc_S_timers_40000000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, status, 0) \
	fn(DT_N_S_soc_S_timers_40000000, status, 1) \
	fn(DT_N_S_soc_S_timers_40000000, status, 2) \
	fn(DT_N_S_soc_S_timers_40000000, status, 3) \
	fn(DT_N_S_soc_S_timers_40000000, status, 4) \
	fn(DT_N_S_soc_S_timers_40000000, status, 5) \
	fn(DT_N_S_soc_S_timers_40000000, status, 6) \
	fn(DT_N_S_soc_S_timers_40000000, status, 7)
#define DT_N_S_soc_S_timers_40000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PATH "/soc/timers@40000000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000000) identifier: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PARENT DT_N_S_soc_S_timers_40000000
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_ORD 616

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REQUIRES_ORDS \
	615, /* /soc/timers@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_EXISTS 1
#define DT_N_INST_1_st_stm32_pwm DT_N_S_soc_S_timers_40000000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label "PWM_2"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_STRING_TOKEN PWM_2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_STRING_UPPER_TOKEN PWM_2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 4)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000000_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000000_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_PATH "/soc/timers@40000400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_FULL_NAME "timers@40000400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_ORD 617

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_SUPPORTS_ORDS \
	618, /* /soc/timers@40000400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_EXISTS 1
#define DT_N_INST_2_st_stm32_timers DT_N_S_soc_S_timers_40000400
#define DT_N_NODELABEL_timers3      DT_N_S_soc_S_timers_40000400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_REG_NUM 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_ADDRESS 1073742848 /* 0x40000400 */
#define DT_N_S_soc_S_timers_40000400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq 29
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_P_label "TIMERS_3"
#define DT_N_S_soc_S_timers_40000400_P_label_STRING_TOKEN TIMERS_3
#define DT_N_S_soc_S_timers_40000400_P_label_STRING_UPPER_TOKEN TIMERS_3
#define DT_N_S_soc_S_timers_40000400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, label, 0) \
	fn(DT_N_S_soc_S_timers_40000400, label, 1) \
	fn(DT_N_S_soc_S_timers_40000400, label, 2) \
	fn(DT_N_S_soc_S_timers_40000400, label, 3) \
	fn(DT_N_S_soc_S_timers_40000400, label, 4) \
	fn(DT_N_S_soc_S_timers_40000400, label, 5) \
	fn(DT_N_S_soc_S_timers_40000400, label, 6) \
	fn(DT_N_S_soc_S_timers_40000400, label, 7)
#define DT_N_S_soc_S_timers_40000400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg {1073742848 /* 0x40000400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0 1073742848
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, reg, 0) \
	fn(DT_N_S_soc_S_timers_40000400, reg, 1)
#define DT_N_S_soc_S_timers_40000400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40000400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, clocks, 0)
#define DT_N_S_soc_S_timers_40000400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts {29 /* 0x1d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0 29
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40000400, interrupts, 1)
#define DT_N_S_soc_S_timers_40000400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, status, 0) \
	fn(DT_N_S_soc_S_timers_40000400, status, 1) \
	fn(DT_N_S_soc_S_timers_40000400, status, 2) \
	fn(DT_N_S_soc_S_timers_40000400, status, 3) \
	fn(DT_N_S_soc_S_timers_40000400, status, 4) \
	fn(DT_N_S_soc_S_timers_40000400, status, 5) \
	fn(DT_N_S_soc_S_timers_40000400, status, 6) \
	fn(DT_N_S_soc_S_timers_40000400, status, 7)
#define DT_N_S_soc_S_timers_40000400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PATH "/soc/timers@40000400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000400) identifier: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PARENT DT_N_S_soc_S_timers_40000400
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_ORD 618

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REQUIRES_ORDS \
	617, /* /soc/timers@40000400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_EXISTS 1
#define DT_N_INST_2_st_stm32_pwm DT_N_S_soc_S_timers_40000400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label "PWM_3"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label_STRING_TOKEN PWM_3
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label_STRING_UPPER_TOKEN PWM_3
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 4)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000400_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000400_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_PATH "/soc/timers@40000800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_FULL_NAME "timers@40000800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_ORD 619

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_SUPPORTS_ORDS \
	620, /* /soc/timers@40000800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_EXISTS 1
#define DT_N_INST_3_st_stm32_timers DT_N_S_soc_S_timers_40000800
#define DT_N_NODELABEL_timers4      DT_N_S_soc_S_timers_40000800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_REG_NUM 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_ADDRESS 1073743872 /* 0x40000800 */
#define DT_N_S_soc_S_timers_40000800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq 30
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_P_label "TIMERS_4"
#define DT_N_S_soc_S_timers_40000800_P_label_STRING_TOKEN TIMERS_4
#define DT_N_S_soc_S_timers_40000800_P_label_STRING_UPPER_TOKEN TIMERS_4
#define DT_N_S_soc_S_timers_40000800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, label, 0) \
	fn(DT_N_S_soc_S_timers_40000800, label, 1) \
	fn(DT_N_S_soc_S_timers_40000800, label, 2) \
	fn(DT_N_S_soc_S_timers_40000800, label, 3) \
	fn(DT_N_S_soc_S_timers_40000800, label, 4) \
	fn(DT_N_S_soc_S_timers_40000800, label, 5) \
	fn(DT_N_S_soc_S_timers_40000800, label, 6) \
	fn(DT_N_S_soc_S_timers_40000800, label, 7)
#define DT_N_S_soc_S_timers_40000800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg {1073743872 /* 0x40000800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0 1073743872
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, reg, 0) \
	fn(DT_N_S_soc_S_timers_40000800, reg, 1)
#define DT_N_S_soc_S_timers_40000800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits 4
#define DT_N_S_soc_S_timers_40000800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, clocks, 0)
#define DT_N_S_soc_S_timers_40000800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts {30 /* 0x1e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0 30
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40000800, interrupts, 1)
#define DT_N_S_soc_S_timers_40000800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, status, 0) \
	fn(DT_N_S_soc_S_timers_40000800, status, 1) \
	fn(DT_N_S_soc_S_timers_40000800, status, 2) \
	fn(DT_N_S_soc_S_timers_40000800, status, 3) \
	fn(DT_N_S_soc_S_timers_40000800, status, 4) \
	fn(DT_N_S_soc_S_timers_40000800, status, 5) \
	fn(DT_N_S_soc_S_timers_40000800, status, 6) \
	fn(DT_N_S_soc_S_timers_40000800, status, 7)
#define DT_N_S_soc_S_timers_40000800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PATH "/soc/timers@40000800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000800) identifier: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PARENT DT_N_S_soc_S_timers_40000800
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_ORD 620

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REQUIRES_ORDS \
	619, /* /soc/timers@40000800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_EXISTS 1
#define DT_N_INST_3_st_stm32_pwm DT_N_S_soc_S_timers_40000800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label "PWM_4"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label_STRING_TOKEN PWM_4
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label_STRING_UPPER_TOKEN PWM_4
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 4)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000800_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000800_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_PATH "/soc/timers@40000c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_FULL_NAME "timers@40000c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40000c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_ORD 621

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_SUPPORTS_ORDS \
	622, /* /soc/timers@40000c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_EXISTS 1
#define DT_N_INST_4_st_stm32_timers DT_N_S_soc_S_timers_40000c00
#define DT_N_NODELABEL_timers5      DT_N_S_soc_S_timers_40000c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_ADDRESS 1073744896 /* 0x40000c00 */
#define DT_N_S_soc_S_timers_40000c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40000c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq 50
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40000c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40000c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40000c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_P_label "TIMERS_5"
#define DT_N_S_soc_S_timers_40000c00_P_label_STRING_TOKEN TIMERS_5
#define DT_N_S_soc_S_timers_40000c00_P_label_STRING_UPPER_TOKEN TIMERS_5
#define DT_N_S_soc_S_timers_40000c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, label, 0) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 1) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 2) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 3) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 4) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 5) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 6) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 7)
#define DT_N_S_soc_S_timers_40000c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg {1073744896 /* 0x40000c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0 1073744896
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40000c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, reg, 0) \
	fn(DT_N_S_soc_S_timers_40000c00, reg, 1)
#define DT_N_S_soc_S_timers_40000c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits 8
#define DT_N_S_soc_S_timers_40000c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts {50 /* 0x32 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0 50
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40000c00, interrupts, 1)
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40000c00_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, status, 0) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 1) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 2) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 3) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 4) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 5) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 6) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 7)
#define DT_N_S_soc_S_timers_40000c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40000c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40000c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40000c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40000c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PATH "/soc/timers@40000c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40000c00) identifier: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PARENT DT_N_S_soc_S_timers_40000c00
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_ORD 622

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REQUIRES_ORDS \
	621, /* /soc/timers@40000c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_EXISTS 1
#define DT_N_INST_4_st_stm32_pwm DT_N_S_soc_S_timers_40000c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40000c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label "PWM_5"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label_STRING_TOKEN PWM_5
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label_STRING_UPPER_TOKEN PWM_5
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 4)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40000c00_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40000c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40000c00_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_PATH "/soc/timers@40001800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_FULL_NAME "timers@40001800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_ORD 623

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_SUPPORTS_ORDS \
	624, /* /soc/timers@40001800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_EXISTS 1
#define DT_N_INST_11_st_stm32_timers DT_N_S_soc_S_timers_40001800
#define DT_N_NODELABEL_timers12      DT_N_S_soc_S_timers_40001800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_REG_NUM 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_ADDRESS 1073747968 /* 0x40001800 */
#define DT_N_S_soc_S_timers_40001800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_P_label "TIMERS_12"
#define DT_N_S_soc_S_timers_40001800_P_label_STRING_TOKEN TIMERS_12
#define DT_N_S_soc_S_timers_40001800_P_label_STRING_UPPER_TOKEN TIMERS_12
#define DT_N_S_soc_S_timers_40001800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, label, 0) \
	fn(DT_N_S_soc_S_timers_40001800, label, 1) \
	fn(DT_N_S_soc_S_timers_40001800, label, 2) \
	fn(DT_N_S_soc_S_timers_40001800, label, 3) \
	fn(DT_N_S_soc_S_timers_40001800, label, 4) \
	fn(DT_N_S_soc_S_timers_40001800, label, 5) \
	fn(DT_N_S_soc_S_timers_40001800, label, 6) \
	fn(DT_N_S_soc_S_timers_40001800, label, 7) \
	fn(DT_N_S_soc_S_timers_40001800, label, 8)
#define DT_N_S_soc_S_timers_40001800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, label, 8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg {1073747968 /* 0x40001800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_0 1073747968
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, reg, 0) \
	fn(DT_N_S_soc_S_timers_40001800, reg, 1)
#define DT_N_S_soc_S_timers_40001800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits 64
#define DT_N_S_soc_S_timers_40001800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, clocks, 0)
#define DT_N_S_soc_S_timers_40001800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40001800, interrupts, 1)
#define DT_N_S_soc_S_timers_40001800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_status "disabled"
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, status, 0) \
	fn(DT_N_S_soc_S_timers_40001800, status, 1) \
	fn(DT_N_S_soc_S_timers_40001800, status, 2) \
	fn(DT_N_S_soc_S_timers_40001800, status, 3) \
	fn(DT_N_S_soc_S_timers_40001800, status, 4) \
	fn(DT_N_S_soc_S_timers_40001800, status, 5) \
	fn(DT_N_S_soc_S_timers_40001800, status, 6) \
	fn(DT_N_S_soc_S_timers_40001800, status, 7)
#define DT_N_S_soc_S_timers_40001800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PATH "/soc/timers@40001800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40001800) identifier: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PARENT DT_N_S_soc_S_timers_40001800
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_ORD 624

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REQUIRES_ORDS \
	623, /* /soc/timers@40001800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_EXISTS 1
#define DT_N_INST_9_st_stm32_pwm DT_N_S_soc_S_timers_40001800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label "PWM_12"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label_STRING_TOKEN PWM_12
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label_STRING_UPPER_TOKEN PWM_12
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 4) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 5)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001800_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001800_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_PATH "/soc/timers@40001c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_FULL_NAME "timers@40001c00"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40001c00_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_ORD 625

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_SUPPORTS_ORDS \
	626, /* /soc/timers@40001c00/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_EXISTS 1
#define DT_N_INST_12_st_stm32_timers DT_N_S_soc_S_timers_40001c00
#define DT_N_NODELABEL_timers13      DT_N_S_soc_S_timers_40001c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_REG_NUM 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_ADDRESS 1073748992 /* 0x40001c00 */
#define DT_N_S_soc_S_timers_40001c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40001c00_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq 44
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40001c00_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40001c00_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40001c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_P_label "TIMERS_13"
#define DT_N_S_soc_S_timers_40001c00_P_label_STRING_TOKEN TIMERS_13
#define DT_N_S_soc_S_timers_40001c00_P_label_STRING_UPPER_TOKEN TIMERS_13
#define DT_N_S_soc_S_timers_40001c00_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, label, 0) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 1) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 2) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 3) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 4) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 5) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 6) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 7) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 8)
#define DT_N_S_soc_S_timers_40001c00_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, label, 8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg {1073748992 /* 0x40001c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_0 1073748992
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40001c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, reg, 0) \
	fn(DT_N_S_soc_S_timers_40001c00, reg, 1)
#define DT_N_S_soc_S_timers_40001c00_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits 128
#define DT_N_S_soc_S_timers_40001c00_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts {44 /* 0x2c */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_0 44
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40001c00, interrupts, 1)
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40001c00_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, status, 0) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 1) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 2) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 3) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 4) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 5) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 6) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 7)
#define DT_N_S_soc_S_timers_40001c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40001c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40001c00_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40001c00/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40001c00_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PATH "/soc/timers@40001c00/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40001c00) identifier: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PARENT DT_N_S_soc_S_timers_40001c00
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_ORD 626

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REQUIRES_ORDS \
	625, /* /soc/timers@40001c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_EXISTS 1
#define DT_N_INST_10_st_stm32_pwm DT_N_S_soc_S_timers_40001c00_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40001c00_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label "PWM_13"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label_STRING_TOKEN PWM_13
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label_STRING_UPPER_TOKEN PWM_13
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 4) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 5)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40001c00_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40001c00_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40001c00_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_PATH "/soc/timers@40002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_FULL_NAME "timers@40002000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40002000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_ORD 627

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_SUPPORTS_ORDS \
	628, /* /soc/timers@40002000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_EXISTS 1
#define DT_N_INST_13_st_stm32_timers DT_N_S_soc_S_timers_40002000
#define DT_N_NODELABEL_timers14      DT_N_S_soc_S_timers_40002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_REG_NUM 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_ADDRESS 1073750016 /* 0x40002000 */
#define DT_N_S_soc_S_timers_40002000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40002000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq 45
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40002000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40002000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40002000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_P_label "TIMERS_14"
#define DT_N_S_soc_S_timers_40002000_P_label_STRING_TOKEN TIMERS_14
#define DT_N_S_soc_S_timers_40002000_P_label_STRING_UPPER_TOKEN TIMERS_14
#define DT_N_S_soc_S_timers_40002000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, label, 0) \
	fn(DT_N_S_soc_S_timers_40002000, label, 1) \
	fn(DT_N_S_soc_S_timers_40002000, label, 2) \
	fn(DT_N_S_soc_S_timers_40002000, label, 3) \
	fn(DT_N_S_soc_S_timers_40002000, label, 4) \
	fn(DT_N_S_soc_S_timers_40002000, label, 5) \
	fn(DT_N_S_soc_S_timers_40002000, label, 6) \
	fn(DT_N_S_soc_S_timers_40002000, label, 7) \
	fn(DT_N_S_soc_S_timers_40002000, label, 8)
#define DT_N_S_soc_S_timers_40002000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, label, 8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg {1073750016 /* 0x40002000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, reg, 0) \
	fn(DT_N_S_soc_S_timers_40002000, reg, 1)
#define DT_N_S_soc_S_timers_40002000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus 2
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits 256
#define DT_N_S_soc_S_timers_40002000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, clocks, 0)
#define DT_N_S_soc_S_timers_40002000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts {45 /* 0x2d */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_0 45
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40002000, interrupts, 1)
#define DT_N_S_soc_S_timers_40002000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40002000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, status, 0) \
	fn(DT_N_S_soc_S_timers_40002000, status, 1) \
	fn(DT_N_S_soc_S_timers_40002000, status, 2) \
	fn(DT_N_S_soc_S_timers_40002000, status, 3) \
	fn(DT_N_S_soc_S_timers_40002000, status, 4) \
	fn(DT_N_S_soc_S_timers_40002000, status, 5) \
	fn(DT_N_S_soc_S_timers_40002000, status, 6) \
	fn(DT_N_S_soc_S_timers_40002000, status, 7)
#define DT_N_S_soc_S_timers_40002000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40002000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40002000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40002000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PATH "/soc/timers@40002000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40002000) identifier: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PARENT DT_N_S_soc_S_timers_40002000
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_ORD 628

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REQUIRES_ORDS \
	627, /* /soc/timers@40002000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_EXISTS 1
#define DT_N_INST_11_st_stm32_pwm DT_N_S_soc_S_timers_40002000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40002000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label "PWM_14"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label_STRING_TOKEN PWM_14
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label_STRING_UPPER_TOKEN PWM_14
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 4) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 5)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40002000_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40002000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40002000_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010000_PATH "/soc/timers@40010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010000_FULL_NAME "timers@40010000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm) 
#define DT_N_S_soc_S_timers_40010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_ORD 629

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_SUPPORTS_ORDS \
	631, /* /soc/timers@40010000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_EXISTS 1
#define DT_N_INST_0_st_stm32_timers DT_N_S_soc_S_timers_40010000
#define DT_N_NODELABEL_timers1      DT_N_S_soc_S_timers_40010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010000_REG_NUM 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_timers_40010000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40010000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010000_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq 25
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq 26
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq 27
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010000_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010000_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_P_label "TIMERS_1"
#define DT_N_S_soc_S_timers_40010000_P_label_STRING_TOKEN TIMERS_1
#define DT_N_S_soc_S_timers_40010000_P_label_STRING_UPPER_TOKEN TIMERS_1
#define DT_N_S_soc_S_timers_40010000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, label, 0) \
	fn(DT_N_S_soc_S_timers_40010000, label, 1) \
	fn(DT_N_S_soc_S_timers_40010000, label, 2) \
	fn(DT_N_S_soc_S_timers_40010000, label, 3) \
	fn(DT_N_S_soc_S_timers_40010000, label, 4) \
	fn(DT_N_S_soc_S_timers_40010000, label, 5) \
	fn(DT_N_S_soc_S_timers_40010000, label, 6) \
	fn(DT_N_S_soc_S_timers_40010000, label, 7)
#define DT_N_S_soc_S_timers_40010000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg {1073807360 /* 0x40010000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, reg, 0) \
	fn(DT_N_S_soc_S_timers_40010000, reg, 1)
#define DT_N_S_soc_S_timers_40010000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, clocks, 0)
#define DT_N_S_soc_S_timers_40010000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */, 25 /* 0x19 */, 0 /* 0x0 */, 26 /* 0x1a */, 0 /* 0x0 */, 27 /* 0x1b */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_2 25
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_4 26
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_6 27
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 1) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 2) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 3) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 4) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 5) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 6) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 7)
#define DT_N_S_soc_S_timers_40010000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupts, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_st_prescaler 10000
#define DT_N_S_soc_S_timers_40010000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_status "okay"
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40010000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_timers_40010000_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, status, 0) \
	fn(DT_N_S_soc_S_timers_40010000, status, 1) \
	fn(DT_N_S_soc_S_timers_40010000, status, 2) \
	fn(DT_N_S_soc_S_timers_40010000, status, 3)
#define DT_N_S_soc_S_timers_40010000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40020000/tim1_ch3_pe13
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_PATH "/soc/pin-controller@40020000/tim1_ch3_pe13"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_FULL_NAME "tim1_ch3_pe13"

/* Node parent (/soc/pin-controller@40020000) identifier: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_PARENT DT_N_S_soc_S_pin_controller_40020000
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_ORD 630

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_REQUIRES_ORDS \
	15, /* /soc/pin-controller@40020000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_SUPPORTS_ORDS \
	631, /* /soc/timers@40010000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_EXISTS 1
#define DT_N_NODELABEL_tim1_ch3_pe13 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_pinmux 2465
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate "low-speed"
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_STRING_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_STRING_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_ENUM_TOKEN low_speed
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_ENUM_UPPER_TOKEN LOW_SPEED
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 0) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 1) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 2) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 3) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 4) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 5) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 6) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 7) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 8)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13, slew_rate, 8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_slew_rate_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_drive_push_pull 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_drive_push_pull_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_drive_open_drain 0
#define DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13_P_drive_open_drain_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PATH "/soc/timers@40010000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40010000) identifier: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PARENT DT_N_S_soc_S_timers_40010000
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_ORD 631

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REQUIRES_ORDS \
	629, /* /soc/timers@40010000 */ \
	630, /* /soc/pin-controller@40020000/tim1_ch3_pe13 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_EXISTS 1
#define DT_N_INST_0_st_stm32_pwm DT_N_S_soc_S_timers_40010000_S_pwm
#define DT_N_NODELABEL_pwm1      DT_N_S_soc_S_timers_40010000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NUM 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label "PWM_1"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label_STRING_TOKEN PWM_1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label_STRING_UPPER_TOKEN PWM_1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 4)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40020000_S_tim1_ch3_pe13
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_names, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status "okay"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_IDX 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_TOKEN okay
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_ENUM_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 3)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010000_S_pwm, status, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010000_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010400_PATH "/soc/timers@40010400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010400_FULL_NAME "timers@40010400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40010400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_ORD 632

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_SUPPORTS_ORDS \
	633, /* /soc/timers@40010400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_EXISTS 1
#define DT_N_INST_7_st_stm32_timers DT_N_S_soc_S_timers_40010400
#define DT_N_NODELABEL_timers8      DT_N_S_soc_S_timers_40010400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010400_REG_NUM 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_ADDRESS 1073808384 /* 0x40010400 */
#define DT_N_S_soc_S_timers_40010400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40010400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010400_IRQ_NUM 4
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq 43
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq 44
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq 45
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq 46
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_brk_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_up_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_2_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_trgcom_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_irq
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority DT_N_S_soc_S_timers_40010400_IRQ_IDX_3_VAL_priority
#define DT_N_S_soc_S_timers_40010400_IRQ_NAME_cc_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40010400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_P_label "TIMERS_8"
#define DT_N_S_soc_S_timers_40010400_P_label_STRING_TOKEN TIMERS_8
#define DT_N_S_soc_S_timers_40010400_P_label_STRING_UPPER_TOKEN TIMERS_8
#define DT_N_S_soc_S_timers_40010400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, label, 0) \
	fn(DT_N_S_soc_S_timers_40010400, label, 1) \
	fn(DT_N_S_soc_S_timers_40010400, label, 2) \
	fn(DT_N_S_soc_S_timers_40010400, label, 3) \
	fn(DT_N_S_soc_S_timers_40010400, label, 4) \
	fn(DT_N_S_soc_S_timers_40010400, label, 5) \
	fn(DT_N_S_soc_S_timers_40010400, label, 6) \
	fn(DT_N_S_soc_S_timers_40010400, label, 7)
#define DT_N_S_soc_S_timers_40010400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg {1073808384 /* 0x40010400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_0 1073808384
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40010400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, reg, 0) \
	fn(DT_N_S_soc_S_timers_40010400, reg, 1)
#define DT_N_S_soc_S_timers_40010400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits 2
#define DT_N_S_soc_S_timers_40010400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, clocks, 0)
#define DT_N_S_soc_S_timers_40010400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts {43 /* 0x2b */, 0 /* 0x0 */, 44 /* 0x2c */, 0 /* 0x0 */, 45 /* 0x2d */, 0 /* 0x0 */, 46 /* 0x2e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_0 43
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_2 44
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_4 45
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_6 46
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_timers_40010400_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 1) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 2) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 3) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 4) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 5) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 6) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 7)
#define DT_N_S_soc_S_timers_40010400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupts, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40010400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_status "disabled"
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, status, 0) \
	fn(DT_N_S_soc_S_timers_40010400, status, 1) \
	fn(DT_N_S_soc_S_timers_40010400, status, 2) \
	fn(DT_N_S_soc_S_timers_40010400, status, 3) \
	fn(DT_N_S_soc_S_timers_40010400, status, 4) \
	fn(DT_N_S_soc_S_timers_40010400, status, 5) \
	fn(DT_N_S_soc_S_timers_40010400, status, 6) \
	fn(DT_N_S_soc_S_timers_40010400, status, 7)
#define DT_N_S_soc_S_timers_40010400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40010400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names {"brk", "up", "trgcom", "cc"}
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0 "brk"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1 "up"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2 "trgcom"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_2_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3 "cc"
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_IDX_3_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400, interrupt_names, 3, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_LEN 4
#define DT_N_S_soc_S_timers_40010400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40010400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40010400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PATH "/soc/timers@40010400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40010400) identifier: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PARENT DT_N_S_soc_S_timers_40010400
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_ORD 633

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REQUIRES_ORDS \
	632, /* /soc/timers@40010400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_EXISTS 1
#define DT_N_INST_5_st_stm32_pwm DT_N_S_soc_S_timers_40010400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40010400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label "PWM_8"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label_STRING_TOKEN PWM_8
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label_STRING_UPPER_TOKEN PWM_8
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 4)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40010400_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40010400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40010400_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_PATH "/soc/timers@40014000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_FULL_NAME "timers@40014000"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014000_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_ORD 634

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_SUPPORTS_ORDS \
	635, /* /soc/timers@40014000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_EXISTS 1
#define DT_N_INST_8_st_stm32_timers DT_N_S_soc_S_timers_40014000
#define DT_N_NODELABEL_timers9      DT_N_S_soc_S_timers_40014000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_REG_NUM 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_ADDRESS 1073823744 /* 0x40014000 */
#define DT_N_S_soc_S_timers_40014000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014000_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014000_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_P_label "TIMERS_9"
#define DT_N_S_soc_S_timers_40014000_P_label_STRING_TOKEN TIMERS_9
#define DT_N_S_soc_S_timers_40014000_P_label_STRING_UPPER_TOKEN TIMERS_9
#define DT_N_S_soc_S_timers_40014000_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, label, 0) \
	fn(DT_N_S_soc_S_timers_40014000, label, 1) \
	fn(DT_N_S_soc_S_timers_40014000, label, 2) \
	fn(DT_N_S_soc_S_timers_40014000, label, 3) \
	fn(DT_N_S_soc_S_timers_40014000, label, 4) \
	fn(DT_N_S_soc_S_timers_40014000, label, 5) \
	fn(DT_N_S_soc_S_timers_40014000, label, 6) \
	fn(DT_N_S_soc_S_timers_40014000, label, 7)
#define DT_N_S_soc_S_timers_40014000_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, label, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg {1073823744 /* 0x40014000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0 1073823744
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, reg, 0) \
	fn(DT_N_S_soc_S_timers_40014000, reg, 1)
#define DT_N_S_soc_S_timers_40014000_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits 65536
#define DT_N_S_soc_S_timers_40014000_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, clocks, 0)
#define DT_N_S_soc_S_timers_40014000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40014000, interrupts, 1)
#define DT_N_S_soc_S_timers_40014000_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014000_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, status, 0) \
	fn(DT_N_S_soc_S_timers_40014000, status, 1) \
	fn(DT_N_S_soc_S_timers_40014000, status, 2) \
	fn(DT_N_S_soc_S_timers_40014000, status, 3) \
	fn(DT_N_S_soc_S_timers_40014000, status, 4) \
	fn(DT_N_S_soc_S_timers_40014000, status, 5) \
	fn(DT_N_S_soc_S_timers_40014000, status, 6) \
	fn(DT_N_S_soc_S_timers_40014000, status, 7)
#define DT_N_S_soc_S_timers_40014000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014000_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PATH "/soc/timers@40014000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40014000) identifier: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PARENT DT_N_S_soc_S_timers_40014000
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_ORD 635

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REQUIRES_ORDS \
	634, /* /soc/timers@40014000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_EXISTS 1
#define DT_N_INST_6_st_stm32_pwm DT_N_S_soc_S_timers_40014000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label "PWM_9"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label_STRING_TOKEN PWM_9
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label_STRING_UPPER_TOKEN PWM_9
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 4)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, label, 4, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014000_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014000_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_PATH "/soc/timers@40014400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_FULL_NAME "timers@40014400"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014400_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_ORD 636

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_SUPPORTS_ORDS \
	637, /* /soc/timers@40014400/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_EXISTS 1
#define DT_N_INST_9_st_stm32_timers DT_N_S_soc_S_timers_40014400
#define DT_N_NODELABEL_timers10     DT_N_S_soc_S_timers_40014400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_REG_NUM 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_ADDRESS 1073824768 /* 0x40014400 */
#define DT_N_S_soc_S_timers_40014400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014400_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014400_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014400_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_P_label "TIMERS_10"
#define DT_N_S_soc_S_timers_40014400_P_label_STRING_TOKEN TIMERS_10
#define DT_N_S_soc_S_timers_40014400_P_label_STRING_UPPER_TOKEN TIMERS_10
#define DT_N_S_soc_S_timers_40014400_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, label, 0) \
	fn(DT_N_S_soc_S_timers_40014400, label, 1) \
	fn(DT_N_S_soc_S_timers_40014400, label, 2) \
	fn(DT_N_S_soc_S_timers_40014400, label, 3) \
	fn(DT_N_S_soc_S_timers_40014400, label, 4) \
	fn(DT_N_S_soc_S_timers_40014400, label, 5) \
	fn(DT_N_S_soc_S_timers_40014400, label, 6) \
	fn(DT_N_S_soc_S_timers_40014400, label, 7) \
	fn(DT_N_S_soc_S_timers_40014400, label, 8)
#define DT_N_S_soc_S_timers_40014400_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, label, 8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg {1073824768 /* 0x40014400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0 1073824768
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, reg, 0) \
	fn(DT_N_S_soc_S_timers_40014400, reg, 1)
#define DT_N_S_soc_S_timers_40014400_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits 131072
#define DT_N_S_soc_S_timers_40014400_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, clocks, 0)
#define DT_N_S_soc_S_timers_40014400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40014400, interrupts, 1)
#define DT_N_S_soc_S_timers_40014400_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014400_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, status, 0) \
	fn(DT_N_S_soc_S_timers_40014400, status, 1) \
	fn(DT_N_S_soc_S_timers_40014400, status, 2) \
	fn(DT_N_S_soc_S_timers_40014400, status, 3) \
	fn(DT_N_S_soc_S_timers_40014400, status, 4) \
	fn(DT_N_S_soc_S_timers_40014400, status, 5) \
	fn(DT_N_S_soc_S_timers_40014400, status, 6) \
	fn(DT_N_S_soc_S_timers_40014400, status, 7)
#define DT_N_S_soc_S_timers_40014400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014400_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014400/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014400_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PATH "/soc/timers@40014400/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40014400) identifier: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PARENT DT_N_S_soc_S_timers_40014400
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_ORD 637

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REQUIRES_ORDS \
	636, /* /soc/timers@40014400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_EXISTS 1
#define DT_N_INST_7_st_stm32_pwm DT_N_S_soc_S_timers_40014400_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014400_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label "PWM_10"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label_STRING_TOKEN PWM_10
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label_STRING_UPPER_TOKEN PWM_10
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 4) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 5)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014400_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014400_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014400_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800
 *
 * Binding (compatible = st,stm32-timers):
 *   $ZEPHYR_BASE/dts/bindings/timer/st,stm32-timers.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_PATH "/soc/timers@40014800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_FULL_NAME "timers@40014800"

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timers_40014800_PARENT DT_N_S_soc
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_ORD 638

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_REQUIRES_ORDS \
	14, /* /soc */ \
	18, /* /soc/rcc@40023800 */ \
	26, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_SUPPORTS_ORDS \
	639, /* /soc/timers@40014800/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_EXISTS 1
#define DT_N_INST_10_st_stm32_timers DT_N_S_soc_S_timers_40014800
#define DT_N_NODELABEL_timers11      DT_N_S_soc_S_timers_40014800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_REG_NUM 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_ADDRESS 1073825792 /* 0x40014800 */
#define DT_N_S_soc_S_timers_40014800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timers_40014800_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_IRQ_NUM 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority DT_N_S_soc_S_timers_40014800_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_timers_40014800_IRQ_NAME_global_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_COMPAT_MATCHES_st_stm32_timers 1
#define DT_N_S_soc_S_timers_40014800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_P_label "TIMERS_11"
#define DT_N_S_soc_S_timers_40014800_P_label_STRING_TOKEN TIMERS_11
#define DT_N_S_soc_S_timers_40014800_P_label_STRING_UPPER_TOKEN TIMERS_11
#define DT_N_S_soc_S_timers_40014800_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, label, 0) \
	fn(DT_N_S_soc_S_timers_40014800, label, 1) \
	fn(DT_N_S_soc_S_timers_40014800, label, 2) \
	fn(DT_N_S_soc_S_timers_40014800, label, 3) \
	fn(DT_N_S_soc_S_timers_40014800, label, 4) \
	fn(DT_N_S_soc_S_timers_40014800, label, 5) \
	fn(DT_N_S_soc_S_timers_40014800, label, 6) \
	fn(DT_N_S_soc_S_timers_40014800, label, 7) \
	fn(DT_N_S_soc_S_timers_40014800, label, 8)
#define DT_N_S_soc_S_timers_40014800_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 7, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, label, 8, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg {1073825792 /* 0x40014800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0 1073825792
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timers_40014800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_reg_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, reg, 0) \
	fn(DT_N_S_soc_S_timers_40014800, reg, 1)
#define DT_N_S_soc_S_timers_40014800_P_reg_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, reg, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, reg, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_reg_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_PH DT_N_S_soc_S_rcc_40023800
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus 3
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bus_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits 262144
#define DT_N_S_soc_S_timers_40014800_P_clocks_IDX_0_VAL_bits_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, clocks, 0)
#define DT_N_S_soc_S_timers_40014800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_clocks_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts {26 /* 0x1a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timers_40014800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupts_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, interrupts, 0) \
	fn(DT_N_S_soc_S_timers_40014800, interrupts, 1)
#define DT_N_S_soc_S_timers_40014800_P_interrupts_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, interrupts, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, interrupts, 1, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_st_prescaler 0
#define DT_N_S_soc_S_timers_40014800_P_st_prescaler_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, status, 0) \
	fn(DT_N_S_soc_S_timers_40014800, status, 1) \
	fn(DT_N_S_soc_S_timers_40014800, status, 2) \
	fn(DT_N_S_soc_S_timers_40014800, status, 3) \
	fn(DT_N_S_soc_S_timers_40014800, status, 4) \
	fn(DT_N_S_soc_S_timers_40014800, status, 5) \
	fn(DT_N_S_soc_S_timers_40014800, status, 6) \
	fn(DT_N_S_soc_S_timers_40014800, status, 7)
#define DT_N_S_soc_S_timers_40014800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible {"st,stm32-timers"}
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0 "st,stm32-timers"
#define DT_N_S_soc_S_timers_40014800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names {"global"}
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0 "global"
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800, interrupt_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_LEN 1
#define DT_N_S_soc_S_timers_40014800_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_P_wakeup_source_EXISTS 1

/*
 * Devicetree node: /soc/timers@40014800/pwm
 *
 * Node identifier: DT_N_S_soc_S_timers_40014800_S_pwm
 *
 * Binding (compatible = st,stm32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/st,stm32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PATH "/soc/timers@40014800/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_FULL_NAME "pwm"

/* Node parent (/soc/timers@40014800) identifier: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PARENT DT_N_S_soc_S_timers_40014800
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_ORD 639

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REQUIRES_ORDS \
	638, /* /soc/timers@40014800 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_EXISTS 1
#define DT_N_INST_8_st_stm32_pwm DT_N_S_soc_S_timers_40014800_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timers_40014800_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_COMPAT_MATCHES_st_stm32_pwm 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label "PWM_11"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label_STRING_TOKEN PWM_11
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label_STRING_UPPER_TOKEN PWM_11
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 0) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 1) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 2) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 3) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 4) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 5)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, label, 5, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_label_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_IDX 2
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_TOKEN disabled
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_ENUM_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 1) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 2) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 3) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 4) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 5) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 6) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 7)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 5, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 6, __VA_ARGS__) \
	fn(DT_N_S_soc_S_timers_40014800_S_pwm, status, 7, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible {"st,stm32-pwm"}
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0 "st,stm32-pwm"
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timers_40014800_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timers_40014800_S_pwm_P_wakeup_source_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_rng_50060800
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40023c00
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40004800
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40004800
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20020000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_code_partition          DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000
#define DT_CHOSEN_zephyr_code_partition_EXISTS   1
#define DT_CHOSEN_zephyr_dtcm                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_dtcm_EXISTS             1
#define DT_CHOSEN_zephyr_canbus                  DT_N_S_soc_S_can_40006400
#define DT_CHOSEN_zephyr_canbus_EXISTS           1
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_mcuboot_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_storage DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_10000
#define DT_COMPAT_fixed_partitions_LABEL_storage_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_0 DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_40000
#define DT_COMPAT_fixed_partitions_LABEL_image_0_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_1 DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_100000
#define DT_COMPAT_fixed_partitions_LABEL_image_1_EXISTS 1
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions_S_partition_1c0000
#define DT_COMPAT_fixed_partitions_LABEL_image_scratch_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_st_stm32f767zi_nucleo 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_st_stm32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32f7_flash_controller 1
#define DT_COMPAT_HAS_OKAY_st_stm32_nv_flash 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rcc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_exti 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_st_stm32_gpio 1
#define DT_COMPAT_HAS_OKAY_st_stm32_watchdog 1
#define DT_COMPAT_HAS_OKAY_st_stm32_usart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_uart 1
#define DT_COMPAT_HAS_OKAY_st_stm32_i2c_v2 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi_fifo 1
#define DT_COMPAT_HAS_OKAY_st_stm32_spi 1
#define DT_COMPAT_HAS_OKAY_st_stm32_can 1
#define DT_COMPAT_HAS_OKAY_st_stm32_timers 1
#define DT_COMPAT_HAS_OKAY_st_stm32_pwm 1
#define DT_COMPAT_HAS_OKAY_st_stm32_otgfs 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rtc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_adc 1
#define DT_COMPAT_HAS_OKAY_st_stm32_dac 1
#define DT_COMPAT_HAS_OKAY_st_stm32_rng 1
#define DT_COMPAT_HAS_OKAY_st_stm32_ethernet 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m7 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_mpu 1
#define DT_COMPAT_HAS_OKAY_st_stm32_hse_clock 1
#define DT_COMPAT_HAS_OKAY_st_stm32f7_pll_clock 1
#define DT_COMPAT_HAS_OKAY_usb_nop_xceiv 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_zephyr_memory_region 1
#define DT_COMPAT_HAS_OKAY_arm_dtcm 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_st_stm32f767zi_nucleo_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_st_stm32_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32f7_flash_controller_NUM_OKAY 1
#define DT_N_INST_st_stm32_nv_flash_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_st_stm32_rcc_NUM_OKAY 1
#define DT_N_INST_st_stm32_exti_NUM_OKAY 1
#define DT_N_INST_st_stm32_pinctrl_NUM_OKAY 1
#define DT_N_INST_st_stm32_gpio_NUM_OKAY 11
#define DT_N_INST_st_stm32_watchdog_NUM_OKAY 1
#define DT_N_INST_st_stm32_usart_NUM_OKAY 2
#define DT_N_INST_st_stm32_uart_NUM_OKAY 2
#define DT_N_INST_st_stm32_i2c_v2_NUM_OKAY 1
#define DT_N_INST_st_stm32_spi_fifo_NUM_OKAY 1
#define DT_N_INST_st_stm32_spi_NUM_OKAY 1
#define DT_N_INST_st_stm32_can_NUM_OKAY 1
#define DT_N_INST_st_stm32_timers_NUM_OKAY 1
#define DT_N_INST_st_stm32_pwm_NUM_OKAY 1
#define DT_N_INST_st_stm32_otgfs_NUM_OKAY 1
#define DT_N_INST_st_stm32_rtc_NUM_OKAY 1
#define DT_N_INST_st_stm32_adc_NUM_OKAY 1
#define DT_N_INST_st_stm32_dac_NUM_OKAY 1
#define DT_N_INST_st_stm32_rng_NUM_OKAY 1
#define DT_N_INST_st_stm32_ethernet_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m7_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_mpu_NUM_OKAY 1
#define DT_N_INST_st_stm32_hse_clock_NUM_OKAY 1
#define DT_N_INST_st_stm32f7_pll_clock_NUM_OKAY 1
#define DT_N_INST_usb_nop_xceiv_NUM_OKAY 2
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_zephyr_memory_region_NUM_OKAY 1
#define DT_N_INST_arm_dtcm_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_FOREACH_OKAY_st_stm32f767zi_nucleo(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_st_stm32f767zi_nucleo(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32f767zi_nucleo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32f767zi_nucleo(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_40023c00)
#define DT_FOREACH_OKAY_VARGS_st_stm32_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32f7_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_40023c00)
#define DT_FOREACH_OKAY_VARGS_st_stm32f7_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32f7_flash_controller(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32f7_flash_controller(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_soc_S_flash_controller_40023c00_S_flash_8000000_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rcc(fn) fn(DT_N_S_soc_S_rcc_40023800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rcc(fn, ...) fn(DT_N_S_soc_S_rcc_40023800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rcc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rcc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_exti(fn) fn(DT_N_S_soc_S_interrupt_controller_40013c00)
#define DT_FOREACH_OKAY_VARGS_st_stm32_exti(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_40013c00, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_exti(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_exti(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_pinctrl(fn) fn(DT_N_S_soc_S_pin_controller_40020000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_pinctrl(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_gpio(fn) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_gpio(fn, ...) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40020c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021800, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40021c00, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40020000_S_gpio_40022800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7) fn(8) fn(9) fn(10)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__) fn(8, __VA_ARGS__) fn(9, __VA_ARGS__) fn(10, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_watchdog(fn) fn(DT_N_S_soc_S_watchdog_40003000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_watchdog(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_usart(fn) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40011400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_usart(fn, ...) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_usart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_usart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_uart(fn) fn(DT_N_S_soc_S_serial_40004800) fn(DT_N_S_soc_S_serial_40011400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_uart(fn, ...) fn(DT_N_S_soc_S_serial_40004800, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40011400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_uart(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_i2c_v2(fn) fn(DT_N_S_soc_S_i2c_40005400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_i2c_v2(fn, ...) fn(DT_N_S_soc_S_i2c_40005400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_i2c_v2(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_i2c_v2(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_spi_fifo(fn) fn(DT_N_S_soc_S_spi_40013000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_spi_fifo(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_spi_fifo(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_spi_fifo(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_spi(fn) fn(DT_N_S_soc_S_spi_40013000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_spi(fn, ...) fn(DT_N_S_soc_S_spi_40013000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_can(fn) fn(DT_N_S_soc_S_can_40006400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_can(fn, ...) fn(DT_N_S_soc_S_can_40006400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_can(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_can(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_timers(fn) fn(DT_N_S_soc_S_timers_40010000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_timers(fn, ...) fn(DT_N_S_soc_S_timers_40010000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_timers(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_timers(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_pwm(fn) fn(DT_N_S_soc_S_timers_40010000_S_pwm)
#define DT_FOREACH_OKAY_VARGS_st_stm32_pwm(fn, ...) fn(DT_N_S_soc_S_timers_40010000_S_pwm, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_pwm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_pwm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_otgfs(fn) fn(DT_N_S_soc_S_usb_50000000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_otgfs(fn, ...) fn(DT_N_S_soc_S_usb_50000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_otgfs(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_otgfs(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rtc(fn) fn(DT_N_S_soc_S_rtc_40002800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rtc(fn, ...) fn(DT_N_S_soc_S_rtc_40002800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rtc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rtc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_adc(fn) fn(DT_N_S_soc_S_adc_40012000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_adc(fn, ...) fn(DT_N_S_soc_S_adc_40012000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_adc(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_adc(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_dac(fn) fn(DT_N_S_soc_S_dac_40007400)
#define DT_FOREACH_OKAY_VARGS_st_stm32_dac(fn, ...) fn(DT_N_S_soc_S_dac_40007400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_dac(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_dac(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_rng(fn) fn(DT_N_S_soc_S_rng_50060800)
#define DT_FOREACH_OKAY_VARGS_st_stm32_rng(fn, ...) fn(DT_N_S_soc_S_rng_50060800, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_rng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_rng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_ethernet(fn) fn(DT_N_S_soc_S_ethernet_40028000)
#define DT_FOREACH_OKAY_VARGS_st_stm32_ethernet(fn, ...) fn(DT_N_S_soc_S_ethernet_40028000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_ethernet(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_ethernet(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m7(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m7(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m7(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m7(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_mpu(fn) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_mpu(fn, ...) fn(DT_N_S_cpus_S_cpu_0_S_mpu_e000ed90, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_mpu(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_mpu(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32_hse_clock(fn) fn(DT_N_S_clocks_S_clk_hse)
#define DT_FOREACH_OKAY_VARGS_st_stm32_hse_clock(fn, ...) fn(DT_N_S_clocks_S_clk_hse, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32_hse_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32_hse_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_st_stm32f7_pll_clock(fn) fn(DT_N_S_clocks_S_pll)
#define DT_FOREACH_OKAY_VARGS_st_stm32f7_pll_clock(fn, ...) fn(DT_N_S_clocks_S_pll, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_st_stm32f7_pll_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_st_stm32f7_pll_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_usb_nop_xceiv(fn) fn(DT_N_S_otghs_fs_phy) fn(DT_N_S_otgfs_phy)
#define DT_FOREACH_OKAY_VARGS_usb_nop_xceiv(fn, ...) fn(DT_N_S_otghs_fs_phy, __VA_ARGS__) fn(DT_N_S_otgfs_phy, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_usb_nop_xceiv(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_usb_nop_xceiv(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_20020000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_20020000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_memory_region(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_zephyr_memory_region(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_memory_region(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_memory_region(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_dtcm(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_arm_dtcm(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_dtcm(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_dtcm(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
