--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 20.048 ns
From           : lvds_reply_rc4_b
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a0~porta_datain_reg1
From Clock     : --
To Clock       : inclk14
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.363 ns
From           : dispatch:cc_dispatch_block|reg:hdr1|reg_o[20]
To             : sram1_data[15]
From Clock     : inclk14
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.616 ns
From           : manchester_sigdet
To             : ylw_led
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -4.744 ns
From           : fibre_rx_data[6]
To             : issue_reply:issue_reply_block|fibre_rx:i_fibre_rx|sync_fifo_rx:SFIFO|dcfifo:dcfifo_component|dcfifo_q8d1:auto_generated|dpram_7vr:fiforam|altsyncram_9nf1:altsyncram3|ram_block4a2~porta_datain_reg1
From Clock     : --
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 0.201 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc4|fifo:packet_buffer|lpm_counter:read_pointer|cntr_u0j:auto_generated|safe_q[9]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a28~porta_datain_reg7
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 2.985 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 71.28 MHz ( period = 14.030 ns )
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|fifo:packet_buffer|altsyncram:fifo_storage|altsyncram_psb1:auto_generated|ram_block1a29~portb_address_reg10
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|rc3_data_buf[21]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 4.013 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 167.03 MHz ( period = 5.987 ns )
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1|safe_q[3]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_rc3|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_jv01:dpram4|altsyncram_6rh1:altsyncram14|ram_block15a11~porta_datain_reg17
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'fibre_rx_clkr'
Slack          : 15.599 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : 227.22 MHz ( period = 4.401 ns )
From           : cc_reset:cc_reset_block|current_state2.done_subrack_bclr
To             : cc_reset:cc_reset_block|us_timer:timeout_timer2|\timer:clk_count[5]
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Setup: 'manch_pll:manch_pll_block|altpll:altpll_component|_clk0'
Slack          : 18.752 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 400.64 MHz ( period = 2.496 ns )
From           : dv_rx:dv_rx_slave|manch_dat_temp
To             : dv_rx:dv_rx_slave|manch_dat
From Clock     : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
To Clock       : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 35.676 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : 231.27 MHz ( period = 4.324 ns )
From           : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_t9d1:auto_generated|a_fefifo_n1d:read_state|b_non_empty~287
To             : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_t9d1:auto_generated|a_graycounter_t16:rdptr_g|power_modified_counter_values[5]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0'
Slack          : 0.445 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|counter:bit_ctr|count[5]
To             : issue_reply:issue_reply_block|cmd_queue:i_cmd_queue|counter:bit_ctr|count[5]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'fibre_rx_clkr'
Slack          : 0.445 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : cc_reset:cc_reset_block|current_state2.assert_subrack_bclr~11
To             : cc_reset:cc_reset_block|current_state2.assert_subrack_bclr~11
From Clock     : fibre_rx_clkr
To Clock       : fibre_rx_clkr
Failed Paths   : 0

Type           : Clock Hold: 'manch_pll:manch_pll_block|altpll:altpll_component|_clk0'
Slack          : 0.540 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : dv_rx:dv_rx_slave|shift_reg:rx_buffer|reg[24]
To             : dv_rx:dv_rx_slave|shift_reg:rx_buffer|reg[25]
From Clock     : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
To Clock       : manch_pll:manch_pll_block|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2'
Slack          : 0.542 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_psu|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_aua:cntr1|safe_q[1]
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_queue_sequencer:rq_seq|reply_queue_receive:rx_psu|lvds_rx:lvds_receiver|dcfifo:data_buffer|dcfifo_bio1:auto_generated|alt_sync_fifo_aem:sync_fifo|dffe7a[1]
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3'
Slack          : 0.643 ns
Required Time  : 25.00 MHz ( period = 40.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_t9d1:auto_generated|a_fefifo_n1d:read_state|b_one~47
To             : issue_reply:issue_reply_block|fibre_tx:i_fibre_tx|sync_fifo_tx:tx_fifo|dcfifo:dcfifo_component|dcfifo_t9d1:auto_generated|a_fefifo_n1d:read_state|b_one~49
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk3
Failed Paths   : 0

Type           : Clock Hold: 'clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1'
Slack          : 2.989 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a22~porta_datain_reg4
To             : issue_reply:issue_reply_block|reply_queue:i_reply_queue|reply_translator_frame_head_ram:i_reply_translator_frame_head_ram|altsyncram:altsyncram_component|altsyncram_ap71:auto_generated|ram_block1a22~porta_memory_reg4
From Clock     : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
To Clock       : clk_switchover:clk_switchover_slave|cc_pll:pll0|altpll:altpll_component|_clk1
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

