/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [23:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire [17:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_37z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [34:0] celloutsig_0_41z;
  wire celloutsig_0_45z;
  wire [9:0] celloutsig_0_46z;
  wire [3:0] celloutsig_0_47z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [13:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_30z ? celloutsig_0_29z[11] : _00_;
  assign celloutsig_0_51z = celloutsig_0_47z[0] ? celloutsig_0_6z : celloutsig_0_29z[2];
  assign celloutsig_0_26z = celloutsig_0_23z[5] ? celloutsig_0_3z : celloutsig_0_22z[16];
  assign celloutsig_1_2z = ~((in_data[158] | in_data[140]) & celloutsig_1_0z[4]);
  assign celloutsig_0_35z = ~((celloutsig_0_34z | celloutsig_0_18z) & (celloutsig_0_18z | celloutsig_0_16z));
  assign celloutsig_1_19z = ~((celloutsig_1_6z[1] | celloutsig_1_10z[5]) & (celloutsig_1_17z | celloutsig_1_1z[1]));
  assign celloutsig_0_17z = ~((in_data[88] | celloutsig_0_5z) & (celloutsig_0_6z | celloutsig_0_11z));
  assign celloutsig_1_16z = celloutsig_1_2z | celloutsig_1_10z[7];
  assign celloutsig_0_1z = in_data[43] | celloutsig_0_0z;
  assign celloutsig_0_18z = celloutsig_0_10z[5] | celloutsig_0_10z[3];
  assign celloutsig_0_39z = ~(celloutsig_0_11z ^ celloutsig_0_18z);
  assign celloutsig_1_18z = ~(celloutsig_1_16z ^ celloutsig_1_8z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_7z ^ celloutsig_0_0z);
  reg [5:0] _15_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_10z[8:4], celloutsig_0_39z };
  assign out_data[37:32] = _15_;
  reg [2:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_8z };
  assign { _01_[2:1], _00_ } = _16_;
  assign celloutsig_1_8z = celloutsig_1_0z[4:2] / { 1'h1, celloutsig_1_0z[4:3] };
  assign celloutsig_0_0z = in_data[72:53] <= in_data[24:5];
  assign celloutsig_0_45z = { celloutsig_0_25z[6:0], celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_6z } && { celloutsig_0_9z, celloutsig_0_39z, celloutsig_0_37z };
  assign celloutsig_0_11z = celloutsig_0_10z[6:3] && in_data[70:67];
  assign celloutsig_0_31z = { celloutsig_0_27z[2:0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_26z } && { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_1_3z = ! celloutsig_1_0z[4:2];
  assign celloutsig_0_20z = ! { celloutsig_0_15z[12:1], celloutsig_0_8z };
  assign celloutsig_0_21z = ! { celloutsig_0_12z[1], _01_[2:1], _00_, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_30z = ! { celloutsig_0_22z[14:8], celloutsig_0_23z };
  assign celloutsig_1_6z = { celloutsig_1_4z[11], celloutsig_1_4z[22], celloutsig_1_4z[22] } * { celloutsig_1_0z[4:3], celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_10z[11], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, _01_[2:1], _00_, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_2z } * { celloutsig_0_10z[15:11], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_27z = { celloutsig_0_19z[7:2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z } * { celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_18z };
  assign celloutsig_0_33z = celloutsig_0_22z[14] ? celloutsig_0_24z[11:1] : { celloutsig_0_22z[11:5], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_38z = celloutsig_0_35z ? { celloutsig_0_29z[15:9], celloutsig_0_8z, 1'h1 } : celloutsig_0_28z[10:2];
  assign celloutsig_0_52z = celloutsig_0_20z ? { celloutsig_0_23z[4:0], celloutsig_0_39z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_51z, celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_6z } : { celloutsig_0_47z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_51z, celloutsig_0_45z };
  assign celloutsig_1_10z = celloutsig_1_3z ? { celloutsig_1_7z, celloutsig_1_9z } : { celloutsig_1_4z[20:16], celloutsig_1_1z };
  assign celloutsig_0_19z = celloutsig_0_2z ? { celloutsig_0_15z[15:8], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_16z } : { celloutsig_0_10z[15:12], celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_0z = ~ in_data[174:169];
  assign celloutsig_0_23z = ~ in_data[60:55];
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z } | { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_19z[10:8], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_10z, _01_[2:1], _00_ } | { celloutsig_0_15z[0], celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_32z = celloutsig_0_18z & in_data[32];
  assign celloutsig_0_5z = celloutsig_0_2z & celloutsig_0_0z;
  assign celloutsig_0_6z = in_data[51] & celloutsig_0_3z;
  assign celloutsig_1_17z = in_data[145] & celloutsig_1_2z;
  assign celloutsig_0_9z = celloutsig_0_2z & celloutsig_0_4z[5];
  assign celloutsig_1_5z = | { celloutsig_1_1z, in_data[188:183] };
  assign celloutsig_0_7z = ~^ { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_2z = ~^ { in_data[3:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_16z } >> { celloutsig_0_41z[26:18], celloutsig_0_35z };
  assign celloutsig_0_47z = { celloutsig_0_46z[4:2], celloutsig_0_1z } >> celloutsig_0_41z[11:8];
  assign celloutsig_1_7z = celloutsig_1_1z >> { celloutsig_1_6z[1:0], celloutsig_1_3z };
  assign celloutsig_0_29z = { in_data[77:61], celloutsig_0_8z } >> { in_data[16:1], celloutsig_0_5z, celloutsig_0_26z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:3] >>> in_data[179:177];
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z } >>> { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_22z = { celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_2z } >>> { celloutsig_0_10z[15:3], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_37z = { in_data[69], celloutsig_0_16z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_8z } - { celloutsig_0_29z[10:5], celloutsig_0_16z, celloutsig_0_26z };
  assign celloutsig_0_41z = { celloutsig_0_19z[10:1], celloutsig_0_16z, celloutsig_0_33z, celloutsig_0_38z, celloutsig_0_13z, celloutsig_0_31z, celloutsig_0_39z, celloutsig_0_3z } - { celloutsig_0_22z[13:0], celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_28z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } - { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_24z[3:1], _01_[2:1], _00_, celloutsig_0_17z, celloutsig_0_9z } - { celloutsig_0_24z[9:3], celloutsig_0_3z };
  assign celloutsig_0_28z = { _01_[2:1], _00_, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_2z } - { celloutsig_0_1z, _01_[2:1], _00_, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_68z = { celloutsig_0_23z[4:0], celloutsig_0_30z } ^ celloutsig_0_52z[11:6];
  assign celloutsig_1_9z = { celloutsig_1_4z[23:22], celloutsig_1_4z[11], celloutsig_1_4z[22], celloutsig_1_5z } ^ { in_data[148], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_40z = ~((celloutsig_0_17z & in_data[7]) | celloutsig_0_34z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z & celloutsig_0_2z) | celloutsig_0_6z);
  assign celloutsig_0_13z = ~((celloutsig_0_4z[4] & celloutsig_0_8z) | celloutsig_0_7z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_2z) | (in_data[17] & celloutsig_0_2z));
  assign { celloutsig_1_4z[11], celloutsig_1_4z[22], celloutsig_1_4z[15:14], celloutsig_1_4z[23], celloutsig_1_4z[21:16] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign _01_[0] = _00_;
  assign { celloutsig_1_4z[13:12], celloutsig_1_4z[10:0] } = { celloutsig_1_4z[23:22], celloutsig_1_4z[22], celloutsig_1_4z[22], celloutsig_1_4z[15:14], celloutsig_1_4z[23], celloutsig_1_4z[15:14], celloutsig_1_4z[23], celloutsig_1_4z[15:14], celloutsig_1_4z[23] };
  assign { out_data[128], out_data[96], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z };
endmodule
