#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Feb 14 09:54:25 2018
# Process ID: 480
# Current directory: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1
# Command line: vivado.exe -log fmchc_python1300c_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fmchc_python1300c_wrapper.tcl -notrace
# Log file: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1/fmchc_python1300c_wrapper.vdi
# Journal file: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source fmchc_python1300c_wrapper.tcl -notrace
Command: open_checkpoint fmchc_python1300c_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 214.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-57] Netlist/bitstream writing will not be allowed because of missing license for netlist cell 'fmchc_python1300c_v_cfa_0_0_v_cfa', instantiated as 'fmchc_python1300c_i/v_cfa_0/U0'.
Problem encountered while checking license for feature Internal_bitstream license version 2016.12.
License server system does not support this feature.
Feature:       Internal_bitstream
License path:  2100@sibenik.id.rub.de;C:/.Xilinx\Xilinx.lic;C:/Xilinx/Vivado/2016.4/data\ip/core_licenses\Xilinx.lic;C:/Xilinx/Vivado/2016.4/data\ip/core_licenses\XilinxFree.lic;
FLEXnet Licensing error:-18,147
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
Resolution: Obtain or specify a license for this IP
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1/.Xil/Vivado-480-ESIT044/dcp/fmchc_python1300c_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.137 ; gain = 548.223
Finished Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1/.Xil/Vivado-480-ESIT044/dcp/fmchc_python1300c_wrapper_early.xdc]
Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1/.Xil/Vivado-480-ESIT044/dcp/fmchc_python1300c_wrapper.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'video_clk' completely overrides clock 'fmc_hdmi_cam_vclk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 6.730 -name video_clk [get_ports fmc_hdmi_cam_vclk], [C:/Avnet/hdl/Projects/fmchc_python1300c/pz7030_fmc2_fmchc_python1300c.xdc:132]
Previous: create_clock -period 6.734 [get_ports fmc_hdmi_cam_vclk], [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_clk_wiz_0_0/fmchc_python1300c_clk_wiz_0_0.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-2] Deriving generated clocks [C:/Avnet/hdl/Projects/fmchc_python1300c/pz7030_fmc2_fmchc_python1300c.xdc:140]
Finished Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1/.Xil/Vivado-480-ESIT044/dcp/fmchc_python1300c_wrapper.xdc]
Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1/.Xil/Vivado-480-ESIT044/dcp/fmchc_python1300c_wrapper_late.xdc]
Finished Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/impl_1/.Xil/Vivado-480-ESIT044/dcp/fmchc_python1300c_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1291.348 ; gain = 34.961
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1291.348 ; gain = 34.961
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 61 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 1291.348 ; gain = 1080.773
WARNING: [Memdata 28-169] Found XPM memory block fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-169] Found XPM memory block fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a MEM.ADDRESS_SPACE property. However, the P_MEMORY_PRIMITIVE property is required and should be set to block.
WARNING: [Memdata 28-178] The BRAM instance fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst is configured as an asymmetical RAM. This is currently not supported by updatemem.
Command: write_bitstream -force -no_partial_bitfile fmchc_python1300c_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 1 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Netlist 29-347] Unable to write file because the following cells are unlicensed: fmchc_python1300c_i/v_cfa_0/U0 (fmchc_python1300c_v_cfa_0_0_v_cfa) 
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 09:55:21 2018...
