timestamp=1724955509533

[~A]
LastVerilogToplevel=tb
ModifyID=1
Version=74
design.sv_testbench.sv=0*564*1651

[~MFT]
0=5|0work.mgf|1651|0
1=3|1work.mgf|2060|0
3=6|3work.mgf|3586|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216f0dde2db2c6b3805c28bd32fb0262fe3

[memory]
A/memory=22|../design.sv|4|1*374
BinL64/memory=3*174
R=../design.sv|4
SLP=3*1457
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|fce057f312e65ae91f0ff41fc8956633948f7ff3c71f0901a2e9ada59748d445

[tb]
A/tb=22|../testbench.sv|6|1*2060
BinL64/tb=3*2152
R=../testbench.sv|6
SLP=3*3586
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|8db8692708dc0985d408d2497dbc95fa33ac0dc2a704f07505047061dd577b8e

[~U]
$root=12|0*0|
memory=12|0*182|
tb=12|0*406||0x10
