Classic Timing Analyzer report for Proj_Hardware
Sat May 18 11:42:46 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                            ; To                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.220 ns                         ; reset                           ; UnidadeControle:CtrlUnit|IorD[1]  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.356 ns                        ; mux_srcB:ALUSrcB|out[0]         ; LessThan                          ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.061 ns                        ; reset                           ; UnidadeControle:CtrlUnit|state[4] ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 37.99 MHz ( period = 26.320 ns ) ; mux_srcB:ALUSrcB|out[0]         ; Registrador:PC|Saida[9]           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:ALUOutReg|Saida[25] ; mega_mux:MemToRegMux|out[25]      ; clock      ; clock    ; 762          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                 ;                                   ;            ;          ; 762          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------+-----------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 37.99 MHz ( period = 26.320 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 37.99 MHz ( period = 26.320 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.602 ns                ;
; N/A                                     ; 38.10 MHz ( period = 26.250 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.10 MHz ( period = 26.250 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.568 ns                ;
; N/A                                     ; 38.10 MHz ( period = 26.246 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.528 ns                ;
; N/A                                     ; 38.11 MHz ( period = 26.242 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.561 ns                ;
; N/A                                     ; 38.11 MHz ( period = 26.242 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.561 ns                ;
; N/A                                     ; 38.12 MHz ( period = 26.230 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.410 ns                ;
; N/A                                     ; 38.12 MHz ( period = 26.230 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.410 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.536 ns                ;
; N/A                                     ; 38.19 MHz ( period = 26.188 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.537 ns                ;
; N/A                                     ; 38.20 MHz ( period = 26.176 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.494 ns                ;
; N/A                                     ; 38.21 MHz ( period = 26.172 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.527 ns                ;
; N/A                                     ; 38.21 MHz ( period = 26.172 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.527 ns                ;
; N/A                                     ; 38.23 MHz ( period = 26.156 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.336 ns                ;
; N/A                                     ; 38.24 MHz ( period = 26.152 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 38.24 MHz ( period = 26.152 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 38.26 MHz ( period = 26.134 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.509 ns                ;
; N/A                                     ; 38.27 MHz ( period = 26.130 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.502 ns                ;
; N/A                                     ; 38.29 MHz ( period = 26.118 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.503 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.110 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.344 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.098 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.345 ns                ;
; N/A                                     ; 38.36 MHz ( period = 26.068 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.470 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.064 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.475 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.054 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.054 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.462 ns                ;
; N/A                                     ; 38.40 MHz ( period = 26.044 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.317 ns                ;
; N/A                                     ; 38.45 MHz ( period = 26.010 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.302 ns                ;
; N/A                                     ; 38.45 MHz ( period = 26.010 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.302 ns                ;
; N/A                                     ; 38.46 MHz ( period = 25.998 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.428 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.428 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.978 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.278 ns                ;
; N/A                                     ; 38.51 MHz ( period = 25.964 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.270 ns                ;
; N/A                                     ; 38.51 MHz ( period = 25.964 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.270 ns                ;
; N/A                                     ; 38.56 MHz ( period = 25.936 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.228 ns                ;
; N/A                                     ; 38.56 MHz ( period = 25.932 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 38.56 MHz ( period = 25.932 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.261 ns                ;
; N/A                                     ; 38.62 MHz ( period = 25.890 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.236 ns                ;
; N/A                                     ; 38.64 MHz ( period = 25.878 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.237 ns                ;
; N/A                                     ; 38.66 MHz ( period = 25.868 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.228 ns                ;
; N/A                                     ; 38.66 MHz ( period = 25.868 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.228 ns                ;
; N/A                                     ; 38.68 MHz ( period = 25.850 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.367 ns                ;
; N/A                                     ; 38.68 MHz ( period = 25.850 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.367 ns                ;
; N/A                                     ; 38.71 MHz ( period = 25.836 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.334 ns                ;
; N/A                                     ; 38.72 MHz ( period = 25.824 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 38.74 MHz ( period = 25.814 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.311 ns                ;
; N/A                                     ; 38.74 MHz ( period = 25.812 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.319 ns                ;
; N/A                                     ; 38.74 MHz ( period = 25.812 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.319 ns                ;
; N/A                                     ; 38.74 MHz ( period = 25.812 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.319 ns                ;
; N/A                                     ; 38.77 MHz ( period = 25.794 ns )                    ; mux_srcA:ALUSrcA|out[1] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.154 ns                ;
; N/A                                     ; 38.77 MHz ( period = 25.790 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 38.77 MHz ( period = 25.790 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.187 ns                ;
; N/A                                     ; 38.79 MHz ( period = 25.782 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.305 ns                ;
; N/A                                     ; 38.80 MHz ( period = 25.776 ns )                    ; mux_srcB:ALUSrcB|out[1] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 9.293 ns                ;
; N/A                                     ; 38.80 MHz ( period = 25.772 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 38.80 MHz ( period = 25.772 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 9.326 ns                ;
; N/A                                     ; 38.81 MHz ( period = 25.766 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.300 ns                ;
; N/A                                     ; 38.82 MHz ( period = 25.758 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.170 ns                ;
; N/A                                     ; 38.83 MHz ( period = 25.756 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 9.292 ns                ;
; N/A                                     ; 38.84 MHz ( period = 25.748 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.279 ns                ;
; N/A                                     ; 38.84 MHz ( period = 25.748 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 38.84 MHz ( period = 25.746 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.142 ns                ;
; N/A                                     ; 38.84 MHz ( period = 25.746 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.284 ns                ;
; N/A                                     ; 38.84 MHz ( period = 25.744 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.277 ns                ;
; N/A                                     ; 38.84 MHz ( period = 25.744 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 38.84 MHz ( period = 25.744 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.162 ns                ;
; N/A                                     ; 38.85 MHz ( period = 25.742 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.285 ns                ;
; N/A                                     ; 38.85 MHz ( period = 25.742 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.285 ns                ;
; N/A                                     ; 38.85 MHz ( period = 25.742 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.285 ns                ;
; N/A                                     ; 38.86 MHz ( period = 25.736 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.163 ns                ;
; N/A                                     ; 38.87 MHz ( period = 25.730 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 9.301 ns                ;
; N/A                                     ; 38.87 MHz ( period = 25.724 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.119 ns                ;
; N/A                                     ; 38.88 MHz ( period = 25.722 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 38.88 MHz ( period = 25.722 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 38.88 MHz ( period = 25.722 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.127 ns                ;
; N/A                                     ; 38.88 MHz ( period = 25.718 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 9.302 ns                ;
; N/A                                     ; 38.89 MHz ( period = 25.712 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.271 ns                ;
; N/A                                     ; 38.92 MHz ( period = 25.692 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.113 ns                ;
; N/A                                     ; 38.93 MHz ( period = 25.686 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 9.258 ns                ;
; N/A                                     ; 38.93 MHz ( period = 25.686 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.255 ns                ;
; N/A                                     ; 38.94 MHz ( period = 25.682 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.135 ns                ;
; N/A                                     ; 38.94 MHz ( period = 25.678 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.245 ns                ;
; N/A                                     ; 38.95 MHz ( period = 25.676 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.250 ns                ;
; N/A                                     ; 38.95 MHz ( period = 25.674 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.239 ns                ;
; N/A                                     ; 38.95 MHz ( period = 25.674 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 9.239 ns                ;
; N/A                                     ; 38.96 MHz ( period = 25.666 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.264 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.658 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.087 ns                ;
; N/A                                     ; 38.98 MHz ( period = 25.656 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.092 ns                ;
; N/A                                     ; 38.99 MHz ( period = 25.650 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 38.99 MHz ( period = 25.650 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 39.00 MHz ( period = 25.640 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 39.00 MHz ( period = 25.640 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.252 ns                ;
; N/A                                     ; 39.03 MHz ( period = 25.620 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.213 ns                ;
; N/A                                     ; 39.04 MHz ( period = 25.616 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.096 ns                ;
; N/A                                     ; 39.04 MHz ( period = 25.616 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.221 ns                ;
; N/A                                     ; 39.06 MHz ( period = 25.604 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 39.06 MHz ( period = 25.604 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 39.06 MHz ( period = 25.602 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.088 ns                ;
; N/A                                     ; 39.06 MHz ( period = 25.602 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.088 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.598 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 9.235 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.596 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.063 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.205 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.230 ns                ;
; N/A                                     ; 39.07 MHz ( period = 25.594 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.230 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 9.047 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 9.227 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 9.227 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.580 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.222 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.580 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.222 ns                ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.072 ns                ;
; N/A                                     ; 39.10 MHz ( period = 25.574 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.072 ns                ;
; N/A                                     ; 39.11 MHz ( period = 25.570 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.218 ns                ;
; N/A                                     ; 39.11 MHz ( period = 25.570 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.218 ns                ;
; N/A                                     ; 39.12 MHz ( period = 25.560 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 9.064 ns                ;
; N/A                                     ; 39.12 MHz ( period = 25.560 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 9.064 ns                ;
; N/A                                     ; 39.14 MHz ( period = 25.550 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 39.14 MHz ( period = 25.550 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 39.14 MHz ( period = 25.550 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 39.17 MHz ( period = 25.530 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 9.021 ns                ;
; N/A                                     ; 39.18 MHz ( period = 25.526 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.034 ns                ;
; N/A                                     ; 39.18 MHz ( period = 25.524 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 39.18 MHz ( period = 25.524 ns )                    ; mux_srcB:ALUSrcB|out[3] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.171 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.504 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 9.013 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.504 ns )                    ; mux_srcA:ALUSrcA|out[0] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 9.013 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.504 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.502 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.502 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.502 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.019 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.476 ns )                    ; mux_srcB:ALUSrcB|out[0] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.140 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.472 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.005 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.464 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 9.029 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.464 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 9.029 ns                ;
; N/A                                     ; 39.30 MHz ( period = 25.446 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 39.31 MHz ( period = 25.438 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.979 ns                ;
; N/A                                     ; 39.31 MHz ( period = 25.436 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.984 ns                ;
; N/A                                     ; 39.36 MHz ( period = 25.406 ns )                    ; mux_srcB:ALUSrcB|out[3] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 9.106 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.390 ns )                    ; mux_srcA:ALUSrcA|out[2] ; UnidadeControle:CtrlUnit|state[0] ; clock      ; clock    ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.386 ns )                    ; mux_srcA:ALUSrcA|out[0] ; UnidadeControle:CtrlUnit|state[1] ; clock      ; clock    ; None                        ; None                      ; 8.948 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.386 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[18]          ; clock      ; clock    ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.386 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[17]          ; clock      ; clock    ; None                        ; None                      ; 8.988 ns                ;
; N/A                                     ; 39.39 MHz ( period = 25.384 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 39.41 MHz ( period = 25.376 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.955 ns                ;
; N/A                                     ; 39.42 MHz ( period = 25.366 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[4]           ; clock      ; clock    ; None                        ; None                      ; 9.099 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.939 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.362 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 8.937 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.360 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.360 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.360 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 8.945 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.354 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 39.44 MHz ( period = 25.354 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.344 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[25]          ; clock      ; clock    ; None                        ; None                      ; 9.076 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.344 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[19]          ; clock      ; clock    ; None                        ; None                      ; 8.963 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[2]           ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[5]           ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.342 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[13]          ; clock      ; clock    ; None                        ; None                      ; 9.084 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.340 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 39.46 MHz ( period = 25.340 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.956 ns                ;
; N/A                                     ; 39.48 MHz ( period = 25.332 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[3]           ; clock      ; clock    ; None                        ; None                      ; 8.964 ns                ;
; N/A                                     ; 39.48 MHz ( period = 25.330 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 8.931 ns                ;
; N/A                                     ; 39.48 MHz ( period = 25.330 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 39.48 MHz ( period = 25.330 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 39.51 MHz ( period = 25.312 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[1]           ; clock      ; clock    ; None                        ; None                      ; 9.070 ns                ;
; N/A                                     ; 39.51 MHz ( period = 25.310 ns )                    ; mux_srcA:ALUSrcA|out[3] ; UnidadeControle:CtrlUnit|state[2] ; clock      ; clock    ; None                        ; None                      ; 8.913 ns                ;
; N/A                                     ; 39.52 MHz ( period = 25.304 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 8.918 ns                ;
; N/A                                     ; 39.53 MHz ( period = 25.296 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 39.54 MHz ( period = 25.294 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 8.910 ns                ;
; N/A                                     ; 39.55 MHz ( period = 25.286 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[7]           ; clock      ; clock    ; None                        ; None                      ; 9.057 ns                ;
; N/A                                     ; 39.55 MHz ( period = 25.284 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[29]          ; clock      ; clock    ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 39.55 MHz ( period = 25.284 ns )                    ; mux_srcA:ALUSrcA|out[3] ; Registrador:PC|Saida[27]          ; clock      ; clock    ; None                        ; None                      ; 8.905 ns                ;
; N/A                                     ; 39.56 MHz ( period = 25.278 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[0]           ; clock      ; clock    ; None                        ; None                      ; 9.044 ns                ;
; N/A                                     ; 39.56 MHz ( period = 25.278 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[8]           ; clock      ; clock    ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 39.56 MHz ( period = 25.276 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[11]          ; clock      ; clock    ; None                        ; None                      ; 9.049 ns                ;
; N/A                                     ; 39.62 MHz ( period = 25.242 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[28]          ; clock      ; clock    ; None                        ; None                      ; 9.025 ns                ;
; N/A                                     ; 39.63 MHz ( period = 25.234 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 8.881 ns                ;
; N/A                                     ; 39.65 MHz ( period = 25.222 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 39.65 MHz ( period = 25.222 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 8.865 ns                ;
; N/A                                     ; 39.65 MHz ( period = 25.218 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[10]          ; clock      ; clock    ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 39.65 MHz ( period = 25.218 ns )                    ; mux_srcA:ALUSrcA|out[4] ; Registrador:PC|Saida[9]           ; clock      ; clock    ; None                        ; None                      ; 8.908 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[16]          ; clock      ; clock    ; None                        ; None                      ; 9.020 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.212 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 8.890 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.212 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[20]          ; clock      ; clock    ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 39.66 MHz ( period = 25.212 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 8.890 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.204 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[31]          ; clock      ; clock    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 39.68 MHz ( period = 25.204 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[30]          ; clock      ; clock    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.198 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[6]           ; clock      ; clock    ; None                        ; None                      ; 8.882 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.198 ns )                    ; mux_srcB:ALUSrcB|out[0] ; Registrador:PC|Saida[26]          ; clock      ; clock    ; None                        ; None                      ; 9.005 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.198 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[23]          ; clock      ; clock    ; None                        ; None                      ; 8.882 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.198 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[14]          ; clock      ; clock    ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.198 ns )                    ; mux_srcA:ALUSrcA|out[2] ; Registrador:PC|Saida[15]          ; clock      ; clock    ; None                        ; None                      ; 8.889 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.194 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[22]          ; clock      ; clock    ; None                        ; None                      ; 9.029 ns                ;
; N/A                                     ; 39.69 MHz ( period = 25.194 ns )                    ; mux_srcB:ALUSrcB|out[1] ; Registrador:PC|Saida[21]          ; clock      ; clock    ; None                        ; None                      ; 9.029 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[24]          ; clock      ; clock    ; None                        ; None                      ; 8.878 ns                ;
; N/A                                     ; 39.70 MHz ( period = 25.188 ns )                    ; mux_srcA:ALUSrcA|out[1] ; Registrador:PC|Saida[12]          ; clock      ; clock    ; None                        ; None                      ; 8.878 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[25]                     ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 0.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[28]                     ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[10]                     ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[6]                      ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 0.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[31]                     ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[31]                     ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 0.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[27]                     ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[5]                      ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[2]                      ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 0.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[13]                           ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 0.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; mux_srcA:ALUSrcA|out[6]      ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mux_srcA:ALUSrcA|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 0.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; mux_srcA:ALUSrcA|out[28]     ; clock      ; clock    ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 0.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 0.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[19]                     ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 0.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 0.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mux_srcA:ALUSrcA|out[27]     ; clock      ; clock    ; None                       ; None                       ; 0.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 0.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[0]                             ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 0.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[21]                     ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[1]                      ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[15]                     ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 0.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[17]                     ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 0.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[14]                     ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 1.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[26]                     ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 0.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 0.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[27]                     ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[4]                      ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[14]                     ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[4]                      ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[31]                     ; mux_srcB:ALUSrcB|out[31]     ; clock      ; clock    ; None                       ; None                       ; 0.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[1]                             ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[16]                     ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[29]                     ; mux_srcA:ALUSrcA|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[13]                     ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[8]                      ; mux_srcA:ALUSrcA|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[3]                      ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mux_srcA:ALUSrcA|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 0.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[21]                     ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[7]                      ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[8]                      ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[15]                     ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[6]                      ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[0]                      ; mega_mux:MemToRegMux|out[0]  ; clock      ; clock    ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[23]                     ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; mega_mux:MemToRegMux|out[31] ; clock      ; clock    ; None                       ; None                       ; 1.403 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[14]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; mux_srcA:ALUSrcA|out[4]      ; clock      ; clock    ; None                       ; None                       ; 1.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[30]                     ; mux_srcB:ALUSrcB|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[25]                     ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[1]                      ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[11]                     ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[19]                     ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[29]                     ; mega_mux:MemToRegMux|out[29] ; clock      ; clock    ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[17]                     ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mux_srcA:ALUSrcA|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mux_srcA:ALUSrcA|out[25]     ; clock      ; clock    ; None                       ; None                       ; 1.348 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[27]                     ; mux_srcB:ALUSrcB|out[27]     ; clock      ; clock    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; mux_srcA:ALUSrcA|out[3]      ; clock      ; clock    ; None                       ; None                       ; 1.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[18]                     ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[5]                           ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[18]                     ; mux_srcB:ALUSrcB|out[18]     ; clock      ; clock    ; None                       ; None                       ; 1.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[17]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[10]                          ; mux_srcB:ALUSrcB|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[0]                 ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[22]                     ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[11]                          ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[16]                     ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[16]                     ; mux_srcB:ALUSrcB|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; mega_mux:MemToRegMux|out[25] ; clock      ; clock    ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; mux_srcA:ALUSrcA|out[12]     ; clock      ; clock    ; None                       ; None                       ; 1.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; mux_srcA:ALUSrcA|out[5]      ; clock      ; clock    ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; mux_srcA:ALUSrcA|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcA[1]                 ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[9]                            ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[23]                     ; mux_srcA:ALUSrcA|out[23]     ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.765 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[0]                      ; mux_srcA:ALUSrcA|out[0]      ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; mux_srcA:ALUSrcA|out[16]     ; clock      ; clock    ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; mux_srcA:ALUSrcA|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mux_srcB:ALUSrcB|out[17]     ; clock      ; clock    ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[1]                      ; mux_srcB:ALUSrcB|out[1]      ; clock      ; clock    ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[24]                     ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[7]                      ; mega_mux:MemToRegMux|out[7]  ; clock      ; clock    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[28]                     ; mega_mux:MemToRegMux|out[28] ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[12]                          ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[24]                     ; mux_srcB:ALUSrcB|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; mux_srcA:ALUSrcA|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; mux_srcA:ALUSrcA|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; mux_srcA:ALUSrcA|out[13]     ; clock      ; clock    ; None                       ; None                       ; 1.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[30]                     ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; mux_srcA:ALUSrcA|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; mux_srcA:ALUSrcA|out[14]     ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mux_srcA:ALUSrcA|out[24]     ; clock      ; clock    ; None                       ; None                       ; 1.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[15]                          ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[26]                     ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[15]                            ; mux_srcA:ALUSrcA|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[7]                           ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[15]                           ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[2]                      ; mux_srcB:ALUSrcB|out[2]      ; clock      ; clock    ; None                       ; None                       ; 1.517 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 1.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[7]                      ; mux_srcB:ALUSrcB|out[7]      ; clock      ; clock    ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[20]                     ; mux_srcA:ALUSrcA|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[0]                ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[22]                     ; mux_srcB:ALUSrcB|out[22]     ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; mux_srcA:ALUSrcA|out[10]     ; clock      ; clock    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 1.919 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; mux_srcA:ALUSrcA|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 1.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[9]  ; clock      ; clock    ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; mega_mux:MemToRegMux|out[24] ; clock      ; clock    ; None                       ; None                       ; 1.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[6]      ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[4]                            ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mux_srcA:ALUSrcA|out[26]     ; clock      ; clock    ; None                       ; None                       ; 1.759 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[21]                     ; mux_srcB:ALUSrcB|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|PCSource[1]                ; mega_mux:MemToRegMux|out[8]  ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOutReg|Saida[20]                     ; mega_mux:MemToRegMux|out[20] ; clock      ; clock    ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[1]                           ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 1.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterA|Saida[9]                      ; mux_srcA:ALUSrcA|out[9]      ; clock      ; clock    ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr25_21[0]                          ; mega_mux:MemToRegMux|out[23] ; clock      ; clock    ; None                       ; None                       ; 1.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[3]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[19]                     ; mux_srcB:ALUSrcB|out[19]     ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; mega_mux:MemToRegMux|out[26] ; clock      ; clock    ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[29]                     ; mux_srcB:ALUSrcB|out[29]     ; clock      ; clock    ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[1]                            ; mega_mux:MemToRegMux|out[1]  ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[28]                     ; mux_srcB:ALUSrcB|out[28]     ; clock      ; clock    ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[18] ; clock      ; clock    ; None                       ; None                       ; 2.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[14] ; clock      ; clock    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; mega_mux:MemToRegMux|out[30] ; clock      ; clock    ; None                       ; None                       ; 2.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; mux_srcA:ALUSrcA|out[21]     ; clock      ; clock    ; None                       ; None                       ; 1.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[11]                           ; mega_mux:MemToRegMux|out[11] ; clock      ; clock    ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[2]                 ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; mux_srcA:ALUSrcA|out[30]     ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[21] ; clock      ; clock    ; None                       ; None                       ; 2.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[2]                ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[6]                           ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:RegisterB|Saida[20]                     ; mux_srcB:ALUSrcB|out[20]     ; clock      ; clock    ; None                       ; None                       ; 1.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[0]                 ; mux_srcB:ALUSrcB|out[8]      ; clock      ; clock    ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemWD[1]                   ; mega_mux:MemToRegMux|out[17] ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[11]     ; clock      ; clock    ; None                       ; None                       ; 1.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[27]                           ; mega_mux:MemToRegMux|out[27] ; clock      ; clock    ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:DesReg|temp[19]                           ; mega_mux:MemToRegMux|out[19] ; clock      ; clock    ; None                       ; None                       ; 2.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:IR|Instr15_0[13]                          ; mega_mux:MemToRegMux|out[15] ; clock      ; clock    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|ALUSrcB[1]                 ; mux_srcB:ALUSrcB|out[15]     ; clock      ; clock    ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; mega_mux:MemToRegMux|out[4]  ; clock      ; clock    ; None                       ; None                       ; 2.080 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; mega_mux:MemToRegMux|out[16] ; clock      ; clock    ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; UnidadeControle:CtrlUnit|MemToReg[0]                ; mega_mux:MemToRegMux|out[10] ; clock      ; clock    ; None                       ; None                       ; 2.084 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------+
; tsu                                                                                           ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                     ; To Clock ;
+-------+--------------+------------+-------+----------------------------------------+----------+
; N/A   ; None         ; 6.220 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
; N/A   ; None         ; 5.968 ns   ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A   ; None         ; 5.930 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A   ; None         ; 5.812 ns   ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A   ; None         ; 5.586 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A   ; None         ; 5.489 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A   ; None         ; 5.476 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A   ; None         ; 5.476 ns   ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A   ; None         ; 5.474 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A   ; None         ; 5.458 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[1]  ; clock    ;
; N/A   ; None         ; 5.415 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[2]  ; clock    ;
; N/A   ; None         ; 5.415 ns   ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[0]  ; clock    ;
; N/A   ; None         ; 5.370 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A   ; None         ; 5.169 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A   ; None         ; 5.164 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A   ; None         ; 5.127 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A   ; None         ; 5.122 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A   ; None         ; 5.111 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A   ; None         ; 5.074 ns   ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A   ; None         ; 4.947 ns   ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A   ; None         ; 4.442 ns   ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A   ; None         ; 4.432 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A   ; None         ; 4.361 ns   ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A   ; None         ; 4.324 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A   ; None         ; 4.279 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A   ; None         ; 4.265 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A   ; None         ; 4.265 ns   ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A   ; None         ; 4.214 ns   ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A   ; None         ; 3.878 ns   ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A   ; None         ; 3.878 ns   ; reset ; UnidadeControle:CtrlUnit|BWrite        ; clock    ;
; N/A   ; None         ; 3.872 ns   ; reset ; UnidadeControle:CtrlUnit|DR1           ; clock    ;
; N/A   ; None         ; 3.781 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A   ; None         ; 3.781 ns   ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A   ; None         ; 3.690 ns   ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A   ; None         ; 3.562 ns   ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A   ; None         ; 3.433 ns   ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A   ; None         ; 3.246 ns   ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A   ; None         ; 3.143 ns   ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A   ; None         ; 3.133 ns   ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A   ; None         ; 3.024 ns   ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A   ; None         ; 3.013 ns   ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A   ; None         ; 3.008 ns   ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A   ; None         ; 2.980 ns   ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A   ; None         ; 0.375 ns   ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A   ; None         ; 0.327 ns   ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A   ; None         ; 0.300 ns   ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
+-------+--------------+------------+-------+----------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                              ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+------------+------------+
; N/A                                     ; None                                                ; 17.356 ns  ; mux_srcB:ALUSrcB|out[0]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.321 ns  ; mux_srcB:ALUSrcB|out[3]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.311 ns  ; mux_srcA:ALUSrcA|out[0]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.201 ns  ; mux_srcA:ALUSrcA|out[3]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.191 ns  ; mux_srcB:ALUSrcB|out[0]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.156 ns  ; mux_srcB:ALUSrcB|out[3]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.146 ns  ; mux_srcA:ALUSrcA|out[0]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 17.130 ns  ; mux_srcA:ALUSrcA|out[1]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.121 ns  ; mux_srcB:ALUSrcB|out[1]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 17.036 ns  ; mux_srcA:ALUSrcA|out[3]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.965 ns  ; mux_srcA:ALUSrcA|out[1]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.956 ns  ; mux_srcB:ALUSrcB|out[1]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.928 ns  ; mux_srcA:ALUSrcA|out[2]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.805 ns  ; mux_srcA:ALUSrcA|out[4]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.763 ns  ; mux_srcA:ALUSrcA|out[2]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.640 ns  ; mux_srcA:ALUSrcA|out[4]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.550 ns  ; mux_srcB:ALUSrcB|out[2]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.419 ns  ; mux_srcA:ALUSrcA|out[7]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.390 ns  ; mux_srcA:ALUSrcA|out[5]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.385 ns  ; mux_srcB:ALUSrcB|out[2]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.360 ns  ; mux_srcB:ALUSrcB|out[4]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.352 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.335 ns  ; mux_srcB:ALUSrcB|out[7]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.317 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.307 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.288 ns  ; mux_srcB:ALUSrcB|out[10]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.273 ns  ; mux_srcB:ALUSrcB|out[5]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.254 ns  ; mux_srcA:ALUSrcA|out[7]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.242 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 16.225 ns  ; mux_srcA:ALUSrcA|out[5]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.207 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 16.197 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.197 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 16.195 ns  ; mux_srcB:ALUSrcB|out[4]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.170 ns  ; mux_srcB:ALUSrcB|out[7]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.126 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.123 ns  ; mux_srcB:ALUSrcB|out[10]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.118 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.117 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 16.108 ns  ; mux_srcB:ALUSrcB|out[5]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 16.095 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.094 ns  ; mux_srcA:ALUSrcA|out[9]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.087 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 16.083 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.076 ns  ; mux_srcB:ALUSrcB|out[9]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.073 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 16.060 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.050 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 16.043 ns  ; mux_srcB:ALUSrcB|out[6]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 16.016 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 16.007 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.963 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.963 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.961 ns  ; mux_srcB:ALUSrcB|out[0]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.940 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.929 ns  ; mux_srcA:ALUSrcA|out[9]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.928 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.926 ns  ; mux_srcB:ALUSrcB|out[3]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.924 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.918 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.916 ns  ; mux_srcA:ALUSrcA|out[0]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.914 ns  ; mux_srcB:ALUSrcB|out[8]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.911 ns  ; mux_srcB:ALUSrcB|out[9]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.904 ns  ; mux_srcA:ALUSrcA|out[6]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.892 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.883 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.878 ns  ; mux_srcB:ALUSrcB|out[6]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.869 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.860 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.814 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.809 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.808 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.806 ns  ; mux_srcA:ALUSrcA|out[3]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.801 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.774 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.764 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.749 ns  ; mux_srcB:ALUSrcB|out[8]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.739 ns  ; mux_srcA:ALUSrcA|out[6]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.737 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.735 ns  ; mux_srcA:ALUSrcA|out[1]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.733 ns  ; mux_srcA:ALUSrcA|out[10]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.728 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.726 ns  ; mux_srcB:ALUSrcB|out[1]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.704 ns  ; mux_srcA:ALUSrcA|out[8]           ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.699 ns  ; mux_srcA:ALUSrcA|out[11]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.691 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.690 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.667 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.663 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.654 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.642 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.628 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.618 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.607 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.597 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.592 ns  ; mux_srcA:ALUSrcA|out[10]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.583 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.574 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.567 ns  ; mux_srcB:ALUSrcB|out[14]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.567 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.546 ns  ; mux_srcB:ALUSrcB|out[2]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.544 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.544 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.539 ns  ; mux_srcA:ALUSrcA|out[8]           ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.535 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.534 ns  ; mux_srcA:ALUSrcA|out[11]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.533 ns  ; mux_srcA:ALUSrcA|out[2]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.509 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.508 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.499 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.487 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.476 ns  ; mux_srcB:ALUSrcB|out[11]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.455 ns  ; mux_srcB:ALUSrcB|out[15]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.437 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.436 ns  ; mux_srcB:ALUSrcB|out[2]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.428 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.425 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.416 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.415 ns  ; mux_srcA:ALUSrcA|out[7]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; mux_srcA:ALUSrcA|out[12]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.412 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; mux_srcA:ALUSrcA|out[4]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.407 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.402 ns  ; mux_srcB:ALUSrcB|out[14]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.400 ns  ; mux_srcB:ALUSrcB|out[12]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.390 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.389 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.386 ns  ; mux_srcA:ALUSrcA|out[5]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.381 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.380 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.370 ns  ; mux_srcB:ALUSrcB|out[13]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.356 ns  ; mux_srcB:ALUSrcB|out[4]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.331 ns  ; mux_srcB:ALUSrcB|out[7]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.318 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.312 ns  ; mux_srcB:ALUSrcB|out[2]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.311 ns  ; mux_srcB:ALUSrcB|out[11]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.309 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.305 ns  ; mux_srcA:ALUSrcA|out[7]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.291 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.290 ns  ; mux_srcB:ALUSrcB|out[15]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.289 ns  ; mux_srcB:ALUSrcB|out[2]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.285 ns  ; mux_srcA:ALUSrcA|out[14]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.284 ns  ; mux_srcB:ALUSrcB|out[10]          ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.276 ns  ; mux_srcA:ALUSrcA|out[5]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; mux_srcA:ALUSrcA|out[13]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.270 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.269 ns  ; mux_srcB:ALUSrcB|out[5]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.258 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 15.256 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.247 ns  ; mux_srcA:ALUSrcA|out[12]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.246 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.246 ns  ; mux_srcB:ALUSrcB|out[4]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.235 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.235 ns  ; mux_srcB:ALUSrcB|out[12]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.222 ns  ; mux_srcA:ALUSrcA|out[15]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.221 ns  ; mux_srcB:ALUSrcB|out[7]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.214 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.205 ns  ; mux_srcB:ALUSrcB|out[13]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.199 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.190 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[20] ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; mux_srcA:ALUSrcA|out[7]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.176 ns  ; UnidadeControle:CtrlUnit|ALUOp[1] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.174 ns  ; mux_srcB:ALUSrcB|out[10]          ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.163 ns  ; UnidadeControle:CtrlUnit|ALUOp[0] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.159 ns  ; mux_srcB:ALUSrcB|out[5]           ; ALUOut[25] ; clock      ;
; N/A                                     ; None                                                ; 15.158 ns  ; mux_srcA:ALUSrcA|out[7]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.157 ns  ; mux_srcB:ALUSrcB|out[2]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.155 ns  ; mux_srcB:ALUSrcB|out[2]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.152 ns  ; mux_srcA:ALUSrcA|out[5]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.136 ns  ; mux_srcA:ALUSrcA|out[3]           ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.129 ns  ; mux_srcA:ALUSrcA|out[5]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.126 ns  ; mux_srcB:ALUSrcB|out[0]           ; ALUOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.122 ns  ; mux_srcB:ALUSrcB|out[4]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.120 ns  ; mux_srcA:ALUSrcA|out[14]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.116 ns  ; mux_srcA:ALUSrcA|out[2]           ; ALUOut[24] ; clock      ;
; N/A                                     ; None                                                ; 15.112 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[30] ; clock      ;
; N/A                                     ; None                                                ; 15.109 ns  ; mux_srcA:ALUSrcA|out[13]          ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.099 ns  ; mux_srcB:ALUSrcB|out[4]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; mux_srcB:ALUSrcB|out[7]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.091 ns  ; mux_srcA:ALUSrcA|out[4]           ; ALUOut[22] ; clock      ;
; N/A                                     ; None                                                ; 15.091 ns  ; mux_srcB:ALUSrcB|out[3]           ; ALUOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.090 ns  ; mux_srcA:ALUSrcA|out[9]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.081 ns  ; mux_srcA:ALUSrcA|out[0]           ; ALUOut[21] ; clock      ;
; N/A                                     ; None                                                ; 15.074 ns  ; mux_srcB:ALUSrcB|out[7]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.072 ns  ; mux_srcB:ALUSrcB|out[9]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.065 ns  ; mux_srcA:ALUSrcA|out[1]           ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.056 ns  ; mux_srcB:ALUSrcB|out[1]           ; ALUOut[26] ; clock      ;
; N/A                                     ; None                                                ; 15.050 ns  ; mux_srcB:ALUSrcB|out[10]          ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.039 ns  ; mux_srcB:ALUSrcB|out[6]           ; ALUOut[28] ; clock      ;
; N/A                                     ; None                                                ; 15.035 ns  ; mux_srcB:ALUSrcB|out[5]           ; ALUOut[29] ; clock      ;
; N/A                                     ; None                                                ; 15.027 ns  ; mux_srcB:ALUSrcB|out[10]          ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.026 ns  ; mux_srcA:ALUSrcA|out[7]           ; ALUOut[31] ; clock      ;
; N/A                                     ; None                                                ; 15.024 ns  ; mux_srcA:ALUSrcA|out[7]           ; Overflow   ; clock      ;
; N/A                                     ; None                                                ; 15.019 ns  ; mux_srcA:ALUSrcA|out[15]          ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.012 ns  ; mux_srcB:ALUSrcB|out[5]           ; ALUOut[27] ; clock      ;
; N/A                                     ; None                                                ; 15.011 ns  ; UnidadeControle:CtrlUnit|ALUOp[1] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 15.008 ns  ; UnidadeControle:CtrlUnit|ALUOp[2] ; LessThan   ; clock      ;
; N/A                                     ; None                                                ; 15.003 ns  ; mux_srcB:ALUSrcB|out[2]           ; ALUOut[23] ; clock      ;
; N/A                                     ; None                                                ; 14.998 ns  ; UnidadeControle:CtrlUnit|ALUOp[0] ; Zero       ; clock      ;
; N/A                                     ; None                                                ; 14.997 ns  ; mux_srcA:ALUSrcA|out[5]           ; ALUOut[31] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                   ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------+------------+------------+


+-----------------------------------------------------------------------------------------------------+
; th                                                                                                  ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                     ; To Clock ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+
; N/A           ; None        ; -0.061 ns ; reset ; UnidadeControle:CtrlUnit|state[4]      ; clock    ;
; N/A           ; None        ; -0.088 ns ; reset ; UnidadeControle:CtrlUnit|RegWrite      ; clock    ;
; N/A           ; None        ; -0.136 ns ; reset ; UnidadeControle:CtrlUnit|ALUorMem      ; clock    ;
; N/A           ; None        ; -2.741 ns ; reset ; UnidadeControle:CtrlUnit|state[0]      ; clock    ;
; N/A           ; None        ; -2.769 ns ; reset ; UnidadeControle:CtrlUnit|state[1]      ; clock    ;
; N/A           ; None        ; -2.774 ns ; reset ; UnidadeControle:CtrlUnit|PCWriteCond   ; clock    ;
; N/A           ; None        ; -2.785 ns ; reset ; UnidadeControle:CtrlUnit|state[3]      ; clock    ;
; N/A           ; None        ; -2.894 ns ; reset ; UnidadeControle:CtrlUnit|state[2]      ; clock    ;
; N/A           ; None        ; -2.904 ns ; reset ; UnidadeControle:CtrlUnit|state[6]      ; clock    ;
; N/A           ; None        ; -3.007 ns ; reset ; UnidadeControle:CtrlUnit|PCWrite       ; clock    ;
; N/A           ; None        ; -3.194 ns ; reset ; UnidadeControle:CtrlUnit|state[5]      ; clock    ;
; N/A           ; None        ; -3.323 ns ; reset ; UnidadeControle:CtrlUnit|IRWrite       ; clock    ;
; N/A           ; None        ; -3.451 ns ; reset ; UnidadeControle:CtrlUnit|ALUOutWrite   ; clock    ;
; N/A           ; None        ; -3.542 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[0] ; clock    ;
; N/A           ; None        ; -3.542 ns ; reset ; UnidadeControle:CtrlUnit|wait_count[1] ; clock    ;
; N/A           ; None        ; -3.633 ns ; reset ; UnidadeControle:CtrlUnit|DR1           ; clock    ;
; N/A           ; None        ; -3.639 ns ; reset ; UnidadeControle:CtrlUnit|MDRWrite      ; clock    ;
; N/A           ; None        ; -3.639 ns ; reset ; UnidadeControle:CtrlUnit|BWrite        ; clock    ;
; N/A           ; None        ; -3.975 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[1]     ; clock    ;
; N/A           ; None        ; -4.026 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[2]   ; clock    ;
; N/A           ; None        ; -4.026 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[0]   ; clock    ;
; N/A           ; None        ; -4.040 ns ; reset ; UnidadeControle:CtrlUnit|RegDst[0]     ; clock    ;
; N/A           ; None        ; -4.085 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[3]   ; clock    ;
; N/A           ; None        ; -4.122 ns ; reset ; UnidadeControle:CtrlUnit|USExt         ; clock    ;
; N/A           ; None        ; -4.193 ns ; reset ; UnidadeControle:CtrlUnit|MemToReg[1]   ; clock    ;
; N/A           ; None        ; -4.203 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[1]     ; clock    ;
; N/A           ; None        ; -4.708 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[1]   ; clock    ;
; N/A           ; None        ; -4.835 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[1]    ; clock    ;
; N/A           ; None        ; -4.872 ns ; reset ; UnidadeControle:CtrlUnit|PCCond[0]     ; clock    ;
; N/A           ; None        ; -4.883 ns ; reset ; UnidadeControle:CtrlUnit|PCSource[0]   ; clock    ;
; N/A           ; None        ; -4.888 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[2]    ; clock    ;
; N/A           ; None        ; -4.925 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[0]    ; clock    ;
; N/A           ; None        ; -4.930 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[1]      ; clock    ;
; N/A           ; None        ; -5.131 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[2]      ; clock    ;
; N/A           ; None        ; -5.176 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[2]  ; clock    ;
; N/A           ; None        ; -5.176 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[0]  ; clock    ;
; N/A           ; None        ; -5.219 ns ; reset ; UnidadeControle:CtrlUnit|ShiftCtrl[1]  ; clock    ;
; N/A           ; None        ; -5.235 ns ; reset ; UnidadeControle:CtrlUnit|ALUOp[0]      ; clock    ;
; N/A           ; None        ; -5.237 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[0]      ; clock    ;
; N/A           ; None        ; -5.237 ns ; reset ; UnidadeControle:CtrlUnit|MemWD[1]      ; clock    ;
; N/A           ; None        ; -5.250 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcB[1]    ; clock    ;
; N/A           ; None        ; -5.347 ns ; reset ; UnidadeControle:CtrlUnit|ALUSrcA[0]    ; clock    ;
; N/A           ; None        ; -5.573 ns ; reset ; UnidadeControle:CtrlUnit|IorD[0]       ; clock    ;
; N/A           ; None        ; -5.691 ns ; reset ; UnidadeControle:CtrlUnit|IorD[2]       ; clock    ;
; N/A           ; None        ; -5.729 ns ; reset ; UnidadeControle:CtrlUnit|MemWR         ; clock    ;
; N/A           ; None        ; -5.981 ns ; reset ; UnidadeControle:CtrlUnit|IorD[1]       ; clock    ;
+---------------+-------------+-----------+-------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 18 11:42:45 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "mux_srcA:ALUSrcA|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[0]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[31]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[0]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[1]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[2]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[3]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[4]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[5]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[6]" is a latch
    Warning: Node "mux_IorD:IorDMux|out[7]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[30]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[31]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[30]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[28]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[1]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[2]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[2]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[3]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[3]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[4]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[4]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[5]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[6]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[6]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[28]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[29]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[25]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[25]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[24]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[23]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[26]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[27]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[20]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[5]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[7]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[22]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[23]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[21]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[20]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[18]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[19]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[16]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[18]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[19]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[17]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[16]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[17]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[15]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[12]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[15]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[14]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[13]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[12]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[13]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[10]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[11]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[8]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[0]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[10]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[11]" is a latch
    Warning: Node "mux_srcA:ALUSrcA|out[9]" is a latch
    Warning: Node "mux_srcB:ALUSrcB|out[9]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[31]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[30]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[28]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[29]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[24]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[26]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[1]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[2]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[3]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[4]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[5]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[6]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[27]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[25]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[23]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[22]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[20]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[7]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[21]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[18]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[19]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[16]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[17]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[14]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[15]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[12]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[13]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[10]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[11]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[8]" is a latch
    Warning: Node "mega_mux:MemToRegMux|out[9]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[2]" as buffer
    Info: Detected gated clock "mega_mux:MemToRegMux|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|MemToReg[3]" as buffer
    Info: Detected gated clock "mux_IorD:IorDMux|Mux8~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[1]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|IorD[2]" as buffer
    Info: Detected gated clock "mux_srcB:ALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[2]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcB[1]" as buffer
    Info: Detected gated clock "mux_srcA:ALUSrcA|Mux32~0" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[0]" as buffer
    Info: Detected ripple clock "UnidadeControle:CtrlUnit|ALUSrcA[1]" as buffer
Info: Clock "clock" has Internal fmax of 37.99 MHz between source register "mux_srcB:ALUSrcB|out[0]" and destination register "Registrador:PC|Saida[10]" (period= 26.32 ns)
    Info: + Longest register to register delay is 9.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.243 ns) + CELL(0.225 ns) = 0.468 ns; Loc. = LCCOMB_X15_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[0]~1'
        Info: 3: + IC(0.322 ns) + CELL(0.225 ns) = 1.015 ns; Loc. = LCCOMB_X15_Y13_N14; Fanout = 8; COMB Node = 'Ula32:ALU|carry_temp[1]~2'
        Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 1.638 ns; Loc. = LCCOMB_X15_Y13_N6; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[4]~4DUPLICATE'
        Info: 5: + IC(0.312 ns) + CELL(0.225 ns) = 2.175 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[5]~6'
        Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 2.442 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 2.706 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 8: + IC(0.226 ns) + CELL(0.053 ns) = 2.985 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.258 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.526 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 11: + IC(0.618 ns) + CELL(0.053 ns) = 4.197 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 12: + IC(0.235 ns) + CELL(0.053 ns) = 4.485 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 13: + IC(1.117 ns) + CELL(0.225 ns) = 5.827 ns; Loc. = LCCOMB_X14_Y15_N8; Fanout = 1; COMB Node = 'Ula32:ALU|Maior~8'
        Info: 14: + IC(0.299 ns) + CELL(0.053 ns) = 6.179 ns; Loc. = LCCOMB_X13_Y15_N26; Fanout = 1; COMB Node = 'Ula32:ALU|Maior~9'
        Info: 15: + IC(0.305 ns) + CELL(0.154 ns) = 6.638 ns; Loc. = LCCOMB_X13_Y15_N28; Fanout = 1; COMB Node = 'Ula32:ALU|Maior~10'
        Info: 16: + IC(0.301 ns) + CELL(0.053 ns) = 6.992 ns; Loc. = LCCOMB_X14_Y15_N28; Fanout = 6; COMB Node = 'Ula32:ALU|Maior~11'
        Info: 17: + IC(0.601 ns) + CELL(0.053 ns) = 7.646 ns; Loc. = LCCOMB_X14_Y16_N26; Fanout = 4; COMB Node = 'Ula32:ALU|Maior~12'
        Info: 18: + IC(0.236 ns) + CELL(0.053 ns) = 7.935 ns; Loc. = LCCOMB_X14_Y16_N18; Fanout = 21; COMB Node = 'PCWCtrl~0DUPLICATE'
        Info: 19: + IC(0.921 ns) + CELL(0.746 ns) = 9.602 ns; Loc. = LCFF_X11_Y12_N5; Fanout = 3; REG Node = 'Registrador:PC|Saida[10]'
        Info: Total cell delay = 2.740 ns ( 28.54 % )
        Info: Total interconnect delay = 6.862 ns ( 71.46 % )
    Info: - Smallest clock skew is -3.468 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X11_Y12_N5; Fanout = 3; REG Node = 'Registrador:PC|Saida[10]'
            Info: Total cell delay = 1.472 ns ( 59.05 % )
            Info: Total interconnect delay = 1.021 ns ( 40.95 % )
        Info: - Longest clock path from clock "clock" to source register is 5.961 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(1.030 ns) + CELL(0.712 ns) = 2.596 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
            Info: 3: + IC(1.037 ns) + CELL(0.053 ns) = 3.686 ns; Loc. = LCCOMB_X6_Y14_N10; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
            Info: 4: + IC(1.325 ns) + CELL(0.000 ns) = 5.011 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 5.961 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
            Info: Total cell delay = 1.672 ns ( 28.05 % )
            Info: Total interconnect delay = 4.289 ns ( 71.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:ALUOutReg|Saida[25]" and destination pin or register "mega_mux:MemToRegMux|out[25]" for clock "clock" (Hold time is 2.957 ns)
    Info: + Largest clock skew is 4.005 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.460 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.819 ns) + CELL(0.712 ns) = 2.385 ns; Loc. = LCFF_X5_Y10_N19; Fanout = 24; REG Node = 'UnidadeControle:CtrlUnit|MemToReg[1]'
            Info: 3: + IC(0.744 ns) + CELL(0.346 ns) = 3.475 ns; Loc. = LCCOMB_X10_Y10_N28; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux|Mux32~0'
            Info: 4: + IC(1.893 ns) + CELL(0.000 ns) = 5.368 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'mega_mux:MemToRegMux|Mux32~0clkctrl'
            Info: 5: + IC(0.867 ns) + CELL(0.225 ns) = 6.460 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 32; REG Node = 'mega_mux:MemToRegMux|out[25]'
            Info: Total cell delay = 2.137 ns ( 33.08 % )
            Info: Total interconnect delay = 4.323 ns ( 66.92 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.455 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N23; Fanout = 4; REG Node = 'Registrador:ALUOutReg|Saida[25]'
            Info: Total cell delay = 1.472 ns ( 59.96 % )
            Info: Total interconnect delay = 0.983 ns ( 40.04 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.954 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N23; Fanout = 4; REG Node = 'Registrador:ALUOutReg|Saida[25]'
        Info: 2: + IC(0.263 ns) + CELL(0.228 ns) = 0.491 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 1; COMB Node = 'mega_mux:MemToRegMux|Mux25~1'
        Info: 3: + IC(0.235 ns) + CELL(0.228 ns) = 0.954 ns; Loc. = LCCOMB_X14_Y19_N4; Fanout = 32; REG Node = 'mega_mux:MemToRegMux|out[25]'
        Info: Total cell delay = 0.456 ns ( 47.80 % )
        Info: Total interconnect delay = 0.498 ns ( 52.20 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "UnidadeControle:CtrlUnit|IorD[1]" (data pin = "reset", clock pin = "clock") is 6.220 ns
    Info: + Longest pin to register delay is 8.193 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'
        Info: 2: + IC(4.482 ns) + CELL(0.225 ns) = 5.581 ns; Loc. = LCCOMB_X5_Y10_N12; Fanout = 1; COMB Node = 'UnidadeControle:CtrlUnit|MemWR~1'
        Info: 3: + IC(0.696 ns) + CELL(0.357 ns) = 6.634 ns; Loc. = LCCOMB_X5_Y14_N4; Fanout = 4; COMB Node = 'UnidadeControle:CtrlUnit|MemWR~3'
        Info: 4: + IC(0.813 ns) + CELL(0.746 ns) = 8.193 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit|IorD[1]'
        Info: Total cell delay = 2.202 ns ( 26.88 % )
        Info: Total interconnect delay = 5.991 ns ( 73.12 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.591 ns) + CELL(0.618 ns) = 2.063 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 9; REG Node = 'UnidadeControle:CtrlUnit|IorD[1]'
        Info: Total cell delay = 1.472 ns ( 71.35 % )
        Info: Total interconnect delay = 0.591 ns ( 28.65 % )
Info: tco from clock "clock" to destination pin "LessThan" through register "mux_srcB:ALUSrcB|out[0]" is 17.356 ns
    Info: + Longest clock path from clock "clock" to source register is 5.961 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(1.030 ns) + CELL(0.712 ns) = 2.596 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 22; REG Node = 'UnidadeControle:CtrlUnit|ALUSrcB[1]'
        Info: 3: + IC(1.037 ns) + CELL(0.053 ns) = 3.686 ns; Loc. = LCCOMB_X6_Y14_N10; Fanout = 1; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0'
        Info: 4: + IC(1.325 ns) + CELL(0.000 ns) = 5.011 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'mux_srcB:ALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 5.961 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: Total cell delay = 1.672 ns ( 28.05 % )
        Info: Total interconnect delay = 4.289 ns ( 71.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 11.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X15_Y13_N22; Fanout = 6; REG Node = 'mux_srcB:ALUSrcB|out[0]'
        Info: 2: + IC(0.243 ns) + CELL(0.225 ns) = 0.468 ns; Loc. = LCCOMB_X15_Y13_N20; Fanout = 3; COMB Node = 'Ula32:ALU|carry_temp[0]~1'
        Info: 3: + IC(0.322 ns) + CELL(0.225 ns) = 1.015 ns; Loc. = LCCOMB_X15_Y13_N14; Fanout = 8; COMB Node = 'Ula32:ALU|carry_temp[1]~2'
        Info: 4: + IC(0.266 ns) + CELL(0.357 ns) = 1.638 ns; Loc. = LCCOMB_X15_Y13_N6; Fanout = 1; COMB Node = 'Ula32:ALU|carry_temp[4]~4DUPLICATE'
        Info: 5: + IC(0.312 ns) + CELL(0.225 ns) = 2.175 ns; Loc. = LCCOMB_X14_Y13_N10; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[5]~6'
        Info: 6: + IC(0.214 ns) + CELL(0.053 ns) = 2.442 ns; Loc. = LCCOMB_X14_Y13_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[7]~7'
        Info: 7: + IC(0.211 ns) + CELL(0.053 ns) = 2.706 ns; Loc. = LCCOMB_X14_Y13_N14; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[9]~8'
        Info: 8: + IC(0.226 ns) + CELL(0.053 ns) = 2.985 ns; Loc. = LCCOMB_X14_Y13_N16; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[11]~9'
        Info: 9: + IC(0.220 ns) + CELL(0.053 ns) = 3.258 ns; Loc. = LCCOMB_X14_Y13_N20; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[13]~10'
        Info: 10: + IC(0.215 ns) + CELL(0.053 ns) = 3.526 ns; Loc. = LCCOMB_X14_Y13_N24; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[15]~11'
        Info: 11: + IC(0.618 ns) + CELL(0.053 ns) = 4.197 ns; Loc. = LCCOMB_X14_Y15_N0; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[17]~12'
        Info: 12: + IC(0.235 ns) + CELL(0.053 ns) = 4.485 ns; Loc. = LCCOMB_X14_Y15_N4; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[19]~13'
        Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.760 ns; Loc. = LCCOMB_X14_Y15_N10; Fanout = 6; COMB Node = 'Ula32:ALU|carry_temp[21]~14'
        Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.035 ns; Loc. = LCCOMB_X14_Y15_N14; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[23]~15'
        Info: 15: + IC(0.216 ns) + CELL(0.053 ns) = 5.304 ns; Loc. = LCCOMB_X14_Y15_N16; Fanout = 7; COMB Node = 'Ula32:ALU|carry_temp[25]~16'
        Info: 16: + IC(0.225 ns) + CELL(0.053 ns) = 5.582 ns; Loc. = LCCOMB_X14_Y15_N20; Fanout = 5; COMB Node = 'Ula32:ALU|carry_temp[27]~17'
        Info: 17: + IC(0.211 ns) + CELL(0.053 ns) = 5.846 ns; Loc. = LCCOMB_X14_Y15_N24; Fanout = 11; COMB Node = 'Ula32:ALU|carry_temp[29]~18'
        Info: 18: + IC(0.610 ns) + CELL(0.053 ns) = 6.509 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 14; COMB Node = 'Ula32:ALU|carry_temp[31]~19'
        Info: 19: + IC(0.866 ns) + CELL(0.378 ns) = 7.753 ns; Loc. = LCCOMB_X11_Y18_N2; Fanout = 1; COMB Node = 'Ula32:ALU|Menor'
        Info: 20: + IC(1.498 ns) + CELL(2.144 ns) = 11.395 ns; Loc. = PIN_L23; Fanout = 0; PIN Node = 'LessThan'
        Info: Total cell delay = 4.243 ns ( 37.24 % )
        Info: Total interconnect delay = 7.152 ns ( 62.76 % )
Info: th for register "UnidadeControle:CtrlUnit|state[4]" (data pin = "reset", clock pin = "clock") is -0.061 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 12; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1418; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X15_Y15_N19; Fanout = 72; REG Node = 'UnidadeControle:CtrlUnit|state[4]'
        Info: Total cell delay = 1.472 ns ( 59.81 % )
        Info: Total interconnect delay = 0.989 ns ( 40.19 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.671 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 24; PIN Node = 'reset'
        Info: 2: + IC(1.294 ns) + CELL(0.503 ns) = 2.671 ns; Loc. = LCFF_X15_Y15_N19; Fanout = 72; REG Node = 'UnidadeControle:CtrlUnit|state[4]'
        Info: Total cell delay = 1.377 ns ( 51.55 % )
        Info: Total interconnect delay = 1.294 ns ( 48.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Sat May 18 11:42:47 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


