Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off half_adder -c half_adder --vector_source="D:/git/sdp/pr0/half_adder_ver.vwf" --testbench_file="D:/git/sdp/pr0/simulation/qsim/half_adder_ver.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Oct 03 18:36:15 2021
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off half_adder -c half_adder --vector_source=D:/git/sdp/pr0/half_adder_ver.vwf --testbench_file=D:/git/sdp/pr0/simulation/qsim/half_adder_ver.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory="D:/git/sdp/pr0/simulation/qsim/" half_adder -c half_adder

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Oct 03 18:36:16 2021
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=verilog --output_directory=D:/git/sdp/pr0/simulation/qsim/ half_adder -c half_adder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file half_adder_7_1200mv_85c_slow.vo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file half_adder_7_1200mv_0c_slow.vo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file half_adder_min_1200mv_0c_fast.vo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file half_adder.vo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file half_adder_7_1200mv_85c_v_slow.sdo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file half_adder_7_1200mv_0c_v_slow.sdo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file half_adder_min_1200mv_0c_v_fast.sdo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file half_adder_v.sdo in folder "D:/git/sdp/pr0/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Sun Oct 03 18:36:17 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/git/sdp/pr0/simulation/qsim/half_adder.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.1/modelsim_ase/win32aloem//vsim -c -do half_adder.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl


# 10.5b

# do half_adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:18 on Oct 03,2021
# vlog -work work half_adder.vo 

# -- Compiling module half_adder_ver
# -- Compiling module hard_block
# 
# Top level modules:
# 	half_adder_ver
# End time: 18:36:18 on Oct 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:18 on Oct 03,2021
# vlog -work work half_adder_ver.vwf.vt 
# -- Compiling module half_adder_ver_vlg_vec_tst
# 
# Top level modules:
# 	half_adder_ver_vlg_vec_tst
# End time: 18:36:18 on Oct 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.half_adder_ver_vlg_vec_tst 
# Start time: 18:36:18 on Oct 03,2021
# Loading work.half_adder_ver_vlg_vec_tst
# Loading work.half_adder_ver
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from half_adder_v.sdo
# Loading timing data from half_adder_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /half_adder_ver_vlg_vec_tst File: half_adder_ver.vwf.vt
# after#26
# ** Note: $finish    : half_adder_ver.vwf.vt(48)
#    Time: 200 ns  Iteration: 0  Instance: /half_adder_ver_vlg_vec_tst
# End time: 18:36:18 on Oct 03,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/git/sdp/pr0/half_adder_ver.vwf...

Reading D:/git/sdp/pr0/simulation/qsim/half_adder.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to D:/git/sdp/pr0/simulation/qsim/half_adder_20211003183618.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.