// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sw_pe_array_sw_extend (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        qs_baddr_V,
        qs_V_address0,
        qs_V_ce0,
        qs_V_q0,
        ts_baddr_V,
        qlen,
        tlen_V,
        o_ins,
        e_ins,
        o_del,
        e_del,
        w_in,
        h0,
        regScore_read,
        max_ins,
        max_del,
        qle_ret_read,
        tle_ret_read,
        gtle_ret_read,
        gscore_ret_read,
        maxoff_ret_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 9'b1;
parameter    ap_ST_st2_fsm_1 = 9'b10;
parameter    ap_ST_st3_fsm_2 = 9'b100;
parameter    ap_ST_st4_fsm_3 = 9'b1000;
parameter    ap_ST_st5_fsm_4 = 9'b10000;
parameter    ap_ST_pp0_stg0_fsm_5 = 9'b100000;
parameter    ap_ST_st11_fsm_6 = 9'b1000000;
parameter    ap_ST_st12_fsm_7 = 9'b10000000;
parameter    ap_ST_st13_fsm_8 = 9'b100000000;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv3_7 = 3'b111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv9_2 = 9'b10;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [8:0] qs_baddr_V;
output  [10:0] qs_V_address0;
output   qs_V_ce0;
input  [3:0] qs_V_q0;
input  [10:0] ts_baddr_V;
input  [7:0] qlen;
input  [10:0] tlen_V;
input  [7:0] o_ins;
input  [7:0] e_ins;
input  [7:0] o_del;
input  [7:0] e_del;
input  [7:0] w_in;
input  [7:0] h0;
input  [15:0] regScore_read;
input  [15:0] max_ins;
input  [15:0] max_del;
input  [15:0] qle_ret_read;
input  [15:0] tle_ret_read;
input  [15:0] gtle_ret_read;
input  [15:0] gscore_ret_read;
input  [15:0] maxoff_ret_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] qs_V_address0;
reg qs_V_ce0;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm = 9'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_27;
reg   [7:0] mj_reg_505;
reg   [7:0] ap_reg_ppstg_mj_reg_505_pp0_it1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_5;
reg    ap_sig_bdd_71;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg   [7:0] ap_reg_ppstg_mj_reg_505_pp0_it2;
reg   [7:0] ap_reg_ppstg_mj_reg_505_pp0_it3;
reg   [7:0] h_reg_515;
reg   [7:0] tmp_eme_4_reg_527;
reg   [7:0] f_reg_647;
reg   [7:0] max_1_reg_659;
reg   [7:0] backw_tmp_reg_671;
reg   [7:0] backw_reg_reg_682;
reg   [7:0] forw_update_reg_694;
reg   [7:0] forw_tmp_reg_706;
reg   [7:0] h1_reg_reg_718;
reg   [7:0] max_j_1_reg_728;
wire   [7:0] oe_ins_fu_821_p2;
reg   [7:0] oe_ins_reg_1974;
wire   [7:0] tmp_71_fu_827_p1;
reg   [7:0] tmp_71_reg_1979;
wire   [7:0] tmp_76_fu_831_p1;
reg   [7:0] tmp_76_reg_1984;
wire   [7:0] tmp_eme_1_cast_fu_861_p1;
reg   [7:0] tmp_eme_1_cast_reg_1989;
wire   [7:0] h1_init_val_fu_865_p2;
reg   [7:0] h1_init_val_reg_1994;
wire   [9:0] tmp_cast_fu_871_p1;
reg   [9:0] tmp_cast_reg_1999;
wire   [7:0] sum_fu_875_p2;
reg   [7:0] sum_reg_2004;
wire   [1:0] k_V_fu_921_p2;
reg   [1:0] k_V_reg_2012;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_169;
wire   [9:0] prev_V_fu_927_p1;
reg   [9:0] prev_V_reg_2017;
wire   [0:0] tmp_8_fu_915_p2;
wire   [7:0] aw_tmp_fu_935_p2;
reg   [7:0] aw_tmp_reg_2022;
wire   [7:0] aw_tmp_2_fu_949_p3;
reg   [7:0] aw_tmp_2_reg_2029;
wire   [0:0] tmp_15_fu_960_p2;
reg   [0:0] tmp_15_reg_2034;
wire   [7:0] aw1_1_fu_1011_p3;
reg   [7:0] aw1_1_reg_2039;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_191;
wire  signed [12:0] tmp_16_cast_fu_1020_p1;
reg  signed [12:0] tmp_16_cast_reg_2045;
wire  signed [12:0] tmp_29_cast_fu_1030_p1;
reg  signed [12:0] tmp_29_cast_reg_2050;
wire   [0:0] tmp_19_fu_1034_p2;
reg   [0:0] tmp_19_reg_2055;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_204;
wire   [10:0] i_V_fu_1039_p2;
reg   [10:0] i_V_reg_2059;
wire   [12:0] tmp_18_cast_fu_1045_p1;
reg   [12:0] tmp_18_cast_reg_2064;
wire   [7:0] h1_init_val_2_fu_1059_p2;
reg   [7:0] h1_init_val_2_reg_2074;
wire   [6:0] p_s_fu_1076_p3;
reg   [6:0] p_s_reg_2079;
wire   [7:0] j_fu_1108_p3;
reg   [7:0] j_reg_2084;
wire   [7:0] end_1_fu_1142_p3;
reg   [7:0] end_1_reg_2091;
wire   [11:0] max_ie_V_cast_fu_1150_p1;
reg   [11:0] max_ie_V_cast_reg_2097;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_230;
wire   [7:0] p_cast_fu_1154_p1;
wire   [7:0] qlen_end_1_fu_1161_p3;
reg   [7:0] qlen_end_1_reg_2108;
wire   [7:0] beg_1_fu_1172_p3;
reg   [7:0] beg_1_reg_2114;
wire   [0:0] tmp_36_fu_1179_p2;
reg   [0:0] tmp_36_reg_2120;
wire   [2:0] tmp_86_fu_1185_p1;
reg   [2:0] tmp_86_reg_2124;
wire   [0:0] tmp_38_fu_1189_p2;
reg   [0:0] tmp_38_reg_2128;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_2128_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_2128_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_38_reg_2128_pp0_it3;
reg   [7:0] eh_arr_addr_reg_2137;
reg   [7:0] ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it1;
reg   [7:0] ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it2;
reg   [7:0] ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it3;
wire   [7:0] j_1_fu_1213_p2;
reg   [7:0] j_1_reg_2143;
wire   [7:0] h_7_fu_1219_p1;
wire   [0:0] tmp_46_fu_1233_p2;
wire   [0:0] tmp_52_fu_1239_p2;
wire   [7:0] tmp_eme_5_cast_fu_1271_p1;
wire   [2:0] tmp_91_fu_1275_p1;
wire   [7:0] h_5_fu_1295_p3;
reg   [7:0] h_5_reg_2175;
wire   [7:0] e_1_fu_1303_p2;
reg   [7:0] e_1_reg_2181;
reg   [7:0] ap_reg_ppstg_e_1_reg_2181_pp0_it3;
wire   [7:0] m_fu_1313_p3;
reg   [7:0] m_reg_2187;
wire   [0:0] tmp_63_fu_1320_p2;
reg   [0:0] tmp_63_reg_2192;
wire   [7:0] m_0_s_fu_1326_p3;
reg   [7:0] m_0_s_reg_2198;
wire   [6:0] t_1_fu_1351_p3;
reg   [6:0] t_1_reg_2203;
wire   [6:0] t_3_fu_1376_p3;
reg   [6:0] t_3_reg_2208;
wire   [7:0] backw_reg_0_backw_tmp_1_fu_1396_p3;
wire   [7:0] mj_0_j_fu_1403_p3;
wire   [7:0] f_2_fu_1475_p3;
wire   [7:0] phitmp_fu_1492_p2;
wire   [7:0] forw_tmp_5_fu_1562_p3;
reg   [7:0] forw_tmp_5_reg_2239;
reg    ap_sig_cseq_ST_st11_fsm_6;
reg    ap_sig_bdd_336;
wire   [11:0] p_0188_3_fu_1599_p3;
reg   [11:0] p_0188_3_reg_2244;
wire   [11:0] p_0182_3_fu_1607_p3;
reg   [11:0] p_0182_3_reg_2250;
wire   [0:0] tmp_69_fu_1621_p2;
reg   [0:0] tmp_69_reg_2259;
wire   [0:0] tmp_58_fu_1615_p2;
wire   [9:0] abs_mj_m_i_V_fu_1652_p3;
reg   [9:0] abs_mj_m_i_V_reg_2265;
wire   [7:0] beg_2_fu_1681_p2;
reg   [7:0] beg_2_reg_2270;
wire  signed [15:0] maxoff_ret_fu_1697_p1;
reg  signed [15:0] maxoff_ret_reg_2275;
wire  signed [15:0] tmp_s_fu_1701_p1;
reg  signed [15:0] tmp_s_reg_2280;
wire   [0:0] phitmp4_fu_1762_p2;
reg   [0:0] phitmp4_reg_2285;
wire   [7:0] end_3_fu_1804_p2;
reg    ap_sig_cseq_ST_st12_fsm_7;
reg    ap_sig_bdd_371;
wire  signed [15:0] qle_ret_cast_fu_1830_p1;
reg    ap_sig_cseq_ST_st13_fsm_8;
reg    ap_sig_bdd_380;
wire  signed [15:0] tle_ret_cast_fu_1844_p1;
wire  signed [15:0] gtle_ret_cast_fu_1858_p1;
wire  signed [15:0] gscore_ret_fu_1862_p1;
wire   [7:0] eh_arr_address0;
reg    eh_arr_ce0;
wire   [15:0] eh_arr_q0;
reg   [7:0] eh_arr_address1;
reg    eh_arr_ce1;
reg    eh_arr_we1;
reg   [15:0] eh_arr_d1;
wire   [15:0] eh_arr_q1;
reg   [15:0] tle_ret_write_assign_reg_321;
reg   [15:0] gtle_ret_write_assign_reg_330;
reg   [15:0] qle_ret_write_assign_reg_339;
reg   [15:0] gscore_ret_write_assign_reg_348;
reg   [15:0] maxoff_ret_write_assign_reg_357;
reg   [15:0] val_assign_reg_366;
reg   [1:0] p_1_reg_375;
reg   [11:0] p_3_reg_386;
reg   [11:0] p_5_reg_398;
reg   [0:0] isBreak_reg_410;
reg   [7:0] aw_tmp_s_reg_421;
reg   [10:0] max_ie_V_reg_432;
reg   [11:0] p_0188_1_reg_444;
reg   [11:0] p_0182_1_reg_455;
reg   [7:0] beg_reg_466;
reg   [7:0] end_reg_477;
reg   [7:0] tmp_eme3_reg_486;
reg   [7:0] h1_init_val1_reg_496;
reg   [7:0] mj_phi_fu_508_p4;
reg   [7:0] h_phi_fu_519_p4;
wire   [7:0] tmp_eme_2_fu_1245_p2;
wire   [7:0] ap_reg_phiprechg_tmp_eme_4_reg_527pp0_it1;
wire   [7:0] ap_reg_phiprechg_h_2_reg_545pp0_it1;
reg   [7:0] ap_reg_phiprechg_h_2_reg_545pp0_it2;
wire   [7:0] ap_reg_phiprechg_e_reg_559pp0_it1;
reg   [7:0] ap_reg_phiprechg_e_reg_559pp0_it2;
reg   [2:0] ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it1;
reg   [2:0] ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it2;
wire   [2:0] ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it0;
reg   [7:0] f_phi_fu_651_p4;
reg   [7:0] max_1_phi_fu_663_p4;
reg   [7:0] forw_update_3_phi_fu_744_p6;
wire   [7:0] forw_tmp_phi_fu_710_p4;
reg   [7:0] forw_tmp_3_phi_fu_759_p6;
wire   [7:0] h1_reg_phi_fu_721_p4;
wire   [7:0] forw_update_1_fu_1432_p1;
wire   [7:0] ap_reg_phiprechg_forw_update_3_reg_740pp0_it4;
wire   [0:0] tmp_66_fu_1420_p2;
wire   [0:0] tmp_75_fu_1426_p2;
wire   [7:0] forw_tmp_1_fu_1437_p3;
wire   [7:0] ap_reg_phiprechg_forw_tmp_3_reg_755pp0_it4;
reg   [11:0] p_0188_4_reg_770;
reg   [11:0] p_0182_4_reg_782;
wire   [63:0] tmp_21_fu_1054_p1;
wire   [63:0] tmp_41_fu_1203_p1;
wire   [63:0] tmp_42_fu_1208_p1;
wire   [63:0] tmp_43_fu_1498_p1;
reg   [7:0] max_fu_152;
wire   [7:0] max_2_fu_1667_p3;
reg   [7:0] max_j_fu_156;
wire   [7:0] max_j_2_fu_1792_p3;
reg   [11:0] max_off_V_3_fu_160;
wire   [11:0] max_off_V_2_fu_1785_p3;
reg   [11:0] max_i_V_fu_164;
wire   [11:0] max_i_V_1_fu_1660_p3;
wire   [15:0] eh_h_addr68_part_set_fu_1483_p3;
wire   [15:0] eh_e_addr_11516_part_set_fu_1502_p3;
reg   [7:0] grp_fu_795_p0;
reg   [7:0] grp_fu_802_p0;
wire   [7:0] tmp_eme_fu_835_p2;
wire   [0:0] tmp_80_fu_845_p3;
wire   [6:0] tmp_78_fu_841_p1;
wire   [6:0] tmp_eme_1_fu_853_p3;
wire   [0:0] tmp_81_fu_901_p3;
wire   [0:0] rev_fu_909_p2;
wire   [7:0] tmp_10_cast_fu_931_p1;
wire  signed [15:0] tmp_12_cast_fu_940_p1;
wire   [0:0] tmp_13_fu_944_p2;
wire  signed [15:0] tmp_14_cast_fu_956_p1;
wire  signed [15:0] w_ret_write_assign_fu_965_p1;
wire  signed [8:0] tmp_16_cast1_fu_1016_p1;
wire  signed [8:0] tmp_29_fu_1024_p2;
wire   [10:0] ts_baddr_t_V_fu_1049_p2;
wire   [0:0] tmp_84_fu_1068_p3;
wire   [6:0] tmp_83_fu_1064_p1;
wire   [12:0] tmp_23_cast_fu_1084_p1;
wire  signed [12:0] tmp_24_fu_1088_p2;
wire   [7:0] tmp_85_fu_1099_p1;
wire   [0:0] tmp_25_fu_1093_p2;
wire   [7:0] tmp_27_fu_1103_p2;
wire   [12:0] tmp_28_cast_fu_1116_p1;
wire  signed [12:0] tmp_30_fu_1120_p2;
wire   [7:0] tmp_fu_1131_p2;
wire   [0:0] tmp_31_fu_1125_p2;
wire   [7:0] end_2_fu_1137_p2;
wire   [0:0] tmp_34_fu_1157_p2;
wire   [0:0] tmp_35_fu_1167_p2;
wire   [9:0] tmp_39_cast1_fu_1194_p1;
wire   [9:0] tmp_40_fu_1198_p2;
wire   [0:0] tmp_90_fu_1255_p3;
wire   [6:0] tmp_89_fu_1251_p1;
wire   [6:0] tmp_eme_5_fu_1263_p3;
wire  signed [7:0] my_mat_load_phi_cast_fu_1279_p1;
wire  signed [7:0] h_4_fu_1283_p2;
wire   [0:0] tmp_60_fu_1289_p2;
wire   [0:0] tmp_61_fu_1308_p2;
wire   [7:0] t_fu_1334_p2;
wire   [0:0] tmp_93_fu_1343_p3;
wire   [6:0] tmp_92_fu_1339_p1;
wire   [7:0] t_2_fu_1359_p2;
wire   [0:0] tmp_95_fu_1368_p3;
wire   [6:0] tmp_94_fu_1364_p1;
wire   [0:0] grp_fu_795_p2;
wire   [7:0] backw_reg_2_fu_1388_p3;
wire  signed [8:0] tmp_64_cast_fu_1410_p1;
wire   [8:0] tmp_39_cast_fu_1384_p1;
wire  signed [8:0] tmp_65_fu_1414_p2;
wire   [7:0] grp_fu_802_p2;
wire   [7:0] t_1_cast_fu_1446_p1;
wire   [0:0] tmp_77_fu_1449_p2;
wire   [7:0] f_1_fu_1464_p2;
wire   [7:0] t_3_cast_fu_1461_p1;
wire   [0:0] tmp_79_fu_1469_p2;
wire   [7:0] e_2_fu_1454_p3;
wire   [0:0] tmp_44_fu_1511_p2;
wire  signed [8:0] tmp_48_cast_fu_1526_p1;
wire   [8:0] tmp_47_cast_fu_1523_p1;
wire  signed [8:0] tmp_49_fu_1530_p2;
wire   [0:0] tmp_50_fu_1536_p2;
wire   [0:0] tmp_51_fu_1542_p2;
wire   [0:0] or_cond1_fu_1548_p2;
wire   [0:0] or_cond_fu_1517_p2;
wire   [7:0] forw_tmp_4_fu_1554_p3;
wire  signed [11:0] gscore_V_fu_1574_p1;
wire   [0:0] tmp_57_fu_1578_p2;
wire   [0:0] tmp_53_fu_1570_p2;
wire   [11:0] p_0188_1_s_fu_1584_p3;
wire   [11:0] p_0182_1_s_fu_1591_p3;
wire  signed [12:0] tmp_83_cast_fu_1627_p1;
wire  signed [12:0] tmp_70_fu_1631_p2;
wire   [9:0] tmp_88_fu_1636_p1;
wire   [0:0] abscond_fu_1640_p2;
wire   [9:0] tmp_72_fu_1646_p2;
wire   [7:0] tmp_74_fu_1675_p2;
wire   [6:0] tmp_67_fu_1709_p4;
wire   [5:0] tmp_68_fu_1722_p4;
wire  signed [7:0] tmp_79_cast_fu_1718_p1;
wire  signed [7:0] tmp_80_cast_fu_1731_p1;
wire  signed [7:0] op2_assign_fu_1735_p2;
wire  signed [9:0] tmp_72_cast_fu_1705_p1;
wire  signed [11:0] op2_assign_cast_fu_1741_p1;
wire   [0:0] slt_fu_1750_p2;
wire   [0:0] rev1_fu_1756_p2;
wire   [0:0] notlhs_fu_1745_p2;
wire  signed [11:0] max_off_V_fu_1768_p1;
wire   [0:0] tmp_73_fu_1771_p2;
wire   [11:0] max_off_V_1_fu_1777_p3;
wire   [7:0] tmp5_fu_1799_p2;
wire  signed [8:0] tmp_67_cast_fu_1820_p1;
wire  signed [8:0] qle_ret_fu_1824_p2;
wire  signed [12:0] tmp_69_cast_fu_1834_p1;
wire  signed [12:0] tle_ret_fu_1838_p2;
wire  signed [12:0] tmp_70_cast_fu_1848_p1;
wire  signed [12:0] gtle_ret_fu_1852_p2;
reg   [15:0] ap_return_0_preg = 16'b0000000000000000;
reg   [15:0] ap_return_1_preg = 16'b0000000000000000;
reg   [15:0] ap_return_2_preg = 16'b0000000000000000;
reg   [15:0] ap_return_3_preg = 16'b0000000000000000;
reg   [15:0] ap_return_4_preg = 16'b0000000000000000;
reg   [15:0] ap_return_5_preg = 16'b0000000000000000;
reg   [15:0] ap_return_6_preg = 16'b0000000000000000;
reg   [8:0] ap_NS_fsm;
reg    ap_sig_bdd_291;
reg    ap_sig_bdd_454;
reg    ap_sig_bdd_458;
reg    ap_sig_bdd_464;
reg    ap_sig_bdd_446;
reg    ap_sig_bdd_530;
reg    ap_sig_bdd_262;
reg    ap_sig_bdd_1442;
reg    ap_sig_bdd_1444;
reg    ap_sig_bdd_323;


sw_pe_array_sw_extend_eh_arr #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
eh_arr_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( eh_arr_address0 ),
    .ce0( eh_arr_ce0 ),
    .q0( eh_arr_q0 ),
    .address1( eh_arr_address1 ),
    .ce1( eh_arr_ce1 ),
    .we1( eh_arr_we1 ),
    .d1( eh_arr_d1 ),
    .q1( eh_arr_q1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_lv1_0 == tmp_38_fu_1189_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
    end
end

/// ap_return_0_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_0_preg
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
            ap_return_0_preg <= val_assign_reg_366;
        end
    end
end

/// ap_return_1_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_1_preg
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
            ap_return_1_preg <= w_ret_write_assign_fu_965_p1;
        end
    end
end

/// ap_return_2_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_2_preg
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
            ap_return_2_preg <= qle_ret_write_assign_reg_339;
        end
    end
end

/// ap_return_3_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_3_preg
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
            ap_return_3_preg <= tle_ret_write_assign_reg_321;
        end
    end
end

/// ap_return_4_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_4_preg
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
            ap_return_4_preg <= gtle_ret_write_assign_reg_330;
        end
    end
end

/// ap_return_5_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_5_preg
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
            ap_return_5_preg <= gscore_ret_write_assign_reg_348;
        end
    end
end

/// ap_return_6_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_return_6_preg
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= ap_const_lv16_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
            ap_return_6_preg <= maxoff_ret_write_assign_reg_357;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (ap_const_lv1_0 == tmp_36_reg_2120))) begin
        ap_reg_phiprechg_e_reg_559pp0_it2 <= {{eh_arr_q0[ap_const_lv32_F : ap_const_lv32_8]}};
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & (ap_const_lv1_0 == tmp_46_fu_1233_p2) & (ap_const_lv1_0 == tmp_52_fu_1239_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & ~(ap_const_lv1_0 == tmp_46_fu_1233_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & (ap_const_lv1_0 == tmp_46_fu_1233_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1239_p2)))) begin
        ap_reg_phiprechg_e_reg_559pp0_it2 <= ap_const_lv8_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        ap_reg_phiprechg_e_reg_559pp0_it2 <= ap_reg_phiprechg_e_reg_559pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_446) begin
        if (ap_sig_bdd_464) begin
            ap_reg_phiprechg_h_2_reg_545pp0_it2 <= h_phi_fu_519_p4;
        end else if (ap_sig_bdd_458) begin
            ap_reg_phiprechg_h_2_reg_545pp0_it2 <= h0;
        end else if (ap_sig_bdd_454) begin
            ap_reg_phiprechg_h_2_reg_545pp0_it2 <= h_7_fu_1219_p1;
        end else if (ap_sig_bdd_291) begin
            ap_reg_phiprechg_h_2_reg_545pp0_it2 <= tmp_eme_5_cast_fu_1271_p1;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_h_2_reg_545pp0_it2 <= ap_reg_phiprechg_h_2_reg_545pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_262) begin
        if (ap_sig_bdd_530) begin
            ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it1 <= ap_const_lv3_7;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it1 <= ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_1) & (tmp_86_reg_2124 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_2) & (tmp_86_reg_2124 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_3) & (tmp_86_reg_2124 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_86_reg_2124 == ap_const_lv3_0) & (tmp_91_fu_1275_p1 == ap_const_lv3_0)))) begin
        ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it2 <= ap_const_lv3_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_86_reg_2124 == ap_const_lv3_0) & (tmp_91_fu_1275_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_86_reg_2124 == ap_const_lv3_0) & (tmp_91_fu_1275_p1 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_86_reg_2124 == ap_const_lv3_0) & (tmp_91_fu_1275_p1 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_0) & (tmp_86_reg_2124 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_2) & (tmp_86_reg_2124 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_3) & (tmp_86_reg_2124 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_0) & (tmp_86_reg_2124 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_1) & (tmp_86_reg_2124 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_3) & (tmp_86_reg_2124 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_0) & (tmp_86_reg_2124 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_1) & (tmp_86_reg_2124 == ap_const_lv3_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_91_fu_1275_p1 == ap_const_lv3_2) & (tmp_86_reg_2124 == ap_const_lv3_3)))) begin
        ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it2 <= ap_const_lv3_4;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (tmp_86_reg_2124 == ap_const_lv3_0) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_3) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_2) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_1) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_3) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_2) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_1) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_0) & (tmp_86_reg_2124 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_3) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_2) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_1) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_0) & (tmp_86_reg_2124 == ap_const_lv3_2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_3) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_2) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_1) & ~(tmp_91_fu_1275_p1 == ap_const_lv3_0) & (tmp_86_reg_2124 == ap_const_lv3_3)))) begin
        ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it2 <= ap_const_lv3_7;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it2 <= ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        backw_reg_reg_682 <= backw_reg_0_backw_tmp_1_fu_1396_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        backw_reg_reg_682 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        backw_tmp_reg_671 <= phitmp_fu_1492_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        backw_tmp_reg_671 <= ap_const_lv8_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        beg_reg_466 <= beg_2_reg_2270;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        beg_reg_466 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        end_reg_477 <= end_3_fu_1804_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        end_reg_477 <= qlen;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        f_reg_647 <= f_2_fu_1475_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        f_reg_647 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        forw_tmp_reg_706 <= forw_tmp_3_phi_fu_759_p6;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        forw_tmp_reg_706 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        forw_update_reg_694 <= forw_update_3_phi_fu_744_p6;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        forw_update_reg_694 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        gscore_ret_write_assign_reg_348 <= gscore_ret_fu_1862_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        gscore_ret_write_assign_reg_348 <= gscore_ret_read;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        gtle_ret_write_assign_reg_330 <= gtle_ret_cast_fu_1858_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        gtle_ret_write_assign_reg_330 <= gtle_ret_read;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        h1_init_val1_reg_496 <= h1_init_val_2_reg_2074;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        h1_init_val1_reg_496 <= h1_init_val_reg_1994;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        h1_reg_reg_718 <= m_reg_2187;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        h1_reg_reg_718 <= p_cast_fu_1154_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it1))) begin
        h_reg_515 <= tmp_eme_4_reg_527;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        h_reg_515 <= tmp_eme3_reg_486;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        isBreak_reg_410 <= phitmp4_reg_2285;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        isBreak_reg_410 <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        max_1_reg_659 <= m_0_s_reg_2198;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        max_1_reg_659 <= ap_const_lv8_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ~(ap_const_lv1_0 == tmp_19_reg_2055) & (ap_const_lv1_0 == tmp_58_fu_1615_p2))) begin
        max_fu_152 <= max_2_fu_1667_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        max_fu_152 <= h0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ~(ap_const_lv1_0 == tmp_19_reg_2055) & (ap_const_lv1_0 == tmp_58_fu_1615_p2))) begin
        max_i_V_fu_164 <= max_i_V_1_fu_1660_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        max_i_V_fu_164 <= ap_const_lv12_FFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        max_ie_V_reg_432 <= i_V_reg_2059;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        max_ie_V_reg_432 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        max_j_1_reg_728 <= mj_0_j_fu_1403_p3;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        max_j_1_reg_728 <= ap_const_lv8_FF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        max_j_fu_156 <= max_j_2_fu_1792_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        max_j_fu_156 <= ap_const_lv8_FF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        max_off_V_3_fu_160 <= max_off_V_2_fu_1785_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        max_off_V_3_fu_160 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        maxoff_ret_write_assign_reg_357 <= maxoff_ret_reg_2275;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        maxoff_ret_write_assign_reg_357 <= maxoff_ret_read;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128))) begin
        mj_reg_505 <= j_1_reg_2143;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        mj_reg_505 <= j_reg_2084;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        p_0182_1_reg_455 <= p_0182_3_reg_2250;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_0182_1_reg_455 <= p_5_reg_398;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ~(ap_const_lv1_0 == tmp_19_reg_2055) & ~(ap_const_lv1_0 == tmp_58_fu_1615_p2))) begin
        p_0182_4_reg_782 <= p_0182_3_fu_1607_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_19_fu_1034_p2))) begin
        p_0182_4_reg_782 <= p_0182_1_reg_455;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        p_0188_1_reg_444 <= p_0188_3_reg_2244;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        p_0188_1_reg_444 <= p_3_reg_386;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ~(ap_const_lv1_0 == tmp_19_reg_2055) & ~(ap_const_lv1_0 == tmp_58_fu_1615_p2))) begin
        p_0188_4_reg_770 <= p_0188_3_fu_1599_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (ap_const_lv1_0 == tmp_19_fu_1034_p2))) begin
        p_0188_4_reg_770 <= p_0188_1_reg_444;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        p_1_reg_375 <= k_V_reg_2012;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_1_reg_375 <= ap_const_lv2_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        p_3_reg_386 <= p_0188_4_reg_770;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_3_reg_386 <= ap_const_lv12_FFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        p_5_reg_398 <= p_0182_4_reg_782;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        p_5_reg_398 <= ap_const_lv12_FFF;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        qle_ret_write_assign_reg_339 <= qle_ret_cast_fu_1830_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        qle_ret_write_assign_reg_339 <= qle_ret_read;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        tle_ret_write_assign_reg_321 <= tle_ret_cast_fu_1844_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tle_ret_write_assign_reg_321 <= tle_ret_read;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st12_fsm_7)) begin
        tmp_eme3_reg_486 <= h_reg_515;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        tmp_eme3_reg_486 <= tmp_eme_1_cast_reg_1989;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & (ap_const_lv1_0 == tmp_36_reg_2120)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & ~(ap_const_lv1_0 == tmp_46_fu_1233_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & (ap_const_lv1_0 == tmp_46_fu_1233_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1239_p2)))) begin
        tmp_eme_4_reg_527 <= h_phi_fu_519_p4;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & (ap_const_lv1_0 == tmp_46_fu_1233_p2) & (ap_const_lv1_0 == tmp_52_fu_1239_p2))) begin
        tmp_eme_4_reg_527 <= tmp_eme_2_fu_1245_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        tmp_eme_4_reg_527 <= ap_reg_phiprechg_tmp_eme_4_reg_527pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        val_assign_reg_366 <= tmp_s_reg_2280;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        val_assign_reg_366 <= regScore_read;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ~(ap_const_lv1_0 == tmp_19_reg_2055) & (ap_const_lv1_0 == tmp_58_fu_1615_p2))) begin
        abs_mj_m_i_V_reg_2265 <= abs_mj_m_i_V_fu_1652_p3;
        beg_2_reg_2270 <= beg_2_fu_1681_p2;
        tmp_69_reg_2259 <= tmp_69_fu_1621_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_true == ap_true)) begin
        ap_reg_ppstg_e_1_reg_2181_pp0_it3 <= e_1_reg_2181;
        ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it2 <= ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it1;
        ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it3 <= ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it2;
        ap_reg_ppstg_mj_reg_505_pp0_it2 <= ap_reg_ppstg_mj_reg_505_pp0_it1;
        ap_reg_ppstg_mj_reg_505_pp0_it3 <= ap_reg_ppstg_mj_reg_505_pp0_it2;
        ap_reg_ppstg_tmp_38_reg_2128_pp0_it2 <= ap_reg_ppstg_tmp_38_reg_2128_pp0_it1;
        ap_reg_ppstg_tmp_38_reg_2128_pp0_it3 <= ap_reg_ppstg_tmp_38_reg_2128_pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5)) begin
        ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it1 <= eh_arr_addr_reg_2137;
        ap_reg_ppstg_mj_reg_505_pp0_it1 <= mj_reg_505;
        ap_reg_ppstg_tmp_38_reg_2128_pp0_it1 <= tmp_38_reg_2128;
        tmp_38_reg_2128 <= tmp_38_fu_1189_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        aw1_1_reg_2039 <= aw1_1_fu_1011_p3;
        tmp_16_cast_reg_2045 <= tmp_16_cast_fu_1020_p1;
        tmp_29_cast_reg_2050 <= tmp_29_cast_fu_1030_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        aw_tmp_2_reg_2029 <= aw_tmp_2_fu_949_p3;
        aw_tmp_reg_2022 <= aw_tmp_fu_935_p2;
        prev_V_reg_2017 <= prev_V_fu_927_p1;
        tmp_15_reg_2034 <= tmp_15_fu_960_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st13_fsm_8)) begin
        aw_tmp_s_reg_421 <= aw_tmp_reg_2022;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        beg_1_reg_2114 <= beg_1_fu_1172_p3;
        max_ie_V_cast_reg_2097[0] <= max_ie_V_cast_fu_1150_p1[0];
max_ie_V_cast_reg_2097[1] <= max_ie_V_cast_fu_1150_p1[1];
max_ie_V_cast_reg_2097[2] <= max_ie_V_cast_fu_1150_p1[2];
max_ie_V_cast_reg_2097[3] <= max_ie_V_cast_fu_1150_p1[3];
max_ie_V_cast_reg_2097[4] <= max_ie_V_cast_fu_1150_p1[4];
max_ie_V_cast_reg_2097[5] <= max_ie_V_cast_fu_1150_p1[5];
max_ie_V_cast_reg_2097[6] <= max_ie_V_cast_fu_1150_p1[6];
max_ie_V_cast_reg_2097[7] <= max_ie_V_cast_fu_1150_p1[7];
max_ie_V_cast_reg_2097[8] <= max_ie_V_cast_fu_1150_p1[8];
max_ie_V_cast_reg_2097[9] <= max_ie_V_cast_fu_1150_p1[9];
max_ie_V_cast_reg_2097[10] <= max_ie_V_cast_fu_1150_p1[10];
        qlen_end_1_reg_2108 <= qlen_end_1_fu_1161_p3;
        tmp_36_reg_2120 <= tmp_36_fu_1179_p2;
        tmp_86_reg_2124 <= tmp_86_fu_1185_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it1)) begin
        e_1_reg_2181 <= e_1_fu_1303_p2;
        h_5_reg_2175 <= h_5_fu_1295_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & ~(ap_const_lv1_0 == tmp_38_fu_1189_p2))) begin
        eh_arr_addr_reg_2137 <= tmp_42_fu_1208_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_lv1_0 == tmp_19_fu_1034_p2))) begin
        end_1_reg_2091 <= end_1_fu_1142_p3;
        h1_init_val_2_reg_2074 <= h1_init_val_2_fu_1059_p2;
        j_reg_2084 <= j_fu_1108_p3;
        p_s_reg_2079 <= p_s_fu_1076_p3;
        tmp_18_cast_reg_2064[0] <= tmp_18_cast_fu_1045_p1[0];
tmp_18_cast_reg_2064[1] <= tmp_18_cast_fu_1045_p1[1];
tmp_18_cast_reg_2064[2] <= tmp_18_cast_fu_1045_p1[2];
tmp_18_cast_reg_2064[3] <= tmp_18_cast_fu_1045_p1[3];
tmp_18_cast_reg_2064[4] <= tmp_18_cast_fu_1045_p1[4];
tmp_18_cast_reg_2064[5] <= tmp_18_cast_fu_1045_p1[5];
tmp_18_cast_reg_2064[6] <= tmp_18_cast_fu_1045_p1[6];
tmp_18_cast_reg_2064[7] <= tmp_18_cast_fu_1045_p1[7];
tmp_18_cast_reg_2064[8] <= tmp_18_cast_fu_1045_p1[8];
tmp_18_cast_reg_2064[9] <= tmp_18_cast_fu_1045_p1[9];
tmp_18_cast_reg_2064[10] <= tmp_18_cast_fu_1045_p1[10];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ~(ap_const_lv1_0 == tmp_19_reg_2055))) begin
        forw_tmp_5_reg_2239 <= forw_tmp_5_fu_1562_p3;
        p_0182_3_reg_2250 <= p_0182_3_fu_1607_p3;
        p_0188_3_reg_2244 <= p_0188_3_fu_1599_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        h1_init_val_reg_1994 <= h1_init_val_fu_865_p2;
        oe_ins_reg_1974 <= oe_ins_fu_821_p2;
        sum_reg_2004 <= sum_fu_875_p2;
        tmp_71_reg_1979 <= tmp_71_fu_827_p1;
        tmp_76_reg_1984 <= tmp_76_fu_831_p1;
        tmp_cast_reg_1999[0] <= tmp_cast_fu_871_p1[0];
tmp_cast_reg_1999[1] <= tmp_cast_fu_871_p1[1];
tmp_cast_reg_1999[2] <= tmp_cast_fu_871_p1[2];
tmp_cast_reg_1999[3] <= tmp_cast_fu_871_p1[3];
tmp_cast_reg_1999[4] <= tmp_cast_fu_871_p1[4];
tmp_cast_reg_1999[5] <= tmp_cast_fu_871_p1[5];
tmp_cast_reg_1999[6] <= tmp_cast_fu_871_p1[6];
tmp_cast_reg_1999[7] <= tmp_cast_fu_871_p1[7];
tmp_cast_reg_1999[8] <= tmp_cast_fu_871_p1[8];
        tmp_eme_1_cast_reg_1989[0] <= tmp_eme_1_cast_fu_861_p1[0];
tmp_eme_1_cast_reg_1989[1] <= tmp_eme_1_cast_fu_861_p1[1];
tmp_eme_1_cast_reg_1989[2] <= tmp_eme_1_cast_fu_861_p1[2];
tmp_eme_1_cast_reg_1989[3] <= tmp_eme_1_cast_fu_861_p1[3];
tmp_eme_1_cast_reg_1989[4] <= tmp_eme_1_cast_fu_861_p1[4];
tmp_eme_1_cast_reg_1989[5] <= tmp_eme_1_cast_fu_861_p1[5];
tmp_eme_1_cast_reg_1989[6] <= tmp_eme_1_cast_fu_861_p1[6];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        i_V_reg_2059 <= i_V_fu_1039_p2;
        tmp_19_reg_2055 <= tmp_19_fu_1034_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_const_lv1_0 == tmp_38_fu_1189_p2))) begin
        j_1_reg_2143 <= j_1_fu_1213_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        k_V_reg_2012 <= k_V_fu_921_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it2))) begin
        m_0_s_reg_2198 <= m_0_s_fu_1326_p3;
        m_reg_2187 <= m_fu_1313_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ((ap_const_lv1_0 == tmp_19_reg_2055) | ~(ap_const_lv1_0 == tmp_58_fu_1615_p2)))) begin
        maxoff_ret_reg_2275 <= maxoff_ret_fu_1697_p1;
        phitmp4_reg_2285 <= phitmp4_fu_1762_p2;
        tmp_s_reg_2280 <= tmp_s_fu_1701_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it2)) begin
        t_1_reg_2203 <= t_1_fu_1351_p3;
        t_3_reg_2208 <= t_3_fu_1376_p3;
        tmp_63_reg_2192 <= tmp_63_fu_1320_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_return_0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2 or val_assign_reg_366 or ap_return_0_preg)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_return_0 = val_assign_reg_366;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

/// ap_return_1 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2 or w_ret_write_assign_fu_965_p1 or ap_return_1_preg)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_return_1 = w_ret_write_assign_fu_965_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

/// ap_return_2 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2 or qle_ret_write_assign_reg_339 or ap_return_2_preg)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_return_2 = qle_ret_write_assign_reg_339;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

/// ap_return_3 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2 or tle_ret_write_assign_reg_321 or ap_return_3_preg)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_return_3 = tle_ret_write_assign_reg_321;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

/// ap_return_4 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2 or gtle_ret_write_assign_reg_330 or ap_return_4_preg)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_return_4 = gtle_ret_write_assign_reg_330;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

/// ap_return_5 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2 or gscore_ret_write_assign_reg_348 or ap_return_5_preg)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_return_5 = gscore_ret_write_assign_reg_348;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

/// ap_return_6 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1 or tmp_8_fu_915_p2 or maxoff_ret_write_assign_reg_357 or ap_return_6_preg)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_8_fu_915_p2 == ap_const_lv1_0))) begin
        ap_return_6 = maxoff_ret_write_assign_reg_357;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_5 assign process. ///
always @ (ap_sig_bdd_71)
begin
    if (ap_sig_bdd_71) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st11_fsm_6 assign process. ///
always @ (ap_sig_bdd_336)
begin
    if (ap_sig_bdd_336) begin
        ap_sig_cseq_ST_st11_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_6 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st12_fsm_7 assign process. ///
always @ (ap_sig_bdd_371)
begin
    if (ap_sig_bdd_371) begin
        ap_sig_cseq_ST_st12_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_7 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st13_fsm_8 assign process. ///
always @ (ap_sig_bdd_380)
begin
    if (ap_sig_bdd_380) begin
        ap_sig_cseq_ST_st13_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_8 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_27)
begin
    if (ap_sig_bdd_27) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_169)
begin
    if (ap_sig_bdd_169) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_191)
begin
    if (ap_sig_bdd_191) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_204)
begin
    if (ap_sig_bdd_204) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_230)
begin
    if (ap_sig_bdd_230) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// eh_arr_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it3 or ap_sig_cseq_ST_st11_fsm_6 or tmp_43_fu_1498_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        eh_arr_address1 = tmp_43_fu_1498_p1;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        eh_arr_address1 = ap_reg_ppstg_eh_arr_addr_reg_2137_pp0_it3;
    end else begin
        eh_arr_address1 = 'bx;
    end
end

/// eh_arr_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        eh_arr_ce0 = ap_const_logic_1;
    end else begin
        eh_arr_ce0 = ap_const_logic_0;
    end
end

/// eh_arr_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_st11_fsm_6)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) | (ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6))) begin
        eh_arr_ce1 = ap_const_logic_1;
    end else begin
        eh_arr_ce1 = ap_const_logic_0;
    end
end

/// eh_arr_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_st11_fsm_6 or eh_h_addr68_part_set_fu_1483_p3 or eh_e_addr_11516_part_set_fu_1502_p3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        eh_arr_d1 = eh_e_addr_11516_part_set_fu_1502_p3;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        eh_arr_d1 = eh_h_addr68_part_set_fu_1483_p3;
    end else begin
        eh_arr_d1 = 'bx;
    end
end

/// eh_arr_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or tmp_19_reg_2055 or ap_reg_ppstg_tmp_38_reg_2128_pp0_it3 or ap_sig_cseq_ST_st11_fsm_6)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6) & ~(ap_const_lv1_0 == tmp_19_reg_2055)))) begin
        eh_arr_we1 = ap_const_logic_1;
    end else begin
        eh_arr_we1 = ap_const_logic_0;
    end
end

/// f_phi_fu_651_p4 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or f_reg_647 or ap_reg_ppstg_tmp_38_reg_2128_pp0_it3 or f_2_fu_1475_p3)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        f_phi_fu_651_p4 = f_2_fu_1475_p3;
    end else begin
        f_phi_fu_651_p4 = f_reg_647;
    end
end

/// forw_tmp_3_phi_fu_759_p6 assign process. ///
always @ (forw_tmp_reg_706 or tmp_66_fu_1420_p2 or forw_tmp_1_fu_1437_p3 or ap_reg_phiprechg_forw_tmp_3_reg_755pp0_it4 or ap_sig_bdd_1442 or ap_sig_bdd_1444 or ap_sig_bdd_323)
begin
    if (ap_sig_bdd_323) begin
        if (ap_sig_bdd_1444) begin
            forw_tmp_3_phi_fu_759_p6 = forw_tmp_reg_706;
        end else if (~(ap_const_lv1_0 == tmp_66_fu_1420_p2)) begin
            forw_tmp_3_phi_fu_759_p6 = ap_const_lv8_0;
        end else if (ap_sig_bdd_1442) begin
            forw_tmp_3_phi_fu_759_p6 = forw_tmp_1_fu_1437_p3;
        end else begin
            forw_tmp_3_phi_fu_759_p6 = ap_reg_phiprechg_forw_tmp_3_reg_755pp0_it4;
        end
    end else begin
        forw_tmp_3_phi_fu_759_p6 = ap_reg_phiprechg_forw_tmp_3_reg_755pp0_it4;
    end
end

/// forw_update_3_phi_fu_744_p6 assign process. ///
always @ (forw_update_reg_694 or forw_update_1_fu_1432_p1 or ap_reg_phiprechg_forw_update_3_reg_740pp0_it4 or tmp_66_fu_1420_p2 or ap_sig_bdd_1442 or ap_sig_bdd_1444 or ap_sig_bdd_323)
begin
    if (ap_sig_bdd_323) begin
        if (ap_sig_bdd_1444) begin
            forw_update_3_phi_fu_744_p6 = forw_update_reg_694;
        end else if (~(ap_const_lv1_0 == tmp_66_fu_1420_p2)) begin
            forw_update_3_phi_fu_744_p6 = ap_const_lv8_0;
        end else if (ap_sig_bdd_1442) begin
            forw_update_3_phi_fu_744_p6 = forw_update_1_fu_1432_p1;
        end else begin
            forw_update_3_phi_fu_744_p6 = ap_reg_phiprechg_forw_update_3_reg_740pp0_it4;
        end
    end else begin
        forw_update_3_phi_fu_744_p6 = ap_reg_phiprechg_forw_update_3_reg_740pp0_it4;
    end
end

/// grp_fu_795_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or h1_reg_reg_718 or ap_sig_cseq_ST_st11_fsm_6 or h1_reg_phi_fu_721_p4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        grp_fu_795_p0 = h1_reg_reg_718;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        grp_fu_795_p0 = h1_reg_phi_fu_721_p4;
    end else begin
        grp_fu_795_p0 = 'bx;
    end
end

/// grp_fu_802_p0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or forw_tmp_reg_706 or ap_sig_cseq_ST_st11_fsm_6 or forw_tmp_phi_fu_710_p4)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st11_fsm_6)) begin
        grp_fu_802_p0 = forw_tmp_reg_706;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        grp_fu_802_p0 = forw_tmp_phi_fu_710_p4;
    end else begin
        grp_fu_802_p0 = 'bx;
    end
end

/// h_phi_fu_519_p4 assign process. ///
always @ (ap_reg_ppiten_pp0_it2 or h_reg_515 or tmp_eme_4_reg_527 or ap_reg_ppstg_tmp_38_reg_2128_pp0_it1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it1))) begin
        h_phi_fu_519_p4 = tmp_eme_4_reg_527;
    end else begin
        h_phi_fu_519_p4 = h_reg_515;
    end
end

/// max_1_phi_fu_663_p4 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or max_1_reg_659 or ap_reg_ppstg_tmp_38_reg_2128_pp0_it3 or m_0_s_reg_2198)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3))) begin
        max_1_phi_fu_663_p4 = m_0_s_reg_2198;
    end else begin
        max_1_phi_fu_663_p4 = max_1_reg_659;
    end
end

/// mj_phi_fu_508_p4 assign process. ///
always @ (mj_reg_505 or ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it1 or tmp_38_reg_2128 or j_1_reg_2143)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_38_reg_2128))) begin
        mj_phi_fu_508_p4 = j_1_reg_2143;
    end else begin
        mj_phi_fu_508_p4 = mj_reg_505;
    end
end

/// qs_V_address0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3 or tmp_21_fu_1054_p1 or tmp_41_fu_1203_p1)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
        qs_V_address0 = tmp_41_fu_1203_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        qs_V_address0 = tmp_21_fu_1054_p1;
    end else begin
        qs_V_address0 = 'bx;
    end
end

/// qs_V_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
        qs_V_ce0 = ap_const_logic_1;
    end else begin
        qs_V_ce0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or tmp_8_fu_915_p2 or tmp_19_fu_1034_p2 or tmp_19_reg_2055 or tmp_58_fu_1615_p2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if ((tmp_8_fu_915_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((ap_const_lv1_0 == tmp_19_fu_1034_p2)) begin
                ap_NS_fsm = ap_ST_st11_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
        end
        ap_ST_pp0_stg0_fsm_5 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_6;
            end
        end
        ap_ST_st11_fsm_6 : 
        begin
            if (((ap_const_lv1_0 == tmp_19_reg_2055) | ~(ap_const_lv1_0 == tmp_58_fu_1615_p2))) begin
                ap_NS_fsm = ap_ST_st13_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_7;
            end
        end
        ap_ST_st12_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st4_fsm_3;
        end
        ap_ST_st13_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs_mj_m_i_V_fu_1652_p3 = ((abscond_fu_1640_p2)? tmp_88_fu_1636_p1: tmp_72_fu_1646_p2);
assign abscond_fu_1640_p2 = ($signed(tmp_70_fu_1631_p2) > $signed(13'b0000000000000)? 1'b1: 1'b0);
assign ap_reg_phiprechg_e_reg_559pp0_it1 = 'bx;
assign ap_reg_phiprechg_forw_tmp_3_reg_755pp0_it4 = 'bx;
assign ap_reg_phiprechg_forw_update_3_reg_740pp0_it4 = 'bx;
assign ap_reg_phiprechg_h_2_reg_545pp0_it1 = 'bx;
assign ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_eme_4_reg_527pp0_it1 = 'bx;

/// ap_sig_bdd_1442 assign process. ///
always @ (tmp_66_fu_1420_p2 or tmp_75_fu_1426_p2)
begin
    ap_sig_bdd_1442 = ((ap_const_lv1_0 == tmp_66_fu_1420_p2) & ~(ap_const_lv1_0 == tmp_75_fu_1426_p2));
end

/// ap_sig_bdd_1444 assign process. ///
always @ (tmp_66_fu_1420_p2 or tmp_75_fu_1426_p2)
begin
    ap_sig_bdd_1444 = ((ap_const_lv1_0 == tmp_66_fu_1420_p2) & (ap_const_lv1_0 == tmp_75_fu_1426_p2));
end

/// ap_sig_bdd_169 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_169 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_191 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_191 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_204 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_204 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_230 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_230 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_262 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it0)
begin
    ap_sig_bdd_262 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0));
end

/// ap_sig_bdd_27 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_27 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_291 assign process. ///
always @ (tmp_36_reg_2120 or tmp_38_reg_2128 or tmp_46_fu_1233_p2 or tmp_52_fu_1239_p2)
begin
    ap_sig_bdd_291 = (~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & (ap_const_lv1_0 == tmp_46_fu_1233_p2) & (ap_const_lv1_0 == tmp_52_fu_1239_p2));
end

/// ap_sig_bdd_323 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_reg_ppstg_tmp_38_reg_2128_pp0_it3)
begin
    ap_sig_bdd_323 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_38_reg_2128_pp0_it3));
end

/// ap_sig_bdd_336 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_336 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end

/// ap_sig_bdd_371 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_371 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end

/// ap_sig_bdd_380 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_380 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_446 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_5 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_446 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_5) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_454 assign process. ///
always @ (tmp_36_reg_2120 or tmp_38_reg_2128)
begin
    ap_sig_bdd_454 = (~(ap_const_lv1_0 == tmp_38_reg_2128) & (ap_const_lv1_0 == tmp_36_reg_2120));
end

/// ap_sig_bdd_458 assign process. ///
always @ (tmp_36_reg_2120 or tmp_38_reg_2128 or tmp_46_fu_1233_p2)
begin
    ap_sig_bdd_458 = (~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & ~(ap_const_lv1_0 == tmp_46_fu_1233_p2));
end

/// ap_sig_bdd_464 assign process. ///
always @ (tmp_36_reg_2120 or tmp_38_reg_2128 or tmp_46_fu_1233_p2 or tmp_52_fu_1239_p2)
begin
    ap_sig_bdd_464 = (~(ap_const_lv1_0 == tmp_38_reg_2128) & ~(ap_const_lv1_0 == tmp_36_reg_2120) & (ap_const_lv1_0 == tmp_46_fu_1233_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1239_p2));
end

/// ap_sig_bdd_530 assign process. ///
always @ (tmp_86_reg_2124 or tmp_38_fu_1189_p2)
begin
    ap_sig_bdd_530 = (~(ap_const_lv1_0 == tmp_38_fu_1189_p2) & ~(tmp_86_reg_2124 == ap_const_lv3_3) & ~(tmp_86_reg_2124 == ap_const_lv3_2) & ~(tmp_86_reg_2124 == ap_const_lv3_1) & ~(tmp_86_reg_2124 == ap_const_lv3_0));
end

/// ap_sig_bdd_71 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_71 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end
assign aw1_1_fu_1011_p3 = ((tmp_15_reg_2034)? aw_tmp_2_reg_2029: tmp_76_reg_1984);
assign aw_tmp_2_fu_949_p3 = ((tmp_13_fu_944_p2)? aw_tmp_fu_935_p2: tmp_71_reg_1979);
assign aw_tmp_fu_935_p2 = w_in << tmp_10_cast_fu_931_p1;
assign backw_reg_0_backw_tmp_1_fu_1396_p3 = ((tmp_63_reg_2192)? backw_reg_reg_682: backw_reg_2_fu_1388_p3);
assign backw_reg_2_fu_1388_p3 = ((grp_fu_795_p2)? ap_const_lv8_0: backw_tmp_reg_671);
assign beg_1_fu_1172_p3 = ((tmp_35_fu_1167_p2)? j_reg_2084: qlen_end_1_fu_1161_p3);
assign beg_2_fu_1681_p2 = (tmp_74_fu_1675_p2 - backw_reg_reg_682);
assign e_1_fu_1303_p2 = (ap_reg_phiprechg_e_reg_559pp0_it2 - e_del);
assign e_2_fu_1454_p3 = ((tmp_77_fu_1449_p2)? ap_reg_ppstg_e_1_reg_2181_pp0_it3: t_1_cast_fu_1446_p1);
assign eh_arr_address0 = tmp_42_fu_1208_p1;
assign eh_e_addr_11516_part_set_fu_1502_p3 = {{ap_const_lv8_0}, {h1_reg_reg_718}};
assign eh_h_addr68_part_set_fu_1483_p3 = {{e_2_fu_1454_p3}, {h1_reg_reg_718}};
assign end_1_fu_1142_p3 = ((tmp_31_fu_1125_p2)? end_2_fu_1137_p2: end_reg_477);
assign end_2_fu_1137_p2 = (tmp_fu_1131_p2 + aw1_1_reg_2039);
assign end_3_fu_1804_p2 = (tmp5_fu_1799_p2 + max_j_1_reg_728);
assign f_1_fu_1464_p2 = (f_reg_647 - e_ins);
assign f_2_fu_1475_p3 = ((tmp_79_fu_1469_p2)? f_1_fu_1464_p2: t_3_cast_fu_1461_p1);
assign forw_tmp_1_fu_1437_p3 = ((grp_fu_795_p2)? forw_tmp_reg_706: grp_fu_802_p2);
assign forw_tmp_4_fu_1554_p3 = ((or_cond1_fu_1548_p2)? forw_tmp_reg_706: grp_fu_802_p2);
assign forw_tmp_5_fu_1562_p3 = ((or_cond_fu_1517_p2)? forw_tmp_reg_706: forw_tmp_4_fu_1554_p3);
assign forw_tmp_phi_fu_710_p4 = forw_tmp_reg_706;
assign forw_update_1_fu_1432_p1 = grp_fu_795_p2;
assign grp_fu_795_p2 = (grp_fu_795_p0 == ap_const_lv8_0? 1'b1: 1'b0);
assign grp_fu_802_p2 = (grp_fu_802_p0 + ap_const_lv8_1);
assign gscore_V_fu_1574_p1 = $signed(h1_reg_reg_718);
assign gscore_ret_fu_1862_p1 = $signed(p_0182_4_reg_782);
assign gtle_ret_cast_fu_1858_p1 = gtle_ret_fu_1852_p2;
assign gtle_ret_fu_1852_p2 = ($signed(tmp_70_cast_fu_1848_p1) + $signed(ap_const_lv13_1));
assign h1_init_val_2_fu_1059_p2 = (h1_init_val1_reg_496 - e_del);
assign h1_init_val_fu_865_p2 = (h0 - o_del);
assign h1_reg_phi_fu_721_p4 = h1_reg_reg_718;
assign h_4_fu_1283_p2 = ($signed(ap_reg_phiprechg_h_2_reg_545pp0_it2) + $signed(my_mat_load_phi_cast_fu_1279_p1));
assign h_5_fu_1295_p3 = ((tmp_60_fu_1289_p2)? h_4_fu_1283_p2: ap_reg_phiprechg_e_reg_559pp0_it2);
assign h_7_fu_1219_p1 = eh_arr_q0[7:0];
assign i_V_fu_1039_p2 = (max_ie_V_reg_432 + ap_const_lv11_1);
assign j_1_fu_1213_p2 = (mj_phi_fu_508_p4 + ap_const_lv8_1);
assign j_fu_1108_p3 = ((tmp_25_fu_1093_p2)? tmp_27_fu_1103_p2: beg_reg_466);
assign k_V_fu_921_p2 = (p_1_reg_375 + ap_const_lv2_1);
assign m_0_s_fu_1326_p3 = ((tmp_63_fu_1320_p2)? max_1_phi_fu_663_p4: m_fu_1313_p3);
assign m_fu_1313_p3 = ((tmp_61_fu_1308_p2)? h_5_reg_2175: f_phi_fu_651_p4);
assign max_2_fu_1667_p3 = ((tmp_69_fu_1621_p2)? max_1_reg_659: max_fu_152);
assign max_i_V_1_fu_1660_p3 = ((tmp_69_fu_1621_p2)? max_ie_V_cast_reg_2097: max_i_V_fu_164);
assign max_ie_V_cast_fu_1150_p1 = max_ie_V_reg_432;
assign max_j_2_fu_1792_p3 = ((tmp_69_reg_2259)? max_j_1_reg_728: max_j_fu_156);
assign max_off_V_1_fu_1777_p3 = ((tmp_73_fu_1771_p2)? max_off_V_fu_1768_p1: max_off_V_3_fu_160);
assign max_off_V_2_fu_1785_p3 = ((tmp_69_reg_2259)? max_off_V_1_fu_1777_p3: max_off_V_3_fu_160);
assign max_off_V_fu_1768_p1 = $signed(abs_mj_m_i_V_reg_2265);
assign maxoff_ret_fu_1697_p1 = $signed(max_off_V_3_fu_160);
assign mj_0_j_fu_1403_p3 = ((tmp_63_reg_2192)? max_j_1_reg_728: ap_reg_ppstg_mj_reg_505_pp0_it3);
assign my_mat_load_phi_cast_fu_1279_p1 = $signed(ap_reg_phiprechg_my_mat_load_phi_reg_576pp0_it2);
assign notlhs_fu_1745_p2 = (tmp_72_cast_fu_1705_p1 != prev_V_reg_2017? 1'b1: 1'b0);
assign oe_ins_fu_821_p2 = (e_ins + o_ins);
assign op2_assign_cast_fu_1741_p1 = op2_assign_fu_1735_p2;
assign op2_assign_fu_1735_p2 = ($signed(tmp_79_cast_fu_1718_p1) + $signed(tmp_80_cast_fu_1731_p1));
assign or_cond1_fu_1548_p2 = (tmp_50_fu_1536_p2 & tmp_51_fu_1542_p2);
assign or_cond_fu_1517_p2 = (tmp_44_fu_1511_p2 | grp_fu_795_p2);
assign p_0182_1_s_fu_1591_p3 = ((tmp_57_fu_1578_p2)? p_0182_1_reg_455: gscore_V_fu_1574_p1);
assign p_0182_3_fu_1607_p3 = ((tmp_53_fu_1570_p2)? p_0182_1_s_fu_1591_p3: p_0182_1_reg_455);
assign p_0188_1_s_fu_1584_p3 = ((tmp_57_fu_1578_p2)? p_0188_1_reg_444: max_ie_V_cast_reg_2097);
assign p_0188_3_fu_1599_p3 = ((tmp_53_fu_1570_p2)? p_0188_1_s_fu_1584_p3: p_0188_1_reg_444);
assign p_cast_fu_1154_p1 = p_s_reg_2079;
assign p_s_fu_1076_p3 = ((tmp_84_fu_1068_p3)? ap_const_lv7_0: tmp_83_fu_1064_p1);
assign phitmp4_fu_1762_p2 = (rev1_fu_1756_p2 & notlhs_fu_1745_p2);
assign phitmp_fu_1492_p2 = (backw_reg_2_fu_1388_p3 + ap_const_lv8_1);
assign prev_V_fu_927_p1 = val_assign_reg_366[9:0];
assign qle_ret_cast_fu_1830_p1 = qle_ret_fu_1824_p2;
assign qle_ret_fu_1824_p2 = ($signed(tmp_67_cast_fu_1820_p1) + $signed(ap_const_lv9_1));
assign qlen_end_1_fu_1161_p3 = ((tmp_34_fu_1157_p2)? qlen: end_1_reg_2091);
assign rev1_fu_1756_p2 = (slt_fu_1750_p2 ^ ap_const_lv1_1);
assign rev_fu_909_p2 = (tmp_81_fu_901_p3 ^ ap_const_lv1_1);
assign slt_fu_1750_p2 = ($signed(max_off_V_3_fu_160) < $signed(op2_assign_cast_fu_1741_p1)? 1'b1: 1'b0);
assign sum_fu_875_p2 = (e_del + o_del);
assign t_1_cast_fu_1446_p1 = t_1_reg_2203;
assign t_1_fu_1351_p3 = ((tmp_93_fu_1343_p3)? ap_const_lv7_0: tmp_92_fu_1339_p1);
assign t_2_fu_1359_p2 = (m_fu_1313_p3 - oe_ins_reg_1974);
assign t_3_cast_fu_1461_p1 = t_3_reg_2208;
assign t_3_fu_1376_p3 = ((tmp_95_fu_1368_p3)? ap_const_lv7_0: tmp_94_fu_1364_p1);
assign t_fu_1334_p2 = (m_fu_1313_p3 - sum_reg_2004);
assign tle_ret_cast_fu_1844_p1 = tle_ret_fu_1838_p2;
assign tle_ret_fu_1838_p2 = ($signed(tmp_69_cast_fu_1834_p1) + $signed(ap_const_lv13_1));
assign tmp5_fu_1799_p2 = (forw_tmp_5_reg_2239 + ap_const_lv8_2);
assign tmp_10_cast_fu_931_p1 = p_1_reg_375;
assign tmp_12_cast_fu_940_p1 = $signed(aw_tmp_fu_935_p2);
assign tmp_13_fu_944_p2 = ($signed(tmp_12_cast_fu_940_p1) < $signed(max_ins)? 1'b1: 1'b0);
assign tmp_14_cast_fu_956_p1 = $signed(aw_tmp_2_fu_949_p3);
assign tmp_15_fu_960_p2 = ($signed(tmp_14_cast_fu_956_p1) < $signed(max_del)? 1'b1: 1'b0);
assign tmp_16_cast1_fu_1016_p1 = $signed(aw1_1_fu_1011_p3);
assign tmp_16_cast_fu_1020_p1 = $signed(aw1_1_fu_1011_p3);
assign tmp_18_cast_fu_1045_p1 = max_ie_V_reg_432;
assign tmp_19_fu_1034_p2 = (max_ie_V_reg_432 < tlen_V? 1'b1: 1'b0);
assign tmp_21_fu_1054_p1 = ts_baddr_t_V_fu_1049_p2;
assign tmp_23_cast_fu_1084_p1 = beg_reg_466;
assign tmp_24_fu_1088_p2 = ($signed(tmp_18_cast_fu_1045_p1) - $signed(tmp_16_cast_reg_2045));
assign tmp_25_fu_1093_p2 = ($signed(tmp_23_cast_fu_1084_p1) < $signed(tmp_24_fu_1088_p2)? 1'b1: 1'b0);
assign tmp_27_fu_1103_p2 = (tmp_85_fu_1099_p1 - aw1_1_reg_2039);
assign tmp_28_cast_fu_1116_p1 = end_reg_477;
assign tmp_29_cast_fu_1030_p1 = tmp_29_fu_1024_p2;
assign tmp_29_fu_1024_p2 = ($signed(tmp_16_cast1_fu_1016_p1) + $signed(ap_const_lv9_1));
assign tmp_30_fu_1120_p2 = ($signed(tmp_18_cast_fu_1045_p1) + $signed(tmp_29_cast_reg_2050));
assign tmp_31_fu_1125_p2 = ($signed(tmp_28_cast_fu_1116_p1) > $signed(tmp_30_fu_1120_p2)? 1'b1: 1'b0);
assign tmp_34_fu_1157_p2 = (end_1_reg_2091 > qlen? 1'b1: 1'b0);
assign tmp_35_fu_1167_p2 = (j_reg_2084 > qlen_end_1_fu_1161_p3? 1'b1: 1'b0);
assign tmp_36_fu_1179_p2 = (max_ie_V_reg_432 == ap_const_lv11_0? 1'b1: 1'b0);
assign tmp_38_fu_1189_p2 = (mj_phi_fu_508_p4 < qlen_end_1_reg_2108? 1'b1: 1'b0);
assign tmp_39_cast1_fu_1194_p1 = mj_phi_fu_508_p4;
assign tmp_39_cast_fu_1384_p1 = ap_reg_ppstg_mj_reg_505_pp0_it3;
assign tmp_40_fu_1198_p2 = (tmp_cast_reg_1999 + tmp_39_cast1_fu_1194_p1);
assign tmp_41_fu_1203_p1 = tmp_40_fu_1198_p2;
assign tmp_42_fu_1208_p1 = mj_phi_fu_508_p4;
assign tmp_43_fu_1498_p1 = qlen_end_1_reg_2108;
assign tmp_44_fu_1511_p2 = (forw_update_reg_694 != ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_46_fu_1233_p2 = (mj_reg_505 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_47_cast_fu_1523_p1 = beg_1_reg_2114;
assign tmp_48_cast_fu_1526_p1 = $signed(max_j_1_reg_728);
assign tmp_49_fu_1530_p2 = ($signed(tmp_48_cast_fu_1526_p1) + $signed(ap_const_lv9_2));
assign tmp_50_fu_1536_p2 = ($signed(tmp_47_cast_fu_1523_p1) < $signed(tmp_49_fu_1530_p2)? 1'b1: 1'b0);
assign tmp_51_fu_1542_p2 = (forw_tmp_reg_706 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_52_fu_1239_p2 = (mj_reg_505 == ap_const_lv8_1? 1'b1: 1'b0);
assign tmp_53_fu_1570_p2 = (beg_1_reg_2114 == qlen? 1'b1: 1'b0);
assign tmp_57_fu_1578_p2 = ($signed(p_0182_1_reg_455) > $signed(gscore_V_fu_1574_p1)? 1'b1: 1'b0);
assign tmp_58_fu_1615_p2 = (max_1_reg_659 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_60_fu_1289_p2 = ($signed(h_4_fu_1283_p2) > $signed(ap_reg_phiprechg_e_reg_559pp0_it2)? 1'b1: 1'b0);
assign tmp_61_fu_1308_p2 = ($signed(h_5_reg_2175) > $signed(f_phi_fu_651_p4)? 1'b1: 1'b0);
assign tmp_63_fu_1320_p2 = ($signed(max_1_phi_fu_663_p4) > $signed(m_fu_1313_p3)? 1'b1: 1'b0);
assign tmp_64_cast_fu_1410_p1 = $signed(mj_0_j_fu_1403_p3);
assign tmp_65_fu_1414_p2 = ($signed(tmp_64_cast_fu_1410_p1) + $signed(ap_const_lv9_2));
assign tmp_66_fu_1420_p2 = ($signed(tmp_39_cast_fu_1384_p1) < $signed(tmp_65_fu_1414_p2)? 1'b1: 1'b0);
assign tmp_67_cast_fu_1820_p1 = $signed(max_j_fu_156);
assign tmp_67_fu_1709_p4 = {{aw_tmp_reg_2022[ap_const_lv32_7 : ap_const_lv32_1]}};
assign tmp_68_fu_1722_p4 = {{aw_tmp_reg_2022[ap_const_lv32_7 : ap_const_lv32_2]}};
assign tmp_69_cast_fu_1834_p1 = $signed(max_i_V_fu_164);
assign tmp_69_fu_1621_p2 = ($signed(max_1_reg_659) > $signed(max_fu_152)? 1'b1: 1'b0);
assign tmp_70_cast_fu_1848_p1 = $signed(p_0188_4_reg_770);
assign tmp_70_fu_1631_p2 = ($signed(tmp_83_cast_fu_1627_p1) - $signed(tmp_18_cast_reg_2064));
assign tmp_71_fu_827_p1 = max_ins[7:0];
assign tmp_72_cast_fu_1705_p1 = $signed(max_fu_152);
assign tmp_72_fu_1646_p2 = (ap_const_lv10_0 - tmp_88_fu_1636_p1);
assign tmp_73_fu_1771_p2 = ($signed(max_off_V_3_fu_160) < $signed(max_off_V_fu_1768_p1)? 1'b1: 1'b0);
assign tmp_74_fu_1675_p2 = (max_j_1_reg_728 + ap_const_lv8_1);
assign tmp_75_fu_1426_p2 = (forw_update_reg_694 == ap_const_lv8_0? 1'b1: 1'b0);
assign tmp_76_fu_831_p1 = max_del[7:0];
assign tmp_77_fu_1449_p2 = ($signed(ap_reg_ppstg_e_1_reg_2181_pp0_it3) > $signed(t_1_cast_fu_1446_p1)? 1'b1: 1'b0);
assign tmp_78_fu_841_p1 = tmp_eme_fu_835_p2[6:0];
assign tmp_79_cast_fu_1718_p1 = $signed(tmp_67_fu_1709_p4);
assign tmp_79_fu_1469_p2 = ($signed(f_1_fu_1464_p2) > $signed(t_3_cast_fu_1461_p1)? 1'b1: 1'b0);
assign tmp_80_cast_fu_1731_p1 = $signed(tmp_68_fu_1722_p4);
assign tmp_80_fu_845_p3 = tmp_eme_fu_835_p2[ap_const_lv32_7];
assign tmp_81_fu_901_p3 = p_1_reg_375[ap_const_lv32_1];
assign tmp_83_cast_fu_1627_p1 = $signed(max_j_1_reg_728);
assign tmp_83_fu_1064_p1 = h1_init_val_2_fu_1059_p2[6:0];
assign tmp_84_fu_1068_p3 = h1_init_val_2_fu_1059_p2[ap_const_lv32_7];
assign tmp_85_fu_1099_p1 = max_ie_V_reg_432[7:0];
assign tmp_86_fu_1185_p1 = qs_V_q0[2:0];
assign tmp_88_fu_1636_p1 = tmp_70_fu_1631_p2[9:0];
assign tmp_89_fu_1251_p1 = tmp_eme_2_fu_1245_p2[6:0];
assign tmp_8_fu_915_p2 = (isBreak_reg_410 & rev_fu_909_p2);
assign tmp_90_fu_1255_p3 = tmp_eme_2_fu_1245_p2[ap_const_lv32_7];
assign tmp_91_fu_1275_p1 = qs_V_q0[2:0];
assign tmp_92_fu_1339_p1 = t_fu_1334_p2[6:0];
assign tmp_93_fu_1343_p3 = t_fu_1334_p2[ap_const_lv32_7];
assign tmp_94_fu_1364_p1 = t_2_fu_1359_p2[6:0];
assign tmp_95_fu_1368_p3 = t_2_fu_1359_p2[ap_const_lv32_7];
assign tmp_cast_fu_871_p1 = qs_baddr_V;
assign tmp_eme_1_cast_fu_861_p1 = tmp_eme_1_fu_853_p3;
assign tmp_eme_1_fu_853_p3 = ((tmp_80_fu_845_p3)? ap_const_lv7_0: tmp_78_fu_841_p1);
assign tmp_eme_2_fu_1245_p2 = (h_phi_fu_519_p4 - e_ins);
assign tmp_eme_5_cast_fu_1271_p1 = tmp_eme_5_fu_1263_p3;
assign tmp_eme_5_fu_1263_p3 = ((tmp_90_fu_1255_p3)? ap_const_lv7_0: tmp_89_fu_1251_p1);
assign tmp_eme_fu_835_p2 = (h0 - oe_ins_fu_821_p2);
assign tmp_fu_1131_p2 = (tmp_85_fu_1099_p1 + ap_const_lv8_1);
assign tmp_s_fu_1701_p1 = $signed(max_fu_152);
assign ts_baddr_t_V_fu_1049_p2 = (max_ie_V_reg_432 + ts_baddr_V);
assign w_ret_write_assign_fu_965_p1 = $signed(aw_tmp_s_reg_421);
always @ (posedge ap_clk)
begin
    tmp_eme_1_cast_reg_1989[7] <= 1'b0;
    tmp_cast_reg_1999[9] <= 1'b0;
    tmp_18_cast_reg_2064[12:11] <= 2'b00;
    max_ie_V_cast_reg_2097[11] <= 1'b0;
end



endmodule //sw_pe_array_sw_extend

