Fitter report for Project1
Fri Apr 22 14:23:29 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. HardCopy Device Resource Guide
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Interconnect Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Fitter Summary                                                           ;
+-------------------------------+------------------------------------------+
; Fitter Status                 ; Successful - Fri Apr 22 14:23:29 2011    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; Project1                                 ;
; Top-level Entity Name         ; Project1                                 ;
; Family                        ; Stratix II                               ;
; Device                        ; EP2S15F484C3                             ;
; Timing Models                 ; Final                                    ;
; Logic utilization             ; 5 %                                      ;
;     Combinational ALUTs       ; 324 / 12,480 ( 3 % )                     ;
;     Dedicated logic registers ; 254 / 12,480 ( 2 % )                     ;
; Total registers               ; 254                                      ;
; Total pins                    ; 144 / 343 ( 42 % )                       ;
; Total virtual pins            ; 0                                        ;
; Total block memory bits       ; 10,240 / 419,328 ( 2 % )                 ;
; DSP block 9-bit elements      ; 0 / 96 ( 0 % )                           ;
; Total PLLs                    ; 0 / 6 ( 0 % )                            ;
; Total DLLs                    ; 0 / 2 ( 0 % )                            ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; AUTO                           ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.31        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  18.2%      ;
+----------------------------+-------------+


+---------------------------------------------+
; I/O Assignment Warnings                     ;
+-------------+-------------------------------+
; Pin Name    ; Reason                        ;
+-------------+-------------------------------+
; memwr       ; Incomplete set of assignments ;
; memtoreg    ; Incomplete set of assignments ;
; alusrc      ; Incomplete set of assignments ;
; regdst      ; Incomplete set of assignments ;
; regwr       ; Incomplete set of assignments ;
; out         ; Incomplete set of assignments ;
; a[4]        ; Incomplete set of assignments ;
; a[3]        ; Incomplete set of assignments ;
; a[2]        ; Incomplete set of assignments ;
; a[1]        ; Incomplete set of assignments ;
; a[0]        ; Incomplete set of assignments ;
; Addr[7]     ; Incomplete set of assignments ;
; Addr[6]     ; Incomplete set of assignments ;
; Addr[5]     ; Incomplete set of assignments ;
; Addr[4]     ; Incomplete set of assignments ;
; Addr[3]     ; Incomplete set of assignments ;
; Addr[2]     ; Incomplete set of assignments ;
; Addr[1]     ; Incomplete set of assignments ;
; Addr[0]     ; Incomplete set of assignments ;
; aluop[2]    ; Incomplete set of assignments ;
; aluop[1]    ; Incomplete set of assignments ;
; aluop[0]    ; Incomplete set of assignments ;
; b[4]        ; Incomplete set of assignments ;
; b[3]        ; Incomplete set of assignments ;
; b[2]        ; Incomplete set of assignments ;
; b[1]        ; Incomplete set of assignments ;
; b[0]        ; Incomplete set of assignments ;
; btype[1]    ; Incomplete set of assignments ;
; btype[0]    ; Incomplete set of assignments ;
; c[4]        ; Incomplete set of assignments ;
; c[3]        ; Incomplete set of assignments ;
; c[2]        ; Incomplete set of assignments ;
; c[1]        ; Incomplete set of assignments ;
; c[0]        ; Incomplete set of assignments ;
; d[15]       ; Incomplete set of assignments ;
; d[14]       ; Incomplete set of assignments ;
; d[13]       ; Incomplete set of assignments ;
; d[12]       ; Incomplete set of assignments ;
; d[11]       ; Incomplete set of assignments ;
; d[10]       ; Incomplete set of assignments ;
; d[9]        ; Incomplete set of assignments ;
; d[8]        ; Incomplete set of assignments ;
; d[7]        ; Incomplete set of assignments ;
; d[6]        ; Incomplete set of assignments ;
; d[5]        ; Incomplete set of assignments ;
; d[4]        ; Incomplete set of assignments ;
; d[3]        ; Incomplete set of assignments ;
; d[2]        ; Incomplete set of assignments ;
; d[1]        ; Incomplete set of assignments ;
; d[0]        ; Incomplete set of assignments ;
; func[5]     ; Incomplete set of assignments ;
; func[4]     ; Incomplete set of assignments ;
; func[3]     ; Incomplete set of assignments ;
; func[2]     ; Incomplete set of assignments ;
; func[1]     ; Incomplete set of assignments ;
; func[0]     ; Incomplete set of assignments ;
; op[5]       ; Incomplete set of assignments ;
; op[4]       ; Incomplete set of assignments ;
; op[3]       ; Incomplete set of assignments ;
; op[2]       ; Incomplete set of assignments ;
; op[1]       ; Incomplete set of assignments ;
; op[0]       ; Incomplete set of assignments ;
; q[31]       ; Incomplete set of assignments ;
; q[30]       ; Incomplete set of assignments ;
; q[29]       ; Incomplete set of assignments ;
; q[28]       ; Incomplete set of assignments ;
; q[27]       ; Incomplete set of assignments ;
; q[26]       ; Incomplete set of assignments ;
; q[25]       ; Incomplete set of assignments ;
; q[24]       ; Incomplete set of assignments ;
; q[23]       ; Incomplete set of assignments ;
; q[22]       ; Incomplete set of assignments ;
; q[21]       ; Incomplete set of assignments ;
; q[20]       ; Incomplete set of assignments ;
; q[19]       ; Incomplete set of assignments ;
; q[18]       ; Incomplete set of assignments ;
; q[17]       ; Incomplete set of assignments ;
; q[16]       ; Incomplete set of assignments ;
; q[15]       ; Incomplete set of assignments ;
; q[14]       ; Incomplete set of assignments ;
; q[13]       ; Incomplete set of assignments ;
; q[12]       ; Incomplete set of assignments ;
; q[11]       ; Incomplete set of assignments ;
; q[10]       ; Incomplete set of assignments ;
; q[9]        ; Incomplete set of assignments ;
; q[8]        ; Incomplete set of assignments ;
; q[7]        ; Incomplete set of assignments ;
; q[6]        ; Incomplete set of assignments ;
; q[5]        ; Incomplete set of assignments ;
; q[4]        ; Incomplete set of assignments ;
; q[3]        ; Incomplete set of assignments ;
; q[2]        ; Incomplete set of assignments ;
; q[1]        ; Incomplete set of assignments ;
; q[0]        ; Incomplete set of assignments ;
; read1[7]    ; Incomplete set of assignments ;
; read1[6]    ; Incomplete set of assignments ;
; read1[5]    ; Incomplete set of assignments ;
; read1[4]    ; Incomplete set of assignments ;
; read1[3]    ; Incomplete set of assignments ;
; read1[2]    ; Incomplete set of assignments ;
; read1[1]    ; Incomplete set of assignments ;
; read1[0]    ; Incomplete set of assignments ;
; read2[7]    ; Incomplete set of assignments ;
; read2[6]    ; Incomplete set of assignments ;
; read2[5]    ; Incomplete set of assignments ;
; read2[4]    ; Incomplete set of assignments ;
; read2[3]    ; Incomplete set of assignments ;
; read2[2]    ; Incomplete set of assignments ;
; read2[1]    ; Incomplete set of assignments ;
; read2[0]    ; Incomplete set of assignments ;
; result[7]   ; Incomplete set of assignments ;
; result[6]   ; Incomplete set of assignments ;
; result[5]   ; Incomplete set of assignments ;
; result[4]   ; Incomplete set of assignments ;
; result[3]   ; Incomplete set of assignments ;
; result[2]   ; Incomplete set of assignments ;
; result[1]   ; Incomplete set of assignments ;
; result[0]   ; Incomplete set of assignments ;
; rshift[7]   ; Incomplete set of assignments ;
; rshift[6]   ; Incomplete set of assignments ;
; rshift[5]   ; Incomplete set of assignments ;
; rshift[4]   ; Incomplete set of assignments ;
; rshift[3]   ; Incomplete set of assignments ;
; rshift[2]   ; Incomplete set of assignments ;
; rshift[1]   ; Incomplete set of assignments ;
; rshift[0]   ; Incomplete set of assignments ;
; sol[7]      ; Incomplete set of assignments ;
; sol[6]      ; Incomplete set of assignments ;
; sol[5]      ; Incomplete set of assignments ;
; sol[4]      ; Incomplete set of assignments ;
; sol[3]      ; Incomplete set of assignments ;
; sol[2]      ; Incomplete set of assignments ;
; sol[1]      ; Incomplete set of assignments ;
; sol[0]      ; Incomplete set of assignments ;
; truncate[7] ; Incomplete set of assignments ;
; truncate[6] ; Incomplete set of assignments ;
; truncate[5] ; Incomplete set of assignments ;
; truncate[4] ; Incomplete set of assignments ;
; truncate[3] ; Incomplete set of assignments ;
; truncate[2] ; Incomplete set of assignments ;
; truncate[1] ; Incomplete set of assignments ;
; truncate[0] ; Incomplete set of assignments ;
; reset       ; Incomplete set of assignments ;
; clock       ; Incomplete set of assignments ;
+-------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                    ; Action     ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                                                                                  ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; alu:inst8|Mux0~1                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; alu:inst8|Mux0~1DUPLICATE                                                                                         ;                  ;                       ;
; lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2DUPLICATE                  ;                  ;                       ;
; lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2DUPLICATE                  ;                  ;                       ;
; lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2DUPLICATE                  ;                  ;                       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode185w[3] ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode185w[3]~DUPLICATE ;                  ;                       ;
; regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component|mux_lpc:auto_generated|l5_w1_n0_mux_dataout~10  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component|mux_lpc:auto_generated|l5_w1_n0_mux_dataout~10DUPLICATE   ;                  ;                       ;
+---------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+-------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Placement               ;                    ;
;     -- Requested        ; 0 / 756 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 756 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 756     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                                                                                       ;
+-----------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
; Resource                          ; Stratix II EP2S15    ; HC210W       ; HC210        ; HC220        ; HC220        ; HC230         ; HC240         ; HC240         ;
+-----------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
; Migration Compatibility           ;                      ; None         ; None         ; None         ; None         ; None          ; None          ; None          ;
; Primary Migration Constraint      ;                      ; Package      ; Package      ; Package      ; Package      ; Package       ; Package       ; Package       ;
; Package*                          ; FBGA - 484           ; FBGA - 484   ; FBGA - 484   ; FBGA - 672   ; FBGA - 780   ; FBGA - 1020   ; FBGA - 1020   ; FBGA - 1508   ;
; Logic                             ; --                   ; 2%           ; 2%           ; 1%           ; 1%           ; 1%            ; 1%            ; 1%            ;
;   -- Logic cells                  ; 564                  ; --           ; --           ; --           ; --           ; --            ; --            ; --            ;
;   -- DSP elements                 ; 0                    ; --           ; --           ; --           ; --           ; --            ; --            ; --            ;
; Pins                              ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- Total                        ; 144                  ; 144 / 309    ; 144 / 335    ; 144 / 493    ; 144 / 495    ; 144 / 699     ; 144 / 743     ; 144 / 952     ;
;   -- Differential Input           ; 0                    ; 0 / 66       ; 0 / 70       ; 0 / 90       ; 0 / 90       ; 0 / 128       ; 0 / 224       ; 0 / 272       ;
;   -- Differential Output          ; 0                    ; 0 / 44       ; 0 / 50       ; 0 / 70       ; 0 / 70       ; 0 / 112       ; 0 / 200       ; 0 / 256       ;
;   -- PCI / PCI-X                  ; 0                    ; 0 / 159      ; 0 / 166      ; 0 / 244      ; 0 / 246      ; 0 / 358       ; 0 / 366       ; 0 / 471       ;
;   -- DQ                           ; 0                    ; 0 / 20       ; 0 / 20       ; 0 / 50       ; 0 / 50       ; 0 / 204       ; 0 / 204       ; 0 / 204       ;
;   -- DQS                          ; 0                    ; 0 / 8        ; 0 / 8        ; 0 / 18       ; 0 / 18       ; 0 / 72        ; 0 / 72        ; 0 / 72        ;
; Memory                            ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- M-RAM                        ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 2        ; 0 / 2        ; 0 / 6         ; 0 / 9         ; 0 / 9         ;
;   -- M4K blocks & M512 blocks**   ; 4                    ; 4 / 190      ; 4 / 190      ; 4 / 408      ; 4 / 408      ; 4 / 614       ; 4 / 816       ; 4 / 816       ;
; PLLs                              ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- Enhanced                     ; 0                    ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 4         ; 0 / 4         ; 0 / 4         ;
;   -- Fast                         ; 0                    ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 4         ; 0 / 8         ; 0 / 8         ;
; DLLs                              ; 0                    ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 2         ; 0 / 2         ; 0 / 2         ;
; SERDES                            ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- RX                           ; 0                    ; 0 / 17       ; 0 / 21       ; 0 / 31       ; 0 / 31       ; 0 / 46        ; 0 / 92        ; 0 / 116       ;
;   -- TX                           ; 0                    ; 0 / 18       ; 0 / 19       ; 0 / 29       ; 0 / 29       ; 0 / 44        ; 0 / 88        ; 0 / 116       ;
; Configuration                     ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- CRC                          ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- ASMI                         ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- Remote Update                ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- JTAG                         ; 0                    ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1         ; 0 / 1         ; 0 / 1         ;
+-----------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
*  The selected FPGA device cannot migrate to any HardCopy device, regardless of the design. Try this design with a different FPGA device.
**  Design contains one or more M512 blocks, which cannot be migrated to HardCopy devices.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in X:/cs154/Project1.pin.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                                                          ; Usage                                                                                           ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Combinational ALUTs                                                               ; 324 / 12,480 ( 3 % )                                                                            ;
; Dedicated logic registers                                                         ; 254 / 12,480 ( 2 % )                                                                            ;
;                                                                                   ;                                                                                                 ;
; Combinational ALUT usage by number of inputs                                      ;                                                                                                 ;
;     -- 7 input functions                                                          ; 0                                                                                               ;
;     -- 6 input functions                                                          ; 177                                                                                             ;
;     -- 5 input functions                                                          ; 68                                                                                              ;
;     -- 4 input functions                                                          ; 19                                                                                              ;
;     -- <=3 input functions                                                        ; 60                                                                                              ;
;                                                                                   ;                                                                                                 ;
; Combinational ALUTs by mode                                                       ;                                                                                                 ;
;     -- normal mode                                                                ; 309                                                                                             ;
;     -- extended LUT mode                                                          ; 0                                                                                               ;
;     -- arithmetic mode                                                            ; 15                                                                                              ;
;     -- shared arithmetic mode                                                     ; 0                                                                                               ;
;                                                                                   ;                                                                                                 ;
; Logic utilization                                                                 ; 653 / 12,480 ( 5 % )                                                                            ;
;     -- Difficulty Clustering Design                                               ; Low                                                                                             ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 564                                                                                             ;
;         -- Combinational with no register                                         ; 310                                                                                             ;
;         -- Register only                                                          ; 240                                                                                             ;
;         -- Combinational with a register                                          ; 14                                                                                              ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -6                                                                                              ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 95                                                                                              ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 0                                                                                               ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 94                                                                                              ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 0                                                                                               ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 0                                                                                               ;
;         -- Unavailable due to LAB input limits                                    ; 1                                                                                               ;
;                                                                                   ;                                                                                                 ;
; Total registers*                                                                  ; 254 / 14,410 ( 2 % )                                                                            ;
;     -- Dedicated logic registers                                                  ; 254 / 12,480 ( 2 % )                                                                            ;
;     -- I/O registers                                                              ; 0 / 1,930 ( 0 % )                                                                               ;
;                                                                                   ;                                                                                                 ;
; ALMs:  partially or completely used                                               ; 333 / 6,240 ( 5 % )                                                                             ;
;                                                                                   ;                                                                                                 ;
; Total LABs:  partially or completely used                                         ; 46 / 780 ( 6 % )                                                                                ;
;                                                                                   ;                                                                                                 ;
; User inserted logic elements                                                      ; 0                                                                                               ;
; Virtual pins                                                                      ; 0                                                                                               ;
; I/O pins                                                                          ; 144 / 343 ( 42 % )                                                                              ;
;     -- Clock pins                                                                 ; 14 / 16 ( 88 % )                                                                                ;
; Global signals                                                                    ; 3                                                                                               ;
; M512s                                                                             ; 1 / 104 ( < 1 % )                                                                               ;
; M4Ks                                                                              ; 3 / 78 ( 4 % )                                                                                  ;
; Total block memory bits                                                           ; 10,240 / 419,328 ( 2 % )                                                                        ;
; Total block memory implementation bits                                            ; 14,400 / 419,328 ( 3 % )                                                                        ;
; DSP block 9-bit elements                                                          ; 0 / 96 ( 0 % )                                                                                  ;
; PLLs                                                                              ; 0 / 6 ( 0 % )                                                                                   ;
; Global clocks                                                                     ; 3 / 16 ( 19 % )                                                                                 ;
; Regional clocks                                                                   ; 0 / 32 ( 0 % )                                                                                  ;
; SERDES transmitters                                                               ; 0 / 38 ( 0 % )                                                                                  ;
; SERDES receivers                                                                  ; 0 / 42 ( 0 % )                                                                                  ;
; JTAGs                                                                             ; 0 / 1 ( 0 % )                                                                                   ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                                                                                   ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                                                                                   ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                                                                                   ;
; Average interconnect usage (total/H/V)                                            ; 2% / 2% / 2%                                                                                    ;
; Peak interconnect usage (total/H/V)                                               ; 6% / 6% / 6%                                                                                    ;
; Maximum fan-out node                                                              ; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[8] ;
; Maximum fan-out                                                                   ; 377                                                                                             ;
; Highest non-global fan-out signal                                                 ; reset                                                                                           ;
; Highest non-global fan-out                                                        ; 260                                                                                             ;
; Total fan-out                                                                     ; 3365                                                                                            ;
; Average fan-out                                                                   ; 3.47                                                                                            ;
+-----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                  ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clock ; N20   ; 1        ; 0            ; 10           ; 1           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; reset ; M21   ; 2        ; 0            ; 16           ; 2           ; 261                   ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Addr[0]     ; C11   ; 4        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Addr[1]     ; U14   ; 8        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Addr[2]     ; AA10  ; 10       ; 25           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Addr[3]     ; C5    ; 4        ; 31           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Addr[4]     ; A8    ; 4        ; 26           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Addr[5]     ; C7    ; 4        ; 29           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; Addr[6]     ; J3    ; 5        ; 40           ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; Addr[7]     ; L3    ; 5        ; 40           ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a[0]        ; T10   ; 7        ; 30           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a[1]        ; A5    ; 4        ; 31           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a[2]        ; AB6   ; 7        ; 30           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; a[3]        ; L2    ; 5        ; 40           ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; a[4]        ; P8    ; 6        ; 40           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; aluop[0]    ; G2    ; 5        ; 40           ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; aluop[1]    ; K15   ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; aluop[2]    ; U13   ; 8        ; 10           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; alusrc      ; C8    ; 4        ; 29           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; b[0]        ; AB10  ; 10       ; 25           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; b[1]        ; P6    ; 6        ; 40           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; b[2]        ; AA5   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; b[3]        ; R7    ; 6        ; 40           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; b[4]        ; Y7    ; 7        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; btype[0]    ; AA16  ; 8        ; 13           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; btype[1]    ; H2    ; 5        ; 40           ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; c[0]        ; J6    ; 5        ; 40           ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; c[1]        ; B11   ; 4        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; c[2]        ; N15   ; 1        ; 0            ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; c[3]        ; T9    ; 7        ; 34           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; c[4]        ; J20   ; 2        ; 0            ; 19           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[0]        ; H3    ; 5        ; 40           ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[10]       ; A10   ; 9        ; 25           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[11]       ; T1    ; 6        ; 40           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[12]       ; H9    ; 4        ; 33           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[13]       ; N21   ; 1        ; 0            ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[14]       ; AB7   ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[15]       ; K21   ; 2        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[1]        ; J2    ; 5        ; 40           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[2]        ; W12   ; 8        ; 17           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[3]        ; T8    ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[4]        ; Y6    ; 7        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[5]        ; G12   ; 3        ; 17           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[6]        ; K19   ; 2        ; 0            ; 18           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[7]        ; A13   ; 3        ; 18           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; d[8]        ; P20   ; 1        ; 0            ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; d[9]        ; C6    ; 4        ; 31           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; func[0]     ; K1    ; 5        ; 40           ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; func[1]     ; K7    ; 5        ; 40           ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; func[2]     ; Y12   ; 8        ; 18           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; func[3]     ; Y9    ; 10       ; 25           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; func[4]     ; U10   ; 7        ; 30           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; func[5]     ; E2    ; 5        ; 40           ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; memtoreg    ; L21   ; 2        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; memwr       ; W10   ; 7        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; op[0]       ; AB13  ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; op[1]       ; D13   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; op[2]       ; AA15  ; 8        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; op[3]       ; N1    ; 6        ; 40           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; op[4]       ; R21   ; 1        ; 0            ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; op[5]       ; K3    ; 5        ; 40           ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; out         ; K20   ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[0]        ; F4    ; 5        ; 40           ; 25           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[10]       ; C10   ; 9        ; 25           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[11]       ; J7    ; 5        ; 40           ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[12]       ; B7    ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[13]       ; P21   ; 1        ; 0            ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[14]       ; B5    ; 4        ; 31           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[15]       ; N22   ; 1        ; 0            ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[16]       ; AB5   ; 7        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[17]       ; R2    ; 6        ; 40           ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[18]       ; Y8    ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[19]       ; U4    ; 6        ; 40           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[1]        ; H5    ; 5        ; 40           ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[20]       ; W9    ; 10       ; 26           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[21]       ; AA11  ; 7        ; 22           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[22]       ; H11   ; 3        ; 17           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[23]       ; Y5    ; 7        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[24]       ; L8    ; 5        ; 40           ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[25]       ; P3    ; 6        ; 40           ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[26]       ; AA12  ; 8        ; 18           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[27]       ; B13   ; 3        ; 18           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[28]       ; R22   ; 1        ; 0            ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[29]       ; K8    ; 5        ; 40           ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[2]        ; D10   ; 9        ; 25           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[30]       ; N16   ; 1        ; 0            ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[31]       ; K4    ; 5        ; 40           ; 18           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[3]        ; T2    ; 6        ; 40           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[4]        ; AA6   ; 7        ; 30           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[5]        ; F1    ; 5        ; 40           ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[6]        ; T22   ; 1        ; 0            ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[7]        ; C9    ; 9        ; 26           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; q[8]        ; T21   ; 1        ; 0            ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; q[9]        ; E9    ; 4        ; 33           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; read1[0]    ; L16   ; 2        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read1[1]    ; G1    ; 5        ; 40           ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read1[2]    ; B8    ; 4        ; 26           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; read1[3]    ; P5    ; 6        ; 40           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read1[4]    ; J8    ; 5        ; 40           ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read1[5]    ; C12   ; 4        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; read1[6]    ; N8    ; 6        ; 40           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read1[7]    ; B10   ; 9        ; 25           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; read2[0]    ; R1    ; 6        ; 40           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read2[1]    ; N2    ; 6        ; 40           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read2[2]    ; L20   ; 2        ; 0            ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read2[3]    ; L7    ; 5        ; 40           ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read2[4]    ; P2    ; 6        ; 40           ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; read2[5]    ; AA8   ; 7        ; 26           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; read2[6]    ; AA9   ; 10       ; 25           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; read2[7]    ; K2    ; 5        ; 40           ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; regdst      ; K16   ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; regwr       ; B15   ; 3        ; 14           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; result[0]   ; N7    ; 6        ; 40           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[1]   ; K22   ; 2        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[2]   ; K17   ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[3]   ; V9    ; 10       ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; result[4]   ; K18   ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[5]   ; B9    ; 9        ; 26           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; result[6]   ; K6    ; 5        ; 40           ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; result[7]   ; D12   ; 3        ; 17           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[0]   ; D18   ; 3        ; 1            ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[1]   ; U21   ; 1        ; 0            ; 6            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[2]   ; F2    ; 5        ; 40           ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[3]   ; H1    ; 5        ; 40           ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[4]   ; D11   ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[5]   ; U5    ; 6        ; 40           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[6]   ; AB8   ; 7        ; 26           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; rshift[7]   ; E1    ; 5        ; 40           ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; sol[0]      ; R14   ; 8        ; 6            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sol[1]      ; Y18   ; 8        ; 10           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sol[2]      ; B6    ; 4        ; 30           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sol[3]      ; C13   ; 3        ; 18           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sol[4]      ; J21   ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; sol[5]      ; Y10   ; 7        ; 22           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sol[6]      ; A6    ; 4        ; 30           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; sol[7]      ; J17   ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[0] ; D1    ; 5        ; 40           ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[1] ; H6    ; 5        ; 40           ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[2] ; E12   ; 3        ; 15           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[3] ; Y1    ; 6        ; 40           ; 1            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[4] ; V8    ; 7        ; 33           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[5] ; G9    ; 4        ; 33           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[6] ; L15   ; 2        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ;
; truncate[7] ; D8    ; 4        ; 34           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 12 / 40 ( 30 % ) ; 3.3V          ; --           ;
; 2        ; 16 / 44 ( 36 % ) ; 3.3V          ; --           ;
; 3        ; 12 / 50 ( 24 % ) ; 3.3V          ; --           ;
; 4        ; 18 / 35 ( 51 % ) ; 3.3V          ; --           ;
; 5        ; 29 / 44 ( 66 % ) ; 3.3V          ; --           ;
; 6        ; 17 / 40 ( 43 % ) ; 3.3V          ; --           ;
; 7        ; 19 / 34 ( 56 % ) ; 3.3V          ; --           ;
; 8        ; 10 / 43 ( 23 % ) ; 3.3V          ; --           ;
; 9        ; 6 / 6 ( 100 % )  ; 3.3V          ; --           ;
; 10       ; 6 / 6 ( 100 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                       ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; TEMPDIODEp               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 277        ; 4        ; ^MSEL3                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A5       ; 307        ; 4        ; a[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 311        ; 4        ; sol[6]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 315        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 318        ; 4        ; Addr[4]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A10      ; 323        ; 9        ; d[10]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A13      ; 329        ; 3        ; d[7]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 343        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 347        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 351        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 350        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 375        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 383        ; 3        ; ^nCE                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 191        ; 7        ; ^nCEO                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 181        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 163        ; 7        ; b[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 159        ; 7        ; q[4]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 155        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 151        ; 7        ; read2[5]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 144        ; 10       ; read2[6]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 147        ; 10       ; Addr[2]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 141        ; 7        ; q[21]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 138        ; 8        ; q[26]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 137        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 127        ; 8        ; op[2]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 123        ; 8        ; btype[0]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 119        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 115        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 85         ; 8        ; #TCK                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ; 86         ; 8        ; #TMS                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 190        ; 7        ; ^nIO_PULLUP              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ; 161        ; 7        ; q[16]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 157        ; 7        ; a[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 153        ; 7        ; d[14]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 150        ; 7        ; rshift[6]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB10     ; 145        ; 10       ; b[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB12     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB13     ; 139        ; 8        ; op[0]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB15     ; 125        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 124        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 117        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 118        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 87         ; 8        ; #TRST                    ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB21     ; 84         ; 8        ; #TDI                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 276        ; 4        ; #TDO                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 279        ; 4        ; ^MSEL2                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 305        ; 4        ; q[14]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 309        ; 4        ; sol[2]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 313        ; 4        ; q[12]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 317        ; 4        ; read1[2]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 320        ; 9        ; result[5]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 321        ; 9        ; read1[7]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 327        ; 4        ; c[1]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 328        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 331        ; 3        ; q[27]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 341        ; 3        ; regwr                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 345        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 349        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 353        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 377        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 381        ; 3        ; ^nSTATUS                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 275        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 273        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ;            ;          ; TEMPDIODEn               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 285        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 306        ; 4        ; Addr[3]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 308        ; 4        ; d[9]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 316        ; 4        ; Addr[5]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 314        ; 4        ; alusrc                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 319        ; 9        ; q[7]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 324        ; 9        ; q[10]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 325        ; 4        ; Addr[0]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 326        ; 4        ; read1[5]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 330        ; 3        ; sol[3]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 354        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 342        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 344        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 352        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 355        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 369        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 384        ; 3        ; ^CONF_DONE               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C21      ; 2          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 0          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 271        ; 5        ; truncate[0]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 269        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 287        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 278        ; 4        ; ^MSEL1                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 283        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 293        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 297        ; 4        ; truncate[7]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 322        ; 9        ; q[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 337        ; 3        ; rshift[4]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 333        ; 3        ; result[7]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 332        ; 3        ; op[1]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 356        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 361        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 373        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 379        ; 3        ; rshift[0]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D19      ; 382        ; 3        ; ^DCLK                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D20      ; 371        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 6          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 4          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 267        ; 5        ; rshift[7]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 265        ; 5        ; func[5]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 274        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 272        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 280        ; 4        ; ^MSEL0                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 281        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 289        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 298        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 4        ; q[9]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 312        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 335        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 339        ; 3        ; truncate[2]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 338        ; 3        ; ~DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 357        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 365        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 374        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ; 376        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E18      ; 380        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ; 3          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 1          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 10         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 8          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 263        ; 5        ; q[5]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 261        ; 5        ; rshift[2]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ; 270        ; 5        ; q[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 268        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 288        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 296        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 294        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 300        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; VCCA_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F13      ; 346        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 358        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 367        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 362        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 378        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ; 11         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F20      ; 9          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 14         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 12         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 255        ; 5        ; read1[1]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 253        ; 5        ; aluop[0]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 262        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 260        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 266        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 264        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 286        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 291        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 302        ; 4        ; truncate[5]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 9        ; VCC_PLL5_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCD_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 336        ; 3        ; d[5]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 348        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 359        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 366        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 370        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 7          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 5          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ; 19         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G20      ; 17         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 22         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 20         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 251        ; 5        ; rshift[3]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 249        ; 5        ; btype[1]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 259        ; 5        ; d[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 257        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 254        ; 5        ; q[1]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H6       ; 252        ; 5        ; truncate[1]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ; 284        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ; 304        ; 4        ; d[12]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ;            ; 4        ; VCCPD4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H11      ; 334        ; 3        ; q[22]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 340        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ; 3        ; VCCPD3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ; 360        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ; 368        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 15         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 13         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 18         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 16         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 26         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ; 24         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 247        ; 5        ; d[1]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 245        ; 5        ; Addr[6]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 250        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 248        ; 5        ; c[0]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 258        ; 5        ; q[11]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ; 256        ; 5        ; read1[4]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 364        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ; 23         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J17      ; 21         ; 2        ; sol[7]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 27         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 25         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 30         ; 2        ; c[4]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J21      ; 28         ; 2        ; sol[4]                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K1       ; 239        ; 5        ; func[0]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 237        ; 5        ; read2[7]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 243        ; 5        ; op[5]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K4       ; 241        ; 5        ; q[31]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 246        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 244        ; 5        ; result[6]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ; 242        ; 5        ; func[1]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 240        ; 5        ; q[29]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 2        ; VCCPD2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 35         ; 2        ; aluop[1]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 33         ; 2        ; regdst                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 31         ; 2        ; result[2]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 29         ; 2        ; result[4]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K19      ; 34         ; 2        ; d[6]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K20      ; 32         ; 2        ; out                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K21      ; 38         ; 2        ; d[15]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 36         ; 2        ; result[1]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 233        ; 5        ; a[3]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 235        ; 5        ; Addr[7]                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 238        ; 5        ; read2[3]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 236        ; 5        ; q[24]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ;            ; 5        ; VCCPD5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 39         ; 2        ; truncate[6]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 37         ; 2        ; read1[0]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ; 40         ; 2        ; read2[2]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 42         ; 2        ; memtoreg                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M2       ; 232        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 234        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M4       ;            ;          ; VCCA_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCA_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCD_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCA_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; VCCD_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCA_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ; 41         ; 2        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M21      ; 43         ; 2        ; reset                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N1       ; 231        ; 6        ; op[3]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 229        ; 6        ; read2[1]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 230        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 228        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N5       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 226        ; 6        ; result[0]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N8       ; 224        ; 6        ; read1[6]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N9       ;            ; 6        ; VCCPD6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ; 51         ; 1        ; c[2]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 49         ; 1        ; q[30]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ; 47         ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N20      ; 45         ; 1        ; clock                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 46         ; 1        ; d[13]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 44         ; 1        ; q[15]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 227        ; 6        ; read2[4]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 225        ; 6        ; q[25]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 222        ; 6        ; read1[3]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ; 220        ; 6        ; b[1]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 218        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 216        ; 6        ; a[4]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCPD7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ; 1        ; VCCPD1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P16      ; 59         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P17      ; 57         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 55         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ; 53         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P20      ; 50         ; 1        ; d[8]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 48         ; 1        ; q[13]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 223        ; 6        ; read2[0]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R2       ; 221        ; 6        ; q[17]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 215        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 213        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 214        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 212        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 202        ; 6        ; b[3]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ; 200        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 168        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R11      ;            ; 10       ; VCC_PLL6_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCA_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ; 8        ; VCCPD8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R14      ; 106        ; 8        ; sol[0]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 89         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 83         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R17      ; 81         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 63         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 61         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ; 54         ; 1        ; op[4]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R22      ; 52         ; 1        ; q[28]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 219        ; 6        ; d[11]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T2       ; 217        ; 6        ; q[3]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 207        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 205        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ; 210        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 208        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 186        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 172        ; 7        ; d[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 170        ; 7        ; c[3]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 156        ; 7        ; a[0]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 120        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 108        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 98         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 92         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ; 67         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 65         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 66         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 64         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 58         ; 1        ; q[8]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 56         ; 1        ; q[6]                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ; 211        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 209        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 206        ; 6        ; q[19]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ; 204        ; 6        ; rshift[5]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U6       ; 179        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U7       ; 180        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ; 173        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 171        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 158        ; 7        ; func[4]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; VCCD_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 130        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ; 112        ; 8        ; aluop[2]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ; 103        ; 8        ; Addr[1]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U15      ; 99         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ; 94         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U17      ; 71         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U18      ; 69         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 70         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 68         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 62         ; 1        ; rshift[1]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 60         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 203        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 201        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 198        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 196        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 188        ; 7        ; ^PORSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 185        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V7       ; 175        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 166        ; 7        ; truncate[4]              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 149        ; 10       ; result[3]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 165        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 132        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 134        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ; 114        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 105        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 97         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 93         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V17      ; 90         ; 8        ; ^VCCSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ; 75         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V19      ; 73         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 74         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 72         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 199        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 197        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 194        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 192        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 182        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W6       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 177        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ; 148        ; 10       ; q[20]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 142        ; 7        ; memwr                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 133        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 135        ; 8        ; d[2]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 128        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 109        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 102        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 101        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 95         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 88         ; 8        ; ^nCONFIG                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ; 79         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 77         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 78         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 76         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 195        ; 6        ; truncate[3]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ; 193        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 184        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 189        ; 7        ; PLL_ENA                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y5       ; 162        ; 7        ; q[23]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y6       ; 160        ; 7        ; d[4]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y7       ; 154        ; 7        ; b[4]                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y8       ; 152        ; 7        ; q[18]                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ; 146        ; 10       ; func[3]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 140        ; 7        ; sol[5]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 143        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 136        ; 8        ; func[2]                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 131        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 110        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 126        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 121        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 116        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 113        ; 8        ; sol[1]                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y19      ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 91         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y21      ; 82         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 80         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; ALMs    ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                  ; Library Name ;
;                                              ;                     ;         ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                      ;              ;
+----------------------------------------------+---------------------+---------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------+--------------+
; |Project1                                    ; 324 (1)             ; 333 (1) ; 254 (0)                   ; 0 (0)         ; 10240             ; 1     ; 3    ; 0      ; 0            ; 0       ; 0         ; 0         ; 144  ; 0            ; 310 (1)                        ; 240 (0)            ; 14 (0)                        ; |Project1                                                                                            ; work         ;
;    |alu:inst8|                               ; 23 (23)             ; 18 (18) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)                        ; 0 (0)              ; 0 (0)                         ; |Project1|alu:inst8                                                                                  ; work         ;
;    |decoder:inst22|                          ; 27 (27)             ; 18 (18) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 27 (27)                        ; 0 (0)              ; 0 (0)                         ; |Project1|decoder:inst22                                                                             ; work         ;
;    |fetch:inst|                              ; 25 (0)              ; 14 (0)  ; 6 (0)                     ; 0 (0)         ; 8192              ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 19 (0)                         ; 0 (0)              ; 6 (0)                         ; |Project1|fetch:inst                                                                                 ; work         ;
;       |branch:inst17|                        ; 4 (4)               ; 3 (3)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|branch:inst17                                                                   ; work         ;
;       |lpm_add_sub0:inst1|                   ; 3 (0)               ; 3 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_add_sub0:inst1                                                              ; work         ;
;          |lpm_add_sub:lpm_add_sub_component| ; 3 (0)               ; 3 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component                            ; work         ;
;             |add_sub_2ph:auto_generated|     ; 3 (3)               ; 3 (3)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_add_sub0:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_2ph:auto_generated ; work         ;
;       |lpm_add_sub1:inst2|                   ; 6 (0)               ; 3 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_add_sub1:inst2                                                              ; work         ;
;          |lpm_add_sub:lpm_add_sub_component| ; 6 (0)               ; 3 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component                            ; work         ;
;             |add_sub_elh:auto_generated|     ; 6 (6)               ; 3 (3)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_add_sub1:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated ; work         ;
;       |lpm_dff0:inst|                        ; 0 (0)               ; 5 (0)   ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (0)                         ; |Project1|fetch:inst|lpm_dff0:inst                                                                   ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |Project1|fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component                                           ; work         ;
;       |lpm_mux0:inst4|                       ; 6 (0)               ; 4 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_mux0:inst4                                                                  ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 6 (0)               ; 4 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component                                        ; work         ;
;             |mux_unc:auto_generated|         ; 6 (6)               ; 4 (4)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated                 ; work         ;
;       |lpm_mux1:inst14|                      ; 6 (0)               ; 5 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (0)                         ; |Project1|fetch:inst|lpm_mux1:inst14                                                                 ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 6 (0)               ; 5 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (0)                         ; |Project1|fetch:inst|lpm_mux1:inst14|lpm_mux:lpm_mux_component                                       ; work         ;
;             |mux_unc:auto_generated|         ; 6 (6)               ; 5 (5)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |Project1|fetch:inst|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_unc:auto_generated                ; work         ;
;       |lpm_rom1:inst6|                       ; 0 (0)               ; 0 (0)   ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_rom1:inst6                                                                  ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)   ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component                                  ; work         ;
;             |altsyncram_k481:auto_generated| ; 0 (0)               ; 0 (0)   ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated   ; work         ;
;    |lpm_mux0:inst17|                         ; 8 (0)               ; 8 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (0)                         ; |Project1|lpm_mux0:inst17                                                                            ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 8 (0)               ; 8 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (0)                         ; |Project1|lpm_mux0:inst17|lpm_mux:lpm_mux_component                                                  ; work         ;
;          |mux_unc:auto_generated|            ; 8 (8)               ; 8 (8)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 8 (8)                         ; |Project1|lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated                           ; work         ;
;    |lpm_mux4:inst18|                         ; 17 (0)              ; 14 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_mux4:inst18                                                                            ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 17 (0)              ; 14 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_mux4:inst18|lpm_mux:lpm_mux_component                                                  ; work         ;
;          |mux_unc:auto_generated|            ; 17 (17)             ; 14 (14) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)                        ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated                           ; work         ;
;    |lpm_mux5:inst21|                         ; 4 (0)               ; 4 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_mux5:inst21                                                                            ; work         ;
;       |lpm_mux:lpm_mux_component|            ; 4 (0)               ; 4 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_mux5:inst21|lpm_mux:lpm_mux_component                                                  ; work         ;
;          |mux_rnc:auto_generated|            ; 4 (4)               ; 4 (4)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_mux5:inst21|lpm_mux:lpm_mux_component|mux_rnc:auto_generated                           ; work         ;
;    |lpm_ram_dq1:inst13|                      ; 0 (0)               ; 0 (0)   ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_ram_dq1:inst13                                                                         ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)   ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_ram_dq1:inst13|altsyncram:altsyncram_component                                         ; work         ;
;          |altsyncram_isa1:auto_generated|    ; 0 (0)               ; 0 (0)   ; 0 (0)                     ; 0 (0)         ; 2048              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |Project1|lpm_ram_dq1:inst13|altsyncram:altsyncram_component|altsyncram_isa1:auto_generated          ; work         ;
;    |regfile:inst5|                           ; 219 (0)             ; 288 (0) ; 248 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 219 (0)                        ; 240 (0)            ; 8 (0)                         ; |Project1|regfile:inst5                                                                              ; work         ;
;       |lpm_decode1:inst|                     ; 34 (0)              ; 19 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_decode1:inst                                                             ; work         ;
;          |lpm_decode:lpm_decode_component|   ; 34 (0)              ; 19 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component                             ; work         ;
;             |decode_ktf:auto_generated|      ; 34 (34)             ; 19 (19) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 34 (34)                        ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated   ; work         ;
;       |lpm_dff3:a0|                          ; 0 (0)               ; 6 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:a0                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 6 (6)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:a1|                          ; 0 (0)               ; 6 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (0)              ; 2 (0)                         ; |Project1|regfile:inst5|lpm_dff3:a1                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 6 (6)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 2 (2)                         ; |Project1|regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:a2|                          ; 0 (0)               ; 6 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 1 (0)                         ; |Project1|regfile:inst5|lpm_dff3:a2                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 6 (6)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 1 (1)                         ; |Project1|regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:a3|                          ; 0 (0)               ; 7 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:a3                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 7 (7)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:at|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:at                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:fp|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:fp                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:gp|                          ; 0 (0)               ; 7 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:gp                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 7 (7)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:k0|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:k0                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:k1|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:k1                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:ra|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 1 (0)                         ; |Project1|regfile:inst5|lpm_dff3:ra                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 1 (1)                         ; |Project1|regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s0|                          ; 0 (0)               ; 6 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s0                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 6 (6)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s1|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s1                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s2|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s2                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s3|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s3                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s4|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s4                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s5|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s5                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s6|                          ; 0 (0)               ; 6 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 1 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s6                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 6 (6)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 1 (1)                         ; |Project1|regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:s7|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s7                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:sp|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:sp                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t0|                          ; 0 (0)               ; 7 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (0)              ; 1 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t0                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 7 (7)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 7 (7)              ; 1 (1)                         ; |Project1|regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t1|                          ; 0 (0)               ; 6 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t1                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 6 (6)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t2|                          ; 0 (0)               ; 6 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t2                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 6 (6)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t3|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t3                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t4|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t4                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t5|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t5                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t6|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t6                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t7|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t7                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t8|                          ; 0 (0)               ; 5 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t8                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 5 (5)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:t9|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t9                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:v0|                          ; 0 (0)               ; 7 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (0)              ; 2 (0)                         ; |Project1|regfile:inst5|lpm_dff3:v0                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 7 (7)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 2 (2)                         ; |Project1|regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_dff3:v1|                          ; 0 (0)               ; 4 (0)   ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:v1                                                                  ; work         ;
;          |lpm_ff:lpm_ff_component|           ; 0 (0)               ; 4 (4)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 8 (8)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component                                          ; work         ;
;       |lpm_mux2:inst27|                      ; 93 (0)              ; 91 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 93 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_mux2:inst27                                                              ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 93 (0)              ; 91 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 93 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component                                    ; work         ;
;             |mux_lpc:auto_generated|         ; 93 (93)             ; 91 (91) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 93 (93)                        ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component|mux_lpc:auto_generated             ; work         ;
;       |lpm_mux2:inst28|                      ; 92 (0)              ; 91 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_mux2:inst28                                                              ; work         ;
;          |lpm_mux:lpm_mux_component|         ; 92 (0)              ; 91 (0)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (0)                         ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_mux2:inst28|lpm_mux:lpm_mux_component                                    ; work         ;
;             |mux_lpc:auto_generated|         ; 92 (92)             ; 91 (91) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (92)                        ; 0 (0)              ; 0 (0)                         ; |Project1|regfile:inst5|lpm_mux2:inst28|lpm_mux:lpm_mux_component|mux_lpc:auto_generated             ; work         ;
+----------------------------------------------+---------------------+---------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                           ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; memwr       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; memtoreg    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; alusrc      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; regdst      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; regwr       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out         ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a[4]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a[3]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a[2]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a[1]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; a[0]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[7]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[6]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[5]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[4]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[3]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[2]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[1]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; Addr[0]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; aluop[2]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; aluop[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; aluop[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; b[4]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; b[3]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; b[2]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; b[1]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; b[0]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; btype[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; btype[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; c[4]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; c[3]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; c[2]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; c[1]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; c[0]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[15]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[14]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[13]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[12]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[11]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[10]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[9]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[8]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[7]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[6]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[5]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[4]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[3]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[2]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[1]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; d[0]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; func[5]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; func[4]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; func[3]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; func[2]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; func[1]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; func[0]     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; op[5]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; op[4]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; op[3]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; op[2]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; op[1]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; op[0]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[31]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[30]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[29]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[28]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[27]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[26]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[25]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[24]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[23]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[22]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[21]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[20]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[19]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[18]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[17]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[16]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[15]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[14]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[13]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[12]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[11]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[10]       ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[9]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[8]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[7]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[6]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[5]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[4]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[3]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[2]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[1]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; q[0]        ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[7]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[6]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[5]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[4]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[3]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[2]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read1[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[7]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[6]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[5]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[4]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[3]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[2]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[1]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; read2[0]    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[7]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[6]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[5]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[4]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[3]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[2]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[1]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; result[0]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[7]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[6]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[5]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[4]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[3]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[2]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[1]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; rshift[0]   ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[7]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[6]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[5]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[4]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[3]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[2]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[1]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; sol[0]      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[7] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[6] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[5] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[4] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[3] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[2] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[1] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; truncate[0] ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; reset       ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; clock       ; Input    ; 0             ; 0             ; --                    ; --  ; --   ; --      ; --       ; --         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                          ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------+-------------------+---------+
; reset                                                                                                        ;                   ;         ;
;      - fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]                                              ; 1                 ; 7       ;
;      - fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]                                              ; 1                 ; 7       ;
;      - fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]                                              ; 1                 ; 7       ;
;      - fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]                                              ; 1                 ; 7       ;
;      - fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]                                              ; 1                 ; 7       ;
;      - fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]                                              ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[7]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[6]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[5]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[4]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[3]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[2]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[1]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t8|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k0|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t9|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:k1|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s4|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s6|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s5|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:s7|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:fp|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:sp|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:ra|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t0|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t2|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t1|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t3|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:at|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v0|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:v1|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a0|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a2|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a1|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:a3|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t4|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t6|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t5|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - regfile:inst5|lpm_dff3:t7|lpm_ff:lpm_ff_component|dffs[0]                                             ; 1                 ; 7       ;
;      - fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1     ; 1                 ; 7       ;
;      - fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1     ; 1                 ; 7       ;
;      - fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1     ; 1                 ; 7       ;
;      - fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1     ; 1                 ; 7       ;
;      - fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1     ; 1                 ; 7       ;
;      - fetch:inst|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1     ; 1                 ; 7       ;
; clock                                                                                                        ;                   ;         ;
;      - fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0 ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                              ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; clock                                                                                                             ; PIN_N20            ; 257     ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; clock                                                                                                             ; PIN_N20            ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; decoder:inst22|WideNor7~0                                                                                         ; LCCOMB_X22_Y18_N14 ; 8       ; Latch enable ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; decoder:inst22|WideNor7~0                                                                                         ; LCCOMB_X22_Y18_N14 ; 2       ; Latch enable ; no     ; --                   ; --               ; --                        ;
; decoder:inst22|btype[0]                                                                                           ; LCCOMB_X22_Y18_N26 ; 4       ; Latch enable ; no     ; --                   ; --               ; --                        ;
; decoder:inst22|memwr                                                                                              ; LCCOMB_X21_Y18_N8  ; 3       ; Write enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode114w[3]           ; LCCOMB_X22_Y15_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode125w[3]           ; LCCOMB_X27_Y14_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode135w[3]           ; LCCOMB_X22_Y15_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode145w[3]           ; LCCOMB_X22_Y15_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode155w[3]           ; LCCOMB_X22_Y15_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode165w[3]           ; LCCOMB_X23_Y14_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode175w[3]           ; LCCOMB_X22_Y15_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode185w[3]           ; LCCOMB_X23_Y14_N6  ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode185w[3]~DUPLICATE ; LCCOMB_X23_Y14_N4  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode205w[3]           ; LCCOMB_X27_Y17_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode216w[3]           ; LCCOMB_X27_Y17_N16 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode226w[3]           ; LCCOMB_X27_Y17_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode236w[3]           ; LCCOMB_X27_Y17_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode246w[3]           ; LCCOMB_X27_Y17_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode256w[3]           ; LCCOMB_X27_Y17_N18 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode266w[3]           ; LCCOMB_X27_Y17_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode276w[3]           ; LCCOMB_X27_Y17_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode296w[3]           ; LCCOMB_X27_Y17_N6  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode307w[3]           ; LCCOMB_X27_Y17_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode317w[3]           ; LCCOMB_X27_Y17_N30 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode327w[3]           ; LCCOMB_X27_Y17_N12 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode337w[3]           ; LCCOMB_X27_Y17_N4  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3]            ; LCCOMB_X22_Y15_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode347w[3]           ; LCCOMB_X27_Y17_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode357w[3]           ; LCCOMB_X27_Y17_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode367w[3]           ; LCCOMB_X27_Y17_N14 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3]            ; LCCOMB_X22_Y15_N2  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3]            ; LCCOMB_X22_Y15_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode63w[3]            ; LCCOMB_X22_Y15_N20 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode73w[3]            ; LCCOMB_X22_Y15_N10 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode83w[3]            ; LCCOMB_X22_Y15_N22 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode93w[3]            ; LCCOMB_X22_Y15_N8  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                             ; PIN_M21            ; 261     ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                             ; PIN_M21            ; 248     ; Async. load  ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                    ;
+---------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                      ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; clock                     ; PIN_N20            ; 257     ; Global Clock         ; GCLK3            ; --                        ;
; decoder:inst22|WideNor7~0 ; LCCOMB_X22_Y18_N14 ; 8       ; Global Clock         ; GCLK15           ; --                        ;
; reset                     ; PIN_M21            ; 248     ; Global Clock         ; GCLK1            ; --                        ;
+---------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                     ;
+-----------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------+---------+
; reset                                                                                                     ; 260     ;
; ~GND                                                                                                      ; 254     ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[19]          ; 50      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[16]          ; 50      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[21]          ; 45      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[17]          ; 43      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[24]          ; 41      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[22]          ; 38      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[18]          ; 37      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[23]          ; 36      ;
; lpm_mux5:inst21|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w2_n0_mux_dataout~2                   ; 32      ;
; lpm_mux5:inst21|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w0_n0_mux_dataout~2                   ; 32      ;
; lpm_mux5:inst21|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w1_n0_mux_dataout~2                   ; 32      ;
; lpm_mux5:inst21|lpm_mux:lpm_mux_component|mux_rnc:auto_generated|l1_w3_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~2                   ; 32      ;
; lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~2                   ; 32      ;
; decoder:inst22|alusrc                                                                                     ; 28      ;
; regfile:inst5|lpm_mux2:inst28|lpm_mux:lpm_mux_component|mux_lpc:auto_generated|l5_w7_n0_mux_dataout~12    ; 23      ;
; decoder:inst22|aluop[0]                                                                                   ; 20      ;
; regfile:inst5|lpm_mux2:inst28|lpm_mux:lpm_mux_component|mux_lpc:auto_generated|l5_w7_n0_mux_dataout~13    ; 17      ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode105w[2]~1 ; 16      ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode196w[2]~1 ; 16      ;
; decoder:inst22|aluop[1]                                                                                   ; 11      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[0]           ; 11      ;
; decoder:inst22|memtoreg                                                                                   ; 10      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[3]           ; 10      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[4]           ; 10      ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[5]           ; 10      ;
; regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component|mux_lpc:auto_generated|l5_w7_n0_mux_dataout~14    ; 9       ;
; regfile:inst5|lpm_mux2:inst27|lpm_mux:lpm_mux_component|mux_lpc:auto_generated|l5_w7_n0_mux_dataout~13    ; 9       ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[1]           ; 9       ;
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[2]           ; 9       ;
; fetch:inst|branch:inst17|out                                                                              ; 8       ;
; decoder:inst22|regdst                                                                                     ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode165w[3]   ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode175w[3]   ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode155w[3]   ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode93w[3]    ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode73w[3]    ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode83w[3]    ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode63w[3]    ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode53w[3]    ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode43w[3]    ; 8       ;
; regfile:inst5|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3]    ; 8       ;
+-----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+--------------+----------------------------------------+
; Name                                                                                                ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF          ; Location                               ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+--------------+----------------------------------------+
; fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1     ; 2    ; 0      ; mipsprog.hex ; M4K_X20_Y18, M4K_X32_Y16, M512_X24_Y16 ;
; lpm_ram_dq1:inst13|altsyncram:altsyncram_component|altsyncram_isa1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port ; Single Clock ; 256          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 2048 ; 256                         ; 8                           ; --                          ; --                          ; 2048                ; 0     ; 1    ; 0      ; None         ; M4K_X20_Y16                            ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+--------------+----------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------------------+
; Interconnect Usage Summary                                         ;
+-------------------------------------------+------------------------+
; Interconnect Resource Type                ; Usage                  ;
+-------------------------------------------+------------------------+
; Block interconnects                       ; 1,338 / 51,960 ( 3 % ) ;
; C16 interconnects                         ; 7 / 1,680 ( < 1 % )    ;
; C4 interconnects                          ; 897 / 38,400 ( 2 % )   ;
; DPA clocks                                ; 0 / 4 ( 0 % )          ;
; DQS bus muxes                             ; 0 / 18 ( 0 % )         ;
; DQS-18 I/O buses                          ; 0 / 4 ( 0 % )          ;
; DQS-4 I/O buses                           ; 0 / 18 ( 0 % )         ;
; DQS-9 I/O buses                           ; 0 / 8 ( 0 % )          ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )         ;
; Direct links                              ; 50 / 51,960 ( < 1 % )  ;
; Global clocks                             ; 3 / 16 ( 19 % )        ;
; Local interconnects                       ; 205 / 12,480 ( 2 % )   ;
; NDQS bus muxes                            ; 0 / 18 ( 0 % )         ;
; NDQS-18 I/O buses                         ; 0 / 4 ( 0 % )          ;
; NDQS-4 I/O buses                          ; 0 / 18 ( 0 % )         ;
; NDQS-9 I/O buses                          ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver load enables  ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver synch. clocks ; 0 / 8 ( 0 % )          ;
; R24 interconnects                         ; 11 / 1,664 ( < 1 % )   ;
; R24/C16 interconnect drivers              ; 16 / 4,160 ( < 1 % )   ;
; R4 interconnects                          ; 1,303 / 59,488 ( 2 % ) ;
; Regional clocks                           ; 0 / 32 ( 0 % )         ;
+-------------------------------------------+------------------------+


+-----------------------------------------------------------------+
; LAB Logic Elements                                              ;
+----------------------------------+------------------------------+
; Number of ALMs  (Average = 7.24) ; Number of LABs  (Total = 46) ;
+----------------------------------+------------------------------+
; 1                                ; 2                            ;
; 2                                ; 2                            ;
; 3                                ; 1                            ;
; 4                                ; 1                            ;
; 5                                ; 0                            ;
; 6                                ; 0                            ;
; 7                                ; 0                            ;
; 8                                ; 40                           ;
+----------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 3.26) ; Number of LABs  (Total = 46) ;
+------------------------------------+------------------------------+
; 1 Async. load                      ; 37                           ;
; 1 Clock                            ; 38                           ;
; 1 Clock enable                     ; 16                           ;
; 1 Sync. clear                      ; 38                           ;
; 2 Clock enables                    ; 21                           ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.46) ; Number of LABs  (Total = 46) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 3                            ;
; 17                                           ; 4                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 4                            ;
; 21                                           ; 5                            ;
; 22                                           ; 4                            ;
; 23                                           ; 4                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.39) ; Number of LABs  (Total = 46) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 1                            ;
; 2                                               ; 1                            ;
; 3                                               ; 3                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 3                            ;
; 7                                               ; 3                            ;
; 8                                               ; 2                            ;
; 9                                               ; 8                            ;
; 10                                              ; 4                            ;
; 11                                              ; 4                            ;
; 12                                              ; 4                            ;
; 13                                              ; 1                            ;
; 14                                              ; 4                            ;
; 15                                              ; 2                            ;
; 16                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 24.72) ; Number of LABs  (Total = 46) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 3                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 5                            ;
; 28                                           ; 0                            ;
; 29                                           ; 4                            ;
; 30                                           ; 2                            ;
; 31                                           ; 2                            ;
; 32                                           ; 3                            ;
; 33                                           ; 2                            ;
; 34                                           ; 6                            ;
; 35                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 4     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 27    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No I/O Registers or Differential I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O  ;                   ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 144       ; 0            ; 0            ; 144       ; 144       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 144       ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 144          ; 144          ; 144          ; 144          ; 144          ; 0         ; 144          ; 144          ; 0         ; 0         ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 144          ; 0         ; 144          ; 144          ; 144          ; 144          ; 144          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; memwr              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; memtoreg           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; alusrc             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; regdst             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; regwr              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; a[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; a[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; a[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; a[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; a[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[7]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[6]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Addr[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; aluop[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; aluop[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; aluop[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; b[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; btype[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; btype[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; c[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; c[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; c[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; c[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; c[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; d[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; func[5]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; func[4]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; func[3]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; func[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; func[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; func[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; op[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; op[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; op[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; op[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; op[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; op[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[31]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[30]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[29]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[28]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[27]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[26]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[25]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[24]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[23]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[22]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[21]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[20]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[19]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[18]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; q[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read1[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read2[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; result[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rshift[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; sol[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; truncate[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Error detection CRC                          ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nWS, nRS, nCS, CS                            ; Unreserved               ;
; RDYnBUSY                                     ; Unreserved               ;
; Data[7..1]                                   ; Unreserved               ;
; Data[0]                                      ; As input tri-stated      ;
; ASDO,nCSO                                    ; Unreserved               ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Apr 22 14:23:17 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c Project1
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Automatically selected device EP2S15F484C3 for design Project1
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2S30F484C3 is compatible
    Info: Device EP2S60F484C3 is compatible
    Info: Device EP2S60F484C3ES is compatible
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~DATA0~ is reserved at location E13
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: No exact pin location assignment(s) for 144 pins of 144 total pins
    Info: Pin memwr not assigned to an exact location on the device
    Info: Pin memtoreg not assigned to an exact location on the device
    Info: Pin alusrc not assigned to an exact location on the device
    Info: Pin regdst not assigned to an exact location on the device
    Info: Pin regwr not assigned to an exact location on the device
    Info: Pin out not assigned to an exact location on the device
    Info: Pin a[4] not assigned to an exact location on the device
    Info: Pin a[3] not assigned to an exact location on the device
    Info: Pin a[2] not assigned to an exact location on the device
    Info: Pin a[1] not assigned to an exact location on the device
    Info: Pin a[0] not assigned to an exact location on the device
    Info: Pin Addr[7] not assigned to an exact location on the device
    Info: Pin Addr[6] not assigned to an exact location on the device
    Info: Pin Addr[5] not assigned to an exact location on the device
    Info: Pin Addr[4] not assigned to an exact location on the device
    Info: Pin Addr[3] not assigned to an exact location on the device
    Info: Pin Addr[2] not assigned to an exact location on the device
    Info: Pin Addr[1] not assigned to an exact location on the device
    Info: Pin Addr[0] not assigned to an exact location on the device
    Info: Pin aluop[2] not assigned to an exact location on the device
    Info: Pin aluop[1] not assigned to an exact location on the device
    Info: Pin aluop[0] not assigned to an exact location on the device
    Info: Pin b[4] not assigned to an exact location on the device
    Info: Pin b[3] not assigned to an exact location on the device
    Info: Pin b[2] not assigned to an exact location on the device
    Info: Pin b[1] not assigned to an exact location on the device
    Info: Pin b[0] not assigned to an exact location on the device
    Info: Pin btype[1] not assigned to an exact location on the device
    Info: Pin btype[0] not assigned to an exact location on the device
    Info: Pin c[4] not assigned to an exact location on the device
    Info: Pin c[3] not assigned to an exact location on the device
    Info: Pin c[2] not assigned to an exact location on the device
    Info: Pin c[1] not assigned to an exact location on the device
    Info: Pin c[0] not assigned to an exact location on the device
    Info: Pin d[15] not assigned to an exact location on the device
    Info: Pin d[14] not assigned to an exact location on the device
    Info: Pin d[13] not assigned to an exact location on the device
    Info: Pin d[12] not assigned to an exact location on the device
    Info: Pin d[11] not assigned to an exact location on the device
    Info: Pin d[10] not assigned to an exact location on the device
    Info: Pin d[9] not assigned to an exact location on the device
    Info: Pin d[8] not assigned to an exact location on the device
    Info: Pin d[7] not assigned to an exact location on the device
    Info: Pin d[6] not assigned to an exact location on the device
    Info: Pin d[5] not assigned to an exact location on the device
    Info: Pin d[4] not assigned to an exact location on the device
    Info: Pin d[3] not assigned to an exact location on the device
    Info: Pin d[2] not assigned to an exact location on the device
    Info: Pin d[1] not assigned to an exact location on the device
    Info: Pin d[0] not assigned to an exact location on the device
    Info: Pin func[5] not assigned to an exact location on the device
    Info: Pin func[4] not assigned to an exact location on the device
    Info: Pin func[3] not assigned to an exact location on the device
    Info: Pin func[2] not assigned to an exact location on the device
    Info: Pin func[1] not assigned to an exact location on the device
    Info: Pin func[0] not assigned to an exact location on the device
    Info: Pin op[5] not assigned to an exact location on the device
    Info: Pin op[4] not assigned to an exact location on the device
    Info: Pin op[3] not assigned to an exact location on the device
    Info: Pin op[2] not assigned to an exact location on the device
    Info: Pin op[1] not assigned to an exact location on the device
    Info: Pin op[0] not assigned to an exact location on the device
    Info: Pin q[31] not assigned to an exact location on the device
    Info: Pin q[30] not assigned to an exact location on the device
    Info: Pin q[29] not assigned to an exact location on the device
    Info: Pin q[28] not assigned to an exact location on the device
    Info: Pin q[27] not assigned to an exact location on the device
    Info: Pin q[26] not assigned to an exact location on the device
    Info: Pin q[25] not assigned to an exact location on the device
    Info: Pin q[24] not assigned to an exact location on the device
    Info: Pin q[23] not assigned to an exact location on the device
    Info: Pin q[22] not assigned to an exact location on the device
    Info: Pin q[21] not assigned to an exact location on the device
    Info: Pin q[20] not assigned to an exact location on the device
    Info: Pin q[19] not assigned to an exact location on the device
    Info: Pin q[18] not assigned to an exact location on the device
    Info: Pin q[17] not assigned to an exact location on the device
    Info: Pin q[16] not assigned to an exact location on the device
    Info: Pin q[15] not assigned to an exact location on the device
    Info: Pin q[14] not assigned to an exact location on the device
    Info: Pin q[13] not assigned to an exact location on the device
    Info: Pin q[12] not assigned to an exact location on the device
    Info: Pin q[11] not assigned to an exact location on the device
    Info: Pin q[10] not assigned to an exact location on the device
    Info: Pin q[9] not assigned to an exact location on the device
    Info: Pin q[8] not assigned to an exact location on the device
    Info: Pin q[7] not assigned to an exact location on the device
    Info: Pin q[6] not assigned to an exact location on the device
    Info: Pin q[5] not assigned to an exact location on the device
    Info: Pin q[4] not assigned to an exact location on the device
    Info: Pin q[3] not assigned to an exact location on the device
    Info: Pin q[2] not assigned to an exact location on the device
    Info: Pin q[1] not assigned to an exact location on the device
    Info: Pin q[0] not assigned to an exact location on the device
    Info: Pin read1[7] not assigned to an exact location on the device
    Info: Pin read1[6] not assigned to an exact location on the device
    Info: Pin read1[5] not assigned to an exact location on the device
    Info: Pin read1[4] not assigned to an exact location on the device
    Info: Pin read1[3] not assigned to an exact location on the device
    Info: Pin read1[2] not assigned to an exact location on the device
    Info: Pin read1[1] not assigned to an exact location on the device
    Info: Pin read1[0] not assigned to an exact location on the device
    Info: Pin read2[7] not assigned to an exact location on the device
    Info: Pin read2[6] not assigned to an exact location on the device
    Info: Pin read2[5] not assigned to an exact location on the device
    Info: Pin read2[4] not assigned to an exact location on the device
    Info: Pin read2[3] not assigned to an exact location on the device
    Info: Pin read2[2] not assigned to an exact location on the device
    Info: Pin read2[1] not assigned to an exact location on the device
    Info: Pin read2[0] not assigned to an exact location on the device
    Info: Pin result[7] not assigned to an exact location on the device
    Info: Pin result[6] not assigned to an exact location on the device
    Info: Pin result[5] not assigned to an exact location on the device
    Info: Pin result[4] not assigned to an exact location on the device
    Info: Pin result[3] not assigned to an exact location on the device
    Info: Pin result[2] not assigned to an exact location on the device
    Info: Pin result[1] not assigned to an exact location on the device
    Info: Pin result[0] not assigned to an exact location on the device
    Info: Pin rshift[7] not assigned to an exact location on the device
    Info: Pin rshift[6] not assigned to an exact location on the device
    Info: Pin rshift[5] not assigned to an exact location on the device
    Info: Pin rshift[4] not assigned to an exact location on the device
    Info: Pin rshift[3] not assigned to an exact location on the device
    Info: Pin rshift[2] not assigned to an exact location on the device
    Info: Pin rshift[1] not assigned to an exact location on the device
    Info: Pin rshift[0] not assigned to an exact location on the device
    Info: Pin sol[7] not assigned to an exact location on the device
    Info: Pin sol[6] not assigned to an exact location on the device
    Info: Pin sol[5] not assigned to an exact location on the device
    Info: Pin sol[4] not assigned to an exact location on the device
    Info: Pin sol[3] not assigned to an exact location on the device
    Info: Pin sol[2] not assigned to an exact location on the device
    Info: Pin sol[1] not assigned to an exact location on the device
    Info: Pin sol[0] not assigned to an exact location on the device
    Info: Pin truncate[7] not assigned to an exact location on the device
    Info: Pin truncate[6] not assigned to an exact location on the device
    Info: Pin truncate[5] not assigned to an exact location on the device
    Info: Pin truncate[4] not assigned to an exact location on the device
    Info: Pin truncate[3] not assigned to an exact location on the device
    Info: Pin truncate[2] not assigned to an exact location on the device
    Info: Pin truncate[1] not assigned to an exact location on the device
    Info: Pin truncate[0] not assigned to an exact location on the device
    Info: Pin reset not assigned to an exact location on the device
    Info: Pin clock not assigned to an exact location on the device
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a0
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a1
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a2
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a3
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a4
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a5
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a26
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a27
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a28
        Info: Destination node fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a29
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node decoder:inst22|WideNor7~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node decoder:inst22|btype[0]
Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]
        Info: Destination node fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]
        Info: Destination node fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]
        Info: Destination node fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]
        Info: Destination node fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]
        Info: Destination node fetch:inst|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]
        Info: Destination node regfile:inst5|lpm_dff3:s0|lpm_ff:lpm_ff_component|dffs[7]
        Info: Destination node regfile:inst5|lpm_dff3:s2|lpm_ff:lpm_ff_component|dffs[7]
        Info: Destination node regfile:inst5|lpm_dff3:s1|lpm_ff:lpm_ff_component|dffs[7]
        Info: Destination node regfile:inst5|lpm_dff3:s3|lpm_ff:lpm_ff_component|dffs[7]
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 142 (unused VREF, 3.3V VCCIO, 0 input, 142 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
        Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -12.306 ns between source register "decoder:inst22|alusrc" and destination register "regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[0]"
    Info: + Largest register to register requirement is -7.578 ns
    Info:   Shortest clock path from clock "clock" to destination register is 2.443 ns
        Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 97; CLK Node = 'clock'
        Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 502; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.405 ns ( 57.51 % )
        Info: Total interconnect delay = 1.038 ns ( 42.49 % )
    Info:   Longest clock path from clock "clock" to destination register is 2.443 ns
        Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 97; CLK Node = 'clock'
        Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 502; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.405 ns ( 57.51 % )
        Info: Total interconnect delay = 1.038 ns ( 42.49 % )
    Info:   Shortest clock path from clock "clock" to source register is 9.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 97; CLK Node = 'clock'
        Info: 2: + IC(2.349 ns) + CELL(0.598 ns) = 3.734 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a4~porta_address_reg7'
        Info: 3: + IC(0.000 ns) + CELL(1.793 ns) = 5.527 ns; Loc. = Unassigned; Fanout = 12; MEM Node = 'fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[4]'
        Info: 4: + IC(0.309 ns) + CELL(0.154 ns) = 5.990 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'decoder:inst22|WideOr3~0'
        Info: 5: + IC(0.223 ns) + CELL(0.272 ns) = 6.485 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'decoder:inst22|WideNor7~0'
        Info: 6: + IC(2.013 ns) + CELL(0.000 ns) = 8.498 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'decoder:inst22|WideNor7~0clkctrl'
        Info: 7: + IC(1.078 ns) + CELL(0.053 ns) = 9.629 ns; Loc. = Unassigned; Fanout = 31; REG Node = 'decoder:inst22|alusrc'
        Info: Total cell delay = 3.657 ns ( 37.98 % )
        Info: Total interconnect delay = 5.972 ns ( 62.02 % )
    Info:   Longest clock path from clock "clock" to source register is 10.431 ns
        Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 97; CLK Node = 'clock'
        Info: 2: + IC(2.349 ns) + CELL(0.598 ns) = 3.734 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|ram_block1a26~porta_address_reg7'
        Info: 3: + IC(0.000 ns) + CELL(1.793 ns) = 5.527 ns; Loc. = Unassigned; Fanout = 6; MEM Node = 'fetch:inst|lpm_rom1:inst6|altsyncram:altsyncram_component|altsyncram_k481:auto_generated|q_a[26]'
        Info: 4: + IC(0.106 ns) + CELL(0.357 ns) = 5.990 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'decoder:inst22|WideNor0~0'
        Info: 5: + IC(0.247 ns) + CELL(0.154 ns) = 6.391 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'decoder:inst22|WideNor2~0'
        Info: 6: + IC(0.223 ns) + CELL(0.272 ns) = 6.886 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'decoder:inst22|WideOr11~0'
        Info: 7: + IC(0.247 ns) + CELL(0.154 ns) = 7.287 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'decoder:inst22|WideNor7~0'
        Info: 8: + IC(2.013 ns) + CELL(0.000 ns) = 9.300 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'decoder:inst22|WideNor7~0clkctrl'
        Info: 9: + IC(1.078 ns) + CELL(0.053 ns) = 10.431 ns; Loc. = Unassigned; Fanout = 31; REG Node = 'decoder:inst22|alusrc'
        Info: Total cell delay = 4.168 ns ( 39.96 % )
        Info: Total interconnect delay = 6.263 ns ( 60.04 % )
    Info:   Micro clock to output delay of source is 0.000 ns
    Info:   Micro setup delay of destination is 0.090 ns
    Info: - Longest register to register delay is 4.728 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 31; REG Node = 'decoder:inst22|alusrc'
        Info: 2: + IC(0.117 ns) + CELL(0.378 ns) = 0.495 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~3'
        Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.896 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2'
        Info: 4: + IC(0.570 ns) + CELL(0.154 ns) = 1.620 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst8|LessThan0~2'
        Info: 5: + IC(0.247 ns) + CELL(0.154 ns) = 2.021 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst8|LessThan0~3'
        Info: 6: + IC(0.341 ns) + CELL(0.154 ns) = 2.516 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst8|LessThan0~4'
        Info: 7: + IC(0.721 ns) + CELL(0.053 ns) = 3.290 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'alu:inst8|Mux0~1'
        Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 3.691 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2'
        Info: 9: + IC(0.882 ns) + CELL(0.155 ns) = 4.728 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.458 ns ( 30.84 % )
        Info: Total interconnect delay = 3.270 ns ( 69.16 % )
Info: Estimated most critical path is register to register delay of 4.728 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y15; Fanout = 31; REG Node = 'decoder:inst22|alusrc'
    Info: 2: + IC(0.117 ns) + CELL(0.378 ns) = 0.495 ns; Loc. = LAB_X25_Y15; Fanout = 1; COMB Node = 'lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~3'
    Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 0.896 ns; Loc. = LAB_X25_Y15; Fanout = 3; COMB Node = 'lpm_mux4:inst18|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~2'
    Info: 4: + IC(0.570 ns) + CELL(0.154 ns) = 1.620 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'alu:inst8|LessThan0~2'
    Info: 5: + IC(0.247 ns) + CELL(0.154 ns) = 2.021 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'alu:inst8|LessThan0~3'
    Info: 6: + IC(0.341 ns) + CELL(0.154 ns) = 2.516 ns; Loc. = LAB_X26_Y15; Fanout = 1; COMB Node = 'alu:inst8|LessThan0~4'
    Info: 7: + IC(0.721 ns) + CELL(0.053 ns) = 3.290 ns; Loc. = LAB_X25_Y16; Fanout = 3; COMB Node = 'alu:inst8|Mux0~1'
    Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 3.691 ns; Loc. = LAB_X25_Y16; Fanout = 32; COMB Node = 'lpm_mux0:inst17|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~2'
    Info: 9: + IC(0.882 ns) + CELL(0.155 ns) = 4.728 ns; Loc. = LAB_X29_Y14; Fanout = 2; REG Node = 'regfile:inst5|lpm_dff3:gp|lpm_ff:lpm_ff_component|dffs[0]'
    Info: Total cell delay = 1.458 ns ( 30.84 % )
    Info: Total interconnect delay = 3.270 ns ( 69.16 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 1% of the available device resources
    Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Duplicated 6 combinational logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 142 output pins without output pin load capacitance assignment
    Info: Pin "memwr" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "memtoreg" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "alusrc" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "regdst" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "regwr" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "a[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aluop[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aluop[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "aluop[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "b[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "b[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "b[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "b[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "b[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "btype[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "btype[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "c[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "c[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "c[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "c[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "c[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "d[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "func[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "func[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "func[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "func[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "func[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "func[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "op[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "op[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "op[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "op[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "op[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "op[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "result[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "rshift[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "sol[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "truncate[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin Addr[1] has GND driving its datain port
    Info: Pin Addr[0] has GND driving its datain port
    Info: Pin aluop[2] has GND driving its datain port
    Info: Pin rshift[1] has GND driving its datain port
    Info: Pin rshift[0] has GND driving its datain port
    Info: Pin sol[1] has GND driving its datain port
    Info: Pin sol[0] has GND driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file X:/cs154/Project1.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 235 megabytes
    Info: Processing ended: Fri Apr 22 14:23:32 2011
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in X:/cs154/Project1.fit.smsg.


