# Makefile for Reaction Time Test

SIM ?= icarus
TOPLEVEL_LANG ?= verilog
SRC_DIR = $(PWD)/../src

# List all RTL source files
PROJECT_SOURCES = tt_um_DelosReyesJordan_HDL.v \
                  random_delay.v \
                  reaction_fsm.v \
                  reaction_time_top.v \
                  seg7_driver.v \
                  timer.v

ifeq ($(GATES),yes)

# Gate-level simulation
SIM_BUILD        = sim_build/gl
COMPILE_ARGS    += -DGL_TEST
COMPILE_ARGS    += -DFUNCTIONAL
COMPILE_ARGS    += -DUSE_POWER_PINS
COMPILE_ARGS    += -DSIM
COMPILE_ARGS    += -DUNIT_DELAY=\#1

# Sky130 PDK primitives
VERILOG_SOURCES += $(PDK_ROOT)/sky130A/libs.ref/sky130_fd_sc_hd/verilog/primitives.v
VERILOG_SOURCES += $(PDK_ROOT)/sky130A/libs.ref/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v

# Gate-level netlist generated by GDS workflow
VERILOG_SOURCES += $(PWD)/gate_level_netlist.v

else

# RTL simulation
SIM_BUILD        = sim_build/rtl
VERILOG_SOURCES += $(addprefix $(SRC_DIR)/,$(PROJECT_SOURCES))

endif

VERILOG_SOURCES += $(PWD)/tb.v
TOPLEVEL = tb

# Python test module
MODULE = test

# Include SRC_DIR for shared headers or configs
COMPILE_ARGS += -I$(SRC_DIR)

include $(shell cocotb-config --makefiles)/Makefile.sim
