Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec  3 15:32:33 2019
| Host         : LAPTOP-GGPIPL6E running 64-bit major release  (build 9200)
| Command      : report_methodology -file mcs_top_complete_methodology_drc_routed.rpt -pb mcs_top_complete_methodology_drc_routed.pb -rpx mcs_top_complete_methodology_drc_routed.rpx
| Design       : mcs_top_complete
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 89
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                   | 10         |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal     | 11         |
| TIMING-6  | Warning  | No common primary clock between related clocks | 4          |
| TIMING-18 | Warning  | Missing input or output delay                  | 64         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mmio_unit/adsr_slot13/adsr_unit/FSM_sequential_state_reg[2]_i_2__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) cpu_unit_i_35/CLR, mmio_unit/debounce_slot7/rd_data_reg_reg[1]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[1].db_fsm_unit/FSM_sequential_state_reg_reg[0]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[1].db_fsm_unit/FSM_sequential_state_reg_reg[1]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[1].db_fsm_unit/FSM_sequential_state_reg_reg[2]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[0]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[16]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[17]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[1]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[2]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[3]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[4]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[5]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[6]/CLR, mmio_unit/spi_slot9/ctrl_reg_reg[7]/CLR (the first 15 of 121 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mmio_unit/adsr_slot13/adsr_unit/count_reg[47]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) mmio_unit/debounce_slot7/fsm_cell_gen[0].db_fsm_unit/FSM_sequential_state_reg_reg[0]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[0].db_fsm_unit/FSM_sequential_state_reg_reg[1]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[0].db_fsm_unit/FSM_sequential_state_reg_reg[2]/CLR, mmio_unit/debounce_slot7/rd_data_reg_reg[0]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[0]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[10]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[11]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[12]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[13]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[14]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[15]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[1]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[2]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[3]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[4]/CLR (the first 15 of 122 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mmio_unit/adsr_slot13/ctrl_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mmio_unit/ddfs_slot12/ctrl_reg_reg[0]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[0]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[10]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[11]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[12]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[13]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[15]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[1]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[2]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[3]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[4]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[5]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[6]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[7]/CLR, mmio_unit/ddfs_slot12/env_reg_reg[8]/CLR (the first 15 of 122 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell mmio_unit/ddfs_slot12/ddfs_unit/adc0_out_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mmio_unit/xadc_slot5/adc0_out_reg_reg[0]/CLR, mmio_unit/xadc_slot5/adc0_out_reg_reg[1]/CLR, mmio_unit/xadc_slot5/adc0_out_reg_reg[2]/CLR, mmio_unit/xadc_slot5/adc1_out_reg_reg[0]/CLR, mmio_unit/xadc_slot5/adc1_out_reg_reg[1]/CLR, mmio_unit/xadc_slot5/adc1_out_reg_reg[2]/CLR, mmio_unit/xadc_slot5/adc2_out_reg_reg[0]/CLR, mmio_unit/xadc_slot5/adc2_out_reg_reg[1]/CLR, mmio_unit/xadc_slot5/adc2_out_reg_reg[2]/CLR, mmio_unit/xadc_slot5/adc3_out_reg_reg[0]/CLR, mmio_unit/xadc_slot5/adc3_out_reg_reg[1]/CLR, mmio_unit/xadc_slot5/adc3_out_reg_reg[2]/CLR, mmio_unit/xadc_slot5/tmp_out_reg_reg[0]/CLR, mmio_unit/xadc_slot5/tmp_out_reg_reg[1]/CLR, mmio_unit/xadc_slot5/tmp_out_reg_reg[2]/CLR (the first 15 of 122 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell mmio_unit/led_slot8/led_mux8_unit/count_reg[28]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) video_sys_unit/v3_ghost_unit/bypass_reg_reg/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[0]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[1]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[2]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[3]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[4]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[5]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[6]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[7]/CLR, mmio_unit/adsr_slot13/atk_step_reg_reg[8]/CLR, mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[0]/CLR, mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[10]/CLR, mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[11]/CLR, mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[12]/CLR, mmio_unit/adsr_slot13/adsr_unit/a_reg_reg[13]/CLR (the first 15 of 122 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell mmio_unit/ps2_slot11/ps2_unit/ps2_rx_unit/FSM_sequential_state_reg[1]_i_2__2, with 2 or more inputs, drives asynchronous preset/clear pin(s) video_sys_unit/v0_vga_sync_unit/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RST, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[0]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[10]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[1]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[2]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[3]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[4]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[5]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[6]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[7]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[8]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/hc_reg_reg[9]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[0]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[10]/CLR, video_sys_unit/v0_vga_sync_unit/sync_unit/counter_unit/vc_reg_reg[1]/CLR (the first 15 of 122 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell mmio_unit/spi_slot9/spi_unit/ctrl_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) video_sys_unit/v3_ghost_unit/ctrl_reg_reg[0]/CLR, video_sys_unit/v3_ghost_unit/ctrl_reg_reg[1]/CLR, video_sys_unit/v3_ghost_unit/ctrl_reg_reg[2]/PRE, mmio_unit/gpo_slot2/buf_reg_reg[0]/CLR, mmio_unit/gpo_slot2/buf_reg_reg[1]/CLR, mmio_unit/uart_slot1/uart_unit/uart_tx_unit/tx_reg_reg/PRE, mmio_unit/timer_slot0/ctrl_reg_reg/CLR, mmio_unit/i2c_slot10/i2c_unit/scl_reg_reg_inv/PRE, mmio_unit/spi_slot9/ss_n_reg_reg[0]/PRE, mmio_unit/spi_slot9/spi_unit/so_reg_reg[7]/CLR, mmio_unit/spi_slot9/spi_unit/spi_clk_reg_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/dvsr_reg[10]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) video_sys_unit/v3_ghost_unit/ctrl_reg_reg[3]/CLR, video_sys_unit/v3_ghost_unit/ctrl_reg_reg[4]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[0]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[10]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[11]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[1]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[2]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[3]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[4]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[5]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[6]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[7]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[8]/CLR, video_sys_unit/v2_osd_unit/bg_color_reg_reg[9]/CLR, video_sys_unit/v2_osd_unit/fg_color_reg_reg[0]/PRE (the first 15 of 122 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell mmio_unit/xadc_slot5/xadc_unit/count_reg[40]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mmio_unit/spi_slot9/spi_unit/si_reg_reg[2]/CLR, mmio_unit/spi_slot9/spi_unit/si_reg_reg[3]/CLR, mmio_unit/spi_slot9/spi_unit/si_reg_reg[4]/CLR, mmio_unit/spi_slot9/spi_unit/si_reg_reg[5]/CLR, mmio_unit/spi_slot9/spi_unit/si_reg_reg[6]/CLR, mmio_unit/spi_slot9/spi_unit/si_reg_reg[7]/CLR, mmio_unit/timer_slot0/count_reg_reg[0]/CLR, mmio_unit/timer_slot0/count_reg_reg[1]/CLR, mmio_unit/timer_slot0/count_reg_reg[29]/CLR, mmio_unit/timer_slot0/count_reg_reg[2]/CLR, mmio_unit/timer_slot0/count_reg_reg[30]/CLR, mmio_unit/timer_slot0/count_reg_reg[31]/CLR, mmio_unit/timer_slot0/count_reg_reg[32]/CLR, mmio_unit/timer_slot0/count_reg_reg[33]/CLR, mmio_unit/timer_slot0/count_reg_reg[34]/CLR (the first 15 of 121 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell video_sys_unit/frame_counter_unit/cpu_unit_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mmio_unit/gpi_slot3/rd_data_reg_reg[5]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[6]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[7]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[8]/CLR, mmio_unit/gpi_slot3/rd_data_reg_reg[9]/CLR, mmio_unit/debounce_slot7/rd_data_reg_reg[2]/CLR, mmio_unit/debounce_slot7/rd_data_reg_reg[3]/CLR, mmio_unit/debounce_slot7/rd_data_reg_reg[4]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[2].db_fsm_unit/FSM_sequential_state_reg_reg[0]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[2].db_fsm_unit/FSM_sequential_state_reg_reg[1]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[2].db_fsm_unit/FSM_sequential_state_reg_reg[2]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[3].db_fsm_unit/FSM_sequential_state_reg_reg[0]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[3].db_fsm_unit/FSM_sequential_state_reg_reg[1]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[3].db_fsm_unit/FSM_sequential_state_reg_reg[2]/CLR, mmio_unit/debounce_slot7/fsm_cell_gen[4].db_fsm_unit/FSM_sequential_state_reg_reg[0]/CLR (the first 15 of 121 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_8, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance video_sys_unit/v2_osd_unit/osd_src_unit/font_unit/data_reg_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_100M_mmcm_fpro and clk_100M_mmcm_fpro_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100M_mmcm_fpro] -to [get_clocks clk_100M_mmcm_fpro_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_100M_mmcm_fpro_1 and clk_100M_mmcm_fpro are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100M_mmcm_fpro_1] -to [get_clocks clk_100M_mmcm_fpro]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_25M_mmcm_fpro and clk_25M_mmcm_fpro_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25M_mmcm_fpro] -to [get_clocks clk_25M_mmcm_fpro_1]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_25M_mmcm_fpro_1 and clk_25M_mmcm_fpro are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_25M_mmcm_fpro_1] -to [get_clocks clk_25M_mmcm_fpro]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on acl_miso relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btn[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btn[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on btn[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ps2c relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ps2d relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rx relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on tmp_i2c_sda relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on acl_mosi relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on acl_sclk relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on acl_ss_n relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on an[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on an[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on an[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on an[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on led[10] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on led[11] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on led[12] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on led[13] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on led[14] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on led[15] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on led[8] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on led[9] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on sseg[0] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on sseg[1] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on sseg[2] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on sseg[3] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on sseg[4] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on sseg[5] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on sseg[6] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on sseg[7] relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on tmp_i2c_scl relative to clock(s) clk, sys_clk_pin
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on tx relative to clock(s) clk, sys_clk_pin
Related violations: <none>


