10:22:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_AD2\temp_xsdb_launch_script.tcl
10:22:08 INFO  : XSCT server has started successfully.
10:22:08 INFO  : plnx-install-location is set to ''
10:22:08 INFO  : Successfully done setting XSCT server connection channel  
10:22:08 INFO  : Successfully done setting workspace for the tool. 
10:22:27 INFO  : Platform repository initialization has completed.
10:22:27 INFO  : Registering command handlers for Vitis TCF services
10:22:27 INFO  : Successfully done query RDI_DATADIR 
10:23:56 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
10:23:56 INFO  : Result from executing command 'getPlatforms': 
10:23:56 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:23:57 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
10:24:06 INFO  : Platform 'Pmod_AD2_wrapper' is added to custom repositories.
10:25:08 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
10:25:08 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
10:25:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
10:25:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:14 INFO  : Hardware specification for platform project 'Pmod_AD2_wrapper' is updated.
10:28:30 INFO  : Result from executing command 'getProjects': Pmod_AD2_wrapper
10:28:30 INFO  : Result from executing command 'getPlatforms': Pmod_AD2_wrapper|C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/Pmod_AD2_wrapper.xpfm
10:28:45 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
10:28:48 INFO  : The hardware specification used by project 'application_project_pmod_ad2' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:28:48 INFO  : The updated bitstream files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_AD2\application_project_pmod_ad2\_ide\bitstream' in project 'application_project_pmod_ad2'.
10:28:48 INFO  : The file 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_AD2\application_project_pmod_ad2\_ide\psinit\ps7_init.tcl' stored in project is removed.
10:28:54 INFO  : The updated ps init files are copied from platform to folder 'C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_AD2\application_project_pmod_ad2\_ide\psinit' in project 'application_project_pmod_ad2'.
10:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:29:28 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:29:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:29:57 INFO  : 'jtag frequency' command is executed.
10:29:57 INFO  : Context for 'APU' is selected.
10:29:57 INFO  : System reset is completed.
10:30:00 INFO  : 'after 3000' command is executed.
10:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:30:14 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:30:14 INFO  : Context for 'APU' is selected.
10:30:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
10:30:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:28 INFO  : Context for 'APU' is selected.
10:30:28 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
10:31:08 ERROR : Unexpected exception occurred.
java.io.IOException: Command [C 128 xsdb eval "ps7_init"] aborted
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:844)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)
Caused by: java.net.SocketException: Connection reset
	at java.base/java.net.SocketInputStream.read(SocketInputStream.java:186)
	at java.base/java.net.SocketInputStream.read(SocketInputStream.java:140)
	at java.base/java.io.BufferedInputStream.read1(BufferedInputStream.java:290)
	at java.base/java.io.BufferedInputStream.read(BufferedInputStream.java:351)
	at java.base/java.io.FilterInputStream.read(FilterInputStream.java:107)
	at org.eclipse.tcf.core.ChannelTCP.get(ChannelTCP.java:186)
	at org.eclipse.tcf.core.StreamChannel.read(StreamChannel.java:85)
	at org.eclipse.tcf.core.AbstractChannel$1.run(AbstractChannel.java:329)
10:31:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

10:31:08 ERROR : Unexpected exception occurred.
10:36:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_AD2\temp_xsdb_launch_script.tcl
10:36:31 INFO  : XSCT server has started successfully.
10:36:31 INFO  : Successfully done setting XSCT server connection channel  
10:36:31 INFO  : plnx-install-location is set to ''
10:36:31 INFO  : Successfully done setting workspace for the tool. 
10:36:49 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
10:36:49 ERROR : Failed to get platform details for the project 'application_project_pmod_ad2'. Cannot sync application flags.
10:36:52 INFO  : Platform repository initialization has completed.
10:36:53 INFO  : Registering command handlers for Vitis TCF services
10:36:56 INFO  : Successfully done query RDI_DATADIR 
10:37:00 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
10:37:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

10:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:37:28 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:37:39 INFO  : 'jtag frequency' command is executed.
10:37:39 INFO  : Context for 'APU' is selected.
10:37:39 INFO  : System reset is completed.
10:37:42 INFO  : 'after 3000' command is executed.
10:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:37:45 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:37:45 INFO  : Context for 'APU' is selected.
10:37:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
10:37:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:45 INFO  : Context for 'APU' is selected.
10:37:45 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
10:37:46 INFO  : 'ps7_init' command is executed.
10:37:46 INFO  : 'ps7_post_config' command is executed.
10:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:46 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:37:46 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:37:46 INFO  : 'con' command is executed.
10:37:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:37:46 INFO  : Disconnected from the channel tcfchan#2.
10:40:14 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
10:40:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

10:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:40:41 INFO  : 'jtag frequency' command is executed.
10:40:41 INFO  : Context for 'APU' is selected.
10:40:41 INFO  : System reset is completed.
10:40:44 INFO  : 'after 3000' command is executed.
10:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:40:47 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:40:47 INFO  : Context for 'APU' is selected.
10:40:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
10:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:47 INFO  : Context for 'APU' is selected.
10:40:47 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
10:40:47 INFO  : 'ps7_init' command is executed.
10:40:47 INFO  : 'ps7_post_config' command is executed.
10:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:48 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:40:48 INFO  : 'con' command is executed.
10:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:40:48 INFO  : Disconnected from the channel tcfchan#4.
10:45:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:45:45 INFO  : 'jtag frequency' command is executed.
10:45:45 INFO  : Context for 'APU' is selected.
10:45:45 INFO  : System reset is completed.
10:45:48 INFO  : 'after 3000' command is executed.
10:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:45:51 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:45:51 INFO  : Context for 'APU' is selected.
10:45:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
10:45:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:54 INFO  : Context for 'APU' is selected.
10:45:54 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
10:45:54 INFO  : 'ps7_init' command is executed.
10:45:54 INFO  : 'ps7_post_config' command is executed.
10:45:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:55 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:55 INFO  : 'con' command is executed.
10:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:55 INFO  : Disconnected from the channel tcfchan#5.
10:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:47:52 INFO  : 'jtag frequency' command is executed.
10:47:52 INFO  : Context for 'APU' is selected.
10:47:52 INFO  : System reset is completed.
10:47:55 INFO  : 'after 3000' command is executed.
10:47:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:47:57 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:47:57 INFO  : Context for 'APU' is selected.
10:48:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
10:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:02 INFO  : Context for 'APU' is selected.
10:48:02 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
10:48:02 INFO  : 'ps7_init' command is executed.
10:48:02 INFO  : 'ps7_post_config' command is executed.
10:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:03 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:03 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:03 INFO  : 'con' command is executed.
10:48:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:03 INFO  : Disconnected from the channel tcfchan#6.
10:48:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
10:48:19 INFO  : 'jtag frequency' command is executed.
10:48:19 INFO  : Context for 'APU' is selected.
10:48:19 INFO  : System reset is completed.
10:48:22 INFO  : 'after 3000' command is executed.
10:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
10:48:25 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
10:48:25 INFO  : Context for 'APU' is selected.
10:48:27 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
10:48:27 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:27 INFO  : Context for 'APU' is selected.
10:48:27 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
10:48:28 INFO  : 'ps7_init' command is executed.
10:48:28 INFO  : 'ps7_post_config' command is executed.
10:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:28 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:28 INFO  : 'con' command is executed.
10:48:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:48:28 INFO  : Disconnected from the channel tcfchan#7.
16:07:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\luisr\Desktop\Vitis\Graduate_Project\FPGA\Pmod_AD2\temp_xsdb_launch_script.tcl
16:07:18 INFO  : XSCT server has started successfully.
16:07:18 INFO  : plnx-install-location is set to ''
16:07:18 INFO  : Successfully done setting XSCT server connection channel  
16:07:18 INFO  : Successfully done setting workspace for the tool. 
16:07:40 INFO  : Registering command handlers for Vitis TCF services
16:07:40 INFO  : Platform repository initialization has completed.
16:07:41 INFO  : Successfully done query RDI_DATADIR 
16:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:08:54 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:09:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:07 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:09:07 INFO  : 'jtag frequency' command is executed.
16:09:07 INFO  : Context for 'APU' is selected.
16:09:07 INFO  : System reset is completed.
16:09:10 INFO  : 'after 3000' command is executed.
16:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:09:12 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:09:12 INFO  : Context for 'APU' is selected.
16:09:12 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:09:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:13 INFO  : Context for 'APU' is selected.
16:09:13 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:09:13 INFO  : 'ps7_init' command is executed.
16:09:13 INFO  : 'ps7_post_config' command is executed.
16:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:13 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:14 INFO  : 'con' command is executed.
16:09:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:09:14 INFO  : Disconnected from the channel tcfchan#1.
16:22:20 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:22:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:22:38 INFO  : 'jtag frequency' command is executed.
16:22:38 INFO  : Context for 'APU' is selected.
16:22:39 INFO  : System reset is completed.
16:22:42 INFO  : 'after 3000' command is executed.
16:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:22:44 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:22:44 INFO  : Context for 'APU' is selected.
16:22:44 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:22:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:44 INFO  : Context for 'APU' is selected.
16:22:44 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:22:45 INFO  : 'ps7_init' command is executed.
16:22:45 INFO  : 'ps7_post_config' command is executed.
16:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:45 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:45 INFO  : 'con' command is executed.
16:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:22:45 INFO  : Disconnected from the channel tcfchan#3.
16:26:04 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:26:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:27:05 INFO  : 'jtag frequency' command is executed.
16:27:05 INFO  : Context for 'APU' is selected.
16:27:05 INFO  : System reset is completed.
16:27:08 INFO  : 'after 3000' command is executed.
16:27:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:27:11 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:27:11 INFO  : Context for 'APU' is selected.
16:27:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:11 INFO  : Context for 'APU' is selected.
16:27:11 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:27:11 INFO  : 'ps7_init' command is executed.
16:27:11 INFO  : 'ps7_post_config' command is executed.
16:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:12 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:12 INFO  : 'con' command is executed.
16:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:12 INFO  : Disconnected from the channel tcfchan#5.
16:32:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:32:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:32:24 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:32:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:32:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:32:43 INFO  : 'jtag frequency' command is executed.
16:32:43 INFO  : Context for 'APU' is selected.
16:32:43 INFO  : System reset is completed.
16:32:46 INFO  : 'after 3000' command is executed.
16:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:32:49 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:32:49 INFO  : Context for 'APU' is selected.
16:32:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:32:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:49 INFO  : Context for 'APU' is selected.
16:32:49 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:32:49 INFO  : 'ps7_init' command is executed.
16:32:49 INFO  : 'ps7_post_config' command is executed.
16:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:49 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:50 INFO  : 'con' command is executed.
16:32:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:50 INFO  : Disconnected from the channel tcfchan#8.
16:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:50 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:37:50 INFO  : 'jtag frequency' command is executed.
16:37:50 INFO  : Context for 'APU' is selected.
16:37:51 INFO  : System reset is completed.
16:37:54 INFO  : 'after 3000' command is executed.
16:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:37:56 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:37:56 INFO  : Context for 'APU' is selected.
16:37:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:37:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:59 INFO  : Context for 'APU' is selected.
16:37:59 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:37:59 INFO  : 'ps7_init' command is executed.
16:37:59 INFO  : 'ps7_post_config' command is executed.
16:37:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:00 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:00 INFO  : 'con' command is executed.
16:38:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:38:00 INFO  : Disconnected from the channel tcfchan#9.
16:38:48 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:38:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:39:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:39:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:39:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:39:23 INFO  : 'jtag frequency' command is executed.
16:39:23 INFO  : Context for 'APU' is selected.
16:39:23 INFO  : System reset is completed.
16:39:26 INFO  : 'after 3000' command is executed.
16:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:39:29 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:39:29 INFO  : 'ps7_init' command is executed.
16:39:29 INFO  : 'ps7_post_config' command is executed.
16:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : 'con' command is executed.
16:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:39:30 INFO  : Disconnected from the channel tcfchan#12.
16:46:41 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:46:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:47:05 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:47:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:47:16 INFO  : 'jtag frequency' command is executed.
16:47:16 INFO  : Context for 'APU' is selected.
16:47:16 INFO  : System reset is completed.
16:47:19 INFO  : 'after 3000' command is executed.
16:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:47:21 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:47:21 INFO  : Context for 'APU' is selected.
16:47:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:47:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:21 INFO  : Context for 'APU' is selected.
16:47:21 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:47:22 INFO  : 'ps7_init' command is executed.
16:47:22 INFO  : 'ps7_post_config' command is executed.
16:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:22 INFO  : 'con' command is executed.
16:47:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:47:22 INFO  : Disconnected from the channel tcfchan#15.
16:56:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:56:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:56:36 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
16:56:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

16:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
16:57:05 INFO  : 'jtag frequency' command is executed.
16:57:05 INFO  : Context for 'APU' is selected.
16:57:05 INFO  : System reset is completed.
16:57:08 INFO  : 'after 3000' command is executed.
16:57:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
16:57:10 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
16:57:10 INFO  : Context for 'APU' is selected.
16:57:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
16:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:10 INFO  : Context for 'APU' is selected.
16:57:10 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
16:57:11 INFO  : 'ps7_init' command is executed.
16:57:11 INFO  : 'ps7_post_config' command is executed.
16:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:11 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:12 INFO  : 'con' command is executed.
16:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:57:12 INFO  : Disconnected from the channel tcfchan#18.
17:00:08 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:00:37 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:00:48 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:00:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:01:02 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:01:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:01:25 INFO  : 'jtag frequency' command is executed.
17:01:25 INFO  : Context for 'APU' is selected.
17:01:25 INFO  : System reset is completed.
17:01:28 INFO  : 'after 3000' command is executed.
17:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:01:30 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:01:30 INFO  : Context for 'APU' is selected.
17:01:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:30 INFO  : Context for 'APU' is selected.
17:01:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:01:31 INFO  : 'ps7_init' command is executed.
17:01:31 INFO  : 'ps7_post_config' command is executed.
17:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:31 INFO  : 'con' command is executed.
17:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:01:31 INFO  : Disconnected from the channel tcfchan#21.
17:05:10 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:05:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:05:25 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:05:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:42 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:05:42 INFO  : 'jtag frequency' command is executed.
17:05:42 INFO  : Context for 'APU' is selected.
17:05:42 INFO  : System reset is completed.
17:05:45 INFO  : 'after 3000' command is executed.
17:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:05:48 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:05:48 INFO  : Context for 'APU' is selected.
17:05:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:48 INFO  : Context for 'APU' is selected.
17:05:48 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:05:48 INFO  : 'ps7_init' command is executed.
17:05:48 INFO  : 'ps7_post_config' command is executed.
17:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:49 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:49 INFO  : 'con' command is executed.
17:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:05:49 INFO  : Disconnected from the channel tcfchan#24.
17:08:22 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:09:16 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:10:52 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:10:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:11:01 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:11:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:11:16 INFO  : 'jtag frequency' command is executed.
17:11:16 INFO  : Context for 'APU' is selected.
17:11:16 INFO  : System reset is completed.
17:11:19 INFO  : 'after 3000' command is executed.
17:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:11:21 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:11:21 INFO  : Context for 'APU' is selected.
17:11:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:11:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:21 INFO  : Context for 'APU' is selected.
17:11:21 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:11:22 INFO  : 'ps7_init' command is executed.
17:11:22 INFO  : 'ps7_post_config' command is executed.
17:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:22 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:22 INFO  : 'con' command is executed.
17:11:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:11:22 INFO  : Disconnected from the channel tcfchan#27.
17:16:46 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:16:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:17:17 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:17:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:17:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:17:27 INFO  : 'jtag frequency' command is executed.
17:17:27 INFO  : Context for 'APU' is selected.
17:17:27 INFO  : System reset is completed.
17:17:30 INFO  : 'after 3000' command is executed.
17:17:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:17:32 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:17:32 INFO  : Context for 'APU' is selected.
17:17:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:17:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:32 INFO  : Context for 'APU' is selected.
17:17:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:17:33 INFO  : 'ps7_init' command is executed.
17:17:33 INFO  : 'ps7_post_config' command is executed.
17:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:33 INFO  : 'con' command is executed.
17:17:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:33 INFO  : Disconnected from the channel tcfchan#30.
17:22:09 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:22:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:22:33 INFO  : 'jtag frequency' command is executed.
17:22:33 INFO  : Context for 'APU' is selected.
17:22:33 INFO  : System reset is completed.
17:22:36 INFO  : 'after 3000' command is executed.
17:22:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:22:38 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:22:38 INFO  : Context for 'APU' is selected.
17:22:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:22:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:38 INFO  : Context for 'APU' is selected.
17:22:38 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:22:39 INFO  : 'ps7_init' command is executed.
17:22:39 INFO  : 'ps7_post_config' command is executed.
17:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:39 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:39 INFO  : 'con' command is executed.
17:22:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:22:39 INFO  : Disconnected from the channel tcfchan#32.
17:25:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:22 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:25:22 INFO  : 'jtag frequency' command is executed.
17:25:22 INFO  : Context for 'APU' is selected.
17:25:22 INFO  : System reset is completed.
17:25:25 INFO  : 'after 3000' command is executed.
17:25:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:25:27 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:25:27 INFO  : Context for 'APU' is selected.
17:25:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:30 INFO  : Context for 'APU' is selected.
17:25:30 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:25:30 INFO  : 'ps7_init' command is executed.
17:25:30 INFO  : 'ps7_post_config' command is executed.
17:25:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:31 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:25:31 INFO  : 'con' command is executed.
17:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:25:31 INFO  : Disconnected from the channel tcfchan#33.
17:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:28:30 INFO  : 'jtag frequency' command is executed.
17:28:30 INFO  : Context for 'APU' is selected.
17:28:30 INFO  : System reset is completed.
17:28:33 INFO  : 'after 3000' command is executed.
17:28:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:28:36 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:28:36 INFO  : Context for 'APU' is selected.
17:28:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:39 INFO  : Context for 'APU' is selected.
17:28:39 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:28:39 INFO  : 'ps7_init' command is executed.
17:28:39 INFO  : 'ps7_post_config' command is executed.
17:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:40 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:40 INFO  : 'con' command is executed.
17:28:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:28:40 INFO  : Disconnected from the channel tcfchan#34.
17:44:12 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:44:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:44:27 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:44:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:44:35 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:44:46 INFO  : 'jtag frequency' command is executed.
17:44:46 INFO  : Context for 'APU' is selected.
17:44:47 INFO  : System reset is completed.
17:44:50 INFO  : 'after 3000' command is executed.
17:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:44:52 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:44:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:52 INFO  : Context for 'APU' is selected.
17:44:52 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:44:53 INFO  : 'ps7_init' command is executed.
17:44:53 INFO  : 'ps7_post_config' command is executed.
17:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:53 INFO  : 'con' command is executed.
17:44:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:44:53 INFO  : Disconnected from the channel tcfchan#37.
17:45:30 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:45:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:47:14 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:47:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:47:27 INFO  : 'jtag frequency' command is executed.
17:47:27 INFO  : Context for 'APU' is selected.
17:47:27 INFO  : System reset is completed.
17:47:30 INFO  : 'after 3000' command is executed.
17:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:47:32 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:47:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:32 INFO  : Context for 'APU' is selected.
17:47:32 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:47:33 INFO  : 'ps7_init' command is executed.
17:47:33 INFO  : 'ps7_post_config' command is executed.
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : 'con' command is executed.
17:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:33 INFO  : Disconnected from the channel tcfchan#40.
17:49:09 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:49:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:49:17 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
17:49:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

17:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
17:49:26 INFO  : 'jtag frequency' command is executed.
17:49:26 INFO  : Context for 'APU' is selected.
17:49:26 INFO  : System reset is completed.
17:49:29 INFO  : 'after 3000' command is executed.
17:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
17:49:31 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
17:49:31 INFO  : Context for 'APU' is selected.
17:49:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
17:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:31 INFO  : Context for 'APU' is selected.
17:49:31 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
17:49:32 INFO  : 'ps7_init' command is executed.
17:49:32 INFO  : 'ps7_post_config' command is executed.
17:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:32 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:32 INFO  : 'con' command is executed.
17:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:32 INFO  : Disconnected from the channel tcfchan#43.
18:16:33 INFO  : Checking for BSP changes to sync application flags for project 'application_project_pmod_ad2'...
18:16:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa is already opened

18:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351B481C2A' is selected.
18:16:58 INFO  : 'jtag frequency' command is executed.
18:16:58 INFO  : Context for 'APU' is selected.
18:16:58 INFO  : System reset is completed.
18:17:01 INFO  : 'after 3000' command is executed.
18:17:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}' command is executed.
18:17:04 INFO  : Device configured successfully with "C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit"
18:17:04 INFO  : Context for 'APU' is selected.
18:17:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa'.
18:17:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:04 INFO  : Context for 'APU' is selected.
18:17:04 INFO  : Sourcing of 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl' is done.
18:17:04 INFO  : 'ps7_init' command is executed.
18:17:04 INFO  : 'ps7_post_config' command is executed.
18:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:04 INFO  : The application 'C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B481C2A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B481C2A-23727093-0"}
fpga -file C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/bitstream/Pmod_AD2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/Pmod_AD2_wrapper/export/Pmod_AD2_wrapper/hw/Pmod_AD2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/luisr/Desktop/Vitis/Graduate_Project/FPGA/Pmod_AD2/application_project_pmod_ad2/Debug/application_project_pmod_ad2.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:04 INFO  : 'con' command is executed.
18:17:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:17:04 INFO  : Disconnected from the channel tcfchan#45.
