SCUBA, Version Diamond_1.4_Production (87)
Tue Apr 09 16:32:57 2013
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\1.4\ispfpga\bin\nt\scuba.exe -w -n ram_dp_true -lang verilog -synth synplify -bus_exp 7 -bb -arch ep5c00 -type ramdp -device LFE3-35EA -aaddr_width 11 -widtha 32 -baddr_width 11 -widthb 32 -anum_words 2048 -bnum_words 2048 -byte 8 -writemodeA NORMAL -writemodeB NORMAL -cascade -1 -e 
    Circuit name     : ram_dp_true
    Module type      : RAM_DP_TRUE
    Module Version   : 7.1
    Ports            : 
    Inputs       : DataInA[31:0], DataInB[31:0], ByteEnA[3:0], ByteEnB[3:0], AddressA[10:0], AddressB[10:0], ClockA, ClockB, ClockEnA, ClockEnB, WrA, WrB, ResetA, ResetB
    Outputs      : QA[31:0], QB[31:0]
    I/O buffer       : not inserted
    EDIF output      : suppressed
    Verilog output   : ram_dp_true.v
    Verilog template : ram_dp_true_tmpl.v
    Verilog testbench: tb_ram_dp_true_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : ram_dp_true.srp
    Estimated Resource Usage:
            LUT : 66
            EBR : 4
            Reg : 2
  
END   SCUBA Module Synthesis

