m255
K3
13
cModel Technology
Z0 dC:\altera\projeto_final_wave_gen\DE2_NET\simulation\modelsim
vAudio_PLL
I1=JdQ]IS09bJDblhCH:9D3
VCV0lTED`j^C<dJ=7Yg0bk0
Z1 dC:\altera\projeto_final_wave_gen\DE2_NET\simulation\modelsim
Z2 w1412880958
8C:/altera/projeto_final_wave_gen/DE2_NET/Audio_PLL.v
FC:/altera/projeto_final_wave_gen/DE2_NET/Audio_PLL.v
L0 39
Z3 OV;L;10.1d;51
r1
31
Z4 o-vlog01compat -work work -O0
Z5 !s92 -vlog01compat -work work +incdir+C:/altera/projeto_final_wave_gen/DE2_NET -O0
n@audio_@p@l@l
!i10b 1
!s100 3FT2dYmXj7`oZEAQ3C3133
!s85 0
!s108 1671018116.916000
!s107 C:/altera/projeto_final_wave_gen/DE2_NET/Audio_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/projeto_final_wave_gen/DE2_NET|C:/altera/projeto_final_wave_gen/DE2_NET/Audio_PLL.v|
!s101 -O0
vDE2_NET
IXgGi0`WONa7eofB6T^2Jg1
VXdXg3fV@61?V_G>`9K_?h3
R1
R2
8C:/altera/projeto_final_wave_gen/DE2_NET/de2_net.v
FC:/altera/projeto_final_wave_gen/DE2_NET/de2_net.v
L0 44
R3
r1
31
R4
R5
n@d@e2_@n@e@t
!i10b 1
!s100 o^4W7[Ia0<::7mN]<Yh=A0
!s85 0
!s108 1671018116.972000
!s107 C:/altera/projeto_final_wave_gen/DE2_NET/de2_net.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/projeto_final_wave_gen/DE2_NET|C:/altera/projeto_final_wave_gen/DE2_NET/de2_net.v|
!s101 -O0
vI2C_AV_Config
ILM3=gEg=>__>iKJ;1WFS30
VTe[;nQbNgHY7b>DfJ@0z11
R1
R2
8C:/altera/projeto_final_wave_gen/DE2_NET/I2C_AV_Config.v
FC:/altera/projeto_final_wave_gen/DE2_NET/I2C_AV_Config.v
L0 1
R3
r1
31
R4
n@i2@c_@a@v_@config
R5
!i10b 1
!s100 [jZ[PAn_7UP2K<3bBfLBb3
!s85 0
!s108 1671018116.753000
!s107 C:/altera/projeto_final_wave_gen/DE2_NET/I2C_AV_Config.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/projeto_final_wave_gen/DE2_NET|C:/altera/projeto_final_wave_gen/DE2_NET/I2C_AV_Config.v|
!s101 -O0
vI2C_Controller
ITN`>?>YLfHECm>:zDb7;_1
VZmC6jMkN`OWc<9_n9o2@V0
R1
R2
8C:/altera/projeto_final_wave_gen/DE2_NET/I2C_Controller.v
FC:/altera/projeto_final_wave_gen/DE2_NET/I2C_Controller.v
L0 42
R3
r1
31
R4
R5
n@i2@c_@controller
!i10b 1
!s100 e9:_MeQJBRF8Koe@@JI4j3
!s85 0
!s108 1671018116.806000
!s107 C:/altera/projeto_final_wave_gen/DE2_NET/I2C_Controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/projeto_final_wave_gen/DE2_NET|C:/altera/projeto_final_wave_gen/DE2_NET/I2C_Controller.v|
!s101 -O0
vReset_Delay
!i10b 1
!s100 5<^Oo=78@<eE_X:jGQLze0
I2<Ha4<Th=G_ITWjVoShld3
V]>[>njZ6W;eC7LFENSk:f3
R1
R2
8C:/altera/projeto_final_wave_gen/DE2_NET/reset_delay.v
FC:/altera/projeto_final_wave_gen/DE2_NET/reset_delay.v
L0 1
R3
r1
!s85 0
31
!s108 1671018117.029000
!s107 C:/altera/projeto_final_wave_gen/DE2_NET/reset_delay.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/projeto_final_wave_gen/DE2_NET|C:/altera/projeto_final_wave_gen/DE2_NET/reset_delay.v|
!s101 -O0
R4
R5
n@reset_@delay
vSDRAM_PLL
Ie^l32`Hl^a[3NnhkK?B1f0
VZ[h1`HW2keBcjdG>I^cjS2
R1
R2
8C:/altera/projeto_final_wave_gen/DE2_NET/SDRAM_PLL.v
FC:/altera/projeto_final_wave_gen/DE2_NET/SDRAM_PLL.v
L0 39
R3
r1
31
R4
R5
n@s@d@r@a@m_@p@l@l
!i10b 1
!s100 JQnKZ<]XMMcH:NXnWPcD:1
!s85 0
!s108 1671018116.863000
!s107 C:/altera/projeto_final_wave_gen/DE2_NET/SDRAM_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/altera/projeto_final_wave_gen/DE2_NET|C:/altera/projeto_final_wave_gen/DE2_NET/SDRAM_PLL.v|
!s101 -O0
