--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_22A_M2.twx CNC2_22A_M2.ncd -o CNC2_22A_M2.twr CNC2_22A_M2.pcf -ucf
CNC2_22A_M2.ucf

Design file:              CNC2_22A_M2.ncd
Physical constraint file: CNC2_22A_M2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 385104871 paths analyzed, 13916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.138ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (SLICE_X27Y45.B1), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.383ns (Levels of Logic = 7)
  Clock Path Skew:      1.724ns (1.320 - -0.404)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A6      net (fanout=19)       1.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/n0133<31>1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X18Y46.B3      net (fanout=10)       2.941   AddressDecoderCS0n
    SLICE_X18Y46.BMUX    Tilo                  0.261   N109
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X18Y45.A2      net (fanout=1)        0.618   N115
    SLICE_X18Y45.A       Tilo                  0.203   CNC2_22A/rioStatus_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X11Y62.A6      net (fanout=25)       2.546   CNC2_22A/spi_dac_Select
    SLICE_X11Y62.A       Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713_SW0
    SLICE_X10Y46.B6      net (fanout=1)        1.158   N1340
    SLICE_X10Y46.B       Tilo                  0.203   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X10Y46.D1      net (fanout=2)        0.488   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
    SLICE_X10Y46.CMUX    Topdc                 0.368   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719_F
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X27Y45.B1      net (fanout=1)        1.234   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X27Y45.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT724
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     12.383ns (2.212ns logic, 10.171ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.161ns (Levels of Logic = 7)
  Clock Path Skew:      1.724ns (1.320 - -0.404)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A6      net (fanout=19)       1.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/n0133<31>1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X18Y46.B3      net (fanout=10)       2.941   AddressDecoderCS0n
    SLICE_X18Y46.BMUX    Tilo                  0.261   N109
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X18Y45.A2      net (fanout=1)        0.618   N115
    SLICE_X18Y45.A       Tilo                  0.203   CNC2_22A/rioStatus_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X11Y62.A6      net (fanout=25)       2.546   CNC2_22A/spi_dac_Select
    SLICE_X11Y62.A       Tilo                  0.259   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC0Value<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713_SW0
    SLICE_X10Y46.B6      net (fanout=1)        1.158   N1340
    SLICE_X10Y46.B       Tilo                  0.203   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X10Y46.C4      net (fanout=2)        0.273   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
    SLICE_X10Y46.CMUX    Tilo                  0.361   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719_G
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X27Y45.B1      net (fanout=1)        1.234   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X27Y45.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT724
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                     12.161ns (2.205ns logic, 9.956ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_15 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.653ns (Levels of Logic = 6)
  Clock Path Skew:      1.724ns (1.320 - -0.404)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A6      net (fanout=19)       1.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/n0133<31>1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X18Y45.C4      net (fanout=10)       2.830   AddressDecoderCS0n
    SLICE_X18Y45.C       Tilo                  0.204   CNC2_22A/rioStatus_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_ioEnc_Select111
    SLICE_X18Y45.D5      net (fanout=19)       0.209   CNC2_22A/LocalBusBridge_1/Mmux_m_ioEnc_Select11
    SLICE_X18Y45.DMUX    Tilo                  0.261   CNC2_22A/rioStatus_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_ioEnc_Select12
    SLICE_X10Y46.B5      net (fanout=1)        0.752   CNC2_22A/ioEnc_Select
    SLICE_X10Y46.B       Tilo                  0.203   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT713
    SLICE_X10Y46.D1      net (fanout=2)        0.488   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
    SLICE_X10Y46.CMUX    Topdc                 0.368   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT712
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719_F
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT719
    SLICE_X27Y45.B1      net (fanout=1)        1.234   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT718
    SLICE_X27Y45.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<15>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT724
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_15
    -------------------------------------------------  ---------------------------
    Total                                      8.653ns (1.954ns logic, 6.699ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4 (SLICE_X22Y63.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.824ns (Levels of Logic = 4)
  Clock Path Skew:      1.740ns (1.336 - -0.404)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A6      net (fanout=19)       1.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/n0133<31>1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X18Y46.B3      net (fanout=10)       2.941   AddressDecoderCS0n
    SLICE_X18Y46.BMUX    Tilo                  0.261   N109
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1_SW0
    SLICE_X18Y45.A2      net (fanout=1)        0.618   N115
    SLICE_X18Y45.A       Tilo                  0.203   CNC2_22A/rioStatus_Select
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_spi_dac_Select1
    SLICE_X12Y62.B3      net (fanout=25)       2.567   CNC2_22A/spi_dac_Select
    SLICE_X12Y62.B       Tilo                  0.205   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv1
    SLICE_X22Y63.CE      net (fanout=4)        2.916   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv
    SLICE_X22Y63.CLK     Tceck                 0.331   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<7>
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4
    -------------------------------------------------  ---------------------------
    Total                                     11.824ns (1.596ns logic, 10.228ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      9.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.470 - 0.454)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_ibus_WE to CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y32.AQ      Tcko                  0.391   CNC2_22A/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_22A/LocalBusBridge_1/m_ibus_WE
    SLICE_X12Y62.B4      net (fanout=49)       5.795   CNC2_22A/LocalBusBridge_1/m_ibus_WE
    SLICE_X12Y62.B       Tilo                  0.205   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv1
    SLICE_X22Y63.CE      net (fanout=4)        2.916   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv
    SLICE_X22Y63.CLK     Tceck                 0.331   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<7>
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4
    -------------------------------------------------  ---------------------------
    Total                                      9.638ns (0.927ns logic, 8.711ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.470 - 0.492)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/LocalBusBridge_1/m_last_ibus_WE to CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.AQ      Tcko                  0.391   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X12Y62.B6      net (fanout=48)       3.708   CNC2_22A/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X12Y62.B       Tilo                  0.205   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv1
    SLICE_X22Y63.CE      net (fanout=4)        2.916   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/_n0202_inv
    SLICE_X22Y63.CLK     Tceck                 0.331   CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value<7>
                                                       CNC2_22A/SPI_DAC_Partition_1/SPI_DAC_IBusStop_1/m_DAC3Value_4
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (0.927ns logic, 6.624ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X27Y42.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.773ns (Levels of Logic = 5)
  Clock Path Skew:      1.717ns (1.313 - -0.404)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A6      net (fanout=19)       1.186   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X44Y27.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/n0133<31>1
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X27Y54.C3      net (fanout=10)       3.439   AddressDecoderCS0n
    SLICE_X27Y54.C       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_ILatch_Select11
    SLICE_X27Y54.D5      net (fanout=2)        0.215   CNC2_22A/ILatch_Select
    SLICE_X27Y54.D       Tilo                  0.259   CNC2_22A/LocalBusBridge_1/m_last_ibus_RD
                                                       CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv3
    SLICE_X44Y70.A2      net (fanout=17)       2.528   CNC2_22A/IBit_Latch_Partition_1/GND_644_o_iBus_Address[9]_AND_229_o_inv
    SLICE_X44Y70.A       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X27Y42.C1      net (fanout=1)        2.764   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X27Y42.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1623
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                     11.773ns (1.641ns logic, 10.132ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      8.138ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.447 - 0.471)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0 to CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.AMUX    Tshcko                0.461   CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable<2>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_0
    SLICE_X37Y66.B4      net (fanout=40)       2.109   CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable<0>
    SLICE_X37Y66.BMUX    Tilo                  0.313   CNC2_22A/IBit_Latch_Partition_1/Mmux_Z_63_o_Negedge_Timer_Count[2][0]_MUX_1848_o11
                                                       CNC2_22A/IBit_Latch_Partition_1/Mmux_Z_63_o_Negedge_Timer_Count[2][0]_MUX_1848_o121
    SLICE_X44Y70.C6      net (fanout=16)       1.107   CNC2_22A/IBit_Latch_Partition_1/Mmux_Z_63_o_Negedge_Timer_Count[2][0]_MUX_1848_o12
    SLICE_X44Y70.C       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT162
    SLICE_X44Y70.B4      net (fanout=1)        0.278   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT161
    SLICE_X44Y70.B       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X44Y70.A5      net (fanout=1)        0.169   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT162
    SLICE_X44Y70.A       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X27Y42.C1      net (fanout=1)        2.764   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X27Y42.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1623
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      8.138ns (1.711ns logic, 6.427ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (FF)
  Destination:          CNC2_22A/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.447 - 0.471)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 to CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.BQ      Tcko                  0.391   CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable<2>
                                                       CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    SLICE_X44Y70.D4      net (fanout=70)       3.016   CNC2_22A/IBit_Latch_Partition_1/m_Timer_Latch_Enable<2>
    SLICE_X44Y70.D       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT161
    SLICE_X44Y70.B1      net (fanout=1)        0.452   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
    SLICE_X44Y70.B       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X44Y70.A5      net (fanout=1)        0.169   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT162
    SLICE_X44Y70.A       Tilo                  0.205   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT16
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT164
    SLICE_X27Y42.C1      net (fanout=1)        2.764   CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT163
    SLICE_X27Y42.CLK     Tas                   0.322   CNC2_22A/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_22A/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1623
                                                       CNC2_22A/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (1.328ns logic, 6.401ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5 (SLICE_X30Y36.C4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.753ns (Levels of Logic = 3)
  Clock Path Skew:      1.328ns (1.127 - -0.201)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y32.A4      net (fanout=3)        0.392   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y32.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X30Y36.B6      net (fanout=16)       0.566   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X30Y36.B       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst1
    SLICE_X30Y36.C4      net (fanout=57)       0.154   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X30Y36.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[5]_ISTOP_DataIn[5]_MUX_616_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.641ns logic, 1.112ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.127 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B5      net (fanout=2)        0.524   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X30Y36.B5      net (fanout=16)       0.462   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X30Y36.B       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst1
    SLICE_X30Y36.C4      net (fanout=57)       0.154   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X30Y36.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[5]_ISTOP_DataIn[5]_MUX_616_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.629ns logic, 1.140ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.844ns (Levels of Logic = 3)
  Clock Path Skew:      1.332ns (1.127 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B5      net (fanout=2)        0.524   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.BMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X30Y36.B3      net (fanout=17)       0.496   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X30Y36.B       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst1
    SLICE_X30Y36.C4      net (fanout=57)       0.154   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X30Y36.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[5]_ISTOP_DataIn[5]_MUX_616_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_5
    -------------------------------------------------  ---------------------------
    Total                                      1.844ns (0.670ns logic, 1.174ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (SLICE_X30Y38.D5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.759ns (Levels of Logic = 3)
  Clock Path Skew:      1.326ns (1.121 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B5      net (fanout=2)        0.524   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.BMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X30Y38.C6      net (fanout=17)       0.470   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X30Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X30Y38.D5      net (fanout=65)       0.095   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X30Y38.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_653_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.670ns logic, 1.089ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.820ns (Levels of Logic = 3)
  Clock Path Skew:      1.326ns (1.121 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B5      net (fanout=2)        0.524   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X30Y38.C5      net (fanout=16)       0.572   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X30Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X30Y38.D5      net (fanout=65)       0.095   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X30Y38.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_653_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.629ns logic, 1.191ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.159ns (Levels of Logic = 3)
  Clock Path Skew:      1.322ns (1.121 - -0.201)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y32.A4      net (fanout=3)        0.392   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y32.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X30Y38.C2      net (fanout=16)       1.031   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X30Y38.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X30Y38.D5      net (fanout=65)       0.095   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<48>
    SLICE_X30Y38.CLK     Tah         (-Th)    -0.131   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<48>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[32]_ISTOP_DataIn[0]_MUX_653_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_32
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (0.641ns logic, 1.518ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44 (SLICE_X31Y37.D5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.782ns (Levels of Logic = 3)
  Clock Path Skew:      1.329ns (1.124 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B5      net (fanout=2)        0.524   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.BMUX    Tilo                  0.183   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
    SLICE_X31Y37.C5      net (fanout=17)       0.491   CNC2_22A/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o
    SLICE_X31Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst1
    SLICE_X31Y37.D5      net (fanout=76)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X31Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[44]_ISTOP_DataIn[12]_MUX_641_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.694ns logic, 1.088ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.835ns (Levels of Logic = 3)
  Clock Path Skew:      1.325ns (1.124 - -0.201)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y32.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y32.A4      net (fanout=3)        0.392   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y32.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X31Y37.C6      net (fanout=16)       0.705   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X31Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst1
    SLICE_X31Y37.D5      net (fanout=76)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X31Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[44]_ISTOP_DataIn[12]_MUX_641_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (0.665ns logic, 1.170ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.120ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.859ns (Levels of Logic = 3)
  Clock Path Skew:      1.329ns (1.124 - -0.205)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B5      net (fanout=2)        0.524   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X40Y35.B       Tilo                  0.142   SRIPartition_1/LocalBusBridgeSRI_1/m_ibus_RD
                                                       SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o1
    SLICE_X31Y37.C3      net (fanout=16)       0.609   SRIPartition_1/LocalBusBridgeSRI_1/lb_CS_n_lb_RD_n_AND_261_o
    SLICE_X31Y37.C       Tilo                  0.156   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>LogicTrst1
    SLICE_X31Y37.D5      net (fanout=76)       0.073   CNC2_22A/RemoteIO_Partition_2/m_IBusOBitDataIn<60>
    SLICE_X31Y37.CLK     Tah         (-Th)    -0.155   CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[44]_ISTOP_DataIn[12]_MUX_641_o11
                                                       CNC2_22A/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_44
    -------------------------------------------------  ---------------------------
    Total                                      1.859ns (0.653ns logic, 1.206ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642460 paths analyzed, 13183 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.935ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0 (SLICE_X26Y13.A2), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.586ns (Levels of Logic = 8)
  Clock Path Skew:      -0.089ns (0.359 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.B2      net (fanout=6)        0.691   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcyb                0.380   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X26Y13.A2      net (fanout=14)       0.693   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X26Y13.CLK     Tas                   0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0
    -------------------------------------------------  ---------------------------
    Total                                     11.586ns (3.766ns logic, 7.820ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.562ns (Levels of Logic = 8)
  Clock Path Skew:      -0.089ns (0.359 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.A2      net (fanout=6)        0.668   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X26Y13.A2      net (fanout=14)       0.693   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X26Y13.CLK     Tas                   0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0
    -------------------------------------------------  ---------------------------
    Total                                     11.562ns (3.765ns logic, 7.797ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.337ns (Levels of Logic = 8)
  Clock Path Skew:      -0.089ns (0.359 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.C3      net (fanout=6)        0.545   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X26Y13.A2      net (fanout=14)       0.693   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X26Y13.CLK     Tas                   0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR_0
    -------------------------------------------------  ---------------------------
    Total                                     11.337ns (3.663ns logic, 7.674ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4 (SLICE_X29Y9.D5), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.527ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.338 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.B2      net (fanout=6)        0.691   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcyb                0.380   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X29Y9.D5       net (fanout=14)       0.601   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X29Y9.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4
    -------------------------------------------------  ---------------------------
    Total                                     11.527ns (3.799ns logic, 7.728ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.503ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.338 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.A2      net (fanout=6)        0.668   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X29Y9.D5       net (fanout=14)       0.601   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X29Y9.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4
    -------------------------------------------------  ---------------------------
    Total                                     11.503ns (3.798ns logic, 7.705ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.278ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.338 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.C3      net (fanout=6)        0.545   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X29Y9.D5       net (fanout=14)       0.601   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X29Y9.CLK      Tas                   0.322   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_4
    -------------------------------------------------  ---------------------------
    Total                                     11.278ns (3.696ns logic, 7.582ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2 (SLICE_X28Y9.A4), 2851 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.448ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.338 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.B2      net (fanout=6)        0.691   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcyb                0.380   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X28Y9.A4       net (fanout=14)       0.631   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X28Y9.CLK      Tas                   0.213   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Maccum_m_RegionCount_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.448ns (3.690ns logic, 7.758ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.424ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.338 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.A2      net (fanout=6)        0.668   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcya                0.379   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X28Y9.A4       net (fanout=14)       0.631   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X28Y9.CLK      Tas                   0.213   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Maccum_m_RegionCount_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.424ns (3.689ns logic, 7.735ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.199ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (0.338 - 0.448)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y14.DOB2    Trcko_DOB_REG         1.600   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    SLICE_X47Y22.B1      net (fanout=10)       1.789   SRIPartition_1/G1.Channel[1].SRIComPartition_1/DOB2<2>
    SLICE_X47Y22.B       Tilo                  0.259   N537
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9_SW0
    SLICE_X45Y22.B1      net (fanout=1)        0.992   N537
    SLICE_X45Y22.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_SlaveADDR<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.C3      net (fanout=6)        0.545   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionDataADDR<0>9
    SLICE_X42Y23.COUT    Topcyc                0.277   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.CIN     net (fanout=1)        0.082   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<3>
    SLICE_X42Y24.AMUX    Tcina                 0.202   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT_rs_cy<7>
    SLICE_X37Y19.D3      net (fanout=1)        1.146   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState[3]_m_RegionTotalSize[8]_wide_mux_90_OUT<4>
    SLICE_X37Y19.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux_m_NextRegionTotalSize51
    SLICE_X37Y19.B2      net (fanout=5)        0.618   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_NextRegionTotalSize<4>
    SLICE_X37Y19.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionTotalSize<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_SW0
    SLICE_X28Y12.B5      net (fanout=1)        1.809   N1226
    SLICE_X28Y12.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X28Y9.A4       net (fanout=14)       0.631   SRIPartition_1/G1.Channel[1].SRIComPartition_1/_n1412_inv5_rstpot
    SLICE_X28Y9.CLK      Tas                   0.213   SRIPartition_1/G1.Channel[1].SRIComPartition_1/Maccum_m_RegionCount_lut<2>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2_dpot
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RegionCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.199ns (3.587ns logic, 7.612ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X48Y73.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y73.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X48Y73.DX      net (fanout=3)        0.137   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X48Y73.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24 (SLICE_X12Y11.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_56 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_56 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y11.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<57>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_56
    SLICE_X12Y11.B5      net (fanout=2)        0.074   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<56>
    SLICE_X12Y11.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<57>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1237172
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_24
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12 (SLICE_X20Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_44 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_44 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y12.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_44
    SLICE_X20Y12.B5      net (fanout=2)        0.075   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<44>
    SLICE_X20Y12.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<45>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n123742
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_12
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.321ns logic, 0.075ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y12.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X2Y12.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X2Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.268ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y12.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.268ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y8.D4       net (fanout=1121)     2.596   m_startup_reset
    SLICE_X43Y8.D        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y12.SR      net (fanout=2)        0.686   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y12.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (0.986ns logic, 3.282ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y8.D3       net (fanout=2)        0.551   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y8.D        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y12.SR      net (fanout=2)        0.686   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y12.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.167ns (0.930ns logic, 1.237ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y12.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.454ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.046ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y8.D4       net (fanout=1121)     2.596   m_startup_reset
    SLICE_X43Y8.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y12.CLK     net (fanout=2)        0.690   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      4.046ns (0.760ns logic, 3.286ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.555ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.945ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y8.D3       net (fanout=2)        0.551   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y8.DMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y12.CLK     net (fanout=2)        0.690   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      1.945ns (0.704ns logic, 1.241ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y12.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y8.D3       net (fanout=2)        0.330   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y8.D        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y12.SR      net (fanout=2)        0.389   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y12.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.509ns logic, 0.719ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y8.D4       net (fanout=1121)     1.635   m_startup_reset
    SLICE_X43Y8.D        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X43Y12.SR      net (fanout=2)        0.389   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X43Y12.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.545ns logic, 2.024ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y12.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.126ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.126ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X43Y8.D3       net (fanout=2)        0.330   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X43Y8.DMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y12.CLK     net (fanout=2)        0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      1.126ns (0.401ns logic, 0.725ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X43Y12.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.467ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.467ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X43Y8.D4       net (fanout=1121)     1.635   m_startup_reset
    SLICE_X43Y8.DMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X43Y12.CLK     net (fanout=2)        0.395   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (0.437ns logic, 2.030ns route)
                                                       (17.7% logic, 82.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.968ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X37Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X37Y8.A3       net (fanout=1121)     3.108   m_startup_reset
    SLICE_X37Y8.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X37Y8.SR       net (fanout=2)        0.874   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X37Y8.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.968ns (0.986ns logic, 3.982ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X37Y8.A4       net (fanout=2)        0.735   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X37Y8.A        Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X37Y8.SR       net (fanout=2)        0.874   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X37Y8.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.930ns logic, 1.609ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X37Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.322ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.178ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X37Y8.A3       net (fanout=1121)     3.108   m_startup_reset
    SLICE_X37Y8.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X37Y8.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      4.178ns (0.760ns logic, 3.418ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.751ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X37Y8.A4       net (fanout=2)        0.735   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X37Y8.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X37Y8.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.704ns logic, 1.045ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X37Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.380ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.380ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X37Y8.A4       net (fanout=2)        0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X37Y8.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X37Y8.SR       net (fanout=2)        0.480   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X37Y8.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.509ns logic, 0.871ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.987ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X37Y8.A3       net (fanout=1121)     1.962   m_startup_reset
    SLICE_X37Y8.A        Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X37Y8.SR       net (fanout=2)        0.480   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X37Y8.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.987ns (0.545ns logic, 2.442ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X37Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.959ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      0.959ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X37Y8.A4       net (fanout=2)        0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X37Y8.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X37Y8.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.401ns logic, 0.558ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X37Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.566ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.566ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X37Y8.A3       net (fanout=1121)     1.962   m_startup_reset
    SLICE_X37Y8.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X37Y8.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (0.437ns logic, 2.129ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.604ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X44Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y55.A2      net (fanout=1121)     3.906   m_startup_reset
    SLICE_X44Y55.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X44Y55.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X44Y55.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.604ns (0.882ns logic, 4.722ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X44Y55.A4      net (fanout=2)        0.886   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X44Y55.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X44Y55.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X44Y55.CLK     Trck                  0.230   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.843ns logic, 1.702ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X44Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.399ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.101ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y55.A2      net (fanout=1121)     3.906   m_startup_reset
    SLICE_X44Y55.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X44Y55.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (0.698ns logic, 4.403ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.458ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.042ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X44Y55.A4      net (fanout=2)        0.886   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X44Y55.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X44Y55.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.659ns logic, 1.383ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X44Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X44Y55.A4      net (fanout=2)        0.489   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X44Y55.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X44Y55.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X44Y55.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.449ns logic, 0.911ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y55.A2      net (fanout=1121)     2.452   m_startup_reset
    SLICE_X44Y55.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o1
    SLICE_X44Y55.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_594_o
    SLICE_X44Y55.CLK     Tremck      (-Th)    -0.107   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.483ns logic, 2.874ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X44Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.168ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X44Y55.A4      net (fanout=2)        0.489   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X44Y55.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X44Y55.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.383ns logic, 0.785ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X44Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.165ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.165ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y55.A2      net (fanout=1121)     2.452   m_startup_reset
    SLICE_X44Y55.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o1
    SLICE_X44Y55.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_593_o
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.417ns logic, 2.748ns route)
                                                       (13.2% logic, 86.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.265ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y53.A1      net (fanout=1121)     3.517   m_startup_reset
    SLICE_X44Y53.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y53.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X45Y53.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.265ns (0.932ns logic, 4.333ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.047ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X44Y53.A3      net (fanout=2)        1.338   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X44Y53.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y53.SR      net (fanout=2)        0.816   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X45Y53.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (0.893ns logic, 2.154ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.788ns (requirement - data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.712ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.447   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y53.A1      net (fanout=1121)     3.517   m_startup_reset
    SLICE_X44Y53.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X45Y53.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (0.698ns logic, 4.014ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.006ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X44Y53.A3      net (fanout=2)        1.338   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X44Y53.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X45Y53.CLK     net (fanout=2)        0.497   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.659ns logic, 1.835ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X44Y53.A3      net (fanout=2)        0.778   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X44Y53.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y53.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X45Y53.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.697ns (0.497ns logic, 1.200ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y53.A1      net (fanout=1121)     2.193   m_startup_reset
    SLICE_X44Y53.A       Tilo                  0.142   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o1
    SLICE_X45Y53.SR      net (fanout=2)        0.422   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_592_o
    SLICE_X45Y53.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (0.531ns logic, 2.615ns route)
                                                       (16.9% logic, 83.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.457ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X44Y53.A3      net (fanout=2)        0.778   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X44Y53.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X45Y53.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.383ns logic, 1.074ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X45Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.906ns (data path)
  Source:               m_startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.906ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: m_startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   m_startup_reset
                                                       m_startup_reset
    SLICE_X44Y53.A1      net (fanout=1121)     2.193   m_startup_reset
    SLICE_X44Y53.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_P_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o1
    SLICE_X45Y53.CLK     net (fanout=2)        0.296   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_591_o
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.417ns logic, 2.489ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.846ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X45Y18.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.154ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<1> (PAD)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.358ns (Levels of Logic = 1)
  Clock Path Delay:     0.912ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<1> to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B15.I                Tiopi                 1.310   SRI_RX<1>
                                                       SRI_RX<1>
                                                       SRI_RX_1_IBUF
                                                       ProtoComp576.IMUX.2
    SLICE_X45Y18.AX      net (fanout=1)        4.985   SRI_RX_1_IBUF
    SLICE_X45Y18.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      6.358ns (1.373ns logic, 4.985ns route)
                                                       (21.6% logic, 78.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y18.CLK     net (fanout=746)      0.836   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (-2.870ns logic, 3.782ns route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (SLICE_X27Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.444ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iExtIRQInput (PAD)
  Destination:          CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.971ns (Levels of Logic = 1)
  Clock Path Delay:     2.440ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iExtIRQInput to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A2.I                 Tiopi                 1.310   iExtIRQInput
                                                       iExtIRQInput
                                                       iExtIRQInput_IBUF
                                                       ProtoComp576.IMUX.28
    SLICE_X27Y65.AX      net (fanout=1)        5.598   iExtIRQInput_IBUF
    SLICE_X27Y65.CLK     Tdick                 0.063   CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack<3>
                                                       CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      6.971ns (1.373ns logic, 5.598ns route)
                                                       (19.7% logic, 80.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_22A/DDA_Partition_1/ExtIRQ_dFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.318   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y65.CLK     net (fanout=724)      0.799   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.323ns logic, 1.117ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X49Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.310ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 1)
  Clock Path Delay:     0.930ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C16.I                Tiopi                 1.310   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp576.IMUX.1
    SLICE_X49Y72.AX      net (fanout=1)        2.847   SRI_RX_0_IBUF
    SLICE_X49Y72.CLK     Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.373ns logic, 2.847ns route)
                                                       (32.5% logic, 67.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.762   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.562   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -4.298   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.622   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X49Y72.CLK     net (fanout=746)      0.854   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (-2.870ns logic, 3.800ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (SLICE_X4Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<1> (PAD)
  Destination:          CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Clock Path Delay:     3.481ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<1> to CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N4.I                 Tiopi                 1.126   svo_enc_index<1>
                                                       svo_enc_index<1>
                                                       svo_enc_index_1_IBUF
                                                       ProtoComp576.IMUX.26
    SLICE_X4Y15.AX       net (fanout=1)        2.398   svo_enc_index_1_IBUF
    SLICE_X4Y15.CLK      Tckdi       (-Th)    -0.107   CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack<3>
                                                       CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.233ns logic, 2.398ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X4Y15.CLK      net (fanout=724)      1.251   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (1.519ns logic, 1.962ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X0Y15.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_RcvDataIn<1> (PAD)
  Destination:          CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.482ns (Levels of Logic = 1)
  Clock Path Delay:     2.233ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: rio_RcvDataIn<1> to CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H1.I                 Tiopi                 0.763   rio_RcvDataIn<1>
                                                       rio_RcvDataIn<1>
                                                       rio_RcvDataIn_1_IBUF
                                                       ProtoComp576.IMUX.4
    SLICE_X0Y15.AX       net (fanout=1)        1.671   rio_RcvDataIn_1_IBUF
    SLICE_X0Y15.CLK      Tckdi       (-Th)    -0.048   CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.482ns (0.811ns logic, 1.671ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: g_clk to CNC2_22A/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.523   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X0Y15.CLK      net (fanout=724)      0.760   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.950ns logic, 1.283ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X49Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Clock Path Delay:     1.151ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L16.I                Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp576.IMUX.11
    SLICE_X49Y34.AX      net (fanout=2)        1.289   lb_cs_n_IBUF
    SLICE_X49Y34.CLK     Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.822ns logic, 1.289ns route)
                                                       (38.9% logic, 61.1% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.375   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.391   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.675   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.341   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X49Y34.CLK     net (fanout=746)      0.639   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (-1.595ns logic, 2.746ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.135ns.
--------------------------------------------------------------------------------

Paths for end point svo_on (G1.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.865ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.793ns (Levels of Logic = 4)
  Clock Path Delay:     3.317ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y59.CLK     net (fanout=724)      1.087   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.519ns logic, 1.798ns route)
                                                       (45.8% logic, 54.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X25Y59.A1      net (fanout=2)        1.041   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X25Y59.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/WD_Refresh_WD_Enable_OR_408_o
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X25Y61.A6      net (fanout=1)        0.308   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>
    SLICE_X25Y61.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X6Y56.D4       net (fanout=119)      2.690   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X6Y56.DMUX     Tilo                  0.261   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.186   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.793ns (3.568ns logic, 7.225ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.152ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.502ns (Levels of Logic = 4)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y61.CLK     net (fanout=724)      1.091   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.AQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_8
    SLICE_X25Y60.A1      net (fanout=2)        0.606   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<8>
    SLICE_X25Y60.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>2
    SLICE_X25Y61.A3      net (fanout=1)        0.452   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X25Y61.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X6Y56.D4       net (fanout=119)      2.690   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X6Y56.DMUX     Tilo                  0.261   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.186   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.502ns (3.568ns logic, 6.934ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.154ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.500ns (Levels of Logic = 4)
  Clock Path Delay:     3.321ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X24Y61.CLK     net (fanout=724)      1.091   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.519ns logic, 1.802ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y61.BQ      Tcko                  0.408   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q_9
    SLICE_X25Y60.A2      net (fanout=2)        0.604   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/m_Q<9>
    SLICE_X25Y60.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>2
    SLICE_X25Y61.A3      net (fanout=1)        0.452   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>1
    SLICE_X25Y61.A       Tilo                  0.259   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/_n0047_inv
                                                       CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o<15>3
    SLICE_X6Y56.D4       net (fanout=119)      2.690   CNC2_22A/WatchDog_Partition_1/WatchDogTimer_1/GND_709_o_GND_709_o_equal_12_o
    SLICE_X6Y56.DMUX     Tilo                  0.261   CNC2_22A/oDACValue<0>
                                                       CNC2_22A/DDA_Partition_1/DDA_ServoOn1
    G1.O                 net (fanout=1)        3.186   svo_on_OBUF
    G1.PAD               Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                     10.500ns (3.568ns logic, 6.932ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<1> (B14.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.825ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.904ns (Levels of Logic = 2)
  Clock Path Delay:     0.871ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y5.CLK      net (fanout=746)      1.114   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (-3.577ns logic, 4.448ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y5.AQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X48Y43.A1      net (fanout=74)       3.937   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X48Y43.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1560_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        3.990   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                     10.904ns (2.977ns logic, 7.927ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.303ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.425ns (Levels of Logic = 2)
  Clock Path Delay:     0.872ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.989   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.646   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.207   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.699   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y20.CLK     net (fanout=746)      1.115   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.872ns (-3.577ns logic, 4.449ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y20.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X48Y43.A3      net (fanout=56)       2.458   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X48Y43.A       Tilo                  0.205   SRIPartition_1/G1.Channel[0].SRIComPartition_1/_n1560_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B14.O                net (fanout=1)        3.990   SRI_RTS_1_OBUF
    B14.PAD              Tioop                 2.381   SRI_RTS<1>
                                                       SRI_RTS_1_OBUF
                                                       SRI_RTS<1>
    -------------------------------------------------  ---------------------------
    Total                                      9.425ns (2.977ns logic, 6.448ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (A13.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.868ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.784ns (Levels of Logic = 3)
  Clock Path Delay:     3.323ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y60.CLK     net (fanout=724)      1.093   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (1.519ns logic, 1.804ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y60.AMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<6>
                                                       CNC2_22A/m_Led_timer_1
    SLICE_X41Y59.A2      net (fanout=2)        0.770   CNC2_22A/m_Led_timer<1>
    SLICE_X41Y59.A       Tilo                  0.259   CNC2_22A/n0090<22>
                                                       CNC2_22A/n0090<22>1
    SLICE_X39Y64.D3      net (fanout=2)        0.901   CNC2_22A/n0090<22>
    SLICE_X39Y64.DMUX    Tilo                  0.313   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.699   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.784ns (3.414ns logic, 4.370ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.055ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_17 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.594ns (Levels of Logic = 3)
  Clock Path Delay:     3.326ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y63.CLK     net (fanout=724)      1.096   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.519ns logic, 1.807ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_17 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.AMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<20>
                                                       CNC2_22A/m_Led_timer_17
    SLICE_X39Y62.A2      net (fanout=2)        0.654   CNC2_22A/m_Led_timer<17>
    SLICE_X39Y62.A       Tilo                  0.259   CNC2_22A/n0090<22>2
                                                       CNC2_22A/n0090<22>3
    SLICE_X39Y64.D1      net (fanout=2)        0.827   CNC2_22A/n0090<22>2
    SLICE_X39Y64.DMUX    Tilo                  0.313   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.699   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.594ns (3.414ns logic, 4.180ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.080ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_22A/m_Led_timer_13 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.570ns (Levels of Logic = 3)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_22A/m_Led_timer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y62.CLK     net (fanout=724)      1.095   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_22A/m_Led_timer_13 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.CMUX    Tshcko                0.461   CNC2_22A/m_Led_timer<14>
                                                       CNC2_22A/m_Led_timer_13
    SLICE_X39Y62.A1      net (fanout=2)        0.630   CNC2_22A/m_Led_timer<13>
    SLICE_X39Y62.A       Tilo                  0.259   CNC2_22A/n0090<22>2
                                                       CNC2_22A/n0090<22>3
    SLICE_X39Y64.D1      net (fanout=2)        0.827   CNC2_22A/n0090<22>2
    SLICE_X39Y64.DMUX    Tilo                  0.313   CNC2_22A/m_Led_timer<22>
                                                       CNC2_22A/Mmux_m_Led_Output11
    A13.O                net (fanout=1)        2.699   led_1_OBUF
    A13.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.570ns (3.414ns logic, 4.156ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (C15.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.675ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.534ns (Levels of Logic = 1)
  Clock Path Delay:     0.541ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X45Y65.CLK     net (fanout=746)      0.552   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (-1.976ns logic, 2.517ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y65.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.O                net (fanout=1)        1.940   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    C15.PAD              Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.594ns logic, 1.940ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (B16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.028ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 2)
  Clock Path Delay:     0.539ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X44Y63.CLK     net (fanout=746)      0.550   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (-1.976ns logic, 2.515ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y63.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X48Y71.A4      net (fanout=75)       0.941   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X48Y71.A       Tilo                  0.142   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.210   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.738ns logic, 2.151ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.810ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 2)
  Clock Path Delay:     0.559ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFIO2_X3Y7.I        net (fanout=2)        1.313   IBUFG_CLK_40MHz
    BUFIO2_X3Y7.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.920   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.310   CLK_80MHz
    BUFGMUX_X2Y12.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X46Y76.CLK     net (fanout=746)      0.570   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.559ns (-1.976ns logic, 2.535ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.AQ      Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X48Y71.A1      net (fanout=56)       0.669   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X48Y71.A       Tilo                  0.142   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    B16.O                net (fanout=1)        1.210   SRI_RTS_0_OBUF
    B16.PAD              Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.772ns logic, 1.879ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point spi_clk (B6.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.484ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK (FF)
  Destination:          spi_clk (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.794ns (Levels of Logic = 1)
  Clock Path Delay:     1.715ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp576.IMUX.12
    BUFGMUX_X3Y13.I0     net (fanout=2)        0.211   IBUFG_CLK_40MHz
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X2Y76.CLK      net (fanout=724)      0.682   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.822ns logic, 0.893ns route)
                                                       (47.9% logic, 52.1% route)

  Minimum Data Path at Fast Process Corner: CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK to spi_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.AQ       Tcko                  0.234   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
                                                       CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    B6.O                 net (fanout=9)        1.164   CNC2_22A/SPI_DAC_Partition_1/DAC_CTRL_SPI_1/SPICLKCtrl_Block1/m_CLK
    B6.PAD               Tioop                 1.396   spi_clk
                                                       spi_clk_OBUF
                                                       spi_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (1.630ns logic, 1.164ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.138ns|     23.870ns|            0|            0|    385104871|       642476|
| TS_CLK_80MHz                  |     12.500ns|     11.935ns|      5.604ns|            0|            0|       642460|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.268ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.968ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.604ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.265ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.690(R)|      SLOW  |   -1.076(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    5.846(R)|      SLOW  |   -2.376(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iExtIRQInput    |    4.556(R)|      SLOW  |   -2.238(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.843(R)|      SLOW  |   -0.560(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    3.261(R)|      SLOW  |   -0.785(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    2.936(R)|      SLOW  |   -0.621(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_RcvDataIn<0>|    1.885(R)|      SLOW  |   -0.581(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_RcvDataIn<1>|    1.507(R)|      SLOW  |   -0.224(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<0>    |    2.852(R)|      SLOW  |   -1.118(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    2.116(R)|      SLOW  |   -0.710(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    2.184(R)|      SLOW  |   -0.649(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    3.308(R)|      SLOW  |   -1.504(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.343(R)|      SLOW  |   -0.776(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    2.676(R)|      SLOW  |   -1.019(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.391(R)|      SLOW  |   -0.125(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>       |         7.680(R)|      SLOW  |         3.810(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>       |        12.175(R)|      SLOW  |         5.894(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>        |         6.946(R)|      SLOW  |         3.675(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>        |         9.812(R)|      SLOW  |         5.421(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int           |         9.980(R)|      SLOW  |         5.616(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1            |        11.132(R)|      SLOW  |         5.276(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<0>|         8.657(R)|      SLOW  |         4.809(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_XmtDataOut<1>|         8.810(R)|      SLOW  |         4.897(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_clk          |         8.057(R)|      SLOW  |         4.484(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_cs_n         |         8.153(R)|      SLOW  |         4.533(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
spi_mosi         |         8.488(R)|      SLOW  |         4.777(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>       |         9.230(R)|      SLOW  |         5.147(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>        |         9.249(R)|      SLOW  |         5.139(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on           |        14.135(R)|      SLOW  |         6.425(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.795|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 5.721; Ideal Clock Offset To Actual Clock -9.515; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.690(R)|      SLOW  |   -1.076(R)|      FAST  |   21.310|    1.076|       10.117|
SRI_RX<1>         |    5.846(R)|      SLOW  |   -2.376(R)|      FAST  |   19.154|    2.376|        8.389|
iExtIRQInput      |    4.556(R)|      SLOW  |   -2.238(R)|      FAST  |   20.444|    2.238|        9.103|
lb_cs_n           |    2.843(R)|      SLOW  |   -0.560(R)|      FAST  |   22.157|    0.560|       10.799|
lb_rd_n           |    3.261(R)|      SLOW  |   -0.785(R)|      FAST  |   21.739|    0.785|       10.477|
lb_wr_n           |    2.936(R)|      SLOW  |   -0.621(R)|      FAST  |   22.064|    0.621|       10.722|
rio_RcvDataIn<0>  |    1.885(R)|      SLOW  |   -0.581(R)|      FAST  |   23.115|    0.581|       11.267|
rio_RcvDataIn<1>  |    1.507(R)|      SLOW  |   -0.224(R)|      FAST  |   23.493|    0.224|       11.634|
svo_alarm<0>      |    2.852(R)|      SLOW  |   -1.118(R)|      FAST  |   22.148|    1.118|       10.515|
svo_enc_a<0>      |    2.116(R)|      SLOW  |   -0.710(R)|      FAST  |   22.884|    0.710|       11.087|
svo_enc_a<1>      |    2.184(R)|      SLOW  |   -0.649(R)|      FAST  |   22.816|    0.649|       11.083|
svo_enc_b<0>      |    3.308(R)|      SLOW  |   -1.504(R)|      FAST  |   21.692|    1.504|       10.094|
svo_enc_b<1>      |    2.343(R)|      SLOW  |   -0.776(R)|      FAST  |   22.657|    0.776|       10.941|
svo_enc_index<0>  |    2.676(R)|      SLOW  |   -1.019(R)|      FAST  |   22.324|    1.019|       10.653|
svo_enc_index<1>  |    1.391(R)|      SLOW  |   -0.125(R)|      SLOW  |   23.609|    0.125|       11.742|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.846|         -  |      -0.125|         -  |   19.154|    0.125|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 7.189 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        7.680|      SLOW  |        3.810|      FAST  |         0.734|
SRI_RTS<1>                                     |       12.175|      SLOW  |        5.894|      FAST  |         5.229|
SRI_TX<0>                                      |        6.946|      SLOW  |        3.675|      FAST  |         0.000|
SRI_TX<1>                                      |        9.812|      SLOW  |        5.421|      FAST  |         2.866|
lb_int                                         |        9.980|      SLOW  |        5.616|      FAST  |         3.034|
led_1                                          |       11.132|      SLOW  |        5.276|      FAST  |         4.186|
rio_XmtDataOut<0>                              |        8.657|      SLOW  |        4.809|      FAST  |         1.711|
rio_XmtDataOut<1>                              |        8.810|      SLOW  |        4.897|      FAST  |         1.864|
spi_clk                                        |        8.057|      SLOW  |        4.484|      FAST  |         1.111|
spi_cs_n                                       |        8.153|      SLOW  |        4.533|      FAST  |         1.207|
spi_mosi                                       |        8.488|      SLOW  |        4.777|      FAST  |         1.542|
svo_ccw<0>                                     |        9.230|      SLOW  |        5.147|      FAST  |         2.284|
svo_cw<0>                                      |        9.249|      SLOW  |        5.139|      FAST  |         2.303|
svo_on                                         |       14.135|      SLOW  |        6.425|      FAST  |         7.189|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 385747418 paths, 0 nets, and 37950 connections

Design statistics:
   Minimum period:  22.138ns{1}   (Maximum frequency:  45.171MHz)
   Maximum path delay from/to any node:   5.604ns
   Minimum input required time before clock:   5.846ns
   Minimum output required time after clock:  14.135ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat May 26 12:50:23 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



