Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Feb 23 19:43:08 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -file /home/azureuser/btreeBlock/verilog/put/vivado/reports//control.rpt
| Design       : put
| Device       : xc7v2000t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution

1. Summary
----------

+---------------------------------------------------+-------+
|                       Status                      | Count |
+---------------------------------------------------+-------+
| Total control sets                                |    48 |
|    Minimum number of control sets                 |    48 |
|    Addition due to synthesis replication          |     0 |
|    Addition due to physical synthesis replication |     0 |
+---------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             777 |            0 |
| Yes          | No                    | No                     |              30 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1243 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


