$date
	Mon Nov 18 12:52:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module stimulus $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
bx !
$end
#10
b0 !
1"
#20
0"
0#
#30
b1 !
1"
#40
0"
#50
b10 !
1"
#60
0"
#70
b11 !
1"
#80
0"
#90
b100 !
1"
#100
0"
#110
b101 !
1"
#120
0"
#130
b110 !
1"
#140
0"
#150
b111 !
1"
#160
0"
#170
b1000 !
1"
#180
0"
#190
b1001 !
1"
#200
0"
#210
b1010 !
1"
#220
0"
