// SPDX-License-Identifier: GPL-2.0
/*
 * Analog Devices AD4630-24
 *
 * hdl_project: <ad4630_fmc/zed>
 * board_revision: <B>
 *
 * Copyright (C) 2022 Analog Devices Inc.
 */
/dts-v1/;

#include "zynq-zed.dtsi"
#include "zynq-zed-adv7511.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/pwm/pwm.h>

/ {
	vref: regulator-vref {
		compatible = "regulator-fixed";
		regulator-name = "fixed-supply";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-always-on;
	};

	vdd_1_8: regulator-vdd-1-8 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-supply";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	vio: regulator-vio {
		compatible = "regulator-fixed";
		regulator-name = "fixed-supply";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-always-on;
	};

	clocks {
		cnv_ext_clk: ext-clk {
			#clock-cells = <0x0>;
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
			clock-output-names = "cnv_ext_clk";
		};
	};

	max17687_control@0 {
		compatible = "adi,one-bit-adc-dac";

		#address-cells = <1>;
		#size-cells = <0>;

		in-gpios = <&gpio0 89 GPIO_ACTIVE_HIGH>;

		channel@0 {
			reg = <0>;
			label = "MAX17687_RST";
		};
	};
};

&fpga_axi {
	rx_dma: rx-dmac@44a30000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44a30000 0x1000>;
		#dma-cells = <1>;
		interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 15>;

		adi,channels {
			#size-cells = <0>;
			#address-cells = <1>;

			dma-channel@0 {
				reg = <0>;
				adi,source-bus-width = <64>;
				adi,source-bus-type = <1>;
				adi,destination-bus-width = <64>;
				adi,destination-bus-type = <0>;
			};
		};
	};

	spi_clk: axi-clkgen@0x44a70000 {
		compatible = "adi,axi-clkgen-2.00.a";
		reg = <0x44a70000 0x10000>;
		#clock-cells = <0>;
		clocks = <&clkc 15>, <&clkc 15>;
		clock-names = "s_axi_aclk", "clkin1";
		clock-output-names = "spi_clk";
	};

	axi_pwm_gen: axi-pwm-gen@ {
		compatible = "adi,axi-pwmgen";
		reg = <0x44b00000 0x1000>;
		label = "ad463x_cnv";
		#pwm-cells = <2>;
		clocks = <&cnv_ext_clk>;

	};

	i2c@41620000 {
		compatible = "xlnx,axi-iic-1.01.b", "xlnx,xps-iic-2.00.a";
		reg = <0x41620000 0x10000>;
		interrupt-parent = <&intc>;
		interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 15>;
		clock-names = "pclk";

		#size-cells = <0>;
		#address-cells = <1>;

		eeprom@50 {
			compatible = "at24,24c02";
			reg = <0x50>;
		};

		max31827@5f {
			compatible = "adi,max31827";
			reg = <0x5f>;
			vref-supply = <&vio>;

			adi,comp-int;
			adi,alarm-pol = <0>;
			adi,fault-q = <1>;
			adi,timeout-enable;
		};
	};

	axi_spi_engine: spi@44a00000 {
		compatible = "adi-ex,axi-spi-engine-1.00.a";
		reg = <0x44a00000 0x1FF>;
		interrupt-parent = <&intc>;
		interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clkc 15>, <&spi_clk>;
		clock-names = "s_axi_aclk", "spi_clk";
		num-cs = <1>;

		#address-cells = <0x1>;
		#size-cells = <0x0>;

		adaq4224: adaq4224@0 {
			compatible = "adi,adaq4224";
			reg = <0>;
			vdd-supply = <&vref>;
			vdd_1_8-supply = <&vdd_1_8>;
			vio-supply = <&vio>;
			vref-supply = <&vref>;
			spi-max-frequency = <80000000>;
			reset-gpios = <&gpio0 86 GPIO_ACTIVE_LOW>;
			adi,pga-gpios = <&gpio0 87 GPIO_ACTIVE_HIGH>,
					<&gpio0 88 GPIO_ACTIVE_HIGH>;
			adi,lane-mode = <2>;
			adi,clock-mode = <0>;
			adi,out-data-mode = <0>;
			adi,spi-trigger;

			clocks = <&cnv_ext_clk>;
			clock-names = "trigger_clock";

			dmas = <&rx_dma 0>;
			dma-names = "rx";

			pwm-names = "spi_trigger", "cnv";
			pwms = <&axi_pwm_gen 0 0>, <&axi_pwm_gen 1 0>;
		};
	};
};
