-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_1_ROM_AUTO_1R is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 128
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);
 
          address1        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce1             : in std_logic; 
          q1              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of bnn_dense_layer_ap_int_9_s_p_ZL9golden_w2_1_ROM_AUTO_1R is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0);  
signal address1_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00101000010001000010110011101100", 1 => "01001101101100000100100000001111", 2 => "00000011101111101001001111111111", 3 => "01001101100101001100111111000110", 
    4 => "11111110001110001100101100101011", 5 => "10111010101011100011001111100110", 6 => "00000111111111010001000111110010", 7 => "10010010111000101000111101100100", 
    8 => "10010001100000100011100110011010", 9 => "11110100101000010011010100111001", 10 => "00110011100100101101011111010000", 11 => "01010000110101011001100001110011", 
    12 => "00000101010101100111010111110000", 13 => "01010001110101110101110000000010", 14 => "10010010000111101110110001001101", 15 => "10010001010100110100100001101101", 
    16 => "10001100010011100110011111110100", 17 => "01101110000110100010110110010111", 18 => "11111000001001010000110110101101", 19 => "00111011010011010111010110010011", 
    20 => "00010010000010001000001011010110", 21 => "01000011111011110001001110111000", 22 => "00100101001001111100011101000010", 23 => "11111000100100110011110100010111", 
    24 => "11000100011111110110000111000111", 25 => "11011110010000100110001110010001", 26 => "01101111110101111011111000101000", 27 => "10000011001101011101110011100010", 
    28 => "11011100010000111110100101110010", 29 => "10111111111110010101011010011001", 30 => "00100001111000001111011001000110", 31 => "01011100000001011001100000000011", 
    32 => "01110010101111101100101010000000", 33 => "01001101110101010001010111010000", 34 => "11110100111000000110100010010110", 35 => "10111101111010000010010111101011", 
    36 => "01101111101010011100100010101110", 37 => "00111100101001001110001001000110", 38 => "01110100011110100100011111001101", 39 => "01100000110101001000000101111100", 
    40 => "10101000101010100110010011001001", 41 => "01000010001010011100001011110100", 42 => "10010100001101011011011111111011", 43 => "01000011101101100000101001010010", 
    44 => "01000101101110000001010011100011", 45 => "00010100011110011000101001010101", 46 => "00001001101110011001100000001101", 47 => "00101111000001011101111001101000", 
    48 => "11111010000101011010001100101010", 49 => "11000110111001110101011111001000", 50 => "11100110001111001010110000101101", 51 => "00000011001111001100011111010000", 
    52 => "01000100111010100100001100100000", 53 => "01000000101111111100011111111011", 54 => "10010110010000100010110110110001", 55 => "01101110001000100111010111011011", 
    56 => "01000011101101010101001001010110", 57 => "11100000010111011001000011100000", 58 => "11111010110011001011111000111101", 59 => "10110010101100011001010100110000", 
    60 => "00000111011011101100110000001101", 61 => "11101001000011001110100001101010", 62 => "00010111101010000111001111010010", 63 => "00100000110001011101000000110010", 
    64 => "10100111111101001011100110111111", 65 => "10011111011011011011001001000000", 66 => "11110001111011101111110101001111", 67 => "00110001101000011000100101100111", 
    68 => "11100001110001001101110001000101", 69 => "11101101001001010100000000100111", 70 => "00010100010000100010010001110001", 71 => "11110001001000110010110100110101", 
    72 => "01111100001100101111010101101010", 73 => "10111000111100110001011110010011", 74 => "00000011000100011001101111111001", 75 => "11001101101011001101011111000010", 
    76 => "10001101011100101110010011000111", 77 => "01010100010000011010001000001001", 78 => "01111000101000011101100100100011", 79 => "11110100111011001101011001000110", 
    80 => "01100110100100001000111100101000", 81 => "10100001010100000100001111011011", 82 => "01111000011011001110010000100001", 83 => "10111011001101010111001010111010", 
    84 => "11010001100010001000110010110111", 85 => "00011110110010100010001100111101", 86 => "10000011000101110010001010011010", 87 => "00001101111111001000000110111111", 
    88 => "00000100000000110000001011110110", 89 => "01101110011000101000100101111111", 90 => "10010110110001110100001111010010", 91 => "11110100010100011001100101010101", 
    92 => "01010110001100111101110100101011", 93 => "00001101111110011001011111011010", 94 => "00100100001111100111001001100101", 95 => "10100010010110000100100011111100", 
    96 => "01000011101001001101110100011111", 97 => "00001111000001001110000001001001", 98 => "11010011101001001110010101000011", 99 => "01101110110101010101011101000010", 
    100 => "11111010010000100110101010010110", 101 => "01111100000000100011110110000101", 102 => "01111000001000101101011001001110", 103 => "01100010000011110010000100111101", 
    104 => "11111010000011001010101110010000", 105 => "00100100111111101010010100000111", 106 => "11111010001110010001001101011000", 107 => "00000110100111010000100001010010", 
    108 => "10000110000111001100111111001101", 109 => "11101111001100110110001000010010", 110 => "11111000010100100110101110100110", 111 => "11101111110110110010001111111111", 
    112 => "00001011101110001111011101001000", 113 => "11100100110011010110101010110011", 114 => "10111110011101110111000001001110", 115 => "11101001110010110110110111001101", 
    116 => "01101111001011100110010101001000", 117 => "01000000010111111100000000110011", 118 => "01010010101001011100100001001010", 119 => "00101000100101110100001000000110", 
    120 => "01100000101011101111100000001000", 121 => "10111001000101011101001011100011", 122 => "11101001101100010000001011010100", 123 => "01000000111111011000000111101110", 
    124 => "10101100110000000110111110110011", 125 => "00100110110000101101010110001111", 126 => "01100010011010000001101000110101", 127 => "00001000000011101100011011001011");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;
 
memory_access_guard_1: process (address1) 
begin
      address1_tmp <= address1;
--synthesis translate_off
      if (CONV_INTEGER(address1) > AddressRange-1) then
           address1_tmp <= (others => '0');
      else 
           address1_tmp <= address1;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;
 
        if (ce1 = '1') then  
            q1 <= mem0(CONV_INTEGER(address1_tmp)); 
        end if;

end if;
end process;

end rtl;

