/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __ARCH_ARM_MACH_MSM_PCIE_PHY_H
#define __ARCH_ARM_MACH_MSM_PCIE_PHY_H

#define QSERDES_COM_SYS_CLK_CTRL 0x000
#define QSERDES_COM_PLL_VCOTAIL_EN 0x004
#define QSERDES_COM_CMN_MODE 0x008
#define QSERDES_COM_IE_TRIM 0x00c
#define QSERDES_COM_IP_TRIM 0x010
#define QSERDES_COM_PLL_CNTRL 0x014
#define QSERDES_COM_PLL_IP_SETI 0x018
#define QSERDES_COM_CORE_CLK_IN_SYNC_SEL 0x01c
#define QSERDES_COM_BIAS_EN_CLKBUFLR_EN 0x020
#define QSERDES_COM_PLL_CP_SETI 0x024
#define QSERDES_COM_PLL_IP_SETP 0x028
#define QSERDES_COM_PLL_CP_SETP 0x02c
#define QSERDES_COM_ATB_SEL1 0x030
#define QSERDES_COM_ATB_SEL2 0x034
#define QSERDES_COM_SYSCLK_EN_SEL 0x038
#define QSERDES_COM_RES_CODE_TXBAND 0x03c
#define QSERDES_COM_RESETSM_CNTRL 0x040
#define QSERDES_COM_PLLLOCK_CMP1 0x044
#define QSERDES_COM_PLLLOCK_CMP2 0x048
#define QSERDES_COM_PLLLOCK_CMP3 0x04c
#define QSERDES_COM_PLLLOCK_CMP_EN 0x050
#define QSERDES_COM_RES_TRIM_OFFSET 0x054
#define QSERDES_COM_BGTC 0x058
#define QSERDES_COM_PLL_TEST_UPDN_RESTRIMSTEP 0x05c
#define QSERDES_COM_PLL_VCO_TUNE 0x060
#define QSERDES_COM_DEC_START1 0x064
#define QSERDES_COM_PLL_AMP_OS 0x068
#define QSERDES_COM_SSC_EN_CENTER 0x06c
#define QSERDES_COM_SSC_ADJ_PER1 0x070
#define QSERDES_COM_SSC_ADJ_PER2 0x074
#define QSERDES_COM_SSC_PER1 0x078
#define QSERDES_COM_SSC_PER2 0x07c
#define QSERDES_COM_SSC_STEP_SIZE1 0x080
#define QSERDES_COM_SSC_STEP_SIZE2 0x084
#define QSERDES_COM_RES_TRIM_SEARCH 0x088
#define QSERDES_COM_RES_TRIM_FREEZE 0x08c
#define QSERDES_COM_RES_TRIM_EN_VCOCALDONE 0x090
#define QSERDES_COM_FAUX_EN 0x094
#define QSERDES_COM_DIV_FRAC_START1 0x098
#define QSERDES_COM_DIV_FRAC_START2 0x09c
#define QSERDES_COM_DIV_FRAC_START3 0x0a0
#define QSERDES_COM_DEC_START2 0x0a4
#define QSERDES_COM_PLL_RXTXEPCLK_EN 0x0a8
#define QSERDES_COM_PLL_CRCTRL 0x0ac
#define QSERDES_COM_PLL_CLKEPDIV 0x0b0
#define QSERDES_COM_PLL_FREQUPDATE 0x0b4
#define QSERDES_COM_PLL_VCO_HIGH 0x0b8
#define QSERDES_COM_RESET_SM 0x0bc
#define QSERDES_TX_BIST_MODE_LANENO 0x200
#define QSERDES_TX_CLKBUF_ENABLE 0x204
#define QSERDES_TX_TX_EMP_POST1_LVL 0x208
#define QSERDES_TX_TX_DRV_LVL 0x20c
#define QSERDES_TX_RESET_TSYNC_EN 0x210
#define QSERDES_TX_LPB_EN 0x214
#define QSERDES_TX_RES_CODE 0x218
#define QSERDES_TX_PERL_LENGTH1 0x21c
#define QSERDES_TX_PERL_LENGTH2 0x220
#define QSERDES_TX_SERDES_BYP_EN_OUT 0x224
#define QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_EN 0x228
#define QSERDES_TX_PARRATE_REC_DETECT_IDLE_EN 0x22c
#define QSERDES_TX_BIST_PATTERN1 0x230
#define QSERDES_TX_BIST_PATTERN2 0x234
#define QSERDES_TX_BIST_PATTERN3 0x238
#define QSERDES_TX_BIST_PATTERN4 0x23c
#define QSERDES_TX_BIST_PATTERN5 0x240
#define QSERDES_TX_BIST_PATTERN6 0x244
#define QSERDES_TX_BIST_PATTERN7 0x248
#define QSERDES_TX_BIST_PATTERN8 0x24c
#define QSERDES_TX_LANE_MODE 0x250
#define QSERDES_TX_ATB_SEL 0x254
#define QSERDES_TX_REC_DETECT_LVL 0x258
#define QSERDES_TX_PRBS_SEED1 0x25c
#define QSERDES_TX_PRBS_SEED2 0x260
#define QSERDES_TX_PRBS_SEED3 0x264
#define QSERDES_TX_PRBS_SEED4 0x268
#define QSERDES_TX_RESET_GEN 0x26c
#define QSERDES_TX_TRAN_DRVR_EMP_EN 0x270
#define QSERDES_TX_TX_INTERFACE_MODE 0x274
#define QSERDES_TX_BIST_STATUS 0x278
#define QSERDES_TX_BIST_ERROR_COUNT1 0x27c
#define QSERDES_TX_BIST_ERROR_COUNT2 0x280
#define QSERDES_RX_CDR_CONTROL 0x400
#define QSERDES_RX_AUX_CONTROL 0x404
#define QSERDES_RX_AUX_DATA_TCODE 0x408
#define QSERDES_RX_RCLK_AUXDATA_SEL 0x40c
#define QSERDES_RX_CDR_CONTROL2 0x410
#define QSERDES_RX_AC_JTAG_INITP 0x414
#define QSERDES_RX_AC_JTAG_INITN 0x418
#define QSERDES_RX_AC_JTAG_LVL_EN 0x41c
#define QSERDES_RX_AC_JTAG_MODE 0x420
#define QSERDES_RX_AC_JTAG_RESET 0x424
#define QSERDES_RX_RX_IQ_RXDET_EN 0x428
#define QSERDES_RX_RX_TERM_HIGHZ_CM_AC_COUPLE 0x42c
#define QSERDES_RX_RX_EQ_GAIN12 0x430
#define QSERDES_RX_SIGDET_CNTRL 0x434
#define QSERDES_RX_RX_BAND 0x438
#define QSERDES_RX_CDR_FREEZE_UP_DN 0x43c
#define QSERDES_RX_RX_INTERFACE_MODE 0x440
#define QSERDES_RX_JITTER_GEN_MODE 0x444
#define QSERDES_RX_BUJ_AMP 0x448
#define QSERDES_RX_SJ_AMP1 0x44c
#define QSERDES_RX_SJ_AMP2 0x450
#define QSERDES_RX_SJ_PER1 0x454
#define QSERDES_RX_SJ_PER2 0x458
#define QSERDES_RX_BUJ_STEP_FREQ1 0x45c
#define QSERDES_RX_BUJ_STEP_FREQ2 0x460
#define QSERDES_RX_PPM_OFFSET1 0x464
#define QSERDES_RX_PPM_OFFSET2 0x468
#define QSERDES_RX_SIGN_PPM_PERIOD1 0x46c
#define QSERDES_RX_SIGN_PPM_PERIOD2 0x470
#define QSERDES_RX_SSC_CTRL 0x474
#define QSERDES_RX_SSC_COUNT1 0x478
#define QSERDES_RX_SSC_COUNT2 0x47c
#define QSERDES_RX_PWM_CNTRL1 0x480
#define QSERDES_RX_PWM_CNTRL2 0x484
#define QSERDES_RX_PWM_NDIV 0x488
#define QSERDES_RX_PI_CTRL1 0x48c
#define QSERDES_RX_PI_CTRL2 0x490
#define QSERDES_RX_PI_QUAD 0x494
#define QSERDES_RX_IDATA1 0x498
#define QSERDES_RX_IDATA2 0x49c
#define QSERDES_RX_AUX_DATA1 0x4a0
#define QSERDES_RX_AUX_DATA2 0x4a4
#define QSERDES_RX_AC_JTAG_OUTP 0x4a8
#define QSERDES_RX_AC_JTAG_OUTN 0x4ac
#define QSERDES_RX_RX_SIGDET_PWMDECSTATUS 0x4b0
#define PCIE_PHY_SW_RESET 0x600
#define PCIE_PHY_POWER_DOWN_CONTROL 0x604
#define PCIE_PHY_START 0x608
#define PCIE_PHY_TXMGN_V1_V0 0x60c
#define PCIE_PHY_TXMGN_V3_V2 0x610
#define PCIE_PHY_TXMGN_LS_V4 0x614
#define PCIE_PHY_TXDEEMPH_M6DB_V0 0x618
#define PCIE_PHY_TXDEEMPH_M3P5DB_V0 0x61c
#define PCIE_PHY_TXDEEMPH_M6DB_V1 0x620
#define PCIE_PHY_TXDEEMPH_M3P5DB_V1 0x624
#define PCIE_PHY_TXDEEMPH_M6DB_V2 0x628
#define PCIE_PHY_TXDEEMPH_M3P5DB_V2 0x62c
#define PCIE_PHY_TXDEEMPH_M6DB_V3 0x630
#define PCIE_PHY_TXDEEMPH_M3P5DB_V3 0x634
#define PCIE_PHY_TXDEEMPH_M6DB_V4 0x638
#define PCIE_PHY_TXDEEMPH_M3P5DB_V4 0x63c
#define PCIE_PHY_TXDEEMPH_M6DB_LS 0x640
#define PCIE_PHY_TXDEEMPH_M3P5DB_LS 0x644
#define PCIE_PHY_ENDPOINT_REFCLK_DRIVE 0x648
#define PCIE_PHY_RX_IDLE_DTCT_CNTRL 0x64c
#define PCIE_PHY_POWER_STATE_CONFIG1 0x650
#define PCIE_PHY_POWER_STATE_CONFIG2 0x654
#define PCIE_PHY_RCVR_DTCT_DLY_L 0x658
#define PCIE_PHY_RCVR_DTCT_DLY_H 0x65c
#define PCIE_PHY_LOCK_DETECT_CONFIG1 0x660
#define PCIE_PHY_LOCK_DETECT_CONFIG2 0x664
#define PCIE_PHY_TSYNC_RSYNC_TIME 0x668
#define PCIE_PHY_SIGDET_LOW_2_IDLE_TIME 0x66c
#define PCIE_PHY_BEACON_2_IDLE_TIME_L 0x670
#define PCIE_PHY_BEACON_2_IDLE_TIME_H 0x674
#define PCIE_PHY_PWRUP_RESET_DLY_TIME_SYSCLK 0x678
#define PCIE_PHY_PWRUP_RESET_DLY_TIME_AUXCLK 0x67c
#define PCIE_PHY_INSIG_SW_CTRL1 0x680
#define PCIE_PHY_INSIG_SW_CTRL2 0x684
#define PCIE_PHY_INSIG_MX_CTRL1 0x688
#define PCIE_PHY_INSIG_MX_CTRL2 0x68c
#define PCIE_PHY_TEST_CONTROL 0x690
#define PCIE_PHY_BIST_CTRL 0x694
#define PCIE_PHY_PRBS_POLY0 0x698
#define PCIE_PHY_PRBS_POLY1 0x69c
#define PCIE_PHY_PRBS_SEED0 0x6a0
#define PCIE_PHY_PRBS_SEED1 0x6a4
#define PCIE_PHY_FIXED_PAT_CTRL 0x6a8
#define PCIE_PHY_FIXED_PAT0 0x6ac
#define PCIE_PHY_FIXED_PAT1 0x6b0
#define PCIE_PHY_FIXED_PAT2 0x6b4
#define PCIE_PHY_FIXED_PAT3 0x6b8
#define PCIE_PHY_BIST_CHK_ERR_CNT_L 0x6bc
#define PCIE_PHY_BIST_CHK_ERR_CNT_H 0x6c0
#define PCIE_PHY_BIST_CHK_STATUS 0x6c4
#define PCIE_PHY_PCS_STATUS 0x6c8
#define PCIE_PHY_REVISION_ID0 0x6cc
#define PCIE_PHY_REVISION_ID1 0x6d0
#define PCIE_PHY_REVISION_ID2 0x6d4
#define PCIE_PHY_REVISION_ID3 0x6d8
#define PCIE_PHY_DEBUG_BUS_0_STATUS 0x6dc
#define PCIE_PHY_DEBUG_BUS_1_STATUS 0x6e0
#define PCIE_PHY_DEBUG_BUS_2_STATUS 0x6e4
#define PCIE_PHY_DEBUG_BUS_3_STATUS 0x6e8

#endif
