{"vcs1":{"timestamp_begin":1740917578.837649696, "rt":4.46, "ut":4.18, "st":0.22}}
{"vcselab":{"timestamp_begin":1740917583.382390321, "rt":0.20, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1740917583.638058828, "rt":0.27, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740917578.523065554}
{"VCS_COMP_START_TIME": 1740917578.523065554}
{"VCS_COMP_END_TIME": 1740917583.976721551}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 344876}}
{"vcselab": {"peak_mem": 158220}}
