//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z20monthLengthKernelGpuib
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
;

.visible .func  (.param .b32 func_retval0) _Z20monthLengthKernelGpuib(
	.param .b32 _Z20monthLengthKernelGpuib_param_0,
	.param .b32 _Z20monthLengthKernelGpuib_param_1
)
{
	.local .align 4 .b8 	__local_depot0[96];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<10>;
	.reg .b64 	%rd<13>;


	mov.u64 	%rd12, __local_depot0;
	cvta.local.u64 	%SP, %rd12;
	ld.param.u32 	%r5, [_Z20monthLengthKernelGpuib_param_0];
	add.u64 	%rd3, %SP, 48;
	cvta.to.local.u64 	%rd1, %rd3;
	add.u64 	%rd4, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd4;
	mov.u32 	%r6, 31;
	st.local.u32 	[%rd1], %r6;
	mov.u32 	%r7, 28;
	st.local.u32 	[%rd1+4], %r7;
	st.local.u32 	[%rd1+8], %r6;
	mov.u32 	%r8, 30;
	st.local.u32 	[%rd1+12], %r8;
	st.local.u32 	[%rd1+16], %r6;
	st.local.u32 	[%rd1+20], %r8;
	st.local.u32 	[%rd1+24], %r6;
	st.local.u32 	[%rd1+28], %r6;
	st.local.u32 	[%rd1+32], %r8;
	st.local.u32 	[%rd1+36], %r6;
	st.local.u32 	[%rd1+40], %r8;
	st.local.u32 	[%rd1+44], %r6;
	mov.u64 	%rd5, 29;
	st.local.u32 	[%rd2+4], %rd5;
	mov.u64 	%rd6, 31;
	st.local.u32 	[%rd2], %rd6;
	mov.u64 	%rd7, 30;
	st.local.u32 	[%rd2+12], %rd7;
	st.local.u32 	[%rd2+8], %rd6;
	st.local.u32 	[%rd2+20], %rd7;
	st.local.u32 	[%rd2+16], %rd6;
	st.local.u32 	[%rd2+28], %rd6;
	st.local.u32 	[%rd2+24], %rd6;
	st.local.u32 	[%rd2+36], %rd6;
	st.local.u32 	[%rd2+32], %rd7;
	st.local.u32 	[%rd2+44], %rd6;
	st.local.u32 	[%rd2+40], %rd7;
	add.s32 	%r1, %r5, -1;
	ld.param.s8 	%rs1, [_Z20monthLengthKernelGpuib_param_1];
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p1, %rs2, 0;
	@%p1 bra 	BB0_2;

	mul.wide.s32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd2, %rd8;
	ld.local.u32 	%r9, [%rd9];
	bra.uni 	BB0_3;

BB0_2:
	mul.wide.s32 	%rd10, %r1, 4;
	add.s64 	%rd11, %rd1, %rd10;
	ld.local.u32 	%r9, [%rd11];

BB0_3:
	st.param.b32	[func_retval0+0], %r9;
	ret;
}

	// .globl	_Z20monthOffsetKernelGpuib
.visible .func  (.param .b32 func_retval0) _Z20monthOffsetKernelGpuib(
	.param .b32 _Z20monthOffsetKernelGpuib_param_0,
	.param .b32 _Z20monthOffsetKernelGpuib_param_1
)
{
	.local .align 4 .b8 	__local_depot1[104];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<22>;


	mov.u64 	%rd21, __local_depot1;
	cvta.local.u64 	%SP, %rd21;
	ld.param.u32 	%r5, [_Z20monthOffsetKernelGpuib_param_0];
	add.u64 	%rd3, %SP, 52;
	cvta.to.local.u64 	%rd1, %rd3;
	add.u64 	%rd4, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd4;
	mov.u32 	%r6, 0;
	st.local.u32 	[%rd1], %r6;
	mov.u32 	%r7, 31;
	st.local.u32 	[%rd1+4], %r7;
	mov.u32 	%r8, 59;
	st.local.u32 	[%rd1+8], %r8;
	mov.u32 	%r9, 90;
	st.local.u32 	[%rd1+12], %r9;
	mov.u32 	%r10, 120;
	st.local.u32 	[%rd1+16], %r10;
	mov.u32 	%r11, 151;
	st.local.u32 	[%rd1+20], %r11;
	mov.u32 	%r12, 181;
	st.local.u32 	[%rd1+24], %r12;
	mov.u32 	%r13, 212;
	st.local.u32 	[%rd1+28], %r13;
	mov.u32 	%r14, 243;
	st.local.u32 	[%rd1+32], %r14;
	mov.u32 	%r15, 273;
	st.local.u32 	[%rd1+36], %r15;
	mov.u32 	%r16, 304;
	st.local.u32 	[%rd1+40], %r16;
	mov.u32 	%r17, 334;
	st.local.u32 	[%rd1+44], %r17;
	mov.u32 	%r18, 365;
	st.local.u32 	[%rd1+48], %r18;
	mov.u64 	%rd5, 31;
	st.local.u32 	[%rd2+4], %rd5;
	mov.u64 	%rd6, 0;
	st.local.u32 	[%rd2], %rd6;
	mov.u64 	%rd7, 91;
	st.local.u32 	[%rd2+12], %rd7;
	mov.u64 	%rd8, 60;
	st.local.u32 	[%rd2+8], %rd8;
	mov.u64 	%rd9, 152;
	st.local.u32 	[%rd2+20], %rd9;
	mov.u64 	%rd10, 121;
	st.local.u32 	[%rd2+16], %rd10;
	mov.u64 	%rd11, 213;
	st.local.u32 	[%rd2+28], %rd11;
	mov.u64 	%rd12, 182;
	st.local.u32 	[%rd2+24], %rd12;
	mov.u64 	%rd13, 274;
	st.local.u32 	[%rd2+36], %rd13;
	mov.u64 	%rd14, 244;
	st.local.u32 	[%rd2+32], %rd14;
	mov.u64 	%rd15, 335;
	st.local.u32 	[%rd2+44], %rd15;
	mov.u64 	%rd16, 305;
	st.local.u32 	[%rd2+40], %rd16;
	mov.u32 	%r19, 366;
	st.local.u32 	[%rd2+48], %r19;
	add.s32 	%r1, %r5, -1;
	ld.param.s8 	%rs1, [_Z20monthOffsetKernelGpuib_param_1];
	and.b16  	%rs2, %rs1, 255;
	setp.eq.s16	%p1, %rs2, 0;
	@%p1 bra 	BB1_2;

	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd18, %rd2, %rd17;
	ld.local.u32 	%r20, [%rd18];
	bra.uni 	BB1_3;

BB1_2:
	mul.wide.s32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd1, %rd19;
	ld.local.u32 	%r20, [%rd20];

BB1_3:
	st.param.b32	[func_retval0+0], %r20;
	ret;
}

	// .globl	_Z19yearOffsetKernelGpui
.visible .func  (.param .b32 func_retval0) _Z19yearOffsetKernelGpui(
	.param .b32 _Z19yearOffsetKernelGpui_param_0
)
{
	.local .align 4 .b8 	__local_depot2[484];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<125>;


	mov.u64 	%rd124, __local_depot2;
	cvta.local.u64 	%SP, %rd124;
	ld.param.u32 	%r1, [_Z19yearOffsetKernelGpui_param_0];
	add.u64 	%rd1, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd1;
	mov.u64 	%rd3, 366;
	st.local.u32 	[%rd2+4], %rd3;
	mov.u64 	%rd4, 0;
	st.local.u32 	[%rd2], %rd4;
	mov.u64 	%rd5, 1096;
	st.local.u32 	[%rd2+12], %rd5;
	mov.u64 	%rd6, 731;
	st.local.u32 	[%rd2+8], %rd6;
	mov.u64 	%rd7, 1827;
	st.local.u32 	[%rd2+20], %rd7;
	mov.u64 	%rd8, 1461;
	st.local.u32 	[%rd2+16], %rd8;
	mov.u64 	%rd9, 2557;
	st.local.u32 	[%rd2+28], %rd9;
	mov.u64 	%rd10, 2192;
	st.local.u32 	[%rd2+24], %rd10;
	mov.u64 	%rd11, 3288;
	st.local.u32 	[%rd2+36], %rd11;
	mov.u64 	%rd12, 2922;
	st.local.u32 	[%rd2+32], %rd12;
	mov.u64 	%rd13, 4018;
	st.local.u32 	[%rd2+44], %rd13;
	mov.u64 	%rd14, 3653;
	st.local.u32 	[%rd2+40], %rd14;
	mov.u64 	%rd15, 4749;
	st.local.u32 	[%rd2+52], %rd15;
	mov.u64 	%rd16, 4383;
	st.local.u32 	[%rd2+48], %rd16;
	mov.u64 	%rd17, 5479;
	st.local.u32 	[%rd2+60], %rd17;
	mov.u64 	%rd18, 5114;
	st.local.u32 	[%rd2+56], %rd18;
	mov.u64 	%rd19, 6210;
	st.local.u32 	[%rd2+68], %rd19;
	mov.u64 	%rd20, 5844;
	st.local.u32 	[%rd2+64], %rd20;
	mov.u64 	%rd21, 6940;
	st.local.u32 	[%rd2+76], %rd21;
	mov.u64 	%rd22, 6575;
	st.local.u32 	[%rd2+72], %rd22;
	mov.u64 	%rd23, 7671;
	st.local.u32 	[%rd2+84], %rd23;
	mov.u64 	%rd24, 7305;
	st.local.u32 	[%rd2+80], %rd24;
	mov.u64 	%rd25, 8401;
	st.local.u32 	[%rd2+92], %rd25;
	mov.u64 	%rd26, 8036;
	st.local.u32 	[%rd2+88], %rd26;
	mov.u64 	%rd27, 9132;
	st.local.u32 	[%rd2+100], %rd27;
	mov.u64 	%rd28, 8766;
	st.local.u32 	[%rd2+96], %rd28;
	mov.u64 	%rd29, 9862;
	st.local.u32 	[%rd2+108], %rd29;
	mov.u64 	%rd30, 9497;
	st.local.u32 	[%rd2+104], %rd30;
	mov.u64 	%rd31, 10593;
	st.local.u32 	[%rd2+116], %rd31;
	mov.u64 	%rd32, 10227;
	st.local.u32 	[%rd2+112], %rd32;
	mov.u64 	%rd33, 11323;
	st.local.u32 	[%rd2+124], %rd33;
	mov.u64 	%rd34, 10958;
	st.local.u32 	[%rd2+120], %rd34;
	mov.u64 	%rd35, 12054;
	st.local.u32 	[%rd2+132], %rd35;
	mov.u64 	%rd36, 11688;
	st.local.u32 	[%rd2+128], %rd36;
	mov.u64 	%rd37, 12784;
	st.local.u32 	[%rd2+140], %rd37;
	mov.u64 	%rd38, 12419;
	st.local.u32 	[%rd2+136], %rd38;
	mov.u64 	%rd39, 13515;
	st.local.u32 	[%rd2+148], %rd39;
	mov.u64 	%rd40, 13149;
	st.local.u32 	[%rd2+144], %rd40;
	mov.u64 	%rd41, 14245;
	st.local.u32 	[%rd2+156], %rd41;
	mov.u64 	%rd42, 13880;
	st.local.u32 	[%rd2+152], %rd42;
	mov.u64 	%rd43, 14976;
	st.local.u32 	[%rd2+164], %rd43;
	mov.u64 	%rd44, 14610;
	st.local.u32 	[%rd2+160], %rd44;
	mov.u64 	%rd45, 15706;
	st.local.u32 	[%rd2+172], %rd45;
	mov.u64 	%rd46, 15341;
	st.local.u32 	[%rd2+168], %rd46;
	mov.u64 	%rd47, 16437;
	st.local.u32 	[%rd2+180], %rd47;
	mov.u64 	%rd48, 16071;
	st.local.u32 	[%rd2+176], %rd48;
	mov.u64 	%rd49, 17167;
	st.local.u32 	[%rd2+188], %rd49;
	mov.u64 	%rd50, 16802;
	st.local.u32 	[%rd2+184], %rd50;
	mov.u64 	%rd51, 17898;
	st.local.u32 	[%rd2+196], %rd51;
	mov.u64 	%rd52, 17532;
	st.local.u32 	[%rd2+192], %rd52;
	mov.u64 	%rd53, 18628;
	st.local.u32 	[%rd2+204], %rd53;
	mov.u64 	%rd54, 18263;
	st.local.u32 	[%rd2+200], %rd54;
	mov.u64 	%rd55, 19359;
	st.local.u32 	[%rd2+212], %rd55;
	mov.u64 	%rd56, 18993;
	st.local.u32 	[%rd2+208], %rd56;
	mov.u64 	%rd57, 20089;
	st.local.u32 	[%rd2+220], %rd57;
	mov.u64 	%rd58, 19724;
	st.local.u32 	[%rd2+216], %rd58;
	mov.u64 	%rd59, 20820;
	st.local.u32 	[%rd2+228], %rd59;
	mov.u64 	%rd60, 20454;
	st.local.u32 	[%rd2+224], %rd60;
	mov.u64 	%rd61, 21550;
	st.local.u32 	[%rd2+236], %rd61;
	mov.u64 	%rd62, 21185;
	st.local.u32 	[%rd2+232], %rd62;
	mov.u64 	%rd63, 22281;
	st.local.u32 	[%rd2+244], %rd63;
	mov.u64 	%rd64, 21915;
	st.local.u32 	[%rd2+240], %rd64;
	mov.u64 	%rd65, 23011;
	st.local.u32 	[%rd2+252], %rd65;
	mov.u64 	%rd66, 22646;
	st.local.u32 	[%rd2+248], %rd66;
	mov.u64 	%rd67, 23742;
	st.local.u32 	[%rd2+260], %rd67;
	mov.u64 	%rd68, 23376;
	st.local.u32 	[%rd2+256], %rd68;
	mov.u64 	%rd69, 24472;
	st.local.u32 	[%rd2+268], %rd69;
	mov.u64 	%rd70, 24107;
	st.local.u32 	[%rd2+264], %rd70;
	mov.u64 	%rd71, 25203;
	st.local.u32 	[%rd2+276], %rd71;
	mov.u64 	%rd72, 24837;
	st.local.u32 	[%rd2+272], %rd72;
	mov.u64 	%rd73, 25933;
	st.local.u32 	[%rd2+284], %rd73;
	mov.u64 	%rd74, 25568;
	st.local.u32 	[%rd2+280], %rd74;
	mov.u64 	%rd75, 26664;
	st.local.u32 	[%rd2+292], %rd75;
	mov.u64 	%rd76, 26298;
	st.local.u32 	[%rd2+288], %rd76;
	mov.u64 	%rd77, 27394;
	st.local.u32 	[%rd2+300], %rd77;
	mov.u64 	%rd78, 27029;
	st.local.u32 	[%rd2+296], %rd78;
	mov.u64 	%rd79, 28125;
	st.local.u32 	[%rd2+308], %rd79;
	mov.u64 	%rd80, 27759;
	st.local.u32 	[%rd2+304], %rd80;
	mov.u64 	%rd81, 28855;
	st.local.u32 	[%rd2+316], %rd81;
	mov.u64 	%rd82, 28490;
	st.local.u32 	[%rd2+312], %rd82;
	mov.u64 	%rd83, 29586;
	st.local.u32 	[%rd2+324], %rd83;
	mov.u64 	%rd84, 29220;
	st.local.u32 	[%rd2+320], %rd84;
	mov.u64 	%rd85, 30316;
	st.local.u32 	[%rd2+332], %rd85;
	mov.u64 	%rd86, 29951;
	st.local.u32 	[%rd2+328], %rd86;
	mov.u64 	%rd87, 31047;
	st.local.u32 	[%rd2+340], %rd87;
	mov.u64 	%rd88, 30681;
	st.local.u32 	[%rd2+336], %rd88;
	mov.u64 	%rd89, 31777;
	st.local.u32 	[%rd2+348], %rd89;
	mov.u64 	%rd90, 31412;
	st.local.u32 	[%rd2+344], %rd90;
	mov.u64 	%rd91, 32508;
	st.local.u32 	[%rd2+356], %rd91;
	mov.u64 	%rd92, 32142;
	st.local.u32 	[%rd2+352], %rd92;
	mov.u64 	%rd93, 33238;
	st.local.u32 	[%rd2+364], %rd93;
	mov.u64 	%rd94, 32873;
	st.local.u32 	[%rd2+360], %rd94;
	mov.u64 	%rd95, 33969;
	st.local.u32 	[%rd2+372], %rd95;
	mov.u64 	%rd96, 33603;
	st.local.u32 	[%rd2+368], %rd96;
	mov.u64 	%rd97, 34699;
	st.local.u32 	[%rd2+380], %rd97;
	mov.u64 	%rd98, 34334;
	st.local.u32 	[%rd2+376], %rd98;
	mov.u64 	%rd99, 35430;
	st.local.u32 	[%rd2+388], %rd99;
	mov.u64 	%rd100, 35064;
	st.local.u32 	[%rd2+384], %rd100;
	mov.u64 	%rd101, 36160;
	st.local.u32 	[%rd2+396], %rd101;
	mov.u64 	%rd102, 35795;
	st.local.u32 	[%rd2+392], %rd102;
	mov.u64 	%rd103, 36891;
	st.local.u32 	[%rd2+404], %rd103;
	mov.u64 	%rd104, 36525;
	st.local.u32 	[%rd2+400], %rd104;
	mov.u64 	%rd105, 37621;
	st.local.u32 	[%rd2+412], %rd105;
	mov.u64 	%rd106, 37256;
	st.local.u32 	[%rd2+408], %rd106;
	mov.u64 	%rd107, 38352;
	st.local.u32 	[%rd2+420], %rd107;
	mov.u64 	%rd108, 37986;
	st.local.u32 	[%rd2+416], %rd108;
	mov.u64 	%rd109, 39082;
	st.local.u32 	[%rd2+428], %rd109;
	mov.u64 	%rd110, 38717;
	st.local.u32 	[%rd2+424], %rd110;
	mov.u64 	%rd111, 39813;
	st.local.u32 	[%rd2+436], %rd111;
	mov.u64 	%rd112, 39447;
	st.local.u32 	[%rd2+432], %rd112;
	mov.u64 	%rd113, 40543;
	st.local.u32 	[%rd2+444], %rd113;
	mov.u64 	%rd114, 40178;
	st.local.u32 	[%rd2+440], %rd114;
	mov.u64 	%rd115, 41274;
	st.local.u32 	[%rd2+452], %rd115;
	mov.u64 	%rd116, 40908;
	st.local.u32 	[%rd2+448], %rd116;
	mov.u64 	%rd117, 42004;
	st.local.u32 	[%rd2+460], %rd117;
	mov.u64 	%rd118, 41639;
	st.local.u32 	[%rd2+456], %rd118;
	mov.u64 	%rd119, 42735;
	st.local.u32 	[%rd2+468], %rd119;
	mov.u64 	%rd120, 42369;
	st.local.u32 	[%rd2+464], %rd120;
	st.local.u32 	[%rd2+476], %rd119;
	mov.u64 	%rd121, 43100;
	st.local.u32 	[%rd2+472], %rd121;
	mov.u32 	%r2, 43830;
	st.local.u32 	[%rd2+480], %r2;
	add.s32 	%r3, %r1, -1900;
	mul.wide.s32 	%rd122, %r3, 4;
	add.s64 	%rd123, %rd2, %rd122;
	ld.local.u32 	%r4, [%rd123];
	st.param.b32	[func_retval0+0], %r4;
	ret;
}

	// .globl	_Z15isLeapKernelGpui
.visible .func  (.param .b32 func_retval0) _Z15isLeapKernelGpui(
	.param .b32 _Z15isLeapKernelGpui_param_0
)
{
	.local .align 1 .b8 	__local_depot3[121];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<8>;


	mov.u64 	%rd7, __local_depot3;
	cvta.local.u64 	%SP, %rd7;
	ld.param.u32 	%r1, [_Z15isLeapKernelGpui_param_0];
	add.u64 	%rd1, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd1;
	mov.u64 	%rd3, 0;
	st.local.u8 	[%rd2+7], %rd3;
	st.local.u8 	[%rd2+6], %rd3;
	st.local.u8 	[%rd2+5], %rd3;
	mov.u64 	%rd4, 1;
	st.local.u8 	[%rd2+4], %rd4;
	st.local.u8 	[%rd2+3], %rd3;
	st.local.u8 	[%rd2+2], %rd3;
	st.local.u8 	[%rd2+1], %rd3;
	st.local.u8 	[%rd2], %rd4;
	st.local.u8 	[%rd2+15], %rd3;
	st.local.u8 	[%rd2+14], %rd3;
	st.local.u8 	[%rd2+13], %rd3;
	st.local.u8 	[%rd2+12], %rd4;
	st.local.u8 	[%rd2+11], %rd3;
	st.local.u8 	[%rd2+10], %rd3;
	st.local.u8 	[%rd2+9], %rd3;
	st.local.u8 	[%rd2+8], %rd4;
	st.local.u8 	[%rd2+23], %rd3;
	st.local.u8 	[%rd2+22], %rd3;
	st.local.u8 	[%rd2+21], %rd3;
	st.local.u8 	[%rd2+20], %rd4;
	st.local.u8 	[%rd2+19], %rd3;
	st.local.u8 	[%rd2+18], %rd3;
	st.local.u8 	[%rd2+17], %rd3;
	st.local.u8 	[%rd2+16], %rd4;
	st.local.u8 	[%rd2+31], %rd3;
	st.local.u8 	[%rd2+30], %rd3;
	st.local.u8 	[%rd2+29], %rd3;
	st.local.u8 	[%rd2+28], %rd4;
	st.local.u8 	[%rd2+27], %rd3;
	st.local.u8 	[%rd2+26], %rd3;
	st.local.u8 	[%rd2+25], %rd3;
	st.local.u8 	[%rd2+24], %rd4;
	st.local.u8 	[%rd2+39], %rd3;
	st.local.u8 	[%rd2+38], %rd3;
	st.local.u8 	[%rd2+37], %rd3;
	st.local.u8 	[%rd2+36], %rd4;
	st.local.u8 	[%rd2+35], %rd3;
	st.local.u8 	[%rd2+34], %rd3;
	st.local.u8 	[%rd2+33], %rd3;
	st.local.u8 	[%rd2+32], %rd4;
	st.local.u8 	[%rd2+47], %rd3;
	st.local.u8 	[%rd2+46], %rd3;
	st.local.u8 	[%rd2+45], %rd3;
	st.local.u8 	[%rd2+44], %rd4;
	st.local.u8 	[%rd2+43], %rd3;
	st.local.u8 	[%rd2+42], %rd3;
	st.local.u8 	[%rd2+41], %rd3;
	st.local.u8 	[%rd2+40], %rd4;
	st.local.u8 	[%rd2+55], %rd3;
	st.local.u8 	[%rd2+54], %rd3;
	st.local.u8 	[%rd2+53], %rd3;
	st.local.u8 	[%rd2+52], %rd4;
	st.local.u8 	[%rd2+51], %rd3;
	st.local.u8 	[%rd2+50], %rd3;
	st.local.u8 	[%rd2+49], %rd3;
	st.local.u8 	[%rd2+48], %rd4;
	st.local.u8 	[%rd2+63], %rd3;
	st.local.u8 	[%rd2+62], %rd3;
	st.local.u8 	[%rd2+61], %rd3;
	st.local.u8 	[%rd2+60], %rd4;
	st.local.u8 	[%rd2+59], %rd3;
	st.local.u8 	[%rd2+58], %rd3;
	st.local.u8 	[%rd2+57], %rd3;
	st.local.u8 	[%rd2+56], %rd4;
	st.local.u8 	[%rd2+71], %rd3;
	st.local.u8 	[%rd2+70], %rd3;
	st.local.u8 	[%rd2+69], %rd3;
	st.local.u8 	[%rd2+68], %rd4;
	st.local.u8 	[%rd2+67], %rd3;
	st.local.u8 	[%rd2+66], %rd3;
	st.local.u8 	[%rd2+65], %rd3;
	st.local.u8 	[%rd2+64], %rd4;
	st.local.u8 	[%rd2+79], %rd3;
	st.local.u8 	[%rd2+78], %rd3;
	st.local.u8 	[%rd2+77], %rd3;
	st.local.u8 	[%rd2+76], %rd4;
	st.local.u8 	[%rd2+75], %rd3;
	st.local.u8 	[%rd2+74], %rd3;
	st.local.u8 	[%rd2+73], %rd3;
	st.local.u8 	[%rd2+72], %rd4;
	st.local.u8 	[%rd2+87], %rd3;
	st.local.u8 	[%rd2+86], %rd3;
	st.local.u8 	[%rd2+85], %rd3;
	st.local.u8 	[%rd2+84], %rd4;
	st.local.u8 	[%rd2+83], %rd3;
	st.local.u8 	[%rd2+82], %rd3;
	st.local.u8 	[%rd2+81], %rd3;
	st.local.u8 	[%rd2+80], %rd4;
	st.local.u8 	[%rd2+95], %rd3;
	st.local.u8 	[%rd2+94], %rd3;
	st.local.u8 	[%rd2+93], %rd3;
	st.local.u8 	[%rd2+92], %rd4;
	st.local.u8 	[%rd2+91], %rd3;
	st.local.u8 	[%rd2+90], %rd3;
	st.local.u8 	[%rd2+89], %rd3;
	st.local.u8 	[%rd2+88], %rd4;
	st.local.u8 	[%rd2+103], %rd3;
	st.local.u8 	[%rd2+102], %rd3;
	st.local.u8 	[%rd2+101], %rd3;
	st.local.u8 	[%rd2+100], %rd4;
	st.local.u8 	[%rd2+99], %rd3;
	st.local.u8 	[%rd2+98], %rd3;
	st.local.u8 	[%rd2+97], %rd3;
	st.local.u8 	[%rd2+96], %rd4;
	st.local.u8 	[%rd2+111], %rd3;
	st.local.u8 	[%rd2+110], %rd3;
	st.local.u8 	[%rd2+109], %rd3;
	st.local.u8 	[%rd2+108], %rd4;
	st.local.u8 	[%rd2+107], %rd3;
	st.local.u8 	[%rd2+106], %rd3;
	st.local.u8 	[%rd2+105], %rd3;
	st.local.u8 	[%rd2+104], %rd4;
	st.local.u8 	[%rd2+119], %rd3;
	st.local.u8 	[%rd2+118], %rd3;
	st.local.u8 	[%rd2+117], %rd3;
	st.local.u8 	[%rd2+116], %rd4;
	st.local.u8 	[%rd2+115], %rd3;
	st.local.u8 	[%rd2+114], %rd3;
	st.local.u8 	[%rd2+113], %rd3;
	st.local.u8 	[%rd2+112], %rd4;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd2+120], %rs1;
	add.s32 	%r2, %r1, -1900;
	cvt.s64.s32	%rd5, %r2;
	add.s64 	%rd6, %rd2, %rd5;
	ld.local.s8 	%r3, [%rd6];
	st.param.b32	[func_retval0+0], %r3;
	ret;
}

	// .globl	_Z22intializeDateKernelGpuiii
.visible .func  (.param .align 4 .b8 func_retval0[16]) _Z22intializeDateKernelGpuiii(
	.param .b32 _Z22intializeDateKernelGpuiii_param_0,
	.param .b32 _Z22intializeDateKernelGpuiii_param_1,
	.param .b32 _Z22intializeDateKernelGpuiii_param_2
)
{
	.local .align 4 .b8 	__local_depot4[536];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<28>;
	.reg .b64 	%rd<151>;


	mov.u64 	%rd150, __local_depot4;
	cvta.local.u64 	%SP, %rd150;
	ld.param.u32 	%r4, [_Z22intializeDateKernelGpuiii_param_0];
	ld.param.u32 	%r5, [_Z22intializeDateKernelGpuiii_param_1];
	ld.param.u32 	%r6, [_Z22intializeDateKernelGpuiii_param_2];
	add.u64 	%rd5, %SP, 0;
	cvta.to.local.u64 	%rd6, %rd5;
	mov.u64 	%rd7, 0;
	st.local.u8 	[%rd6+7], %rd7;
	st.local.u8 	[%rd6+6], %rd7;
	st.local.u8 	[%rd6+5], %rd7;
	mov.u64 	%rd8, 1;
	st.local.u8 	[%rd6+4], %rd8;
	st.local.u8 	[%rd6+3], %rd7;
	st.local.u8 	[%rd6+2], %rd7;
	st.local.u8 	[%rd6+1], %rd7;
	st.local.u8 	[%rd6], %rd8;
	st.local.u8 	[%rd6+15], %rd7;
	st.local.u8 	[%rd6+14], %rd7;
	st.local.u8 	[%rd6+13], %rd7;
	st.local.u8 	[%rd6+12], %rd8;
	st.local.u8 	[%rd6+11], %rd7;
	st.local.u8 	[%rd6+10], %rd7;
	st.local.u8 	[%rd6+9], %rd7;
	st.local.u8 	[%rd6+8], %rd8;
	st.local.u8 	[%rd6+23], %rd7;
	st.local.u8 	[%rd6+22], %rd7;
	st.local.u8 	[%rd6+21], %rd7;
	st.local.u8 	[%rd6+20], %rd8;
	st.local.u8 	[%rd6+19], %rd7;
	st.local.u8 	[%rd6+18], %rd7;
	st.local.u8 	[%rd6+17], %rd7;
	st.local.u8 	[%rd6+16], %rd8;
	st.local.u8 	[%rd6+31], %rd7;
	st.local.u8 	[%rd6+30], %rd7;
	st.local.u8 	[%rd6+29], %rd7;
	st.local.u8 	[%rd6+28], %rd8;
	st.local.u8 	[%rd6+27], %rd7;
	st.local.u8 	[%rd6+26], %rd7;
	st.local.u8 	[%rd6+25], %rd7;
	st.local.u8 	[%rd6+24], %rd8;
	st.local.u8 	[%rd6+39], %rd7;
	st.local.u8 	[%rd6+38], %rd7;
	st.local.u8 	[%rd6+37], %rd7;
	st.local.u8 	[%rd6+36], %rd8;
	st.local.u8 	[%rd6+35], %rd7;
	st.local.u8 	[%rd6+34], %rd7;
	st.local.u8 	[%rd6+33], %rd7;
	st.local.u8 	[%rd6+32], %rd8;
	st.local.u8 	[%rd6+47], %rd7;
	st.local.u8 	[%rd6+46], %rd7;
	st.local.u8 	[%rd6+45], %rd7;
	st.local.u8 	[%rd6+44], %rd8;
	st.local.u8 	[%rd6+43], %rd7;
	st.local.u8 	[%rd6+42], %rd7;
	st.local.u8 	[%rd6+41], %rd7;
	st.local.u8 	[%rd6+40], %rd8;
	st.local.u8 	[%rd6+55], %rd7;
	st.local.u8 	[%rd6+54], %rd7;
	st.local.u8 	[%rd6+53], %rd7;
	st.local.u8 	[%rd6+52], %rd8;
	st.local.u8 	[%rd6+51], %rd7;
	st.local.u8 	[%rd6+50], %rd7;
	st.local.u8 	[%rd6+49], %rd7;
	st.local.u8 	[%rd6+48], %rd8;
	st.local.u8 	[%rd6+63], %rd7;
	st.local.u8 	[%rd6+62], %rd7;
	st.local.u8 	[%rd6+61], %rd7;
	st.local.u8 	[%rd6+60], %rd8;
	st.local.u8 	[%rd6+59], %rd7;
	st.local.u8 	[%rd6+58], %rd7;
	st.local.u8 	[%rd6+57], %rd7;
	st.local.u8 	[%rd6+56], %rd8;
	st.local.u8 	[%rd6+71], %rd7;
	st.local.u8 	[%rd6+70], %rd7;
	st.local.u8 	[%rd6+69], %rd7;
	st.local.u8 	[%rd6+68], %rd8;
	st.local.u8 	[%rd6+67], %rd7;
	st.local.u8 	[%rd6+66], %rd7;
	st.local.u8 	[%rd6+65], %rd7;
	st.local.u8 	[%rd6+64], %rd8;
	st.local.u8 	[%rd6+79], %rd7;
	st.local.u8 	[%rd6+78], %rd7;
	st.local.u8 	[%rd6+77], %rd7;
	st.local.u8 	[%rd6+76], %rd8;
	st.local.u8 	[%rd6+75], %rd7;
	st.local.u8 	[%rd6+74], %rd7;
	st.local.u8 	[%rd6+73], %rd7;
	st.local.u8 	[%rd6+72], %rd8;
	st.local.u8 	[%rd6+87], %rd7;
	st.local.u8 	[%rd6+86], %rd7;
	st.local.u8 	[%rd6+85], %rd7;
	st.local.u8 	[%rd6+84], %rd8;
	st.local.u8 	[%rd6+83], %rd7;
	st.local.u8 	[%rd6+82], %rd7;
	st.local.u8 	[%rd6+81], %rd7;
	st.local.u8 	[%rd6+80], %rd8;
	st.local.u8 	[%rd6+95], %rd7;
	st.local.u8 	[%rd6+94], %rd7;
	st.local.u8 	[%rd6+93], %rd7;
	st.local.u8 	[%rd6+92], %rd8;
	st.local.u8 	[%rd6+91], %rd7;
	st.local.u8 	[%rd6+90], %rd7;
	st.local.u8 	[%rd6+89], %rd7;
	st.local.u8 	[%rd6+88], %rd8;
	st.local.u8 	[%rd6+103], %rd7;
	st.local.u8 	[%rd6+102], %rd7;
	st.local.u8 	[%rd6+101], %rd7;
	st.local.u8 	[%rd6+100], %rd8;
	st.local.u8 	[%rd6+99], %rd7;
	st.local.u8 	[%rd6+98], %rd7;
	st.local.u8 	[%rd6+97], %rd7;
	st.local.u8 	[%rd6+96], %rd8;
	st.local.u8 	[%rd6+111], %rd7;
	st.local.u8 	[%rd6+110], %rd7;
	st.local.u8 	[%rd6+109], %rd7;
	st.local.u8 	[%rd6+108], %rd8;
	st.local.u8 	[%rd6+107], %rd7;
	st.local.u8 	[%rd6+106], %rd7;
	st.local.u8 	[%rd6+105], %rd7;
	st.local.u8 	[%rd6+104], %rd8;
	st.local.u8 	[%rd6+119], %rd7;
	st.local.u8 	[%rd6+118], %rd7;
	st.local.u8 	[%rd6+117], %rd7;
	st.local.u8 	[%rd6+116], %rd8;
	st.local.u8 	[%rd6+115], %rd7;
	st.local.u8 	[%rd6+114], %rd7;
	st.local.u8 	[%rd6+113], %rd7;
	st.local.u8 	[%rd6+112], %rd8;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd6+120], %rs1;
	add.s32 	%r7, %r6, -1900;
	cvt.s64.s32	%rd1, %r7;
	add.s64 	%rd9, %rd6, %rd1;
	ld.local.u8 	%rs2, [%rd9];
	add.u64 	%rd11, %SP, 484;
	cvta.to.local.u64 	%rd3, %rd11;
	mov.u32 	%r8, 0;
	st.local.u32 	[%rd6], %r8;
	mov.u32 	%r9, 31;
	st.local.u32 	[%rd6+4], %r9;
	mov.u32 	%r10, 59;
	st.local.u32 	[%rd6+8], %r10;
	mov.u32 	%r11, 90;
	st.local.u32 	[%rd6+12], %r11;
	mov.u32 	%r12, 120;
	st.local.u32 	[%rd6+16], %r12;
	mov.u32 	%r13, 151;
	st.local.u32 	[%rd6+20], %r13;
	mov.u32 	%r14, 181;
	st.local.u32 	[%rd6+24], %r14;
	mov.u32 	%r15, 212;
	st.local.u32 	[%rd6+28], %r15;
	mov.u32 	%r16, 243;
	st.local.u32 	[%rd6+32], %r16;
	mov.u32 	%r17, 273;
	st.local.u32 	[%rd6+36], %r17;
	mov.u32 	%r18, 304;
	st.local.u32 	[%rd6+40], %r18;
	mov.u32 	%r19, 334;
	st.local.u32 	[%rd6+44], %r19;
	mov.u32 	%r20, 365;
	st.local.u32 	[%rd6+48], %r20;
	mov.u64 	%rd12, 31;
	st.local.u32 	[%rd3+4], %rd12;
	st.local.u32 	[%rd3], %rd7;
	mov.u64 	%rd13, 91;
	st.local.u32 	[%rd3+12], %rd13;
	mov.u64 	%rd14, 60;
	st.local.u32 	[%rd3+8], %rd14;
	mov.u64 	%rd15, 152;
	st.local.u32 	[%rd3+20], %rd15;
	mov.u64 	%rd16, 121;
	st.local.u32 	[%rd3+16], %rd16;
	mov.u64 	%rd17, 213;
	st.local.u32 	[%rd3+28], %rd17;
	mov.u64 	%rd18, 182;
	st.local.u32 	[%rd3+24], %rd18;
	mov.u64 	%rd19, 274;
	st.local.u32 	[%rd3+36], %rd19;
	mov.u64 	%rd20, 244;
	st.local.u32 	[%rd3+32], %rd20;
	mov.u64 	%rd21, 335;
	st.local.u32 	[%rd3+44], %rd21;
	mov.u64 	%rd22, 305;
	st.local.u32 	[%rd3+40], %rd22;
	mov.u32 	%r21, 366;
	st.local.u32 	[%rd3+48], %r21;
	setp.eq.s16	%p1, %rs2, 0;
	add.s32 	%r22, %r5, -1;
	cvt.s64.s32	%rd4, %r22;
	@%p1 bra 	BB4_2;

	shl.b64 	%rd23, %rd4, 2;
	add.s64 	%rd24, %rd3, %rd23;
	ld.local.u32 	%r27, [%rd24];
	bra.uni 	BB4_3;

BB4_2:
	shl.b64 	%rd25, %rd4, 2;
	add.s64 	%rd26, %rd6, %rd25;
	ld.local.u32 	%r27, [%rd26];

BB4_3:
	mov.u64 	%rd29, 366;
	st.local.u32 	[%rd6+4], %rd29;
	st.local.u32 	[%rd6], %rd7;
	mov.u64 	%rd31, 1096;
	st.local.u32 	[%rd6+12], %rd31;
	mov.u64 	%rd32, 731;
	st.local.u32 	[%rd6+8], %rd32;
	mov.u64 	%rd33, 1827;
	st.local.u32 	[%rd6+20], %rd33;
	mov.u64 	%rd34, 1461;
	st.local.u32 	[%rd6+16], %rd34;
	mov.u64 	%rd35, 2557;
	st.local.u32 	[%rd6+28], %rd35;
	mov.u64 	%rd36, 2192;
	st.local.u32 	[%rd6+24], %rd36;
	mov.u64 	%rd37, 3288;
	st.local.u32 	[%rd6+36], %rd37;
	mov.u64 	%rd38, 2922;
	st.local.u32 	[%rd6+32], %rd38;
	mov.u64 	%rd39, 4018;
	st.local.u32 	[%rd6+44], %rd39;
	mov.u64 	%rd40, 3653;
	st.local.u32 	[%rd6+40], %rd40;
	mov.u64 	%rd41, 4749;
	st.local.u32 	[%rd6+52], %rd41;
	mov.u64 	%rd42, 4383;
	st.local.u32 	[%rd6+48], %rd42;
	mov.u64 	%rd43, 5479;
	st.local.u32 	[%rd6+60], %rd43;
	mov.u64 	%rd44, 5114;
	st.local.u32 	[%rd6+56], %rd44;
	mov.u64 	%rd45, 6210;
	st.local.u32 	[%rd6+68], %rd45;
	mov.u64 	%rd46, 5844;
	st.local.u32 	[%rd6+64], %rd46;
	mov.u64 	%rd47, 6940;
	st.local.u32 	[%rd6+76], %rd47;
	mov.u64 	%rd48, 6575;
	st.local.u32 	[%rd6+72], %rd48;
	mov.u64 	%rd49, 7671;
	st.local.u32 	[%rd6+84], %rd49;
	mov.u64 	%rd50, 7305;
	st.local.u32 	[%rd6+80], %rd50;
	mov.u64 	%rd51, 8401;
	st.local.u32 	[%rd6+92], %rd51;
	mov.u64 	%rd52, 8036;
	st.local.u32 	[%rd6+88], %rd52;
	mov.u64 	%rd53, 9132;
	st.local.u32 	[%rd6+100], %rd53;
	mov.u64 	%rd54, 8766;
	st.local.u32 	[%rd6+96], %rd54;
	mov.u64 	%rd55, 9862;
	st.local.u32 	[%rd6+108], %rd55;
	mov.u64 	%rd56, 9497;
	st.local.u32 	[%rd6+104], %rd56;
	mov.u64 	%rd57, 10593;
	st.local.u32 	[%rd6+116], %rd57;
	mov.u64 	%rd58, 10227;
	st.local.u32 	[%rd6+112], %rd58;
	mov.u64 	%rd59, 11323;
	st.local.u32 	[%rd6+124], %rd59;
	mov.u64 	%rd60, 10958;
	st.local.u32 	[%rd6+120], %rd60;
	mov.u64 	%rd61, 12054;
	st.local.u32 	[%rd6+132], %rd61;
	mov.u64 	%rd62, 11688;
	st.local.u32 	[%rd6+128], %rd62;
	mov.u64 	%rd63, 12784;
	st.local.u32 	[%rd6+140], %rd63;
	mov.u64 	%rd64, 12419;
	st.local.u32 	[%rd6+136], %rd64;
	mov.u64 	%rd65, 13515;
	st.local.u32 	[%rd6+148], %rd65;
	mov.u64 	%rd66, 13149;
	st.local.u32 	[%rd6+144], %rd66;
	mov.u64 	%rd67, 14245;
	st.local.u32 	[%rd6+156], %rd67;
	mov.u64 	%rd68, 13880;
	st.local.u32 	[%rd6+152], %rd68;
	mov.u64 	%rd69, 14976;
	st.local.u32 	[%rd6+164], %rd69;
	mov.u64 	%rd70, 14610;
	st.local.u32 	[%rd6+160], %rd70;
	mov.u64 	%rd71, 15706;
	st.local.u32 	[%rd6+172], %rd71;
	mov.u64 	%rd72, 15341;
	st.local.u32 	[%rd6+168], %rd72;
	mov.u64 	%rd73, 16437;
	st.local.u32 	[%rd6+180], %rd73;
	mov.u64 	%rd74, 16071;
	st.local.u32 	[%rd6+176], %rd74;
	mov.u64 	%rd75, 17167;
	st.local.u32 	[%rd6+188], %rd75;
	mov.u64 	%rd76, 16802;
	st.local.u32 	[%rd6+184], %rd76;
	mov.u64 	%rd77, 17898;
	st.local.u32 	[%rd6+196], %rd77;
	mov.u64 	%rd78, 17532;
	st.local.u32 	[%rd6+192], %rd78;
	mov.u64 	%rd79, 18628;
	st.local.u32 	[%rd6+204], %rd79;
	mov.u64 	%rd80, 18263;
	st.local.u32 	[%rd6+200], %rd80;
	mov.u64 	%rd81, 19359;
	st.local.u32 	[%rd6+212], %rd81;
	mov.u64 	%rd82, 18993;
	st.local.u32 	[%rd6+208], %rd82;
	mov.u64 	%rd83, 20089;
	st.local.u32 	[%rd6+220], %rd83;
	mov.u64 	%rd84, 19724;
	st.local.u32 	[%rd6+216], %rd84;
	mov.u64 	%rd85, 20820;
	st.local.u32 	[%rd6+228], %rd85;
	mov.u64 	%rd86, 20454;
	st.local.u32 	[%rd6+224], %rd86;
	mov.u64 	%rd87, 21550;
	st.local.u32 	[%rd6+236], %rd87;
	mov.u64 	%rd88, 21185;
	st.local.u32 	[%rd6+232], %rd88;
	mov.u64 	%rd89, 22281;
	st.local.u32 	[%rd6+244], %rd89;
	mov.u64 	%rd90, 21915;
	st.local.u32 	[%rd6+240], %rd90;
	mov.u64 	%rd91, 23011;
	st.local.u32 	[%rd6+252], %rd91;
	mov.u64 	%rd92, 22646;
	st.local.u32 	[%rd6+248], %rd92;
	mov.u64 	%rd93, 23742;
	st.local.u32 	[%rd6+260], %rd93;
	mov.u64 	%rd94, 23376;
	st.local.u32 	[%rd6+256], %rd94;
	mov.u64 	%rd95, 24472;
	st.local.u32 	[%rd6+268], %rd95;
	mov.u64 	%rd96, 24107;
	st.local.u32 	[%rd6+264], %rd96;
	mov.u64 	%rd97, 25203;
	st.local.u32 	[%rd6+276], %rd97;
	mov.u64 	%rd98, 24837;
	st.local.u32 	[%rd6+272], %rd98;
	mov.u64 	%rd99, 25933;
	st.local.u32 	[%rd6+284], %rd99;
	mov.u64 	%rd100, 25568;
	st.local.u32 	[%rd6+280], %rd100;
	mov.u64 	%rd101, 26664;
	st.local.u32 	[%rd6+292], %rd101;
	mov.u64 	%rd102, 26298;
	st.local.u32 	[%rd6+288], %rd102;
	mov.u64 	%rd103, 27394;
	st.local.u32 	[%rd6+300], %rd103;
	mov.u64 	%rd104, 27029;
	st.local.u32 	[%rd6+296], %rd104;
	mov.u64 	%rd105, 28125;
	st.local.u32 	[%rd6+308], %rd105;
	mov.u64 	%rd106, 27759;
	st.local.u32 	[%rd6+304], %rd106;
	mov.u64 	%rd107, 28855;
	st.local.u32 	[%rd6+316], %rd107;
	mov.u64 	%rd108, 28490;
	st.local.u32 	[%rd6+312], %rd108;
	mov.u64 	%rd109, 29586;
	st.local.u32 	[%rd6+324], %rd109;
	mov.u64 	%rd110, 29220;
	st.local.u32 	[%rd6+320], %rd110;
	mov.u64 	%rd111, 30316;
	st.local.u32 	[%rd6+332], %rd111;
	mov.u64 	%rd112, 29951;
	st.local.u32 	[%rd6+328], %rd112;
	mov.u64 	%rd113, 31047;
	st.local.u32 	[%rd6+340], %rd113;
	mov.u64 	%rd114, 30681;
	st.local.u32 	[%rd6+336], %rd114;
	mov.u64 	%rd115, 31777;
	st.local.u32 	[%rd6+348], %rd115;
	mov.u64 	%rd116, 31412;
	st.local.u32 	[%rd6+344], %rd116;
	mov.u64 	%rd117, 32508;
	st.local.u32 	[%rd6+356], %rd117;
	mov.u64 	%rd118, 32142;
	st.local.u32 	[%rd6+352], %rd118;
	mov.u64 	%rd119, 33238;
	st.local.u32 	[%rd6+364], %rd119;
	mov.u64 	%rd120, 32873;
	st.local.u32 	[%rd6+360], %rd120;
	mov.u64 	%rd121, 33969;
	st.local.u32 	[%rd6+372], %rd121;
	mov.u64 	%rd122, 33603;
	st.local.u32 	[%rd6+368], %rd122;
	mov.u64 	%rd123, 34699;
	st.local.u32 	[%rd6+380], %rd123;
	mov.u64 	%rd124, 34334;
	st.local.u32 	[%rd6+376], %rd124;
	mov.u64 	%rd125, 35430;
	st.local.u32 	[%rd6+388], %rd125;
	mov.u64 	%rd126, 35064;
	st.local.u32 	[%rd6+384], %rd126;
	mov.u64 	%rd127, 36160;
	st.local.u32 	[%rd6+396], %rd127;
	mov.u64 	%rd128, 35795;
	st.local.u32 	[%rd6+392], %rd128;
	mov.u64 	%rd129, 36891;
	st.local.u32 	[%rd6+404], %rd129;
	mov.u64 	%rd130, 36525;
	st.local.u32 	[%rd6+400], %rd130;
	mov.u64 	%rd131, 37621;
	st.local.u32 	[%rd6+412], %rd131;
	mov.u64 	%rd132, 37256;
	st.local.u32 	[%rd6+408], %rd132;
	mov.u64 	%rd133, 38352;
	st.local.u32 	[%rd6+420], %rd133;
	mov.u64 	%rd134, 37986;
	st.local.u32 	[%rd6+416], %rd134;
	mov.u64 	%rd135, 39082;
	st.local.u32 	[%rd6+428], %rd135;
	mov.u64 	%rd136, 38717;
	st.local.u32 	[%rd6+424], %rd136;
	mov.u64 	%rd137, 39813;
	st.local.u32 	[%rd6+436], %rd137;
	mov.u64 	%rd138, 39447;
	st.local.u32 	[%rd6+432], %rd138;
	mov.u64 	%rd139, 40543;
	st.local.u32 	[%rd6+444], %rd139;
	mov.u64 	%rd140, 40178;
	st.local.u32 	[%rd6+440], %rd140;
	mov.u64 	%rd141, 41274;
	st.local.u32 	[%rd6+452], %rd141;
	mov.u64 	%rd142, 40908;
	st.local.u32 	[%rd6+448], %rd142;
	mov.u64 	%rd143, 42004;
	st.local.u32 	[%rd6+460], %rd143;
	mov.u64 	%rd144, 41639;
	st.local.u32 	[%rd6+456], %rd144;
	mov.u64 	%rd145, 42735;
	st.local.u32 	[%rd6+468], %rd145;
	mov.u64 	%rd146, 42369;
	st.local.u32 	[%rd6+464], %rd146;
	st.local.u32 	[%rd6+476], %rd145;
	mov.u64 	%rd147, 43100;
	st.local.u32 	[%rd6+472], %rd147;
	mov.u32 	%r23, 43830;
	st.local.u32 	[%rd6+480], %r23;
	shl.b64 	%rd148, %rd1, 2;
	add.s64 	%rd149, %rd6, %rd148;
	ld.local.u32 	%r24, [%rd149];
	add.s32 	%r25, %r27, %r4;
	add.s32 	%r26, %r25, %r24;
	st.param.b32	[func_retval0+0], %r5;
	st.param.b32	[func_retval0+4], %r4;
	st.param.b32	[func_retval0+8], %r6;
	st.param.b32	[func_retval0+12], %r26;
	ret;
}

	// .globl	_Z15yearFractionGpu14repoDateStructS_i
.visible .func  (.param .b64 func_retval0) _Z15yearFractionGpu14repoDateStructS_i(
	.param .align 4 .b8 _Z15yearFractionGpu14repoDateStructS_i_param_0[16],
	.param .align 4 .b8 _Z15yearFractionGpu14repoDateStructS_i_param_1[16],
	.param .b32 _Z15yearFractionGpu14repoDateStructS_i_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<28>;
	.reg .f64 	%fd<3>;


	ld.param.u32 	%r7, [_Z15yearFractionGpu14repoDateStructS_i_param_0+12];
	ld.param.u32 	%r6, [_Z15yearFractionGpu14repoDateStructS_i_param_0+8];
	ld.param.u32 	%r5, [_Z15yearFractionGpu14repoDateStructS_i_param_0+4];
	ld.param.u32 	%r4, [_Z15yearFractionGpu14repoDateStructS_i_param_0];
	ld.param.u32 	%r11, [_Z15yearFractionGpu14repoDateStructS_i_param_1+12];
	ld.param.u32 	%r10, [_Z15yearFractionGpu14repoDateStructS_i_param_1+8];
	ld.param.u32 	%r9, [_Z15yearFractionGpu14repoDateStructS_i_param_1+4];
	ld.param.u32 	%r8, [_Z15yearFractionGpu14repoDateStructS_i_param_1];
	ld.param.u32 	%r12, [_Z15yearFractionGpu14repoDateStructS_i_param_2];
	setp.eq.s32	%p1, %r12, 0;
	@%p1 bra 	BB5_2;

	sub.s32 	%r27, %r11, %r7;
	bra.uni 	BB5_3;

BB5_2:
	setp.lt.s32	%p2, %r5, 30;
	setp.eq.s32	%p3, %r9, 31;
	and.pred  	%p4, %p3, %p2;
	selp.b32	%r13, 1, %r9, %p4;
	selp.u32	%r14, 1, 0, %p4;
	sub.s32 	%r15, %r10, %r6;
	sub.s32 	%r16, %r8, %r4;
	add.s32 	%r17, %r16, %r14;
	mul.lo.s32 	%r18, %r17, 30;
	mov.u32 	%r19, 30;
	sub.s32 	%r20, %r19, %r5;
	mov.u32 	%r21, 0;
	max.s32 	%r22, %r21, %r20;
	min.s32 	%r23, %r19, %r13;
	mad.lo.s32 	%r24, %r15, 360, %r18;
	add.s32 	%r25, %r24, %r22;
	add.s32 	%r26, %r25, %r23;
	add.s32 	%r27, %r26, -30;

BB5_3:
	cvt.rn.f64.s32	%fd1, %r27;
	div.rn.f64 	%fd2, %fd1, 0d4076800000000000;
	st.param.f64	[func_retval0+0], %fd2;
	ret;
}

	// .globl	_Z11dayCountGpu14repoDateStructS_i
.visible .func  (.param .b32 func_retval0) _Z11dayCountGpu14repoDateStructS_i(
	.param .align 4 .b8 _Z11dayCountGpu14repoDateStructS_i_param_0[16],
	.param .align 4 .b8 _Z11dayCountGpu14repoDateStructS_i_param_1[16],
	.param .b32 _Z11dayCountGpu14repoDateStructS_i_param_2
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<27>;


	ld.param.u32 	%r7, [_Z11dayCountGpu14repoDateStructS_i_param_0+12];
	ld.param.u32 	%r6, [_Z11dayCountGpu14repoDateStructS_i_param_0+8];
	ld.param.u32 	%r5, [_Z11dayCountGpu14repoDateStructS_i_param_0+4];
	ld.param.u32 	%r4, [_Z11dayCountGpu14repoDateStructS_i_param_0];
	ld.param.u32 	%r11, [_Z11dayCountGpu14repoDateStructS_i_param_1+12];
	ld.param.u32 	%r10, [_Z11dayCountGpu14repoDateStructS_i_param_1+8];
	ld.param.u32 	%r9, [_Z11dayCountGpu14repoDateStructS_i_param_1+4];
	ld.param.u32 	%r8, [_Z11dayCountGpu14repoDateStructS_i_param_1];
	ld.param.u32 	%r12, [_Z11dayCountGpu14repoDateStructS_i_param_2];
	setp.eq.s32	%p1, %r12, 0;
	@%p1 bra 	BB6_2;

	sub.s32 	%r26, %r11, %r7;
	bra.uni 	BB6_3;

BB6_2:
	setp.lt.s32	%p2, %r5, 30;
	setp.eq.s32	%p3, %r9, 31;
	and.pred  	%p4, %p3, %p2;
	selp.b32	%r13, 1, %r9, %p4;
	selp.u32	%r14, 1, 0, %p4;
	sub.s32 	%r15, %r10, %r6;
	sub.s32 	%r16, %r8, %r4;
	add.s32 	%r17, %r16, %r14;
	mov.u32 	%r18, 30;
	sub.s32 	%r19, %r18, %r5;
	mov.u32 	%r20, 0;
	max.s32 	%r21, %r20, %r19;
	min.s32 	%r22, %r18, %r13;
	mad.lo.s32 	%r23, %r15, 360, %r21;
	add.s32 	%r24, %r23, -30;
	mad.lo.s32 	%r25, %r17, 30, %r24;
	add.s32 	%r26, %r25, %r22;

BB6_3:
	st.param.b32	[func_retval0+0], %r26;
	ret;
}

	// .globl	_Z17couponNotionalGpuv
.visible .func  (.param .b64 func_retval0) _Z17couponNotionalGpuv(

)
{
	.reg .f64 	%fd<2>;


	mov.f64 	%fd1, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z15bondNotionalGpuv
.visible .func  (.param .b64 func_retval0) _Z15bondNotionalGpuv(

)
{
	.reg .f64 	%fd<2>;


	mov.f64 	%fd1, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z25fixedRateCouponNominalGpuv
.visible .func  (.param .b64 func_retval0) _Z25fixedRateCouponNominalGpuv(

)
{
	.reg .f64 	%fd<2>;


	mov.f64 	%fd1, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z19eventHasOccurredGpu14repoDateStructS_
.visible .func  (.param .b32 func_retval0) _Z19eventHasOccurredGpu14repoDateStructS_(
	.param .align 4 .b8 _Z19eventHasOccurredGpu14repoDateStructS__param_0[16],
	.param .align 4 .b8 _Z19eventHasOccurredGpu14repoDateStructS__param_1[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;


	ld.param.u32 	%r1, [_Z19eventHasOccurredGpu14repoDateStructS__param_0+12];
	ld.param.u32 	%r2, [_Z19eventHasOccurredGpu14repoDateStructS__param_1+12];
	setp.gt.s32	%p1, %r2, %r1;
	selp.u32	%r3, 1, 0, %p1;
	st.param.b32	[func_retval0+0], %r3;
	ret;
}

	// .globl	_Z22cashFlowHasOccurredGpu14repoDateStructS_
.visible .func  (.param .b32 func_retval0) _Z22cashFlowHasOccurredGpu14repoDateStructS_(
	.param .align 4 .b8 _Z22cashFlowHasOccurredGpu14repoDateStructS__param_0[16],
	.param .align 4 .b8 _Z22cashFlowHasOccurredGpu14repoDateStructS__param_1[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;


	ld.param.u32 	%r1, [_Z22cashFlowHasOccurredGpu14repoDateStructS__param_0+12];
	ld.param.u32 	%r2, [_Z22cashFlowHasOccurredGpu14repoDateStructS__param_1+12];
	setp.gt.s32	%p1, %r2, %r1;
	selp.u32	%r3, 1, 0, %p1;
	st.param.b32	[func_retval0+0], %r3;
	ret;
}

	// .globl	_Z14advanceDateGpu14repoDateStructi
.visible .func  (.param .align 4 .b8 func_retval0[16]) _Z14advanceDateGpu14repoDateStructi(
	.param .align 4 .b8 _Z14advanceDateGpu14repoDateStructi_param_0[16],
	.param .b32 _Z14advanceDateGpu14repoDateStructi_param_1
)
{
	.local .align 4 .b8 	__local_depot12[536];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<7>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<55>;
	.reg .b64 	%rd<166>;


	mov.u64 	%rd165, __local_depot12;
	cvta.local.u64 	%SP, %rd165;
	ld.param.u32 	%r51, [_Z14advanceDateGpu14repoDateStructi_param_0+8];
	ld.param.u32 	%r23, [_Z14advanceDateGpu14repoDateStructi_param_0+4];
	ld.param.u32 	%r22, [_Z14advanceDateGpu14repoDateStructi_param_0];
	ld.param.u32 	%r26, [_Z14advanceDateGpu14repoDateStructi_param_1];
	add.s32 	%r52, %r22, %r26;
	setp.lt.s32	%p1, %r52, 13;
	@%p1 bra 	BB12_2;

BB12_1:
	add.s32 	%r51, %r51, 1;
	add.s32 	%r52, %r52, -12;
	setp.gt.s32	%p2, %r52, 12;
	@%p2 bra 	BB12_1;

BB12_2:
	setp.gt.s32	%p3, %r52, 0;
	@%p3 bra 	BB12_4;

BB12_3:
	add.s32 	%r51, %r51, -1;
	add.s32 	%r52, %r52, 12;
	setp.lt.s32	%p4, %r52, 1;
	@%p4 bra 	BB12_3;

BB12_4:
	add.u64 	%rd7, %SP, 52;
	cvta.to.local.u64 	%rd8, %rd7;
	mov.u64 	%rd9, 0;
	st.local.u8 	[%rd8+7], %rd9;
	st.local.u8 	[%rd8+6], %rd9;
	st.local.u8 	[%rd8+5], %rd9;
	mov.u64 	%rd10, 1;
	st.local.u8 	[%rd8+4], %rd10;
	st.local.u8 	[%rd8+3], %rd9;
	st.local.u8 	[%rd8+2], %rd9;
	st.local.u8 	[%rd8+1], %rd9;
	st.local.u8 	[%rd8], %rd10;
	st.local.u8 	[%rd8+15], %rd9;
	st.local.u8 	[%rd8+14], %rd9;
	st.local.u8 	[%rd8+13], %rd9;
	st.local.u8 	[%rd8+12], %rd10;
	st.local.u8 	[%rd8+11], %rd9;
	st.local.u8 	[%rd8+10], %rd9;
	st.local.u8 	[%rd8+9], %rd9;
	st.local.u8 	[%rd8+8], %rd10;
	st.local.u8 	[%rd8+23], %rd9;
	st.local.u8 	[%rd8+22], %rd9;
	st.local.u8 	[%rd8+21], %rd9;
	st.local.u8 	[%rd8+20], %rd10;
	st.local.u8 	[%rd8+19], %rd9;
	st.local.u8 	[%rd8+18], %rd9;
	st.local.u8 	[%rd8+17], %rd9;
	st.local.u8 	[%rd8+16], %rd10;
	st.local.u8 	[%rd8+31], %rd9;
	st.local.u8 	[%rd8+30], %rd9;
	st.local.u8 	[%rd8+29], %rd9;
	st.local.u8 	[%rd8+28], %rd10;
	st.local.u8 	[%rd8+27], %rd9;
	st.local.u8 	[%rd8+26], %rd9;
	st.local.u8 	[%rd8+25], %rd9;
	st.local.u8 	[%rd8+24], %rd10;
	st.local.u8 	[%rd8+39], %rd9;
	st.local.u8 	[%rd8+38], %rd9;
	st.local.u8 	[%rd8+37], %rd9;
	st.local.u8 	[%rd8+36], %rd10;
	st.local.u8 	[%rd8+35], %rd9;
	st.local.u8 	[%rd8+34], %rd9;
	st.local.u8 	[%rd8+33], %rd9;
	st.local.u8 	[%rd8+32], %rd10;
	st.local.u8 	[%rd8+47], %rd9;
	st.local.u8 	[%rd8+46], %rd9;
	st.local.u8 	[%rd8+45], %rd9;
	st.local.u8 	[%rd8+44], %rd10;
	st.local.u8 	[%rd8+43], %rd9;
	st.local.u8 	[%rd8+42], %rd9;
	st.local.u8 	[%rd8+41], %rd9;
	st.local.u8 	[%rd8+40], %rd10;
	st.local.u8 	[%rd8+55], %rd9;
	st.local.u8 	[%rd8+54], %rd9;
	st.local.u8 	[%rd8+53], %rd9;
	st.local.u8 	[%rd8+52], %rd10;
	st.local.u8 	[%rd8+51], %rd9;
	st.local.u8 	[%rd8+50], %rd9;
	st.local.u8 	[%rd8+49], %rd9;
	st.local.u8 	[%rd8+48], %rd10;
	st.local.u8 	[%rd8+63], %rd9;
	st.local.u8 	[%rd8+62], %rd9;
	st.local.u8 	[%rd8+61], %rd9;
	st.local.u8 	[%rd8+60], %rd10;
	st.local.u8 	[%rd8+59], %rd9;
	st.local.u8 	[%rd8+58], %rd9;
	st.local.u8 	[%rd8+57], %rd9;
	st.local.u8 	[%rd8+56], %rd10;
	st.local.u8 	[%rd8+71], %rd9;
	st.local.u8 	[%rd8+70], %rd9;
	st.local.u8 	[%rd8+69], %rd9;
	st.local.u8 	[%rd8+68], %rd10;
	st.local.u8 	[%rd8+67], %rd9;
	st.local.u8 	[%rd8+66], %rd9;
	st.local.u8 	[%rd8+65], %rd9;
	st.local.u8 	[%rd8+64], %rd10;
	st.local.u8 	[%rd8+79], %rd9;
	st.local.u8 	[%rd8+78], %rd9;
	st.local.u8 	[%rd8+77], %rd9;
	st.local.u8 	[%rd8+76], %rd10;
	st.local.u8 	[%rd8+75], %rd9;
	st.local.u8 	[%rd8+74], %rd9;
	st.local.u8 	[%rd8+73], %rd9;
	st.local.u8 	[%rd8+72], %rd10;
	st.local.u8 	[%rd8+87], %rd9;
	st.local.u8 	[%rd8+86], %rd9;
	st.local.u8 	[%rd8+85], %rd9;
	st.local.u8 	[%rd8+84], %rd10;
	st.local.u8 	[%rd8+83], %rd9;
	st.local.u8 	[%rd8+82], %rd9;
	st.local.u8 	[%rd8+81], %rd9;
	st.local.u8 	[%rd8+80], %rd10;
	st.local.u8 	[%rd8+95], %rd9;
	st.local.u8 	[%rd8+94], %rd9;
	st.local.u8 	[%rd8+93], %rd9;
	st.local.u8 	[%rd8+92], %rd10;
	st.local.u8 	[%rd8+91], %rd9;
	st.local.u8 	[%rd8+90], %rd9;
	st.local.u8 	[%rd8+89], %rd9;
	st.local.u8 	[%rd8+88], %rd10;
	st.local.u8 	[%rd8+103], %rd9;
	st.local.u8 	[%rd8+102], %rd9;
	st.local.u8 	[%rd8+101], %rd9;
	st.local.u8 	[%rd8+100], %rd10;
	st.local.u8 	[%rd8+99], %rd9;
	st.local.u8 	[%rd8+98], %rd9;
	st.local.u8 	[%rd8+97], %rd9;
	st.local.u8 	[%rd8+96], %rd10;
	st.local.u8 	[%rd8+111], %rd9;
	st.local.u8 	[%rd8+110], %rd9;
	st.local.u8 	[%rd8+109], %rd9;
	st.local.u8 	[%rd8+108], %rd10;
	st.local.u8 	[%rd8+107], %rd9;
	st.local.u8 	[%rd8+106], %rd9;
	st.local.u8 	[%rd8+105], %rd9;
	st.local.u8 	[%rd8+104], %rd10;
	st.local.u8 	[%rd8+119], %rd9;
	st.local.u8 	[%rd8+118], %rd9;
	st.local.u8 	[%rd8+117], %rd9;
	st.local.u8 	[%rd8+116], %rd10;
	st.local.u8 	[%rd8+115], %rd9;
	st.local.u8 	[%rd8+114], %rd9;
	st.local.u8 	[%rd8+113], %rd9;
	st.local.u8 	[%rd8+112], %rd10;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd8+120], %rs1;
	add.s32 	%r27, %r51, -1900;
	cvt.s64.s32	%rd11, %r27;
	add.s64 	%rd1, %rd8, %rd11;
	ld.local.u8 	%rs2, [%rd1];
	mov.u32 	%r28, 31;
	st.local.u32 	[%rd8], %r28;
	mov.u32 	%r29, 28;
	st.local.u32 	[%rd8+4], %r29;
	st.local.u32 	[%rd8+8], %r28;
	mov.u32 	%r30, 30;
	st.local.u32 	[%rd8+12], %r30;
	st.local.u32 	[%rd8+16], %r28;
	st.local.u32 	[%rd8+20], %r30;
	st.local.u32 	[%rd8+24], %r28;
	st.local.u32 	[%rd8+28], %r28;
	st.local.u32 	[%rd8+32], %r30;
	st.local.u32 	[%rd8+36], %r28;
	st.local.u32 	[%rd8+40], %r30;
	st.local.u32 	[%rd8+44], %r28;
	add.u64 	%rd13, %SP, 0;
	cvta.to.local.u64 	%rd3, %rd13;
	mov.u64 	%rd14, 29;
	st.local.u32 	[%rd3+4], %rd14;
	mov.u64 	%rd15, 31;
	st.local.u32 	[%rd3], %rd15;
	mov.u64 	%rd16, 30;
	st.local.u32 	[%rd3+12], %rd16;
	st.local.u32 	[%rd3+8], %rd15;
	st.local.u32 	[%rd3+20], %rd16;
	st.local.u32 	[%rd3+16], %rd15;
	st.local.u32 	[%rd3+28], %rd15;
	st.local.u32 	[%rd3+24], %rd15;
	st.local.u32 	[%rd3+36], %rd15;
	st.local.u32 	[%rd3+32], %rd16;
	st.local.u32 	[%rd3+44], %rd15;
	st.local.u32 	[%rd3+40], %rd16;
	setp.eq.s16	%p5, %rs2, 0;
	add.s32 	%r31, %r52, -1;
	cvt.s64.s32	%rd4, %r31;
	@%p5 bra 	BB12_6;

	shl.b64 	%rd17, %rd4, 2;
	add.s64 	%rd18, %rd3, %rd17;
	ld.local.u32 	%r53, [%rd18];
	bra.uni 	BB12_7;

BB12_6:
	shl.b64 	%rd19, %rd4, 2;
	add.s64 	%rd20, %rd8, %rd19;
	ld.local.u32 	%r53, [%rd20];

BB12_7:
	min.s32 	%r18, %r53, %r23;
	st.local.u8 	[%rd8+7], %rd9;
	st.local.u8 	[%rd8+6], %rd9;
	st.local.u8 	[%rd8+5], %rd9;
	st.local.u8 	[%rd8+4], %rd10;
	st.local.u8 	[%rd8+3], %rd9;
	st.local.u8 	[%rd8+2], %rd9;
	st.local.u8 	[%rd8+1], %rd9;
	st.local.u8 	[%rd8], %rd10;
	st.local.u8 	[%rd8+15], %rd9;
	st.local.u8 	[%rd8+14], %rd9;
	st.local.u8 	[%rd8+13], %rd9;
	st.local.u8 	[%rd8+12], %rd10;
	st.local.u8 	[%rd8+11], %rd9;
	st.local.u8 	[%rd8+10], %rd9;
	st.local.u8 	[%rd8+9], %rd9;
	st.local.u8 	[%rd8+8], %rd10;
	st.local.u8 	[%rd8+23], %rd9;
	st.local.u8 	[%rd8+22], %rd9;
	st.local.u8 	[%rd8+21], %rd9;
	st.local.u8 	[%rd8+20], %rd10;
	st.local.u8 	[%rd8+19], %rd9;
	st.local.u8 	[%rd8+18], %rd9;
	st.local.u8 	[%rd8+17], %rd9;
	st.local.u8 	[%rd8+16], %rd10;
	st.local.u8 	[%rd8+31], %rd9;
	st.local.u8 	[%rd8+30], %rd9;
	st.local.u8 	[%rd8+29], %rd9;
	st.local.u8 	[%rd8+28], %rd10;
	st.local.u8 	[%rd8+27], %rd9;
	st.local.u8 	[%rd8+26], %rd9;
	st.local.u8 	[%rd8+25], %rd9;
	st.local.u8 	[%rd8+24], %rd10;
	st.local.u8 	[%rd8+39], %rd9;
	st.local.u8 	[%rd8+38], %rd9;
	st.local.u8 	[%rd8+37], %rd9;
	st.local.u8 	[%rd8+36], %rd10;
	st.local.u8 	[%rd8+35], %rd9;
	st.local.u8 	[%rd8+34], %rd9;
	st.local.u8 	[%rd8+33], %rd9;
	st.local.u8 	[%rd8+32], %rd10;
	st.local.u8 	[%rd8+47], %rd9;
	st.local.u8 	[%rd8+46], %rd9;
	st.local.u8 	[%rd8+45], %rd9;
	st.local.u8 	[%rd8+44], %rd10;
	st.local.u8 	[%rd8+43], %rd9;
	st.local.u8 	[%rd8+42], %rd9;
	st.local.u8 	[%rd8+41], %rd9;
	st.local.u8 	[%rd8+40], %rd10;
	st.local.u8 	[%rd8+55], %rd9;
	st.local.u8 	[%rd8+54], %rd9;
	st.local.u8 	[%rd8+53], %rd9;
	st.local.u8 	[%rd8+52], %rd10;
	st.local.u8 	[%rd8+51], %rd9;
	st.local.u8 	[%rd8+50], %rd9;
	st.local.u8 	[%rd8+49], %rd9;
	st.local.u8 	[%rd8+48], %rd10;
	st.local.u8 	[%rd8+63], %rd9;
	st.local.u8 	[%rd8+62], %rd9;
	st.local.u8 	[%rd8+61], %rd9;
	st.local.u8 	[%rd8+60], %rd10;
	st.local.u8 	[%rd8+59], %rd9;
	st.local.u8 	[%rd8+58], %rd9;
	st.local.u8 	[%rd8+57], %rd9;
	st.local.u8 	[%rd8+56], %rd10;
	st.local.u8 	[%rd8+71], %rd9;
	st.local.u8 	[%rd8+70], %rd9;
	st.local.u8 	[%rd8+69], %rd9;
	st.local.u8 	[%rd8+68], %rd10;
	st.local.u8 	[%rd8+67], %rd9;
	st.local.u8 	[%rd8+66], %rd9;
	st.local.u8 	[%rd8+65], %rd9;
	st.local.u8 	[%rd8+64], %rd10;
	st.local.u8 	[%rd8+79], %rd9;
	st.local.u8 	[%rd8+78], %rd9;
	st.local.u8 	[%rd8+77], %rd9;
	st.local.u8 	[%rd8+76], %rd10;
	st.local.u8 	[%rd8+75], %rd9;
	st.local.u8 	[%rd8+74], %rd9;
	st.local.u8 	[%rd8+73], %rd9;
	st.local.u8 	[%rd8+72], %rd10;
	st.local.u8 	[%rd8+87], %rd9;
	st.local.u8 	[%rd8+86], %rd9;
	st.local.u8 	[%rd8+85], %rd9;
	st.local.u8 	[%rd8+84], %rd10;
	st.local.u8 	[%rd8+83], %rd9;
	st.local.u8 	[%rd8+82], %rd9;
	st.local.u8 	[%rd8+81], %rd9;
	st.local.u8 	[%rd8+80], %rd10;
	st.local.u8 	[%rd8+95], %rd9;
	st.local.u8 	[%rd8+94], %rd9;
	st.local.u8 	[%rd8+93], %rd9;
	st.local.u8 	[%rd8+92], %rd10;
	st.local.u8 	[%rd8+91], %rd9;
	st.local.u8 	[%rd8+90], %rd9;
	st.local.u8 	[%rd8+89], %rd9;
	st.local.u8 	[%rd8+88], %rd10;
	st.local.u8 	[%rd8+103], %rd9;
	st.local.u8 	[%rd8+102], %rd9;
	st.local.u8 	[%rd8+101], %rd9;
	st.local.u8 	[%rd8+100], %rd10;
	st.local.u8 	[%rd8+99], %rd9;
	st.local.u8 	[%rd8+98], %rd9;
	st.local.u8 	[%rd8+97], %rd9;
	st.local.u8 	[%rd8+96], %rd10;
	st.local.u8 	[%rd8+111], %rd9;
	st.local.u8 	[%rd8+110], %rd9;
	st.local.u8 	[%rd8+109], %rd9;
	st.local.u8 	[%rd8+108], %rd10;
	st.local.u8 	[%rd8+107], %rd9;
	st.local.u8 	[%rd8+106], %rd9;
	st.local.u8 	[%rd8+105], %rd9;
	st.local.u8 	[%rd8+104], %rd10;
	st.local.u8 	[%rd8+119], %rd9;
	st.local.u8 	[%rd8+118], %rd9;
	st.local.u8 	[%rd8+117], %rd9;
	st.local.u8 	[%rd8+116], %rd10;
	st.local.u8 	[%rd8+115], %rd9;
	st.local.u8 	[%rd8+114], %rd9;
	st.local.u8 	[%rd8+113], %rd9;
	st.local.u8 	[%rd8+112], %rd10;
	st.local.u8 	[%rd8+120], %rs1;
	ld.local.u8 	%rs4, [%rd1];
	mov.u32 	%r32, 0;
	st.local.u32 	[%rd3], %r32;
	st.local.u32 	[%rd3+4], %r28;
	mov.u32 	%r34, 59;
	st.local.u32 	[%rd3+8], %r34;
	mov.u32 	%r35, 90;
	st.local.u32 	[%rd3+12], %r35;
	mov.u32 	%r36, 120;
	st.local.u32 	[%rd3+16], %r36;
	mov.u32 	%r37, 151;
	st.local.u32 	[%rd3+20], %r37;
	mov.u32 	%r38, 181;
	st.local.u32 	[%rd3+24], %r38;
	mov.u32 	%r39, 212;
	st.local.u32 	[%rd3+28], %r39;
	mov.u32 	%r40, 243;
	st.local.u32 	[%rd3+32], %r40;
	mov.u32 	%r41, 273;
	st.local.u32 	[%rd3+36], %r41;
	mov.u32 	%r42, 304;
	st.local.u32 	[%rd3+40], %r42;
	mov.u32 	%r43, 334;
	st.local.u32 	[%rd3+44], %r43;
	mov.u32 	%r44, 365;
	st.local.u32 	[%rd3+48], %r44;
	st.local.u32 	[%rd8+4], %rd15;
	st.local.u32 	[%rd8], %rd9;
	mov.u64 	%rd28, 91;
	st.local.u32 	[%rd8+12], %rd28;
	mov.u64 	%rd29, 60;
	st.local.u32 	[%rd8+8], %rd29;
	mov.u64 	%rd30, 152;
	st.local.u32 	[%rd8+20], %rd30;
	mov.u64 	%rd31, 121;
	st.local.u32 	[%rd8+16], %rd31;
	mov.u64 	%rd32, 213;
	st.local.u32 	[%rd8+28], %rd32;
	mov.u64 	%rd33, 182;
	st.local.u32 	[%rd8+24], %rd33;
	mov.u64 	%rd34, 274;
	st.local.u32 	[%rd8+36], %rd34;
	mov.u64 	%rd35, 244;
	st.local.u32 	[%rd8+32], %rd35;
	mov.u64 	%rd36, 335;
	st.local.u32 	[%rd8+44], %rd36;
	mov.u64 	%rd37, 305;
	st.local.u32 	[%rd8+40], %rd37;
	mov.u32 	%r45, 366;
	st.local.u32 	[%rd8+48], %r45;
	setp.eq.s16	%p6, %rs4, 0;
	@%p6 bra 	BB12_9;

	shl.b64 	%rd38, %rd4, 2;
	add.s64 	%rd39, %rd8, %rd38;
	ld.local.u32 	%r54, [%rd39];
	bra.uni 	BB12_10;

BB12_9:
	shl.b64 	%rd40, %rd4, 2;
	add.s64 	%rd41, %rd3, %rd40;
	ld.local.u32 	%r54, [%rd41];

BB12_10:
	mov.u64 	%rd44, 366;
	st.local.u32 	[%rd8+4], %rd44;
	st.local.u32 	[%rd8], %rd9;
	mov.u64 	%rd46, 1096;
	st.local.u32 	[%rd8+12], %rd46;
	mov.u64 	%rd47, 731;
	st.local.u32 	[%rd8+8], %rd47;
	mov.u64 	%rd48, 1827;
	st.local.u32 	[%rd8+20], %rd48;
	mov.u64 	%rd49, 1461;
	st.local.u32 	[%rd8+16], %rd49;
	mov.u64 	%rd50, 2557;
	st.local.u32 	[%rd8+28], %rd50;
	mov.u64 	%rd51, 2192;
	st.local.u32 	[%rd8+24], %rd51;
	mov.u64 	%rd52, 3288;
	st.local.u32 	[%rd8+36], %rd52;
	mov.u64 	%rd53, 2922;
	st.local.u32 	[%rd8+32], %rd53;
	mov.u64 	%rd54, 4018;
	st.local.u32 	[%rd8+44], %rd54;
	mov.u64 	%rd55, 3653;
	st.local.u32 	[%rd8+40], %rd55;
	mov.u64 	%rd56, 4749;
	st.local.u32 	[%rd8+52], %rd56;
	mov.u64 	%rd57, 4383;
	st.local.u32 	[%rd8+48], %rd57;
	mov.u64 	%rd58, 5479;
	st.local.u32 	[%rd8+60], %rd58;
	mov.u64 	%rd59, 5114;
	st.local.u32 	[%rd8+56], %rd59;
	mov.u64 	%rd60, 6210;
	st.local.u32 	[%rd8+68], %rd60;
	mov.u64 	%rd61, 5844;
	st.local.u32 	[%rd8+64], %rd61;
	mov.u64 	%rd62, 6940;
	st.local.u32 	[%rd8+76], %rd62;
	mov.u64 	%rd63, 6575;
	st.local.u32 	[%rd8+72], %rd63;
	mov.u64 	%rd64, 7671;
	st.local.u32 	[%rd8+84], %rd64;
	mov.u64 	%rd65, 7305;
	st.local.u32 	[%rd8+80], %rd65;
	mov.u64 	%rd66, 8401;
	st.local.u32 	[%rd8+92], %rd66;
	mov.u64 	%rd67, 8036;
	st.local.u32 	[%rd8+88], %rd67;
	mov.u64 	%rd68, 9132;
	st.local.u32 	[%rd8+100], %rd68;
	mov.u64 	%rd69, 8766;
	st.local.u32 	[%rd8+96], %rd69;
	mov.u64 	%rd70, 9862;
	st.local.u32 	[%rd8+108], %rd70;
	mov.u64 	%rd71, 9497;
	st.local.u32 	[%rd8+104], %rd71;
	mov.u64 	%rd72, 10593;
	st.local.u32 	[%rd8+116], %rd72;
	mov.u64 	%rd73, 10227;
	st.local.u32 	[%rd8+112], %rd73;
	mov.u64 	%rd74, 11323;
	st.local.u32 	[%rd8+124], %rd74;
	mov.u64 	%rd75, 10958;
	st.local.u32 	[%rd8+120], %rd75;
	mov.u64 	%rd76, 12054;
	st.local.u32 	[%rd8+132], %rd76;
	mov.u64 	%rd77, 11688;
	st.local.u32 	[%rd8+128], %rd77;
	mov.u64 	%rd78, 12784;
	st.local.u32 	[%rd8+140], %rd78;
	mov.u64 	%rd79, 12419;
	st.local.u32 	[%rd8+136], %rd79;
	mov.u64 	%rd80, 13515;
	st.local.u32 	[%rd8+148], %rd80;
	mov.u64 	%rd81, 13149;
	st.local.u32 	[%rd8+144], %rd81;
	mov.u64 	%rd82, 14245;
	st.local.u32 	[%rd8+156], %rd82;
	mov.u64 	%rd83, 13880;
	st.local.u32 	[%rd8+152], %rd83;
	mov.u64 	%rd84, 14976;
	st.local.u32 	[%rd8+164], %rd84;
	mov.u64 	%rd85, 14610;
	st.local.u32 	[%rd8+160], %rd85;
	mov.u64 	%rd86, 15706;
	st.local.u32 	[%rd8+172], %rd86;
	mov.u64 	%rd87, 15341;
	st.local.u32 	[%rd8+168], %rd87;
	mov.u64 	%rd88, 16437;
	st.local.u32 	[%rd8+180], %rd88;
	mov.u64 	%rd89, 16071;
	st.local.u32 	[%rd8+176], %rd89;
	mov.u64 	%rd90, 17167;
	st.local.u32 	[%rd8+188], %rd90;
	mov.u64 	%rd91, 16802;
	st.local.u32 	[%rd8+184], %rd91;
	mov.u64 	%rd92, 17898;
	st.local.u32 	[%rd8+196], %rd92;
	mov.u64 	%rd93, 17532;
	st.local.u32 	[%rd8+192], %rd93;
	mov.u64 	%rd94, 18628;
	st.local.u32 	[%rd8+204], %rd94;
	mov.u64 	%rd95, 18263;
	st.local.u32 	[%rd8+200], %rd95;
	mov.u64 	%rd96, 19359;
	st.local.u32 	[%rd8+212], %rd96;
	mov.u64 	%rd97, 18993;
	st.local.u32 	[%rd8+208], %rd97;
	mov.u64 	%rd98, 20089;
	st.local.u32 	[%rd8+220], %rd98;
	mov.u64 	%rd99, 19724;
	st.local.u32 	[%rd8+216], %rd99;
	mov.u64 	%rd100, 20820;
	st.local.u32 	[%rd8+228], %rd100;
	mov.u64 	%rd101, 20454;
	st.local.u32 	[%rd8+224], %rd101;
	mov.u64 	%rd102, 21550;
	st.local.u32 	[%rd8+236], %rd102;
	mov.u64 	%rd103, 21185;
	st.local.u32 	[%rd8+232], %rd103;
	mov.u64 	%rd104, 22281;
	st.local.u32 	[%rd8+244], %rd104;
	mov.u64 	%rd105, 21915;
	st.local.u32 	[%rd8+240], %rd105;
	mov.u64 	%rd106, 23011;
	st.local.u32 	[%rd8+252], %rd106;
	mov.u64 	%rd107, 22646;
	st.local.u32 	[%rd8+248], %rd107;
	mov.u64 	%rd108, 23742;
	st.local.u32 	[%rd8+260], %rd108;
	mov.u64 	%rd109, 23376;
	st.local.u32 	[%rd8+256], %rd109;
	mov.u64 	%rd110, 24472;
	st.local.u32 	[%rd8+268], %rd110;
	mov.u64 	%rd111, 24107;
	st.local.u32 	[%rd8+264], %rd111;
	mov.u64 	%rd112, 25203;
	st.local.u32 	[%rd8+276], %rd112;
	mov.u64 	%rd113, 24837;
	st.local.u32 	[%rd8+272], %rd113;
	mov.u64 	%rd114, 25933;
	st.local.u32 	[%rd8+284], %rd114;
	mov.u64 	%rd115, 25568;
	st.local.u32 	[%rd8+280], %rd115;
	mov.u64 	%rd116, 26664;
	st.local.u32 	[%rd8+292], %rd116;
	mov.u64 	%rd117, 26298;
	st.local.u32 	[%rd8+288], %rd117;
	mov.u64 	%rd118, 27394;
	st.local.u32 	[%rd8+300], %rd118;
	mov.u64 	%rd119, 27029;
	st.local.u32 	[%rd8+296], %rd119;
	mov.u64 	%rd120, 28125;
	st.local.u32 	[%rd8+308], %rd120;
	mov.u64 	%rd121, 27759;
	st.local.u32 	[%rd8+304], %rd121;
	mov.u64 	%rd122, 28855;
	st.local.u32 	[%rd8+316], %rd122;
	mov.u64 	%rd123, 28490;
	st.local.u32 	[%rd8+312], %rd123;
	mov.u64 	%rd124, 29586;
	st.local.u32 	[%rd8+324], %rd124;
	mov.u64 	%rd125, 29220;
	st.local.u32 	[%rd8+320], %rd125;
	mov.u64 	%rd126, 30316;
	st.local.u32 	[%rd8+332], %rd126;
	mov.u64 	%rd127, 29951;
	st.local.u32 	[%rd8+328], %rd127;
	mov.u64 	%rd128, 31047;
	st.local.u32 	[%rd8+340], %rd128;
	mov.u64 	%rd129, 30681;
	st.local.u32 	[%rd8+336], %rd129;
	mov.u64 	%rd130, 31777;
	st.local.u32 	[%rd8+348], %rd130;
	mov.u64 	%rd131, 31412;
	st.local.u32 	[%rd8+344], %rd131;
	mov.u64 	%rd132, 32508;
	st.local.u32 	[%rd8+356], %rd132;
	mov.u64 	%rd133, 32142;
	st.local.u32 	[%rd8+352], %rd133;
	mov.u64 	%rd134, 33238;
	st.local.u32 	[%rd8+364], %rd134;
	mov.u64 	%rd135, 32873;
	st.local.u32 	[%rd8+360], %rd135;
	mov.u64 	%rd136, 33969;
	st.local.u32 	[%rd8+372], %rd136;
	mov.u64 	%rd137, 33603;
	st.local.u32 	[%rd8+368], %rd137;
	mov.u64 	%rd138, 34699;
	st.local.u32 	[%rd8+380], %rd138;
	mov.u64 	%rd139, 34334;
	st.local.u32 	[%rd8+376], %rd139;
	mov.u64 	%rd140, 35430;
	st.local.u32 	[%rd8+388], %rd140;
	mov.u64 	%rd141, 35064;
	st.local.u32 	[%rd8+384], %rd141;
	mov.u64 	%rd142, 36160;
	st.local.u32 	[%rd8+396], %rd142;
	mov.u64 	%rd143, 35795;
	st.local.u32 	[%rd8+392], %rd143;
	mov.u64 	%rd144, 36891;
	st.local.u32 	[%rd8+404], %rd144;
	mov.u64 	%rd145, 36525;
	st.local.u32 	[%rd8+400], %rd145;
	mov.u64 	%rd146, 37621;
	st.local.u32 	[%rd8+412], %rd146;
	mov.u64 	%rd147, 37256;
	st.local.u32 	[%rd8+408], %rd147;
	mov.u64 	%rd148, 38352;
	st.local.u32 	[%rd8+420], %rd148;
	mov.u64 	%rd149, 37986;
	st.local.u32 	[%rd8+416], %rd149;
	mov.u64 	%rd150, 39082;
	st.local.u32 	[%rd8+428], %rd150;
	mov.u64 	%rd151, 38717;
	st.local.u32 	[%rd8+424], %rd151;
	mov.u64 	%rd152, 39813;
	st.local.u32 	[%rd8+436], %rd152;
	mov.u64 	%rd153, 39447;
	st.local.u32 	[%rd8+432], %rd153;
	mov.u64 	%rd154, 40543;
	st.local.u32 	[%rd8+444], %rd154;
	mov.u64 	%rd155, 40178;
	st.local.u32 	[%rd8+440], %rd155;
	mov.u64 	%rd156, 41274;
	st.local.u32 	[%rd8+452], %rd156;
	mov.u64 	%rd157, 40908;
	st.local.u32 	[%rd8+448], %rd157;
	mov.u64 	%rd158, 42004;
	st.local.u32 	[%rd8+460], %rd158;
	mov.u64 	%rd159, 41639;
	st.local.u32 	[%rd8+456], %rd159;
	mov.u64 	%rd160, 42735;
	st.local.u32 	[%rd8+468], %rd160;
	mov.u64 	%rd161, 42369;
	st.local.u32 	[%rd8+464], %rd161;
	st.local.u32 	[%rd8+476], %rd160;
	mov.u64 	%rd162, 43100;
	st.local.u32 	[%rd8+472], %rd162;
	mov.u32 	%r46, 43830;
	st.local.u32 	[%rd8+480], %r46;
	mul.wide.s32 	%rd163, %r27, 4;
	add.s64 	%rd164, %rd8, %rd163;
	ld.local.u32 	%r48, [%rd164];
	add.s32 	%r49, %r54, %r18;
	add.s32 	%r50, %r49, %r48;
	st.param.b32	[func_retval0+0], %r52;
	st.param.b32	[func_retval0+4], %r18;
	st.param.b32	[func_retval0+8], %r51;
	st.param.b32	[func_retval0+12], %r50;
	ret;
}

	// .globl	_Z18getNumCashFlowsGpu12inArgsStructi
.visible .func  (.param .b32 func_retval0) _Z18getNumCashFlowsGpu12inArgsStructi(
	.param .align 8 .b8 _Z18getNumCashFlowsGpu12inArgsStructi_param_0[72],
	.param .b32 _Z18getNumCashFlowsGpu12inArgsStructi_param_1
)
{
	.local .align 4 .b8 	__local_depot13[536];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<71>;
	.reg .b64 	%rd<188>;


	mov.u64 	%rd187, __local_depot13;
	cvta.local.u64 	%SP, %rd187;
	ld.param.u64 	%rd9, [_Z18getNumCashFlowsGpu12inArgsStructi_param_0+56];
	ld.param.u32 	%r35, [_Z18getNumCashFlowsGpu12inArgsStructi_param_1];
	mul.wide.s32 	%rd11, %r35, 36;
	add.s64 	%rd12, %rd9, %rd11;
	ld.u32 	%r37, [%rd12+12];
	ld.u32 	%r3, [%rd12+24];
	ld.u32 	%r2, [%rd12+20];
	ld.u32 	%r1, [%rd12+16];
	ld.u32 	%r4, [%rd12+28];
	mov.u32 	%r70, 1;
	setp.le.s32	%p1, %r4, %r37;
	@%p1 bra 	BB13_13;

	mov.u32 	%r67, %r3;
	mov.u32 	%r66, %r2;
	mov.u32 	%r70, 1;
	mov.u32 	%r65, %r1;

BB13_2:
	add.s32 	%r65, %r65, -6;
	setp.lt.s32	%p2, %r65, 13;
	@%p2 bra 	BB13_4;

BB13_3:
	add.s32 	%r67, %r67, 1;
	add.s32 	%r65, %r65, -12;
	setp.gt.s32	%p3, %r65, 12;
	@%p3 bra 	BB13_3;

BB13_4:
	setp.gt.s32	%p4, %r65, 0;
	@%p4 bra 	BB13_6;

BB13_5:
	add.s32 	%r67, %r67, -1;
	add.s32 	%r65, %r65, 12;
	setp.lt.s32	%p5, %r65, 1;
	@%p5 bra 	BB13_5;

BB13_6:
	add.u64 	%rd13, %SP, 52;
	cvta.to.local.u64 	%rd14, %rd13;
	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mov.u64 	%rd19, 0;
	st.local.u8 	[%rd14+7], %rd19;
	st.local.u8 	[%rd14+6], %rd19;
	st.local.u8 	[%rd14+5], %rd19;
	mov.u64 	%rd20, 1;
	st.local.u8 	[%rd14+4], %rd20;
	st.local.u8 	[%rd14+3], %rd19;
	st.local.u8 	[%rd14+2], %rd19;
	st.local.u8 	[%rd14+1], %rd19;
	st.local.u8 	[%rd14], %rd20;
	st.local.u8 	[%rd14+15], %rd19;
	st.local.u8 	[%rd14+14], %rd19;
	st.local.u8 	[%rd14+13], %rd19;
	st.local.u8 	[%rd14+12], %rd20;
	st.local.u8 	[%rd14+11], %rd19;
	st.local.u8 	[%rd14+10], %rd19;
	st.local.u8 	[%rd14+9], %rd19;
	st.local.u8 	[%rd14+8], %rd20;
	st.local.u8 	[%rd14+23], %rd19;
	st.local.u8 	[%rd14+22], %rd19;
	st.local.u8 	[%rd14+21], %rd19;
	st.local.u8 	[%rd14+20], %rd20;
	st.local.u8 	[%rd14+19], %rd19;
	st.local.u8 	[%rd14+18], %rd19;
	st.local.u8 	[%rd14+17], %rd19;
	st.local.u8 	[%rd14+16], %rd20;
	st.local.u8 	[%rd14+31], %rd19;
	st.local.u8 	[%rd14+30], %rd19;
	st.local.u8 	[%rd14+29], %rd19;
	st.local.u8 	[%rd14+28], %rd20;
	st.local.u8 	[%rd14+27], %rd19;
	st.local.u8 	[%rd14+26], %rd19;
	st.local.u8 	[%rd14+25], %rd19;
	st.local.u8 	[%rd14+24], %rd20;
	st.local.u8 	[%rd14+39], %rd19;
	st.local.u8 	[%rd14+38], %rd19;
	st.local.u8 	[%rd14+37], %rd19;
	st.local.u8 	[%rd14+36], %rd20;
	st.local.u8 	[%rd14+35], %rd19;
	st.local.u8 	[%rd14+34], %rd19;
	st.local.u8 	[%rd14+33], %rd19;
	st.local.u8 	[%rd14+32], %rd20;
	st.local.u8 	[%rd14+47], %rd19;
	st.local.u8 	[%rd14+46], %rd19;
	st.local.u8 	[%rd14+45], %rd19;
	st.local.u8 	[%rd14+44], %rd20;
	st.local.u8 	[%rd14+43], %rd19;
	st.local.u8 	[%rd14+42], %rd19;
	st.local.u8 	[%rd14+41], %rd19;
	st.local.u8 	[%rd14+40], %rd20;
	st.local.u8 	[%rd14+55], %rd19;
	st.local.u8 	[%rd14+54], %rd19;
	st.local.u8 	[%rd14+53], %rd19;
	st.local.u8 	[%rd14+52], %rd20;
	st.local.u8 	[%rd14+51], %rd19;
	st.local.u8 	[%rd14+50], %rd19;
	st.local.u8 	[%rd14+49], %rd19;
	st.local.u8 	[%rd14+48], %rd20;
	st.local.u8 	[%rd14+63], %rd19;
	st.local.u8 	[%rd14+62], %rd19;
	st.local.u8 	[%rd14+61], %rd19;
	st.local.u8 	[%rd14+60], %rd20;
	st.local.u8 	[%rd14+59], %rd19;
	st.local.u8 	[%rd14+58], %rd19;
	st.local.u8 	[%rd14+57], %rd19;
	st.local.u8 	[%rd14+56], %rd20;
	st.local.u8 	[%rd14+71], %rd19;
	st.local.u8 	[%rd14+70], %rd19;
	st.local.u8 	[%rd14+69], %rd19;
	st.local.u8 	[%rd14+68], %rd20;
	st.local.u8 	[%rd14+67], %rd19;
	st.local.u8 	[%rd14+66], %rd19;
	st.local.u8 	[%rd14+65], %rd19;
	st.local.u8 	[%rd14+64], %rd20;
	st.local.u8 	[%rd14+79], %rd19;
	st.local.u8 	[%rd14+78], %rd19;
	st.local.u8 	[%rd14+77], %rd19;
	st.local.u8 	[%rd14+76], %rd20;
	st.local.u8 	[%rd14+75], %rd19;
	st.local.u8 	[%rd14+74], %rd19;
	st.local.u8 	[%rd14+73], %rd19;
	st.local.u8 	[%rd14+72], %rd20;
	st.local.u8 	[%rd14+87], %rd19;
	st.local.u8 	[%rd14+86], %rd19;
	st.local.u8 	[%rd14+85], %rd19;
	st.local.u8 	[%rd14+84], %rd20;
	st.local.u8 	[%rd14+83], %rd19;
	st.local.u8 	[%rd14+82], %rd19;
	st.local.u8 	[%rd14+81], %rd19;
	st.local.u8 	[%rd14+80], %rd20;
	st.local.u8 	[%rd14+95], %rd19;
	st.local.u8 	[%rd14+94], %rd19;
	st.local.u8 	[%rd14+93], %rd19;
	st.local.u8 	[%rd14+92], %rd20;
	st.local.u8 	[%rd14+91], %rd19;
	st.local.u8 	[%rd14+90], %rd19;
	st.local.u8 	[%rd14+89], %rd19;
	st.local.u8 	[%rd14+88], %rd20;
	st.local.u8 	[%rd14+103], %rd19;
	st.local.u8 	[%rd14+102], %rd19;
	st.local.u8 	[%rd14+101], %rd19;
	st.local.u8 	[%rd14+100], %rd20;
	st.local.u8 	[%rd14+99], %rd19;
	st.local.u8 	[%rd14+98], %rd19;
	st.local.u8 	[%rd14+97], %rd19;
	st.local.u8 	[%rd14+96], %rd20;
	st.local.u8 	[%rd14+111], %rd19;
	st.local.u8 	[%rd14+110], %rd19;
	st.local.u8 	[%rd14+109], %rd19;
	st.local.u8 	[%rd14+108], %rd20;
	st.local.u8 	[%rd14+107], %rd19;
	st.local.u8 	[%rd14+106], %rd19;
	st.local.u8 	[%rd14+105], %rd19;
	st.local.u8 	[%rd14+104], %rd20;
	st.local.u8 	[%rd14+119], %rd19;
	st.local.u8 	[%rd14+118], %rd19;
	st.local.u8 	[%rd14+117], %rd19;
	st.local.u8 	[%rd14+116], %rd20;
	st.local.u8 	[%rd14+115], %rd19;
	st.local.u8 	[%rd14+114], %rd19;
	st.local.u8 	[%rd14+113], %rd19;
	st.local.u8 	[%rd14+112], %rd20;
	mov.u16 	%rs1, 1;
	st.local.u8 	[%rd14+120], %rs1;
	add.s32 	%r25, %r67, -1900;
	cvt.s64.s32	%rd21, %r25;
	add.s64 	%rd22, %rd14, %rd21;
	ld.local.u8 	%rs2, [%rd22];
	mov.u32 	%r39, 31;
	st.local.u32 	[%rd16], %r39;
	mov.u32 	%r40, 28;
	st.local.u32 	[%rd16+4], %r40;
	st.local.u32 	[%rd16+8], %r39;
	mov.u32 	%r41, 30;
	st.local.u32 	[%rd16+12], %r41;
	st.local.u32 	[%rd16+16], %r39;
	st.local.u32 	[%rd16+20], %r41;
	st.local.u32 	[%rd16+24], %r39;
	st.local.u32 	[%rd16+28], %r39;
	st.local.u32 	[%rd16+32], %r41;
	st.local.u32 	[%rd16+36], %r39;
	st.local.u32 	[%rd16+40], %r41;
	st.local.u32 	[%rd16+44], %r39;
	mov.u64 	%rd23, 29;
	st.local.u32 	[%rd14+4], %rd23;
	mov.u64 	%rd24, 31;
	st.local.u32 	[%rd14], %rd24;
	mov.u64 	%rd25, 30;
	st.local.u32 	[%rd14+12], %rd25;
	st.local.u32 	[%rd14+8], %rd24;
	st.local.u32 	[%rd14+20], %rd25;
	st.local.u32 	[%rd14+16], %rd24;
	st.local.u32 	[%rd14+28], %rd24;
	st.local.u32 	[%rd14+24], %rd24;
	st.local.u32 	[%rd14+36], %rd24;
	st.local.u32 	[%rd14+32], %rd25;
	st.local.u32 	[%rd14+44], %rd24;
	st.local.u32 	[%rd14+40], %rd25;
	setp.eq.s16	%p6, %rs2, 0;
	@%p6 bra 	BB13_8;
	bra.uni 	BB13_7;

BB13_8:
	add.s32 	%r43, %r65, -1;
	mul.wide.s32 	%rd32, %r43, 4;
	add.s64 	%rd33, %rd16, %rd32;
	ld.local.u32 	%r68, [%rd33];
	bra.uni 	BB13_9;

BB13_7:
	add.s32 	%r42, %r65, -1;
	mul.wide.s32 	%rd28, %r42, 4;
	add.s64 	%rd29, %rd14, %rd28;
	ld.local.u32 	%r68, [%rd29];

BB13_9:
	min.s32 	%r66, %r68, %r66;
	st.local.u8 	[%rd14+7], %rd19;
	st.local.u8 	[%rd14+6], %rd19;
	st.local.u8 	[%rd14+5], %rd19;
	st.local.u8 	[%rd14+4], %rd20;
	st.local.u8 	[%rd14+3], %rd19;
	st.local.u8 	[%rd14+2], %rd19;
	st.local.u8 	[%rd14+1], %rd19;
	st.local.u8 	[%rd14], %rd20;
	st.local.u8 	[%rd14+15], %rd19;
	st.local.u8 	[%rd14+14], %rd19;
	st.local.u8 	[%rd14+13], %rd19;
	st.local.u8 	[%rd14+12], %rd20;
	st.local.u8 	[%rd14+11], %rd19;
	st.local.u8 	[%rd14+10], %rd19;
	st.local.u8 	[%rd14+9], %rd19;
	st.local.u8 	[%rd14+8], %rd20;
	st.local.u8 	[%rd14+23], %rd19;
	st.local.u8 	[%rd14+22], %rd19;
	st.local.u8 	[%rd14+21], %rd19;
	st.local.u8 	[%rd14+20], %rd20;
	st.local.u8 	[%rd14+19], %rd19;
	st.local.u8 	[%rd14+18], %rd19;
	st.local.u8 	[%rd14+17], %rd19;
	st.local.u8 	[%rd14+16], %rd20;
	st.local.u8 	[%rd14+31], %rd19;
	st.local.u8 	[%rd14+30], %rd19;
	st.local.u8 	[%rd14+29], %rd19;
	st.local.u8 	[%rd14+28], %rd20;
	st.local.u8 	[%rd14+27], %rd19;
	st.local.u8 	[%rd14+26], %rd19;
	st.local.u8 	[%rd14+25], %rd19;
	st.local.u8 	[%rd14+24], %rd20;
	st.local.u8 	[%rd14+39], %rd19;
	st.local.u8 	[%rd14+38], %rd19;
	st.local.u8 	[%rd14+37], %rd19;
	st.local.u8 	[%rd14+36], %rd20;
	st.local.u8 	[%rd14+35], %rd19;
	st.local.u8 	[%rd14+34], %rd19;
	st.local.u8 	[%rd14+33], %rd19;
	st.local.u8 	[%rd14+32], %rd20;
	st.local.u8 	[%rd14+47], %rd19;
	st.local.u8 	[%rd14+46], %rd19;
	st.local.u8 	[%rd14+45], %rd19;
	st.local.u8 	[%rd14+44], %rd20;
	st.local.u8 	[%rd14+43], %rd19;
	st.local.u8 	[%rd14+42], %rd19;
	st.local.u8 	[%rd14+41], %rd19;
	st.local.u8 	[%rd14+40], %rd20;
	st.local.u8 	[%rd14+55], %rd19;
	st.local.u8 	[%rd14+54], %rd19;
	st.local.u8 	[%rd14+53], %rd19;
	st.local.u8 	[%rd14+52], %rd20;
	st.local.u8 	[%rd14+51], %rd19;
	st.local.u8 	[%rd14+50], %rd19;
	st.local.u8 	[%rd14+49], %rd19;
	st.local.u8 	[%rd14+48], %rd20;
	st.local.u8 	[%rd14+63], %rd19;
	st.local.u8 	[%rd14+62], %rd19;
	st.local.u8 	[%rd14+61], %rd19;
	st.local.u8 	[%rd14+60], %rd20;
	st.local.u8 	[%rd14+59], %rd19;
	st.local.u8 	[%rd14+58], %rd19;
	st.local.u8 	[%rd14+57], %rd19;
	st.local.u8 	[%rd14+56], %rd20;
	st.local.u8 	[%rd14+71], %rd19;
	st.local.u8 	[%rd14+70], %rd19;
	st.local.u8 	[%rd14+69], %rd19;
	st.local.u8 	[%rd14+68], %rd20;
	st.local.u8 	[%rd14+67], %rd19;
	st.local.u8 	[%rd14+66], %rd19;
	st.local.u8 	[%rd14+65], %rd19;
	st.local.u8 	[%rd14+64], %rd20;
	st.local.u8 	[%rd14+79], %rd19;
	st.local.u8 	[%rd14+78], %rd19;
	st.local.u8 	[%rd14+77], %rd19;
	st.local.u8 	[%rd14+76], %rd20;
	st.local.u8 	[%rd14+75], %rd19;
	st.local.u8 	[%rd14+74], %rd19;
	st.local.u8 	[%rd14+73], %rd19;
	st.local.u8 	[%rd14+72], %rd20;
	st.local.u8 	[%rd14+87], %rd19;
	st.local.u8 	[%rd14+86], %rd19;
	st.local.u8 	[%rd14+85], %rd19;
	st.local.u8 	[%rd14+84], %rd20;
	st.local.u8 	[%rd14+83], %rd19;
	st.local.u8 	[%rd14+82], %rd19;
	st.local.u8 	[%rd14+81], %rd19;
	st.local.u8 	[%rd14+80], %rd20;
	st.local.u8 	[%rd14+95], %rd19;
	st.local.u8 	[%rd14+94], %rd19;
	st.local.u8 	[%rd14+93], %rd19;
	st.local.u8 	[%rd14+92], %rd20;
	st.local.u8 	[%rd14+91], %rd19;
	st.local.u8 	[%rd14+90], %rd19;
	st.local.u8 	[%rd14+89], %rd19;
	st.local.u8 	[%rd14+88], %rd20;
	st.local.u8 	[%rd14+103], %rd19;
	st.local.u8 	[%rd14+102], %rd19;
	st.local.u8 	[%rd14+101], %rd19;
	st.local.u8 	[%rd14+100], %rd20;
	st.local.u8 	[%rd14+99], %rd19;
	st.local.u8 	[%rd14+98], %rd19;
	st.local.u8 	[%rd14+97], %rd19;
	st.local.u8 	[%rd14+96], %rd20;
	st.local.u8 	[%rd14+111], %rd19;
	st.local.u8 	[%rd14+110], %rd19;
	st.local.u8 	[%rd14+109], %rd19;
	st.local.u8 	[%rd14+108], %rd20;
	st.local.u8 	[%rd14+107], %rd19;
	st.local.u8 	[%rd14+106], %rd19;
	st.local.u8 	[%rd14+105], %rd19;
	st.local.u8 	[%rd14+104], %rd20;
	st.local.u8 	[%rd14+119], %rd19;
	st.local.u8 	[%rd14+118], %rd19;
	st.local.u8 	[%rd14+117], %rd19;
	st.local.u8 	[%rd14+116], %rd20;
	st.local.u8 	[%rd14+115], %rd19;
	st.local.u8 	[%rd14+114], %rd19;
	st.local.u8 	[%rd14+113], %rd19;
	st.local.u8 	[%rd14+112], %rd20;
	st.local.u8 	[%rd14+120], %rs1;
	ld.local.u8 	%rs4, [%rd22];
	mov.u32 	%r44, 0;
	st.local.u32 	[%rd16], %r44;
	st.local.u32 	[%rd16+4], %r39;
	mov.u32 	%r46, 59;
	st.local.u32 	[%rd16+8], %r46;
	mov.u32 	%r47, 90;
	st.local.u32 	[%rd16+12], %r47;
	mov.u32 	%r48, 120;
	st.local.u32 	[%rd16+16], %r48;
	mov.u32 	%r49, 151;
	st.local.u32 	[%rd16+20], %r49;
	mov.u32 	%r50, 181;
	st.local.u32 	[%rd16+24], %r50;
	mov.u32 	%r51, 212;
	st.local.u32 	[%rd16+28], %r51;
	mov.u32 	%r52, 243;
	st.local.u32 	[%rd16+32], %r52;
	mov.u32 	%r53, 273;
	st.local.u32 	[%rd16+36], %r53;
	mov.u32 	%r54, 304;
	st.local.u32 	[%rd16+40], %r54;
	mov.u32 	%r55, 334;
	st.local.u32 	[%rd16+44], %r55;
	mov.u32 	%r56, 365;
	st.local.u32 	[%rd16+48], %r56;
	st.local.u32 	[%rd14+4], %rd24;
	st.local.u32 	[%rd14], %rd19;
	mov.u64 	%rd44, 91;
	st.local.u32 	[%rd14+12], %rd44;
	mov.u64 	%rd45, 60;
	st.local.u32 	[%rd14+8], %rd45;
	mov.u64 	%rd46, 152;
	st.local.u32 	[%rd14+20], %rd46;
	mov.u64 	%rd47, 121;
	st.local.u32 	[%rd14+16], %rd47;
	mov.u64 	%rd48, 213;
	st.local.u32 	[%rd14+28], %rd48;
	mov.u64 	%rd49, 182;
	st.local.u32 	[%rd14+24], %rd49;
	mov.u64 	%rd50, 274;
	st.local.u32 	[%rd14+36], %rd50;
	mov.u64 	%rd51, 244;
	st.local.u32 	[%rd14+32], %rd51;
	mov.u64 	%rd52, 335;
	st.local.u32 	[%rd14+44], %rd52;
	mov.u64 	%rd53, 305;
	st.local.u32 	[%rd14+40], %rd53;
	mov.u32 	%r57, 366;
	st.local.u32 	[%rd14+48], %r57;
	setp.eq.s16	%p7, %rs4, 0;
	@%p7 bra 	BB13_11;
	bra.uni 	BB13_10;

BB13_11:
	add.s32 	%r59, %r65, -1;
	mul.wide.s32 	%rd60, %r59, 4;
	add.s64 	%rd61, %rd16, %rd60;
	ld.local.u32 	%r69, [%rd61];
	bra.uni 	BB13_12;

BB13_10:
	add.s32 	%r58, %r65, -1;
	mul.wide.s32 	%rd56, %r58, 4;
	add.s64 	%rd57, %rd14, %rd56;
	ld.local.u32 	%r69, [%rd57];

BB13_12:
	mov.u64 	%rd64, 366;
	st.local.u32 	[%rd14+4], %rd64;
	st.local.u32 	[%rd14], %rd19;
	mov.u64 	%rd66, 1096;
	st.local.u32 	[%rd14+12], %rd66;
	mov.u64 	%rd67, 731;
	st.local.u32 	[%rd14+8], %rd67;
	mov.u64 	%rd68, 1827;
	st.local.u32 	[%rd14+20], %rd68;
	mov.u64 	%rd69, 1461;
	st.local.u32 	[%rd14+16], %rd69;
	mov.u64 	%rd70, 2557;
	st.local.u32 	[%rd14+28], %rd70;
	mov.u64 	%rd71, 2192;
	st.local.u32 	[%rd14+24], %rd71;
	mov.u64 	%rd72, 3288;
	st.local.u32 	[%rd14+36], %rd72;
	mov.u64 	%rd73, 2922;
	st.local.u32 	[%rd14+32], %rd73;
	mov.u64 	%rd74, 4018;
	st.local.u32 	[%rd14+44], %rd74;
	mov.u64 	%rd75, 3653;
	st.local.u32 	[%rd14+40], %rd75;
	mov.u64 	%rd76, 4749;
	st.local.u32 	[%rd14+52], %rd76;
	mov.u64 	%rd77, 4383;
	st.local.u32 	[%rd14+48], %rd77;
	mov.u64 	%rd78, 5479;
	st.local.u32 	[%rd14+60], %rd78;
	mov.u64 	%rd79, 5114;
	st.local.u32 	[%rd14+56], %rd79;
	mov.u64 	%rd80, 6210;
	st.local.u32 	[%rd14+68], %rd80;
	mov.u64 	%rd81, 5844;
	st.local.u32 	[%rd14+64], %rd81;
	mov.u64 	%rd82, 6940;
	st.local.u32 	[%rd14+76], %rd82;
	mov.u64 	%rd83, 6575;
	st.local.u32 	[%rd14+72], %rd83;
	mov.u64 	%rd84, 7671;
	st.local.u32 	[%rd14+84], %rd84;
	mov.u64 	%rd85, 7305;
	st.local.u32 	[%rd14+80], %rd85;
	mov.u64 	%rd86, 8401;
	st.local.u32 	[%rd14+92], %rd86;
	mov.u64 	%rd87, 8036;
	st.local.u32 	[%rd14+88], %rd87;
	mov.u64 	%rd88, 9132;
	st.local.u32 	[%rd14+100], %rd88;
	mov.u64 	%rd89, 8766;
	st.local.u32 	[%rd14+96], %rd89;
	mov.u64 	%rd90, 9862;
	st.local.u32 	[%rd14+108], %rd90;
	mov.u64 	%rd91, 9497;
	st.local.u32 	[%rd14+104], %rd91;
	mov.u64 	%rd92, 10593;
	st.local.u32 	[%rd14+116], %rd92;
	mov.u64 	%rd93, 10227;
	st.local.u32 	[%rd14+112], %rd93;
	mov.u64 	%rd94, 11323;
	st.local.u32 	[%rd14+124], %rd94;
	mov.u64 	%rd95, 10958;
	st.local.u32 	[%rd14+120], %rd95;
	mov.u64 	%rd96, 12054;
	st.local.u32 	[%rd14+132], %rd96;
	mov.u64 	%rd97, 11688;
	st.local.u32 	[%rd14+128], %rd97;
	mov.u64 	%rd98, 12784;
	st.local.u32 	[%rd14+140], %rd98;
	mov.u64 	%rd99, 12419;
	st.local.u32 	[%rd14+136], %rd99;
	mov.u64 	%rd100, 13515;
	st.local.u32 	[%rd14+148], %rd100;
	mov.u64 	%rd101, 13149;
	st.local.u32 	[%rd14+144], %rd101;
	mov.u64 	%rd102, 14245;
	st.local.u32 	[%rd14+156], %rd102;
	mov.u64 	%rd103, 13880;
	st.local.u32 	[%rd14+152], %rd103;
	mov.u64 	%rd104, 14976;
	st.local.u32 	[%rd14+164], %rd104;
	mov.u64 	%rd105, 14610;
	st.local.u32 	[%rd14+160], %rd105;
	mov.u64 	%rd106, 15706;
	st.local.u32 	[%rd14+172], %rd106;
	mov.u64 	%rd107, 15341;
	st.local.u32 	[%rd14+168], %rd107;
	mov.u64 	%rd108, 16437;
	st.local.u32 	[%rd14+180], %rd108;
	mov.u64 	%rd109, 16071;
	st.local.u32 	[%rd14+176], %rd109;
	mov.u64 	%rd110, 17167;
	st.local.u32 	[%rd14+188], %rd110;
	mov.u64 	%rd111, 16802;
	st.local.u32 	[%rd14+184], %rd111;
	mov.u64 	%rd112, 17898;
	st.local.u32 	[%rd14+196], %rd112;
	mov.u64 	%rd113, 17532;
	st.local.u32 	[%rd14+192], %rd113;
	mov.u64 	%rd114, 18628;
	st.local.u32 	[%rd14+204], %rd114;
	mov.u64 	%rd115, 18263;
	st.local.u32 	[%rd14+200], %rd115;
	mov.u64 	%rd116, 19359;
	st.local.u32 	[%rd14+212], %rd116;
	mov.u64 	%rd117, 18993;
	st.local.u32 	[%rd14+208], %rd117;
	mov.u64 	%rd118, 20089;
	st.local.u32 	[%rd14+220], %rd118;
	mov.u64 	%rd119, 19724;
	st.local.u32 	[%rd14+216], %rd119;
	mov.u64 	%rd120, 20820;
	st.local.u32 	[%rd14+228], %rd120;
	mov.u64 	%rd121, 20454;
	st.local.u32 	[%rd14+224], %rd121;
	mov.u64 	%rd122, 21550;
	st.local.u32 	[%rd14+236], %rd122;
	mov.u64 	%rd123, 21185;
	st.local.u32 	[%rd14+232], %rd123;
	mov.u64 	%rd124, 22281;
	st.local.u32 	[%rd14+244], %rd124;
	mov.u64 	%rd125, 21915;
	st.local.u32 	[%rd14+240], %rd125;
	mov.u64 	%rd126, 23011;
	st.local.u32 	[%rd14+252], %rd126;
	mov.u64 	%rd127, 22646;
	st.local.u32 	[%rd14+248], %rd127;
	mov.u64 	%rd128, 23742;
	st.local.u32 	[%rd14+260], %rd128;
	mov.u64 	%rd129, 23376;
	st.local.u32 	[%rd14+256], %rd129;
	mov.u64 	%rd130, 24472;
	st.local.u32 	[%rd14+268], %rd130;
	mov.u64 	%rd131, 24107;
	st.local.u32 	[%rd14+264], %rd131;
	mov.u64 	%rd132, 25203;
	st.local.u32 	[%rd14+276], %rd132;
	mov.u64 	%rd133, 24837;
	st.local.u32 	[%rd14+272], %rd133;
	mov.u64 	%rd134, 25933;
	st.local.u32 	[%rd14+284], %rd134;
	mov.u64 	%rd135, 25568;
	st.local.u32 	[%rd14+280], %rd135;
	mov.u64 	%rd136, 26664;
	st.local.u32 	[%rd14+292], %rd136;
	mov.u64 	%rd137, 26298;
	st.local.u32 	[%rd14+288], %rd137;
	mov.u64 	%rd138, 27394;
	st.local.u32 	[%rd14+300], %rd138;
	mov.u64 	%rd139, 27029;
	st.local.u32 	[%rd14+296], %rd139;
	mov.u64 	%rd140, 28125;
	st.local.u32 	[%rd14+308], %rd140;
	mov.u64 	%rd141, 27759;
	st.local.u32 	[%rd14+304], %rd141;
	mov.u64 	%rd142, 28855;
	st.local.u32 	[%rd14+316], %rd142;
	mov.u64 	%rd143, 28490;
	st.local.u32 	[%rd14+312], %rd143;
	mov.u64 	%rd144, 29586;
	st.local.u32 	[%rd14+324], %rd144;
	mov.u64 	%rd145, 29220;
	st.local.u32 	[%rd14+320], %rd145;
	mov.u64 	%rd146, 30316;
	st.local.u32 	[%rd14+332], %rd146;
	mov.u64 	%rd147, 29951;
	st.local.u32 	[%rd14+328], %rd147;
	mov.u64 	%rd148, 31047;
	st.local.u32 	[%rd14+340], %rd148;
	mov.u64 	%rd149, 30681;
	st.local.u32 	[%rd14+336], %rd149;
	mov.u64 	%rd150, 31777;
	st.local.u32 	[%rd14+348], %rd150;
	mov.u64 	%rd151, 31412;
	st.local.u32 	[%rd14+344], %rd151;
	mov.u64 	%rd152, 32508;
	st.local.u32 	[%rd14+356], %rd152;
	mov.u64 	%rd153, 32142;
	st.local.u32 	[%rd14+352], %rd153;
	mov.u64 	%rd154, 33238;
	st.local.u32 	[%rd14+364], %rd154;
	mov.u64 	%rd155, 32873;
	st.local.u32 	[%rd14+360], %rd155;
	mov.u64 	%rd156, 33969;
	st.local.u32 	[%rd14+372], %rd156;
	mov.u64 	%rd157, 33603;
	st.local.u32 	[%rd14+368], %rd157;
	mov.u64 	%rd158, 34699;
	st.local.u32 	[%rd14+380], %rd158;
	mov.u64 	%rd159, 34334;
	st.local.u32 	[%rd14+376], %rd159;
	mov.u64 	%rd160, 35430;
	st.local.u32 	[%rd14+388], %rd160;
	mov.u64 	%rd161, 35064;
	st.local.u32 	[%rd14+384], %rd161;
	mov.u64 	%rd162, 36160;
	st.local.u32 	[%rd14+396], %rd162;
	mov.u64 	%rd163, 35795;
	st.local.u32 	[%rd14+392], %rd163;
	mov.u64 	%rd164, 36891;
	st.local.u32 	[%rd14+404], %rd164;
	mov.u64 	%rd165, 36525;
	st.local.u32 	[%rd14+400], %rd165;
	mov.u64 	%rd166, 37621;
	st.local.u32 	[%rd14+412], %rd166;
	mov.u64 	%rd167, 37256;
	st.local.u32 	[%rd14+408], %rd167;
	mov.u64 	%rd168, 38352;
	st.local.u32 	[%rd14+420], %rd168;
	mov.u64 	%rd169, 37986;
	st.local.u32 	[%rd14+416], %rd169;
	mov.u64 	%rd170, 39082;
	st.local.u32 	[%rd14+428], %rd170;
	mov.u64 	%rd171, 38717;
	st.local.u32 	[%rd14+424], %rd171;
	mov.u64 	%rd172, 39813;
	st.local.u32 	[%rd14+436], %rd172;
	mov.u64 	%rd173, 39447;
	st.local.u32 	[%rd14+432], %rd173;
	mov.u64 	%rd174, 40543;
	st.local.u32 	[%rd14+444], %rd174;
	mov.u64 	%rd175, 40178;
	st.local.u32 	[%rd14+440], %rd175;
	mov.u64 	%rd176, 41274;
	st.local.u32 	[%rd14+452], %rd176;
	mov.u64 	%rd177, 40908;
	st.local.u32 	[%rd14+448], %rd177;
	mov.u64 	%rd178, 42004;
	st.local.u32 	[%rd14+460], %rd178;
	mov.u64 	%rd179, 41639;
	st.local.u32 	[%rd14+456], %rd179;
	mov.u64 	%rd180, 42735;
	st.local.u32 	[%rd14+468], %rd180;
	mov.u64 	%rd181, 42369;
	st.local.u32 	[%rd14+464], %rd181;
	st.local.u32 	[%rd14+476], %rd180;
	mov.u64 	%rd182, 43100;
	st.local.u32 	[%rd14+472], %rd182;
	mov.u32 	%r60, 43830;
	st.local.u32 	[%rd14+480], %r60;
	shl.b64 	%rd183, %rd21, 2;
	add.s64 	%rd184, %rd14, %rd183;
	ld.local.u32 	%r61, [%rd184];
	add.s32 	%r62, %r69, %r66;
	add.s32 	%r63, %r62, %r61;
	add.s32 	%r70, %r70, 1;
	ld.u32 	%r64, [%rd12+12];
	setp.gt.s32	%p8, %r63, %r64;
	@%p8 bra 	BB13_2;

BB13_13:
	st.param.b32	[func_retval0+0], %r70;
	ret;
}

	// .globl	_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0[72],
	.param .b32 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2[40],
	.param .b32 _Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<247>;
	.reg .f64 	%fd<234>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd9, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0];
	ld.param.u64 	%rd16, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0+56];
	ld.param.u64 	%rd11, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r69, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r67, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+36];
	ld.param.u32 	%r64, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd82, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd81, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2+8];
	ld.param.u64 	%rd18, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.u32 	%r68, [_Z16getDirtyPriceGpu12inArgsStructi15cashFlowsStructi_param_3];
	cvt.s64.s32	%rd1, %r69;
	mul.wide.s32 	%rd19, %r69, 16;
	add.s64 	%rd20, %rd11, %rd19;
	ld.u32 	%r242, [%rd20];
	ld.u32 	%r241, [%rd20+4];
	ld.u32 	%r240, [%rd20+8];
	ld.u32 	%r239, [%rd20+12];
	mul.wide.s32 	%rd21, %r69, 36;
	add.s64 	%rd22, %rd16, %rd21;
	add.s64 	%rd2, %rd22, 12;
	ld.u32 	%r70, [%rd22+12];
	setp.ge.s32	%p4, %r239, %r70;
	@%p4 bra 	BB14_2;

	ld.u32 	%r242, [%rd2+-12];
	ld.u32 	%r241, [%rd2+-8];
	ld.u32 	%r240, [%rd2+-4];
	ld.u32 	%r239, [%rd2];

BB14_2:
	mul.lo.s64 	%rd23, %rd1, 88;
	add.s64 	%rd24, %rd9, %rd23;
	ld.u32 	%r23, [%rd24+80];
	ld.f64 	%fd7, [%rd24+16];
	ld.f64 	%fd2, [%rd24+8];
	ld.f64 	%fd6, [%rd24];
	ld.v2.u32 	{%r75, %r76}, [%rd24+56];
	ld.v2.u32 	{%r77, %r78}, [%rd24+48];
	mov.f64 	%fd225, 0d0000000000000000;
	setp.lt.s32	%p5, %r68, 1;
	@%p5 bra 	BB14_57;

	mov.u64 	%rd28, %rd18;
	div.rn.f64 	%fd85, %fd81, %fd82;
	add.f64 	%fd8, %fd85, 0d3FF0000000000000;
	div.rn.f64 	%fd86, %fd6, %fd7;
	add.f64 	%fd9, %fd86, 0d3FF0000000000000;
	mov.f64 	%fd225, 0d0000000000000000;
	mov.u32 	%r243, 0;

BB14_4:
	ld.u32 	%r82, [%rd28+12];
	setp.gt.s32	%p6, %r239, %r82;
	@%p6 bra 	BB14_56;

	ld.f64 	%fd216, [%rd28+48];
	setp.neu.f64	%p7, %fd216, 0dBFF0000000000000;
	@%p7 bra 	BB14_31;

	setp.eq.s32	%p8, %r67, 0;
	ld.v2.u32 	{%r83, %r84}, [%rd28+24];
	ld.v2.u32 	{%r85, %r86}, [%rd28+16];
	ld.v2.u32 	{%r87, %r88}, [%rd28+40];
	ld.v2.u32 	{%r89, %r90}, [%rd28+32];
	@%p8 bra 	BB14_8;
	bra.uni 	BB14_7;

BB14_8:
	setp.lt.s32	%p9, %r86, 30;
	setp.eq.s32	%p10, %r90, 31;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r91, 1, %r90, %p11;
	selp.u32	%r92, 1, 0, %p11;
	sub.s32 	%r93, %r87, %r83;
	sub.s32 	%r94, %r89, %r85;
	add.s32 	%r95, %r94, %r92;
	mul.lo.s32 	%r96, %r95, 30;
	mov.u32 	%r97, 30;
	sub.s32 	%r98, %r97, %r86;
	mov.u32 	%r99, 0;
	max.s32 	%r100, %r99, %r98;
	min.s32 	%r101, %r97, %r91;
	mad.lo.s32 	%r102, %r93, 360, %r96;
	add.s32 	%r103, %r102, %r100;
	add.s32 	%r104, %r103, %r101;
	add.s32 	%r244, %r104, -30;
	bra.uni 	BB14_9;

BB14_7:
	sub.s32 	%r244, %r88, %r84;

BB14_9:
	setp.eq.s32	%p12, %r64, 0;
	cvt.rn.f64.s32	%fd87, %r244;
	div.rn.f64 	%fd12, %fd87, 0d4076800000000000;
	@%p12 bra 	BB14_29;
	bra.uni 	BB14_10;

BB14_29:
	fma.rn.f64 	%fd215, %fd81, %fd12, 0d3FF0000000000000;
	bra.uni 	BB14_30;

BB14_10:
	setp.eq.s32	%p13, %r64, 1;
	@%p13 bra 	BB14_15;
	bra.uni 	BB14_11;

BB14_15:
	mul.f64 	%fd17, %fd82, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd17;
	}
	bfe.u32 	%r117, %r39, 20, 11;
	add.s32 	%r118, %r117, -1012;
	mov.b64 	 %rd25, %fd17;
	shl.b64 	%rd5, %rd25, %r118;
	setp.eq.s64	%p18, %rd5, -9223372036854775808;
	abs.f64 	%fd18, %fd8;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd18;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd17;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd214, [retval0+0];
	
	//{
	}// Callseq End 0
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd8;
	}
	setp.lt.s32	%p19, %r40, 0;
	and.pred  	%p1, %p19, %p18;
	@!%p1 bra 	BB14_17;
	bra.uni 	BB14_16;

BB14_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd214;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd214;
	}
	mov.b64 	%fd214, {%r121, %r120};

BB14_17:
	mov.f64 	%fd213, %fd214;
	setp.eq.f64	%p20, %fd8, 0d0000000000000000;
	@%p20 bra 	BB14_20;
	bra.uni 	BB14_18;

BB14_20:
	selp.b32	%r122, %r40, 0, %p18;
	or.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p24, %r39, 0;
	selp.b32	%r124, %r123, %r122, %p24;
	mov.u32 	%r125, 0;
	mov.b64 	%fd213, {%r125, %r124};
	bra.uni 	BB14_21;

BB14_11:
	mov.f64 	%fd215, 0d0000000000000000;
	setp.ne.s32	%p14, %r64, 2;
	@%p14 bra 	BB14_30;

	mul.f64 	%fd13, %fd81, %fd12;
	mov.f64 	%fd89, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd90, %fd13, %fd89;
	mov.f64 	%fd91, 0d4338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd92;
	}
	mov.f64 	%fd93, 0dC338000000000000;
	add.rn.f64 	%fd94, %fd92, %fd93;
	mov.f64 	%fd95, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd96, %fd94, %fd95, %fd13;
	mov.f64 	%fd97, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd98, %fd94, %fd97, %fd96;
	mov.f64 	%fd99, 0d3E928AF3FCA213EA;
	mov.f64 	%fd100, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd101, %fd100, %fd98, %fd99;
	mov.f64 	%fd102, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd103, %fd101, %fd98, %fd102;
	mov.f64 	%fd104, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd105, %fd103, %fd98, %fd104;
	mov.f64 	%fd106, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd107, %fd105, %fd98, %fd106;
	mov.f64 	%fd108, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd109, %fd107, %fd98, %fd108;
	mov.f64 	%fd110, 0d3F81111111122322;
	fma.rn.f64 	%fd111, %fd109, %fd98, %fd110;
	mov.f64 	%fd112, 0d3FA55555555502A1;
	fma.rn.f64 	%fd113, %fd111, %fd98, %fd112;
	mov.f64 	%fd114, 0d3FC5555555555511;
	fma.rn.f64 	%fd115, %fd113, %fd98, %fd114;
	mov.f64 	%fd116, 0d3FE000000000000B;
	fma.rn.f64 	%fd117, %fd115, %fd98, %fd116;
	mov.f64 	%fd118, 0d3FF0000000000000;
	fma.rn.f64 	%fd119, %fd117, %fd98, %fd118;
	fma.rn.f64 	%fd120, %fd119, %fd98, %fd118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd120;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd120;
	}
	shl.b32 	%r105, %r36, 20;
	add.s32 	%r106, %r38, %r105;
	mov.b64 	%fd215, {%r37, %r106};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd13;
	}
	mov.b32 	 %f4, %r107;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p15, %f1, 0f4086232B;
	@%p15 bra 	BB14_30;

	setp.lt.f64	%p16, %fd13, 0d0000000000000000;
	add.f64 	%fd121, %fd13, 0d7FF0000000000000;
	selp.f64	%fd215, 0d0000000000000000, %fd121, %p16;
	setp.geu.f32	%p17, %f1, 0f40874800;
	@%p17 bra 	BB14_30;

	shr.u32 	%r108, %r36, 31;
	add.s32 	%r109, %r36, %r108;
	shr.s32 	%r110, %r109, 1;
	shl.b32 	%r111, %r110, 20;
	add.s32 	%r112, %r111, %r38;
	mov.b64 	%fd122, {%r37, %r112};
	sub.s32 	%r113, %r36, %r110;
	shl.b32 	%r114, %r113, 20;
	add.s32 	%r115, %r114, 1072693248;
	mov.u32 	%r116, 0;
	mov.b64 	%fd123, {%r116, %r115};
	mul.f64 	%fd215, %fd122, %fd123;
	bra.uni 	BB14_30;

BB14_18:
	setp.gt.s32	%p21, %r40, -1;
	@%p21 bra 	BB14_21;

	cvt.rzi.f64.f64	%fd124, %fd17;
	setp.neu.f64	%p22, %fd124, %fd17;
	selp.f64	%fd213, 0dFFF8000000000000, %fd213, %p22;

BB14_21:
	mov.f64 	%fd24, %fd213;
	add.f64 	%fd25, %fd17, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd25;
	}
	and.b32  	%r127, %r126, 2146435072;
	setp.ne.s32	%p25, %r127, 2146435072;
	mov.f64 	%fd212, %fd24;
	@%p25 bra 	BB14_28;

	setp.gtu.f64	%p26, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd212, %fd25;
	@%p26 bra 	BB14_28;

	abs.f64 	%fd26, %fd17;
	setp.gtu.f64	%p27, %fd26, 0d7FF0000000000000;
	mov.f64 	%fd211, %fd25;
	mov.f64 	%fd212, %fd211;
	@%p27 bra 	BB14_28;

	setp.eq.f64	%p28, %fd26, 0d7FF0000000000000;
	@%p28 bra 	BB14_27;
	bra.uni 	BB14_25;

BB14_27:
	setp.eq.f64	%p30, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p31, %fd18, 0d3FF0000000000000;
	selp.b32	%r134, 2146435072, 0, %p31;
	xor.b32  	%r135, %r134, 2146435072;
	setp.lt.s32	%p32, %r39, 0;
	selp.b32	%r136, %r135, %r134, %p32;
	selp.b32	%r137, 1072693248, %r136, %p30;
	mov.u32 	%r138, 0;
	mov.b64 	%fd212, {%r138, %r137};
	bra.uni 	BB14_28;

BB14_25:
	setp.neu.f64	%p29, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd212, %fd24;
	@%p29 bra 	BB14_28;

	shr.s32 	%r128, %r39, 31;
	and.b32  	%r129, %r128, -2146435072;
	add.s32 	%r130, %r129, 2146435072;
	or.b32  	%r131, %r130, -2147483648;
	selp.b32	%r132, %r131, %r130, %p1;
	mov.u32 	%r133, 0;
	mov.b64 	%fd212, {%r133, %r132};

BB14_28:
	setp.eq.f64	%p33, %fd17, 0d0000000000000000;
	setp.eq.f64	%p34, %fd8, 0d3FF0000000000000;
	or.pred  	%p35, %p34, %p33;
	selp.f64	%fd215, 0d3FF0000000000000, %fd212, %p35;

BB14_30:
	add.f64 	%fd125, %fd215, 0dBFF0000000000000;
	mul.f64 	%fd216, %fd125, 0d4059000000000000;

BB14_31:
	setp.eq.s32	%p36, %r23, 0;
	cvt.rzi.s32.f64	%r41, %fd2;
	ld.v2.u32 	{%r139, %r140}, [%rd28+8];
	ld.v2.u32 	{%r141, %r142}, [%rd28];
	@%p36 bra 	BB14_33;
	bra.uni 	BB14_32;

BB14_33:
	setp.lt.s32	%p37, %r78, 30;
	setp.eq.s32	%p38, %r142, 31;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r143, 1, %r142, %p39;
	selp.u32	%r144, 1, 0, %p39;
	sub.s32 	%r145, %r139, %r75;
	sub.s32 	%r146, %r141, %r77;
	add.s32 	%r147, %r146, %r144;
	mul.lo.s32 	%r148, %r147, 30;
	mov.u32 	%r149, 30;
	sub.s32 	%r150, %r149, %r78;
	mov.u32 	%r151, 0;
	max.s32 	%r152, %r151, %r150;
	min.s32 	%r153, %r149, %r143;
	mad.lo.s32 	%r154, %r145, 360, %r148;
	add.s32 	%r155, %r154, %r152;
	add.s32 	%r156, %r155, %r153;
	add.s32 	%r245, %r156, -30;
	bra.uni 	BB14_34;

BB14_32:
	sub.s32 	%r245, %r140, %r76;

BB14_34:
	cvt.rn.f64.s32	%fd126, %r245;
	div.rn.f64 	%fd35, %fd126, 0d4076800000000000;
	setp.eq.s32	%p40, %r41, 0;
	@%p40 bra 	BB14_54;
	bra.uni 	BB14_35;

BB14_54:
	fma.rn.f64 	%fd224, %fd6, %fd35, 0d3FF0000000000000;
	bra.uni 	BB14_55;

BB14_35:
	setp.eq.s32	%p41, %r41, 1;
	@%p41 bra 	BB14_40;
	bra.uni 	BB14_36;

BB14_40:
	mul.f64 	%fd40, %fd7, %fd35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd40;
	}
	bfe.u32 	%r169, %r52, 20, 11;
	add.s32 	%r170, %r169, -1012;
	mov.b64 	 %rd26, %fd40;
	shl.b64 	%rd6, %rd26, %r170;
	setp.eq.s64	%p46, %rd6, -9223372036854775808;
	abs.f64 	%fd41, %fd9;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd41;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd223, [retval0+0];
	
	//{
	}// Callseq End 1
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd9;
	}
	setp.lt.s32	%p47, %r53, 0;
	and.pred  	%p2, %p47, %p46;
	@!%p2 bra 	BB14_42;
	bra.uni 	BB14_41;

BB14_41:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd223;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd223;
	}
	mov.b64 	%fd223, {%r173, %r172};

BB14_42:
	mov.f64 	%fd222, %fd223;
	setp.eq.f64	%p48, %fd9, 0d0000000000000000;
	@%p48 bra 	BB14_45;
	bra.uni 	BB14_43;

BB14_45:
	selp.b32	%r174, %r53, 0, %p46;
	or.b32  	%r175, %r174, 2146435072;
	setp.lt.s32	%p52, %r52, 0;
	selp.b32	%r176, %r175, %r174, %p52;
	mov.u32 	%r177, 0;
	mov.b64 	%fd222, {%r177, %r176};
	bra.uni 	BB14_46;

BB14_36:
	mov.f64 	%fd224, 0d0000000000000000;
	setp.ne.s32	%p42, %r41, 2;
	@%p42 bra 	BB14_55;

	mul.f64 	%fd36, %fd6, %fd35;
	mov.f64 	%fd128, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd129, %fd36, %fd128;
	mov.f64 	%fd130, 0d4338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd131;
	}
	mov.f64 	%fd132, 0dC338000000000000;
	add.rn.f64 	%fd133, %fd131, %fd132;
	mov.f64 	%fd134, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd135, %fd133, %fd134, %fd36;
	mov.f64 	%fd136, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd137, %fd133, %fd136, %fd135;
	mov.f64 	%fd138, 0d3E928AF3FCA213EA;
	mov.f64 	%fd139, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd140, %fd139, %fd137, %fd138;
	mov.f64 	%fd141, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd142, %fd140, %fd137, %fd141;
	mov.f64 	%fd143, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd144, %fd142, %fd137, %fd143;
	mov.f64 	%fd145, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd146, %fd144, %fd137, %fd145;
	mov.f64 	%fd147, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd148, %fd146, %fd137, %fd147;
	mov.f64 	%fd149, 0d3F81111111122322;
	fma.rn.f64 	%fd150, %fd148, %fd137, %fd149;
	mov.f64 	%fd151, 0d3FA55555555502A1;
	fma.rn.f64 	%fd152, %fd150, %fd137, %fd151;
	mov.f64 	%fd153, 0d3FC5555555555511;
	fma.rn.f64 	%fd154, %fd152, %fd137, %fd153;
	mov.f64 	%fd155, 0d3FE000000000000B;
	fma.rn.f64 	%fd156, %fd154, %fd137, %fd155;
	mov.f64 	%fd157, 0d3FF0000000000000;
	fma.rn.f64 	%fd158, %fd156, %fd137, %fd157;
	fma.rn.f64 	%fd159, %fd158, %fd137, %fd157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd159;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd159;
	}
	shl.b32 	%r157, %r49, 20;
	add.s32 	%r158, %r51, %r157;
	mov.b64 	%fd224, {%r50, %r158};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd36;
	}
	mov.b32 	 %f5, %r159;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p43, %f2, 0f4086232B;
	@%p43 bra 	BB14_55;

	setp.lt.f64	%p44, %fd36, 0d0000000000000000;
	add.f64 	%fd160, %fd36, 0d7FF0000000000000;
	selp.f64	%fd224, 0d0000000000000000, %fd160, %p44;
	setp.geu.f32	%p45, %f2, 0f40874800;
	@%p45 bra 	BB14_55;

	shr.u32 	%r160, %r49, 31;
	add.s32 	%r161, %r49, %r160;
	shr.s32 	%r162, %r161, 1;
	shl.b32 	%r163, %r162, 20;
	add.s32 	%r164, %r163, %r51;
	mov.b64 	%fd161, {%r50, %r164};
	sub.s32 	%r165, %r49, %r162;
	shl.b32 	%r166, %r165, 20;
	add.s32 	%r167, %r166, 1072693248;
	mov.u32 	%r168, 0;
	mov.b64 	%fd162, {%r168, %r167};
	mul.f64 	%fd224, %fd161, %fd162;
	bra.uni 	BB14_55;

BB14_43:
	setp.gt.s32	%p49, %r53, -1;
	@%p49 bra 	BB14_46;

	cvt.rzi.f64.f64	%fd163, %fd40;
	setp.neu.f64	%p50, %fd163, %fd40;
	selp.f64	%fd222, 0dFFF8000000000000, %fd222, %p50;

BB14_46:
	mov.f64 	%fd47, %fd222;
	add.f64 	%fd48, %fd40, %fd9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd48;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p53, %r179, 2146435072;
	mov.f64 	%fd221, %fd47;
	@%p53 bra 	BB14_53;

	setp.gtu.f64	%p54, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd221, %fd48;
	@%p54 bra 	BB14_53;

	abs.f64 	%fd49, %fd40;
	setp.gtu.f64	%p55, %fd49, 0d7FF0000000000000;
	mov.f64 	%fd220, %fd48;
	mov.f64 	%fd221, %fd220;
	@%p55 bra 	BB14_53;

	setp.eq.f64	%p56, %fd49, 0d7FF0000000000000;
	@%p56 bra 	BB14_52;
	bra.uni 	BB14_50;

BB14_52:
	setp.eq.f64	%p58, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p59, %fd41, 0d3FF0000000000000;
	selp.b32	%r186, 2146435072, 0, %p59;
	xor.b32  	%r187, %r186, 2146435072;
	setp.lt.s32	%p60, %r52, 0;
	selp.b32	%r188, %r187, %r186, %p60;
	selp.b32	%r189, 1072693248, %r188, %p58;
	mov.u32 	%r190, 0;
	mov.b64 	%fd221, {%r190, %r189};
	bra.uni 	BB14_53;

BB14_50:
	setp.neu.f64	%p57, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd221, %fd47;
	@%p57 bra 	BB14_53;

	shr.s32 	%r180, %r52, 31;
	and.b32  	%r181, %r180, -2146435072;
	add.s32 	%r182, %r181, 2146435072;
	or.b32  	%r183, %r182, -2147483648;
	selp.b32	%r184, %r183, %r182, %p2;
	mov.u32 	%r185, 0;
	mov.b64 	%fd221, {%r185, %r184};

BB14_53:
	setp.eq.f64	%p61, %fd40, 0d0000000000000000;
	setp.eq.f64	%p62, %fd9, 0d3FF0000000000000;
	or.pred  	%p63, %p62, %p61;
	selp.f64	%fd224, 0d3FF0000000000000, %fd221, %p63;

BB14_55:
	rcp.rn.f64 	%fd164, %fd224;
	fma.rn.f64 	%fd225, %fd216, %fd164, %fd225;

BB14_56:
	add.s64 	%rd28, %rd28, 56;
	add.s32 	%r243, %r243, 1;
	setp.lt.s32	%p64, %r243, %r68;
	@%p64 bra 	BB14_4;

BB14_57:
	cvt.rzi.s32.f64	%r55, %fd2;
	setp.eq.s32	%p65, %r23, 0;
	@%p65 bra 	BB14_59;

	sub.s32 	%r246, %r239, %r76;
	bra.uni 	BB14_60;

BB14_59:
	setp.lt.s32	%p66, %r78, 30;
	setp.eq.s32	%p67, %r241, 31;
	and.pred  	%p68, %p67, %p66;
	selp.b32	%r191, 1, %r241, %p68;
	selp.u32	%r192, 1, 0, %p68;
	sub.s32 	%r193, %r240, %r75;
	sub.s32 	%r194, %r242, %r77;
	add.s32 	%r195, %r194, %r192;
	mul.lo.s32 	%r196, %r195, 30;
	mov.u32 	%r197, 30;
	sub.s32 	%r198, %r197, %r78;
	mov.u32 	%r199, 0;
	max.s32 	%r200, %r199, %r198;
	min.s32 	%r201, %r197, %r191;
	mad.lo.s32 	%r202, %r193, 360, %r196;
	add.s32 	%r203, %r202, %r200;
	add.s32 	%r204, %r203, %r201;
	add.s32 	%r246, %r204, -30;

BB14_60:
	cvt.rn.f64.s32	%fd165, %r246;
	div.rn.f64 	%fd59, %fd165, 0d4076800000000000;
	setp.eq.s32	%p69, %r55, 0;
	@%p69 bra 	BB14_80;

	setp.eq.s32	%p70, %r55, 1;
	@%p70 bra 	BB14_66;
	bra.uni 	BB14_62;

BB14_66:
	div.rn.f64 	%fd202, %fd6, %fd7;
	add.f64 	%fd64, %fd202, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd64;
	}
	mul.f64 	%fd65, %fd7, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd65;
	}
	bfe.u32 	%r217, %r63, 20, 11;
	add.s32 	%r218, %r217, -1012;
	mov.b64 	 %rd27, %fd65;
	shl.b64 	%rd8, %rd27, %r218;
	setp.eq.s64	%p75, %rd8, -9223372036854775808;
	abs.f64 	%fd66, %fd64;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd232, [retval0+0];
	
	//{
	}// Callseq End 2
	setp.lt.s32	%p76, %r62, 0;
	and.pred  	%p3, %p76, %p75;
	@!%p3 bra 	BB14_68;
	bra.uni 	BB14_67;

BB14_67:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd232;
	}
	xor.b32  	%r220, %r219, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd232;
	}
	mov.b64 	%fd232, {%r221, %r220};

BB14_68:
	mov.f64 	%fd231, %fd232;
	setp.eq.f64	%p77, %fd64, 0d0000000000000000;
	@%p77 bra 	BB14_71;
	bra.uni 	BB14_69;

BB14_71:
	selp.b32	%r222, %r62, 0, %p75;
	or.b32  	%r223, %r222, 2146435072;
	setp.lt.s32	%p81, %r63, 0;
	selp.b32	%r224, %r223, %r222, %p81;
	mov.u32 	%r225, 0;
	mov.b64 	%fd231, {%r225, %r224};
	bra.uni 	BB14_72;

BB14_80:
	fma.rn.f64 	%fd233, %fd6, %fd59, 0d3FF0000000000000;
	bra.uni 	BB14_81;

BB14_62:
	mov.f64 	%fd233, 0d0000000000000000;
	setp.ne.s32	%p71, %r55, 2;
	@%p71 bra 	BB14_81;

	mul.f64 	%fd60, %fd6, %fd59;
	mov.f64 	%fd167, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd168, %fd60, %fd167;
	mov.f64 	%fd169, 0d4338000000000000;
	add.rn.f64 	%fd170, %fd168, %fd169;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r59, %temp}, %fd170;
	}
	mov.f64 	%fd171, 0dC338000000000000;
	add.rn.f64 	%fd172, %fd170, %fd171;
	mov.f64 	%fd173, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd174, %fd172, %fd173, %fd60;
	mov.f64 	%fd175, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd176, %fd172, %fd175, %fd174;
	mov.f64 	%fd177, 0d3E928AF3FCA213EA;
	mov.f64 	%fd178, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd179, %fd178, %fd176, %fd177;
	mov.f64 	%fd180, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd181, %fd179, %fd176, %fd180;
	mov.f64 	%fd182, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd183, %fd181, %fd176, %fd182;
	mov.f64 	%fd184, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd185, %fd183, %fd176, %fd184;
	mov.f64 	%fd186, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd187, %fd185, %fd176, %fd186;
	mov.f64 	%fd188, 0d3F81111111122322;
	fma.rn.f64 	%fd189, %fd187, %fd176, %fd188;
	mov.f64 	%fd190, 0d3FA55555555502A1;
	fma.rn.f64 	%fd191, %fd189, %fd176, %fd190;
	mov.f64 	%fd192, 0d3FC5555555555511;
	fma.rn.f64 	%fd193, %fd191, %fd176, %fd192;
	mov.f64 	%fd194, 0d3FE000000000000B;
	fma.rn.f64 	%fd195, %fd193, %fd176, %fd194;
	mov.f64 	%fd196, 0d3FF0000000000000;
	fma.rn.f64 	%fd197, %fd195, %fd176, %fd196;
	fma.rn.f64 	%fd198, %fd197, %fd176, %fd196;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd198;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd198;
	}
	shl.b32 	%r205, %r59, 20;
	add.s32 	%r206, %r61, %r205;
	mov.b64 	%fd233, {%r60, %r206};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd60;
	}
	mov.b32 	 %f6, %r207;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p72, %f3, 0f4086232B;
	@%p72 bra 	BB14_81;

	setp.lt.f64	%p73, %fd60, 0d0000000000000000;
	add.f64 	%fd199, %fd60, 0d7FF0000000000000;
	selp.f64	%fd233, 0d0000000000000000, %fd199, %p73;
	setp.geu.f32	%p74, %f3, 0f40874800;
	@%p74 bra 	BB14_81;

	shr.u32 	%r208, %r59, 31;
	add.s32 	%r209, %r59, %r208;
	shr.s32 	%r210, %r209, 1;
	shl.b32 	%r211, %r210, 20;
	add.s32 	%r212, %r211, %r61;
	mov.b64 	%fd200, {%r60, %r212};
	sub.s32 	%r213, %r59, %r210;
	shl.b32 	%r214, %r213, 20;
	add.s32 	%r215, %r214, 1072693248;
	mov.u32 	%r216, 0;
	mov.b64 	%fd201, {%r216, %r215};
	mul.f64 	%fd233, %fd200, %fd201;
	bra.uni 	BB14_81;

BB14_69:
	setp.gt.s32	%p78, %r62, -1;
	@%p78 bra 	BB14_72;

	cvt.rzi.f64.f64	%fd203, %fd65;
	setp.neu.f64	%p79, %fd203, %fd65;
	selp.f64	%fd231, 0dFFF8000000000000, %fd231, %p79;

BB14_72:
	mov.f64 	%fd72, %fd231;
	add.f64 	%fd73, %fd65, %fd64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r226}, %fd73;
	}
	and.b32  	%r227, %r226, 2146435072;
	setp.ne.s32	%p82, %r227, 2146435072;
	mov.f64 	%fd230, %fd72;
	@%p82 bra 	BB14_79;

	setp.gtu.f64	%p83, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd230, %fd73;
	@%p83 bra 	BB14_79;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p84, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd229, %fd73;
	mov.f64 	%fd230, %fd229;
	@%p84 bra 	BB14_79;

	setp.eq.f64	%p85, %fd74, 0d7FF0000000000000;
	@%p85 bra 	BB14_78;
	bra.uni 	BB14_76;

BB14_78:
	setp.gt.f64	%p87, %fd66, 0d3FF0000000000000;
	selp.b32	%r234, 2146435072, 0, %p87;
	xor.b32  	%r235, %r234, 2146435072;
	setp.lt.s32	%p88, %r63, 0;
	selp.b32	%r236, %r235, %r234, %p88;
	setp.eq.f64	%p89, %fd64, 0dBFF0000000000000;
	selp.b32	%r237, 1072693248, %r236, %p89;
	mov.u32 	%r238, 0;
	mov.b64 	%fd230, {%r238, %r237};
	bra.uni 	BB14_79;

BB14_76:
	setp.neu.f64	%p86, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd230, %fd72;
	@%p86 bra 	BB14_79;

	shr.s32 	%r228, %r63, 31;
	and.b32  	%r229, %r228, -2146435072;
	add.s32 	%r230, %r229, 2146435072;
	or.b32  	%r231, %r230, -2147483648;
	selp.b32	%r232, %r231, %r230, %p3;
	mov.u32 	%r233, 0;
	mov.b64 	%fd230, {%r233, %r232};

BB14_79:
	setp.eq.f64	%p90, %fd65, 0d0000000000000000;
	setp.eq.f64	%p91, %fd64, 0d3FF0000000000000;
	or.pred  	%p92, %p91, %p90;
	selp.f64	%fd233, 0d3FF0000000000000, %fd230, %p92;

BB14_81:
	rcp.rn.f64 	%fd204, %fd233;
	div.rn.f64 	%fd205, %fd225, %fd204;
	mul.f64 	%fd206, %fd205, 0d4059000000000000;
	div.rn.f64 	%fd207, %fd206, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd207;
	ret;
}

	// .globl	_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0[72],
	.param .b32 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2[40],
	.param .b32 _Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<247>;
	.reg .f64 	%fd<232>;
	.reg .b64 	%rd<29>;


	ld.param.u64 	%rd9, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0];
	ld.param.u64 	%rd16, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0+56];
	ld.param.u64 	%rd11, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r69, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r67, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+36];
	ld.param.u32 	%r64, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd82, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd81, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2+8];
	ld.param.u64 	%rd18, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.u32 	%r68, [_Z48discountingBondEngineCalculateSettlementValueGpu12inArgsStructi15cashFlowsStructi_param_3];
	cvt.s64.s32	%rd1, %r69;
	mul.wide.s32 	%rd19, %r69, 16;
	add.s64 	%rd20, %rd11, %rd19;
	ld.u32 	%r242, [%rd20];
	ld.u32 	%r241, [%rd20+4];
	ld.u32 	%r240, [%rd20+8];
	ld.u32 	%r239, [%rd20+12];
	mul.wide.s32 	%rd21, %r69, 36;
	add.s64 	%rd22, %rd16, %rd21;
	add.s64 	%rd2, %rd22, 12;
	ld.u32 	%r70, [%rd22+12];
	setp.ge.s32	%p4, %r239, %r70;
	@%p4 bra 	BB15_2;

	ld.u32 	%r242, [%rd2+-12];
	ld.u32 	%r241, [%rd2+-8];
	ld.u32 	%r240, [%rd2+-4];
	ld.u32 	%r239, [%rd2];

BB15_2:
	mul.lo.s64 	%rd23, %rd1, 88;
	add.s64 	%rd24, %rd9, %rd23;
	ld.u32 	%r23, [%rd24+80];
	ld.f64 	%fd7, [%rd24+16];
	ld.f64 	%fd2, [%rd24+8];
	ld.f64 	%fd6, [%rd24];
	ld.v2.u32 	{%r75, %r76}, [%rd24+56];
	ld.v2.u32 	{%r77, %r78}, [%rd24+48];
	mov.f64 	%fd223, 0d0000000000000000;
	setp.lt.s32	%p5, %r68, 1;
	@%p5 bra 	BB15_57;

	mov.u64 	%rd28, %rd18;
	div.rn.f64 	%fd85, %fd81, %fd82;
	add.f64 	%fd8, %fd85, 0d3FF0000000000000;
	div.rn.f64 	%fd86, %fd6, %fd7;
	add.f64 	%fd9, %fd86, 0d3FF0000000000000;
	mov.f64 	%fd223, 0d0000000000000000;
	mov.u32 	%r243, 0;

BB15_4:
	ld.u32 	%r82, [%rd28+12];
	setp.gt.s32	%p6, %r239, %r82;
	@%p6 bra 	BB15_56;

	ld.f64 	%fd214, [%rd28+48];
	setp.neu.f64	%p7, %fd214, 0dBFF0000000000000;
	@%p7 bra 	BB15_31;

	setp.eq.s32	%p8, %r67, 0;
	ld.v2.u32 	{%r83, %r84}, [%rd28+24];
	ld.v2.u32 	{%r85, %r86}, [%rd28+16];
	ld.v2.u32 	{%r87, %r88}, [%rd28+40];
	ld.v2.u32 	{%r89, %r90}, [%rd28+32];
	@%p8 bra 	BB15_8;
	bra.uni 	BB15_7;

BB15_8:
	setp.lt.s32	%p9, %r86, 30;
	setp.eq.s32	%p10, %r90, 31;
	and.pred  	%p11, %p10, %p9;
	selp.b32	%r91, 1, %r90, %p11;
	selp.u32	%r92, 1, 0, %p11;
	sub.s32 	%r93, %r87, %r83;
	sub.s32 	%r94, %r89, %r85;
	add.s32 	%r95, %r94, %r92;
	mul.lo.s32 	%r96, %r95, 30;
	mov.u32 	%r97, 30;
	sub.s32 	%r98, %r97, %r86;
	mov.u32 	%r99, 0;
	max.s32 	%r100, %r99, %r98;
	min.s32 	%r101, %r97, %r91;
	mad.lo.s32 	%r102, %r93, 360, %r96;
	add.s32 	%r103, %r102, %r100;
	add.s32 	%r104, %r103, %r101;
	add.s32 	%r244, %r104, -30;
	bra.uni 	BB15_9;

BB15_7:
	sub.s32 	%r244, %r88, %r84;

BB15_9:
	setp.eq.s32	%p12, %r64, 0;
	cvt.rn.f64.s32	%fd87, %r244;
	div.rn.f64 	%fd12, %fd87, 0d4076800000000000;
	@%p12 bra 	BB15_29;
	bra.uni 	BB15_10;

BB15_29:
	fma.rn.f64 	%fd213, %fd81, %fd12, 0d3FF0000000000000;
	bra.uni 	BB15_30;

BB15_10:
	setp.eq.s32	%p13, %r64, 1;
	@%p13 bra 	BB15_15;
	bra.uni 	BB15_11;

BB15_15:
	mul.f64 	%fd17, %fd82, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd17;
	}
	bfe.u32 	%r117, %r39, 20, 11;
	add.s32 	%r118, %r117, -1012;
	mov.b64 	 %rd25, %fd17;
	shl.b64 	%rd5, %rd25, %r118;
	setp.eq.s64	%p18, %rd5, -9223372036854775808;
	abs.f64 	%fd18, %fd8;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd18;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd17;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd212, [retval0+0];
	
	//{
	}// Callseq End 3
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd8;
	}
	setp.lt.s32	%p19, %r40, 0;
	and.pred  	%p1, %p19, %p18;
	@!%p1 bra 	BB15_17;
	bra.uni 	BB15_16;

BB15_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r119}, %fd212;
	}
	xor.b32  	%r120, %r119, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd212;
	}
	mov.b64 	%fd212, {%r121, %r120};

BB15_17:
	mov.f64 	%fd211, %fd212;
	setp.eq.f64	%p20, %fd8, 0d0000000000000000;
	@%p20 bra 	BB15_20;
	bra.uni 	BB15_18;

BB15_20:
	selp.b32	%r122, %r40, 0, %p18;
	or.b32  	%r123, %r122, 2146435072;
	setp.lt.s32	%p24, %r39, 0;
	selp.b32	%r124, %r123, %r122, %p24;
	mov.u32 	%r125, 0;
	mov.b64 	%fd211, {%r125, %r124};
	bra.uni 	BB15_21;

BB15_11:
	mov.f64 	%fd213, 0d0000000000000000;
	setp.ne.s32	%p14, %r64, 2;
	@%p14 bra 	BB15_30;

	mul.f64 	%fd13, %fd81, %fd12;
	mov.f64 	%fd89, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd90, %fd13, %fd89;
	mov.f64 	%fd91, 0d4338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd92;
	}
	mov.f64 	%fd93, 0dC338000000000000;
	add.rn.f64 	%fd94, %fd92, %fd93;
	mov.f64 	%fd95, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd96, %fd94, %fd95, %fd13;
	mov.f64 	%fd97, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd98, %fd94, %fd97, %fd96;
	mov.f64 	%fd99, 0d3E928AF3FCA213EA;
	mov.f64 	%fd100, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd101, %fd100, %fd98, %fd99;
	mov.f64 	%fd102, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd103, %fd101, %fd98, %fd102;
	mov.f64 	%fd104, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd105, %fd103, %fd98, %fd104;
	mov.f64 	%fd106, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd107, %fd105, %fd98, %fd106;
	mov.f64 	%fd108, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd109, %fd107, %fd98, %fd108;
	mov.f64 	%fd110, 0d3F81111111122322;
	fma.rn.f64 	%fd111, %fd109, %fd98, %fd110;
	mov.f64 	%fd112, 0d3FA55555555502A1;
	fma.rn.f64 	%fd113, %fd111, %fd98, %fd112;
	mov.f64 	%fd114, 0d3FC5555555555511;
	fma.rn.f64 	%fd115, %fd113, %fd98, %fd114;
	mov.f64 	%fd116, 0d3FE000000000000B;
	fma.rn.f64 	%fd117, %fd115, %fd98, %fd116;
	mov.f64 	%fd118, 0d3FF0000000000000;
	fma.rn.f64 	%fd119, %fd117, %fd98, %fd118;
	fma.rn.f64 	%fd120, %fd119, %fd98, %fd118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd120;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd120;
	}
	shl.b32 	%r105, %r36, 20;
	add.s32 	%r106, %r38, %r105;
	mov.b64 	%fd213, {%r37, %r106};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd13;
	}
	mov.b32 	 %f4, %r107;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p15, %f1, 0f4086232B;
	@%p15 bra 	BB15_30;

	setp.lt.f64	%p16, %fd13, 0d0000000000000000;
	add.f64 	%fd121, %fd13, 0d7FF0000000000000;
	selp.f64	%fd213, 0d0000000000000000, %fd121, %p16;
	setp.geu.f32	%p17, %f1, 0f40874800;
	@%p17 bra 	BB15_30;

	shr.u32 	%r108, %r36, 31;
	add.s32 	%r109, %r36, %r108;
	shr.s32 	%r110, %r109, 1;
	shl.b32 	%r111, %r110, 20;
	add.s32 	%r112, %r111, %r38;
	mov.b64 	%fd122, {%r37, %r112};
	sub.s32 	%r113, %r36, %r110;
	shl.b32 	%r114, %r113, 20;
	add.s32 	%r115, %r114, 1072693248;
	mov.u32 	%r116, 0;
	mov.b64 	%fd123, {%r116, %r115};
	mul.f64 	%fd213, %fd122, %fd123;
	bra.uni 	BB15_30;

BB15_18:
	setp.gt.s32	%p21, %r40, -1;
	@%p21 bra 	BB15_21;

	cvt.rzi.f64.f64	%fd124, %fd17;
	setp.neu.f64	%p22, %fd124, %fd17;
	selp.f64	%fd211, 0dFFF8000000000000, %fd211, %p22;

BB15_21:
	mov.f64 	%fd24, %fd211;
	add.f64 	%fd25, %fd17, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r126}, %fd25;
	}
	and.b32  	%r127, %r126, 2146435072;
	setp.ne.s32	%p25, %r127, 2146435072;
	mov.f64 	%fd210, %fd24;
	@%p25 bra 	BB15_28;

	setp.gtu.f64	%p26, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd210, %fd25;
	@%p26 bra 	BB15_28;

	abs.f64 	%fd26, %fd17;
	setp.gtu.f64	%p27, %fd26, 0d7FF0000000000000;
	mov.f64 	%fd209, %fd25;
	mov.f64 	%fd210, %fd209;
	@%p27 bra 	BB15_28;

	setp.eq.f64	%p28, %fd26, 0d7FF0000000000000;
	@%p28 bra 	BB15_27;
	bra.uni 	BB15_25;

BB15_27:
	setp.eq.f64	%p30, %fd8, 0dBFF0000000000000;
	setp.gt.f64	%p31, %fd18, 0d3FF0000000000000;
	selp.b32	%r134, 2146435072, 0, %p31;
	xor.b32  	%r135, %r134, 2146435072;
	setp.lt.s32	%p32, %r39, 0;
	selp.b32	%r136, %r135, %r134, %p32;
	selp.b32	%r137, 1072693248, %r136, %p30;
	mov.u32 	%r138, 0;
	mov.b64 	%fd210, {%r138, %r137};
	bra.uni 	BB15_28;

BB15_25:
	setp.neu.f64	%p29, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd210, %fd24;
	@%p29 bra 	BB15_28;

	shr.s32 	%r128, %r39, 31;
	and.b32  	%r129, %r128, -2146435072;
	add.s32 	%r130, %r129, 2146435072;
	or.b32  	%r131, %r130, -2147483648;
	selp.b32	%r132, %r131, %r130, %p1;
	mov.u32 	%r133, 0;
	mov.b64 	%fd210, {%r133, %r132};

BB15_28:
	setp.eq.f64	%p33, %fd17, 0d0000000000000000;
	setp.eq.f64	%p34, %fd8, 0d3FF0000000000000;
	or.pred  	%p35, %p34, %p33;
	selp.f64	%fd213, 0d3FF0000000000000, %fd210, %p35;

BB15_30:
	add.f64 	%fd125, %fd213, 0dBFF0000000000000;
	mul.f64 	%fd214, %fd125, 0d4059000000000000;

BB15_31:
	setp.eq.s32	%p36, %r23, 0;
	cvt.rzi.s32.f64	%r41, %fd2;
	ld.v2.u32 	{%r139, %r140}, [%rd28+8];
	ld.v2.u32 	{%r141, %r142}, [%rd28];
	@%p36 bra 	BB15_33;
	bra.uni 	BB15_32;

BB15_33:
	setp.lt.s32	%p37, %r78, 30;
	setp.eq.s32	%p38, %r142, 31;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r143, 1, %r142, %p39;
	selp.u32	%r144, 1, 0, %p39;
	sub.s32 	%r145, %r139, %r75;
	sub.s32 	%r146, %r141, %r77;
	add.s32 	%r147, %r146, %r144;
	mul.lo.s32 	%r148, %r147, 30;
	mov.u32 	%r149, 30;
	sub.s32 	%r150, %r149, %r78;
	mov.u32 	%r151, 0;
	max.s32 	%r152, %r151, %r150;
	min.s32 	%r153, %r149, %r143;
	mad.lo.s32 	%r154, %r145, 360, %r148;
	add.s32 	%r155, %r154, %r152;
	add.s32 	%r156, %r155, %r153;
	add.s32 	%r245, %r156, -30;
	bra.uni 	BB15_34;

BB15_32:
	sub.s32 	%r245, %r140, %r76;

BB15_34:
	cvt.rn.f64.s32	%fd126, %r245;
	div.rn.f64 	%fd35, %fd126, 0d4076800000000000;
	setp.eq.s32	%p40, %r41, 0;
	@%p40 bra 	BB15_54;
	bra.uni 	BB15_35;

BB15_54:
	fma.rn.f64 	%fd222, %fd6, %fd35, 0d3FF0000000000000;
	bra.uni 	BB15_55;

BB15_35:
	setp.eq.s32	%p41, %r41, 1;
	@%p41 bra 	BB15_40;
	bra.uni 	BB15_36;

BB15_40:
	mul.f64 	%fd40, %fd7, %fd35;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r52}, %fd40;
	}
	bfe.u32 	%r169, %r52, 20, 11;
	add.s32 	%r170, %r169, -1012;
	mov.b64 	 %rd26, %fd40;
	shl.b64 	%rd6, %rd26, %r170;
	setp.eq.s64	%p46, %rd6, -9223372036854775808;
	abs.f64 	%fd41, %fd9;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd41;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd221, [retval0+0];
	
	//{
	}// Callseq End 4
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd9;
	}
	setp.lt.s32	%p47, %r53, 0;
	and.pred  	%p2, %p47, %p46;
	@!%p2 bra 	BB15_42;
	bra.uni 	BB15_41;

BB15_41:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd221;
	}
	xor.b32  	%r172, %r171, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd221;
	}
	mov.b64 	%fd221, {%r173, %r172};

BB15_42:
	mov.f64 	%fd220, %fd221;
	setp.eq.f64	%p48, %fd9, 0d0000000000000000;
	@%p48 bra 	BB15_45;
	bra.uni 	BB15_43;

BB15_45:
	selp.b32	%r174, %r53, 0, %p46;
	or.b32  	%r175, %r174, 2146435072;
	setp.lt.s32	%p52, %r52, 0;
	selp.b32	%r176, %r175, %r174, %p52;
	mov.u32 	%r177, 0;
	mov.b64 	%fd220, {%r177, %r176};
	bra.uni 	BB15_46;

BB15_36:
	mov.f64 	%fd222, 0d0000000000000000;
	setp.ne.s32	%p42, %r41, 2;
	@%p42 bra 	BB15_55;

	mul.f64 	%fd36, %fd6, %fd35;
	mov.f64 	%fd128, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd129, %fd36, %fd128;
	mov.f64 	%fd130, 0d4338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd131;
	}
	mov.f64 	%fd132, 0dC338000000000000;
	add.rn.f64 	%fd133, %fd131, %fd132;
	mov.f64 	%fd134, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd135, %fd133, %fd134, %fd36;
	mov.f64 	%fd136, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd137, %fd133, %fd136, %fd135;
	mov.f64 	%fd138, 0d3E928AF3FCA213EA;
	mov.f64 	%fd139, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd140, %fd139, %fd137, %fd138;
	mov.f64 	%fd141, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd142, %fd140, %fd137, %fd141;
	mov.f64 	%fd143, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd144, %fd142, %fd137, %fd143;
	mov.f64 	%fd145, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd146, %fd144, %fd137, %fd145;
	mov.f64 	%fd147, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd148, %fd146, %fd137, %fd147;
	mov.f64 	%fd149, 0d3F81111111122322;
	fma.rn.f64 	%fd150, %fd148, %fd137, %fd149;
	mov.f64 	%fd151, 0d3FA55555555502A1;
	fma.rn.f64 	%fd152, %fd150, %fd137, %fd151;
	mov.f64 	%fd153, 0d3FC5555555555511;
	fma.rn.f64 	%fd154, %fd152, %fd137, %fd153;
	mov.f64 	%fd155, 0d3FE000000000000B;
	fma.rn.f64 	%fd156, %fd154, %fd137, %fd155;
	mov.f64 	%fd157, 0d3FF0000000000000;
	fma.rn.f64 	%fd158, %fd156, %fd137, %fd157;
	fma.rn.f64 	%fd159, %fd158, %fd137, %fd157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r50, %temp}, %fd159;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r51}, %fd159;
	}
	shl.b32 	%r157, %r49, 20;
	add.s32 	%r158, %r51, %r157;
	mov.b64 	%fd222, {%r50, %r158};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd36;
	}
	mov.b32 	 %f5, %r159;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p43, %f2, 0f4086232B;
	@%p43 bra 	BB15_55;

	setp.lt.f64	%p44, %fd36, 0d0000000000000000;
	add.f64 	%fd160, %fd36, 0d7FF0000000000000;
	selp.f64	%fd222, 0d0000000000000000, %fd160, %p44;
	setp.geu.f32	%p45, %f2, 0f40874800;
	@%p45 bra 	BB15_55;

	shr.u32 	%r160, %r49, 31;
	add.s32 	%r161, %r49, %r160;
	shr.s32 	%r162, %r161, 1;
	shl.b32 	%r163, %r162, 20;
	add.s32 	%r164, %r163, %r51;
	mov.b64 	%fd161, {%r50, %r164};
	sub.s32 	%r165, %r49, %r162;
	shl.b32 	%r166, %r165, 20;
	add.s32 	%r167, %r166, 1072693248;
	mov.u32 	%r168, 0;
	mov.b64 	%fd162, {%r168, %r167};
	mul.f64 	%fd222, %fd161, %fd162;
	bra.uni 	BB15_55;

BB15_43:
	setp.gt.s32	%p49, %r53, -1;
	@%p49 bra 	BB15_46;

	cvt.rzi.f64.f64	%fd163, %fd40;
	setp.neu.f64	%p50, %fd163, %fd40;
	selp.f64	%fd220, 0dFFF8000000000000, %fd220, %p50;

BB15_46:
	mov.f64 	%fd47, %fd220;
	add.f64 	%fd48, %fd40, %fd9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r178}, %fd48;
	}
	and.b32  	%r179, %r178, 2146435072;
	setp.ne.s32	%p53, %r179, 2146435072;
	mov.f64 	%fd219, %fd47;
	@%p53 bra 	BB15_53;

	setp.gtu.f64	%p54, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd219, %fd48;
	@%p54 bra 	BB15_53;

	abs.f64 	%fd49, %fd40;
	setp.gtu.f64	%p55, %fd49, 0d7FF0000000000000;
	mov.f64 	%fd218, %fd48;
	mov.f64 	%fd219, %fd218;
	@%p55 bra 	BB15_53;

	setp.eq.f64	%p56, %fd49, 0d7FF0000000000000;
	@%p56 bra 	BB15_52;
	bra.uni 	BB15_50;

BB15_52:
	setp.eq.f64	%p58, %fd9, 0dBFF0000000000000;
	setp.gt.f64	%p59, %fd41, 0d3FF0000000000000;
	selp.b32	%r186, 2146435072, 0, %p59;
	xor.b32  	%r187, %r186, 2146435072;
	setp.lt.s32	%p60, %r52, 0;
	selp.b32	%r188, %r187, %r186, %p60;
	selp.b32	%r189, 1072693248, %r188, %p58;
	mov.u32 	%r190, 0;
	mov.b64 	%fd219, {%r190, %r189};
	bra.uni 	BB15_53;

BB15_50:
	setp.neu.f64	%p57, %fd41, 0d7FF0000000000000;
	mov.f64 	%fd219, %fd47;
	@%p57 bra 	BB15_53;

	shr.s32 	%r180, %r52, 31;
	and.b32  	%r181, %r180, -2146435072;
	add.s32 	%r182, %r181, 2146435072;
	or.b32  	%r183, %r182, -2147483648;
	selp.b32	%r184, %r183, %r182, %p2;
	mov.u32 	%r185, 0;
	mov.b64 	%fd219, {%r185, %r184};

BB15_53:
	setp.eq.f64	%p61, %fd40, 0d0000000000000000;
	setp.eq.f64	%p62, %fd9, 0d3FF0000000000000;
	or.pred  	%p63, %p62, %p61;
	selp.f64	%fd222, 0d3FF0000000000000, %fd219, %p63;

BB15_55:
	rcp.rn.f64 	%fd164, %fd222;
	fma.rn.f64 	%fd223, %fd214, %fd164, %fd223;

BB15_56:
	add.s64 	%rd28, %rd28, 56;
	add.s32 	%r243, %r243, 1;
	setp.lt.s32	%p64, %r243, %r68;
	@%p64 bra 	BB15_4;

BB15_57:
	cvt.rzi.s32.f64	%r55, %fd2;
	setp.eq.s32	%p65, %r23, 0;
	@%p65 bra 	BB15_59;

	sub.s32 	%r246, %r239, %r76;
	bra.uni 	BB15_60;

BB15_59:
	setp.lt.s32	%p66, %r78, 30;
	setp.eq.s32	%p67, %r241, 31;
	and.pred  	%p68, %p67, %p66;
	selp.b32	%r191, 1, %r241, %p68;
	selp.u32	%r192, 1, 0, %p68;
	sub.s32 	%r193, %r240, %r75;
	sub.s32 	%r194, %r242, %r77;
	add.s32 	%r195, %r194, %r192;
	mul.lo.s32 	%r196, %r195, 30;
	mov.u32 	%r197, 30;
	sub.s32 	%r198, %r197, %r78;
	mov.u32 	%r199, 0;
	max.s32 	%r200, %r199, %r198;
	min.s32 	%r201, %r197, %r191;
	mad.lo.s32 	%r202, %r193, 360, %r196;
	add.s32 	%r203, %r202, %r200;
	add.s32 	%r204, %r203, %r201;
	add.s32 	%r246, %r204, -30;

BB15_60:
	cvt.rn.f64.s32	%fd165, %r246;
	div.rn.f64 	%fd59, %fd165, 0d4076800000000000;
	setp.eq.s32	%p69, %r55, 0;
	@%p69 bra 	BB15_80;

	setp.eq.s32	%p70, %r55, 1;
	@%p70 bra 	BB15_66;
	bra.uni 	BB15_62;

BB15_66:
	div.rn.f64 	%fd202, %fd6, %fd7;
	add.f64 	%fd64, %fd202, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd64;
	}
	mul.f64 	%fd65, %fd7, %fd59;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd65;
	}
	bfe.u32 	%r217, %r63, 20, 11;
	add.s32 	%r218, %r217, -1012;
	mov.b64 	 %rd27, %fd65;
	shl.b64 	%rd8, %rd27, %r218;
	setp.eq.s64	%p75, %rd8, -9223372036854775808;
	abs.f64 	%fd66, %fd64;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd230, [retval0+0];
	
	//{
	}// Callseq End 5
	setp.lt.s32	%p76, %r62, 0;
	and.pred  	%p3, %p76, %p75;
	@!%p3 bra 	BB15_68;
	bra.uni 	BB15_67;

BB15_67:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd230;
	}
	xor.b32  	%r220, %r219, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd230;
	}
	mov.b64 	%fd230, {%r221, %r220};

BB15_68:
	mov.f64 	%fd229, %fd230;
	setp.eq.f64	%p77, %fd64, 0d0000000000000000;
	@%p77 bra 	BB15_71;
	bra.uni 	BB15_69;

BB15_71:
	selp.b32	%r222, %r62, 0, %p75;
	or.b32  	%r223, %r222, 2146435072;
	setp.lt.s32	%p81, %r63, 0;
	selp.b32	%r224, %r223, %r222, %p81;
	mov.u32 	%r225, 0;
	mov.b64 	%fd229, {%r225, %r224};
	bra.uni 	BB15_72;

BB15_80:
	fma.rn.f64 	%fd231, %fd6, %fd59, 0d3FF0000000000000;
	bra.uni 	BB15_81;

BB15_62:
	mov.f64 	%fd231, 0d0000000000000000;
	setp.ne.s32	%p71, %r55, 2;
	@%p71 bra 	BB15_81;

	mul.f64 	%fd60, %fd6, %fd59;
	mov.f64 	%fd167, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd168, %fd60, %fd167;
	mov.f64 	%fd169, 0d4338000000000000;
	add.rn.f64 	%fd170, %fd168, %fd169;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r59, %temp}, %fd170;
	}
	mov.f64 	%fd171, 0dC338000000000000;
	add.rn.f64 	%fd172, %fd170, %fd171;
	mov.f64 	%fd173, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd174, %fd172, %fd173, %fd60;
	mov.f64 	%fd175, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd176, %fd172, %fd175, %fd174;
	mov.f64 	%fd177, 0d3E928AF3FCA213EA;
	mov.f64 	%fd178, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd179, %fd178, %fd176, %fd177;
	mov.f64 	%fd180, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd181, %fd179, %fd176, %fd180;
	mov.f64 	%fd182, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd183, %fd181, %fd176, %fd182;
	mov.f64 	%fd184, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd185, %fd183, %fd176, %fd184;
	mov.f64 	%fd186, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd187, %fd185, %fd176, %fd186;
	mov.f64 	%fd188, 0d3F81111111122322;
	fma.rn.f64 	%fd189, %fd187, %fd176, %fd188;
	mov.f64 	%fd190, 0d3FA55555555502A1;
	fma.rn.f64 	%fd191, %fd189, %fd176, %fd190;
	mov.f64 	%fd192, 0d3FC5555555555511;
	fma.rn.f64 	%fd193, %fd191, %fd176, %fd192;
	mov.f64 	%fd194, 0d3FE000000000000B;
	fma.rn.f64 	%fd195, %fd193, %fd176, %fd194;
	mov.f64 	%fd196, 0d3FF0000000000000;
	fma.rn.f64 	%fd197, %fd195, %fd176, %fd196;
	fma.rn.f64 	%fd198, %fd197, %fd176, %fd196;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd198;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r61}, %fd198;
	}
	shl.b32 	%r205, %r59, 20;
	add.s32 	%r206, %r61, %r205;
	mov.b64 	%fd231, {%r60, %r206};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r207}, %fd60;
	}
	mov.b32 	 %f6, %r207;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p72, %f3, 0f4086232B;
	@%p72 bra 	BB15_81;

	setp.lt.f64	%p73, %fd60, 0d0000000000000000;
	add.f64 	%fd199, %fd60, 0d7FF0000000000000;
	selp.f64	%fd231, 0d0000000000000000, %fd199, %p73;
	setp.geu.f32	%p74, %f3, 0f40874800;
	@%p74 bra 	BB15_81;

	shr.u32 	%r208, %r59, 31;
	add.s32 	%r209, %r59, %r208;
	shr.s32 	%r210, %r209, 1;
	shl.b32 	%r211, %r210, 20;
	add.s32 	%r212, %r211, %r61;
	mov.b64 	%fd200, {%r60, %r212};
	sub.s32 	%r213, %r59, %r210;
	shl.b32 	%r214, %r213, 20;
	add.s32 	%r215, %r214, 1072693248;
	mov.u32 	%r216, 0;
	mov.b64 	%fd201, {%r216, %r215};
	mul.f64 	%fd231, %fd200, %fd201;
	bra.uni 	BB15_81;

BB15_69:
	setp.gt.s32	%p78, %r62, -1;
	@%p78 bra 	BB15_72;

	cvt.rzi.f64.f64	%fd203, %fd65;
	setp.neu.f64	%p79, %fd203, %fd65;
	selp.f64	%fd229, 0dFFF8000000000000, %fd229, %p79;

BB15_72:
	mov.f64 	%fd72, %fd229;
	add.f64 	%fd73, %fd65, %fd64;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r226}, %fd73;
	}
	and.b32  	%r227, %r226, 2146435072;
	setp.ne.s32	%p82, %r227, 2146435072;
	mov.f64 	%fd228, %fd72;
	@%p82 bra 	BB15_79;

	setp.gtu.f64	%p83, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd228, %fd73;
	@%p83 bra 	BB15_79;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p84, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd227, %fd73;
	mov.f64 	%fd228, %fd227;
	@%p84 bra 	BB15_79;

	setp.eq.f64	%p85, %fd74, 0d7FF0000000000000;
	@%p85 bra 	BB15_78;
	bra.uni 	BB15_76;

BB15_78:
	setp.gt.f64	%p87, %fd66, 0d3FF0000000000000;
	selp.b32	%r234, 2146435072, 0, %p87;
	xor.b32  	%r235, %r234, 2146435072;
	setp.lt.s32	%p88, %r63, 0;
	selp.b32	%r236, %r235, %r234, %p88;
	setp.eq.f64	%p89, %fd64, 0dBFF0000000000000;
	selp.b32	%r237, 1072693248, %r236, %p89;
	mov.u32 	%r238, 0;
	mov.b64 	%fd228, {%r238, %r237};
	bra.uni 	BB15_79;

BB15_76:
	setp.neu.f64	%p86, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd228, %fd72;
	@%p86 bra 	BB15_79;

	shr.s32 	%r228, %r63, 31;
	and.b32  	%r229, %r228, -2146435072;
	add.s32 	%r230, %r229, 2146435072;
	or.b32  	%r231, %r230, -2147483648;
	selp.b32	%r232, %r231, %r230, %p3;
	mov.u32 	%r233, 0;
	mov.b64 	%fd228, {%r233, %r232};

BB15_79:
	setp.eq.f64	%p90, %fd65, 0d0000000000000000;
	setp.eq.f64	%p91, %fd64, 0d3FF0000000000000;
	or.pred  	%p92, %p91, %p90;
	selp.f64	%fd231, 0d3FF0000000000000, %fd228, %p92;

BB15_81:
	rcp.rn.f64 	%fd204, %fd231;
	div.rn.f64 	%fd205, %fd223, %fd204;
	st.param.f64	[func_retval0+0], %fd205;
	ret;
}

	// .globl	_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_0[72],
	.param .align 4 .b8 _Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1[16],
	.param .b32 _Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3[40],
	.param .b32 _Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<26>;


	ld.param.u32 	%r1, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r23, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r28, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd30, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd29, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd1, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r32, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4];
	add.s32 	%r2, %r32, -1;
	mov.u32 	%r104, 0;

BB16_1:
	mov.u32 	%r103, %r104;
	mul.wide.s32 	%rd17, %r103, 56;
	add.s64 	%rd18, %rd1, %rd17;
	ld.u32 	%r34, [%rd18+12];
	setp.lt.s32	%p2, %r34, %r1;
	setp.lt.s32	%p3, %r103, %r2;
	and.pred  	%p4, %p2, %p3;
	add.s32 	%r104, %r103, 1;
	@%p4 bra 	BB16_1;

	mov.f64 	%fd89, 0d0000000000000000;
	setp.ge.s32	%p5, %r103, %r32;
	@%p5 bra 	BB16_33;

	div.rn.f64 	%fd33, %fd29, %fd30;
	add.f64 	%fd1, %fd33, 0d3FF0000000000000;
	add.s64 	%rd20, %rd17, %rd1;
	add.s64 	%rd25, %rd20, 56;
	mov.f64 	%fd32, 0d0000000000000000;
	mov.f64 	%fd88, %fd32;

BB16_4:
	ld.u32 	%r35, [%rd25+-28];
	setp.le.s32	%p6, %r1, %r35;
	mov.f64 	%fd87, %fd32;
	@%p6 bra 	BB16_31;

	ld.param.u64 	%rd24, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_0+32];
	ld.param.u32 	%r98, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd21, %r98, 16;
	add.s64 	%rd22, %rd24, %rd21;
	ld.u32 	%r36, [%rd22+12];
	setp.gt.s32	%p7, %r1, %r36;
	mov.f64 	%fd86, %fd32;
	mov.f64 	%fd87, %fd86;
	@%p7 bra 	BB16_31;

	ld.param.u32 	%r101, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+4];
	ld.param.u32 	%r100, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+8];
	ld.param.u32 	%r99, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+36];
	setp.eq.s32	%p8, %r99, 0;
	ld.v2.u32 	{%r37, %r38}, [%rd25+-16];
	setp.lt.s32	%p9, %r1, %r38;
	ld.v2.u32 	{%r40, %r41}, [%rd25+-24];
	selp.b32	%r9, %r1, %r38, %p9;
	selp.b32	%r8, %r100, %r37, %p9;
	selp.b32	%r7, %r101, %r41, %p9;
	selp.b32	%r6, %r23, %r40, %p9;
	ld.v2.u32 	{%r45, %r46}, [%rd25+-32];
	ld.v2.u32 	{%r47, %r48}, [%rd25+-40];
	@%p8 bra 	BB16_8;
	bra.uni 	BB16_7;

BB16_8:
	setp.lt.s32	%p10, %r48, 30;
	setp.eq.s32	%p11, %r7, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r49, 1, %r7, %p12;
	selp.u32	%r50, 1, 0, %p12;
	sub.s32 	%r51, %r8, %r45;
	sub.s32 	%r52, %r6, %r47;
	add.s32 	%r53, %r52, %r50;
	mul.lo.s32 	%r54, %r53, 30;
	mov.u32 	%r55, 30;
	sub.s32 	%r56, %r55, %r48;
	mov.u32 	%r57, 0;
	max.s32 	%r58, %r57, %r56;
	min.s32 	%r59, %r55, %r49;
	mad.lo.s32 	%r60, %r51, 360, %r54;
	add.s32 	%r61, %r60, %r58;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r105, %r62, -30;
	bra.uni 	BB16_9;

BB16_7:
	sub.s32 	%r105, %r9, %r46;

BB16_9:
	setp.eq.s32	%p13, %r28, 0;
	cvt.rn.f64.s32	%fd36, %r105;
	div.rn.f64 	%fd3, %fd36, 0d4076800000000000;
	@%p13 bra 	BB16_29;
	bra.uni 	BB16_10;

BB16_29:
	fma.rn.f64 	%fd84, %fd29, %fd3, 0d3FF0000000000000;
	bra.uni 	BB16_30;

BB16_10:
	setp.eq.s32	%p14, %r28, 1;
	@%p14 bra 	BB16_15;
	bra.uni 	BB16_11;

BB16_15:
	ld.param.f64 	%fd76, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+16];
	mul.f64 	%fd8, %fd76, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd8;
	}
	bfe.u32 	%r75, %r20, 20, 11;
	add.s32 	%r76, %r75, -1012;
	mov.b64 	 %rd23, %fd8;
	shl.b64 	%rd5, %rd23, %r76;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd83, [retval0+0];
	
	//{
	}// Callseq End 6
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd1;
	}
	setp.lt.s32	%p20, %r21, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB16_17;
	bra.uni 	BB16_16;

BB16_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd83;
	}
	xor.b32  	%r78, %r77, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r79, %temp}, %fd83;
	}
	mov.b64 	%fd83, {%r79, %r78};

BB16_17:
	mov.f64 	%fd82, %fd83;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB16_20;
	bra.uni 	BB16_18;

BB16_20:
	selp.b32	%r80, %r21, 0, %p19;
	or.b32  	%r81, %r80, 2146435072;
	setp.lt.s32	%p25, %r20, 0;
	selp.b32	%r82, %r81, %r80, %p25;
	mov.u32 	%r83, 0;
	mov.b64 	%fd82, {%r83, %r82};
	bra.uni 	BB16_21;

BB16_11:
	mov.f64 	%fd84, 0d0000000000000000;
	setp.ne.s32	%p15, %r28, 2;
	@%p15 bra 	BB16_30;

	mul.f64 	%fd4, %fd29, %fd3;
	mov.f64 	%fd38, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd39, %fd4, %fd38;
	mov.f64 	%fd40, 0d4338000000000000;
	add.rn.f64 	%fd41, %fd39, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd41;
	}
	mov.f64 	%fd42, 0dC338000000000000;
	add.rn.f64 	%fd43, %fd41, %fd42;
	mov.f64 	%fd44, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd45, %fd43, %fd44, %fd4;
	mov.f64 	%fd46, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd47, %fd43, %fd46, %fd45;
	mov.f64 	%fd48, 0d3E928AF3FCA213EA;
	mov.f64 	%fd49, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd50, %fd49, %fd47, %fd48;
	mov.f64 	%fd51, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd52, %fd50, %fd47, %fd51;
	mov.f64 	%fd53, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd54, %fd52, %fd47, %fd53;
	mov.f64 	%fd55, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd56, %fd54, %fd47, %fd55;
	mov.f64 	%fd57, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd58, %fd56, %fd47, %fd57;
	mov.f64 	%fd59, 0d3F81111111122322;
	fma.rn.f64 	%fd60, %fd58, %fd47, %fd59;
	mov.f64 	%fd61, 0d3FA55555555502A1;
	fma.rn.f64 	%fd62, %fd60, %fd47, %fd61;
	mov.f64 	%fd63, 0d3FC5555555555511;
	fma.rn.f64 	%fd64, %fd62, %fd47, %fd63;
	mov.f64 	%fd65, 0d3FE000000000000B;
	fma.rn.f64 	%fd66, %fd64, %fd47, %fd65;
	mov.f64 	%fd67, 0d3FF0000000000000;
	fma.rn.f64 	%fd68, %fd66, %fd47, %fd67;
	fma.rn.f64 	%fd69, %fd68, %fd47, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd69;
	}
	shl.b32 	%r63, %r17, 20;
	add.s32 	%r64, %r19, %r63;
	mov.b64 	%fd84, {%r18, %r64};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd4;
	}
	mov.b32 	 %f2, %r65;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB16_30;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd70, %fd4, 0d7FF0000000000000;
	selp.f64	%fd84, 0d0000000000000000, %fd70, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB16_30;

	shr.u32 	%r66, %r17, 31;
	add.s32 	%r67, %r17, %r66;
	shr.s32 	%r68, %r67, 1;
	shl.b32 	%r69, %r68, 20;
	add.s32 	%r70, %r69, %r19;
	mov.b64 	%fd71, {%r18, %r70};
	sub.s32 	%r71, %r17, %r68;
	shl.b32 	%r72, %r71, 20;
	add.s32 	%r73, %r72, 1072693248;
	mov.u32 	%r74, 0;
	mov.b64 	%fd72, {%r74, %r73};
	mul.f64 	%fd84, %fd71, %fd72;
	bra.uni 	BB16_30;

BB16_18:
	setp.gt.s32	%p22, %r21, -1;
	@%p22 bra 	BB16_21;

	cvt.rzi.f64.f64	%fd73, %fd8;
	setp.neu.f64	%p23, %fd73, %fd8;
	selp.f64	%fd82, 0dFFF8000000000000, %fd82, %p23;

BB16_21:
	mov.f64 	%fd15, %fd82;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd16;
	}
	and.b32  	%r85, %r84, 2146435072;
	setp.ne.s32	%p26, %r85, 2146435072;
	mov.f64 	%fd81, %fd15;
	@%p26 bra 	BB16_28;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd16;
	@%p27 bra 	BB16_28;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd80, %fd16;
	mov.f64 	%fd81, %fd80;
	@%p28 bra 	BB16_28;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB16_27;
	bra.uni 	BB16_25;

BB16_27:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r92, 2146435072, 0, %p32;
	xor.b32  	%r93, %r92, 2146435072;
	setp.lt.s32	%p33, %r20, 0;
	selp.b32	%r94, %r93, %r92, %p33;
	selp.b32	%r95, 1072693248, %r94, %p31;
	mov.u32 	%r96, 0;
	mov.b64 	%fd81, {%r96, %r95};
	bra.uni 	BB16_28;

BB16_25:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd15;
	@%p30 bra 	BB16_28;

	shr.s32 	%r86, %r20, 31;
	and.b32  	%r87, %r86, -2146435072;
	add.s32 	%r88, %r87, 2146435072;
	or.b32  	%r89, %r88, -2147483648;
	selp.b32	%r90, %r89, %r88, %p1;
	mov.u32 	%r91, 0;
	mov.b64 	%fd81, {%r91, %r90};

BB16_28:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd84, 0d3FF0000000000000, %fd81, %p36;

BB16_30:
	add.f64 	%fd74, %fd84, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd74, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB16_31:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r97, [_Z19getAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd25, %rd25, 56;
	add.s32 	%r103, %r103, 1;
	setp.lt.s32	%p37, %r103, %r97;
	@%p37 bra 	BB16_4;

	mul.f64 	%fd89, %fd88, 0d4059000000000000;

BB16_33:
	div.rn.f64 	%fd75, %fd89, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd75;
	ret;
}

	// .globl	_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_0[72],
	.param .align 4 .b8 _Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1[16],
	.param .b32 _Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3[40],
	.param .b32 _Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<26>;


	ld.param.u32 	%r1, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r23, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r28, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd30, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd29, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd1, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r32, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4];
	add.s32 	%r2, %r32, -1;
	mov.u32 	%r104, 0;

BB17_1:
	mov.u32 	%r103, %r104;
	mul.wide.s32 	%rd17, %r103, 56;
	add.s64 	%rd18, %rd1, %rd17;
	ld.u32 	%r34, [%rd18+12];
	setp.lt.s32	%p2, %r34, %r1;
	setp.lt.s32	%p3, %r103, %r2;
	and.pred  	%p4, %p2, %p3;
	add.s32 	%r104, %r103, 1;
	@%p4 bra 	BB17_1;

	mov.f64 	%fd89, 0d0000000000000000;
	setp.ge.s32	%p5, %r103, %r32;
	@%p5 bra 	BB17_33;

	div.rn.f64 	%fd33, %fd29, %fd30;
	add.f64 	%fd1, %fd33, 0d3FF0000000000000;
	add.s64 	%rd20, %rd17, %rd1;
	add.s64 	%rd25, %rd20, 56;
	mov.f64 	%fd32, 0d0000000000000000;
	mov.f64 	%fd88, %fd32;

BB17_4:
	ld.u32 	%r35, [%rd25+-28];
	setp.le.s32	%p6, %r1, %r35;
	mov.f64 	%fd87, %fd32;
	@%p6 bra 	BB17_31;

	ld.param.u64 	%rd24, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_0+32];
	ld.param.u32 	%r98, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd21, %r98, 16;
	add.s64 	%rd22, %rd24, %rd21;
	ld.u32 	%r36, [%rd22+12];
	setp.gt.s32	%p7, %r1, %r36;
	mov.f64 	%fd86, %fd32;
	mov.f64 	%fd87, %fd86;
	@%p7 bra 	BB17_31;

	ld.param.u32 	%r101, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+4];
	ld.param.u32 	%r100, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+8];
	ld.param.u32 	%r99, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+36];
	setp.eq.s32	%p8, %r99, 0;
	ld.v2.u32 	{%r37, %r38}, [%rd25+-16];
	setp.lt.s32	%p9, %r1, %r38;
	ld.v2.u32 	{%r40, %r41}, [%rd25+-24];
	selp.b32	%r9, %r1, %r38, %p9;
	selp.b32	%r8, %r100, %r37, %p9;
	selp.b32	%r7, %r101, %r41, %p9;
	selp.b32	%r6, %r23, %r40, %p9;
	ld.v2.u32 	{%r45, %r46}, [%rd25+-32];
	ld.v2.u32 	{%r47, %r48}, [%rd25+-40];
	@%p8 bra 	BB17_8;
	bra.uni 	BB17_7;

BB17_8:
	setp.lt.s32	%p10, %r48, 30;
	setp.eq.s32	%p11, %r7, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r49, 1, %r7, %p12;
	selp.u32	%r50, 1, 0, %p12;
	sub.s32 	%r51, %r8, %r45;
	sub.s32 	%r52, %r6, %r47;
	add.s32 	%r53, %r52, %r50;
	mul.lo.s32 	%r54, %r53, 30;
	mov.u32 	%r55, 30;
	sub.s32 	%r56, %r55, %r48;
	mov.u32 	%r57, 0;
	max.s32 	%r58, %r57, %r56;
	min.s32 	%r59, %r55, %r49;
	mad.lo.s32 	%r60, %r51, 360, %r54;
	add.s32 	%r61, %r60, %r58;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r105, %r62, -30;
	bra.uni 	BB17_9;

BB17_7:
	sub.s32 	%r105, %r9, %r46;

BB17_9:
	setp.eq.s32	%p13, %r28, 0;
	cvt.rn.f64.s32	%fd36, %r105;
	div.rn.f64 	%fd3, %fd36, 0d4076800000000000;
	@%p13 bra 	BB17_29;
	bra.uni 	BB17_10;

BB17_29:
	fma.rn.f64 	%fd84, %fd29, %fd3, 0d3FF0000000000000;
	bra.uni 	BB17_30;

BB17_10:
	setp.eq.s32	%p14, %r28, 1;
	@%p14 bra 	BB17_15;
	bra.uni 	BB17_11;

BB17_15:
	ld.param.f64 	%fd76, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+16];
	mul.f64 	%fd8, %fd76, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd8;
	}
	bfe.u32 	%r75, %r20, 20, 11;
	add.s32 	%r76, %r75, -1012;
	mov.b64 	 %rd23, %fd8;
	shl.b64 	%rd5, %rd23, %r76;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd83, [retval0+0];
	
	//{
	}// Callseq End 7
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd1;
	}
	setp.lt.s32	%p20, %r21, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB17_17;
	bra.uni 	BB17_16;

BB17_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd83;
	}
	xor.b32  	%r78, %r77, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r79, %temp}, %fd83;
	}
	mov.b64 	%fd83, {%r79, %r78};

BB17_17:
	mov.f64 	%fd82, %fd83;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB17_20;
	bra.uni 	BB17_18;

BB17_20:
	selp.b32	%r80, %r21, 0, %p19;
	or.b32  	%r81, %r80, 2146435072;
	setp.lt.s32	%p25, %r20, 0;
	selp.b32	%r82, %r81, %r80, %p25;
	mov.u32 	%r83, 0;
	mov.b64 	%fd82, {%r83, %r82};
	bra.uni 	BB17_21;

BB17_11:
	mov.f64 	%fd84, 0d0000000000000000;
	setp.ne.s32	%p15, %r28, 2;
	@%p15 bra 	BB17_30;

	mul.f64 	%fd4, %fd29, %fd3;
	mov.f64 	%fd38, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd39, %fd4, %fd38;
	mov.f64 	%fd40, 0d4338000000000000;
	add.rn.f64 	%fd41, %fd39, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd41;
	}
	mov.f64 	%fd42, 0dC338000000000000;
	add.rn.f64 	%fd43, %fd41, %fd42;
	mov.f64 	%fd44, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd45, %fd43, %fd44, %fd4;
	mov.f64 	%fd46, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd47, %fd43, %fd46, %fd45;
	mov.f64 	%fd48, 0d3E928AF3FCA213EA;
	mov.f64 	%fd49, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd50, %fd49, %fd47, %fd48;
	mov.f64 	%fd51, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd52, %fd50, %fd47, %fd51;
	mov.f64 	%fd53, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd54, %fd52, %fd47, %fd53;
	mov.f64 	%fd55, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd56, %fd54, %fd47, %fd55;
	mov.f64 	%fd57, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd58, %fd56, %fd47, %fd57;
	mov.f64 	%fd59, 0d3F81111111122322;
	fma.rn.f64 	%fd60, %fd58, %fd47, %fd59;
	mov.f64 	%fd61, 0d3FA55555555502A1;
	fma.rn.f64 	%fd62, %fd60, %fd47, %fd61;
	mov.f64 	%fd63, 0d3FC5555555555511;
	fma.rn.f64 	%fd64, %fd62, %fd47, %fd63;
	mov.f64 	%fd65, 0d3FE000000000000B;
	fma.rn.f64 	%fd66, %fd64, %fd47, %fd65;
	mov.f64 	%fd67, 0d3FF0000000000000;
	fma.rn.f64 	%fd68, %fd66, %fd47, %fd67;
	fma.rn.f64 	%fd69, %fd68, %fd47, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd69;
	}
	shl.b32 	%r63, %r17, 20;
	add.s32 	%r64, %r19, %r63;
	mov.b64 	%fd84, {%r18, %r64};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd4;
	}
	mov.b32 	 %f2, %r65;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB17_30;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd70, %fd4, 0d7FF0000000000000;
	selp.f64	%fd84, 0d0000000000000000, %fd70, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB17_30;

	shr.u32 	%r66, %r17, 31;
	add.s32 	%r67, %r17, %r66;
	shr.s32 	%r68, %r67, 1;
	shl.b32 	%r69, %r68, 20;
	add.s32 	%r70, %r69, %r19;
	mov.b64 	%fd71, {%r18, %r70};
	sub.s32 	%r71, %r17, %r68;
	shl.b32 	%r72, %r71, 20;
	add.s32 	%r73, %r72, 1072693248;
	mov.u32 	%r74, 0;
	mov.b64 	%fd72, {%r74, %r73};
	mul.f64 	%fd84, %fd71, %fd72;
	bra.uni 	BB17_30;

BB17_18:
	setp.gt.s32	%p22, %r21, -1;
	@%p22 bra 	BB17_21;

	cvt.rzi.f64.f64	%fd73, %fd8;
	setp.neu.f64	%p23, %fd73, %fd8;
	selp.f64	%fd82, 0dFFF8000000000000, %fd82, %p23;

BB17_21:
	mov.f64 	%fd15, %fd82;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd16;
	}
	and.b32  	%r85, %r84, 2146435072;
	setp.ne.s32	%p26, %r85, 2146435072;
	mov.f64 	%fd81, %fd15;
	@%p26 bra 	BB17_28;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd16;
	@%p27 bra 	BB17_28;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd80, %fd16;
	mov.f64 	%fd81, %fd80;
	@%p28 bra 	BB17_28;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB17_27;
	bra.uni 	BB17_25;

BB17_27:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r92, 2146435072, 0, %p32;
	xor.b32  	%r93, %r92, 2146435072;
	setp.lt.s32	%p33, %r20, 0;
	selp.b32	%r94, %r93, %r92, %p33;
	selp.b32	%r95, 1072693248, %r94, %p31;
	mov.u32 	%r96, 0;
	mov.b64 	%fd81, {%r96, %r95};
	bra.uni 	BB17_28;

BB17_25:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd15;
	@%p30 bra 	BB17_28;

	shr.s32 	%r86, %r20, 31;
	and.b32  	%r87, %r86, -2146435072;
	add.s32 	%r88, %r87, 2146435072;
	or.b32  	%r89, %r88, -2147483648;
	selp.b32	%r90, %r89, %r88, %p1;
	mov.u32 	%r91, 0;
	mov.b64 	%fd81, {%r91, %r90};

BB17_28:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd84, 0d3FF0000000000000, %fd81, %p36;

BB17_30:
	add.f64 	%fd74, %fd84, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd74, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB17_31:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r97, [_Z20bondAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd25, %rd25, 56;
	add.s32 	%r103, %r103, 1;
	setp.lt.s32	%p37, %r103, %r97;
	@%p37 bra 	BB17_4;

	mul.f64 	%fd89, %fd88, 0d4059000000000000;

BB17_33:
	div.rn.f64 	%fd75, %fd89, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd75;
	ret;
}

	// .globl	_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i
.visible .func  (.param .b64 func_retval0) _Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i(
	.param .align 8 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_0[40],
	.param .align 8 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1[88],
	.param .b32 _Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_2,
	.param .align 4 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_3[16],
	.param .align 4 .b8 _Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_4[16],
	.param .b32 _Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_5
)
{
	.reg .pred 	%p<92>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<226>;
	.reg .f64 	%fd<230>;
	.reg .b64 	%rd<12>;


	ld.param.u32 	%r44, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_0+36];
	ld.param.u32 	%r41, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_0+24];
	ld.param.f64 	%fd75, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_0+16];
	ld.param.f64 	%fd74, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_0+8];
	ld.param.u64 	%rd7, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_0];
	ld.param.u32 	%r55, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1+80];
	ld.param.u32 	%r50, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1+60];
	ld.param.u32 	%r49, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1+56];
	ld.param.u32 	%r48, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1+52];
	ld.param.u32 	%r47, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1+48];
	ld.param.f64 	%fd78, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1+16];
	ld.param.f64 	%fd77, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1+8];
	ld.param.f64 	%fd76, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_1];
	ld.param.u32 	%r59, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_3+12];
	ld.param.u32 	%r60, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_5];
	mov.f64 	%fd221, 0d0000000000000000;
	setp.lt.s32	%p4, %r60, 1;
	@%p4 bra 	BB18_55;

	mov.u64 	%rd11, %rd7;
	div.rn.f64 	%fd83, %fd74, %fd75;
	add.f64 	%fd1, %fd83, 0d3FF0000000000000;
	div.rn.f64 	%fd84, %fd76, %fd78;
	add.f64 	%fd2, %fd84, 0d3FF0000000000000;
	mov.f64 	%fd221, 0d0000000000000000;
	mov.u32 	%r222, 0;

BB18_2:
	ld.u32 	%r62, [%rd11+12];
	setp.gt.s32	%p5, %r59, %r62;
	@%p5 bra 	BB18_54;

	ld.f64 	%fd212, [%rd11+48];
	setp.neu.f64	%p6, %fd212, 0dBFF0000000000000;
	@%p6 bra 	BB18_29;

	setp.eq.s32	%p7, %r44, 0;
	ld.v2.u32 	{%r63, %r64}, [%rd11+24];
	ld.v2.u32 	{%r65, %r66}, [%rd11+16];
	ld.v2.u32 	{%r67, %r68}, [%rd11+40];
	ld.v2.u32 	{%r69, %r70}, [%rd11+32];
	@%p7 bra 	BB18_6;
	bra.uni 	BB18_5;

BB18_6:
	setp.lt.s32	%p8, %r66, 30;
	setp.eq.s32	%p9, %r70, 31;
	and.pred  	%p10, %p9, %p8;
	selp.b32	%r71, 1, %r70, %p10;
	selp.u32	%r72, 1, 0, %p10;
	sub.s32 	%r73, %r67, %r63;
	sub.s32 	%r74, %r69, %r65;
	add.s32 	%r75, %r74, %r72;
	mul.lo.s32 	%r76, %r75, 30;
	mov.u32 	%r77, 30;
	sub.s32 	%r78, %r77, %r66;
	mov.u32 	%r79, 0;
	max.s32 	%r80, %r79, %r78;
	min.s32 	%r81, %r77, %r71;
	mad.lo.s32 	%r82, %r73, 360, %r76;
	add.s32 	%r83, %r82, %r80;
	add.s32 	%r84, %r83, %r81;
	add.s32 	%r223, %r84, -30;
	bra.uni 	BB18_7;

BB18_5:
	sub.s32 	%r223, %r68, %r64;

BB18_7:
	setp.eq.s32	%p11, %r41, 0;
	cvt.rn.f64.s32	%fd85, %r223;
	div.rn.f64 	%fd5, %fd85, 0d4076800000000000;
	@%p11 bra 	BB18_27;
	bra.uni 	BB18_8;

BB18_27:
	fma.rn.f64 	%fd211, %fd74, %fd5, 0d3FF0000000000000;
	bra.uni 	BB18_28;

BB18_8:
	setp.eq.s32	%p12, %r41, 1;
	@%p12 bra 	BB18_13;
	bra.uni 	BB18_9;

BB18_13:
	mul.f64 	%fd10, %fd75, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd10;
	}
	bfe.u32 	%r97, %r16, 20, 11;
	add.s32 	%r98, %r97, -1012;
	mov.b64 	 %rd8, %fd10;
	shl.b64 	%rd3, %rd8, %r98;
	setp.eq.s64	%p17, %rd3, -9223372036854775808;
	abs.f64 	%fd11, %fd1;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd11;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd10;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd210, [retval0+0];
	
	//{
	}// Callseq End 8
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd1;
	}
	setp.lt.s32	%p18, %r17, 0;
	and.pred  	%p1, %p18, %p17;
	@!%p1 bra 	BB18_15;
	bra.uni 	BB18_14;

BB18_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd210;
	}
	xor.b32  	%r100, %r99, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r101, %temp}, %fd210;
	}
	mov.b64 	%fd210, {%r101, %r100};

BB18_15:
	mov.f64 	%fd209, %fd210;
	setp.eq.f64	%p19, %fd1, 0d0000000000000000;
	@%p19 bra 	BB18_18;
	bra.uni 	BB18_16;

BB18_18:
	selp.b32	%r102, %r17, 0, %p17;
	or.b32  	%r103, %r102, 2146435072;
	setp.lt.s32	%p23, %r16, 0;
	selp.b32	%r104, %r103, %r102, %p23;
	mov.u32 	%r105, 0;
	mov.b64 	%fd209, {%r105, %r104};
	bra.uni 	BB18_19;

BB18_9:
	mov.f64 	%fd211, 0d0000000000000000;
	setp.ne.s32	%p13, %r41, 2;
	@%p13 bra 	BB18_28;

	mul.f64 	%fd6, %fd74, %fd5;
	mov.f64 	%fd87, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd88, %fd6, %fd87;
	mov.f64 	%fd89, 0d4338000000000000;
	add.rn.f64 	%fd90, %fd88, %fd89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd90;
	}
	mov.f64 	%fd91, 0dC338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	mov.f64 	%fd93, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd94, %fd92, %fd93, %fd6;
	mov.f64 	%fd95, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd96, %fd92, %fd95, %fd94;
	mov.f64 	%fd97, 0d3E928AF3FCA213EA;
	mov.f64 	%fd98, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd99, %fd98, %fd96, %fd97;
	mov.f64 	%fd100, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd101, %fd99, %fd96, %fd100;
	mov.f64 	%fd102, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd103, %fd101, %fd96, %fd102;
	mov.f64 	%fd104, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd105, %fd103, %fd96, %fd104;
	mov.f64 	%fd106, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd107, %fd105, %fd96, %fd106;
	mov.f64 	%fd108, 0d3F81111111122322;
	fma.rn.f64 	%fd109, %fd107, %fd96, %fd108;
	mov.f64 	%fd110, 0d3FA55555555502A1;
	fma.rn.f64 	%fd111, %fd109, %fd96, %fd110;
	mov.f64 	%fd112, 0d3FC5555555555511;
	fma.rn.f64 	%fd113, %fd111, %fd96, %fd112;
	mov.f64 	%fd114, 0d3FE000000000000B;
	fma.rn.f64 	%fd115, %fd113, %fd96, %fd114;
	mov.f64 	%fd116, 0d3FF0000000000000;
	fma.rn.f64 	%fd117, %fd115, %fd96, %fd116;
	fma.rn.f64 	%fd118, %fd117, %fd96, %fd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd118;
	}
	shl.b32 	%r85, %r13, 20;
	add.s32 	%r86, %r15, %r85;
	mov.b64 	%fd211, {%r14, %r86};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd6;
	}
	mov.b32 	 %f4, %r87;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p14, %f1, 0f4086232B;
	@%p14 bra 	BB18_28;

	setp.lt.f64	%p15, %fd6, 0d0000000000000000;
	add.f64 	%fd119, %fd6, 0d7FF0000000000000;
	selp.f64	%fd211, 0d0000000000000000, %fd119, %p15;
	setp.geu.f32	%p16, %f1, 0f40874800;
	@%p16 bra 	BB18_28;

	shr.u32 	%r88, %r13, 31;
	add.s32 	%r89, %r13, %r88;
	shr.s32 	%r90, %r89, 1;
	shl.b32 	%r91, %r90, 20;
	add.s32 	%r92, %r91, %r15;
	mov.b64 	%fd120, {%r14, %r92};
	sub.s32 	%r93, %r13, %r90;
	shl.b32 	%r94, %r93, 20;
	add.s32 	%r95, %r94, 1072693248;
	mov.u32 	%r96, 0;
	mov.b64 	%fd121, {%r96, %r95};
	mul.f64 	%fd211, %fd120, %fd121;
	bra.uni 	BB18_28;

BB18_16:
	setp.gt.s32	%p20, %r17, -1;
	@%p20 bra 	BB18_19;

	cvt.rzi.f64.f64	%fd122, %fd10;
	setp.neu.f64	%p21, %fd122, %fd10;
	selp.f64	%fd209, 0dFFF8000000000000, %fd209, %p21;

BB18_19:
	mov.f64 	%fd17, %fd209;
	add.f64 	%fd18, %fd10, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd18;
	}
	and.b32  	%r107, %r106, 2146435072;
	setp.ne.s32	%p24, %r107, 2146435072;
	mov.f64 	%fd208, %fd17;
	@%p24 bra 	BB18_26;

	setp.gtu.f64	%p25, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd208, %fd18;
	@%p25 bra 	BB18_26;

	abs.f64 	%fd19, %fd10;
	setp.gtu.f64	%p26, %fd19, 0d7FF0000000000000;
	mov.f64 	%fd207, %fd18;
	mov.f64 	%fd208, %fd207;
	@%p26 bra 	BB18_26;

	setp.eq.f64	%p27, %fd19, 0d7FF0000000000000;
	@%p27 bra 	BB18_25;
	bra.uni 	BB18_23;

BB18_25:
	setp.eq.f64	%p29, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p30, %fd11, 0d3FF0000000000000;
	selp.b32	%r114, 2146435072, 0, %p30;
	xor.b32  	%r115, %r114, 2146435072;
	setp.lt.s32	%p31, %r16, 0;
	selp.b32	%r116, %r115, %r114, %p31;
	selp.b32	%r117, 1072693248, %r116, %p29;
	mov.u32 	%r118, 0;
	mov.b64 	%fd208, {%r118, %r117};
	bra.uni 	BB18_26;

BB18_23:
	setp.neu.f64	%p28, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd208, %fd17;
	@%p28 bra 	BB18_26;

	shr.s32 	%r108, %r16, 31;
	and.b32  	%r109, %r108, -2146435072;
	add.s32 	%r110, %r109, 2146435072;
	or.b32  	%r111, %r110, -2147483648;
	selp.b32	%r112, %r111, %r110, %p1;
	mov.u32 	%r113, 0;
	mov.b64 	%fd208, {%r113, %r112};

BB18_26:
	setp.eq.f64	%p32, %fd10, 0d0000000000000000;
	setp.eq.f64	%p33, %fd1, 0d3FF0000000000000;
	or.pred  	%p34, %p33, %p32;
	selp.f64	%fd211, 0d3FF0000000000000, %fd208, %p34;

BB18_28:
	add.f64 	%fd123, %fd211, 0dBFF0000000000000;
	mul.f64 	%fd212, %fd123, 0d4059000000000000;

BB18_29:
	setp.eq.s32	%p35, %r55, 0;
	cvt.rzi.s32.f64	%r18, %fd77;
	ld.v2.u32 	{%r119, %r120}, [%rd11+8];
	ld.v2.u32 	{%r121, %r122}, [%rd11];
	@%p35 bra 	BB18_31;
	bra.uni 	BB18_30;

BB18_31:
	setp.lt.s32	%p36, %r48, 30;
	setp.eq.s32	%p37, %r122, 31;
	and.pred  	%p38, %p37, %p36;
	selp.b32	%r123, 1, %r122, %p38;
	selp.u32	%r124, 1, 0, %p38;
	sub.s32 	%r125, %r119, %r49;
	sub.s32 	%r126, %r121, %r47;
	add.s32 	%r127, %r126, %r124;
	mul.lo.s32 	%r128, %r127, 30;
	mov.u32 	%r129, 30;
	sub.s32 	%r130, %r129, %r48;
	mov.u32 	%r131, 0;
	max.s32 	%r132, %r131, %r130;
	min.s32 	%r133, %r129, %r123;
	mad.lo.s32 	%r134, %r125, 360, %r128;
	add.s32 	%r135, %r134, %r132;
	add.s32 	%r136, %r135, %r133;
	add.s32 	%r224, %r136, -30;
	bra.uni 	BB18_32;

BB18_30:
	sub.s32 	%r224, %r120, %r50;

BB18_32:
	cvt.rn.f64.s32	%fd124, %r224;
	div.rn.f64 	%fd28, %fd124, 0d4076800000000000;
	setp.eq.s32	%p39, %r18, 0;
	@%p39 bra 	BB18_52;
	bra.uni 	BB18_33;

BB18_52:
	fma.rn.f64 	%fd220, %fd76, %fd28, 0d3FF0000000000000;
	bra.uni 	BB18_53;

BB18_33:
	setp.eq.s32	%p40, %r18, 1;
	@%p40 bra 	BB18_38;
	bra.uni 	BB18_34;

BB18_38:
	mul.f64 	%fd33, %fd78, %fd28;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd33;
	}
	bfe.u32 	%r149, %r29, 20, 11;
	add.s32 	%r150, %r149, -1012;
	mov.b64 	 %rd9, %fd33;
	shl.b64 	%rd4, %rd9, %r150;
	setp.eq.s64	%p45, %rd4, -9223372036854775808;
	abs.f64 	%fd34, %fd2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd34;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd33;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd219, [retval0+0];
	
	//{
	}// Callseq End 9
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd2;
	}
	setp.lt.s32	%p46, %r30, 0;
	and.pred  	%p2, %p46, %p45;
	@!%p2 bra 	BB18_40;
	bra.uni 	BB18_39;

BB18_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r151}, %fd219;
	}
	xor.b32  	%r152, %r151, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r153, %temp}, %fd219;
	}
	mov.b64 	%fd219, {%r153, %r152};

BB18_40:
	mov.f64 	%fd218, %fd219;
	setp.eq.f64	%p47, %fd2, 0d0000000000000000;
	@%p47 bra 	BB18_43;
	bra.uni 	BB18_41;

BB18_43:
	selp.b32	%r154, %r30, 0, %p45;
	or.b32  	%r155, %r154, 2146435072;
	setp.lt.s32	%p51, %r29, 0;
	selp.b32	%r156, %r155, %r154, %p51;
	mov.u32 	%r157, 0;
	mov.b64 	%fd218, {%r157, %r156};
	bra.uni 	BB18_44;

BB18_34:
	mov.f64 	%fd220, 0d0000000000000000;
	setp.ne.s32	%p41, %r18, 2;
	@%p41 bra 	BB18_53;

	mul.f64 	%fd29, %fd76, %fd28;
	mov.f64 	%fd126, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd127, %fd29, %fd126;
	mov.f64 	%fd128, 0d4338000000000000;
	add.rn.f64 	%fd129, %fd127, %fd128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd129;
	}
	mov.f64 	%fd130, 0dC338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	mov.f64 	%fd132, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd133, %fd131, %fd132, %fd29;
	mov.f64 	%fd134, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd135, %fd131, %fd134, %fd133;
	mov.f64 	%fd136, 0d3E928AF3FCA213EA;
	mov.f64 	%fd137, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd138, %fd137, %fd135, %fd136;
	mov.f64 	%fd139, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd140, %fd138, %fd135, %fd139;
	mov.f64 	%fd141, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd142, %fd140, %fd135, %fd141;
	mov.f64 	%fd143, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd144, %fd142, %fd135, %fd143;
	mov.f64 	%fd145, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd146, %fd144, %fd135, %fd145;
	mov.f64 	%fd147, 0d3F81111111122322;
	fma.rn.f64 	%fd148, %fd146, %fd135, %fd147;
	mov.f64 	%fd149, 0d3FA55555555502A1;
	fma.rn.f64 	%fd150, %fd148, %fd135, %fd149;
	mov.f64 	%fd151, 0d3FC5555555555511;
	fma.rn.f64 	%fd152, %fd150, %fd135, %fd151;
	mov.f64 	%fd153, 0d3FE000000000000B;
	fma.rn.f64 	%fd154, %fd152, %fd135, %fd153;
	mov.f64 	%fd155, 0d3FF0000000000000;
	fma.rn.f64 	%fd156, %fd154, %fd135, %fd155;
	fma.rn.f64 	%fd157, %fd156, %fd135, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r27, %temp}, %fd157;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd157;
	}
	shl.b32 	%r137, %r26, 20;
	add.s32 	%r138, %r28, %r137;
	mov.b64 	%fd220, {%r27, %r138};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd29;
	}
	mov.b32 	 %f5, %r139;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p42, %f2, 0f4086232B;
	@%p42 bra 	BB18_53;

	setp.lt.f64	%p43, %fd29, 0d0000000000000000;
	add.f64 	%fd158, %fd29, 0d7FF0000000000000;
	selp.f64	%fd220, 0d0000000000000000, %fd158, %p43;
	setp.geu.f32	%p44, %f2, 0f40874800;
	@%p44 bra 	BB18_53;

	shr.u32 	%r140, %r26, 31;
	add.s32 	%r141, %r26, %r140;
	shr.s32 	%r142, %r141, 1;
	shl.b32 	%r143, %r142, 20;
	add.s32 	%r144, %r143, %r28;
	mov.b64 	%fd159, {%r27, %r144};
	sub.s32 	%r145, %r26, %r142;
	shl.b32 	%r146, %r145, 20;
	add.s32 	%r147, %r146, 1072693248;
	mov.u32 	%r148, 0;
	mov.b64 	%fd160, {%r148, %r147};
	mul.f64 	%fd220, %fd159, %fd160;
	bra.uni 	BB18_53;

BB18_41:
	setp.gt.s32	%p48, %r30, -1;
	@%p48 bra 	BB18_44;

	cvt.rzi.f64.f64	%fd161, %fd33;
	setp.neu.f64	%p49, %fd161, %fd33;
	selp.f64	%fd218, 0dFFF8000000000000, %fd218, %p49;

BB18_44:
	mov.f64 	%fd40, %fd218;
	add.f64 	%fd41, %fd33, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd41;
	}
	and.b32  	%r159, %r158, 2146435072;
	setp.ne.s32	%p52, %r159, 2146435072;
	mov.f64 	%fd217, %fd40;
	@%p52 bra 	BB18_51;

	setp.gtu.f64	%p53, %fd34, 0d7FF0000000000000;
	mov.f64 	%fd217, %fd41;
	@%p53 bra 	BB18_51;

	abs.f64 	%fd42, %fd33;
	setp.gtu.f64	%p54, %fd42, 0d7FF0000000000000;
	mov.f64 	%fd216, %fd41;
	mov.f64 	%fd217, %fd216;
	@%p54 bra 	BB18_51;

	setp.eq.f64	%p55, %fd42, 0d7FF0000000000000;
	@%p55 bra 	BB18_50;
	bra.uni 	BB18_48;

BB18_50:
	setp.eq.f64	%p57, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p58, %fd34, 0d3FF0000000000000;
	selp.b32	%r166, 2146435072, 0, %p58;
	xor.b32  	%r167, %r166, 2146435072;
	setp.lt.s32	%p59, %r29, 0;
	selp.b32	%r168, %r167, %r166, %p59;
	selp.b32	%r169, 1072693248, %r168, %p57;
	mov.u32 	%r170, 0;
	mov.b64 	%fd217, {%r170, %r169};
	bra.uni 	BB18_51;

BB18_48:
	setp.neu.f64	%p56, %fd34, 0d7FF0000000000000;
	mov.f64 	%fd217, %fd40;
	@%p56 bra 	BB18_51;

	shr.s32 	%r160, %r29, 31;
	and.b32  	%r161, %r160, -2146435072;
	add.s32 	%r162, %r161, 2146435072;
	or.b32  	%r163, %r162, -2147483648;
	selp.b32	%r164, %r163, %r162, %p2;
	mov.u32 	%r165, 0;
	mov.b64 	%fd217, {%r165, %r164};

BB18_51:
	setp.eq.f64	%p60, %fd33, 0d0000000000000000;
	setp.eq.f64	%p61, %fd2, 0d3FF0000000000000;
	or.pred  	%p62, %p61, %p60;
	selp.f64	%fd220, 0d3FF0000000000000, %fd217, %p62;

BB18_53:
	rcp.rn.f64 	%fd162, %fd220;
	fma.rn.f64 	%fd221, %fd212, %fd162, %fd221;

BB18_54:
	add.s64 	%rd11, %rd11, 56;
	add.s32 	%r222, %r222, 1;
	setp.lt.s32	%p63, %r222, %r60;
	@%p63 bra 	BB18_2;

BB18_55:
	cvt.rzi.s32.f64	%r32, %fd77;
	setp.eq.s32	%p64, %r55, 0;
	@%p64 bra 	BB18_57;

	sub.s32 	%r225, %r59, %r50;
	bra.uni 	BB18_58;

BB18_57:
	ld.param.u32 	%r221, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_3];
	ld.param.u32 	%r220, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_3+8];
	ld.param.u32 	%r219, [_Z15cashFlowsNpvGpu15cashFlowsStruct19repoYieldTermStructb14repoDateStructS1_i_param_3+4];
	setp.lt.s32	%p65, %r48, 30;
	setp.eq.s32	%p66, %r219, 31;
	and.pred  	%p67, %p66, %p65;
	selp.b32	%r171, 1, %r219, %p67;
	selp.u32	%r172, 1, 0, %p67;
	sub.s32 	%r173, %r220, %r49;
	sub.s32 	%r174, %r221, %r47;
	add.s32 	%r175, %r174, %r172;
	mul.lo.s32 	%r176, %r175, 30;
	mov.u32 	%r177, 30;
	sub.s32 	%r178, %r177, %r48;
	mov.u32 	%r179, 0;
	max.s32 	%r180, %r179, %r178;
	min.s32 	%r181, %r177, %r171;
	mad.lo.s32 	%r182, %r173, 360, %r176;
	add.s32 	%r183, %r182, %r180;
	add.s32 	%r184, %r183, %r181;
	add.s32 	%r225, %r184, -30;

BB18_58:
	cvt.rn.f64.s32	%fd163, %r225;
	div.rn.f64 	%fd52, %fd163, 0d4076800000000000;
	setp.eq.s32	%p68, %r32, 0;
	@%p68 bra 	BB18_78;

	setp.eq.s32	%p69, %r32, 1;
	@%p69 bra 	BB18_64;
	bra.uni 	BB18_60;

BB18_64:
	div.rn.f64 	%fd200, %fd76, %fd78;
	add.f64 	%fd57, %fd200, 0d3FF0000000000000;
	mul.f64 	%fd58, %fd78, %fd52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r39}, %fd57;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd58;
	}
	bfe.u32 	%r197, %r40, 20, 11;
	add.s32 	%r198, %r197, -1012;
	mov.b64 	 %rd10, %fd58;
	shl.b64 	%rd6, %rd10, %r198;
	setp.eq.s64	%p74, %rd6, -9223372036854775808;
	abs.f64 	%fd59, %fd57;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd59;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd58;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd228, [retval0+0];
	
	//{
	}// Callseq End 10
	setp.lt.s32	%p75, %r39, 0;
	and.pred  	%p3, %p75, %p74;
	@!%p3 bra 	BB18_66;
	bra.uni 	BB18_65;

BB18_65:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r199}, %fd228;
	}
	xor.b32  	%r200, %r199, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r201, %temp}, %fd228;
	}
	mov.b64 	%fd228, {%r201, %r200};

BB18_66:
	mov.f64 	%fd227, %fd228;
	setp.eq.f64	%p76, %fd57, 0d0000000000000000;
	@%p76 bra 	BB18_69;
	bra.uni 	BB18_67;

BB18_69:
	selp.b32	%r202, %r39, 0, %p74;
	or.b32  	%r203, %r202, 2146435072;
	setp.lt.s32	%p80, %r40, 0;
	selp.b32	%r204, %r203, %r202, %p80;
	mov.u32 	%r205, 0;
	mov.b64 	%fd227, {%r205, %r204};
	bra.uni 	BB18_70;

BB18_78:
	fma.rn.f64 	%fd229, %fd76, %fd52, 0d3FF0000000000000;
	bra.uni 	BB18_79;

BB18_60:
	mov.f64 	%fd229, 0d0000000000000000;
	setp.ne.s32	%p70, %r32, 2;
	@%p70 bra 	BB18_79;

	mul.f64 	%fd53, %fd76, %fd52;
	mov.f64 	%fd165, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd166, %fd53, %fd165;
	mov.f64 	%fd167, 0d4338000000000000;
	add.rn.f64 	%fd168, %fd166, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r36, %temp}, %fd168;
	}
	mov.f64 	%fd169, 0dC338000000000000;
	add.rn.f64 	%fd170, %fd168, %fd169;
	mov.f64 	%fd171, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd172, %fd170, %fd171, %fd53;
	mov.f64 	%fd173, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd174, %fd170, %fd173, %fd172;
	mov.f64 	%fd175, 0d3E928AF3FCA213EA;
	mov.f64 	%fd176, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd177, %fd176, %fd174, %fd175;
	mov.f64 	%fd178, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd179, %fd177, %fd174, %fd178;
	mov.f64 	%fd180, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd181, %fd179, %fd174, %fd180;
	mov.f64 	%fd182, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd183, %fd181, %fd174, %fd182;
	mov.f64 	%fd184, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd185, %fd183, %fd174, %fd184;
	mov.f64 	%fd186, 0d3F81111111122322;
	fma.rn.f64 	%fd187, %fd185, %fd174, %fd186;
	mov.f64 	%fd188, 0d3FA55555555502A1;
	fma.rn.f64 	%fd189, %fd187, %fd174, %fd188;
	mov.f64 	%fd190, 0d3FC5555555555511;
	fma.rn.f64 	%fd191, %fd189, %fd174, %fd190;
	mov.f64 	%fd192, 0d3FE000000000000B;
	fma.rn.f64 	%fd193, %fd191, %fd174, %fd192;
	mov.f64 	%fd194, 0d3FF0000000000000;
	fma.rn.f64 	%fd195, %fd193, %fd174, %fd194;
	fma.rn.f64 	%fd196, %fd195, %fd174, %fd194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r37, %temp}, %fd196;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd196;
	}
	shl.b32 	%r185, %r36, 20;
	add.s32 	%r186, %r38, %r185;
	mov.b64 	%fd229, {%r37, %r186};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd53;
	}
	mov.b32 	 %f6, %r187;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p71, %f3, 0f4086232B;
	@%p71 bra 	BB18_79;

	setp.lt.f64	%p72, %fd53, 0d0000000000000000;
	add.f64 	%fd197, %fd53, 0d7FF0000000000000;
	selp.f64	%fd229, 0d0000000000000000, %fd197, %p72;
	setp.geu.f32	%p73, %f3, 0f40874800;
	@%p73 bra 	BB18_79;

	shr.u32 	%r188, %r36, 31;
	add.s32 	%r189, %r36, %r188;
	shr.s32 	%r190, %r189, 1;
	shl.b32 	%r191, %r190, 20;
	add.s32 	%r192, %r191, %r38;
	mov.b64 	%fd198, {%r37, %r192};
	sub.s32 	%r193, %r36, %r190;
	shl.b32 	%r194, %r193, 20;
	add.s32 	%r195, %r194, 1072693248;
	mov.u32 	%r196, 0;
	mov.b64 	%fd199, {%r196, %r195};
	mul.f64 	%fd229, %fd198, %fd199;
	bra.uni 	BB18_79;

BB18_67:
	setp.gt.s32	%p77, %r39, -1;
	@%p77 bra 	BB18_70;

	cvt.rzi.f64.f64	%fd201, %fd58;
	setp.neu.f64	%p78, %fd201, %fd58;
	selp.f64	%fd227, 0dFFF8000000000000, %fd227, %p78;

BB18_70:
	mov.f64 	%fd65, %fd227;
	add.f64 	%fd66, %fd58, %fd57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r206}, %fd66;
	}
	and.b32  	%r207, %r206, 2146435072;
	setp.ne.s32	%p81, %r207, 2146435072;
	mov.f64 	%fd226, %fd65;
	@%p81 bra 	BB18_77;

	setp.gtu.f64	%p82, %fd59, 0d7FF0000000000000;
	mov.f64 	%fd226, %fd66;
	@%p82 bra 	BB18_77;

	abs.f64 	%fd67, %fd58;
	setp.gtu.f64	%p83, %fd67, 0d7FF0000000000000;
	mov.f64 	%fd225, %fd66;
	mov.f64 	%fd226, %fd225;
	@%p83 bra 	BB18_77;

	setp.eq.f64	%p84, %fd67, 0d7FF0000000000000;
	@%p84 bra 	BB18_76;
	bra.uni 	BB18_74;

BB18_76:
	setp.gt.f64	%p86, %fd59, 0d3FF0000000000000;
	selp.b32	%r214, 2146435072, 0, %p86;
	xor.b32  	%r215, %r214, 2146435072;
	setp.lt.s32	%p87, %r40, 0;
	selp.b32	%r216, %r215, %r214, %p87;
	setp.eq.f64	%p88, %fd57, 0dBFF0000000000000;
	selp.b32	%r217, 1072693248, %r216, %p88;
	mov.u32 	%r218, 0;
	mov.b64 	%fd226, {%r218, %r217};
	bra.uni 	BB18_77;

BB18_74:
	setp.neu.f64	%p85, %fd59, 0d7FF0000000000000;
	mov.f64 	%fd226, %fd65;
	@%p85 bra 	BB18_77;

	shr.s32 	%r208, %r40, 31;
	and.b32  	%r209, %r208, -2146435072;
	add.s32 	%r210, %r209, 2146435072;
	or.b32  	%r211, %r210, -2147483648;
	selp.b32	%r212, %r211, %r210, %p3;
	mov.u32 	%r213, 0;
	mov.b64 	%fd226, {%r213, %r212};

BB18_77:
	setp.eq.f64	%p89, %fd58, 0d0000000000000000;
	setp.eq.f64	%p90, %fd57, 0d3FF0000000000000;
	or.pred  	%p91, %p90, %p89;
	selp.f64	%fd229, 0d3FF0000000000000, %fd226, %p91;

BB18_79:
	rcp.rn.f64 	%fd202, %fd229;
	div.rn.f64 	%fd203, %fd221, %fd202;
	st.param.f64	[func_retval0+0], %fd203;
	ret;
}

	// .globl	_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_0[72],
	.param .align 4 .b8 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1[16],
	.param .b32 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3[40],
	.param .b32 _Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<90>;
	.reg .b64 	%rd<26>;


	ld.param.u32 	%r1, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r23, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r28, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd30, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd29, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd1, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r32, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4];
	add.s32 	%r2, %r32, -1;
	mov.u32 	%r104, 0;

BB19_1:
	mov.u32 	%r103, %r104;
	mul.wide.s32 	%rd17, %r103, 56;
	add.s64 	%rd18, %rd1, %rd17;
	ld.u32 	%r34, [%rd18+12];
	setp.lt.s32	%p2, %r34, %r1;
	setp.lt.s32	%p3, %r103, %r2;
	and.pred  	%p4, %p2, %p3;
	add.s32 	%r104, %r103, 1;
	@%p4 bra 	BB19_1;

	mov.f64 	%fd89, 0d0000000000000000;
	setp.ge.s32	%p5, %r103, %r32;
	@%p5 bra 	BB19_33;

	div.rn.f64 	%fd33, %fd29, %fd30;
	add.f64 	%fd1, %fd33, 0d3FF0000000000000;
	add.s64 	%rd20, %rd17, %rd1;
	add.s64 	%rd25, %rd20, 56;
	mov.f64 	%fd32, 0d0000000000000000;
	mov.f64 	%fd88, %fd32;

BB19_4:
	ld.u32 	%r35, [%rd25+-28];
	setp.le.s32	%p6, %r1, %r35;
	mov.f64 	%fd87, %fd32;
	@%p6 bra 	BB19_31;

	ld.param.u64 	%rd24, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_0+32];
	ld.param.u32 	%r98, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd21, %r98, 16;
	add.s64 	%rd22, %rd24, %rd21;
	ld.u32 	%r36, [%rd22+12];
	setp.gt.s32	%p7, %r1, %r36;
	mov.f64 	%fd86, %fd32;
	mov.f64 	%fd87, %fd86;
	@%p7 bra 	BB19_31;

	ld.param.u32 	%r101, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+4];
	ld.param.u32 	%r100, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_1+8];
	ld.param.u32 	%r99, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+36];
	setp.eq.s32	%p8, %r99, 0;
	ld.v2.u32 	{%r37, %r38}, [%rd25+-16];
	setp.lt.s32	%p9, %r1, %r38;
	ld.v2.u32 	{%r40, %r41}, [%rd25+-24];
	selp.b32	%r9, %r1, %r38, %p9;
	selp.b32	%r8, %r100, %r37, %p9;
	selp.b32	%r7, %r101, %r41, %p9;
	selp.b32	%r6, %r23, %r40, %p9;
	ld.v2.u32 	{%r45, %r46}, [%rd25+-32];
	ld.v2.u32 	{%r47, %r48}, [%rd25+-40];
	@%p8 bra 	BB19_8;
	bra.uni 	BB19_7;

BB19_8:
	setp.lt.s32	%p10, %r48, 30;
	setp.eq.s32	%p11, %r7, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r49, 1, %r7, %p12;
	selp.u32	%r50, 1, 0, %p12;
	sub.s32 	%r51, %r8, %r45;
	sub.s32 	%r52, %r6, %r47;
	add.s32 	%r53, %r52, %r50;
	mul.lo.s32 	%r54, %r53, 30;
	mov.u32 	%r55, 30;
	sub.s32 	%r56, %r55, %r48;
	mov.u32 	%r57, 0;
	max.s32 	%r58, %r57, %r56;
	min.s32 	%r59, %r55, %r49;
	mad.lo.s32 	%r60, %r51, 360, %r54;
	add.s32 	%r61, %r60, %r58;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r105, %r62, -30;
	bra.uni 	BB19_9;

BB19_7:
	sub.s32 	%r105, %r9, %r46;

BB19_9:
	setp.eq.s32	%p13, %r28, 0;
	cvt.rn.f64.s32	%fd36, %r105;
	div.rn.f64 	%fd3, %fd36, 0d4076800000000000;
	@%p13 bra 	BB19_29;
	bra.uni 	BB19_10;

BB19_29:
	fma.rn.f64 	%fd84, %fd29, %fd3, 0d3FF0000000000000;
	bra.uni 	BB19_30;

BB19_10:
	setp.eq.s32	%p14, %r28, 1;
	@%p14 bra 	BB19_15;
	bra.uni 	BB19_11;

BB19_15:
	ld.param.f64 	%fd76, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_3+16];
	mul.f64 	%fd8, %fd76, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd8;
	}
	bfe.u32 	%r75, %r20, 20, 11;
	add.s32 	%r76, %r75, -1012;
	mov.b64 	 %rd23, %fd8;
	shl.b64 	%rd5, %rd23, %r76;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd83, [retval0+0];
	
	//{
	}// Callseq End 11
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd1;
	}
	setp.lt.s32	%p20, %r21, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB19_17;
	bra.uni 	BB19_16;

BB19_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd83;
	}
	xor.b32  	%r78, %r77, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r79, %temp}, %fd83;
	}
	mov.b64 	%fd83, {%r79, %r78};

BB19_17:
	mov.f64 	%fd82, %fd83;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB19_20;
	bra.uni 	BB19_18;

BB19_20:
	selp.b32	%r80, %r21, 0, %p19;
	or.b32  	%r81, %r80, 2146435072;
	setp.lt.s32	%p25, %r20, 0;
	selp.b32	%r82, %r81, %r80, %p25;
	mov.u32 	%r83, 0;
	mov.b64 	%fd82, {%r83, %r82};
	bra.uni 	BB19_21;

BB19_11:
	mov.f64 	%fd84, 0d0000000000000000;
	setp.ne.s32	%p15, %r28, 2;
	@%p15 bra 	BB19_30;

	mul.f64 	%fd4, %fd29, %fd3;
	mov.f64 	%fd38, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd39, %fd4, %fd38;
	mov.f64 	%fd40, 0d4338000000000000;
	add.rn.f64 	%fd41, %fd39, %fd40;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd41;
	}
	mov.f64 	%fd42, 0dC338000000000000;
	add.rn.f64 	%fd43, %fd41, %fd42;
	mov.f64 	%fd44, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd45, %fd43, %fd44, %fd4;
	mov.f64 	%fd46, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd47, %fd43, %fd46, %fd45;
	mov.f64 	%fd48, 0d3E928AF3FCA213EA;
	mov.f64 	%fd49, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd50, %fd49, %fd47, %fd48;
	mov.f64 	%fd51, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd52, %fd50, %fd47, %fd51;
	mov.f64 	%fd53, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd54, %fd52, %fd47, %fd53;
	mov.f64 	%fd55, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd56, %fd54, %fd47, %fd55;
	mov.f64 	%fd57, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd58, %fd56, %fd47, %fd57;
	mov.f64 	%fd59, 0d3F81111111122322;
	fma.rn.f64 	%fd60, %fd58, %fd47, %fd59;
	mov.f64 	%fd61, 0d3FA55555555502A1;
	fma.rn.f64 	%fd62, %fd60, %fd47, %fd61;
	mov.f64 	%fd63, 0d3FC5555555555511;
	fma.rn.f64 	%fd64, %fd62, %fd47, %fd63;
	mov.f64 	%fd65, 0d3FE000000000000B;
	fma.rn.f64 	%fd66, %fd64, %fd47, %fd65;
	mov.f64 	%fd67, 0d3FF0000000000000;
	fma.rn.f64 	%fd68, %fd66, %fd47, %fd67;
	fma.rn.f64 	%fd69, %fd68, %fd47, %fd67;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd69;
	}
	shl.b32 	%r63, %r17, 20;
	add.s32 	%r64, %r19, %r63;
	mov.b64 	%fd84, {%r18, %r64};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd4;
	}
	mov.b32 	 %f2, %r65;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB19_30;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd70, %fd4, 0d7FF0000000000000;
	selp.f64	%fd84, 0d0000000000000000, %fd70, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB19_30;

	shr.u32 	%r66, %r17, 31;
	add.s32 	%r67, %r17, %r66;
	shr.s32 	%r68, %r67, 1;
	shl.b32 	%r69, %r68, 20;
	add.s32 	%r70, %r69, %r19;
	mov.b64 	%fd71, {%r18, %r70};
	sub.s32 	%r71, %r17, %r68;
	shl.b32 	%r72, %r71, 20;
	add.s32 	%r73, %r72, 1072693248;
	mov.u32 	%r74, 0;
	mov.b64 	%fd72, {%r74, %r73};
	mul.f64 	%fd84, %fd71, %fd72;
	bra.uni 	BB19_30;

BB19_18:
	setp.gt.s32	%p22, %r21, -1;
	@%p22 bra 	BB19_21;

	cvt.rzi.f64.f64	%fd73, %fd8;
	setp.neu.f64	%p23, %fd73, %fd8;
	selp.f64	%fd82, 0dFFF8000000000000, %fd82, %p23;

BB19_21:
	mov.f64 	%fd15, %fd82;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd16;
	}
	and.b32  	%r85, %r84, 2146435072;
	setp.ne.s32	%p26, %r85, 2146435072;
	mov.f64 	%fd81, %fd15;
	@%p26 bra 	BB19_28;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd16;
	@%p27 bra 	BB19_28;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd80, %fd16;
	mov.f64 	%fd81, %fd80;
	@%p28 bra 	BB19_28;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB19_27;
	bra.uni 	BB19_25;

BB19_27:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r92, 2146435072, 0, %p32;
	xor.b32  	%r93, %r92, 2146435072;
	setp.lt.s32	%p33, %r20, 0;
	selp.b32	%r94, %r93, %r92, %p33;
	selp.b32	%r95, 1072693248, %r94, %p31;
	mov.u32 	%r96, 0;
	mov.b64 	%fd81, {%r96, %r95};
	bra.uni 	BB19_28;

BB19_25:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd81, %fd15;
	@%p30 bra 	BB19_28;

	shr.s32 	%r86, %r20, 31;
	and.b32  	%r87, %r86, -2146435072;
	add.s32 	%r88, %r87, 2146435072;
	or.b32  	%r89, %r88, -2147483648;
	selp.b32	%r90, %r89, %r88, %p1;
	mov.u32 	%r91, 0;
	mov.b64 	%fd81, {%r91, %r90};

BB19_28:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd84, 0d3FF0000000000000, %fd81, %p36;

BB19_30:
	add.f64 	%fd74, %fd84, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd74, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB19_31:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r97, [_Z29bondFunctionsAccruedAmountGpu12inArgsStruct14repoDateStructi15cashFlowsStructi_param_4];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd25, %rd25, 56;
	add.s32 	%r103, %r103, 1;
	setp.lt.s32	%p37, %r103, %r97;
	@%p37 bra 	BB19_4;

	mul.f64 	%fd89, %fd88, 0d4059000000000000;

BB19_33:
	div.rn.f64 	%fd75, %fd89, 0d4059000000000000;
	st.param.f64	[func_retval0+0], %fd75;
	ret;
}

	// .globl	_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi
.visible .func  (.param .b64 func_retval0) _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi(
	.param .align 8 .b8 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_0[40],
	.param .b32 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_1,
	.param .align 4 .b8 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_2[16],
	.param .b32 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_3,
	.param .align 8 .b8 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_4[72],
	.param .b32 _Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_5
)
{
	.reg .pred 	%p<38>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<89>;
	.reg .b64 	%rd<26>;


	ld.param.u32 	%r23, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_0+24];
	ld.param.f64 	%fd29, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_0+16];
	ld.param.f64 	%fd28, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_0+8];
	ld.param.u64 	%rd1, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_0];
	ld.param.u32 	%r1, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_2+12];
	ld.param.u32 	%r27, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_2];
	ld.param.u32 	%r31, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_3];
	add.s32 	%r2, %r31, -1;
	mov.u32 	%r104, 0;

BB20_1:
	mov.u32 	%r103, %r104;
	mul.wide.s32 	%rd17, %r103, 56;
	add.s64 	%rd18, %rd1, %rd17;
	ld.u32 	%r34, [%rd18+12];
	setp.lt.s32	%p2, %r34, %r1;
	setp.lt.s32	%p3, %r103, %r2;
	and.pred  	%p4, %p2, %p3;
	add.s32 	%r104, %r103, 1;
	@%p4 bra 	BB20_1;

	mov.f64 	%fd86, 0d0000000000000000;
	setp.ge.s32	%p5, %r103, %r31;
	@%p5 bra 	BB20_32;

	div.rn.f64 	%fd32, %fd28, %fd29;
	add.f64 	%fd1, %fd32, 0d3FF0000000000000;
	add.s64 	%rd20, %rd17, %rd1;
	add.s64 	%rd25, %rd20, 56;
	mov.f64 	%fd31, 0d0000000000000000;
	mov.f64 	%fd88, %fd31;

BB20_4:
	ld.u32 	%r35, [%rd25+-28];
	setp.le.s32	%p6, %r1, %r35;
	mov.f64 	%fd87, %fd31;
	@%p6 bra 	BB20_31;

	ld.param.u64 	%rd24, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_4+32];
	ld.param.u32 	%r98, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_5];
	mul.wide.s32 	%rd21, %r98, 16;
	add.s64 	%rd22, %rd24, %rd21;
	ld.u32 	%r36, [%rd22+12];
	setp.gt.s32	%p7, %r1, %r36;
	mov.f64 	%fd84, %fd31;
	mov.f64 	%fd87, %fd84;
	@%p7 bra 	BB20_31;

	ld.param.u32 	%r101, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_2+4];
	ld.param.u32 	%r100, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_2+8];
	ld.param.u32 	%r99, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_0+36];
	setp.eq.s32	%p8, %r99, 0;
	ld.v2.u32 	{%r37, %r38}, [%rd25+-16];
	setp.lt.s32	%p9, %r1, %r38;
	ld.v2.u32 	{%r40, %r41}, [%rd25+-24];
	selp.b32	%r9, %r1, %r38, %p9;
	selp.b32	%r8, %r100, %r37, %p9;
	selp.b32	%r7, %r101, %r41, %p9;
	selp.b32	%r6, %r27, %r40, %p9;
	ld.v2.u32 	{%r45, %r46}, [%rd25+-32];
	ld.v2.u32 	{%r47, %r48}, [%rd25+-40];
	@%p8 bra 	BB20_8;
	bra.uni 	BB20_7;

BB20_8:
	setp.lt.s32	%p10, %r48, 30;
	setp.eq.s32	%p11, %r7, 31;
	and.pred  	%p12, %p11, %p10;
	selp.b32	%r49, 1, %r7, %p12;
	selp.u32	%r50, 1, 0, %p12;
	sub.s32 	%r51, %r8, %r45;
	sub.s32 	%r52, %r6, %r47;
	add.s32 	%r53, %r52, %r50;
	mul.lo.s32 	%r54, %r53, 30;
	mov.u32 	%r55, 30;
	sub.s32 	%r56, %r55, %r48;
	mov.u32 	%r57, 0;
	max.s32 	%r58, %r57, %r56;
	min.s32 	%r59, %r55, %r49;
	mad.lo.s32 	%r60, %r51, 360, %r54;
	add.s32 	%r61, %r60, %r58;
	add.s32 	%r62, %r61, %r59;
	add.s32 	%r105, %r62, -30;
	bra.uni 	BB20_9;

BB20_7:
	sub.s32 	%r105, %r9, %r46;

BB20_9:
	setp.eq.s32	%p13, %r23, 0;
	cvt.rn.f64.s32	%fd35, %r105;
	div.rn.f64 	%fd3, %fd35, 0d4076800000000000;
	@%p13 bra 	BB20_29;
	bra.uni 	BB20_10;

BB20_29:
	fma.rn.f64 	%fd82, %fd28, %fd3, 0d3FF0000000000000;
	bra.uni 	BB20_30;

BB20_10:
	setp.eq.s32	%p14, %r23, 1;
	@%p14 bra 	BB20_15;
	bra.uni 	BB20_11;

BB20_15:
	ld.param.f64 	%fd74, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_0+16];
	mul.f64 	%fd8, %fd74, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd8;
	}
	bfe.u32 	%r75, %r20, 20, 11;
	add.s32 	%r76, %r75, -1012;
	mov.b64 	 %rd23, %fd8;
	shl.b64 	%rd5, %rd23, %r76;
	setp.eq.s64	%p19, %rd5, -9223372036854775808;
	abs.f64 	%fd9, %fd1;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd81, [retval0+0];
	
	//{
	}// Callseq End 12
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd1;
	}
	setp.lt.s32	%p20, %r21, 0;
	and.pred  	%p1, %p20, %p19;
	@!%p1 bra 	BB20_17;
	bra.uni 	BB20_16;

BB20_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd81;
	}
	xor.b32  	%r78, %r77, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r79, %temp}, %fd81;
	}
	mov.b64 	%fd81, {%r79, %r78};

BB20_17:
	mov.f64 	%fd80, %fd81;
	setp.eq.f64	%p21, %fd1, 0d0000000000000000;
	@%p21 bra 	BB20_20;
	bra.uni 	BB20_18;

BB20_20:
	selp.b32	%r80, %r21, 0, %p19;
	or.b32  	%r81, %r80, 2146435072;
	setp.lt.s32	%p25, %r20, 0;
	selp.b32	%r82, %r81, %r80, %p25;
	mov.u32 	%r83, 0;
	mov.b64 	%fd80, {%r83, %r82};
	bra.uni 	BB20_21;

BB20_11:
	mov.f64 	%fd82, 0d0000000000000000;
	setp.ne.s32	%p15, %r23, 2;
	@%p15 bra 	BB20_30;

	mul.f64 	%fd4, %fd28, %fd3;
	mov.f64 	%fd37, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd38, %fd4, %fd37;
	mov.f64 	%fd39, 0d4338000000000000;
	add.rn.f64 	%fd40, %fd38, %fd39;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd40;
	}
	mov.f64 	%fd41, 0dC338000000000000;
	add.rn.f64 	%fd42, %fd40, %fd41;
	mov.f64 	%fd43, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd44, %fd42, %fd43, %fd4;
	mov.f64 	%fd45, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd46, %fd42, %fd45, %fd44;
	mov.f64 	%fd47, 0d3E928AF3FCA213EA;
	mov.f64 	%fd48, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd49, %fd48, %fd46, %fd47;
	mov.f64 	%fd50, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd51, %fd49, %fd46, %fd50;
	mov.f64 	%fd52, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd53, %fd51, %fd46, %fd52;
	mov.f64 	%fd54, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd55, %fd53, %fd46, %fd54;
	mov.f64 	%fd56, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd57, %fd55, %fd46, %fd56;
	mov.f64 	%fd58, 0d3F81111111122322;
	fma.rn.f64 	%fd59, %fd57, %fd46, %fd58;
	mov.f64 	%fd60, 0d3FA55555555502A1;
	fma.rn.f64 	%fd61, %fd59, %fd46, %fd60;
	mov.f64 	%fd62, 0d3FC5555555555511;
	fma.rn.f64 	%fd63, %fd61, %fd46, %fd62;
	mov.f64 	%fd64, 0d3FE000000000000B;
	fma.rn.f64 	%fd65, %fd63, %fd46, %fd64;
	mov.f64 	%fd66, 0d3FF0000000000000;
	fma.rn.f64 	%fd67, %fd65, %fd46, %fd66;
	fma.rn.f64 	%fd68, %fd67, %fd46, %fd66;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd68;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd68;
	}
	shl.b32 	%r63, %r17, 20;
	add.s32 	%r64, %r19, %r63;
	mov.b64 	%fd82, {%r18, %r64};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd4;
	}
	mov.b32 	 %f2, %r65;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p16, %f1, 0f4086232B;
	@%p16 bra 	BB20_30;

	setp.lt.f64	%p17, %fd4, 0d0000000000000000;
	add.f64 	%fd69, %fd4, 0d7FF0000000000000;
	selp.f64	%fd82, 0d0000000000000000, %fd69, %p17;
	setp.geu.f32	%p18, %f1, 0f40874800;
	@%p18 bra 	BB20_30;

	shr.u32 	%r66, %r17, 31;
	add.s32 	%r67, %r17, %r66;
	shr.s32 	%r68, %r67, 1;
	shl.b32 	%r69, %r68, 20;
	add.s32 	%r70, %r69, %r19;
	mov.b64 	%fd70, {%r18, %r70};
	sub.s32 	%r71, %r17, %r68;
	shl.b32 	%r72, %r71, 20;
	add.s32 	%r73, %r72, 1072693248;
	mov.u32 	%r74, 0;
	mov.b64 	%fd71, {%r74, %r73};
	mul.f64 	%fd82, %fd70, %fd71;
	bra.uni 	BB20_30;

BB20_18:
	setp.gt.s32	%p22, %r21, -1;
	@%p22 bra 	BB20_21;

	cvt.rzi.f64.f64	%fd72, %fd8;
	setp.neu.f64	%p23, %fd72, %fd8;
	selp.f64	%fd80, 0dFFF8000000000000, %fd80, %p23;

BB20_21:
	mov.f64 	%fd15, %fd80;
	add.f64 	%fd16, %fd8, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r84}, %fd16;
	}
	and.b32  	%r85, %r84, 2146435072;
	setp.ne.s32	%p26, %r85, 2146435072;
	mov.f64 	%fd79, %fd15;
	@%p26 bra 	BB20_28;

	setp.gtu.f64	%p27, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd79, %fd16;
	@%p27 bra 	BB20_28;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p28, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd78, %fd16;
	mov.f64 	%fd79, %fd78;
	@%p28 bra 	BB20_28;

	setp.eq.f64	%p29, %fd17, 0d7FF0000000000000;
	@%p29 bra 	BB20_27;
	bra.uni 	BB20_25;

BB20_27:
	setp.eq.f64	%p31, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p32, %fd9, 0d3FF0000000000000;
	selp.b32	%r92, 2146435072, 0, %p32;
	xor.b32  	%r93, %r92, 2146435072;
	setp.lt.s32	%p33, %r20, 0;
	selp.b32	%r94, %r93, %r92, %p33;
	selp.b32	%r95, 1072693248, %r94, %p31;
	mov.u32 	%r96, 0;
	mov.b64 	%fd79, {%r96, %r95};
	bra.uni 	BB20_28;

BB20_25:
	setp.neu.f64	%p30, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd79, %fd15;
	@%p30 bra 	BB20_28;

	shr.s32 	%r86, %r20, 31;
	and.b32  	%r87, %r86, -2146435072;
	add.s32 	%r88, %r87, 2146435072;
	or.b32  	%r89, %r88, -2147483648;
	selp.b32	%r90, %r89, %r88, %p1;
	mov.u32 	%r91, 0;
	mov.b64 	%fd79, {%r91, %r90};

BB20_28:
	setp.eq.f64	%p34, %fd8, 0d0000000000000000;
	setp.eq.f64	%p35, %fd1, 0d3FF0000000000000;
	or.pred  	%p36, %p35, %p34;
	selp.f64	%fd82, 0d3FF0000000000000, %fd79, %p36;

BB20_30:
	add.f64 	%fd73, %fd82, 0dBFF0000000000000;
	mul.f64 	%fd24, %fd73, 0d4059000000000000;
	mov.f64 	%fd87, %fd24;

BB20_31:
	mov.f64 	%fd25, %fd87;
	ld.param.u32 	%r97, [_Z25cashFlowsAccruedAmountGpu15cashFlowsStructb14repoDateStructi12inArgsStructi_param_3];
	add.f64 	%fd88, %fd88, %fd25;
	add.s64 	%rd25, %rd25, 56;
	add.s32 	%r103, %r103, 1;
	setp.lt.s32	%p37, %r103, %r97;
	mov.f64 	%fd86, %fd88;
	@%p37 bra 	BB20_4;

BB20_32:
	st.param.f64	[func_retval0+0], %fd86;
	ret;
}

	// .globl	_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi
.visible .func  (.param .b32 func_retval0) _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi(
	.param .align 8 .b8 _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi_param_0[40],
	.param .align 4 .b8 _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi_param_1[16],
	.param .b32 _Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi_param_0];
	ld.param.u32 	%r1, [_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi_param_1+12];
	ld.param.u32 	%r6, [_Z27cashFlowsNextCashFlowNumGpu15cashFlowsStruct14repoDateStructi_param_2];
	add.s32 	%r2, %r6, -1;
	mov.u32 	%r8, 0;

BB21_1:
	mov.u32 	%r3, %r8;
	mul.wide.s32 	%rd2, %r3, 56;
	add.s64 	%rd3, %rd1, %rd2;
	ld.u32 	%r7, [%rd3+12];
	setp.lt.s32	%p1, %r7, %r1;
	setp.lt.s32	%p2, %r3, %r2;
	and.pred  	%p3, %p1, %p2;
	add.s32 	%r8, %r3, 1;
	@%p3 bra 	BB21_1;

	st.param.b32	[func_retval0+0], %r3;
	ret;
}

	// .globl	_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi
.visible .func  (.param .b64 func_retval0) _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi(
	.param .align 8 .b8 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_0[40],
	.param .b32 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_1,
	.param .align 4 .b8 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_2[16],
	.param .align 8 .b8 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_3[72],
	.param .b32 _Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_4
)
{
	.reg .pred 	%p<33>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<92>;
	.reg .f64 	%fd<79>;
	.reg .b64 	%rd<18>;


	ld.param.u32 	%r22, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_0+36];
	ld.param.u32 	%r19, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_0+24];
	ld.param.f64 	%fd27, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_0+16];
	ld.param.f64 	%fd1, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_0+8];
	ld.param.u64 	%rd3, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_0];
	ld.param.u32 	%r28, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_1];
	ld.param.u32 	%r25, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_2+8];
	ld.param.u32 	%r24, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_2+4];
	ld.param.u32 	%r23, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_2];
	ld.param.u32 	%r1, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_2+12];
	ld.param.u64 	%rd8, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_3+32];
	ld.param.u32 	%r27, [_Z31fixedRateCouponAccruedAmountGpu15cashFlowsStructi14repoDateStruct12inArgsStructi_param_4];
	mul.wide.s32 	%rd13, %r28, 56;
	add.s64 	%rd14, %rd3, %rd13;
	add.s64 	%rd1, %rd14, 28;
	ld.u32 	%r29, [%rd14+28];
	mov.f64 	%fd78, 0d0000000000000000;
	setp.le.s32	%p2, %r1, %r29;
	@%p2 bra 	BB22_27;

	mul.wide.s32 	%rd15, %r27, 16;
	add.s64 	%rd16, %rd8, %rd15;
	ld.u32 	%r30, [%rd16+12];
	setp.gt.s32	%p3, %r1, %r30;
	@%p3 bra 	BB22_27;

	ld.v2.u32 	{%r31, %r32}, [%rd1+12];
	setp.lt.s32	%p4, %r1, %r32;
	ld.v2.u32 	{%r34, %r35}, [%rd1+4];
	selp.b32	%r5, %r1, %r32, %p4;
	selp.b32	%r4, %r25, %r31, %p4;
	selp.b32	%r3, %r24, %r35, %p4;
	selp.b32	%r2, %r23, %r34, %p4;
	ld.v2.u32 	{%r39, %r40}, [%rd1+-4];
	ld.v2.u32 	{%r41, %r42}, [%rd1+-12];
	setp.eq.s32	%p5, %r22, 0;
	@%p5 bra 	BB22_4;

	sub.s32 	%r91, %r5, %r40;
	bra.uni 	BB22_5;

BB22_4:
	setp.lt.s32	%p6, %r42, 30;
	setp.eq.s32	%p7, %r3, 31;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r43, 1, %r3, %p8;
	selp.u32	%r44, 1, 0, %p8;
	sub.s32 	%r45, %r4, %r39;
	sub.s32 	%r46, %r2, %r41;
	add.s32 	%r47, %r46, %r44;
	mul.lo.s32 	%r48, %r47, 30;
	mov.u32 	%r49, 30;
	sub.s32 	%r50, %r49, %r42;
	mov.u32 	%r51, 0;
	max.s32 	%r52, %r51, %r50;
	min.s32 	%r53, %r49, %r43;
	mad.lo.s32 	%r54, %r45, 360, %r48;
	add.s32 	%r55, %r54, %r52;
	add.s32 	%r56, %r55, %r53;
	add.s32 	%r91, %r56, -30;

BB22_5:
	cvt.rn.f64.s32	%fd30, %r91;
	div.rn.f64 	%fd2, %fd30, 0d4076800000000000;
	setp.eq.s32	%p9, %r19, 0;
	@%p9 bra 	BB22_25;

	setp.eq.s32	%p10, %r19, 1;
	@%p10 bra 	BB22_11;
	bra.uni 	BB22_7;

BB22_11:
	div.rn.f64 	%fd67, %fd1, %fd27;
	add.f64 	%fd7, %fd67, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd7;
	}
	mul.f64 	%fd8, %fd27, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd8;
	}
	bfe.u32 	%r69, %r18, 20, 11;
	add.s32 	%r70, %r69, -1012;
	mov.b64 	 %rd17, %fd8;
	shl.b64 	%rd2, %rd17, %r70;
	setp.eq.s64	%p15, %rd2, -9223372036854775808;
	abs.f64 	%fd9, %fd7;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd76, [retval0+0];
	
	//{
	}// Callseq End 13
	setp.lt.s32	%p16, %r17, 0;
	and.pred  	%p1, %p16, %p15;
	@!%p1 bra 	BB22_13;
	bra.uni 	BB22_12;

BB22_12:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd76;
	}
	xor.b32  	%r72, %r71, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd76;
	}
	mov.b64 	%fd76, {%r73, %r72};

BB22_13:
	mov.f64 	%fd75, %fd76;
	setp.eq.f64	%p17, %fd7, 0d0000000000000000;
	@%p17 bra 	BB22_16;
	bra.uni 	BB22_14;

BB22_16:
	selp.b32	%r74, %r17, 0, %p15;
	or.b32  	%r75, %r74, 2146435072;
	setp.lt.s32	%p21, %r18, 0;
	selp.b32	%r76, %r75, %r74, %p21;
	mov.u32 	%r77, 0;
	mov.b64 	%fd75, {%r77, %r76};
	bra.uni 	BB22_17;

BB22_25:
	fma.rn.f64 	%fd77, %fd1, %fd2, 0d3FF0000000000000;
	bra.uni 	BB22_26;

BB22_7:
	mov.f64 	%fd77, 0d0000000000000000;
	setp.ne.s32	%p11, %r19, 2;
	@%p11 bra 	BB22_26;

	mul.f64 	%fd3, %fd1, %fd2;
	mov.f64 	%fd32, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd33, %fd3, %fd32;
	mov.f64 	%fd34, 0d4338000000000000;
	add.rn.f64 	%fd35, %fd33, %fd34;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd35;
	}
	mov.f64 	%fd36, 0dC338000000000000;
	add.rn.f64 	%fd37, %fd35, %fd36;
	mov.f64 	%fd38, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd39, %fd37, %fd38, %fd3;
	mov.f64 	%fd40, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd41, %fd37, %fd40, %fd39;
	mov.f64 	%fd42, 0d3E928AF3FCA213EA;
	mov.f64 	%fd43, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd44, %fd43, %fd41, %fd42;
	mov.f64 	%fd45, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd46, %fd44, %fd41, %fd45;
	mov.f64 	%fd47, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd48, %fd46, %fd41, %fd47;
	mov.f64 	%fd49, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd50, %fd48, %fd41, %fd49;
	mov.f64 	%fd51, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd52, %fd50, %fd41, %fd51;
	mov.f64 	%fd53, 0d3F81111111122322;
	fma.rn.f64 	%fd54, %fd52, %fd41, %fd53;
	mov.f64 	%fd55, 0d3FA55555555502A1;
	fma.rn.f64 	%fd56, %fd54, %fd41, %fd55;
	mov.f64 	%fd57, 0d3FC5555555555511;
	fma.rn.f64 	%fd58, %fd56, %fd41, %fd57;
	mov.f64 	%fd59, 0d3FE000000000000B;
	fma.rn.f64 	%fd60, %fd58, %fd41, %fd59;
	mov.f64 	%fd61, 0d3FF0000000000000;
	fma.rn.f64 	%fd62, %fd60, %fd41, %fd61;
	fma.rn.f64 	%fd63, %fd62, %fd41, %fd61;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r15, %temp}, %fd63;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd63;
	}
	shl.b32 	%r57, %r14, 20;
	add.s32 	%r58, %r16, %r57;
	mov.b64 	%fd77, {%r15, %r58};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd3;
	}
	mov.b32 	 %f2, %r59;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p12, %f1, 0f4086232B;
	@%p12 bra 	BB22_26;

	setp.lt.f64	%p13, %fd3, 0d0000000000000000;
	add.f64 	%fd64, %fd3, 0d7FF0000000000000;
	selp.f64	%fd77, 0d0000000000000000, %fd64, %p13;
	setp.geu.f32	%p14, %f1, 0f40874800;
	@%p14 bra 	BB22_26;

	shr.u32 	%r60, %r14, 31;
	add.s32 	%r61, %r14, %r60;
	shr.s32 	%r62, %r61, 1;
	shl.b32 	%r63, %r62, 20;
	add.s32 	%r64, %r63, %r16;
	mov.b64 	%fd65, {%r15, %r64};
	sub.s32 	%r65, %r14, %r62;
	shl.b32 	%r66, %r65, 20;
	add.s32 	%r67, %r66, 1072693248;
	mov.u32 	%r68, 0;
	mov.b64 	%fd66, {%r68, %r67};
	mul.f64 	%fd77, %fd65, %fd66;
	bra.uni 	BB22_26;

BB22_14:
	setp.gt.s32	%p18, %r17, -1;
	@%p18 bra 	BB22_17;

	cvt.rzi.f64.f64	%fd68, %fd8;
	setp.neu.f64	%p19, %fd68, %fd8;
	selp.f64	%fd75, 0dFFF8000000000000, %fd75, %p19;

BB22_17:
	mov.f64 	%fd15, %fd75;
	add.f64 	%fd16, %fd8, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd16;
	}
	and.b32  	%r79, %r78, 2146435072;
	setp.ne.s32	%p22, %r79, 2146435072;
	mov.f64 	%fd74, %fd15;
	@%p22 bra 	BB22_24;

	setp.gtu.f64	%p23, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd74, %fd16;
	@%p23 bra 	BB22_24;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p24, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd16;
	mov.f64 	%fd74, %fd73;
	@%p24 bra 	BB22_24;

	setp.eq.f64	%p25, %fd17, 0d7FF0000000000000;
	@%p25 bra 	BB22_23;
	bra.uni 	BB22_21;

BB22_23:
	setp.gt.f64	%p27, %fd9, 0d3FF0000000000000;
	selp.b32	%r86, 2146435072, 0, %p27;
	xor.b32  	%r87, %r86, 2146435072;
	setp.lt.s32	%p28, %r18, 0;
	selp.b32	%r88, %r87, %r86, %p28;
	setp.eq.f64	%p29, %fd7, 0dBFF0000000000000;
	selp.b32	%r89, 1072693248, %r88, %p29;
	mov.u32 	%r90, 0;
	mov.b64 	%fd74, {%r90, %r89};
	bra.uni 	BB22_24;

BB22_21:
	setp.neu.f64	%p26, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd74, %fd15;
	@%p26 bra 	BB22_24;

	shr.s32 	%r80, %r18, 31;
	and.b32  	%r81, %r80, -2146435072;
	add.s32 	%r82, %r81, 2146435072;
	or.b32  	%r83, %r82, -2147483648;
	selp.b32	%r84, %r83, %r82, %p1;
	mov.u32 	%r85, 0;
	mov.b64 	%fd74, {%r85, %r84};

BB22_24:
	setp.eq.f64	%p30, %fd8, 0d0000000000000000;
	setp.eq.f64	%p31, %fd7, 0d3FF0000000000000;
	or.pred  	%p32, %p31, %p30;
	selp.f64	%fd77, 0d3FF0000000000000, %fd74, %p32;

BB22_26:
	add.f64 	%fd69, %fd77, 0dBFF0000000000000;
	mul.f64 	%fd78, %fd69, 0d4059000000000000;

BB22_27:
	st.param.f64	[func_retval0+0], %fd78;
	ret;
}

	// .globl	_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i
.visible .func  (.param .b64 func_retval0) _Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i(
	.param .align 8 .b8 _Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_0[24],
	.param .align 4 .b8 _Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_1[16],
	.param .align 4 .b8 _Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_2[16],
	.param .b32 _Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_3
)
{
	.reg .pred 	%p<30>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<70>;
	.reg .f64 	%fd<73>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r10, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_0+16];
	ld.param.f64 	%fd25, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_0+8];
	ld.param.f64 	%fd24, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_0];
	ld.param.u32 	%r15, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_1+12];
	ld.param.u32 	%r14, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_1+8];
	ld.param.u32 	%r13, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_1+4];
	ld.param.u32 	%r12, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_1];
	ld.param.u32 	%r19, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_2+12];
	ld.param.u32 	%r18, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_2+8];
	ld.param.u32 	%r17, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_2+4];
	ld.param.u32 	%r16, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_2];
	ld.param.u32 	%r20, [_Z37interestRateCompoundFactorFourArgsGpu13intRateStruct14repoDateStructS0_i_param_3];
	setp.eq.s32	%p2, %r20, 0;
	@%p2 bra 	BB23_2;

	sub.s32 	%r69, %r19, %r15;
	bra.uni 	BB23_3;

BB23_2:
	setp.lt.s32	%p3, %r13, 30;
	setp.eq.s32	%p4, %r17, 31;
	and.pred  	%p5, %p4, %p3;
	selp.b32	%r21, 1, %r17, %p5;
	selp.u32	%r22, 1, 0, %p5;
	sub.s32 	%r23, %r18, %r14;
	sub.s32 	%r24, %r16, %r12;
	add.s32 	%r25, %r24, %r22;
	mul.lo.s32 	%r26, %r25, 30;
	mov.u32 	%r27, 30;
	sub.s32 	%r28, %r27, %r13;
	mov.u32 	%r29, 0;
	max.s32 	%r30, %r29, %r28;
	min.s32 	%r31, %r27, %r21;
	mad.lo.s32 	%r32, %r23, 360, %r26;
	add.s32 	%r33, %r32, %r30;
	add.s32 	%r34, %r33, %r31;
	add.s32 	%r69, %r34, -30;

BB23_3:
	cvt.rn.f64.s32	%fd26, %r69;
	div.rn.f64 	%fd1, %fd26, 0d4076800000000000;
	setp.eq.s32	%p6, %r10, 0;
	@%p6 bra 	BB23_23;

	setp.eq.s32	%p7, %r10, 1;
	@%p7 bra 	BB23_9;
	bra.uni 	BB23_5;

BB23_9:
	div.rn.f64 	%fd63, %fd24, %fd25;
	add.f64 	%fd7, %fd63, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd7;
	}
	mul.f64 	%fd8, %fd25, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd8;
	}
	bfe.u32 	%r47, %r9, 20, 11;
	add.s32 	%r48, %r47, -1012;
	mov.b64 	 %rd2, %fd8;
	shl.b64 	%rd1, %rd2, %r48;
	setp.eq.s64	%p12, %rd1, -9223372036854775808;
	abs.f64 	%fd9, %fd7;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd71, [retval0+0];
	
	//{
	}// Callseq End 14
	setp.lt.s32	%p13, %r8, 0;
	and.pred  	%p1, %p13, %p12;
	@!%p1 bra 	BB23_11;
	bra.uni 	BB23_10;

BB23_10:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r49}, %fd71;
	}
	xor.b32  	%r50, %r49, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r51, %temp}, %fd71;
	}
	mov.b64 	%fd71, {%r51, %r50};

BB23_11:
	mov.f64 	%fd70, %fd71;
	setp.eq.f64	%p14, %fd7, 0d0000000000000000;
	@%p14 bra 	BB23_14;
	bra.uni 	BB23_12;

BB23_14:
	selp.b32	%r52, %r8, 0, %p12;
	or.b32  	%r53, %r52, 2146435072;
	setp.lt.s32	%p18, %r9, 0;
	selp.b32	%r54, %r53, %r52, %p18;
	mov.u32 	%r55, 0;
	mov.b64 	%fd70, {%r55, %r54};
	bra.uni 	BB23_15;

BB23_23:
	fma.rn.f64 	%fd72, %fd24, %fd1, 0d3FF0000000000000;
	bra.uni 	BB23_24;

BB23_5:
	mov.f64 	%fd72, 0d0000000000000000;
	setp.ne.s32	%p8, %r10, 2;
	@%p8 bra 	BB23_24;

	mul.f64 	%fd3, %fd24, %fd1;
	mov.f64 	%fd28, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd29, %fd3, %fd28;
	mov.f64 	%fd30, 0d4338000000000000;
	add.rn.f64 	%fd31, %fd29, %fd30;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5, %temp}, %fd31;
	}
	mov.f64 	%fd32, 0dC338000000000000;
	add.rn.f64 	%fd33, %fd31, %fd32;
	mov.f64 	%fd34, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd35, %fd33, %fd34, %fd3;
	mov.f64 	%fd36, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd37, %fd33, %fd36, %fd35;
	mov.f64 	%fd38, 0d3E928AF3FCA213EA;
	mov.f64 	%fd39, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd40, %fd39, %fd37, %fd38;
	mov.f64 	%fd41, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd42, %fd40, %fd37, %fd41;
	mov.f64 	%fd43, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd44, %fd42, %fd37, %fd43;
	mov.f64 	%fd45, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd46, %fd44, %fd37, %fd45;
	mov.f64 	%fd47, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd48, %fd46, %fd37, %fd47;
	mov.f64 	%fd49, 0d3F81111111122322;
	fma.rn.f64 	%fd50, %fd48, %fd37, %fd49;
	mov.f64 	%fd51, 0d3FA55555555502A1;
	fma.rn.f64 	%fd52, %fd50, %fd37, %fd51;
	mov.f64 	%fd53, 0d3FC5555555555511;
	fma.rn.f64 	%fd54, %fd52, %fd37, %fd53;
	mov.f64 	%fd55, 0d3FE000000000000B;
	fma.rn.f64 	%fd56, %fd54, %fd37, %fd55;
	mov.f64 	%fd57, 0d3FF0000000000000;
	fma.rn.f64 	%fd58, %fd56, %fd37, %fd57;
	fma.rn.f64 	%fd59, %fd58, %fd37, %fd57;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd59;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd59;
	}
	shl.b32 	%r35, %r5, 20;
	add.s32 	%r36, %r7, %r35;
	mov.b64 	%fd72, {%r6, %r36};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd3;
	}
	mov.b32 	 %f2, %r37;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p9, %f1, 0f4086232B;
	@%p9 bra 	BB23_24;

	setp.lt.f64	%p10, %fd3, 0d0000000000000000;
	add.f64 	%fd60, %fd3, 0d7FF0000000000000;
	selp.f64	%fd72, 0d0000000000000000, %fd60, %p10;
	setp.geu.f32	%p11, %f1, 0f40874800;
	@%p11 bra 	BB23_24;

	shr.u32 	%r38, %r5, 31;
	add.s32 	%r39, %r5, %r38;
	shr.s32 	%r40, %r39, 1;
	shl.b32 	%r41, %r40, 20;
	add.s32 	%r42, %r41, %r7;
	mov.b64 	%fd61, {%r6, %r42};
	sub.s32 	%r43, %r5, %r40;
	shl.b32 	%r44, %r43, 20;
	add.s32 	%r45, %r44, 1072693248;
	mov.u32 	%r46, 0;
	mov.b64 	%fd62, {%r46, %r45};
	mul.f64 	%fd72, %fd61, %fd62;
	bra.uni 	BB23_24;

BB23_12:
	setp.gt.s32	%p15, %r8, -1;
	@%p15 bra 	BB23_15;

	cvt.rzi.f64.f64	%fd64, %fd8;
	setp.neu.f64	%p16, %fd64, %fd8;
	selp.f64	%fd70, 0dFFF8000000000000, %fd70, %p16;

BB23_15:
	mov.f64 	%fd15, %fd70;
	add.f64 	%fd16, %fd8, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd16;
	}
	and.b32  	%r57, %r56, 2146435072;
	setp.ne.s32	%p19, %r57, 2146435072;
	mov.f64 	%fd69, %fd15;
	@%p19 bra 	BB23_22;

	setp.gtu.f64	%p20, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd16;
	@%p20 bra 	BB23_22;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p21, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd16;
	mov.f64 	%fd69, %fd68;
	@%p21 bra 	BB23_22;

	setp.eq.f64	%p22, %fd17, 0d7FF0000000000000;
	@%p22 bra 	BB23_21;
	bra.uni 	BB23_19;

BB23_21:
	setp.gt.f64	%p24, %fd9, 0d3FF0000000000000;
	selp.b32	%r64, 2146435072, 0, %p24;
	xor.b32  	%r65, %r64, 2146435072;
	setp.lt.s32	%p25, %r9, 0;
	selp.b32	%r66, %r65, %r64, %p25;
	setp.eq.f64	%p26, %fd7, 0dBFF0000000000000;
	selp.b32	%r67, 1072693248, %r66, %p26;
	mov.u32 	%r68, 0;
	mov.b64 	%fd69, {%r68, %r67};
	bra.uni 	BB23_22;

BB23_19:
	setp.neu.f64	%p23, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd15;
	@%p23 bra 	BB23_22;

	shr.s32 	%r58, %r9, 31;
	and.b32  	%r59, %r58, -2146435072;
	add.s32 	%r60, %r59, 2146435072;
	or.b32  	%r61, %r60, -2147483648;
	selp.b32	%r62, %r61, %r60, %p1;
	mov.u32 	%r63, 0;
	mov.b64 	%fd69, {%r63, %r62};

BB23_22:
	setp.eq.f64	%p27, %fd8, 0d0000000000000000;
	setp.eq.f64	%p28, %fd7, 0d3FF0000000000000;
	or.pred  	%p29, %p28, %p27;
	selp.f64	%fd72, 0d3FF0000000000000, %fd69, %p29;

BB23_24:
	st.param.f64	[func_retval0+0], %fd72;
	ret;
}

	// .globl	_Z24fixedRateCouponAmountGpu15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z24fixedRateCouponAmountGpu15cashFlowsStructi(
	.param .align 8 .b8 _Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0[40],
	.param .b32 _Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_1
)
{
	.reg .pred 	%p<31>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<80>;
	.reg .f64 	%fd<78>;
	.reg .b64 	%rd<7>;


	ld.param.u32 	%r21, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+36];
	ld.param.u32 	%r18, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+24];
	ld.param.f64 	%fd28, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+16];
	ld.param.f64 	%fd27, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0+8];
	ld.param.u64 	%rd3, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_0];
	ld.param.u32 	%r22, [_Z24fixedRateCouponAmountGpu15cashFlowsStructi_param_1];
	mul.wide.s32 	%rd4, %r22, 56;
	add.s64 	%rd5, %rd3, %rd4;
	add.s64 	%rd1, %rd5, 48;
	ld.f64 	%fd77, [%rd5+48];
	setp.neu.f64	%p2, %fd77, 0dBFF0000000000000;
	@%p2 bra 	BB24_26;

	ld.v2.u32 	{%r23, %r24}, [%rd1+-24];
	ld.v2.u32 	{%r25, %r26}, [%rd1+-32];
	ld.v2.u32 	{%r27, %r28}, [%rd1+-8];
	ld.v2.u32 	{%r29, %r30}, [%rd1+-16];
	setp.eq.s32	%p3, %r21, 0;
	@%p3 bra 	BB24_3;

	sub.s32 	%r79, %r28, %r24;
	bra.uni 	BB24_4;

BB24_3:
	setp.lt.s32	%p4, %r26, 30;
	setp.eq.s32	%p5, %r30, 31;
	and.pred  	%p6, %p5, %p4;
	selp.b32	%r31, 1, %r30, %p6;
	selp.u32	%r32, 1, 0, %p6;
	sub.s32 	%r33, %r27, %r23;
	sub.s32 	%r34, %r29, %r25;
	add.s32 	%r35, %r34, %r32;
	mul.lo.s32 	%r36, %r35, 30;
	mov.u32 	%r37, 30;
	sub.s32 	%r38, %r37, %r26;
	mov.u32 	%r39, 0;
	max.s32 	%r40, %r39, %r38;
	min.s32 	%r41, %r37, %r31;
	mad.lo.s32 	%r42, %r33, 360, %r36;
	add.s32 	%r43, %r42, %r40;
	add.s32 	%r44, %r43, %r41;
	add.s32 	%r79, %r44, -30;

BB24_4:
	cvt.rn.f64.s32	%fd29, %r79;
	div.rn.f64 	%fd3, %fd29, 0d4076800000000000;
	setp.eq.s32	%p7, %r18, 0;
	@%p7 bra 	BB24_24;

	setp.eq.s32	%p8, %r18, 1;
	@%p8 bra 	BB24_10;
	bra.uni 	BB24_6;

BB24_10:
	div.rn.f64 	%fd66, %fd27, %fd28;
	add.f64 	%fd8, %fd66, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r16}, %fd8;
	}
	mul.f64 	%fd9, %fd28, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r17}, %fd9;
	}
	bfe.u32 	%r57, %r17, 20, 11;
	add.s32 	%r58, %r57, -1012;
	mov.b64 	 %rd6, %fd9;
	shl.b64 	%rd2, %rd6, %r58;
	setp.eq.s64	%p13, %rd2, -9223372036854775808;
	abs.f64 	%fd10, %fd8;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd10;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd9;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd75, [retval0+0];
	
	//{
	}// Callseq End 15
	setp.lt.s32	%p14, %r16, 0;
	and.pred  	%p1, %p14, %p13;
	@!%p1 bra 	BB24_12;
	bra.uni 	BB24_11;

BB24_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd75;
	}
	xor.b32  	%r60, %r59, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r61, %temp}, %fd75;
	}
	mov.b64 	%fd75, {%r61, %r60};

BB24_12:
	mov.f64 	%fd74, %fd75;
	setp.eq.f64	%p15, %fd8, 0d0000000000000000;
	@%p15 bra 	BB24_15;
	bra.uni 	BB24_13;

BB24_15:
	selp.b32	%r62, %r16, 0, %p13;
	or.b32  	%r63, %r62, 2146435072;
	setp.lt.s32	%p19, %r17, 0;
	selp.b32	%r64, %r63, %r62, %p19;
	mov.u32 	%r65, 0;
	mov.b64 	%fd74, {%r65, %r64};
	bra.uni 	BB24_16;

BB24_24:
	fma.rn.f64 	%fd76, %fd27, %fd3, 0d3FF0000000000000;
	bra.uni 	BB24_25;

BB24_6:
	mov.f64 	%fd76, 0d0000000000000000;
	setp.ne.s32	%p9, %r18, 2;
	@%p9 bra 	BB24_25;

	mul.f64 	%fd4, %fd27, %fd3;
	mov.f64 	%fd31, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd32, %fd4, %fd31;
	mov.f64 	%fd33, 0d4338000000000000;
	add.rn.f64 	%fd34, %fd32, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd34;
	}
	mov.f64 	%fd35, 0dC338000000000000;
	add.rn.f64 	%fd36, %fd34, %fd35;
	mov.f64 	%fd37, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd38, %fd36, %fd37, %fd4;
	mov.f64 	%fd39, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd40, %fd36, %fd39, %fd38;
	mov.f64 	%fd41, 0d3E928AF3FCA213EA;
	mov.f64 	%fd42, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd43, %fd42, %fd40, %fd41;
	mov.f64 	%fd44, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd45, %fd43, %fd40, %fd44;
	mov.f64 	%fd46, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd47, %fd45, %fd40, %fd46;
	mov.f64 	%fd48, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd49, %fd47, %fd40, %fd48;
	mov.f64 	%fd50, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd51, %fd49, %fd40, %fd50;
	mov.f64 	%fd52, 0d3F81111111122322;
	fma.rn.f64 	%fd53, %fd51, %fd40, %fd52;
	mov.f64 	%fd54, 0d3FA55555555502A1;
	fma.rn.f64 	%fd55, %fd53, %fd40, %fd54;
	mov.f64 	%fd56, 0d3FC5555555555511;
	fma.rn.f64 	%fd57, %fd55, %fd40, %fd56;
	mov.f64 	%fd58, 0d3FE000000000000B;
	fma.rn.f64 	%fd59, %fd57, %fd40, %fd58;
	mov.f64 	%fd60, 0d3FF0000000000000;
	fma.rn.f64 	%fd61, %fd59, %fd40, %fd60;
	fma.rn.f64 	%fd62, %fd61, %fd40, %fd60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd62;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd62;
	}
	shl.b32 	%r45, %r13, 20;
	add.s32 	%r46, %r15, %r45;
	mov.b64 	%fd76, {%r14, %r46};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd4;
	}
	mov.b32 	 %f2, %r47;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p10, %f1, 0f4086232B;
	@%p10 bra 	BB24_25;

	setp.lt.f64	%p11, %fd4, 0d0000000000000000;
	add.f64 	%fd63, %fd4, 0d7FF0000000000000;
	selp.f64	%fd76, 0d0000000000000000, %fd63, %p11;
	setp.geu.f32	%p12, %f1, 0f40874800;
	@%p12 bra 	BB24_25;

	shr.u32 	%r48, %r13, 31;
	add.s32 	%r49, %r13, %r48;
	shr.s32 	%r50, %r49, 1;
	shl.b32 	%r51, %r50, 20;
	add.s32 	%r52, %r51, %r15;
	mov.b64 	%fd64, {%r14, %r52};
	sub.s32 	%r53, %r13, %r50;
	shl.b32 	%r54, %r53, 20;
	add.s32 	%r55, %r54, 1072693248;
	mov.u32 	%r56, 0;
	mov.b64 	%fd65, {%r56, %r55};
	mul.f64 	%fd76, %fd64, %fd65;
	bra.uni 	BB24_25;

BB24_13:
	setp.gt.s32	%p16, %r16, -1;
	@%p16 bra 	BB24_16;

	cvt.rzi.f64.f64	%fd67, %fd9;
	setp.neu.f64	%p17, %fd67, %fd9;
	selp.f64	%fd74, 0dFFF8000000000000, %fd74, %p17;

BB24_16:
	mov.f64 	%fd16, %fd74;
	add.f64 	%fd17, %fd9, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd17;
	}
	and.b32  	%r67, %r66, 2146435072;
	setp.ne.s32	%p20, %r67, 2146435072;
	mov.f64 	%fd73, %fd16;
	@%p20 bra 	BB24_23;

	setp.gtu.f64	%p21, %fd10, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd17;
	@%p21 bra 	BB24_23;

	abs.f64 	%fd18, %fd9;
	setp.gtu.f64	%p22, %fd18, 0d7FF0000000000000;
	mov.f64 	%fd72, %fd17;
	mov.f64 	%fd73, %fd72;
	@%p22 bra 	BB24_23;

	setp.eq.f64	%p23, %fd18, 0d7FF0000000000000;
	@%p23 bra 	BB24_22;
	bra.uni 	BB24_20;

BB24_22:
	setp.gt.f64	%p25, %fd10, 0d3FF0000000000000;
	selp.b32	%r74, 2146435072, 0, %p25;
	xor.b32  	%r75, %r74, 2146435072;
	setp.lt.s32	%p26, %r17, 0;
	selp.b32	%r76, %r75, %r74, %p26;
	setp.eq.f64	%p27, %fd8, 0dBFF0000000000000;
	selp.b32	%r77, 1072693248, %r76, %p27;
	mov.u32 	%r78, 0;
	mov.b64 	%fd73, {%r78, %r77};
	bra.uni 	BB24_23;

BB24_20:
	setp.neu.f64	%p24, %fd10, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd16;
	@%p24 bra 	BB24_23;

	shr.s32 	%r68, %r17, 31;
	and.b32  	%r69, %r68, -2146435072;
	add.s32 	%r70, %r69, 2146435072;
	or.b32  	%r71, %r70, -2147483648;
	selp.b32	%r72, %r71, %r70, %p1;
	mov.u32 	%r73, 0;
	mov.b64 	%fd73, {%r73, %r72};

BB24_23:
	setp.eq.f64	%p28, %fd9, 0d0000000000000000;
	setp.eq.f64	%p29, %fd8, 0d3FF0000000000000;
	or.pred  	%p30, %p29, %p28;
	selp.f64	%fd76, 0d3FF0000000000000, %fd73, %p30;

BB24_25:
	add.f64 	%fd68, %fd76, 0dBFF0000000000000;
	mul.f64 	%fd77, %fd68, 0d4059000000000000;

BB24_26:
	st.param.f64	[func_retval0+0], %fd77;
	ret;
}

	// .globl	_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct
.visible .func  (.param .b64 func_retval0) _Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct(
	.param .align 8 .b8 _Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0[88],
	.param .align 4 .b8 _Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_1[16]
)
{
	.reg .pred 	%p<30>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<74>;
	.reg .f64 	%fd<77>;
	.reg .b64 	%rd<3>;


	ld.param.u32 	%r15, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0+60];
	ld.param.u32 	%r14, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0+56];
	ld.param.u32 	%r13, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0+52];
	ld.param.u32 	%r12, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0+48];
	ld.param.f64 	%fd26, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0+16];
	ld.param.f64 	%fd1, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0];
	ld.param.u32 	%r20, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0+80];
	ld.param.f64 	%fd25, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_0+8];
	ld.param.u32 	%r24, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_1+12];
	ld.param.u32 	%r23, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_1+8];
	ld.param.u32 	%r22, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_1+4];
	ld.param.u32 	%r21, [_Z33repoYieldTermStructureDiscountGpu19repoYieldTermStruct14repoDateStruct_param_1];
	cvt.rzi.s32.f64	%r1, %fd25;
	setp.eq.s32	%p2, %r20, 0;
	@%p2 bra 	BB25_2;

	sub.s32 	%r73, %r24, %r15;
	bra.uni 	BB25_3;

BB25_2:
	setp.lt.s32	%p3, %r13, 30;
	setp.eq.s32	%p4, %r22, 31;
	and.pred  	%p5, %p4, %p3;
	selp.b32	%r25, 1, %r22, %p5;
	selp.u32	%r26, 1, 0, %p5;
	sub.s32 	%r27, %r23, %r14;
	sub.s32 	%r28, %r21, %r12;
	add.s32 	%r29, %r28, %r26;
	mul.lo.s32 	%r30, %r29, 30;
	mov.u32 	%r31, 30;
	sub.s32 	%r32, %r31, %r13;
	mov.u32 	%r33, 0;
	max.s32 	%r34, %r33, %r32;
	min.s32 	%r35, %r31, %r25;
	mad.lo.s32 	%r36, %r27, 360, %r30;
	add.s32 	%r37, %r36, %r34;
	add.s32 	%r38, %r37, %r35;
	add.s32 	%r73, %r38, -30;

BB25_3:
	cvt.rn.f64.s32	%fd29, %r73;
	div.rn.f64 	%fd2, %fd29, 0d4076800000000000;
	setp.eq.s32	%p6, %r1, 0;
	@%p6 bra 	BB25_23;

	setp.eq.s32	%p7, %r1, 1;
	@%p7 bra 	BB25_9;
	bra.uni 	BB25_5;

BB25_9:
	div.rn.f64 	%fd66, %fd1, %fd26;
	add.f64 	%fd7, %fd66, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd7;
	}
	mul.f64 	%fd8, %fd26, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r9}, %fd8;
	}
	bfe.u32 	%r51, %r9, 20, 11;
	add.s32 	%r52, %r51, -1012;
	mov.b64 	 %rd2, %fd8;
	shl.b64 	%rd1, %rd2, %r52;
	setp.eq.s64	%p12, %rd1, -9223372036854775808;
	abs.f64 	%fd9, %fd7;
	// Callseq Start 16
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd9;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd8;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd75, [retval0+0];
	
	//{
	}// Callseq End 16
	setp.lt.s32	%p13, %r8, 0;
	and.pred  	%p1, %p13, %p12;
	@!%p1 bra 	BB25_11;
	bra.uni 	BB25_10;

BB25_10:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r53}, %fd75;
	}
	xor.b32  	%r54, %r53, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r55, %temp}, %fd75;
	}
	mov.b64 	%fd75, {%r55, %r54};

BB25_11:
	mov.f64 	%fd74, %fd75;
	setp.eq.f64	%p14, %fd7, 0d0000000000000000;
	@%p14 bra 	BB25_14;
	bra.uni 	BB25_12;

BB25_14:
	selp.b32	%r56, %r8, 0, %p12;
	or.b32  	%r57, %r56, 2146435072;
	setp.lt.s32	%p18, %r9, 0;
	selp.b32	%r58, %r57, %r56, %p18;
	mov.u32 	%r59, 0;
	mov.b64 	%fd74, {%r59, %r58};
	bra.uni 	BB25_15;

BB25_23:
	fma.rn.f64 	%fd76, %fd1, %fd2, 0d3FF0000000000000;
	bra.uni 	BB25_24;

BB25_5:
	mov.f64 	%fd76, 0d0000000000000000;
	setp.ne.s32	%p8, %r1, 2;
	@%p8 bra 	BB25_24;

	mul.f64 	%fd3, %fd1, %fd2;
	mov.f64 	%fd31, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd32, %fd3, %fd31;
	mov.f64 	%fd33, 0d4338000000000000;
	add.rn.f64 	%fd34, %fd32, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r5, %temp}, %fd34;
	}
	mov.f64 	%fd35, 0dC338000000000000;
	add.rn.f64 	%fd36, %fd34, %fd35;
	mov.f64 	%fd37, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd38, %fd36, %fd37, %fd3;
	mov.f64 	%fd39, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd40, %fd36, %fd39, %fd38;
	mov.f64 	%fd41, 0d3E928AF3FCA213EA;
	mov.f64 	%fd42, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd43, %fd42, %fd40, %fd41;
	mov.f64 	%fd44, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd45, %fd43, %fd40, %fd44;
	mov.f64 	%fd46, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd47, %fd45, %fd40, %fd46;
	mov.f64 	%fd48, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd49, %fd47, %fd40, %fd48;
	mov.f64 	%fd50, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd51, %fd49, %fd40, %fd50;
	mov.f64 	%fd52, 0d3F81111111122322;
	fma.rn.f64 	%fd53, %fd51, %fd40, %fd52;
	mov.f64 	%fd54, 0d3FA55555555502A1;
	fma.rn.f64 	%fd55, %fd53, %fd40, %fd54;
	mov.f64 	%fd56, 0d3FC5555555555511;
	fma.rn.f64 	%fd57, %fd55, %fd40, %fd56;
	mov.f64 	%fd58, 0d3FE000000000000B;
	fma.rn.f64 	%fd59, %fd57, %fd40, %fd58;
	mov.f64 	%fd60, 0d3FF0000000000000;
	fma.rn.f64 	%fd61, %fd59, %fd40, %fd60;
	fma.rn.f64 	%fd62, %fd61, %fd40, %fd60;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd62;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r7}, %fd62;
	}
	shl.b32 	%r39, %r5, 20;
	add.s32 	%r40, %r7, %r39;
	mov.b64 	%fd76, {%r6, %r40};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd3;
	}
	mov.b32 	 %f2, %r41;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p9, %f1, 0f4086232B;
	@%p9 bra 	BB25_24;

	setp.lt.f64	%p10, %fd3, 0d0000000000000000;
	add.f64 	%fd63, %fd3, 0d7FF0000000000000;
	selp.f64	%fd76, 0d0000000000000000, %fd63, %p10;
	setp.geu.f32	%p11, %f1, 0f40874800;
	@%p11 bra 	BB25_24;

	shr.u32 	%r42, %r5, 31;
	add.s32 	%r43, %r5, %r42;
	shr.s32 	%r44, %r43, 1;
	shl.b32 	%r45, %r44, 20;
	add.s32 	%r46, %r45, %r7;
	mov.b64 	%fd64, {%r6, %r46};
	sub.s32 	%r47, %r5, %r44;
	shl.b32 	%r48, %r47, 20;
	add.s32 	%r49, %r48, 1072693248;
	mov.u32 	%r50, 0;
	mov.b64 	%fd65, {%r50, %r49};
	mul.f64 	%fd76, %fd64, %fd65;
	bra.uni 	BB25_24;

BB25_12:
	setp.gt.s32	%p15, %r8, -1;
	@%p15 bra 	BB25_15;

	cvt.rzi.f64.f64	%fd67, %fd8;
	setp.neu.f64	%p16, %fd67, %fd8;
	selp.f64	%fd74, 0dFFF8000000000000, %fd74, %p16;

BB25_15:
	mov.f64 	%fd15, %fd74;
	add.f64 	%fd16, %fd8, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r60}, %fd16;
	}
	and.b32  	%r61, %r60, 2146435072;
	setp.ne.s32	%p19, %r61, 2146435072;
	mov.f64 	%fd73, %fd15;
	@%p19 bra 	BB25_22;

	setp.gtu.f64	%p20, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd16;
	@%p20 bra 	BB25_22;

	abs.f64 	%fd17, %fd8;
	setp.gtu.f64	%p21, %fd17, 0d7FF0000000000000;
	mov.f64 	%fd72, %fd16;
	mov.f64 	%fd73, %fd72;
	@%p21 bra 	BB25_22;

	setp.eq.f64	%p22, %fd17, 0d7FF0000000000000;
	@%p22 bra 	BB25_21;
	bra.uni 	BB25_19;

BB25_21:
	setp.gt.f64	%p24, %fd9, 0d3FF0000000000000;
	selp.b32	%r68, 2146435072, 0, %p24;
	xor.b32  	%r69, %r68, 2146435072;
	setp.lt.s32	%p25, %r9, 0;
	selp.b32	%r70, %r69, %r68, %p25;
	setp.eq.f64	%p26, %fd7, 0dBFF0000000000000;
	selp.b32	%r71, 1072693248, %r70, %p26;
	mov.u32 	%r72, 0;
	mov.b64 	%fd73, {%r72, %r71};
	bra.uni 	BB25_22;

BB25_19:
	setp.neu.f64	%p23, %fd9, 0d7FF0000000000000;
	mov.f64 	%fd73, %fd15;
	@%p23 bra 	BB25_22;

	shr.s32 	%r62, %r9, 31;
	and.b32  	%r63, %r62, -2146435072;
	add.s32 	%r64, %r63, 2146435072;
	or.b32  	%r65, %r64, -2147483648;
	selp.b32	%r66, %r65, %r64, %p1;
	mov.u32 	%r67, 0;
	mov.b64 	%fd73, {%r67, %r66};

BB25_22:
	setp.eq.f64	%p27, %fd8, 0d0000000000000000;
	setp.eq.f64	%p28, %fd7, 0d3FF0000000000000;
	or.pred  	%p29, %p28, %p27;
	selp.f64	%fd76, 0d3FF0000000000000, %fd73, %p29;

BB25_24:
	rcp.rn.f64 	%fd68, %fd76;
	st.param.f64	[func_retval0+0], %fd68;
	ret;
}

	// .globl	_Z26flatForwardDiscountImplGpu13intRateStructd
.visible .func  (.param .b64 func_retval0) _Z26flatForwardDiscountImplGpu13intRateStructd(
	.param .align 8 .b8 _Z26flatForwardDiscountImplGpu13intRateStructd_param_0[24],
	.param .b64 _Z26flatForwardDiscountImplGpu13intRateStructd_param_1
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<73>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd24, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_0+8];
	ld.param.f64 	%fd1, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_0];
	ld.param.u32 	%r1, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_0+16];
	ld.param.f64 	%fd25, [_Z26flatForwardDiscountImplGpu13intRateStructd_param_1];
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB26_20;

	setp.eq.s32	%p3, %r1, 1;
	@%p3 bra 	BB26_6;
	bra.uni 	BB26_2;

BB26_6:
	div.rn.f64 	%fd62, %fd1, %fd24;
	add.f64 	%fd6, %fd62, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd6;
	}
	mul.f64 	%fd7, %fd24, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd7;
	}
	bfe.u32 	%r21, %r6, 20, 11;
	add.s32 	%r22, %r21, -1012;
	mov.b64 	 %rd2, %fd7;
	shl.b64 	%rd1, %rd2, %r22;
	setp.eq.s64	%p8, %rd1, -9223372036854775808;
	abs.f64 	%fd8, %fd6;
	// Callseq Start 17
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd71, [retval0+0];
	
	//{
	}// Callseq End 17
	setp.lt.s32	%p9, %r5, 0;
	and.pred  	%p1, %p9, %p8;
	@!%p1 bra 	BB26_8;
	bra.uni 	BB26_7;

BB26_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd71;
	}
	xor.b32  	%r24, %r23, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd71;
	}
	mov.b64 	%fd71, {%r25, %r24};

BB26_8:
	mov.f64 	%fd70, %fd71;
	setp.eq.f64	%p10, %fd6, 0d0000000000000000;
	@%p10 bra 	BB26_11;
	bra.uni 	BB26_9;

BB26_11:
	selp.b32	%r26, %r5, 0, %p8;
	or.b32  	%r27, %r26, 2146435072;
	setp.lt.s32	%p14, %r6, 0;
	selp.b32	%r28, %r27, %r26, %p14;
	mov.u32 	%r29, 0;
	mov.b64 	%fd70, {%r29, %r28};
	bra.uni 	BB26_12;

BB26_20:
	fma.rn.f64 	%fd72, %fd1, %fd25, 0d3FF0000000000000;
	bra.uni 	BB26_21;

BB26_2:
	mov.f64 	%fd72, 0d0000000000000000;
	setp.ne.s32	%p4, %r1, 2;
	@%p4 bra 	BB26_21;

	mul.f64 	%fd2, %fd1, %fd25;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd28, %fd2, %fd27;
	mov.f64 	%fd29, 0d4338000000000000;
	add.rn.f64 	%fd30, %fd28, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd30;
	}
	mov.f64 	%fd31, 0dC338000000000000;
	add.rn.f64 	%fd32, %fd30, %fd31;
	mov.f64 	%fd33, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd34, %fd32, %fd33, %fd2;
	mov.f64 	%fd35, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd36, %fd32, %fd35, %fd34;
	mov.f64 	%fd37, 0d3E928AF3FCA213EA;
	mov.f64 	%fd38, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd39, %fd38, %fd36, %fd37;
	mov.f64 	%fd40, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd41, %fd39, %fd36, %fd40;
	mov.f64 	%fd42, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd43, %fd41, %fd36, %fd42;
	mov.f64 	%fd44, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd45, %fd43, %fd36, %fd44;
	mov.f64 	%fd46, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd47, %fd45, %fd36, %fd46;
	mov.f64 	%fd48, 0d3F81111111122322;
	fma.rn.f64 	%fd49, %fd47, %fd36, %fd48;
	mov.f64 	%fd50, 0d3FA55555555502A1;
	fma.rn.f64 	%fd51, %fd49, %fd36, %fd50;
	mov.f64 	%fd52, 0d3FC5555555555511;
	fma.rn.f64 	%fd53, %fd51, %fd36, %fd52;
	mov.f64 	%fd54, 0d3FE000000000000B;
	fma.rn.f64 	%fd55, %fd53, %fd36, %fd54;
	mov.f64 	%fd56, 0d3FF0000000000000;
	fma.rn.f64 	%fd57, %fd55, %fd36, %fd56;
	fma.rn.f64 	%fd58, %fd57, %fd36, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd58;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd58;
	}
	shl.b32 	%r9, %r2, 20;
	add.s32 	%r10, %r4, %r9;
	mov.b64 	%fd72, {%r3, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd2;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB26_21;

	setp.lt.f64	%p6, %fd2, 0d0000000000000000;
	add.f64 	%fd59, %fd2, 0d7FF0000000000000;
	selp.f64	%fd72, 0d0000000000000000, %fd59, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB26_21;

	shr.u32 	%r12, %r2, 31;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r4;
	mov.b64 	%fd60, {%r3, %r16};
	sub.s32 	%r17, %r2, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd61, {%r20, %r19};
	mul.f64 	%fd72, %fd60, %fd61;
	bra.uni 	BB26_21;

BB26_9:
	setp.gt.s32	%p11, %r5, -1;
	@%p11 bra 	BB26_12;

	cvt.rzi.f64.f64	%fd63, %fd7;
	setp.neu.f64	%p12, %fd63, %fd7;
	selp.f64	%fd70, 0dFFF8000000000000, %fd70, %p12;

BB26_12:
	mov.f64 	%fd14, %fd70;
	add.f64 	%fd15, %fd7, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd15;
	}
	and.b32  	%r31, %r30, 2146435072;
	setp.ne.s32	%p15, %r31, 2146435072;
	mov.f64 	%fd69, %fd14;
	@%p15 bra 	BB26_19;

	setp.gtu.f64	%p16, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd15;
	@%p16 bra 	BB26_19;

	abs.f64 	%fd16, %fd7;
	setp.gtu.f64	%p17, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd15;
	mov.f64 	%fd69, %fd68;
	@%p17 bra 	BB26_19;

	setp.eq.f64	%p18, %fd16, 0d7FF0000000000000;
	@%p18 bra 	BB26_18;
	bra.uni 	BB26_16;

BB26_18:
	setp.gt.f64	%p20, %fd8, 0d3FF0000000000000;
	selp.b32	%r38, 2146435072, 0, %p20;
	xor.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p21, %r6, 0;
	selp.b32	%r40, %r39, %r38, %p21;
	setp.eq.f64	%p22, %fd6, 0dBFF0000000000000;
	selp.b32	%r41, 1072693248, %r40, %p22;
	mov.u32 	%r42, 0;
	mov.b64 	%fd69, {%r42, %r41};
	bra.uni 	BB26_19;

BB26_16:
	setp.neu.f64	%p19, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd14;
	@%p19 bra 	BB26_19;

	shr.s32 	%r32, %r6, 31;
	and.b32  	%r33, %r32, -2146435072;
	add.s32 	%r34, %r33, 2146435072;
	or.b32  	%r35, %r34, -2147483648;
	selp.b32	%r36, %r35, %r34, %p1;
	mov.u32 	%r37, 0;
	mov.b64 	%fd69, {%r37, %r36};

BB26_19:
	setp.eq.f64	%p23, %fd7, 0d0000000000000000;
	setp.eq.f64	%p24, %fd6, 0d3FF0000000000000;
	or.pred  	%p25, %p24, %p23;
	selp.f64	%fd72, 0d3FF0000000000000, %fd69, %p25;

BB26_21:
	rcp.rn.f64 	%fd64, %fd72;
	st.param.f64	[func_retval0+0], %fd64;
	ret;
}

	// .globl	_Z29interestRateDiscountFactorGpu13intRateStructd
.visible .func  (.param .b64 func_retval0) _Z29interestRateDiscountFactorGpu13intRateStructd(
	.param .align 8 .b8 _Z29interestRateDiscountFactorGpu13intRateStructd_param_0[24],
	.param .b64 _Z29interestRateDiscountFactorGpu13intRateStructd_param_1
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<73>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd24, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_0+8];
	ld.param.f64 	%fd1, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_0];
	ld.param.u32 	%r1, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_0+16];
	ld.param.f64 	%fd25, [_Z29interestRateDiscountFactorGpu13intRateStructd_param_1];
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB27_20;

	setp.eq.s32	%p3, %r1, 1;
	@%p3 bra 	BB27_6;
	bra.uni 	BB27_2;

BB27_6:
	div.rn.f64 	%fd62, %fd1, %fd24;
	add.f64 	%fd6, %fd62, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd6;
	}
	mul.f64 	%fd7, %fd24, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd7;
	}
	bfe.u32 	%r21, %r6, 20, 11;
	add.s32 	%r22, %r21, -1012;
	mov.b64 	 %rd2, %fd7;
	shl.b64 	%rd1, %rd2, %r22;
	setp.eq.s64	%p8, %rd1, -9223372036854775808;
	abs.f64 	%fd8, %fd6;
	// Callseq Start 18
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd71, [retval0+0];
	
	//{
	}// Callseq End 18
	setp.lt.s32	%p9, %r5, 0;
	and.pred  	%p1, %p9, %p8;
	@!%p1 bra 	BB27_8;
	bra.uni 	BB27_7;

BB27_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd71;
	}
	xor.b32  	%r24, %r23, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd71;
	}
	mov.b64 	%fd71, {%r25, %r24};

BB27_8:
	mov.f64 	%fd70, %fd71;
	setp.eq.f64	%p10, %fd6, 0d0000000000000000;
	@%p10 bra 	BB27_11;
	bra.uni 	BB27_9;

BB27_11:
	selp.b32	%r26, %r5, 0, %p8;
	or.b32  	%r27, %r26, 2146435072;
	setp.lt.s32	%p14, %r6, 0;
	selp.b32	%r28, %r27, %r26, %p14;
	mov.u32 	%r29, 0;
	mov.b64 	%fd70, {%r29, %r28};
	bra.uni 	BB27_12;

BB27_20:
	fma.rn.f64 	%fd72, %fd1, %fd25, 0d3FF0000000000000;
	bra.uni 	BB27_21;

BB27_2:
	mov.f64 	%fd72, 0d0000000000000000;
	setp.ne.s32	%p4, %r1, 2;
	@%p4 bra 	BB27_21;

	mul.f64 	%fd2, %fd1, %fd25;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd28, %fd2, %fd27;
	mov.f64 	%fd29, 0d4338000000000000;
	add.rn.f64 	%fd30, %fd28, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd30;
	}
	mov.f64 	%fd31, 0dC338000000000000;
	add.rn.f64 	%fd32, %fd30, %fd31;
	mov.f64 	%fd33, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd34, %fd32, %fd33, %fd2;
	mov.f64 	%fd35, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd36, %fd32, %fd35, %fd34;
	mov.f64 	%fd37, 0d3E928AF3FCA213EA;
	mov.f64 	%fd38, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd39, %fd38, %fd36, %fd37;
	mov.f64 	%fd40, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd41, %fd39, %fd36, %fd40;
	mov.f64 	%fd42, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd43, %fd41, %fd36, %fd42;
	mov.f64 	%fd44, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd45, %fd43, %fd36, %fd44;
	mov.f64 	%fd46, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd47, %fd45, %fd36, %fd46;
	mov.f64 	%fd48, 0d3F81111111122322;
	fma.rn.f64 	%fd49, %fd47, %fd36, %fd48;
	mov.f64 	%fd50, 0d3FA55555555502A1;
	fma.rn.f64 	%fd51, %fd49, %fd36, %fd50;
	mov.f64 	%fd52, 0d3FC5555555555511;
	fma.rn.f64 	%fd53, %fd51, %fd36, %fd52;
	mov.f64 	%fd54, 0d3FE000000000000B;
	fma.rn.f64 	%fd55, %fd53, %fd36, %fd54;
	mov.f64 	%fd56, 0d3FF0000000000000;
	fma.rn.f64 	%fd57, %fd55, %fd36, %fd56;
	fma.rn.f64 	%fd58, %fd57, %fd36, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd58;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd58;
	}
	shl.b32 	%r9, %r2, 20;
	add.s32 	%r10, %r4, %r9;
	mov.b64 	%fd72, {%r3, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd2;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB27_21;

	setp.lt.f64	%p6, %fd2, 0d0000000000000000;
	add.f64 	%fd59, %fd2, 0d7FF0000000000000;
	selp.f64	%fd72, 0d0000000000000000, %fd59, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB27_21;

	shr.u32 	%r12, %r2, 31;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r4;
	mov.b64 	%fd60, {%r3, %r16};
	sub.s32 	%r17, %r2, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd61, {%r20, %r19};
	mul.f64 	%fd72, %fd60, %fd61;
	bra.uni 	BB27_21;

BB27_9:
	setp.gt.s32	%p11, %r5, -1;
	@%p11 bra 	BB27_12;

	cvt.rzi.f64.f64	%fd63, %fd7;
	setp.neu.f64	%p12, %fd63, %fd7;
	selp.f64	%fd70, 0dFFF8000000000000, %fd70, %p12;

BB27_12:
	mov.f64 	%fd14, %fd70;
	add.f64 	%fd15, %fd7, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd15;
	}
	and.b32  	%r31, %r30, 2146435072;
	setp.ne.s32	%p15, %r31, 2146435072;
	mov.f64 	%fd69, %fd14;
	@%p15 bra 	BB27_19;

	setp.gtu.f64	%p16, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd15;
	@%p16 bra 	BB27_19;

	abs.f64 	%fd16, %fd7;
	setp.gtu.f64	%p17, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd15;
	mov.f64 	%fd69, %fd68;
	@%p17 bra 	BB27_19;

	setp.eq.f64	%p18, %fd16, 0d7FF0000000000000;
	@%p18 bra 	BB27_18;
	bra.uni 	BB27_16;

BB27_18:
	setp.gt.f64	%p20, %fd8, 0d3FF0000000000000;
	selp.b32	%r38, 2146435072, 0, %p20;
	xor.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p21, %r6, 0;
	selp.b32	%r40, %r39, %r38, %p21;
	setp.eq.f64	%p22, %fd6, 0dBFF0000000000000;
	selp.b32	%r41, 1072693248, %r40, %p22;
	mov.u32 	%r42, 0;
	mov.b64 	%fd69, {%r42, %r41};
	bra.uni 	BB27_19;

BB27_16:
	setp.neu.f64	%p19, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd69, %fd14;
	@%p19 bra 	BB27_19;

	shr.s32 	%r32, %r6, 31;
	and.b32  	%r33, %r32, -2146435072;
	add.s32 	%r34, %r33, 2146435072;
	or.b32  	%r35, %r34, -2147483648;
	selp.b32	%r36, %r35, %r34, %p1;
	mov.u32 	%r37, 0;
	mov.b64 	%fd69, {%r37, %r36};

BB27_19:
	setp.eq.f64	%p23, %fd7, 0d0000000000000000;
	setp.eq.f64	%p24, %fd6, 0d3FF0000000000000;
	or.pred  	%p25, %p24, %p23;
	selp.f64	%fd72, 0d3FF0000000000000, %fd69, %p25;

BB27_21:
	rcp.rn.f64 	%fd64, %fd72;
	st.param.f64	[func_retval0+0], %fd64;
	ret;
}

	// .globl	_Z29interestRateCompoundFactorGpu13intRateStructd
.visible .func  (.param .b64 func_retval0) _Z29interestRateCompoundFactorGpu13intRateStructd(
	.param .align 8 .b8 _Z29interestRateCompoundFactorGpu13intRateStructd_param_0[24],
	.param .b64 _Z29interestRateCompoundFactorGpu13intRateStructd_param_1
)
{
	.reg .pred 	%p<26>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<43>;
	.reg .f64 	%fd<72>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd24, [_Z29interestRateCompoundFactorGpu13intRateStructd_param_0+8];
	ld.param.f64 	%fd1, [_Z29interestRateCompoundFactorGpu13intRateStructd_param_0];
	ld.param.u32 	%r1, [_Z29interestRateCompoundFactorGpu13intRateStructd_param_0+16];
	ld.param.f64 	%fd25, [_Z29interestRateCompoundFactorGpu13intRateStructd_param_1];
	setp.eq.s32	%p2, %r1, 0;
	@%p2 bra 	BB28_20;

	setp.eq.s32	%p3, %r1, 1;
	@%p3 bra 	BB28_6;
	bra.uni 	BB28_2;

BB28_6:
	div.rn.f64 	%fd62, %fd1, %fd24;
	add.f64 	%fd6, %fd62, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd6;
	}
	mul.f64 	%fd7, %fd24, %fd25;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd7;
	}
	bfe.u32 	%r21, %r6, 20, 11;
	add.s32 	%r22, %r21, -1012;
	mov.b64 	 %rd2, %fd7;
	shl.b64 	%rd1, %rd2, %r22;
	setp.eq.s64	%p8, %rd1, -9223372036854775808;
	abs.f64 	%fd8, %fd6;
	// Callseq Start 19
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd8;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd7;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd70, [retval0+0];
	
	//{
	}// Callseq End 19
	setp.lt.s32	%p9, %r5, 0;
	and.pred  	%p1, %p9, %p8;
	@!%p1 bra 	BB28_8;
	bra.uni 	BB28_7;

BB28_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd70;
	}
	xor.b32  	%r24, %r23, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd70;
	}
	mov.b64 	%fd70, {%r25, %r24};

BB28_8:
	mov.f64 	%fd69, %fd70;
	setp.eq.f64	%p10, %fd6, 0d0000000000000000;
	@%p10 bra 	BB28_11;
	bra.uni 	BB28_9;

BB28_11:
	selp.b32	%r26, %r5, 0, %p8;
	or.b32  	%r27, %r26, 2146435072;
	setp.lt.s32	%p14, %r6, 0;
	selp.b32	%r28, %r27, %r26, %p14;
	mov.u32 	%r29, 0;
	mov.b64 	%fd69, {%r29, %r28};
	bra.uni 	BB28_12;

BB28_20:
	fma.rn.f64 	%fd71, %fd1, %fd25, 0d3FF0000000000000;
	bra.uni 	BB28_21;

BB28_2:
	mov.f64 	%fd71, 0d0000000000000000;
	setp.ne.s32	%p4, %r1, 2;
	@%p4 bra 	BB28_21;

	mul.f64 	%fd2, %fd1, %fd25;
	mov.f64 	%fd27, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd28, %fd2, %fd27;
	mov.f64 	%fd29, 0d4338000000000000;
	add.rn.f64 	%fd30, %fd28, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2, %temp}, %fd30;
	}
	mov.f64 	%fd31, 0dC338000000000000;
	add.rn.f64 	%fd32, %fd30, %fd31;
	mov.f64 	%fd33, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd34, %fd32, %fd33, %fd2;
	mov.f64 	%fd35, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd36, %fd32, %fd35, %fd34;
	mov.f64 	%fd37, 0d3E928AF3FCA213EA;
	mov.f64 	%fd38, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd39, %fd38, %fd36, %fd37;
	mov.f64 	%fd40, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd41, %fd39, %fd36, %fd40;
	mov.f64 	%fd42, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd43, %fd41, %fd36, %fd42;
	mov.f64 	%fd44, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd45, %fd43, %fd36, %fd44;
	mov.f64 	%fd46, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd47, %fd45, %fd36, %fd46;
	mov.f64 	%fd48, 0d3F81111111122322;
	fma.rn.f64 	%fd49, %fd47, %fd36, %fd48;
	mov.f64 	%fd50, 0d3FA55555555502A1;
	fma.rn.f64 	%fd51, %fd49, %fd36, %fd50;
	mov.f64 	%fd52, 0d3FC5555555555511;
	fma.rn.f64 	%fd53, %fd51, %fd36, %fd52;
	mov.f64 	%fd54, 0d3FE000000000000B;
	fma.rn.f64 	%fd55, %fd53, %fd36, %fd54;
	mov.f64 	%fd56, 0d3FF0000000000000;
	fma.rn.f64 	%fd57, %fd55, %fd36, %fd56;
	fma.rn.f64 	%fd58, %fd57, %fd36, %fd56;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd58;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r4}, %fd58;
	}
	shl.b32 	%r9, %r2, 20;
	add.s32 	%r10, %r4, %r9;
	mov.b64 	%fd71, {%r3, %r10};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd2;
	}
	mov.b32 	 %f2, %r11;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p5, %f1, 0f4086232B;
	@%p5 bra 	BB28_21;

	setp.lt.f64	%p6, %fd2, 0d0000000000000000;
	add.f64 	%fd59, %fd2, 0d7FF0000000000000;
	selp.f64	%fd71, 0d0000000000000000, %fd59, %p6;
	setp.geu.f32	%p7, %f1, 0f40874800;
	@%p7 bra 	BB28_21;

	shr.u32 	%r12, %r2, 31;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 1;
	shl.b32 	%r15, %r14, 20;
	add.s32 	%r16, %r15, %r4;
	mov.b64 	%fd60, {%r3, %r16};
	sub.s32 	%r17, %r2, %r14;
	shl.b32 	%r18, %r17, 20;
	add.s32 	%r19, %r18, 1072693248;
	mov.u32 	%r20, 0;
	mov.b64 	%fd61, {%r20, %r19};
	mul.f64 	%fd71, %fd60, %fd61;
	bra.uni 	BB28_21;

BB28_9:
	setp.gt.s32	%p11, %r5, -1;
	@%p11 bra 	BB28_12;

	cvt.rzi.f64.f64	%fd63, %fd7;
	setp.neu.f64	%p12, %fd63, %fd7;
	selp.f64	%fd69, 0dFFF8000000000000, %fd69, %p12;

BB28_12:
	mov.f64 	%fd14, %fd69;
	add.f64 	%fd15, %fd7, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r30}, %fd15;
	}
	and.b32  	%r31, %r30, 2146435072;
	setp.ne.s32	%p15, %r31, 2146435072;
	mov.f64 	%fd68, %fd14;
	@%p15 bra 	BB28_19;

	setp.gtu.f64	%p16, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd15;
	@%p16 bra 	BB28_19;

	abs.f64 	%fd16, %fd7;
	setp.gtu.f64	%p17, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd67, %fd15;
	mov.f64 	%fd68, %fd67;
	@%p17 bra 	BB28_19;

	setp.eq.f64	%p18, %fd16, 0d7FF0000000000000;
	@%p18 bra 	BB28_18;
	bra.uni 	BB28_16;

BB28_18:
	setp.gt.f64	%p20, %fd8, 0d3FF0000000000000;
	selp.b32	%r38, 2146435072, 0, %p20;
	xor.b32  	%r39, %r38, 2146435072;
	setp.lt.s32	%p21, %r6, 0;
	selp.b32	%r40, %r39, %r38, %p21;
	setp.eq.f64	%p22, %fd6, 0dBFF0000000000000;
	selp.b32	%r41, 1072693248, %r40, %p22;
	mov.u32 	%r42, 0;
	mov.b64 	%fd68, {%r42, %r41};
	bra.uni 	BB28_19;

BB28_16:
	setp.neu.f64	%p19, %fd8, 0d7FF0000000000000;
	mov.f64 	%fd68, %fd14;
	@%p19 bra 	BB28_19;

	shr.s32 	%r32, %r6, 31;
	and.b32  	%r33, %r32, -2146435072;
	add.s32 	%r34, %r33, 2146435072;
	or.b32  	%r35, %r34, -2147483648;
	selp.b32	%r36, %r35, %r34, %p1;
	mov.u32 	%r37, 0;
	mov.b64 	%fd68, {%r37, %r36};

BB28_19:
	setp.eq.f64	%p23, %fd7, 0d0000000000000000;
	setp.eq.f64	%p24, %fd6, 0d3FF0000000000000;
	or.pred  	%p25, %p24, %p23;
	selp.f64	%fd71, 0d3FF0000000000000, %fd68, %p25;

BB28_21:
	st.param.f64	[func_retval0+0], %fd71;
	ret;
}

	// .globl	_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi(
	.param .align 8 .b8 _Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_0[72],
	.param .b32 _Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_2[40],
	.param .b32 _Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<64>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<164>;
	.reg .f64 	%fd<158>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd7, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_0+24];
	ld.param.u64 	%rd6, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_0+16];
	ld.param.u64 	%rd5, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_0+8];
	ld.param.u32 	%r40, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r41, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd56, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd55, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_2+8];
	ld.param.u32 	%r45, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_3];
	mov.f64 	%fd157, 0d0000000000000000;
	setp.lt.s32	%p3, %r45, 1;
	@%p3 bra 	BB29_56;

	mul.wide.s32 	%rd14, %r40, 16;
	add.s64 	%rd15, %rd6, %rd14;
	ld.u32 	%r1, [%rd15+12];
	add.s64 	%rd16, %rd7, %rd14;
	ld.u32 	%r2, [%rd16+12];
	mul.wide.s32 	%rd17, %r40, 88;
	add.s64 	%rd18, %rd5, %rd17;
	ld.f64 	%fd2, [%rd18+8];
	ld.v2.u32 	{%r47, %r48}, [%rd18+48];
	ld.u32 	%r4, [%rd18+80];
	ld.v2.u32 	{%r49, %r50}, [%rd18+56];
	ld.f64 	%fd3, [%rd18+16];
	ld.f64 	%fd4, [%rd18];
	div.rn.f64 	%fd59, %fd55, %fd56;
	add.f64 	%fd1, %fd59, 0d3FF0000000000000;
	div.rn.f64 	%fd60, %fd4, %fd3;
	add.f64 	%fd5, %fd60, 0d3FF0000000000000;
	mov.f64 	%fd157, 0d0000000000000000;
	mov.u32 	%r161, 0;

BB29_2:
	ld.param.u64 	%rd23, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd19, %r161, 56;
	add.s64 	%rd20, %rd23, %rd19;
	add.s64 	%rd1, %rd20, 12;
	ld.u32 	%r9, [%rd20+12];
	setp.gt.s32	%p4, %r1, %r9;
	@%p4 bra 	BB29_55;

	setp.le.s32	%p5, %r2, %r9;
	@%p5 bra 	BB29_56;

	ld.f64 	%fd148, [%rd1+36];
	setp.neu.f64	%p6, %fd148, 0dBFF0000000000000;
	@%p6 bra 	BB29_30;

	ld.param.u32 	%r160, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_2+36];
	setp.eq.s32	%p7, %r160, 0;
	ld.v2.u32 	{%r51, %r52}, [%rd1+12];
	ld.v2.u32 	{%r53, %r54}, [%rd1+4];
	ld.v2.u32 	{%r55, %r56}, [%rd1+28];
	ld.v2.u32 	{%r57, %r58}, [%rd1+20];
	@%p7 bra 	BB29_7;
	bra.uni 	BB29_6;

BB29_7:
	setp.lt.s32	%p8, %r54, 30;
	setp.eq.s32	%p9, %r58, 31;
	and.pred  	%p10, %p9, %p8;
	selp.b32	%r59, 1, %r58, %p10;
	selp.u32	%r60, 1, 0, %p10;
	sub.s32 	%r61, %r55, %r51;
	sub.s32 	%r62, %r57, %r53;
	add.s32 	%r63, %r62, %r60;
	mul.lo.s32 	%r64, %r63, 30;
	mov.u32 	%r65, 30;
	sub.s32 	%r66, %r65, %r54;
	mov.u32 	%r67, 0;
	max.s32 	%r68, %r67, %r66;
	min.s32 	%r69, %r65, %r59;
	mad.lo.s32 	%r70, %r61, 360, %r64;
	add.s32 	%r71, %r70, %r68;
	add.s32 	%r72, %r71, %r69;
	add.s32 	%r162, %r72, -30;
	bra.uni 	BB29_8;

BB29_6:
	sub.s32 	%r162, %r56, %r52;

BB29_8:
	setp.eq.s32	%p11, %r41, 0;
	cvt.rn.f64.s32	%fd61, %r162;
	div.rn.f64 	%fd8, %fd61, 0d4076800000000000;
	@%p11 bra 	BB29_28;
	bra.uni 	BB29_9;

BB29_28:
	fma.rn.f64 	%fd147, %fd55, %fd8, 0d3FF0000000000000;
	bra.uni 	BB29_29;

BB29_9:
	setp.eq.s32	%p12, %r41, 1;
	@%p12 bra 	BB29_14;
	bra.uni 	BB29_10;

BB29_14:
	ld.param.f64 	%fd139, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_2+16];
	mul.f64 	%fd13, %fd139, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd13;
	}
	bfe.u32 	%r85, %r24, 20, 11;
	add.s32 	%r86, %r85, -1012;
	mov.b64 	 %rd21, %fd13;
	shl.b64 	%rd2, %rd21, %r86;
	setp.eq.s64	%p17, %rd2, -9223372036854775808;
	abs.f64 	%fd14, %fd1;
	// Callseq Start 20
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd146, [retval0+0];
	
	//{
	}// Callseq End 20
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd1;
	}
	setp.lt.s32	%p18, %r25, 0;
	and.pred  	%p1, %p18, %p17;
	@!%p1 bra 	BB29_16;
	bra.uni 	BB29_15;

BB29_15:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd146;
	}
	xor.b32  	%r88, %r87, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r89, %temp}, %fd146;
	}
	mov.b64 	%fd146, {%r89, %r88};

BB29_16:
	mov.f64 	%fd145, %fd146;
	setp.eq.f64	%p19, %fd1, 0d0000000000000000;
	@%p19 bra 	BB29_19;
	bra.uni 	BB29_17;

BB29_19:
	selp.b32	%r90, %r25, 0, %p17;
	or.b32  	%r91, %r90, 2146435072;
	setp.lt.s32	%p23, %r24, 0;
	selp.b32	%r92, %r91, %r90, %p23;
	mov.u32 	%r93, 0;
	mov.b64 	%fd145, {%r93, %r92};
	bra.uni 	BB29_20;

BB29_10:
	mov.f64 	%fd147, 0d0000000000000000;
	setp.ne.s32	%p13, %r41, 2;
	@%p13 bra 	BB29_29;

	mul.f64 	%fd9, %fd55, %fd8;
	mov.f64 	%fd63, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd64, %fd9, %fd63;
	mov.f64 	%fd65, 0d4338000000000000;
	add.rn.f64 	%fd66, %fd64, %fd65;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd66;
	}
	mov.f64 	%fd67, 0dC338000000000000;
	add.rn.f64 	%fd68, %fd66, %fd67;
	mov.f64 	%fd69, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd70, %fd68, %fd69, %fd9;
	mov.f64 	%fd71, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd72, %fd68, %fd71, %fd70;
	mov.f64 	%fd73, 0d3E928AF3FCA213EA;
	mov.f64 	%fd74, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd75, %fd74, %fd72, %fd73;
	mov.f64 	%fd76, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd77, %fd75, %fd72, %fd76;
	mov.f64 	%fd78, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd79, %fd77, %fd72, %fd78;
	mov.f64 	%fd80, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd81, %fd79, %fd72, %fd80;
	mov.f64 	%fd82, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd83, %fd81, %fd72, %fd82;
	mov.f64 	%fd84, 0d3F81111111122322;
	fma.rn.f64 	%fd85, %fd83, %fd72, %fd84;
	mov.f64 	%fd86, 0d3FA55555555502A1;
	fma.rn.f64 	%fd87, %fd85, %fd72, %fd86;
	mov.f64 	%fd88, 0d3FC5555555555511;
	fma.rn.f64 	%fd89, %fd87, %fd72, %fd88;
	mov.f64 	%fd90, 0d3FE000000000000B;
	fma.rn.f64 	%fd91, %fd89, %fd72, %fd90;
	mov.f64 	%fd92, 0d3FF0000000000000;
	fma.rn.f64 	%fd93, %fd91, %fd72, %fd92;
	fma.rn.f64 	%fd94, %fd93, %fd72, %fd92;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd94;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd94;
	}
	shl.b32 	%r73, %r21, 20;
	add.s32 	%r74, %r23, %r73;
	mov.b64 	%fd147, {%r22, %r74};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd9;
	}
	mov.b32 	 %f3, %r75;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p14, %f1, 0f4086232B;
	@%p14 bra 	BB29_29;

	setp.lt.f64	%p15, %fd9, 0d0000000000000000;
	add.f64 	%fd95, %fd9, 0d7FF0000000000000;
	selp.f64	%fd147, 0d0000000000000000, %fd95, %p15;
	setp.geu.f32	%p16, %f1, 0f40874800;
	@%p16 bra 	BB29_29;

	shr.u32 	%r76, %r21, 31;
	add.s32 	%r77, %r21, %r76;
	shr.s32 	%r78, %r77, 1;
	shl.b32 	%r79, %r78, 20;
	add.s32 	%r80, %r79, %r23;
	mov.b64 	%fd96, {%r22, %r80};
	sub.s32 	%r81, %r21, %r78;
	shl.b32 	%r82, %r81, 20;
	add.s32 	%r83, %r82, 1072693248;
	mov.u32 	%r84, 0;
	mov.b64 	%fd97, {%r84, %r83};
	mul.f64 	%fd147, %fd96, %fd97;
	bra.uni 	BB29_29;

BB29_17:
	setp.gt.s32	%p20, %r25, -1;
	@%p20 bra 	BB29_20;

	cvt.rzi.f64.f64	%fd98, %fd13;
	setp.neu.f64	%p21, %fd98, %fd13;
	selp.f64	%fd145, 0dFFF8000000000000, %fd145, %p21;

BB29_20:
	mov.f64 	%fd20, %fd145;
	add.f64 	%fd21, %fd13, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd21;
	}
	and.b32  	%r95, %r94, 2146435072;
	setp.ne.s32	%p24, %r95, 2146435072;
	mov.f64 	%fd144, %fd20;
	@%p24 bra 	BB29_27;

	setp.gtu.f64	%p25, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd144, %fd21;
	@%p25 bra 	BB29_27;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p26, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd143, %fd21;
	mov.f64 	%fd144, %fd143;
	@%p26 bra 	BB29_27;

	setp.eq.f64	%p27, %fd22, 0d7FF0000000000000;
	@%p27 bra 	BB29_26;
	bra.uni 	BB29_24;

BB29_26:
	setp.eq.f64	%p29, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p30, %fd14, 0d3FF0000000000000;
	selp.b32	%r102, 2146435072, 0, %p30;
	xor.b32  	%r103, %r102, 2146435072;
	setp.lt.s32	%p31, %r24, 0;
	selp.b32	%r104, %r103, %r102, %p31;
	selp.b32	%r105, 1072693248, %r104, %p29;
	mov.u32 	%r106, 0;
	mov.b64 	%fd144, {%r106, %r105};
	bra.uni 	BB29_27;

BB29_24:
	setp.neu.f64	%p28, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd144, %fd20;
	@%p28 bra 	BB29_27;

	shr.s32 	%r96, %r24, 31;
	and.b32  	%r97, %r96, -2146435072;
	add.s32 	%r98, %r97, 2146435072;
	or.b32  	%r99, %r98, -2147483648;
	selp.b32	%r100, %r99, %r98, %p1;
	mov.u32 	%r101, 0;
	mov.b64 	%fd144, {%r101, %r100};

BB29_27:
	setp.eq.f64	%p32, %fd13, 0d0000000000000000;
	setp.eq.f64	%p33, %fd1, 0d3FF0000000000000;
	or.pred  	%p34, %p33, %p32;
	selp.f64	%fd147, 0d3FF0000000000000, %fd144, %p34;

BB29_29:
	add.f64 	%fd99, %fd147, 0dBFF0000000000000;
	mul.f64 	%fd148, %fd99, 0d4059000000000000;

BB29_30:
	cvt.rzi.s32.f64	%r26, %fd2;
	ld.v2.u32 	{%r107, %r108}, [%rd1+-4];
	ld.v2.u32 	{%r109, %r110}, [%rd1+-12];
	setp.eq.s32	%p35, %r4, 0;
	@%p35 bra 	BB29_32;
	bra.uni 	BB29_31;

BB29_32:
	setp.lt.s32	%p36, %r48, 30;
	setp.eq.s32	%p37, %r110, 31;
	and.pred  	%p38, %p37, %p36;
	selp.b32	%r111, 1, %r110, %p38;
	selp.u32	%r112, 1, 0, %p38;
	sub.s32 	%r113, %r107, %r49;
	sub.s32 	%r114, %r109, %r47;
	add.s32 	%r115, %r114, %r112;
	mul.lo.s32 	%r116, %r115, 30;
	mov.u32 	%r117, 30;
	sub.s32 	%r118, %r117, %r48;
	mov.u32 	%r119, 0;
	max.s32 	%r120, %r119, %r118;
	min.s32 	%r121, %r117, %r111;
	mad.lo.s32 	%r122, %r113, 360, %r116;
	add.s32 	%r123, %r122, %r120;
	add.s32 	%r124, %r123, %r121;
	add.s32 	%r163, %r124, -30;
	bra.uni 	BB29_33;

BB29_31:
	sub.s32 	%r163, %r108, %r50;

BB29_33:
	cvt.rn.f64.s32	%fd100, %r163;
	div.rn.f64 	%fd31, %fd100, 0d4076800000000000;
	setp.eq.s32	%p39, %r26, 0;
	@%p39 bra 	BB29_53;
	bra.uni 	BB29_34;

BB29_53:
	fma.rn.f64 	%fd156, %fd4, %fd31, 0d3FF0000000000000;
	bra.uni 	BB29_54;

BB29_34:
	setp.eq.s32	%p40, %r26, 1;
	@%p40 bra 	BB29_39;
	bra.uni 	BB29_35;

BB29_39:
	mul.f64 	%fd36, %fd3, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd36;
	}
	bfe.u32 	%r137, %r37, 20, 11;
	add.s32 	%r138, %r137, -1012;
	mov.b64 	 %rd22, %fd36;
	shl.b64 	%rd3, %rd22, %r138;
	setp.eq.s64	%p45, %rd3, -9223372036854775808;
	abs.f64 	%fd37, %fd5;
	// Callseq Start 21
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd37;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd155, [retval0+0];
	
	//{
	}// Callseq End 21
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd5;
	}
	setp.lt.s32	%p46, %r38, 0;
	and.pred  	%p2, %p46, %p45;
	@!%p2 bra 	BB29_41;
	bra.uni 	BB29_40;

BB29_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r139}, %fd155;
	}
	xor.b32  	%r140, %r139, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r141, %temp}, %fd155;
	}
	mov.b64 	%fd155, {%r141, %r140};

BB29_41:
	mov.f64 	%fd154, %fd155;
	setp.eq.f64	%p47, %fd5, 0d0000000000000000;
	@%p47 bra 	BB29_44;
	bra.uni 	BB29_42;

BB29_44:
	selp.b32	%r142, %r38, 0, %p45;
	or.b32  	%r143, %r142, 2146435072;
	setp.lt.s32	%p51, %r37, 0;
	selp.b32	%r144, %r143, %r142, %p51;
	mov.u32 	%r145, 0;
	mov.b64 	%fd154, {%r145, %r144};
	bra.uni 	BB29_45;

BB29_35:
	mov.f64 	%fd156, 0d0000000000000000;
	setp.ne.s32	%p41, %r26, 2;
	@%p41 bra 	BB29_54;

	mul.f64 	%fd32, %fd4, %fd31;
	mov.f64 	%fd102, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd103, %fd32, %fd102;
	mov.f64 	%fd104, 0d4338000000000000;
	add.rn.f64 	%fd105, %fd103, %fd104;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd105;
	}
	mov.f64 	%fd106, 0dC338000000000000;
	add.rn.f64 	%fd107, %fd105, %fd106;
	mov.f64 	%fd108, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd109, %fd107, %fd108, %fd32;
	mov.f64 	%fd110, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd111, %fd107, %fd110, %fd109;
	mov.f64 	%fd112, 0d3E928AF3FCA213EA;
	mov.f64 	%fd113, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd114, %fd113, %fd111, %fd112;
	mov.f64 	%fd115, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd116, %fd114, %fd111, %fd115;
	mov.f64 	%fd117, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd118, %fd116, %fd111, %fd117;
	mov.f64 	%fd119, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd120, %fd118, %fd111, %fd119;
	mov.f64 	%fd121, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd122, %fd120, %fd111, %fd121;
	mov.f64 	%fd123, 0d3F81111111122322;
	fma.rn.f64 	%fd124, %fd122, %fd111, %fd123;
	mov.f64 	%fd125, 0d3FA55555555502A1;
	fma.rn.f64 	%fd126, %fd124, %fd111, %fd125;
	mov.f64 	%fd127, 0d3FC5555555555511;
	fma.rn.f64 	%fd128, %fd126, %fd111, %fd127;
	mov.f64 	%fd129, 0d3FE000000000000B;
	fma.rn.f64 	%fd130, %fd128, %fd111, %fd129;
	mov.f64 	%fd131, 0d3FF0000000000000;
	fma.rn.f64 	%fd132, %fd130, %fd111, %fd131;
	fma.rn.f64 	%fd133, %fd132, %fd111, %fd131;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r35, %temp}, %fd133;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd133;
	}
	shl.b32 	%r125, %r34, 20;
	add.s32 	%r126, %r36, %r125;
	mov.b64 	%fd156, {%r35, %r126};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r127}, %fd32;
	}
	mov.b32 	 %f4, %r127;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p42, %f2, 0f4086232B;
	@%p42 bra 	BB29_54;

	setp.lt.f64	%p43, %fd32, 0d0000000000000000;
	add.f64 	%fd134, %fd32, 0d7FF0000000000000;
	selp.f64	%fd156, 0d0000000000000000, %fd134, %p43;
	setp.geu.f32	%p44, %f2, 0f40874800;
	@%p44 bra 	BB29_54;

	shr.u32 	%r128, %r34, 31;
	add.s32 	%r129, %r34, %r128;
	shr.s32 	%r130, %r129, 1;
	shl.b32 	%r131, %r130, 20;
	add.s32 	%r132, %r131, %r36;
	mov.b64 	%fd135, {%r35, %r132};
	sub.s32 	%r133, %r34, %r130;
	shl.b32 	%r134, %r133, 20;
	add.s32 	%r135, %r134, 1072693248;
	mov.u32 	%r136, 0;
	mov.b64 	%fd136, {%r136, %r135};
	mul.f64 	%fd156, %fd135, %fd136;
	bra.uni 	BB29_54;

BB29_42:
	setp.gt.s32	%p48, %r38, -1;
	@%p48 bra 	BB29_45;

	cvt.rzi.f64.f64	%fd137, %fd36;
	setp.neu.f64	%p49, %fd137, %fd36;
	selp.f64	%fd154, 0dFFF8000000000000, %fd154, %p49;

BB29_45:
	mov.f64 	%fd43, %fd154;
	add.f64 	%fd44, %fd36, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r146}, %fd44;
	}
	and.b32  	%r147, %r146, 2146435072;
	setp.ne.s32	%p52, %r147, 2146435072;
	mov.f64 	%fd153, %fd43;
	@%p52 bra 	BB29_52;

	setp.gtu.f64	%p53, %fd37, 0d7FF0000000000000;
	mov.f64 	%fd153, %fd44;
	@%p53 bra 	BB29_52;

	abs.f64 	%fd45, %fd36;
	setp.gtu.f64	%p54, %fd45, 0d7FF0000000000000;
	mov.f64 	%fd152, %fd44;
	mov.f64 	%fd153, %fd152;
	@%p54 bra 	BB29_52;

	setp.eq.f64	%p55, %fd45, 0d7FF0000000000000;
	@%p55 bra 	BB29_51;
	bra.uni 	BB29_49;

BB29_51:
	setp.eq.f64	%p57, %fd5, 0dBFF0000000000000;
	setp.gt.f64	%p58, %fd37, 0d3FF0000000000000;
	selp.b32	%r154, 2146435072, 0, %p58;
	xor.b32  	%r155, %r154, 2146435072;
	setp.lt.s32	%p59, %r37, 0;
	selp.b32	%r156, %r155, %r154, %p59;
	selp.b32	%r157, 1072693248, %r156, %p57;
	mov.u32 	%r158, 0;
	mov.b64 	%fd153, {%r158, %r157};
	bra.uni 	BB29_52;

BB29_49:
	setp.neu.f64	%p56, %fd37, 0d7FF0000000000000;
	mov.f64 	%fd153, %fd43;
	@%p56 bra 	BB29_52;

	shr.s32 	%r148, %r37, 31;
	and.b32  	%r149, %r148, -2146435072;
	add.s32 	%r150, %r149, 2146435072;
	or.b32  	%r151, %r150, -2147483648;
	selp.b32	%r152, %r151, %r150, %p2;
	mov.u32 	%r153, 0;
	mov.b64 	%fd153, {%r153, %r152};

BB29_52:
	setp.eq.f64	%p60, %fd36, 0d0000000000000000;
	setp.eq.f64	%p61, %fd5, 0d3FF0000000000000;
	or.pred  	%p62, %p61, %p60;
	selp.f64	%fd156, 0d3FF0000000000000, %fd153, %p62;

BB29_54:
	rcp.rn.f64 	%fd138, %fd156;
	fma.rn.f64 	%fd157, %fd148, %fd138, %fd157;

BB29_55:
	ld.param.u32 	%r159, [_Z33fixedRateBondForwardSpotIncomeGpu12inArgsStructi15cashFlowsStructi_param_3];
	add.s32 	%r161, %r161, 1;
	setp.lt.s32	%p63, %r161, %r159;
	@%p63 bra 	BB29_2;

BB29_56:
	st.param.f64	[func_retval0+0], %fd157;
	ret;
}

	// .globl	_Z18getImpliedYieldGpu12inArgsStructdddi
.visible .func  (.param .b64 func_retval0) _Z18getImpliedYieldGpu12inArgsStructdddi(
	.param .align 8 .b8 _Z18getImpliedYieldGpu12inArgsStructdddi_param_0[72],
	.param .b64 _Z18getImpliedYieldGpu12inArgsStructdddi_param_1,
	.param .b64 _Z18getImpliedYieldGpu12inArgsStructdddi_param_2,
	.param .b64 _Z18getImpliedYieldGpu12inArgsStructdddi_param_3,
	.param .b32 _Z18getImpliedYieldGpu12inArgsStructdddi_param_4
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<29>;
	.reg .f64 	%fd<13>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [_Z18getImpliedYieldGpu12inArgsStructdddi_param_0+8];
	ld.param.u64 	%rd2, [_Z18getImpliedYieldGpu12inArgsStructdddi_param_0+40];
	ld.param.u64 	%rd3, [_Z18getImpliedYieldGpu12inArgsStructdddi_param_0+16];
	ld.param.f64 	%fd4, [_Z18getImpliedYieldGpu12inArgsStructdddi_param_1];
	ld.param.f64 	%fd5, [_Z18getImpliedYieldGpu12inArgsStructdddi_param_2];
	ld.param.f64 	%fd6, [_Z18getImpliedYieldGpu12inArgsStructdddi_param_3];
	ld.param.u32 	%r12, [_Z18getImpliedYieldGpu12inArgsStructdddi_param_4];
	mul.wide.s32 	%rd4, %r12, 16;
	add.s64 	%rd5, %rd3, %rd4;
	add.s64 	%rd6, %rd2, %rd4;
	mul.wide.s32 	%rd7, %r12, 88;
	add.s64 	%rd8, %rd1, %rd7;
	ld.u32 	%r4, [%rd5+12];
	ld.u32 	%r3, [%rd5+8];
	ld.u32 	%r2, [%rd5+4];
	ld.u32 	%r1, [%rd5];
	ld.u32 	%r8, [%rd6+12];
	ld.u32 	%r7, [%rd6+8];
	ld.u32 	%r6, [%rd6+4];
	ld.u32 	%r5, [%rd6];
	ld.u32 	%r13, [%rd8+80];
	setp.eq.s32	%p1, %r13, 0;
	@%p1 bra 	BB30_2;

	sub.s32 	%r28, %r8, %r4;
	bra.uni 	BB30_3;

BB30_2:
	setp.lt.s32	%p2, %r2, 30;
	setp.eq.s32	%p3, %r6, 31;
	and.pred  	%p4, %p3, %p2;
	selp.b32	%r14, 1, %r6, %p4;
	selp.u32	%r15, 1, 0, %p4;
	sub.s32 	%r16, %r7, %r3;
	sub.s32 	%r17, %r5, %r1;
	add.s32 	%r18, %r17, %r15;
	mul.lo.s32 	%r19, %r18, 30;
	mov.u32 	%r20, 30;
	sub.s32 	%r21, %r20, %r2;
	mov.u32 	%r22, 0;
	max.s32 	%r23, %r22, %r21;
	min.s32 	%r24, %r20, %r14;
	mad.lo.s32 	%r25, %r16, 360, %r19;
	add.s32 	%r26, %r25, %r23;
	add.s32 	%r27, %r26, %r24;
	add.s32 	%r28, %r27, -30;

BB30_3:
	sub.f64 	%fd8, %fd5, %fd6;
	div.rn.f64 	%fd1, %fd4, %fd8;
	setp.eq.f64	%p5, %fd1, 0d3FF0000000000000;
	mov.f64 	%fd12, 0d0000000000000000;
	@%p5 bra 	BB30_5;

	cvt.rn.f64.s32	%fd9, %r28;
	div.rn.f64 	%fd10, %fd9, 0d4076800000000000;
	add.f64 	%fd11, %fd1, 0dBFF0000000000000;
	div.rn.f64 	%fd12, %fd11, %fd10;

BB30_5:
	st.param.f64	[func_retval0+0], %fd12;
	ret;
}

	// .globl	_Z26interestRateImpliedRateGpudidd
.visible .func  (.param .b64 func_retval0) _Z26interestRateImpliedRateGpudidd(
	.param .b64 _Z26interestRateImpliedRateGpudidd_param_0,
	.param .b32 _Z26interestRateImpliedRateGpudidd_param_1,
	.param .b64 _Z26interestRateImpliedRateGpudidd_param_2,
	.param .b64 _Z26interestRateImpliedRateGpudidd_param_3
)
{
	.reg .pred 	%p<21>;
	.reg .b32 	%r<26>;
	.reg .f64 	%fd<35>;
	.reg .b64 	%rd<3>;


	ld.param.f64 	%fd17, [_Z26interestRateImpliedRateGpudidd_param_0];
	ld.param.u32 	%r3, [_Z26interestRateImpliedRateGpudidd_param_1];
	ld.param.f64 	%fd18, [_Z26interestRateImpliedRateGpudidd_param_2];
	ld.param.f64 	%fd19, [_Z26interestRateImpliedRateGpudidd_param_3];
	setp.eq.f64	%p2, %fd17, 0d3FF0000000000000;
	mov.f64 	%fd34, 0d0000000000000000;
	@%p2 bra 	BB31_18;

	setp.eq.s32	%p3, %r3, 0;
	@%p3 bra 	BB31_17;

	setp.ne.s32	%p4, %r3, 1;
	@%p4 bra 	BB31_18;

	mul.f64 	%fd22, %fd18, %fd19;
	rcp.rn.f64 	%fd1, %fd22;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd1;
	}
	bfe.u32 	%r4, %r1, 20, 11;
	add.s32 	%r5, %r4, -1012;
	mov.b64 	 %rd2, %fd1;
	shl.b64 	%rd1, %rd2, %r5;
	setp.eq.s64	%p5, %rd1, -9223372036854775808;
	abs.f64 	%fd2, %fd17;
	// Callseq Start 22
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd2;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd1;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd33, [retval0+0];
	
	//{
	}// Callseq End 22
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd17;
	}
	setp.lt.s32	%p6, %r2, 0;
	and.pred  	%p1, %p6, %p5;
	@!%p1 bra 	BB31_5;
	bra.uni 	BB31_4;

BB31_4:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd33;
	}
	xor.b32  	%r7, %r6, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r8, %temp}, %fd33;
	}
	mov.b64 	%fd33, {%r8, %r7};

BB31_5:
	mov.f64 	%fd32, %fd33;
	setp.eq.f64	%p7, %fd17, 0d0000000000000000;
	@%p7 bra 	BB31_8;
	bra.uni 	BB31_6;

BB31_8:
	selp.b32	%r9, %r2, 0, %p5;
	or.b32  	%r10, %r9, 2146435072;
	setp.lt.s32	%p11, %r1, 0;
	selp.b32	%r11, %r10, %r9, %p11;
	mov.u32 	%r12, 0;
	mov.b64 	%fd32, {%r12, %r11};
	bra.uni 	BB31_9;

BB31_17:
	add.f64 	%fd26, %fd17, 0dBFF0000000000000;
	div.rn.f64 	%fd34, %fd26, %fd19;
	bra.uni 	BB31_18;

BB31_6:
	setp.gt.s32	%p8, %r2, -1;
	@%p8 bra 	BB31_9;

	cvt.rzi.f64.f64	%fd23, %fd1;
	setp.neu.f64	%p9, %fd23, %fd1;
	selp.f64	%fd32, 0dFFF8000000000000, %fd32, %p9;

BB31_9:
	mov.f64 	%fd8, %fd32;
	add.f64 	%fd9, %fd1, %fd17;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r13}, %fd9;
	}
	and.b32  	%r14, %r13, 2146435072;
	setp.ne.s32	%p12, %r14, 2146435072;
	mov.f64 	%fd31, %fd8;
	@%p12 bra 	BB31_16;

	setp.gtu.f64	%p13, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd31, %fd9;
	@%p13 bra 	BB31_16;

	abs.f64 	%fd10, %fd1;
	setp.gtu.f64	%p14, %fd10, 0d7FF0000000000000;
	mov.f64 	%fd30, %fd9;
	mov.f64 	%fd31, %fd30;
	@%p14 bra 	BB31_16;

	setp.eq.f64	%p15, %fd10, 0d7FF0000000000000;
	@%p15 bra 	BB31_15;
	bra.uni 	BB31_13;

BB31_15:
	setp.gt.f64	%p17, %fd2, 0d3FF0000000000000;
	selp.b32	%r21, 2146435072, 0, %p17;
	xor.b32  	%r22, %r21, 2146435072;
	setp.lt.s32	%p18, %r1, 0;
	selp.b32	%r23, %r22, %r21, %p18;
	setp.eq.f64	%p19, %fd17, 0dBFF0000000000000;
	selp.b32	%r24, 1072693248, %r23, %p19;
	mov.u32 	%r25, 0;
	mov.b64 	%fd31, {%r25, %r24};
	bra.uni 	BB31_16;

BB31_13:
	setp.neu.f64	%p16, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd31, %fd8;
	@%p16 bra 	BB31_16;

	shr.s32 	%r15, %r1, 31;
	and.b32  	%r16, %r15, -2146435072;
	add.s32 	%r17, %r16, 2146435072;
	or.b32  	%r18, %r17, -2147483648;
	selp.b32	%r19, %r18, %r17, %p1;
	mov.u32 	%r20, 0;
	mov.b64 	%fd31, {%r20, %r19};

BB31_16:
	add.f64 	%fd24, %fd31, 0dBFF0000000000000;
	setp.eq.f64	%p20, %fd1, 0d0000000000000000;
	selp.f64	%fd25, 0d0000000000000000, %fd24, %p20;
	mul.f64 	%fd34, %fd25, %fd18;

BB31_18:
	st.param.f64	[func_retval0+0], %fd34;
	ret;
}

	// .globl	_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi
.visible .func  (.param .b64 func_retval0) _Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi(
	.param .align 4 .b8 _Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_0[16],
	.param .b32 _Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_1,
	.param .b64 _Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_2,
	.param .align 4 .b8 _Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_3[16],
	.param .align 8 .b8 _Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_4[72],
	.param .b32 _Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_5
)
{
	.reg .pred 	%p<54>;
	.reg .b16 	%rs<9>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<135>;
	.reg .f64 	%fd<112>;
	.reg .b64 	%rd<10>;


	ld.param.u32 	%r29, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_0+12];
	ld.param.u32 	%r28, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_0+8];
	ld.param.u32 	%r27, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_0+4];
	ld.param.u32 	%r26, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_0];
	ld.param.u32 	%r30, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_1];
	ld.param.f64 	%fd47, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_2];
	ld.param.u32 	%r34, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_3+12];
	ld.param.u32 	%r33, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_3+8];
	ld.param.u32 	%r32, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_3+4];
	ld.param.u32 	%r31, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_3];
	ld.param.u64 	%rd3, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_4+8];
	ld.param.u32 	%r35, [_Z20getMarketRepoRateGpu14repoDateStructidS_12inArgsStructi_param_5];
	mul.wide.s32 	%rd4, %r35, 88;
	add.s64 	%rd1, %rd3, %rd4;
	ld.f64 	%fd3, [%rd1+16];
	ld.f64 	%fd6, [%rd1];
	ld.v2.u32 	{%r40, %r41}, [%rd1+56];
	ld.v2.u32 	{%r42, %r43}, [%rd1+48];
	ld.u32 	%r11, [%rd1+80];
	ld.f64 	%fd2, [%rd1+8];
	cvt.rzi.s32.f64	%r12, %fd2;
	setp.eq.s32	%p3, %r11, 0;
	@%p3 bra 	BB32_2;

	sub.s32 	%r133, %r29, %r41;
	bra.uni 	BB32_3;

BB32_2:
	setp.lt.s32	%p4, %r43, 30;
	setp.eq.s32	%p5, %r27, 31;
	and.pred  	%p6, %p5, %p4;
	selp.b32	%r46, 1, %r27, %p6;
	selp.u32	%r47, 1, 0, %p6;
	sub.s32 	%r48, %r28, %r40;
	sub.s32 	%r49, %r26, %r42;
	add.s32 	%r50, %r49, %r47;
	mul.lo.s32 	%r51, %r50, 30;
	mov.u32 	%r52, 30;
	sub.s32 	%r53, %r52, %r43;
	mov.u32 	%r54, 0;
	max.s32 	%r55, %r54, %r53;
	min.s32 	%r56, %r52, %r46;
	mad.lo.s32 	%r57, %r48, 360, %r51;
	add.s32 	%r58, %r57, %r55;
	add.s32 	%r59, %r58, %r56;
	add.s32 	%r133, %r59, -30;

BB32_3:
	cvt.rn.f64.s32	%fd48, %r133;
	div.rn.f64 	%fd7, %fd48, 0d4076800000000000;
	setp.eq.s32	%p7, %r12, 0;
	@%p7 bra 	BB32_23;

	setp.eq.s32	%p8, %r12, 1;
	@%p8 bra 	BB32_9;
	bra.uni 	BB32_5;

BB32_9:
	div.rn.f64 	%fd85, %fd6, %fd3;
	add.f64 	%fd12, %fd85, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r19}, %fd12;
	}
	mul.f64 	%fd13, %fd3, %fd7;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd13;
	}
	bfe.u32 	%r72, %r20, 20, 11;
	add.s32 	%r73, %r72, -1012;
	mov.b64 	 %rd5, %fd13;
	shl.b64 	%rd6, %rd5, %r73;
	setp.eq.s64	%p13, %rd6, -9223372036854775808;
	abs.f64 	%fd14, %fd12;
	// Callseq Start 23
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd102, [retval0+0];
	
	//{
	}// Callseq End 23
	setp.lt.s32	%p14, %r19, 0;
	and.pred  	%p1, %p14, %p13;
	@!%p1 bra 	BB32_11;
	bra.uni 	BB32_10;

BB32_10:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd102;
	}
	xor.b32  	%r75, %r74, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd102;
	}
	mov.b64 	%fd102, {%r76, %r75};

BB32_11:
	mov.f64 	%fd101, %fd102;
	setp.eq.f64	%p15, %fd12, 0d0000000000000000;
	@%p15 bra 	BB32_14;
	bra.uni 	BB32_12;

BB32_14:
	bfe.u32 	%r77, %r20, 20, 11;
	add.s32 	%r78, %r77, -1012;
	shl.b64 	%rd8, %rd5, %r78;
	setp.eq.s64	%p18, %rd8, -9223372036854775808;
	selp.b32	%r79, %r19, 0, %p18;
	or.b32  	%r80, %r79, 2146435072;
	setp.lt.s32	%p19, %r20, 0;
	selp.b32	%r81, %r80, %r79, %p19;
	mov.u32 	%r82, 0;
	mov.b64 	%fd101, {%r82, %r81};
	bra.uni 	BB32_15;

BB32_23:
	fma.rn.f64 	%fd103, %fd6, %fd7, 0d3FF0000000000000;
	bra.uni 	BB32_24;

BB32_5:
	mov.f64 	%fd103, 0d0000000000000000;
	setp.ne.s32	%p9, %r12, 2;
	@%p9 bra 	BB32_24;

	mul.f64 	%fd8, %fd6, %fd7;
	mov.f64 	%fd50, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd51, %fd8, %fd50;
	mov.f64 	%fd52, 0d4338000000000000;
	add.rn.f64 	%fd53, %fd51, %fd52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r16, %temp}, %fd53;
	}
	mov.f64 	%fd54, 0dC338000000000000;
	add.rn.f64 	%fd55, %fd53, %fd54;
	mov.f64 	%fd56, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd57, %fd55, %fd56, %fd8;
	mov.f64 	%fd58, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd59, %fd55, %fd58, %fd57;
	mov.f64 	%fd60, 0d3E928AF3FCA213EA;
	mov.f64 	%fd61, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd62, %fd61, %fd59, %fd60;
	mov.f64 	%fd63, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd64, %fd62, %fd59, %fd63;
	mov.f64 	%fd65, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd66, %fd64, %fd59, %fd65;
	mov.f64 	%fd67, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd68, %fd66, %fd59, %fd67;
	mov.f64 	%fd69, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd70, %fd68, %fd59, %fd69;
	mov.f64 	%fd71, 0d3F81111111122322;
	fma.rn.f64 	%fd72, %fd70, %fd59, %fd71;
	mov.f64 	%fd73, 0d3FA55555555502A1;
	fma.rn.f64 	%fd74, %fd72, %fd59, %fd73;
	mov.f64 	%fd75, 0d3FC5555555555511;
	fma.rn.f64 	%fd76, %fd74, %fd59, %fd75;
	mov.f64 	%fd77, 0d3FE000000000000B;
	fma.rn.f64 	%fd78, %fd76, %fd59, %fd77;
	mov.f64 	%fd79, 0d3FF0000000000000;
	fma.rn.f64 	%fd80, %fd78, %fd59, %fd79;
	fma.rn.f64 	%fd81, %fd80, %fd59, %fd79;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r17, %temp}, %fd81;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r18}, %fd81;
	}
	shl.b32 	%r60, %r16, 20;
	add.s32 	%r61, %r18, %r60;
	mov.b64 	%fd103, {%r17, %r61};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r62}, %fd8;
	}
	mov.b32 	 %f2, %r62;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p10, %f1, 0f4086232B;
	@%p10 bra 	BB32_24;

	setp.lt.f64	%p11, %fd8, 0d0000000000000000;
	add.f64 	%fd82, %fd8, 0d7FF0000000000000;
	selp.f64	%fd103, 0d0000000000000000, %fd82, %p11;
	setp.geu.f32	%p12, %f1, 0f40874800;
	@%p12 bra 	BB32_24;

	shr.u32 	%r63, %r16, 31;
	add.s32 	%r64, %r16, %r63;
	shr.s32 	%r65, %r64, 1;
	shl.b32 	%r66, %r65, 20;
	add.s32 	%r67, %r66, %r18;
	mov.b64 	%fd83, {%r17, %r67};
	sub.s32 	%r68, %r16, %r65;
	shl.b32 	%r69, %r68, 20;
	add.s32 	%r70, %r69, 1072693248;
	mov.u32 	%r71, 0;
	mov.b64 	%fd84, {%r71, %r70};
	mul.f64 	%fd103, %fd83, %fd84;
	bra.uni 	BB32_24;

BB32_12:
	setp.gt.s32	%p16, %r19, -1;
	@%p16 bra 	BB32_15;

	cvt.rzi.f64.f64	%fd86, %fd13;
	setp.neu.f64	%p17, %fd86, %fd13;
	selp.f64	%fd101, 0dFFF8000000000000, %fd101, %p17;

BB32_15:
	mov.f64 	%fd20, %fd101;
	add.f64 	%fd21, %fd13, %fd12;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r83}, %fd21;
	}
	and.b32  	%r84, %r83, 2146435072;
	setp.ne.s32	%p20, %r84, 2146435072;
	mov.f64 	%fd100, %fd20;
	@%p20 bra 	BB32_22;

	setp.gtu.f64	%p21, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd100, %fd21;
	@%p21 bra 	BB32_22;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p22, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd99, %fd21;
	mov.f64 	%fd100, %fd99;
	@%p22 bra 	BB32_22;

	setp.eq.f64	%p23, %fd22, 0d7FF0000000000000;
	@%p23 bra 	BB32_21;
	bra.uni 	BB32_19;

BB32_21:
	setp.gt.f64	%p25, %fd14, 0d3FF0000000000000;
	selp.b32	%r91, 2146435072, 0, %p25;
	xor.b32  	%r92, %r91, 2146435072;
	setp.lt.s32	%p26, %r20, 0;
	selp.b32	%r93, %r92, %r91, %p26;
	setp.eq.f64	%p27, %fd12, 0dBFF0000000000000;
	selp.b32	%r94, 1072693248, %r93, %p27;
	mov.u32 	%r95, 0;
	mov.b64 	%fd100, {%r95, %r94};
	bra.uni 	BB32_22;

BB32_19:
	setp.neu.f64	%p24, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd100, %fd20;
	@%p24 bra 	BB32_22;

	shr.s32 	%r85, %r20, 31;
	and.b32  	%r86, %r85, -2146435072;
	add.s32 	%r87, %r86, 2146435072;
	or.b32  	%r88, %r87, -2147483648;
	selp.b32	%r89, %r88, %r87, %p1;
	mov.u32 	%r90, 0;
	mov.b64 	%fd100, {%r90, %r89};

BB32_22:
	setp.eq.f64	%p28, %fd13, 0d0000000000000000;
	setp.eq.f64	%p29, %fd12, 0d3FF0000000000000;
	or.pred  	%p30, %p29, %p28;
	selp.f64	%fd103, 0d3FF0000000000000, %fd100, %p30;

BB32_24:
	rcp.rn.f64 	%fd87, %fd103;
	rcp.rn.f64 	%fd29, %fd87;
	ld.u32 	%r96, [%rd1+80];
	setp.eq.s32	%p31, %r96, 0;
	@%p31 bra 	BB32_26;

	sub.s32 	%r134, %r29, %r34;
	bra.uni 	BB32_27;

BB32_26:
	setp.eq.s32	%p32, %r27, 31;
	setp.lt.s32	%p33, %r32, 30;
	and.pred  	%p34, %p32, %p33;
	selp.b32	%r97, 1, %r27, %p34;
	selp.u32	%r98, 1, 0, %p34;
	sub.s32 	%r99, %r28, %r33;
	sub.s32 	%r100, %r26, %r31;
	add.s32 	%r101, %r100, %r98;
	mul.lo.s32 	%r102, %r101, 30;
	mov.u32 	%r103, 30;
	sub.s32 	%r104, %r103, %r32;
	mov.u32 	%r105, 0;
	max.s32 	%r106, %r105, %r104;
	min.s32 	%r107, %r103, %r97;
	mad.lo.s32 	%r108, %r99, 360, %r102;
	add.s32 	%r109, %r108, %r106;
	add.s32 	%r110, %r109, %r107;
	add.s32 	%r134, %r110, -30;

BB32_27:
	cvt.rn.f64.s32	%fd89, %r134;
	div.rn.f64 	%fd30, %fd89, 0d4076800000000000;
	setp.eq.f64	%p35, %fd29, 0d3FF0000000000000;
	mov.f64 	%fd111, 0d0000000000000000;
	@%p35 bra 	BB32_45;

	setp.eq.s32	%p36, %r30, 0;
	@%p36 bra 	BB32_44;

	setp.ne.s32	%p37, %r30, 1;
	@%p37 bra 	BB32_45;

	mul.f64 	%fd91, %fd30, %fd47;
	rcp.rn.f64 	%fd31, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd31;
	}
	bfe.u32 	%r111, %r24, 20, 11;
	add.s32 	%r112, %r111, -1012;
	mov.b64 	 %rd9, %fd31;
	shl.b64 	%rd2, %rd9, %r112;
	setp.eq.s64	%p38, %rd2, -9223372036854775808;
	abs.f64 	%fd32, %fd29;
	// Callseq Start 24
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd32;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd31;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd110, [retval0+0];
	
	//{
	}// Callseq End 24
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd29;
	}
	setp.lt.s32	%p39, %r25, 0;
	and.pred  	%p2, %p39, %p38;
	@!%p2 bra 	BB32_32;
	bra.uni 	BB32_31;

BB32_31:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd110;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd110;
	}
	mov.b64 	%fd110, {%r115, %r114};

BB32_32:
	mov.f64 	%fd109, %fd110;
	setp.eq.f64	%p40, %fd29, 0d0000000000000000;
	@%p40 bra 	BB32_35;
	bra.uni 	BB32_33;

BB32_35:
	selp.b32	%r116, %r25, 0, %p38;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p44, %r24, 0;
	selp.b32	%r118, %r117, %r116, %p44;
	mov.u32 	%r119, 0;
	mov.b64 	%fd109, {%r119, %r118};
	bra.uni 	BB32_36;

BB32_44:
	add.f64 	%fd95, %fd29, 0dBFF0000000000000;
	div.rn.f64 	%fd111, %fd95, %fd30;
	bra.uni 	BB32_45;

BB32_33:
	setp.gt.s32	%p41, %r25, -1;
	@%p41 bra 	BB32_36;

	cvt.rzi.f64.f64	%fd92, %fd31;
	setp.neu.f64	%p42, %fd92, %fd31;
	selp.f64	%fd109, 0dFFF8000000000000, %fd109, %p42;

BB32_36:
	mov.f64 	%fd38, %fd109;
	add.f64 	%fd39, %fd29, %fd31;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd39;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p45, %r121, 2146435072;
	mov.f64 	%fd108, %fd38;
	@%p45 bra 	BB32_43;

	setp.gtu.f64	%p46, %fd32, 0d7FF0000000000000;
	mov.f64 	%fd108, %fd39;
	@%p46 bra 	BB32_43;

	abs.f64 	%fd40, %fd31;
	setp.gtu.f64	%p47, %fd40, 0d7FF0000000000000;
	mov.f64 	%fd107, %fd39;
	mov.f64 	%fd108, %fd107;
	@%p47 bra 	BB32_43;

	setp.eq.f64	%p48, %fd40, 0d7FF0000000000000;
	@%p48 bra 	BB32_42;
	bra.uni 	BB32_40;

BB32_42:
	setp.gt.f64	%p50, %fd32, 0d3FF0000000000000;
	selp.b32	%r128, 2146435072, 0, %p50;
	xor.b32  	%r129, %r128, 2146435072;
	setp.lt.s32	%p51, %r24, 0;
	selp.b32	%r130, %r129, %r128, %p51;
	setp.eq.f64	%p52, %fd29, 0dBFF0000000000000;
	selp.b32	%r131, 1072693248, %r130, %p52;
	mov.u32 	%r132, 0;
	mov.b64 	%fd108, {%r132, %r131};
	bra.uni 	BB32_43;

BB32_40:
	setp.neu.f64	%p49, %fd32, 0d7FF0000000000000;
	mov.f64 	%fd108, %fd38;
	@%p49 bra 	BB32_43;

	shr.s32 	%r122, %r24, 31;
	and.b32  	%r123, %r122, -2146435072;
	add.s32 	%r124, %r123, 2146435072;
	or.b32  	%r125, %r124, -2147483648;
	selp.b32	%r126, %r125, %r124, %p2;
	mov.u32 	%r127, 0;
	mov.b64 	%fd108, {%r127, %r126};

BB32_43:
	add.f64 	%fd93, %fd108, 0dBFF0000000000000;
	setp.eq.f64	%p53, %fd31, 0d0000000000000000;
	selp.f64	%fd94, 0d0000000000000000, %fd93, %p53;
	mul.f64 	%fd111, %fd94, %fd47;

BB32_45:
	st.param.f64	[func_retval0+0], %fd111;
	ret;
}

	// .globl	_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi
.visible .func  (.param .align 8 .b8 func_retval0[56]) _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi(
	.param .align 8 .b8 _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi_param_0[40],
	.param .align 4 .b8 _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi_param_1[16],
	.param .b32 _Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<85>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd1, [_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi_param_0];
	ld.param.u32 	%r43, [_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi_param_1+12];
	ld.param.u32 	%r44, [_Z24cashFlowsNextCashFlowGpu15cashFlowsStruct14repoDateStructi_param_2];
	setp.lt.s32	%p1, %r44, 1;
	@%p1 bra 	BB33_5;

	mov.u32 	%r72, 0;

BB33_2:
	mul.wide.s32 	%rd3, %r72, 56;
	add.s64 	%rd4, %rd1, %rd3;
	add.s64 	%rd2, %rd4, 12;
	ld.u32 	%r46, [%rd4+12];
	setp.gt.s32	%p2, %r43, %r46;
	add.s32 	%r72, %r72, 1;
	@%p2 bra 	BB33_4;
	bra.uni 	BB33_3;

BB33_4:
	setp.lt.s32	%p3, %r72, %r44;
	@%p3 bra 	BB33_2;

BB33_5:
	add.s32 	%r59, %r44, -1;
	mul.wide.s32 	%rd5, %r59, 56;
	add.s64 	%rd6, %rd1, %rd5;
	ld.f64 	%fd4, [%rd6+48];
	ld.v2.u32 	{%r60, %r61}, [%rd6+40];
	mov.u32 	%r84, %r61;
	mov.u32 	%r83, %r60;
	ld.v2.u32 	{%r62, %r63}, [%rd6+32];
	mov.u32 	%r82, %r63;
	mov.u32 	%r81, %r62;
	ld.v2.u32 	{%r64, %r65}, [%rd6+24];
	mov.u32 	%r80, %r65;
	mov.u32 	%r79, %r64;
	ld.v2.u32 	{%r66, %r67}, [%rd6+16];
	mov.u32 	%r78, %r67;
	mov.u32 	%r77, %r66;
	ld.v2.u32 	{%r68, %r69}, [%rd6+8];
	mov.u32 	%r76, %r69;
	mov.u32 	%r75, %r68;
	ld.v2.u32 	{%r70, %r71}, [%rd6];
	mov.u32 	%r74, %r71;
	mov.u32 	%r73, %r70;
	bra.uni 	BB33_6;

BB33_3:
	ld.f64 	%fd4, [%rd2+36];
	ld.v2.u32 	{%r47, %r48}, [%rd2+28];
	mov.u32 	%r84, %r48;
	mov.u32 	%r83, %r47;
	ld.v2.u32 	{%r49, %r50}, [%rd2+20];
	mov.u32 	%r82, %r50;
	mov.u32 	%r81, %r49;
	ld.v2.u32 	{%r51, %r52}, [%rd2+12];
	mov.u32 	%r80, %r52;
	mov.u32 	%r79, %r51;
	ld.v2.u32 	{%r53, %r54}, [%rd2+4];
	mov.u32 	%r78, %r54;
	mov.u32 	%r77, %r53;
	ld.v2.u32 	{%r55, %r56}, [%rd2+-4];
	mov.u32 	%r76, %r56;
	mov.u32 	%r75, %r55;
	ld.v2.u32 	{%r57, %r58}, [%rd2+-12];
	mov.u32 	%r74, %r58;
	mov.u32 	%r73, %r57;

BB33_6:
	st.param.b32	[func_retval0+0], %r73;
	st.param.b32	[func_retval0+4], %r74;
	st.param.b32	[func_retval0+8], %r75;
	st.param.b32	[func_retval0+12], %r76;
	st.param.b32	[func_retval0+16], %r77;
	st.param.b32	[func_retval0+20], %r78;
	st.param.b32	[func_retval0+24], %r79;
	st.param.b32	[func_retval0+28], %r80;
	st.param.b32	[func_retval0+32], %r81;
	st.param.b32	[func_retval0+36], %r82;
	st.param.b32	[func_retval0+40], %r83;
	st.param.b32	[func_retval0+44], %r84;
	st.param.f64	[func_retval0+48], %fd4;
	ret;
}

	// .globl	_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi(
	.param .b64 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_0,
	.param .b32 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_1,
	.param .b32 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_2,
	.param .b64 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_3,
	.param .align 4 .b8 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4[16],
	.param .b64 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_5,
	.param .b32 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_6,
	.param .align 8 .b8 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_7[72],
	.param .b32 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_8,
	.param .align 8 .b8 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9[40],
	.param .b32 _Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_10
)
{
	.reg .pred 	%p<932>;
	.reg .b16 	%rs<49>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<2523>;
	.reg .f64 	%fd<2382>;
	.reg .b64 	%rd<119>;


	ld.param.u32 	%r537, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r538, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.f64 	%fd796, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r2136, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4+8];
	ld.param.u32 	%r2137, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4+4];
	ld.param.u32 	%r2138, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4];
	ld.param.u32 	%r2139, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4+12];
	ld.param.u32 	%r539, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_6];
	ld.param.u64 	%rd56, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_7+32];
	ld.param.u64 	%rd59, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_7+56];
	ld.param.u32 	%r540, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_8];
	ld.param.u32 	%r544, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+36];
	ld.param.u32 	%r541, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+24];
	ld.param.f64 	%fd799, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+16];
	ld.param.f64 	%fd798, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+8];
	ld.param.u64 	%rd61, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9];
	ld.param.u32 	%r545, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_10];
	mul.wide.s32 	%rd62, %r540, 36;
	add.s64 	%rd63, %rd59, %rd62;
	add.s64 	%rd1, %rd63, 12;
	ld.u32 	%r546, [%rd63+12];
	setp.le.s32	%p30, %r546, %r2139;
	@%p30 bra 	BB34_2;

	ld.u32 	%r2138, [%rd1+-12];
	ld.u32 	%r2137, [%rd1+-8];
	ld.u32 	%r2136, [%rd1+-4];
	ld.u32 	%r2139, [%rd1];

BB34_2:
	add.s32 	%r13, %r545, -1;
	mov.u32 	%r2142, 0;

BB34_3:
	mov.u32 	%r2141, %r2142;
	mul.wide.s32 	%rd64, %r2141, 56;
	add.s64 	%rd65, %rd61, %rd64;
	ld.u32 	%r548, [%rd65+12];
	setp.lt.s32	%p31, %r548, %r2139;
	setp.lt.s32	%p32, %r2141, %r13;
	and.pred  	%p33, %p31, %p32;
	add.s32 	%r2142, %r2141, 1;
	@%p33 bra 	BB34_3;

	mov.f64 	%fd2057, 0d0000000000000000;
	setp.ge.s32	%p34, %r2141, %r545;
	@%p34 bra 	BB34_35;

	div.rn.f64 	%fd802, %fd798, %fd799;
	add.f64 	%fd3, %fd802, 0d3FF0000000000000;
	mov.f64 	%fd801, 0d0000000000000000;
	mov.f64 	%fd2056, %fd801;

BB34_6:
	mul.wide.s32 	%rd66, %r2141, 56;
	add.s64 	%rd67, %rd61, %rd66;
	add.s64 	%rd3, %rd67, 28;
	ld.u32 	%r549, [%rd67+28];
	setp.le.s32	%p35, %r2139, %r549;
	mov.f64 	%fd2055, %fd801;
	@%p35 bra 	BB34_33;

	mul.wide.s32 	%rd68, %r540, 16;
	add.s64 	%rd69, %rd56, %rd68;
	ld.u32 	%r550, [%rd69+12];
	setp.gt.s32	%p36, %r2139, %r550;
	mov.f64 	%fd2054, %fd801;
	mov.f64 	%fd2055, %fd2054;
	@%p36 bra 	BB34_33;

	setp.eq.s32	%p37, %r544, 0;
	ld.v2.u32 	{%r551, %r552}, [%rd3+12];
	setp.lt.s32	%p38, %r2139, %r552;
	ld.v2.u32 	{%r554, %r555}, [%rd3+4];
	selp.b32	%r21, %r2139, %r552, %p38;
	selp.b32	%r20, %r2136, %r551, %p38;
	selp.b32	%r19, %r2137, %r555, %p38;
	selp.b32	%r18, %r2138, %r554, %p38;
	ld.v2.u32 	{%r559, %r560}, [%rd3+-4];
	ld.v2.u32 	{%r561, %r562}, [%rd3+-12];
	@%p37 bra 	BB34_10;
	bra.uni 	BB34_9;

BB34_10:
	setp.lt.s32	%p39, %r562, 30;
	setp.eq.s32	%p40, %r19, 31;
	and.pred  	%p41, %p40, %p39;
	selp.b32	%r563, 1, %r19, %p41;
	selp.u32	%r564, 1, 0, %p41;
	sub.s32 	%r565, %r20, %r559;
	sub.s32 	%r566, %r18, %r561;
	add.s32 	%r567, %r566, %r564;
	mul.lo.s32 	%r568, %r567, 30;
	mov.u32 	%r569, 30;
	sub.s32 	%r570, %r569, %r562;
	mov.u32 	%r571, 0;
	max.s32 	%r572, %r571, %r570;
	min.s32 	%r573, %r569, %r563;
	mad.lo.s32 	%r574, %r565, 360, %r568;
	add.s32 	%r575, %r574, %r572;
	add.s32 	%r576, %r575, %r573;
	add.s32 	%r2143, %r576, -30;
	bra.uni 	BB34_11;

BB34_9:
	sub.s32 	%r2143, %r21, %r560;

BB34_11:
	cvt.rn.f64.s32	%fd805, %r2143;
	div.rn.f64 	%fd5, %fd805, 0d4076800000000000;
	setp.eq.s32	%p42, %r541, 0;
	@%p42 bra 	BB34_31;
	bra.uni 	BB34_12;

BB34_31:
	fma.rn.f64 	%fd2052, %fd798, %fd5, 0d3FF0000000000000;
	bra.uni 	BB34_32;

BB34_12:
	setp.eq.s32	%p43, %r541, 1;
	@%p43 bra 	BB34_17;
	bra.uni 	BB34_13;

BB34_17:
	mul.f64 	%fd10, %fd799, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd10;
	}
	bfe.u32 	%r589, %r32, 20, 11;
	add.s32 	%r590, %r589, -1012;
	mov.b64 	 %rd70, %fd10;
	shl.b64 	%rd4, %rd70, %r590;
	setp.eq.s64	%p48, %rd4, -9223372036854775808;
	abs.f64 	%fd11, %fd3;
	// Callseq Start 25
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd11;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd10;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2051, [retval0+0];
	
	//{
	}// Callseq End 25
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd3;
	}
	setp.lt.s32	%p49, %r33, 0;
	and.pred  	%p1, %p49, %p48;
	@!%p1 bra 	BB34_19;
	bra.uni 	BB34_18;

BB34_18:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r591}, %fd2051;
	}
	xor.b32  	%r592, %r591, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r593, %temp}, %fd2051;
	}
	mov.b64 	%fd2051, {%r593, %r592};

BB34_19:
	mov.f64 	%fd2050, %fd2051;
	setp.eq.f64	%p50, %fd3, 0d0000000000000000;
	@%p50 bra 	BB34_22;
	bra.uni 	BB34_20;

BB34_22:
	selp.b32	%r594, %r33, 0, %p48;
	or.b32  	%r595, %r594, 2146435072;
	setp.lt.s32	%p54, %r32, 0;
	selp.b32	%r596, %r595, %r594, %p54;
	mov.u32 	%r597, 0;
	mov.b64 	%fd2050, {%r597, %r596};
	bra.uni 	BB34_23;

BB34_13:
	mov.f64 	%fd2052, 0d0000000000000000;
	setp.ne.s32	%p44, %r541, 2;
	@%p44 bra 	BB34_32;

	mul.f64 	%fd6, %fd798, %fd5;
	mov.f64 	%fd807, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd808, %fd6, %fd807;
	mov.f64 	%fd809, 0d4338000000000000;
	add.rn.f64 	%fd810, %fd808, %fd809;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r29, %temp}, %fd810;
	}
	mov.f64 	%fd811, 0dC338000000000000;
	add.rn.f64 	%fd812, %fd810, %fd811;
	mov.f64 	%fd813, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd814, %fd812, %fd813, %fd6;
	mov.f64 	%fd815, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd816, %fd812, %fd815, %fd814;
	mov.f64 	%fd817, 0d3E928AF3FCA213EA;
	mov.f64 	%fd818, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd819, %fd818, %fd816, %fd817;
	mov.f64 	%fd820, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd821, %fd819, %fd816, %fd820;
	mov.f64 	%fd822, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd823, %fd821, %fd816, %fd822;
	mov.f64 	%fd824, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd825, %fd823, %fd816, %fd824;
	mov.f64 	%fd826, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd827, %fd825, %fd816, %fd826;
	mov.f64 	%fd828, 0d3F81111111122322;
	fma.rn.f64 	%fd829, %fd827, %fd816, %fd828;
	mov.f64 	%fd830, 0d3FA55555555502A1;
	fma.rn.f64 	%fd831, %fd829, %fd816, %fd830;
	mov.f64 	%fd832, 0d3FC5555555555511;
	fma.rn.f64 	%fd833, %fd831, %fd816, %fd832;
	mov.f64 	%fd834, 0d3FE000000000000B;
	fma.rn.f64 	%fd835, %fd833, %fd816, %fd834;
	mov.f64 	%fd836, 0d3FF0000000000000;
	fma.rn.f64 	%fd837, %fd835, %fd816, %fd836;
	fma.rn.f64 	%fd838, %fd837, %fd816, %fd836;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r30, %temp}, %fd838;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd838;
	}
	shl.b32 	%r577, %r29, 20;
	add.s32 	%r578, %r31, %r577;
	mov.b64 	%fd2052, {%r30, %r578};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r579}, %fd6;
	}
	mov.b32 	 %f30, %r579;
	abs.f32 	%f1, %f30;
	setp.lt.f32	%p45, %f1, 0f4086232B;
	@%p45 bra 	BB34_32;

	setp.lt.f64	%p46, %fd6, 0d0000000000000000;
	add.f64 	%fd839, %fd6, 0d7FF0000000000000;
	selp.f64	%fd2052, 0d0000000000000000, %fd839, %p46;
	setp.geu.f32	%p47, %f1, 0f40874800;
	@%p47 bra 	BB34_32;

	shr.u32 	%r580, %r29, 31;
	add.s32 	%r581, %r29, %r580;
	shr.s32 	%r582, %r581, 1;
	shl.b32 	%r583, %r582, 20;
	add.s32 	%r584, %r583, %r31;
	mov.b64 	%fd840, {%r30, %r584};
	sub.s32 	%r585, %r29, %r582;
	shl.b32 	%r586, %r585, 20;
	add.s32 	%r587, %r586, 1072693248;
	mov.u32 	%r588, 0;
	mov.b64 	%fd841, {%r588, %r587};
	mul.f64 	%fd2052, %fd840, %fd841;
	bra.uni 	BB34_32;

BB34_20:
	setp.gt.s32	%p51, %r33, -1;
	@%p51 bra 	BB34_23;

	cvt.rzi.f64.f64	%fd842, %fd10;
	setp.neu.f64	%p52, %fd842, %fd10;
	selp.f64	%fd2050, 0dFFF8000000000000, %fd2050, %p52;

BB34_23:
	mov.f64 	%fd17, %fd2050;
	add.f64 	%fd18, %fd10, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r598}, %fd18;
	}
	and.b32  	%r599, %r598, 2146435072;
	setp.ne.s32	%p55, %r599, 2146435072;
	mov.f64 	%fd2049, %fd17;
	@%p55 bra 	BB34_30;

	setp.gtu.f64	%p56, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2049, %fd18;
	@%p56 bra 	BB34_30;

	abs.f64 	%fd19, %fd10;
	setp.gtu.f64	%p57, %fd19, 0d7FF0000000000000;
	mov.f64 	%fd2048, %fd18;
	mov.f64 	%fd2049, %fd2048;
	@%p57 bra 	BB34_30;

	setp.eq.f64	%p58, %fd19, 0d7FF0000000000000;
	@%p58 bra 	BB34_29;
	bra.uni 	BB34_27;

BB34_29:
	setp.eq.f64	%p60, %fd3, 0dBFF0000000000000;
	setp.gt.f64	%p61, %fd11, 0d3FF0000000000000;
	selp.b32	%r606, 2146435072, 0, %p61;
	xor.b32  	%r607, %r606, 2146435072;
	setp.lt.s32	%p62, %r32, 0;
	selp.b32	%r608, %r607, %r606, %p62;
	selp.b32	%r609, 1072693248, %r608, %p60;
	mov.u32 	%r610, 0;
	mov.b64 	%fd2049, {%r610, %r609};
	bra.uni 	BB34_30;

BB34_27:
	setp.neu.f64	%p59, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2049, %fd17;
	@%p59 bra 	BB34_30;

	shr.s32 	%r600, %r32, 31;
	and.b32  	%r601, %r600, -2146435072;
	add.s32 	%r602, %r601, 2146435072;
	or.b32  	%r603, %r602, -2147483648;
	selp.b32	%r604, %r603, %r602, %p1;
	mov.u32 	%r605, 0;
	mov.b64 	%fd2049, {%r605, %r604};

BB34_30:
	setp.eq.f64	%p63, %fd10, 0d0000000000000000;
	setp.eq.f64	%p64, %fd3, 0d3FF0000000000000;
	or.pred  	%p65, %p64, %p63;
	selp.f64	%fd2052, 0d3FF0000000000000, %fd2049, %p65;

BB34_32:
	add.f64 	%fd843, %fd2052, 0dBFF0000000000000;
	mul.f64 	%fd26, %fd843, 0d4059000000000000;
	mov.f64 	%fd2055, %fd26;

BB34_33:
	mov.f64 	%fd27, %fd2055;
	add.f64 	%fd2056, %fd2056, %fd27;
	add.s32 	%r2141, %r2141, 1;
	setp.lt.s32	%p66, %r2141, %r545;
	@%p66 bra 	BB34_6;

	mul.f64 	%fd2057, %fd2056, 0d4059000000000000;

BB34_35:
	mov.f64 	%fd2083, 0d0000000000000000;
	ld.param.f64 	%fd2042, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_0];
	div.rn.f64 	%fd845, %fd2057, 0d4059000000000000;
	add.f64 	%fd31, %fd845, %fd2042;
	setp.lt.s32	%p67, %r545, 1;
	@%p67 bra 	BB34_115;

	div.rn.f64 	%fd848, %fd798, %fd799;
	add.f64 	%fd32, %fd848, 0d3FF0000000000000;
	mov.f64 	%fd849, 0d3FA99999A0000000;
	div.rn.f64 	%fd850, %fd849, %fd796;
	add.f64 	%fd33, %fd850, 0d3FF0000000000000;
	mov.f64 	%fd2083, 0d0000000000000000;
	mov.f64 	%fd2058, 0d3FF0000000000000;
	mov.u16 	%rs41, 1;
	mov.u32 	%r2144, 0;

BB34_37:
	mul.wide.s32 	%rd71, %r2144, 56;
	add.s64 	%rd72, %rd61, %rd71;
	add.s64 	%rd5, %rd72, 12;
	ld.u32 	%r620, [%rd72+12];
	setp.gt.s32	%p68, %r2139, %r620;
	@%p68 bra 	BB34_114;

	ld.v2.u32 	{%r621, %r622}, [%rd5+-4];
	ld.v2.u32 	{%r623, %r624}, [%rd5+-12];
	ld.f64 	%fd2067, [%rd5+36];
	setp.neu.f64	%p69, %fd2067, 0dBFF0000000000000;
	@%p69 bra 	BB34_64;

	setp.eq.s32	%p70, %r544, 0;
	ld.v2.u32 	{%r625, %r626}, [%rd5+12];
	ld.v2.u32 	{%r627, %r628}, [%rd5+4];
	ld.v2.u32 	{%r629, %r630}, [%rd5+28];
	ld.v2.u32 	{%r631, %r632}, [%rd5+20];
	@%p70 bra 	BB34_41;
	bra.uni 	BB34_40;

BB34_41:
	setp.lt.s32	%p71, %r628, 30;
	setp.eq.s32	%p72, %r632, 31;
	and.pred  	%p73, %p72, %p71;
	selp.b32	%r633, 1, %r632, %p73;
	selp.u32	%r634, 1, 0, %p73;
	sub.s32 	%r635, %r629, %r625;
	sub.s32 	%r636, %r631, %r627;
	add.s32 	%r637, %r636, %r634;
	mul.lo.s32 	%r638, %r637, 30;
	mov.u32 	%r639, 30;
	sub.s32 	%r640, %r639, %r628;
	mov.u32 	%r641, 0;
	max.s32 	%r642, %r641, %r640;
	min.s32 	%r643, %r639, %r633;
	mad.lo.s32 	%r644, %r635, 360, %r638;
	add.s32 	%r645, %r644, %r642;
	add.s32 	%r646, %r645, %r643;
	add.s32 	%r2149, %r646, -30;
	bra.uni 	BB34_42;

BB34_40:
	sub.s32 	%r2149, %r630, %r626;

BB34_42:
	cvt.rn.f64.s32	%fd851, %r2149;
	div.rn.f64 	%fd37, %fd851, 0d4076800000000000;
	setp.eq.s32	%p74, %r541, 0;
	@%p74 bra 	BB34_62;
	bra.uni 	BB34_43;

BB34_62:
	fma.rn.f64 	%fd2066, %fd798, %fd37, 0d3FF0000000000000;
	bra.uni 	BB34_63;

BB34_43:
	setp.eq.s32	%p75, %r541, 1;
	@%p75 bra 	BB34_48;
	bra.uni 	BB34_44;

BB34_48:
	mul.f64 	%fd42, %fd799, %fd37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd42;
	}
	bfe.u32 	%r659, %r58, 20, 11;
	add.s32 	%r660, %r659, -1012;
	mov.b64 	 %rd73, %fd42;
	shl.b64 	%rd6, %rd73, %r660;
	setp.eq.s64	%p80, %rd6, -9223372036854775808;
	abs.f64 	%fd43, %fd32;
	// Callseq Start 26
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd43;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2065, [retval0+0];
	
	//{
	}// Callseq End 26
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd32;
	}
	setp.lt.s32	%p81, %r59, 0;
	and.pred  	%p2, %p81, %p80;
	@!%p2 bra 	BB34_50;
	bra.uni 	BB34_49;

BB34_49:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r661}, %fd2065;
	}
	xor.b32  	%r662, %r661, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r663, %temp}, %fd2065;
	}
	mov.b64 	%fd2065, {%r663, %r662};

BB34_50:
	mov.f64 	%fd2064, %fd2065;
	setp.eq.f64	%p82, %fd32, 0d0000000000000000;
	@%p82 bra 	BB34_53;
	bra.uni 	BB34_51;

BB34_53:
	selp.b32	%r664, %r59, 0, %p80;
	or.b32  	%r665, %r664, 2146435072;
	setp.lt.s32	%p86, %r58, 0;
	selp.b32	%r666, %r665, %r664, %p86;
	mov.u32 	%r667, 0;
	mov.b64 	%fd2064, {%r667, %r666};
	bra.uni 	BB34_54;

BB34_44:
	mov.f64 	%fd2066, 0d0000000000000000;
	setp.ne.s32	%p76, %r541, 2;
	@%p76 bra 	BB34_63;

	mul.f64 	%fd38, %fd798, %fd37;
	mov.f64 	%fd853, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd854, %fd38, %fd853;
	mov.f64 	%fd855, 0d4338000000000000;
	add.rn.f64 	%fd856, %fd854, %fd855;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r55, %temp}, %fd856;
	}
	mov.f64 	%fd857, 0dC338000000000000;
	add.rn.f64 	%fd858, %fd856, %fd857;
	mov.f64 	%fd859, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd860, %fd858, %fd859, %fd38;
	mov.f64 	%fd861, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd862, %fd858, %fd861, %fd860;
	mov.f64 	%fd863, 0d3E928AF3FCA213EA;
	mov.f64 	%fd864, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd865, %fd864, %fd862, %fd863;
	mov.f64 	%fd866, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd867, %fd865, %fd862, %fd866;
	mov.f64 	%fd868, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd869, %fd867, %fd862, %fd868;
	mov.f64 	%fd870, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd871, %fd869, %fd862, %fd870;
	mov.f64 	%fd872, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd873, %fd871, %fd862, %fd872;
	mov.f64 	%fd874, 0d3F81111111122322;
	fma.rn.f64 	%fd875, %fd873, %fd862, %fd874;
	mov.f64 	%fd876, 0d3FA55555555502A1;
	fma.rn.f64 	%fd877, %fd875, %fd862, %fd876;
	mov.f64 	%fd878, 0d3FC5555555555511;
	fma.rn.f64 	%fd879, %fd877, %fd862, %fd878;
	mov.f64 	%fd880, 0d3FE000000000000B;
	fma.rn.f64 	%fd881, %fd879, %fd862, %fd880;
	mov.f64 	%fd882, 0d3FF0000000000000;
	fma.rn.f64 	%fd883, %fd881, %fd862, %fd882;
	fma.rn.f64 	%fd884, %fd883, %fd862, %fd882;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r56, %temp}, %fd884;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd884;
	}
	shl.b32 	%r647, %r55, 20;
	add.s32 	%r648, %r57, %r647;
	mov.b64 	%fd2066, {%r56, %r648};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r649}, %fd38;
	}
	mov.b32 	 %f31, %r649;
	abs.f32 	%f2, %f31;
	setp.lt.f32	%p77, %f2, 0f4086232B;
	@%p77 bra 	BB34_63;

	setp.lt.f64	%p78, %fd38, 0d0000000000000000;
	add.f64 	%fd885, %fd38, 0d7FF0000000000000;
	selp.f64	%fd2066, 0d0000000000000000, %fd885, %p78;
	setp.geu.f32	%p79, %f2, 0f40874800;
	@%p79 bra 	BB34_63;

	shr.u32 	%r650, %r55, 31;
	add.s32 	%r651, %r55, %r650;
	shr.s32 	%r652, %r651, 1;
	shl.b32 	%r653, %r652, 20;
	add.s32 	%r654, %r653, %r57;
	mov.b64 	%fd886, {%r56, %r654};
	sub.s32 	%r655, %r55, %r652;
	shl.b32 	%r656, %r655, 20;
	add.s32 	%r657, %r656, 1072693248;
	mov.u32 	%r658, 0;
	mov.b64 	%fd887, {%r658, %r657};
	mul.f64 	%fd2066, %fd886, %fd887;
	bra.uni 	BB34_63;

BB34_51:
	setp.gt.s32	%p83, %r59, -1;
	@%p83 bra 	BB34_54;

	cvt.rzi.f64.f64	%fd888, %fd42;
	setp.neu.f64	%p84, %fd888, %fd42;
	selp.f64	%fd2064, 0dFFF8000000000000, %fd2064, %p84;

BB34_54:
	mov.f64 	%fd49, %fd2064;
	add.f64 	%fd50, %fd42, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r668}, %fd50;
	}
	and.b32  	%r669, %r668, 2146435072;
	setp.ne.s32	%p87, %r669, 2146435072;
	mov.f64 	%fd2063, %fd49;
	@%p87 bra 	BB34_61;

	setp.gtu.f64	%p88, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2063, %fd50;
	@%p88 bra 	BB34_61;

	abs.f64 	%fd51, %fd42;
	setp.gtu.f64	%p89, %fd51, 0d7FF0000000000000;
	mov.f64 	%fd2062, %fd50;
	mov.f64 	%fd2063, %fd2062;
	@%p89 bra 	BB34_61;

	setp.eq.f64	%p90, %fd51, 0d7FF0000000000000;
	@%p90 bra 	BB34_60;
	bra.uni 	BB34_58;

BB34_60:
	setp.eq.f64	%p92, %fd32, 0dBFF0000000000000;
	setp.gt.f64	%p93, %fd43, 0d3FF0000000000000;
	selp.b32	%r676, 2146435072, 0, %p93;
	xor.b32  	%r677, %r676, 2146435072;
	setp.lt.s32	%p94, %r58, 0;
	selp.b32	%r678, %r677, %r676, %p94;
	selp.b32	%r679, 1072693248, %r678, %p92;
	mov.u32 	%r680, 0;
	mov.b64 	%fd2063, {%r680, %r679};
	bra.uni 	BB34_61;

BB34_58:
	setp.neu.f64	%p91, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2063, %fd49;
	@%p91 bra 	BB34_61;

	shr.s32 	%r670, %r58, 31;
	and.b32  	%r671, %r670, -2146435072;
	add.s32 	%r672, %r671, 2146435072;
	or.b32  	%r673, %r672, -2147483648;
	selp.b32	%r674, %r673, %r672, %p2;
	mov.u32 	%r675, 0;
	mov.b64 	%fd2063, {%r675, %r674};

BB34_61:
	setp.eq.f64	%p95, %fd42, 0d0000000000000000;
	setp.eq.f64	%p96, %fd32, 0d3FF0000000000000;
	or.pred  	%p97, %p96, %p95;
	selp.f64	%fd2066, 0d3FF0000000000000, %fd2063, %p97;

BB34_63:
	add.f64 	%fd889, %fd2066, 0dBFF0000000000000;
	mul.f64 	%fd2067, %fd889, 0d4059000000000000;

BB34_64:
	and.b16  	%rs18, %rs41, 255;
	setp.eq.s16	%p98, %rs18, 0;
	@%p98 bra 	BB34_89;
	bra.uni 	BB34_65;

BB34_89:
	setp.eq.s32	%p127, %r537, 0;
	@%p127 bra 	BB34_91;
	bra.uni 	BB34_90;

BB34_91:
	setp.lt.s32	%p128, %r2146, 30;
	setp.eq.s32	%p129, %r624, 31;
	and.pred  	%p130, %p129, %p128;
	selp.b32	%r729, 1, %r624, %p130;
	selp.u32	%r730, 1, 0, %p130;
	sub.s32 	%r731, %r621, %r2147;
	sub.s32 	%r732, %r623, %r2145;
	add.s32 	%r733, %r732, %r730;
	mul.lo.s32 	%r734, %r733, 30;
	mov.u32 	%r735, 30;
	sub.s32 	%r736, %r735, %r2146;
	mov.u32 	%r737, 0;
	max.s32 	%r738, %r737, %r736;
	min.s32 	%r739, %r735, %r729;
	mad.lo.s32 	%r740, %r731, 360, %r734;
	add.s32 	%r741, %r740, %r738;
	add.s32 	%r742, %r741, %r739;
	add.s32 	%r2151, %r742, -30;
	bra.uni 	BB34_92;

BB34_65:
	setp.eq.s32	%p99, %r537, 0;
	@%p99 bra 	BB34_67;
	bra.uni 	BB34_66;

BB34_67:
	setp.lt.s32	%p100, %r2137, 30;
	setp.eq.s32	%p101, %r624, 31;
	and.pred  	%p102, %p101, %p100;
	selp.b32	%r681, 1, %r624, %p102;
	selp.u32	%r682, 1, 0, %p102;
	sub.s32 	%r683, %r621, %r2136;
	sub.s32 	%r684, %r623, %r2138;
	add.s32 	%r685, %r684, %r682;
	mul.lo.s32 	%r686, %r685, 30;
	mov.u32 	%r687, 30;
	sub.s32 	%r688, %r687, %r2137;
	mov.u32 	%r689, 0;
	max.s32 	%r690, %r689, %r688;
	min.s32 	%r691, %r687, %r681;
	mad.lo.s32 	%r692, %r683, 360, %r686;
	add.s32 	%r693, %r692, %r690;
	add.s32 	%r694, %r693, %r691;
	add.s32 	%r2150, %r694, -30;
	bra.uni 	BB34_68;

BB34_90:
	sub.s32 	%r2151, %r622, %r2148;

BB34_92:
	cvt.rn.f64.s32	%fd928, %r2151;
	div.rn.f64 	%fd80, %fd928, 0d4076800000000000;
	setp.eq.s32	%p131, %r538, 0;
	@%p131 bra 	BB34_112;
	bra.uni 	BB34_93;

BB34_112:
	fma.rn.f64 	%fd2082, %fd80, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB34_113;

BB34_66:
	sub.s32 	%r2150, %r622, %r2139;

BB34_68:
	cvt.rn.f64.s32	%fd890, %r2150;
	div.rn.f64 	%fd60, %fd890, 0d4076800000000000;
	setp.eq.s32	%p103, %r538, 0;
	@%p103 bra 	BB34_88;
	bra.uni 	BB34_69;

BB34_88:
	fma.rn.f64 	%fd2082, %fd60, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB34_113;

BB34_93:
	setp.eq.s32	%p132, %r538, 1;
	@%p132 bra 	BB34_98;
	bra.uni 	BB34_94;

BB34_98:
	mul.f64 	%fd85, %fd80, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd85;
	}
	bfe.u32 	%r755, %r75, 20, 11;
	add.s32 	%r756, %r755, -1012;
	mov.b64 	 %rd75, %fd85;
	shl.b64 	%rd8, %rd75, %r756;
	setp.eq.s64	%p137, %rd8, -9223372036854775808;
	abs.f64 	%fd86, %fd33;
	// Callseq Start 28
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd86;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd85;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2081, [retval0+0];
	
	//{
	}// Callseq End 28
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd33;
	}
	setp.lt.s32	%p138, %r76, 0;
	and.pred  	%p4, %p138, %p137;
	@!%p4 bra 	BB34_100;
	bra.uni 	BB34_99;

BB34_99:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r757}, %fd2081;
	}
	xor.b32  	%r758, %r757, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r759, %temp}, %fd2081;
	}
	mov.b64 	%fd2081, {%r759, %r758};

BB34_100:
	mov.f64 	%fd2080, %fd2081;
	setp.eq.f64	%p139, %fd33, 0d0000000000000000;
	@%p139 bra 	BB34_103;
	bra.uni 	BB34_101;

BB34_103:
	selp.b32	%r760, %r76, 0, %p137;
	or.b32  	%r761, %r760, 2146435072;
	setp.lt.s32	%p143, %r75, 0;
	selp.b32	%r762, %r761, %r760, %p143;
	mov.u32 	%r763, 0;
	mov.b64 	%fd2080, {%r763, %r762};
	bra.uni 	BB34_104;

BB34_69:
	setp.eq.s32	%p104, %r538, 1;
	@%p104 bra 	BB34_74;
	bra.uni 	BB34_70;

BB34_74:
	mul.f64 	%fd65, %fd60, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd65;
	}
	bfe.u32 	%r707, %r67, 20, 11;
	add.s32 	%r708, %r707, -1012;
	mov.b64 	 %rd74, %fd65;
	shl.b64 	%rd7, %rd74, %r708;
	setp.eq.s64	%p109, %rd7, -9223372036854775808;
	abs.f64 	%fd66, %fd33;
	// Callseq Start 27
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2074, [retval0+0];
	
	//{
	}// Callseq End 27
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r68}, %fd33;
	}
	setp.lt.s32	%p110, %r68, 0;
	and.pred  	%p3, %p110, %p109;
	@!%p3 bra 	BB34_76;
	bra.uni 	BB34_75;

BB34_75:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r709}, %fd2074;
	}
	xor.b32  	%r710, %r709, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r711, %temp}, %fd2074;
	}
	mov.b64 	%fd2074, {%r711, %r710};

BB34_76:
	mov.f64 	%fd2073, %fd2074;
	setp.eq.f64	%p111, %fd33, 0d0000000000000000;
	@%p111 bra 	BB34_79;
	bra.uni 	BB34_77;

BB34_79:
	selp.b32	%r712, %r68, 0, %p109;
	or.b32  	%r713, %r712, 2146435072;
	setp.lt.s32	%p115, %r67, 0;
	selp.b32	%r714, %r713, %r712, %p115;
	mov.u32 	%r715, 0;
	mov.b64 	%fd2073, {%r715, %r714};
	bra.uni 	BB34_80;

BB34_94:
	mov.f64 	%fd2082, 0d0000000000000000;
	setp.ne.s32	%p133, %r538, 2;
	@%p133 bra 	BB34_113;

	mul.f64 	%fd81, %fd80, 0d3FA99999A0000000;
	mov.f64 	%fd930, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd931, %fd81, %fd930;
	mov.f64 	%fd932, 0d4338000000000000;
	add.rn.f64 	%fd933, %fd931, %fd932;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd933;
	}
	mov.f64 	%fd934, 0dC338000000000000;
	add.rn.f64 	%fd935, %fd933, %fd934;
	mov.f64 	%fd936, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd937, %fd935, %fd936, %fd81;
	mov.f64 	%fd938, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd939, %fd935, %fd938, %fd937;
	mov.f64 	%fd940, 0d3E928AF3FCA213EA;
	mov.f64 	%fd941, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd942, %fd941, %fd939, %fd940;
	mov.f64 	%fd943, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd944, %fd942, %fd939, %fd943;
	mov.f64 	%fd945, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd946, %fd944, %fd939, %fd945;
	mov.f64 	%fd947, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd948, %fd946, %fd939, %fd947;
	mov.f64 	%fd949, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd950, %fd948, %fd939, %fd949;
	mov.f64 	%fd951, 0d3F81111111122322;
	fma.rn.f64 	%fd952, %fd950, %fd939, %fd951;
	mov.f64 	%fd953, 0d3FA55555555502A1;
	fma.rn.f64 	%fd954, %fd952, %fd939, %fd953;
	mov.f64 	%fd955, 0d3FC5555555555511;
	fma.rn.f64 	%fd956, %fd954, %fd939, %fd955;
	mov.f64 	%fd957, 0d3FE000000000000B;
	fma.rn.f64 	%fd958, %fd956, %fd939, %fd957;
	mov.f64 	%fd959, 0d3FF0000000000000;
	fma.rn.f64 	%fd960, %fd958, %fd939, %fd959;
	fma.rn.f64 	%fd961, %fd960, %fd939, %fd959;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd961;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd961;
	}
	shl.b32 	%r743, %r72, 20;
	add.s32 	%r744, %r74, %r743;
	mov.b64 	%fd2082, {%r73, %r744};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r745}, %fd81;
	}
	mov.b32 	 %f33, %r745;
	abs.f32 	%f4, %f33;
	setp.lt.f32	%p134, %f4, 0f4086232B;
	@%p134 bra 	BB34_113;

	setp.lt.f64	%p135, %fd81, 0d0000000000000000;
	add.f64 	%fd962, %fd81, 0d7FF0000000000000;
	selp.f64	%fd2082, 0d0000000000000000, %fd962, %p135;
	setp.geu.f32	%p136, %f4, 0f40874800;
	@%p136 bra 	BB34_113;

	shr.u32 	%r746, %r72, 31;
	add.s32 	%r747, %r72, %r746;
	shr.s32 	%r748, %r747, 1;
	shl.b32 	%r749, %r748, 20;
	add.s32 	%r750, %r749, %r74;
	mov.b64 	%fd963, {%r73, %r750};
	sub.s32 	%r751, %r72, %r748;
	shl.b32 	%r752, %r751, 20;
	add.s32 	%r753, %r752, 1072693248;
	mov.u32 	%r754, 0;
	mov.b64 	%fd964, {%r754, %r753};
	mul.f64 	%fd2082, %fd963, %fd964;
	bra.uni 	BB34_113;

BB34_70:
	mov.f64 	%fd2082, 0d0000000000000000;
	setp.ne.s32	%p105, %r538, 2;
	@%p105 bra 	BB34_113;

	mul.f64 	%fd61, %fd60, 0d3FA99999A0000000;
	mov.f64 	%fd892, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd893, %fd61, %fd892;
	mov.f64 	%fd894, 0d4338000000000000;
	add.rn.f64 	%fd895, %fd893, %fd894;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r64, %temp}, %fd895;
	}
	mov.f64 	%fd896, 0dC338000000000000;
	add.rn.f64 	%fd897, %fd895, %fd896;
	mov.f64 	%fd898, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd899, %fd897, %fd898, %fd61;
	mov.f64 	%fd900, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd901, %fd897, %fd900, %fd899;
	mov.f64 	%fd902, 0d3E928AF3FCA213EA;
	mov.f64 	%fd903, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd904, %fd903, %fd901, %fd902;
	mov.f64 	%fd905, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd906, %fd904, %fd901, %fd905;
	mov.f64 	%fd907, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd908, %fd906, %fd901, %fd907;
	mov.f64 	%fd909, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd910, %fd908, %fd901, %fd909;
	mov.f64 	%fd911, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd912, %fd910, %fd901, %fd911;
	mov.f64 	%fd913, 0d3F81111111122322;
	fma.rn.f64 	%fd914, %fd912, %fd901, %fd913;
	mov.f64 	%fd915, 0d3FA55555555502A1;
	fma.rn.f64 	%fd916, %fd914, %fd901, %fd915;
	mov.f64 	%fd917, 0d3FC5555555555511;
	fma.rn.f64 	%fd918, %fd916, %fd901, %fd917;
	mov.f64 	%fd919, 0d3FE000000000000B;
	fma.rn.f64 	%fd920, %fd918, %fd901, %fd919;
	mov.f64 	%fd921, 0d3FF0000000000000;
	fma.rn.f64 	%fd922, %fd920, %fd901, %fd921;
	fma.rn.f64 	%fd923, %fd922, %fd901, %fd921;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r65, %temp}, %fd923;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r66}, %fd923;
	}
	shl.b32 	%r695, %r64, 20;
	add.s32 	%r696, %r66, %r695;
	mov.b64 	%fd2082, {%r65, %r696};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r697}, %fd61;
	}
	mov.b32 	 %f32, %r697;
	abs.f32 	%f3, %f32;
	setp.lt.f32	%p106, %f3, 0f4086232B;
	@%p106 bra 	BB34_113;

	setp.lt.f64	%p107, %fd61, 0d0000000000000000;
	add.f64 	%fd924, %fd61, 0d7FF0000000000000;
	selp.f64	%fd2082, 0d0000000000000000, %fd924, %p107;
	setp.geu.f32	%p108, %f3, 0f40874800;
	@%p108 bra 	BB34_113;

	shr.u32 	%r698, %r64, 31;
	add.s32 	%r699, %r64, %r698;
	shr.s32 	%r700, %r699, 1;
	shl.b32 	%r701, %r700, 20;
	add.s32 	%r702, %r701, %r66;
	mov.b64 	%fd925, {%r65, %r702};
	sub.s32 	%r703, %r64, %r700;
	shl.b32 	%r704, %r703, 20;
	add.s32 	%r705, %r704, 1072693248;
	mov.u32 	%r706, 0;
	mov.b64 	%fd926, {%r706, %r705};
	mul.f64 	%fd2082, %fd925, %fd926;
	bra.uni 	BB34_113;

BB34_101:
	setp.gt.s32	%p140, %r76, -1;
	@%p140 bra 	BB34_104;

	cvt.rzi.f64.f64	%fd965, %fd85;
	setp.neu.f64	%p141, %fd965, %fd85;
	selp.f64	%fd2080, 0dFFF8000000000000, %fd2080, %p141;

BB34_104:
	mov.f64 	%fd92, %fd2080;
	add.f64 	%fd93, %fd85, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r764}, %fd93;
	}
	and.b32  	%r765, %r764, 2146435072;
	setp.ne.s32	%p144, %r765, 2146435072;
	mov.f64 	%fd2079, %fd92;
	@%p144 bra 	BB34_111;

	setp.gtu.f64	%p145, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2079, %fd93;
	@%p145 bra 	BB34_111;

	abs.f64 	%fd94, %fd85;
	setp.gtu.f64	%p146, %fd94, 0d7FF0000000000000;
	mov.f64 	%fd2078, %fd93;
	mov.f64 	%fd2079, %fd2078;
	@%p146 bra 	BB34_111;

	setp.eq.f64	%p147, %fd94, 0d7FF0000000000000;
	@%p147 bra 	BB34_110;
	bra.uni 	BB34_108;

BB34_110:
	setp.eq.f64	%p149, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p150, %fd86, 0d3FF0000000000000;
	selp.b32	%r772, 2146435072, 0, %p150;
	xor.b32  	%r773, %r772, 2146435072;
	setp.lt.s32	%p151, %r75, 0;
	selp.b32	%r774, %r773, %r772, %p151;
	selp.b32	%r775, 1072693248, %r774, %p149;
	mov.u32 	%r776, 0;
	mov.b64 	%fd2079, {%r776, %r775};
	bra.uni 	BB34_111;

BB34_77:
	setp.gt.s32	%p112, %r68, -1;
	@%p112 bra 	BB34_80;

	cvt.rzi.f64.f64	%fd927, %fd65;
	setp.neu.f64	%p113, %fd927, %fd65;
	selp.f64	%fd2073, 0dFFF8000000000000, %fd2073, %p113;

BB34_80:
	mov.f64 	%fd72, %fd2073;
	add.f64 	%fd73, %fd65, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r716}, %fd73;
	}
	and.b32  	%r717, %r716, 2146435072;
	setp.ne.s32	%p116, %r717, 2146435072;
	mov.f64 	%fd2072, %fd72;
	@%p116 bra 	BB34_87;

	setp.gtu.f64	%p117, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2072, %fd73;
	@%p117 bra 	BB34_87;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p118, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd2071, %fd73;
	mov.f64 	%fd2072, %fd2071;
	@%p118 bra 	BB34_87;

	setp.eq.f64	%p119, %fd74, 0d7FF0000000000000;
	@%p119 bra 	BB34_86;
	bra.uni 	BB34_84;

BB34_86:
	setp.eq.f64	%p121, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p122, %fd66, 0d3FF0000000000000;
	selp.b32	%r724, 2146435072, 0, %p122;
	xor.b32  	%r725, %r724, 2146435072;
	setp.lt.s32	%p123, %r67, 0;
	selp.b32	%r726, %r725, %r724, %p123;
	selp.b32	%r727, 1072693248, %r726, %p121;
	mov.u32 	%r728, 0;
	mov.b64 	%fd2072, {%r728, %r727};
	bra.uni 	BB34_87;

BB34_108:
	setp.neu.f64	%p148, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2079, %fd92;
	@%p148 bra 	BB34_111;

	shr.s32 	%r766, %r75, 31;
	and.b32  	%r767, %r766, -2146435072;
	add.s32 	%r768, %r767, 2146435072;
	or.b32  	%r769, %r768, -2147483648;
	selp.b32	%r770, %r769, %r768, %p4;
	mov.u32 	%r771, 0;
	mov.b64 	%fd2079, {%r771, %r770};

BB34_111:
	setp.eq.f64	%p152, %fd85, 0d0000000000000000;
	setp.eq.f64	%p153, %fd33, 0d3FF0000000000000;
	or.pred  	%p154, %p153, %p152;
	selp.f64	%fd2082, 0d3FF0000000000000, %fd2079, %p154;
	bra.uni 	BB34_113;

BB34_84:
	setp.neu.f64	%p120, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2072, %fd72;
	@%p120 bra 	BB34_87;

	shr.s32 	%r718, %r67, 31;
	and.b32  	%r719, %r718, -2146435072;
	add.s32 	%r720, %r719, 2146435072;
	or.b32  	%r721, %r720, -2147483648;
	selp.b32	%r722, %r721, %r720, %p3;
	mov.u32 	%r723, 0;
	mov.b64 	%fd2072, {%r723, %r722};

BB34_87:
	setp.eq.f64	%p124, %fd65, 0d0000000000000000;
	setp.eq.f64	%p125, %fd33, 0d3FF0000000000000;
	or.pred  	%p126, %p125, %p124;
	selp.f64	%fd2082, 0d3FF0000000000000, %fd2072, %p126;

BB34_113:
	mov.u32 	%r2148, %r622;
	mov.u32 	%r2147, %r621;
	mov.u32 	%r2146, %r624;
	mov.u32 	%r2145, %r623;
	rcp.rn.f64 	%fd966, %fd2082;
	mul.f64 	%fd2058, %fd2058, %fd966;
	fma.rn.f64 	%fd2083, %fd2067, %fd2058, %fd2083;
	mov.u16 	%rs41, 0;

BB34_114:
	add.s32 	%r2144, %r2144, 1;
	setp.lt.s32	%p155, %r2144, %r545;
	@%p155 bra 	BB34_37;

BB34_115:
	sub.f64 	%fd2110, %fd31, %fd2083;
	abs.f64 	%fd107, %fd2110;
	mul.f64 	%fd967, %fd107, 0d3C88361B40000000;
	setp.gtu.f64	%p156, %fd107, %fd967;
	@%p156 bra 	BB34_117;

	mov.f64 	%fd969, 0d0000000000000000;
	abs.f64 	%fd970, %fd969;
	mul.f64 	%fd971, %fd970, 0d3C88361B40000000;
	mov.f64 	%fd2372, 0d3FA99999A0000000;
	setp.le.f64	%p157, %fd107, %fd971;
	@%p157 bra 	BB34_837;

BB34_117:
	mov.f64 	%fd972, 0d0000000000000000;
	mov.f64 	%fd2373, %fd972;
	@%p67 bra 	BB34_197;

	div.rn.f64 	%fd975, %fd798, %fd799;
	add.f64 	%fd108, %fd975, 0d3FF0000000000000;
	mov.u32 	%r782, 30;
	sub.s32 	%r82, %r782, %r2137;
	mov.f64 	%fd2374, 0d0000000000000000;
	mov.f64 	%fd2084, 0d3FF0000000000000;
	mov.u16 	%rs42, 1;
	mov.u32 	%r2152, 0;

BB34_119:
	mov.f64 	%fd2359, %fd2374;
	mov.f64 	%fd2375, %fd2359;
	mov.u32 	%r2165, %r2167;
	mov.u32 	%r87, %r2165;
	mov.u32 	%r2161, %r2163;
	mov.u32 	%r86, %r2161;
	mov.u32 	%r2157, %r2159;
	mov.u32 	%r85, %r2157;
	mov.u32 	%r2153, %r2155;
	mov.u32 	%r84, %r2153;
	mul.wide.s32 	%rd76, %r2152, 56;
	add.s64 	%rd77, %rd61, %rd76;
	add.s64 	%rd10, %rd77, 12;
	ld.u32 	%r787, [%rd77+12];
	setp.gt.s32	%p159, %r2139, %r787;
	mov.u32 	%r2156, %r84;
	mov.u32 	%r2160, %r85;
	mov.u32 	%r2164, %r86;
	mov.u32 	%r2168, %r87;
	@%p159 bra 	BB34_196;

	ld.v2.u32 	{%r788, %r789}, [%rd10+-4];
	mov.u32 	%r91, %r789;
	mov.u32 	%r90, %r788;
	ld.v2.u32 	{%r790, %r791}, [%rd10+-12];
	mov.u32 	%r89, %r791;
	mov.u32 	%r88, %r790;
	ld.f64 	%fd2093, [%rd10+36];
	setp.neu.f64	%p160, %fd2093, 0dBFF0000000000000;
	@%p160 bra 	BB34_146;

	setp.eq.s32	%p161, %r544, 0;
	ld.v2.u32 	{%r792, %r793}, [%rd10+12];
	ld.v2.u32 	{%r794, %r795}, [%rd10+4];
	ld.v2.u32 	{%r796, %r797}, [%rd10+28];
	ld.v2.u32 	{%r798, %r799}, [%rd10+20];
	@%p161 bra 	BB34_123;
	bra.uni 	BB34_122;

BB34_123:
	setp.lt.s32	%p162, %r795, 30;
	setp.eq.s32	%p163, %r799, 31;
	and.pred  	%p164, %p163, %p162;
	selp.b32	%r800, 1, %r799, %p164;
	selp.u32	%r801, 1, 0, %p164;
	sub.s32 	%r802, %r796, %r792;
	sub.s32 	%r803, %r798, %r794;
	add.s32 	%r804, %r803, %r801;
	mul.lo.s32 	%r805, %r804, 30;
	sub.s32 	%r807, %r782, %r795;
	mov.u32 	%r808, 0;
	max.s32 	%r809, %r808, %r807;
	min.s32 	%r810, %r782, %r800;
	mad.lo.s32 	%r811, %r802, 360, %r805;
	add.s32 	%r812, %r811, %r809;
	add.s32 	%r813, %r812, %r810;
	add.s32 	%r2169, %r813, -30;
	bra.uni 	BB34_124;

BB34_122:
	sub.s32 	%r2169, %r797, %r793;

BB34_124:
	cvt.rn.f64.s32	%fd976, %r2169;
	div.rn.f64 	%fd112, %fd976, 0d4076800000000000;
	setp.eq.s32	%p165, %r541, 0;
	@%p165 bra 	BB34_144;
	bra.uni 	BB34_125;

BB34_144:
	fma.rn.f64 	%fd2092, %fd798, %fd112, 0d3FF0000000000000;
	bra.uni 	BB34_145;

BB34_125:
	setp.eq.s32	%p166, %r541, 1;
	@%p166 bra 	BB34_130;
	bra.uni 	BB34_126;

BB34_130:
	mul.f64 	%fd117, %fd799, %fd112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd117;
	}
	bfe.u32 	%r826, %r106, 20, 11;
	add.s32 	%r827, %r826, -1012;
	mov.b64 	 %rd78, %fd117;
	shl.b64 	%rd11, %rd78, %r827;
	setp.eq.s64	%p171, %rd11, -9223372036854775808;
	abs.f64 	%fd118, %fd108;
	// Callseq Start 29
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd118;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd117;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2091, [retval0+0];
	
	//{
	}// Callseq End 29
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd108;
	}
	setp.lt.s32	%p172, %r107, 0;
	and.pred  	%p5, %p172, %p171;
	@!%p5 bra 	BB34_132;
	bra.uni 	BB34_131;

BB34_131:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r828}, %fd2091;
	}
	xor.b32  	%r829, %r828, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r830, %temp}, %fd2091;
	}
	mov.b64 	%fd2091, {%r830, %r829};

BB34_132:
	mov.f64 	%fd2090, %fd2091;
	setp.eq.f64	%p173, %fd108, 0d0000000000000000;
	@%p173 bra 	BB34_135;
	bra.uni 	BB34_133;

BB34_135:
	selp.b32	%r831, %r107, 0, %p171;
	or.b32  	%r832, %r831, 2146435072;
	setp.lt.s32	%p177, %r106, 0;
	selp.b32	%r833, %r832, %r831, %p177;
	mov.u32 	%r834, 0;
	mov.b64 	%fd2090, {%r834, %r833};
	bra.uni 	BB34_136;

BB34_126:
	mov.f64 	%fd2092, 0d0000000000000000;
	setp.ne.s32	%p167, %r541, 2;
	@%p167 bra 	BB34_145;

	mul.f64 	%fd113, %fd798, %fd112;
	mov.f64 	%fd978, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd979, %fd113, %fd978;
	mov.f64 	%fd980, 0d4338000000000000;
	add.rn.f64 	%fd981, %fd979, %fd980;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r103, %temp}, %fd981;
	}
	mov.f64 	%fd982, 0dC338000000000000;
	add.rn.f64 	%fd983, %fd981, %fd982;
	mov.f64 	%fd984, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd985, %fd983, %fd984, %fd113;
	mov.f64 	%fd986, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd987, %fd983, %fd986, %fd985;
	mov.f64 	%fd988, 0d3E928AF3FCA213EA;
	mov.f64 	%fd989, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd990, %fd989, %fd987, %fd988;
	mov.f64 	%fd991, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd992, %fd990, %fd987, %fd991;
	mov.f64 	%fd993, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd994, %fd992, %fd987, %fd993;
	mov.f64 	%fd995, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd996, %fd994, %fd987, %fd995;
	mov.f64 	%fd997, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd998, %fd996, %fd987, %fd997;
	mov.f64 	%fd999, 0d3F81111111122322;
	fma.rn.f64 	%fd1000, %fd998, %fd987, %fd999;
	mov.f64 	%fd1001, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1002, %fd1000, %fd987, %fd1001;
	mov.f64 	%fd1003, 0d3FC5555555555511;
	fma.rn.f64 	%fd1004, %fd1002, %fd987, %fd1003;
	mov.f64 	%fd1005, 0d3FE000000000000B;
	fma.rn.f64 	%fd1006, %fd1004, %fd987, %fd1005;
	mov.f64 	%fd1007, 0d3FF0000000000000;
	fma.rn.f64 	%fd1008, %fd1006, %fd987, %fd1007;
	fma.rn.f64 	%fd1009, %fd1008, %fd987, %fd1007;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd1009;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r105}, %fd1009;
	}
	shl.b32 	%r814, %r103, 20;
	add.s32 	%r815, %r105, %r814;
	mov.b64 	%fd2092, {%r104, %r815};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r816}, %fd113;
	}
	mov.b32 	 %f34, %r816;
	abs.f32 	%f5, %f34;
	setp.lt.f32	%p168, %f5, 0f4086232B;
	@%p168 bra 	BB34_145;

	setp.lt.f64	%p169, %fd113, 0d0000000000000000;
	add.f64 	%fd1010, %fd113, 0d7FF0000000000000;
	selp.f64	%fd2092, 0d0000000000000000, %fd1010, %p169;
	setp.geu.f32	%p170, %f5, 0f40874800;
	@%p170 bra 	BB34_145;

	shr.u32 	%r817, %r103, 31;
	add.s32 	%r818, %r103, %r817;
	shr.s32 	%r819, %r818, 1;
	shl.b32 	%r820, %r819, 20;
	add.s32 	%r821, %r820, %r105;
	mov.b64 	%fd1011, {%r104, %r821};
	sub.s32 	%r822, %r103, %r819;
	shl.b32 	%r823, %r822, 20;
	add.s32 	%r824, %r823, 1072693248;
	mov.u32 	%r825, 0;
	mov.b64 	%fd1012, {%r825, %r824};
	mul.f64 	%fd2092, %fd1011, %fd1012;
	bra.uni 	BB34_145;

BB34_133:
	setp.gt.s32	%p174, %r107, -1;
	@%p174 bra 	BB34_136;

	cvt.rzi.f64.f64	%fd1013, %fd117;
	setp.neu.f64	%p175, %fd1013, %fd117;
	selp.f64	%fd2090, 0dFFF8000000000000, %fd2090, %p175;

BB34_136:
	mov.f64 	%fd124, %fd2090;
	add.f64 	%fd125, %fd117, %fd108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r835}, %fd125;
	}
	and.b32  	%r836, %r835, 2146435072;
	setp.ne.s32	%p178, %r836, 2146435072;
	mov.f64 	%fd2089, %fd124;
	@%p178 bra 	BB34_143;

	setp.gtu.f64	%p179, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2089, %fd125;
	@%p179 bra 	BB34_143;

	abs.f64 	%fd126, %fd117;
	setp.gtu.f64	%p180, %fd126, 0d7FF0000000000000;
	mov.f64 	%fd2088, %fd125;
	mov.f64 	%fd2089, %fd2088;
	@%p180 bra 	BB34_143;

	setp.eq.f64	%p181, %fd126, 0d7FF0000000000000;
	@%p181 bra 	BB34_142;
	bra.uni 	BB34_140;

BB34_142:
	setp.eq.f64	%p183, %fd108, 0dBFF0000000000000;
	setp.gt.f64	%p184, %fd118, 0d3FF0000000000000;
	selp.b32	%r843, 2146435072, 0, %p184;
	xor.b32  	%r844, %r843, 2146435072;
	setp.lt.s32	%p185, %r106, 0;
	selp.b32	%r845, %r844, %r843, %p185;
	selp.b32	%r846, 1072693248, %r845, %p183;
	mov.u32 	%r847, 0;
	mov.b64 	%fd2089, {%r847, %r846};
	bra.uni 	BB34_143;

BB34_140:
	setp.neu.f64	%p182, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2089, %fd124;
	@%p182 bra 	BB34_143;

	shr.s32 	%r837, %r106, 31;
	and.b32  	%r838, %r837, -2146435072;
	add.s32 	%r839, %r838, 2146435072;
	or.b32  	%r840, %r839, -2147483648;
	selp.b32	%r841, %r840, %r839, %p5;
	mov.u32 	%r842, 0;
	mov.b64 	%fd2089, {%r842, %r841};

BB34_143:
	setp.eq.f64	%p186, %fd117, 0d0000000000000000;
	setp.eq.f64	%p187, %fd108, 0d3FF0000000000000;
	or.pred  	%p188, %p187, %p186;
	selp.f64	%fd2092, 0d3FF0000000000000, %fd2089, %p188;

BB34_145:
	add.f64 	%fd1014, %fd2092, 0dBFF0000000000000;
	mul.f64 	%fd2093, %fd1014, 0d4059000000000000;

BB34_146:
	and.b16  	%rs21, %rs42, 255;
	setp.eq.s16	%p189, %rs21, 0;
	@%p189 bra 	BB34_171;
	bra.uni 	BB34_147;

BB34_171:
	setp.eq.s32	%p218, %r537, 0;
	@%p218 bra 	BB34_173;
	bra.uni 	BB34_172;

BB34_173:
	setp.lt.s32	%p219, %r85, 30;
	setp.eq.s32	%p220, %r791, 31;
	and.pred  	%p221, %p220, %p219;
	selp.b32	%r895, 1, %r791, %p221;
	selp.u32	%r896, 1, 0, %p221;
	sub.s32 	%r897, %r788, %r86;
	sub.s32 	%r898, %r790, %r84;
	add.s32 	%r899, %r898, %r896;
	mul.lo.s32 	%r900, %r899, 30;
	sub.s32 	%r902, %r782, %r85;
	mov.u32 	%r903, 0;
	max.s32 	%r904, %r903, %r902;
	min.s32 	%r905, %r782, %r895;
	mad.lo.s32 	%r906, %r897, 360, %r900;
	add.s32 	%r907, %r906, %r904;
	add.s32 	%r908, %r907, %r905;
	add.s32 	%r2171, %r908, -30;
	bra.uni 	BB34_174;

BB34_147:
	setp.eq.s32	%p190, %r537, 0;
	@%p190 bra 	BB34_149;
	bra.uni 	BB34_148;

BB34_149:
	setp.lt.s32	%p191, %r2137, 30;
	setp.eq.s32	%p192, %r791, 31;
	and.pred  	%p193, %p192, %p191;
	selp.b32	%r848, 1, %r791, %p193;
	selp.u32	%r849, 1, 0, %p193;
	sub.s32 	%r850, %r788, %r2136;
	sub.s32 	%r851, %r790, %r2138;
	add.s32 	%r852, %r851, %r849;
	mul.lo.s32 	%r853, %r852, 30;
	min.s32 	%r855, %r782, %r848;
	mad.lo.s32 	%r856, %r850, 360, %r853;
	mov.u32 	%r857, 0;
	max.s32 	%r858, %r857, %r82;
	add.s32 	%r859, %r856, %r858;
	add.s32 	%r860, %r859, %r855;
	add.s32 	%r2170, %r860, -30;
	bra.uni 	BB34_150;

BB34_172:
	sub.s32 	%r2171, %r789, %r87;

BB34_174:
	cvt.rn.f64.s32	%fd1055, %r2171;
	div.rn.f64 	%fd156, %fd1055, 0d4076800000000000;
	setp.eq.s32	%p222, %r538, 0;
	@%p222 bra 	BB34_194;
	bra.uni 	BB34_175;

BB34_194:
	fma.rn.f64 	%fd2108, %fd156, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB34_195;

BB34_148:
	sub.s32 	%r2170, %r789, %r2139;

BB34_150:
	cvt.rn.f64.s32	%fd1015, %r2170;
	div.rn.f64 	%fd135, %fd1015, 0d4076800000000000;
	setp.eq.s32	%p194, %r538, 0;
	@%p194 bra 	BB34_170;
	bra.uni 	BB34_151;

BB34_170:
	fma.rn.f64 	%fd2108, %fd135, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB34_195;

BB34_175:
	setp.eq.s32	%p223, %r538, 1;
	@%p223 bra 	BB34_180;
	bra.uni 	BB34_176;

BB34_180:
	mov.f64 	%fd1092, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1093, %fd1092, %fd796;
	add.f64 	%fd161, %fd1093, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd161;
	}
	mul.f64 	%fd162, %fd156, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd162;
	}
	bfe.u32 	%r921, %r124, 20, 11;
	add.s32 	%r922, %r921, -1012;
	mov.b64 	 %rd80, %fd162;
	shl.b64 	%rd13, %rd80, %r922;
	setp.eq.s64	%p228, %rd13, -9223372036854775808;
	abs.f64 	%fd163, %fd161;
	// Callseq Start 31
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd163;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd162;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2107, [retval0+0];
	
	//{
	}// Callseq End 31
	setp.lt.s32	%p229, %r123, 0;
	and.pred  	%p7, %p229, %p228;
	@!%p7 bra 	BB34_182;
	bra.uni 	BB34_181;

BB34_181:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r923}, %fd2107;
	}
	xor.b32  	%r924, %r923, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r925, %temp}, %fd2107;
	}
	mov.b64 	%fd2107, {%r925, %r924};

BB34_182:
	mov.f64 	%fd2106, %fd2107;
	setp.eq.f64	%p230, %fd161, 0d0000000000000000;
	@%p230 bra 	BB34_185;
	bra.uni 	BB34_183;

BB34_185:
	selp.b32	%r926, %r123, 0, %p228;
	or.b32  	%r927, %r926, 2146435072;
	setp.lt.s32	%p234, %r124, 0;
	selp.b32	%r928, %r927, %r926, %p234;
	mov.u32 	%r929, 0;
	mov.b64 	%fd2106, {%r929, %r928};
	bra.uni 	BB34_186;

BB34_151:
	setp.eq.s32	%p195, %r538, 1;
	@%p195 bra 	BB34_156;
	bra.uni 	BB34_152;

BB34_156:
	mov.f64 	%fd1052, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1053, %fd1052, %fd796;
	add.f64 	%fd140, %fd1053, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd140;
	}
	mul.f64 	%fd141, %fd135, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd141;
	}
	bfe.u32 	%r873, %r116, 20, 11;
	add.s32 	%r874, %r873, -1012;
	mov.b64 	 %rd79, %fd141;
	shl.b64 	%rd12, %rd79, %r874;
	setp.eq.s64	%p200, %rd12, -9223372036854775808;
	abs.f64 	%fd142, %fd140;
	// Callseq Start 30
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd142;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd141;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2100, [retval0+0];
	
	//{
	}// Callseq End 30
	setp.lt.s32	%p201, %r115, 0;
	and.pred  	%p6, %p201, %p200;
	@!%p6 bra 	BB34_158;
	bra.uni 	BB34_157;

BB34_157:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r875}, %fd2100;
	}
	xor.b32  	%r876, %r875, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r877, %temp}, %fd2100;
	}
	mov.b64 	%fd2100, {%r877, %r876};

BB34_158:
	mov.f64 	%fd2099, %fd2100;
	setp.eq.f64	%p202, %fd140, 0d0000000000000000;
	@%p202 bra 	BB34_161;
	bra.uni 	BB34_159;

BB34_161:
	selp.b32	%r878, %r115, 0, %p200;
	or.b32  	%r879, %r878, 2146435072;
	setp.lt.s32	%p206, %r116, 0;
	selp.b32	%r880, %r879, %r878, %p206;
	mov.u32 	%r881, 0;
	mov.b64 	%fd2099, {%r881, %r880};
	bra.uni 	BB34_162;

BB34_176:
	mov.f64 	%fd2108, 0d0000000000000000;
	setp.ne.s32	%p224, %r538, 2;
	@%p224 bra 	BB34_195;

	mul.f64 	%fd157, %fd156, 0d3FAC28F5C999999A;
	mov.f64 	%fd1057, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1058, %fd157, %fd1057;
	mov.f64 	%fd1059, 0d4338000000000000;
	add.rn.f64 	%fd1060, %fd1058, %fd1059;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r120, %temp}, %fd1060;
	}
	mov.f64 	%fd1061, 0dC338000000000000;
	add.rn.f64 	%fd1062, %fd1060, %fd1061;
	mov.f64 	%fd1063, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1064, %fd1062, %fd1063, %fd157;
	mov.f64 	%fd1065, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1066, %fd1062, %fd1065, %fd1064;
	mov.f64 	%fd1067, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1068, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1069, %fd1068, %fd1066, %fd1067;
	mov.f64 	%fd1070, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1071, %fd1069, %fd1066, %fd1070;
	mov.f64 	%fd1072, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1073, %fd1071, %fd1066, %fd1072;
	mov.f64 	%fd1074, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1075, %fd1073, %fd1066, %fd1074;
	mov.f64 	%fd1076, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1077, %fd1075, %fd1066, %fd1076;
	mov.f64 	%fd1078, 0d3F81111111122322;
	fma.rn.f64 	%fd1079, %fd1077, %fd1066, %fd1078;
	mov.f64 	%fd1080, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1081, %fd1079, %fd1066, %fd1080;
	mov.f64 	%fd1082, 0d3FC5555555555511;
	fma.rn.f64 	%fd1083, %fd1081, %fd1066, %fd1082;
	mov.f64 	%fd1084, 0d3FE000000000000B;
	fma.rn.f64 	%fd1085, %fd1083, %fd1066, %fd1084;
	mov.f64 	%fd1086, 0d3FF0000000000000;
	fma.rn.f64 	%fd1087, %fd1085, %fd1066, %fd1086;
	fma.rn.f64 	%fd1088, %fd1087, %fd1066, %fd1086;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd1088;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd1088;
	}
	shl.b32 	%r909, %r120, 20;
	add.s32 	%r910, %r122, %r909;
	mov.b64 	%fd2108, {%r121, %r910};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r911}, %fd157;
	}
	mov.b32 	 %f36, %r911;
	abs.f32 	%f7, %f36;
	setp.lt.f32	%p225, %f7, 0f4086232B;
	@%p225 bra 	BB34_195;

	setp.lt.f64	%p226, %fd157, 0d0000000000000000;
	add.f64 	%fd1089, %fd157, 0d7FF0000000000000;
	selp.f64	%fd2108, 0d0000000000000000, %fd1089, %p226;
	setp.geu.f32	%p227, %f7, 0f40874800;
	@%p227 bra 	BB34_195;

	shr.u32 	%r912, %r120, 31;
	add.s32 	%r913, %r120, %r912;
	shr.s32 	%r914, %r913, 1;
	shl.b32 	%r915, %r914, 20;
	add.s32 	%r916, %r915, %r122;
	mov.b64 	%fd1090, {%r121, %r916};
	sub.s32 	%r917, %r120, %r914;
	shl.b32 	%r918, %r917, 20;
	add.s32 	%r919, %r918, 1072693248;
	mov.u32 	%r920, 0;
	mov.b64 	%fd1091, {%r920, %r919};
	mul.f64 	%fd2108, %fd1090, %fd1091;
	bra.uni 	BB34_195;

BB34_152:
	mov.f64 	%fd2108, 0d0000000000000000;
	setp.ne.s32	%p196, %r538, 2;
	@%p196 bra 	BB34_195;

	mul.f64 	%fd136, %fd135, 0d3FAC28F5C999999A;
	mov.f64 	%fd1017, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1018, %fd136, %fd1017;
	mov.f64 	%fd1019, 0d4338000000000000;
	add.rn.f64 	%fd1020, %fd1018, %fd1019;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r112, %temp}, %fd1020;
	}
	mov.f64 	%fd1021, 0dC338000000000000;
	add.rn.f64 	%fd1022, %fd1020, %fd1021;
	mov.f64 	%fd1023, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1024, %fd1022, %fd1023, %fd136;
	mov.f64 	%fd1025, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1026, %fd1022, %fd1025, %fd1024;
	mov.f64 	%fd1027, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1028, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1029, %fd1028, %fd1026, %fd1027;
	mov.f64 	%fd1030, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1031, %fd1029, %fd1026, %fd1030;
	mov.f64 	%fd1032, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1033, %fd1031, %fd1026, %fd1032;
	mov.f64 	%fd1034, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1035, %fd1033, %fd1026, %fd1034;
	mov.f64 	%fd1036, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1037, %fd1035, %fd1026, %fd1036;
	mov.f64 	%fd1038, 0d3F81111111122322;
	fma.rn.f64 	%fd1039, %fd1037, %fd1026, %fd1038;
	mov.f64 	%fd1040, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1041, %fd1039, %fd1026, %fd1040;
	mov.f64 	%fd1042, 0d3FC5555555555511;
	fma.rn.f64 	%fd1043, %fd1041, %fd1026, %fd1042;
	mov.f64 	%fd1044, 0d3FE000000000000B;
	fma.rn.f64 	%fd1045, %fd1043, %fd1026, %fd1044;
	mov.f64 	%fd1046, 0d3FF0000000000000;
	fma.rn.f64 	%fd1047, %fd1045, %fd1026, %fd1046;
	fma.rn.f64 	%fd1048, %fd1047, %fd1026, %fd1046;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r113, %temp}, %fd1048;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd1048;
	}
	shl.b32 	%r861, %r112, 20;
	add.s32 	%r862, %r114, %r861;
	mov.b64 	%fd2108, {%r113, %r862};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r863}, %fd136;
	}
	mov.b32 	 %f35, %r863;
	abs.f32 	%f6, %f35;
	setp.lt.f32	%p197, %f6, 0f4086232B;
	@%p197 bra 	BB34_195;

	setp.lt.f64	%p198, %fd136, 0d0000000000000000;
	add.f64 	%fd1049, %fd136, 0d7FF0000000000000;
	selp.f64	%fd2108, 0d0000000000000000, %fd1049, %p198;
	setp.geu.f32	%p199, %f6, 0f40874800;
	@%p199 bra 	BB34_195;

	shr.u32 	%r864, %r112, 31;
	add.s32 	%r865, %r112, %r864;
	shr.s32 	%r866, %r865, 1;
	shl.b32 	%r867, %r866, 20;
	add.s32 	%r868, %r867, %r114;
	mov.b64 	%fd1050, {%r113, %r868};
	sub.s32 	%r869, %r112, %r866;
	shl.b32 	%r870, %r869, 20;
	add.s32 	%r871, %r870, 1072693248;
	mov.u32 	%r872, 0;
	mov.b64 	%fd1051, {%r872, %r871};
	mul.f64 	%fd2108, %fd1050, %fd1051;
	bra.uni 	BB34_195;

BB34_183:
	setp.gt.s32	%p231, %r123, -1;
	@%p231 bra 	BB34_186;

	cvt.rzi.f64.f64	%fd1094, %fd162;
	setp.neu.f64	%p232, %fd1094, %fd162;
	selp.f64	%fd2106, 0dFFF8000000000000, %fd2106, %p232;

BB34_186:
	mov.f64 	%fd169, %fd2106;
	add.f64 	%fd170, %fd162, %fd161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r930}, %fd170;
	}
	and.b32  	%r931, %r930, 2146435072;
	setp.ne.s32	%p235, %r931, 2146435072;
	mov.f64 	%fd2105, %fd169;
	@%p235 bra 	BB34_193;

	setp.gtu.f64	%p236, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2105, %fd170;
	@%p236 bra 	BB34_193;

	abs.f64 	%fd171, %fd162;
	setp.gtu.f64	%p237, %fd171, 0d7FF0000000000000;
	mov.f64 	%fd2104, %fd170;
	mov.f64 	%fd2105, %fd2104;
	@%p237 bra 	BB34_193;

	setp.eq.f64	%p238, %fd171, 0d7FF0000000000000;
	@%p238 bra 	BB34_192;
	bra.uni 	BB34_190;

BB34_192:
	setp.gt.f64	%p240, %fd163, 0d3FF0000000000000;
	selp.b32	%r938, 2146435072, 0, %p240;
	xor.b32  	%r939, %r938, 2146435072;
	setp.lt.s32	%p241, %r124, 0;
	selp.b32	%r940, %r939, %r938, %p241;
	setp.eq.f64	%p242, %fd161, 0dBFF0000000000000;
	selp.b32	%r941, 1072693248, %r940, %p242;
	mov.u32 	%r942, 0;
	mov.b64 	%fd2105, {%r942, %r941};
	bra.uni 	BB34_193;

BB34_159:
	setp.gt.s32	%p203, %r115, -1;
	@%p203 bra 	BB34_162;

	cvt.rzi.f64.f64	%fd1054, %fd141;
	setp.neu.f64	%p204, %fd1054, %fd141;
	selp.f64	%fd2099, 0dFFF8000000000000, %fd2099, %p204;

BB34_162:
	mov.f64 	%fd148, %fd2099;
	add.f64 	%fd149, %fd141, %fd140;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r882}, %fd149;
	}
	and.b32  	%r883, %r882, 2146435072;
	setp.ne.s32	%p207, %r883, 2146435072;
	mov.f64 	%fd2098, %fd148;
	@%p207 bra 	BB34_169;

	setp.gtu.f64	%p208, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2098, %fd149;
	@%p208 bra 	BB34_169;

	abs.f64 	%fd150, %fd141;
	setp.gtu.f64	%p209, %fd150, 0d7FF0000000000000;
	mov.f64 	%fd2097, %fd149;
	mov.f64 	%fd2098, %fd2097;
	@%p209 bra 	BB34_169;

	setp.eq.f64	%p210, %fd150, 0d7FF0000000000000;
	@%p210 bra 	BB34_168;
	bra.uni 	BB34_166;

BB34_168:
	setp.gt.f64	%p212, %fd142, 0d3FF0000000000000;
	selp.b32	%r890, 2146435072, 0, %p212;
	xor.b32  	%r891, %r890, 2146435072;
	setp.lt.s32	%p213, %r116, 0;
	selp.b32	%r892, %r891, %r890, %p213;
	setp.eq.f64	%p214, %fd140, 0dBFF0000000000000;
	selp.b32	%r893, 1072693248, %r892, %p214;
	mov.u32 	%r894, 0;
	mov.b64 	%fd2098, {%r894, %r893};
	bra.uni 	BB34_169;

BB34_190:
	setp.neu.f64	%p239, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2105, %fd169;
	@%p239 bra 	BB34_193;

	shr.s32 	%r932, %r124, 31;
	and.b32  	%r933, %r932, -2146435072;
	add.s32 	%r934, %r933, 2146435072;
	or.b32  	%r935, %r934, -2147483648;
	selp.b32	%r936, %r935, %r934, %p7;
	mov.u32 	%r937, 0;
	mov.b64 	%fd2105, {%r937, %r936};

BB34_193:
	setp.eq.f64	%p243, %fd162, 0d0000000000000000;
	setp.eq.f64	%p244, %fd161, 0d3FF0000000000000;
	or.pred  	%p245, %p244, %p243;
	selp.f64	%fd2108, 0d3FF0000000000000, %fd2105, %p245;
	bra.uni 	BB34_195;

BB34_166:
	setp.neu.f64	%p211, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2098, %fd148;
	@%p211 bra 	BB34_169;

	shr.s32 	%r884, %r116, 31;
	and.b32  	%r885, %r884, -2146435072;
	add.s32 	%r886, %r885, 2146435072;
	or.b32  	%r887, %r886, -2147483648;
	selp.b32	%r888, %r887, %r886, %p6;
	mov.u32 	%r889, 0;
	mov.b64 	%fd2098, {%r889, %r888};

BB34_169:
	setp.eq.f64	%p215, %fd141, 0d0000000000000000;
	setp.eq.f64	%p216, %fd140, 0d3FF0000000000000;
	or.pred  	%p217, %p216, %p215;
	selp.f64	%fd2108, 0d3FF0000000000000, %fd2098, %p217;

BB34_195:
	rcp.rn.f64 	%fd1095, %fd2108;
	mul.f64 	%fd2084, %fd2084, %fd1095;
	fma.rn.f64 	%fd2375, %fd2093, %fd2084, %fd2375;
	mov.u16 	%rs42, 0;
	mov.u32 	%r2156, %r88;
	mov.u32 	%r2160, %r89;
	mov.u32 	%r2164, %r90;
	mov.u32 	%r2168, %r91;

BB34_196:
	mov.f64 	%fd2374, %fd2375;
	mov.u32 	%r2167, %r2168;
	mov.u32 	%r2163, %r2164;
	mov.u32 	%r2159, %r2160;
	mov.u32 	%r2155, %r2156;
	add.s32 	%r2152, %r2152, 1;
	setp.lt.s32	%p246, %r2152, %r545;
	mov.f64 	%fd2361, %fd2374;
	mov.f64 	%fd2373, %fd2361;
	@%p246 bra 	BB34_119;

BB34_197:
	mov.f64 	%fd182, %fd2373;
	setp.lt.s32	%p247, %r539, 2;
	mov.f64 	%fd2372, %fd972;
	@%p247 bra 	BB34_837;

	sub.f64 	%fd2109, %fd31, %fd182;
	div.rn.f64 	%fd1099, %fd798, %fd799;
	add.f64 	%fd184, %fd1099, 0d3FF0000000000000;
	mov.u32 	%r949, 30;
	sub.s32 	%r130, %r949, %r2137;
	mov.f64 	%fd2380, 0d3FA99999A0000000;
	mov.f64 	%fd2378, 0d3FAC28F5C999999A;
	mov.u32 	%r2522, 2;
	mov.u32 	%r2172, -1;

BB34_199:
	mov.f64 	%fd2367, %fd2380;
	mov.f64 	%fd2362, %fd2378;
	mov.f64 	%fd2381, %fd2367;
	mov.f64 	%fd2379, %fd2362;
	mov.u32 	%r2515, %r2522;
	mov.u32 	%r2520, %r2515;
	mov.u32 	%r2503, %r2514;
	mov.u32 	%r2511, %r2503;
	mov.u32 	%r2487, %r2498;
	mov.u32 	%r2495, %r2487;
	mov.u32 	%r2471, %r2482;
	mov.u32 	%r2479, %r2471;
	mov.u32 	%r2455, %r2466;
	mov.u32 	%r2463, %r2455;
	mov.u32 	%r2435, %r2446;
	mov.u32 	%r2443, %r2435;
	mov.u32 	%r2419, %r2430;
	mov.u32 	%r2427, %r2419;
	mov.u32 	%r2403, %r2414;
	mov.u32 	%r2411, %r2403;
	mov.u32 	%r2387, %r2398;
	mov.u32 	%r2395, %r2387;
	mov.u32 	%r2367, %r2378;
	mov.u32 	%r2375, %r2367;
	mov.u32 	%r2351, %r2362;
	mov.u32 	%r2359, %r2351;
	mov.u32 	%r2335, %r2346;
	mov.u32 	%r2343, %r2335;
	mov.u32 	%r2319, %r2330;
	mov.u32 	%r2327, %r2319;
	mov.u32 	%r2299, %r2310;
	mov.u32 	%r2307, %r2299;
	mov.u32 	%r2283, %r2294;
	mov.u32 	%r2291, %r2283;
	mov.u32 	%r2267, %r2278;
	mov.u32 	%r2275, %r2267;
	mov.u32 	%r2251, %r2262;
	mov.u32 	%r2259, %r2251;
	mul.f64 	%fd1100, %fd2110, %fd2109;
	setp.gtu.f64	%p248, %fd1100, 0d0000000000000000;
	abs.f64 	%fd189, %fd2110;
	@%p248 bra 	BB34_506;
	bra.uni 	BB34_200;

BB34_506:
	abs.f64 	%fd489, %fd2109;
	setp.lt.f64	%p571, %fd189, %fd489;
	@%p571 bra 	BB34_754;
	bra.uni 	BB34_507;

BB34_754:
	sub.f64 	%fd1913, %fd2381, %fd2379;
	fma.rn.f64 	%fd2381, %fd1913, 0d3FF999999999999A, %fd2381;
	mov.f64 	%fd2352, 0d0000000000000000;
	mov.u32 	%r2462, %r2463;
	mov.u32 	%r2478, %r2479;
	mov.u32 	%r2494, %r2495;
	mov.u32 	%r2510, %r2511;
	@%p67 bra 	BB34_834;

	div.rn.f64 	%fd1916, %fd2381, %fd796;
	add.f64 	%fd716, %fd1916, 0d3FF0000000000000;
	mov.f64 	%fd2352, 0d0000000000000000;
	mov.f64 	%fd2327, 0d3FF0000000000000;
	mov.u16 	%rs48, 1;
	mov.u32 	%r2447, 0;
	mov.u32 	%r2464, %r2463;
	mov.u32 	%r2480, %r2479;
	mov.u32 	%r2496, %r2495;
	mov.u32 	%r2512, %r2511;

BB34_756:
	mov.u32 	%r2500, %r2512;
	mov.u32 	%r471, %r2500;
	mov.u32 	%r2484, %r2496;
	mov.u32 	%r470, %r2484;
	mov.u32 	%r2468, %r2480;
	mov.u32 	%r469, %r2468;
	mov.u32 	%r2452, %r2464;
	mov.u32 	%r468, %r2452;
	mul.wide.s32 	%rd114, %r2447, 56;
	add.s64 	%rd115, %rd61, %rd114;
	add.s64 	%rd48, %rd115, 12;
	ld.u32 	%r1976, [%rd115+12];
	setp.gt.s32	%p843, %r2139, %r1976;
	mov.u32 	%r2465, %r468;
	mov.u32 	%r2481, %r469;
	mov.u32 	%r2497, %r470;
	mov.u32 	%r2513, %r471;
	@%p843 bra 	BB34_833;

	ld.v2.u32 	{%r1977, %r1978}, [%rd48+-4];
	mov.u32 	%r475, %r1978;
	mov.u32 	%r474, %r1977;
	ld.v2.u32 	{%r1979, %r1980}, [%rd48+-12];
	mov.u32 	%r473, %r1980;
	mov.u32 	%r472, %r1979;
	ld.f64 	%fd2336, [%rd48+36];
	setp.neu.f64	%p844, %fd2336, 0dBFF0000000000000;
	@%p844 bra 	BB34_783;

	setp.eq.s32	%p845, %r544, 0;
	ld.v2.u32 	{%r1981, %r1982}, [%rd48+12];
	ld.v2.u32 	{%r1983, %r1984}, [%rd48+4];
	ld.v2.u32 	{%r1985, %r1986}, [%rd48+28];
	ld.v2.u32 	{%r1987, %r1988}, [%rd48+20];
	@%p845 bra 	BB34_760;
	bra.uni 	BB34_759;

BB34_760:
	setp.lt.s32	%p846, %r1984, 30;
	setp.eq.s32	%p847, %r1988, 31;
	and.pred  	%p848, %p847, %p846;
	selp.b32	%r1989, 1, %r1988, %p848;
	selp.u32	%r1990, 1, 0, %p848;
	sub.s32 	%r1991, %r1985, %r1981;
	sub.s32 	%r1992, %r1987, %r1983;
	add.s32 	%r1993, %r1992, %r1990;
	mul.lo.s32 	%r1994, %r1993, 30;
	sub.s32 	%r1996, %r949, %r1984;
	mov.u32 	%r1997, 0;
	max.s32 	%r1998, %r1997, %r1996;
	min.s32 	%r1999, %r949, %r1989;
	mad.lo.s32 	%r2000, %r1991, 360, %r1994;
	add.s32 	%r2001, %r2000, %r1998;
	add.s32 	%r2002, %r2001, %r1999;
	add.s32 	%r2448, %r2002, -30;
	bra.uni 	BB34_761;

BB34_759:
	sub.s32 	%r2448, %r1986, %r1982;

BB34_761:
	cvt.rn.f64.s32	%fd1917, %r2448;
	div.rn.f64 	%fd720, %fd1917, 0d4076800000000000;
	setp.eq.s32	%p849, %r541, 0;
	@%p849 bra 	BB34_781;
	bra.uni 	BB34_762;

BB34_781:
	fma.rn.f64 	%fd2335, %fd798, %fd720, 0d3FF0000000000000;
	bra.uni 	BB34_782;

BB34_762:
	setp.eq.s32	%p850, %r541, 1;
	@%p850 bra 	BB34_767;
	bra.uni 	BB34_763;

BB34_767:
	mul.f64 	%fd725, %fd799, %fd720;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r490}, %fd725;
	}
	bfe.u32 	%r2015, %r490, 20, 11;
	add.s32 	%r2016, %r2015, -1012;
	mov.b64 	 %rd116, %fd725;
	shl.b64 	%rd49, %rd116, %r2016;
	setp.eq.s64	%p855, %rd49, -9223372036854775808;
	abs.f64 	%fd726, %fd184;
	// Callseq Start 51
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd726;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd725;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2334, [retval0+0];
	
	//{
	}// Callseq End 51
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r491}, %fd184;
	}
	setp.lt.s32	%p856, %r491, 0;
	and.pred  	%p27, %p856, %p855;
	@!%p27 bra 	BB34_769;
	bra.uni 	BB34_768;

BB34_768:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2017}, %fd2334;
	}
	xor.b32  	%r2018, %r2017, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2019, %temp}, %fd2334;
	}
	mov.b64 	%fd2334, {%r2019, %r2018};

BB34_769:
	mov.f64 	%fd2333, %fd2334;
	setp.eq.f64	%p857, %fd184, 0d0000000000000000;
	@%p857 bra 	BB34_772;
	bra.uni 	BB34_770;

BB34_772:
	selp.b32	%r2020, %r491, 0, %p855;
	or.b32  	%r2021, %r2020, 2146435072;
	setp.lt.s32	%p861, %r490, 0;
	selp.b32	%r2022, %r2021, %r2020, %p861;
	mov.u32 	%r2023, 0;
	mov.b64 	%fd2333, {%r2023, %r2022};
	bra.uni 	BB34_773;

BB34_763:
	mov.f64 	%fd2335, 0d0000000000000000;
	setp.ne.s32	%p851, %r541, 2;
	@%p851 bra 	BB34_782;

	mul.f64 	%fd721, %fd798, %fd720;
	mov.f64 	%fd1919, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1920, %fd721, %fd1919;
	mov.f64 	%fd1921, 0d4338000000000000;
	add.rn.f64 	%fd1922, %fd1920, %fd1921;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r487, %temp}, %fd1922;
	}
	mov.f64 	%fd1923, 0dC338000000000000;
	add.rn.f64 	%fd1924, %fd1922, %fd1923;
	mov.f64 	%fd1925, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1926, %fd1924, %fd1925, %fd721;
	mov.f64 	%fd1927, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1928, %fd1924, %fd1927, %fd1926;
	mov.f64 	%fd1929, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1930, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1931, %fd1930, %fd1928, %fd1929;
	mov.f64 	%fd1932, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1933, %fd1931, %fd1928, %fd1932;
	mov.f64 	%fd1934, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1935, %fd1933, %fd1928, %fd1934;
	mov.f64 	%fd1936, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1937, %fd1935, %fd1928, %fd1936;
	mov.f64 	%fd1938, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1939, %fd1937, %fd1928, %fd1938;
	mov.f64 	%fd1940, 0d3F81111111122322;
	fma.rn.f64 	%fd1941, %fd1939, %fd1928, %fd1940;
	mov.f64 	%fd1942, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1943, %fd1941, %fd1928, %fd1942;
	mov.f64 	%fd1944, 0d3FC5555555555511;
	fma.rn.f64 	%fd1945, %fd1943, %fd1928, %fd1944;
	mov.f64 	%fd1946, 0d3FE000000000000B;
	fma.rn.f64 	%fd1947, %fd1945, %fd1928, %fd1946;
	mov.f64 	%fd1948, 0d3FF0000000000000;
	fma.rn.f64 	%fd1949, %fd1947, %fd1928, %fd1948;
	fma.rn.f64 	%fd1950, %fd1949, %fd1928, %fd1948;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r488, %temp}, %fd1950;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r489}, %fd1950;
	}
	shl.b32 	%r2003, %r487, 20;
	add.s32 	%r2004, %r489, %r2003;
	mov.b64 	%fd2335, {%r488, %r2004};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2005}, %fd721;
	}
	mov.b32 	 %f56, %r2005;
	abs.f32 	%f27, %f56;
	setp.lt.f32	%p852, %f27, 0f4086232B;
	@%p852 bra 	BB34_782;

	setp.lt.f64	%p853, %fd721, 0d0000000000000000;
	add.f64 	%fd1951, %fd721, 0d7FF0000000000000;
	selp.f64	%fd2335, 0d0000000000000000, %fd1951, %p853;
	setp.geu.f32	%p854, %f27, 0f40874800;
	@%p854 bra 	BB34_782;

	shr.u32 	%r2006, %r487, 31;
	add.s32 	%r2007, %r487, %r2006;
	shr.s32 	%r2008, %r2007, 1;
	shl.b32 	%r2009, %r2008, 20;
	add.s32 	%r2010, %r2009, %r489;
	mov.b64 	%fd1952, {%r488, %r2010};
	sub.s32 	%r2011, %r487, %r2008;
	shl.b32 	%r2012, %r2011, 20;
	add.s32 	%r2013, %r2012, 1072693248;
	mov.u32 	%r2014, 0;
	mov.b64 	%fd1953, {%r2014, %r2013};
	mul.f64 	%fd2335, %fd1952, %fd1953;
	bra.uni 	BB34_782;

BB34_770:
	setp.gt.s32	%p858, %r491, -1;
	@%p858 bra 	BB34_773;

	cvt.rzi.f64.f64	%fd1954, %fd725;
	setp.neu.f64	%p859, %fd1954, %fd725;
	selp.f64	%fd2333, 0dFFF8000000000000, %fd2333, %p859;

BB34_773:
	mov.f64 	%fd732, %fd2333;
	add.f64 	%fd733, %fd725, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2024}, %fd733;
	}
	and.b32  	%r2025, %r2024, 2146435072;
	setp.ne.s32	%p862, %r2025, 2146435072;
	mov.f64 	%fd2332, %fd732;
	@%p862 bra 	BB34_780;

	setp.gtu.f64	%p863, %fd726, 0d7FF0000000000000;
	mov.f64 	%fd2332, %fd733;
	@%p863 bra 	BB34_780;

	abs.f64 	%fd734, %fd725;
	setp.gtu.f64	%p864, %fd734, 0d7FF0000000000000;
	mov.f64 	%fd2331, %fd733;
	mov.f64 	%fd2332, %fd2331;
	@%p864 bra 	BB34_780;

	setp.eq.f64	%p865, %fd734, 0d7FF0000000000000;
	@%p865 bra 	BB34_779;
	bra.uni 	BB34_777;

BB34_779:
	setp.eq.f64	%p867, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p868, %fd726, 0d3FF0000000000000;
	selp.b32	%r2032, 2146435072, 0, %p868;
	xor.b32  	%r2033, %r2032, 2146435072;
	setp.lt.s32	%p869, %r490, 0;
	selp.b32	%r2034, %r2033, %r2032, %p869;
	selp.b32	%r2035, 1072693248, %r2034, %p867;
	mov.u32 	%r2036, 0;
	mov.b64 	%fd2332, {%r2036, %r2035};
	bra.uni 	BB34_780;

BB34_777:
	setp.neu.f64	%p866, %fd726, 0d7FF0000000000000;
	mov.f64 	%fd2332, %fd732;
	@%p866 bra 	BB34_780;

	shr.s32 	%r2026, %r490, 31;
	and.b32  	%r2027, %r2026, -2146435072;
	add.s32 	%r2028, %r2027, 2146435072;
	or.b32  	%r2029, %r2028, -2147483648;
	selp.b32	%r2030, %r2029, %r2028, %p27;
	mov.u32 	%r2031, 0;
	mov.b64 	%fd2332, {%r2031, %r2030};

BB34_780:
	setp.eq.f64	%p870, %fd725, 0d0000000000000000;
	setp.eq.f64	%p871, %fd184, 0d3FF0000000000000;
	or.pred  	%p872, %p871, %p870;
	selp.f64	%fd2335, 0d3FF0000000000000, %fd2332, %p872;

BB34_782:
	add.f64 	%fd1955, %fd2335, 0dBFF0000000000000;
	mul.f64 	%fd2336, %fd1955, 0d4059000000000000;

BB34_783:
	and.b16  	%rs39, %rs48, 255;
	setp.eq.s16	%p873, %rs39, 0;
	@%p873 bra 	BB34_808;
	bra.uni 	BB34_784;

BB34_808:
	setp.eq.s32	%p902, %r537, 0;
	@%p902 bra 	BB34_810;
	bra.uni 	BB34_809;

BB34_810:
	setp.lt.s32	%p903, %r469, 30;
	setp.eq.s32	%p904, %r1980, 31;
	and.pred  	%p905, %p904, %p903;
	selp.b32	%r2084, 1, %r1980, %p905;
	selp.u32	%r2085, 1, 0, %p905;
	sub.s32 	%r2086, %r1977, %r470;
	sub.s32 	%r2087, %r1979, %r468;
	add.s32 	%r2088, %r2087, %r2085;
	mul.lo.s32 	%r2089, %r2088, 30;
	sub.s32 	%r2091, %r949, %r469;
	mov.u32 	%r2092, 0;
	max.s32 	%r2093, %r2092, %r2091;
	min.s32 	%r2094, %r949, %r2084;
	mad.lo.s32 	%r2095, %r2086, 360, %r2089;
	add.s32 	%r2096, %r2095, %r2093;
	add.s32 	%r2097, %r2096, %r2094;
	add.s32 	%r2450, %r2097, -30;
	bra.uni 	BB34_811;

BB34_784:
	setp.eq.s32	%p874, %r537, 0;
	@%p874 bra 	BB34_786;
	bra.uni 	BB34_785;

BB34_786:
	setp.lt.s32	%p875, %r2137, 30;
	setp.eq.s32	%p876, %r1980, 31;
	and.pred  	%p877, %p876, %p875;
	selp.b32	%r2037, 1, %r1980, %p877;
	selp.u32	%r2038, 1, 0, %p877;
	sub.s32 	%r2039, %r1977, %r2136;
	sub.s32 	%r2040, %r1979, %r2138;
	add.s32 	%r2041, %r2040, %r2038;
	mul.lo.s32 	%r2042, %r2041, 30;
	min.s32 	%r2044, %r949, %r2037;
	mad.lo.s32 	%r2045, %r2039, 360, %r2042;
	mov.u32 	%r2046, 0;
	max.s32 	%r2047, %r2046, %r130;
	add.s32 	%r2048, %r2045, %r2047;
	add.s32 	%r2049, %r2048, %r2044;
	add.s32 	%r2449, %r2049, -30;
	bra.uni 	BB34_787;

BB34_809:
	sub.s32 	%r2450, %r1978, %r471;

BB34_811:
	cvt.rn.f64.s32	%fd1994, %r2450;
	div.rn.f64 	%fd763, %fd1994, 0d4076800000000000;
	setp.eq.s32	%p906, %r538, 0;
	@%p906 bra 	BB34_831;
	bra.uni 	BB34_812;

BB34_831:
	fma.rn.f64 	%fd2351, %fd2381, %fd763, 0d3FF0000000000000;
	bra.uni 	BB34_832;

BB34_785:
	sub.s32 	%r2449, %r1978, %r2139;

BB34_787:
	cvt.rn.f64.s32	%fd1956, %r2449;
	div.rn.f64 	%fd743, %fd1956, 0d4076800000000000;
	setp.eq.s32	%p878, %r538, 0;
	@%p878 bra 	BB34_807;
	bra.uni 	BB34_788;

BB34_807:
	fma.rn.f64 	%fd2351, %fd2381, %fd743, 0d3FF0000000000000;
	bra.uni 	BB34_832;

BB34_812:
	setp.eq.s32	%p907, %r538, 1;
	@%p907 bra 	BB34_817;
	bra.uni 	BB34_813;

BB34_817:
	mul.f64 	%fd768, %fd763, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r507}, %fd768;
	}
	bfe.u32 	%r2110, %r507, 20, 11;
	add.s32 	%r2111, %r2110, -1012;
	mov.b64 	 %rd118, %fd768;
	shl.b64 	%rd51, %rd118, %r2111;
	setp.eq.s64	%p912, %rd51, -9223372036854775808;
	abs.f64 	%fd769, %fd716;
	// Callseq Start 53
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd769;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd768;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2350, [retval0+0];
	
	//{
	}// Callseq End 53
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r508}, %fd716;
	}
	setp.lt.s32	%p913, %r508, 0;
	and.pred  	%p29, %p913, %p912;
	@!%p29 bra 	BB34_819;
	bra.uni 	BB34_818;

BB34_818:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2112}, %fd2350;
	}
	xor.b32  	%r2113, %r2112, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2114, %temp}, %fd2350;
	}
	mov.b64 	%fd2350, {%r2114, %r2113};

BB34_819:
	mov.f64 	%fd2349, %fd2350;
	setp.eq.f64	%p914, %fd716, 0d0000000000000000;
	@%p914 bra 	BB34_822;
	bra.uni 	BB34_820;

BB34_822:
	selp.b32	%r2115, %r508, 0, %p912;
	or.b32  	%r2116, %r2115, 2146435072;
	setp.lt.s32	%p918, %r507, 0;
	selp.b32	%r2117, %r2116, %r2115, %p918;
	mov.u32 	%r2118, 0;
	mov.b64 	%fd2349, {%r2118, %r2117};
	bra.uni 	BB34_823;

BB34_788:
	setp.eq.s32	%p879, %r538, 1;
	@%p879 bra 	BB34_793;
	bra.uni 	BB34_789;

BB34_793:
	mul.f64 	%fd748, %fd743, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r499}, %fd748;
	}
	bfe.u32 	%r2062, %r499, 20, 11;
	add.s32 	%r2063, %r2062, -1012;
	mov.b64 	 %rd117, %fd748;
	shl.b64 	%rd50, %rd117, %r2063;
	setp.eq.s64	%p884, %rd50, -9223372036854775808;
	abs.f64 	%fd749, %fd716;
	// Callseq Start 52
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd749;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd748;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2343, [retval0+0];
	
	//{
	}// Callseq End 52
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r500}, %fd716;
	}
	setp.lt.s32	%p885, %r500, 0;
	and.pred  	%p28, %p885, %p884;
	@!%p28 bra 	BB34_795;
	bra.uni 	BB34_794;

BB34_794:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2064}, %fd2343;
	}
	xor.b32  	%r2065, %r2064, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2066, %temp}, %fd2343;
	}
	mov.b64 	%fd2343, {%r2066, %r2065};

BB34_795:
	mov.f64 	%fd2342, %fd2343;
	setp.eq.f64	%p886, %fd716, 0d0000000000000000;
	@%p886 bra 	BB34_798;
	bra.uni 	BB34_796;

BB34_798:
	selp.b32	%r2067, %r500, 0, %p884;
	or.b32  	%r2068, %r2067, 2146435072;
	setp.lt.s32	%p890, %r499, 0;
	selp.b32	%r2069, %r2068, %r2067, %p890;
	mov.u32 	%r2070, 0;
	mov.b64 	%fd2342, {%r2070, %r2069};
	bra.uni 	BB34_799;

BB34_813:
	mov.f64 	%fd2351, 0d0000000000000000;
	setp.ne.s32	%p908, %r538, 2;
	@%p908 bra 	BB34_832;

	mul.f64 	%fd764, %fd2381, %fd763;
	mov.f64 	%fd1996, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1997, %fd764, %fd1996;
	mov.f64 	%fd1998, 0d4338000000000000;
	add.rn.f64 	%fd1999, %fd1997, %fd1998;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r504, %temp}, %fd1999;
	}
	mov.f64 	%fd2000, 0dC338000000000000;
	add.rn.f64 	%fd2001, %fd1999, %fd2000;
	mov.f64 	%fd2002, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd2003, %fd2001, %fd2002, %fd764;
	mov.f64 	%fd2004, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd2005, %fd2001, %fd2004, %fd2003;
	mov.f64 	%fd2006, 0d3E928AF3FCA213EA;
	mov.f64 	%fd2007, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd2008, %fd2007, %fd2005, %fd2006;
	mov.f64 	%fd2009, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd2010, %fd2008, %fd2005, %fd2009;
	mov.f64 	%fd2011, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd2012, %fd2010, %fd2005, %fd2011;
	mov.f64 	%fd2013, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd2014, %fd2012, %fd2005, %fd2013;
	mov.f64 	%fd2015, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd2016, %fd2014, %fd2005, %fd2015;
	mov.f64 	%fd2017, 0d3F81111111122322;
	fma.rn.f64 	%fd2018, %fd2016, %fd2005, %fd2017;
	mov.f64 	%fd2019, 0d3FA55555555502A1;
	fma.rn.f64 	%fd2020, %fd2018, %fd2005, %fd2019;
	mov.f64 	%fd2021, 0d3FC5555555555511;
	fma.rn.f64 	%fd2022, %fd2020, %fd2005, %fd2021;
	mov.f64 	%fd2023, 0d3FE000000000000B;
	fma.rn.f64 	%fd2024, %fd2022, %fd2005, %fd2023;
	mov.f64 	%fd2025, 0d3FF0000000000000;
	fma.rn.f64 	%fd2026, %fd2024, %fd2005, %fd2025;
	fma.rn.f64 	%fd2027, %fd2026, %fd2005, %fd2025;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r505, %temp}, %fd2027;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd2027;
	}
	shl.b32 	%r2098, %r504, 20;
	add.s32 	%r2099, %r506, %r2098;
	mov.b64 	%fd2351, {%r505, %r2099};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2100}, %fd764;
	}
	mov.b32 	 %f58, %r2100;
	abs.f32 	%f29, %f58;
	setp.lt.f32	%p909, %f29, 0f4086232B;
	@%p909 bra 	BB34_832;

	setp.lt.f64	%p910, %fd764, 0d0000000000000000;
	add.f64 	%fd2028, %fd764, 0d7FF0000000000000;
	selp.f64	%fd2351, 0d0000000000000000, %fd2028, %p910;
	setp.geu.f32	%p911, %f29, 0f40874800;
	@%p911 bra 	BB34_832;

	shr.u32 	%r2101, %r504, 31;
	add.s32 	%r2102, %r504, %r2101;
	shr.s32 	%r2103, %r2102, 1;
	shl.b32 	%r2104, %r2103, 20;
	add.s32 	%r2105, %r2104, %r506;
	mov.b64 	%fd2029, {%r505, %r2105};
	sub.s32 	%r2106, %r504, %r2103;
	shl.b32 	%r2107, %r2106, 20;
	add.s32 	%r2108, %r2107, 1072693248;
	mov.u32 	%r2109, 0;
	mov.b64 	%fd2030, {%r2109, %r2108};
	mul.f64 	%fd2351, %fd2029, %fd2030;
	bra.uni 	BB34_832;

BB34_789:
	mov.f64 	%fd2351, 0d0000000000000000;
	setp.ne.s32	%p880, %r538, 2;
	@%p880 bra 	BB34_832;

	mul.f64 	%fd744, %fd2381, %fd743;
	mov.f64 	%fd1958, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1959, %fd744, %fd1958;
	mov.f64 	%fd1960, 0d4338000000000000;
	add.rn.f64 	%fd1961, %fd1959, %fd1960;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r496, %temp}, %fd1961;
	}
	mov.f64 	%fd1962, 0dC338000000000000;
	add.rn.f64 	%fd1963, %fd1961, %fd1962;
	mov.f64 	%fd1964, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1965, %fd1963, %fd1964, %fd744;
	mov.f64 	%fd1966, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1967, %fd1963, %fd1966, %fd1965;
	mov.f64 	%fd1968, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1969, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1970, %fd1969, %fd1967, %fd1968;
	mov.f64 	%fd1971, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1972, %fd1970, %fd1967, %fd1971;
	mov.f64 	%fd1973, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1974, %fd1972, %fd1967, %fd1973;
	mov.f64 	%fd1975, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1976, %fd1974, %fd1967, %fd1975;
	mov.f64 	%fd1977, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1978, %fd1976, %fd1967, %fd1977;
	mov.f64 	%fd1979, 0d3F81111111122322;
	fma.rn.f64 	%fd1980, %fd1978, %fd1967, %fd1979;
	mov.f64 	%fd1981, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1982, %fd1980, %fd1967, %fd1981;
	mov.f64 	%fd1983, 0d3FC5555555555511;
	fma.rn.f64 	%fd1984, %fd1982, %fd1967, %fd1983;
	mov.f64 	%fd1985, 0d3FE000000000000B;
	fma.rn.f64 	%fd1986, %fd1984, %fd1967, %fd1985;
	mov.f64 	%fd1987, 0d3FF0000000000000;
	fma.rn.f64 	%fd1988, %fd1986, %fd1967, %fd1987;
	fma.rn.f64 	%fd1989, %fd1988, %fd1967, %fd1987;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r497, %temp}, %fd1989;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r498}, %fd1989;
	}
	shl.b32 	%r2050, %r496, 20;
	add.s32 	%r2051, %r498, %r2050;
	mov.b64 	%fd2351, {%r497, %r2051};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2052}, %fd744;
	}
	mov.b32 	 %f57, %r2052;
	abs.f32 	%f28, %f57;
	setp.lt.f32	%p881, %f28, 0f4086232B;
	@%p881 bra 	BB34_832;

	setp.lt.f64	%p882, %fd744, 0d0000000000000000;
	add.f64 	%fd1990, %fd744, 0d7FF0000000000000;
	selp.f64	%fd2351, 0d0000000000000000, %fd1990, %p882;
	setp.geu.f32	%p883, %f28, 0f40874800;
	@%p883 bra 	BB34_832;

	shr.u32 	%r2053, %r496, 31;
	add.s32 	%r2054, %r496, %r2053;
	shr.s32 	%r2055, %r2054, 1;
	shl.b32 	%r2056, %r2055, 20;
	add.s32 	%r2057, %r2056, %r498;
	mov.b64 	%fd1991, {%r497, %r2057};
	sub.s32 	%r2058, %r496, %r2055;
	shl.b32 	%r2059, %r2058, 20;
	add.s32 	%r2060, %r2059, 1072693248;
	mov.u32 	%r2061, 0;
	mov.b64 	%fd1992, {%r2061, %r2060};
	mul.f64 	%fd2351, %fd1991, %fd1992;
	bra.uni 	BB34_832;

BB34_820:
	setp.gt.s32	%p915, %r508, -1;
	@%p915 bra 	BB34_823;

	cvt.rzi.f64.f64	%fd2031, %fd768;
	setp.neu.f64	%p916, %fd2031, %fd768;
	selp.f64	%fd2349, 0dFFF8000000000000, %fd2349, %p916;

BB34_823:
	mov.f64 	%fd775, %fd2349;
	add.f64 	%fd776, %fd768, %fd716;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2119}, %fd776;
	}
	and.b32  	%r2120, %r2119, 2146435072;
	setp.ne.s32	%p919, %r2120, 2146435072;
	mov.f64 	%fd2348, %fd775;
	@%p919 bra 	BB34_830;

	setp.gtu.f64	%p920, %fd769, 0d7FF0000000000000;
	mov.f64 	%fd2348, %fd776;
	@%p920 bra 	BB34_830;

	abs.f64 	%fd777, %fd768;
	setp.gtu.f64	%p921, %fd777, 0d7FF0000000000000;
	mov.f64 	%fd2347, %fd776;
	mov.f64 	%fd2348, %fd2347;
	@%p921 bra 	BB34_830;

	setp.eq.f64	%p922, %fd777, 0d7FF0000000000000;
	@%p922 bra 	BB34_829;
	bra.uni 	BB34_827;

BB34_829:
	setp.eq.f64	%p924, %fd716, 0dBFF0000000000000;
	setp.gt.f64	%p925, %fd769, 0d3FF0000000000000;
	selp.b32	%r2127, 2146435072, 0, %p925;
	xor.b32  	%r2128, %r2127, 2146435072;
	setp.lt.s32	%p926, %r507, 0;
	selp.b32	%r2129, %r2128, %r2127, %p926;
	selp.b32	%r2130, 1072693248, %r2129, %p924;
	mov.u32 	%r2131, 0;
	mov.b64 	%fd2348, {%r2131, %r2130};
	bra.uni 	BB34_830;

BB34_796:
	setp.gt.s32	%p887, %r500, -1;
	@%p887 bra 	BB34_799;

	cvt.rzi.f64.f64	%fd1993, %fd748;
	setp.neu.f64	%p888, %fd1993, %fd748;
	selp.f64	%fd2342, 0dFFF8000000000000, %fd2342, %p888;

BB34_799:
	mov.f64 	%fd755, %fd2342;
	add.f64 	%fd756, %fd748, %fd716;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2071}, %fd756;
	}
	and.b32  	%r2072, %r2071, 2146435072;
	setp.ne.s32	%p891, %r2072, 2146435072;
	mov.f64 	%fd2341, %fd755;
	@%p891 bra 	BB34_806;

	setp.gtu.f64	%p892, %fd749, 0d7FF0000000000000;
	mov.f64 	%fd2341, %fd756;
	@%p892 bra 	BB34_806;

	abs.f64 	%fd757, %fd748;
	setp.gtu.f64	%p893, %fd757, 0d7FF0000000000000;
	mov.f64 	%fd2340, %fd756;
	mov.f64 	%fd2341, %fd2340;
	@%p893 bra 	BB34_806;

	setp.eq.f64	%p894, %fd757, 0d7FF0000000000000;
	@%p894 bra 	BB34_805;
	bra.uni 	BB34_803;

BB34_805:
	setp.eq.f64	%p896, %fd716, 0dBFF0000000000000;
	setp.gt.f64	%p897, %fd749, 0d3FF0000000000000;
	selp.b32	%r2079, 2146435072, 0, %p897;
	xor.b32  	%r2080, %r2079, 2146435072;
	setp.lt.s32	%p898, %r499, 0;
	selp.b32	%r2081, %r2080, %r2079, %p898;
	selp.b32	%r2082, 1072693248, %r2081, %p896;
	mov.u32 	%r2083, 0;
	mov.b64 	%fd2341, {%r2083, %r2082};
	bra.uni 	BB34_806;

BB34_827:
	setp.neu.f64	%p923, %fd769, 0d7FF0000000000000;
	mov.f64 	%fd2348, %fd775;
	@%p923 bra 	BB34_830;

	shr.s32 	%r2121, %r507, 31;
	and.b32  	%r2122, %r2121, -2146435072;
	add.s32 	%r2123, %r2122, 2146435072;
	or.b32  	%r2124, %r2123, -2147483648;
	selp.b32	%r2125, %r2124, %r2123, %p29;
	mov.u32 	%r2126, 0;
	mov.b64 	%fd2348, {%r2126, %r2125};

BB34_830:
	setp.eq.f64	%p927, %fd768, 0d0000000000000000;
	setp.eq.f64	%p928, %fd716, 0d3FF0000000000000;
	or.pred  	%p929, %p928, %p927;
	selp.f64	%fd2351, 0d3FF0000000000000, %fd2348, %p929;
	bra.uni 	BB34_832;

BB34_803:
	setp.neu.f64	%p895, %fd749, 0d7FF0000000000000;
	mov.f64 	%fd2341, %fd755;
	@%p895 bra 	BB34_806;

	shr.s32 	%r2073, %r499, 31;
	and.b32  	%r2074, %r2073, -2146435072;
	add.s32 	%r2075, %r2074, 2146435072;
	or.b32  	%r2076, %r2075, -2147483648;
	selp.b32	%r2077, %r2076, %r2075, %p28;
	mov.u32 	%r2078, 0;
	mov.b64 	%fd2341, {%r2078, %r2077};

BB34_806:
	setp.eq.f64	%p899, %fd748, 0d0000000000000000;
	setp.eq.f64	%p900, %fd716, 0d3FF0000000000000;
	or.pred  	%p901, %p900, %p899;
	selp.f64	%fd2351, 0d3FF0000000000000, %fd2341, %p901;

BB34_832:
	rcp.rn.f64 	%fd2032, %fd2351;
	mul.f64 	%fd2327, %fd2327, %fd2032;
	fma.rn.f64 	%fd2352, %fd2336, %fd2327, %fd2352;
	mov.u16 	%rs48, 0;
	mov.u32 	%r2465, %r472;
	mov.u32 	%r2481, %r473;
	mov.u32 	%r2497, %r474;
	mov.u32 	%r2513, %r475;

BB34_833:
	mov.u32 	%r2512, %r2513;
	mov.u32 	%r2496, %r2497;
	mov.u32 	%r2480, %r2481;
	mov.u32 	%r2464, %r2465;
	add.s32 	%r2447, %r2447, 1;
	setp.lt.s32	%p930, %r2447, %r545;
	mov.u32 	%r2462, %r2464;
	mov.u32 	%r2478, %r2480;
	mov.u32 	%r2494, %r2496;
	mov.u32 	%r2510, %r2512;
	@%p930 bra 	BB34_756;

BB34_834:
	mov.u32 	%r2511, %r2510;
	mov.u32 	%r2495, %r2494;
	mov.u32 	%r2479, %r2478;
	mov.u32 	%r2463, %r2462;
	sub.f64 	%fd2110, %fd31, %fd2352;
	bra.uni 	BB34_835;

BB34_507:
	setp.gt.f64	%p572, %fd189, %fd489;
	@%p572 bra 	BB34_672;
	bra.uni 	BB34_508;

BB34_672:
	sub.f64 	%fd1792, %fd2379, %fd2381;
	fma.rn.f64 	%fd2379, %fd1792, 0d3FF999999999999A, %fd2379;
	mov.f64 	%fd2326, 0d0000000000000000;
	mov.u32 	%r2394, %r2395;
	mov.u32 	%r2410, %r2411;
	mov.u32 	%r2426, %r2427;
	mov.u32 	%r2442, %r2443;
	@%p67 bra 	BB34_752;

	div.rn.f64 	%fd1795, %fd2379, %fd796;
	add.f64 	%fd641, %fd1795, 0d3FF0000000000000;
	mov.f64 	%fd2326, 0d0000000000000000;
	mov.f64 	%fd2301, 0d3FF0000000000000;
	mov.u16 	%rs47, 1;
	mov.u32 	%r2379, 0;
	mov.u32 	%r2396, %r2395;
	mov.u32 	%r2412, %r2411;
	mov.u32 	%r2428, %r2427;
	mov.u32 	%r2444, %r2443;

BB34_674:
	mov.u32 	%r2432, %r2444;
	mov.u32 	%r420, %r2432;
	mov.u32 	%r2416, %r2428;
	mov.u32 	%r419, %r2416;
	mov.u32 	%r2400, %r2412;
	mov.u32 	%r418, %r2400;
	mov.u32 	%r2384, %r2396;
	mov.u32 	%r417, %r2384;
	mul.wide.s32 	%rd109, %r2379, 56;
	add.s64 	%rd110, %rd61, %rd109;
	add.s64 	%rd43, %rd110, 12;
	ld.u32 	%r1819, [%rd110+12];
	setp.gt.s32	%p754, %r2139, %r1819;
	mov.u32 	%r2397, %r417;
	mov.u32 	%r2413, %r418;
	mov.u32 	%r2429, %r419;
	mov.u32 	%r2445, %r420;
	@%p754 bra 	BB34_751;

	ld.v2.u32 	{%r1820, %r1821}, [%rd43+-4];
	mov.u32 	%r424, %r1821;
	mov.u32 	%r423, %r1820;
	ld.v2.u32 	{%r1822, %r1823}, [%rd43+-12];
	mov.u32 	%r422, %r1823;
	mov.u32 	%r421, %r1822;
	ld.f64 	%fd2310, [%rd43+36];
	setp.neu.f64	%p755, %fd2310, 0dBFF0000000000000;
	@%p755 bra 	BB34_701;

	setp.eq.s32	%p756, %r544, 0;
	ld.v2.u32 	{%r1824, %r1825}, [%rd43+12];
	ld.v2.u32 	{%r1826, %r1827}, [%rd43+4];
	ld.v2.u32 	{%r1828, %r1829}, [%rd43+28];
	ld.v2.u32 	{%r1830, %r1831}, [%rd43+20];
	@%p756 bra 	BB34_678;
	bra.uni 	BB34_677;

BB34_678:
	setp.lt.s32	%p757, %r1827, 30;
	setp.eq.s32	%p758, %r1831, 31;
	and.pred  	%p759, %p758, %p757;
	selp.b32	%r1832, 1, %r1831, %p759;
	selp.u32	%r1833, 1, 0, %p759;
	sub.s32 	%r1834, %r1828, %r1824;
	sub.s32 	%r1835, %r1830, %r1826;
	add.s32 	%r1836, %r1835, %r1833;
	mul.lo.s32 	%r1837, %r1836, 30;
	sub.s32 	%r1839, %r949, %r1827;
	mov.u32 	%r1840, 0;
	max.s32 	%r1841, %r1840, %r1839;
	min.s32 	%r1842, %r949, %r1832;
	mad.lo.s32 	%r1843, %r1834, 360, %r1837;
	add.s32 	%r1844, %r1843, %r1841;
	add.s32 	%r1845, %r1844, %r1842;
	add.s32 	%r2380, %r1845, -30;
	bra.uni 	BB34_679;

BB34_677:
	sub.s32 	%r2380, %r1829, %r1825;

BB34_679:
	cvt.rn.f64.s32	%fd1796, %r2380;
	div.rn.f64 	%fd645, %fd1796, 0d4076800000000000;
	setp.eq.s32	%p760, %r541, 0;
	@%p760 bra 	BB34_699;
	bra.uni 	BB34_680;

BB34_699:
	fma.rn.f64 	%fd2309, %fd798, %fd645, 0d3FF0000000000000;
	bra.uni 	BB34_700;

BB34_680:
	setp.eq.s32	%p761, %r541, 1;
	@%p761 bra 	BB34_685;
	bra.uni 	BB34_681;

BB34_685:
	mul.f64 	%fd650, %fd799, %fd645;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r439}, %fd650;
	}
	bfe.u32 	%r1858, %r439, 20, 11;
	add.s32 	%r1859, %r1858, -1012;
	mov.b64 	 %rd111, %fd650;
	shl.b64 	%rd44, %rd111, %r1859;
	setp.eq.s64	%p766, %rd44, -9223372036854775808;
	abs.f64 	%fd651, %fd184;
	// Callseq Start 48
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd650;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2308, [retval0+0];
	
	//{
	}// Callseq End 48
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r440}, %fd184;
	}
	setp.lt.s32	%p767, %r440, 0;
	and.pred  	%p24, %p767, %p766;
	@!%p24 bra 	BB34_687;
	bra.uni 	BB34_686;

BB34_686:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1860}, %fd2308;
	}
	xor.b32  	%r1861, %r1860, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1862, %temp}, %fd2308;
	}
	mov.b64 	%fd2308, {%r1862, %r1861};

BB34_687:
	mov.f64 	%fd2307, %fd2308;
	setp.eq.f64	%p768, %fd184, 0d0000000000000000;
	@%p768 bra 	BB34_690;
	bra.uni 	BB34_688;

BB34_690:
	selp.b32	%r1863, %r440, 0, %p766;
	or.b32  	%r1864, %r1863, 2146435072;
	setp.lt.s32	%p772, %r439, 0;
	selp.b32	%r1865, %r1864, %r1863, %p772;
	mov.u32 	%r1866, 0;
	mov.b64 	%fd2307, {%r1866, %r1865};
	bra.uni 	BB34_691;

BB34_681:
	mov.f64 	%fd2309, 0d0000000000000000;
	setp.ne.s32	%p762, %r541, 2;
	@%p762 bra 	BB34_700;

	mul.f64 	%fd646, %fd798, %fd645;
	mov.f64 	%fd1798, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1799, %fd646, %fd1798;
	mov.f64 	%fd1800, 0d4338000000000000;
	add.rn.f64 	%fd1801, %fd1799, %fd1800;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r436, %temp}, %fd1801;
	}
	mov.f64 	%fd1802, 0dC338000000000000;
	add.rn.f64 	%fd1803, %fd1801, %fd1802;
	mov.f64 	%fd1804, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1805, %fd1803, %fd1804, %fd646;
	mov.f64 	%fd1806, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1807, %fd1803, %fd1806, %fd1805;
	mov.f64 	%fd1808, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1809, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1810, %fd1809, %fd1807, %fd1808;
	mov.f64 	%fd1811, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1812, %fd1810, %fd1807, %fd1811;
	mov.f64 	%fd1813, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1814, %fd1812, %fd1807, %fd1813;
	mov.f64 	%fd1815, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1816, %fd1814, %fd1807, %fd1815;
	mov.f64 	%fd1817, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1818, %fd1816, %fd1807, %fd1817;
	mov.f64 	%fd1819, 0d3F81111111122322;
	fma.rn.f64 	%fd1820, %fd1818, %fd1807, %fd1819;
	mov.f64 	%fd1821, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1822, %fd1820, %fd1807, %fd1821;
	mov.f64 	%fd1823, 0d3FC5555555555511;
	fma.rn.f64 	%fd1824, %fd1822, %fd1807, %fd1823;
	mov.f64 	%fd1825, 0d3FE000000000000B;
	fma.rn.f64 	%fd1826, %fd1824, %fd1807, %fd1825;
	mov.f64 	%fd1827, 0d3FF0000000000000;
	fma.rn.f64 	%fd1828, %fd1826, %fd1807, %fd1827;
	fma.rn.f64 	%fd1829, %fd1828, %fd1807, %fd1827;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r437, %temp}, %fd1829;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r438}, %fd1829;
	}
	shl.b32 	%r1846, %r436, 20;
	add.s32 	%r1847, %r438, %r1846;
	mov.b64 	%fd2309, {%r437, %r1847};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1848}, %fd646;
	}
	mov.b32 	 %f53, %r1848;
	abs.f32 	%f24, %f53;
	setp.lt.f32	%p763, %f24, 0f4086232B;
	@%p763 bra 	BB34_700;

	setp.lt.f64	%p764, %fd646, 0d0000000000000000;
	add.f64 	%fd1830, %fd646, 0d7FF0000000000000;
	selp.f64	%fd2309, 0d0000000000000000, %fd1830, %p764;
	setp.geu.f32	%p765, %f24, 0f40874800;
	@%p765 bra 	BB34_700;

	shr.u32 	%r1849, %r436, 31;
	add.s32 	%r1850, %r436, %r1849;
	shr.s32 	%r1851, %r1850, 1;
	shl.b32 	%r1852, %r1851, 20;
	add.s32 	%r1853, %r1852, %r438;
	mov.b64 	%fd1831, {%r437, %r1853};
	sub.s32 	%r1854, %r436, %r1851;
	shl.b32 	%r1855, %r1854, 20;
	add.s32 	%r1856, %r1855, 1072693248;
	mov.u32 	%r1857, 0;
	mov.b64 	%fd1832, {%r1857, %r1856};
	mul.f64 	%fd2309, %fd1831, %fd1832;
	bra.uni 	BB34_700;

BB34_688:
	setp.gt.s32	%p769, %r440, -1;
	@%p769 bra 	BB34_691;

	cvt.rzi.f64.f64	%fd1833, %fd650;
	setp.neu.f64	%p770, %fd1833, %fd650;
	selp.f64	%fd2307, 0dFFF8000000000000, %fd2307, %p770;

BB34_691:
	mov.f64 	%fd657, %fd2307;
	add.f64 	%fd658, %fd650, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1867}, %fd658;
	}
	and.b32  	%r1868, %r1867, 2146435072;
	setp.ne.s32	%p773, %r1868, 2146435072;
	mov.f64 	%fd2306, %fd657;
	@%p773 bra 	BB34_698;

	setp.gtu.f64	%p774, %fd651, 0d7FF0000000000000;
	mov.f64 	%fd2306, %fd658;
	@%p774 bra 	BB34_698;

	abs.f64 	%fd659, %fd650;
	setp.gtu.f64	%p775, %fd659, 0d7FF0000000000000;
	mov.f64 	%fd2305, %fd658;
	mov.f64 	%fd2306, %fd2305;
	@%p775 bra 	BB34_698;

	setp.eq.f64	%p776, %fd659, 0d7FF0000000000000;
	@%p776 bra 	BB34_697;
	bra.uni 	BB34_695;

BB34_697:
	setp.eq.f64	%p778, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p779, %fd651, 0d3FF0000000000000;
	selp.b32	%r1875, 2146435072, 0, %p779;
	xor.b32  	%r1876, %r1875, 2146435072;
	setp.lt.s32	%p780, %r439, 0;
	selp.b32	%r1877, %r1876, %r1875, %p780;
	selp.b32	%r1878, 1072693248, %r1877, %p778;
	mov.u32 	%r1879, 0;
	mov.b64 	%fd2306, {%r1879, %r1878};
	bra.uni 	BB34_698;

BB34_695:
	setp.neu.f64	%p777, %fd651, 0d7FF0000000000000;
	mov.f64 	%fd2306, %fd657;
	@%p777 bra 	BB34_698;

	shr.s32 	%r1869, %r439, 31;
	and.b32  	%r1870, %r1869, -2146435072;
	add.s32 	%r1871, %r1870, 2146435072;
	or.b32  	%r1872, %r1871, -2147483648;
	selp.b32	%r1873, %r1872, %r1871, %p24;
	mov.u32 	%r1874, 0;
	mov.b64 	%fd2306, {%r1874, %r1873};

BB34_698:
	setp.eq.f64	%p781, %fd650, 0d0000000000000000;
	setp.eq.f64	%p782, %fd184, 0d3FF0000000000000;
	or.pred  	%p783, %p782, %p781;
	selp.f64	%fd2309, 0d3FF0000000000000, %fd2306, %p783;

BB34_700:
	add.f64 	%fd1834, %fd2309, 0dBFF0000000000000;
	mul.f64 	%fd2310, %fd1834, 0d4059000000000000;

BB34_701:
	and.b16  	%rs36, %rs47, 255;
	setp.eq.s16	%p784, %rs36, 0;
	@%p784 bra 	BB34_726;
	bra.uni 	BB34_702;

BB34_726:
	setp.eq.s32	%p813, %r537, 0;
	@%p813 bra 	BB34_728;
	bra.uni 	BB34_727;

BB34_728:
	setp.lt.s32	%p814, %r418, 30;
	setp.eq.s32	%p815, %r1823, 31;
	and.pred  	%p816, %p815, %p814;
	selp.b32	%r1927, 1, %r1823, %p816;
	selp.u32	%r1928, 1, 0, %p816;
	sub.s32 	%r1929, %r1820, %r419;
	sub.s32 	%r1930, %r1822, %r417;
	add.s32 	%r1931, %r1930, %r1928;
	mul.lo.s32 	%r1932, %r1931, 30;
	sub.s32 	%r1934, %r949, %r418;
	mov.u32 	%r1935, 0;
	max.s32 	%r1936, %r1935, %r1934;
	min.s32 	%r1937, %r949, %r1927;
	mad.lo.s32 	%r1938, %r1929, 360, %r1932;
	add.s32 	%r1939, %r1938, %r1936;
	add.s32 	%r1940, %r1939, %r1937;
	add.s32 	%r2382, %r1940, -30;
	bra.uni 	BB34_729;

BB34_702:
	setp.eq.s32	%p785, %r537, 0;
	@%p785 bra 	BB34_704;
	bra.uni 	BB34_703;

BB34_704:
	setp.lt.s32	%p786, %r2137, 30;
	setp.eq.s32	%p787, %r1823, 31;
	and.pred  	%p788, %p787, %p786;
	selp.b32	%r1880, 1, %r1823, %p788;
	selp.u32	%r1881, 1, 0, %p788;
	sub.s32 	%r1882, %r1820, %r2136;
	sub.s32 	%r1883, %r1822, %r2138;
	add.s32 	%r1884, %r1883, %r1881;
	mul.lo.s32 	%r1885, %r1884, 30;
	min.s32 	%r1887, %r949, %r1880;
	mad.lo.s32 	%r1888, %r1882, 360, %r1885;
	mov.u32 	%r1889, 0;
	max.s32 	%r1890, %r1889, %r130;
	add.s32 	%r1891, %r1888, %r1890;
	add.s32 	%r1892, %r1891, %r1887;
	add.s32 	%r2381, %r1892, -30;
	bra.uni 	BB34_705;

BB34_727:
	sub.s32 	%r2382, %r1821, %r420;

BB34_729:
	cvt.rn.f64.s32	%fd1873, %r2382;
	div.rn.f64 	%fd688, %fd1873, 0d4076800000000000;
	setp.eq.s32	%p817, %r538, 0;
	@%p817 bra 	BB34_749;
	bra.uni 	BB34_730;

BB34_749:
	fma.rn.f64 	%fd2325, %fd2379, %fd688, 0d3FF0000000000000;
	bra.uni 	BB34_750;

BB34_703:
	sub.s32 	%r2381, %r1821, %r2139;

BB34_705:
	cvt.rn.f64.s32	%fd1835, %r2381;
	div.rn.f64 	%fd668, %fd1835, 0d4076800000000000;
	setp.eq.s32	%p789, %r538, 0;
	@%p789 bra 	BB34_725;
	bra.uni 	BB34_706;

BB34_725:
	fma.rn.f64 	%fd2325, %fd2379, %fd668, 0d3FF0000000000000;
	bra.uni 	BB34_750;

BB34_730:
	setp.eq.s32	%p818, %r538, 1;
	@%p818 bra 	BB34_735;
	bra.uni 	BB34_731;

BB34_735:
	mul.f64 	%fd693, %fd688, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r456}, %fd693;
	}
	bfe.u32 	%r1953, %r456, 20, 11;
	add.s32 	%r1954, %r1953, -1012;
	mov.b64 	 %rd113, %fd693;
	shl.b64 	%rd46, %rd113, %r1954;
	setp.eq.s64	%p823, %rd46, -9223372036854775808;
	abs.f64 	%fd694, %fd641;
	// Callseq Start 50
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd694;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd693;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2324, [retval0+0];
	
	//{
	}// Callseq End 50
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r457}, %fd641;
	}
	setp.lt.s32	%p824, %r457, 0;
	and.pred  	%p26, %p824, %p823;
	@!%p26 bra 	BB34_737;
	bra.uni 	BB34_736;

BB34_736:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1955}, %fd2324;
	}
	xor.b32  	%r1956, %r1955, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1957, %temp}, %fd2324;
	}
	mov.b64 	%fd2324, {%r1957, %r1956};

BB34_737:
	mov.f64 	%fd2323, %fd2324;
	setp.eq.f64	%p825, %fd641, 0d0000000000000000;
	@%p825 bra 	BB34_740;
	bra.uni 	BB34_738;

BB34_740:
	selp.b32	%r1958, %r457, 0, %p823;
	or.b32  	%r1959, %r1958, 2146435072;
	setp.lt.s32	%p829, %r456, 0;
	selp.b32	%r1960, %r1959, %r1958, %p829;
	mov.u32 	%r1961, 0;
	mov.b64 	%fd2323, {%r1961, %r1960};
	bra.uni 	BB34_741;

BB34_706:
	setp.eq.s32	%p790, %r538, 1;
	@%p790 bra 	BB34_711;
	bra.uni 	BB34_707;

BB34_711:
	mul.f64 	%fd673, %fd668, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r448}, %fd673;
	}
	bfe.u32 	%r1905, %r448, 20, 11;
	add.s32 	%r1906, %r1905, -1012;
	mov.b64 	 %rd112, %fd673;
	shl.b64 	%rd45, %rd112, %r1906;
	setp.eq.s64	%p795, %rd45, -9223372036854775808;
	abs.f64 	%fd674, %fd641;
	// Callseq Start 49
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd674;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd673;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2317, [retval0+0];
	
	//{
	}// Callseq End 49
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r449}, %fd641;
	}
	setp.lt.s32	%p796, %r449, 0;
	and.pred  	%p25, %p796, %p795;
	@!%p25 bra 	BB34_713;
	bra.uni 	BB34_712;

BB34_712:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1907}, %fd2317;
	}
	xor.b32  	%r1908, %r1907, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1909, %temp}, %fd2317;
	}
	mov.b64 	%fd2317, {%r1909, %r1908};

BB34_713:
	mov.f64 	%fd2316, %fd2317;
	setp.eq.f64	%p797, %fd641, 0d0000000000000000;
	@%p797 bra 	BB34_716;
	bra.uni 	BB34_714;

BB34_716:
	selp.b32	%r1910, %r449, 0, %p795;
	or.b32  	%r1911, %r1910, 2146435072;
	setp.lt.s32	%p801, %r448, 0;
	selp.b32	%r1912, %r1911, %r1910, %p801;
	mov.u32 	%r1913, 0;
	mov.b64 	%fd2316, {%r1913, %r1912};
	bra.uni 	BB34_717;

BB34_731:
	mov.f64 	%fd2325, 0d0000000000000000;
	setp.ne.s32	%p819, %r538, 2;
	@%p819 bra 	BB34_750;

	mul.f64 	%fd689, %fd2379, %fd688;
	mov.f64 	%fd1875, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1876, %fd689, %fd1875;
	mov.f64 	%fd1877, 0d4338000000000000;
	add.rn.f64 	%fd1878, %fd1876, %fd1877;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r453, %temp}, %fd1878;
	}
	mov.f64 	%fd1879, 0dC338000000000000;
	add.rn.f64 	%fd1880, %fd1878, %fd1879;
	mov.f64 	%fd1881, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1882, %fd1880, %fd1881, %fd689;
	mov.f64 	%fd1883, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1884, %fd1880, %fd1883, %fd1882;
	mov.f64 	%fd1885, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1886, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1887, %fd1886, %fd1884, %fd1885;
	mov.f64 	%fd1888, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1889, %fd1887, %fd1884, %fd1888;
	mov.f64 	%fd1890, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1891, %fd1889, %fd1884, %fd1890;
	mov.f64 	%fd1892, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1893, %fd1891, %fd1884, %fd1892;
	mov.f64 	%fd1894, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1895, %fd1893, %fd1884, %fd1894;
	mov.f64 	%fd1896, 0d3F81111111122322;
	fma.rn.f64 	%fd1897, %fd1895, %fd1884, %fd1896;
	mov.f64 	%fd1898, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1899, %fd1897, %fd1884, %fd1898;
	mov.f64 	%fd1900, 0d3FC5555555555511;
	fma.rn.f64 	%fd1901, %fd1899, %fd1884, %fd1900;
	mov.f64 	%fd1902, 0d3FE000000000000B;
	fma.rn.f64 	%fd1903, %fd1901, %fd1884, %fd1902;
	mov.f64 	%fd1904, 0d3FF0000000000000;
	fma.rn.f64 	%fd1905, %fd1903, %fd1884, %fd1904;
	fma.rn.f64 	%fd1906, %fd1905, %fd1884, %fd1904;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r454, %temp}, %fd1906;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r455}, %fd1906;
	}
	shl.b32 	%r1941, %r453, 20;
	add.s32 	%r1942, %r455, %r1941;
	mov.b64 	%fd2325, {%r454, %r1942};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1943}, %fd689;
	}
	mov.b32 	 %f55, %r1943;
	abs.f32 	%f26, %f55;
	setp.lt.f32	%p820, %f26, 0f4086232B;
	@%p820 bra 	BB34_750;

	setp.lt.f64	%p821, %fd689, 0d0000000000000000;
	add.f64 	%fd1907, %fd689, 0d7FF0000000000000;
	selp.f64	%fd2325, 0d0000000000000000, %fd1907, %p821;
	setp.geu.f32	%p822, %f26, 0f40874800;
	@%p822 bra 	BB34_750;

	shr.u32 	%r1944, %r453, 31;
	add.s32 	%r1945, %r453, %r1944;
	shr.s32 	%r1946, %r1945, 1;
	shl.b32 	%r1947, %r1946, 20;
	add.s32 	%r1948, %r1947, %r455;
	mov.b64 	%fd1908, {%r454, %r1948};
	sub.s32 	%r1949, %r453, %r1946;
	shl.b32 	%r1950, %r1949, 20;
	add.s32 	%r1951, %r1950, 1072693248;
	mov.u32 	%r1952, 0;
	mov.b64 	%fd1909, {%r1952, %r1951};
	mul.f64 	%fd2325, %fd1908, %fd1909;
	bra.uni 	BB34_750;

BB34_707:
	mov.f64 	%fd2325, 0d0000000000000000;
	setp.ne.s32	%p791, %r538, 2;
	@%p791 bra 	BB34_750;

	mul.f64 	%fd669, %fd2379, %fd668;
	mov.f64 	%fd1837, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1838, %fd669, %fd1837;
	mov.f64 	%fd1839, 0d4338000000000000;
	add.rn.f64 	%fd1840, %fd1838, %fd1839;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r445, %temp}, %fd1840;
	}
	mov.f64 	%fd1841, 0dC338000000000000;
	add.rn.f64 	%fd1842, %fd1840, %fd1841;
	mov.f64 	%fd1843, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1844, %fd1842, %fd1843, %fd669;
	mov.f64 	%fd1845, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1846, %fd1842, %fd1845, %fd1844;
	mov.f64 	%fd1847, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1848, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1849, %fd1848, %fd1846, %fd1847;
	mov.f64 	%fd1850, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1851, %fd1849, %fd1846, %fd1850;
	mov.f64 	%fd1852, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1853, %fd1851, %fd1846, %fd1852;
	mov.f64 	%fd1854, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1855, %fd1853, %fd1846, %fd1854;
	mov.f64 	%fd1856, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1857, %fd1855, %fd1846, %fd1856;
	mov.f64 	%fd1858, 0d3F81111111122322;
	fma.rn.f64 	%fd1859, %fd1857, %fd1846, %fd1858;
	mov.f64 	%fd1860, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1861, %fd1859, %fd1846, %fd1860;
	mov.f64 	%fd1862, 0d3FC5555555555511;
	fma.rn.f64 	%fd1863, %fd1861, %fd1846, %fd1862;
	mov.f64 	%fd1864, 0d3FE000000000000B;
	fma.rn.f64 	%fd1865, %fd1863, %fd1846, %fd1864;
	mov.f64 	%fd1866, 0d3FF0000000000000;
	fma.rn.f64 	%fd1867, %fd1865, %fd1846, %fd1866;
	fma.rn.f64 	%fd1868, %fd1867, %fd1846, %fd1866;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r446, %temp}, %fd1868;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r447}, %fd1868;
	}
	shl.b32 	%r1893, %r445, 20;
	add.s32 	%r1894, %r447, %r1893;
	mov.b64 	%fd2325, {%r446, %r1894};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1895}, %fd669;
	}
	mov.b32 	 %f54, %r1895;
	abs.f32 	%f25, %f54;
	setp.lt.f32	%p792, %f25, 0f4086232B;
	@%p792 bra 	BB34_750;

	setp.lt.f64	%p793, %fd669, 0d0000000000000000;
	add.f64 	%fd1869, %fd669, 0d7FF0000000000000;
	selp.f64	%fd2325, 0d0000000000000000, %fd1869, %p793;
	setp.geu.f32	%p794, %f25, 0f40874800;
	@%p794 bra 	BB34_750;

	shr.u32 	%r1896, %r445, 31;
	add.s32 	%r1897, %r445, %r1896;
	shr.s32 	%r1898, %r1897, 1;
	shl.b32 	%r1899, %r1898, 20;
	add.s32 	%r1900, %r1899, %r447;
	mov.b64 	%fd1870, {%r446, %r1900};
	sub.s32 	%r1901, %r445, %r1898;
	shl.b32 	%r1902, %r1901, 20;
	add.s32 	%r1903, %r1902, 1072693248;
	mov.u32 	%r1904, 0;
	mov.b64 	%fd1871, {%r1904, %r1903};
	mul.f64 	%fd2325, %fd1870, %fd1871;
	bra.uni 	BB34_750;

BB34_738:
	setp.gt.s32	%p826, %r457, -1;
	@%p826 bra 	BB34_741;

	cvt.rzi.f64.f64	%fd1910, %fd693;
	setp.neu.f64	%p827, %fd1910, %fd693;
	selp.f64	%fd2323, 0dFFF8000000000000, %fd2323, %p827;

BB34_741:
	mov.f64 	%fd700, %fd2323;
	add.f64 	%fd701, %fd693, %fd641;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1962}, %fd701;
	}
	and.b32  	%r1963, %r1962, 2146435072;
	setp.ne.s32	%p830, %r1963, 2146435072;
	mov.f64 	%fd2322, %fd700;
	@%p830 bra 	BB34_748;

	setp.gtu.f64	%p831, %fd694, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd701;
	@%p831 bra 	BB34_748;

	abs.f64 	%fd702, %fd693;
	setp.gtu.f64	%p832, %fd702, 0d7FF0000000000000;
	mov.f64 	%fd2321, %fd701;
	mov.f64 	%fd2322, %fd2321;
	@%p832 bra 	BB34_748;

	setp.eq.f64	%p833, %fd702, 0d7FF0000000000000;
	@%p833 bra 	BB34_747;
	bra.uni 	BB34_745;

BB34_747:
	setp.eq.f64	%p835, %fd641, 0dBFF0000000000000;
	setp.gt.f64	%p836, %fd694, 0d3FF0000000000000;
	selp.b32	%r1970, 2146435072, 0, %p836;
	xor.b32  	%r1971, %r1970, 2146435072;
	setp.lt.s32	%p837, %r456, 0;
	selp.b32	%r1972, %r1971, %r1970, %p837;
	selp.b32	%r1973, 1072693248, %r1972, %p835;
	mov.u32 	%r1974, 0;
	mov.b64 	%fd2322, {%r1974, %r1973};
	bra.uni 	BB34_748;

BB34_714:
	setp.gt.s32	%p798, %r449, -1;
	@%p798 bra 	BB34_717;

	cvt.rzi.f64.f64	%fd1872, %fd673;
	setp.neu.f64	%p799, %fd1872, %fd673;
	selp.f64	%fd2316, 0dFFF8000000000000, %fd2316, %p799;

BB34_717:
	mov.f64 	%fd680, %fd2316;
	add.f64 	%fd681, %fd673, %fd641;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1914}, %fd681;
	}
	and.b32  	%r1915, %r1914, 2146435072;
	setp.ne.s32	%p802, %r1915, 2146435072;
	mov.f64 	%fd2315, %fd680;
	@%p802 bra 	BB34_724;

	setp.gtu.f64	%p803, %fd674, 0d7FF0000000000000;
	mov.f64 	%fd2315, %fd681;
	@%p803 bra 	BB34_724;

	abs.f64 	%fd682, %fd673;
	setp.gtu.f64	%p804, %fd682, 0d7FF0000000000000;
	mov.f64 	%fd2314, %fd681;
	mov.f64 	%fd2315, %fd2314;
	@%p804 bra 	BB34_724;

	setp.eq.f64	%p805, %fd682, 0d7FF0000000000000;
	@%p805 bra 	BB34_723;
	bra.uni 	BB34_721;

BB34_723:
	setp.eq.f64	%p807, %fd641, 0dBFF0000000000000;
	setp.gt.f64	%p808, %fd674, 0d3FF0000000000000;
	selp.b32	%r1922, 2146435072, 0, %p808;
	xor.b32  	%r1923, %r1922, 2146435072;
	setp.lt.s32	%p809, %r448, 0;
	selp.b32	%r1924, %r1923, %r1922, %p809;
	selp.b32	%r1925, 1072693248, %r1924, %p807;
	mov.u32 	%r1926, 0;
	mov.b64 	%fd2315, {%r1926, %r1925};
	bra.uni 	BB34_724;

BB34_745:
	setp.neu.f64	%p834, %fd694, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd700;
	@%p834 bra 	BB34_748;

	shr.s32 	%r1964, %r456, 31;
	and.b32  	%r1965, %r1964, -2146435072;
	add.s32 	%r1966, %r1965, 2146435072;
	or.b32  	%r1967, %r1966, -2147483648;
	selp.b32	%r1968, %r1967, %r1966, %p26;
	mov.u32 	%r1969, 0;
	mov.b64 	%fd2322, {%r1969, %r1968};

BB34_748:
	setp.eq.f64	%p838, %fd693, 0d0000000000000000;
	setp.eq.f64	%p839, %fd641, 0d3FF0000000000000;
	or.pred  	%p840, %p839, %p838;
	selp.f64	%fd2325, 0d3FF0000000000000, %fd2322, %p840;
	bra.uni 	BB34_750;

BB34_721:
	setp.neu.f64	%p806, %fd674, 0d7FF0000000000000;
	mov.f64 	%fd2315, %fd680;
	@%p806 bra 	BB34_724;

	shr.s32 	%r1916, %r448, 31;
	and.b32  	%r1917, %r1916, -2146435072;
	add.s32 	%r1918, %r1917, 2146435072;
	or.b32  	%r1919, %r1918, -2147483648;
	selp.b32	%r1920, %r1919, %r1918, %p25;
	mov.u32 	%r1921, 0;
	mov.b64 	%fd2315, {%r1921, %r1920};

BB34_724:
	setp.eq.f64	%p810, %fd673, 0d0000000000000000;
	setp.eq.f64	%p811, %fd641, 0d3FF0000000000000;
	or.pred  	%p812, %p811, %p810;
	selp.f64	%fd2325, 0d3FF0000000000000, %fd2315, %p812;

BB34_750:
	rcp.rn.f64 	%fd1911, %fd2325;
	mul.f64 	%fd2301, %fd2301, %fd1911;
	fma.rn.f64 	%fd2326, %fd2310, %fd2301, %fd2326;
	mov.u16 	%rs47, 0;
	mov.u32 	%r2397, %r421;
	mov.u32 	%r2413, %r422;
	mov.u32 	%r2429, %r423;
	mov.u32 	%r2445, %r424;

BB34_751:
	mov.u32 	%r2444, %r2445;
	mov.u32 	%r2428, %r2429;
	mov.u32 	%r2412, %r2413;
	mov.u32 	%r2396, %r2397;
	add.s32 	%r2379, %r2379, 1;
	setp.lt.s32	%p841, %r2379, %r545;
	mov.u32 	%r2394, %r2396;
	mov.u32 	%r2410, %r2412;
	mov.u32 	%r2426, %r2428;
	mov.u32 	%r2442, %r2444;
	@%p841 bra 	BB34_674;

BB34_752:
	mov.u32 	%r2443, %r2442;
	mov.u32 	%r2427, %r2426;
	mov.u32 	%r2411, %r2410;
	mov.u32 	%r2395, %r2394;
	sub.f64 	%fd2109, %fd31, %fd2326;
	bra.uni 	BB34_753;

BB34_508:
	setp.eq.s32	%p573, %r2172, -1;
	@%p573 bra 	BB34_591;
	bra.uni 	BB34_509;

BB34_591:
	sub.f64 	%fd1671, %fd2381, %fd2379;
	fma.rn.f64 	%fd2381, %fd1671, 0d3FF999999999999A, %fd2381;
	mov.f64 	%fd2300, 0d0000000000000000;
	mov.u32 	%r2326, %r2327;
	mov.u32 	%r2342, %r2343;
	mov.u32 	%r2358, %r2359;
	mov.u32 	%r2374, %r2375;
	@%p67 bra 	BB34_671;

	div.rn.f64 	%fd1674, %fd2381, %fd796;
	add.f64 	%fd566, %fd1674, 0d3FF0000000000000;
	mov.u32 	%r2311, 0;
	mov.u16 	%rs46, 1;
	mov.f64 	%fd2275, 0d3FF0000000000000;
	mov.f64 	%fd2300, 0d0000000000000000;
	mov.u32 	%r2328, %r2327;
	mov.u32 	%r2344, %r2343;
	mov.u32 	%r2360, %r2359;
	mov.u32 	%r2376, %r2375;

BB34_593:
	mov.u32 	%r2364, %r2376;
	mov.u32 	%r367, %r2364;
	mov.u32 	%r2348, %r2360;
	mov.u32 	%r366, %r2348;
	mov.u32 	%r2332, %r2344;
	mov.u32 	%r365, %r2332;
	mov.u32 	%r2316, %r2328;
	mov.u32 	%r364, %r2316;
	mul.wide.s32 	%rd104, %r2311, 56;
	add.s64 	%rd105, %rd61, %rd104;
	add.s64 	%rd38, %rd105, 12;
	ld.u32 	%r1661, [%rd105+12];
	setp.gt.s32	%p665, %r2139, %r1661;
	mov.u32 	%r2329, %r364;
	mov.u32 	%r2345, %r365;
	mov.u32 	%r2361, %r366;
	mov.u32 	%r2377, %r367;
	@%p665 bra 	BB34_670;

	ld.v2.u32 	{%r1662, %r1663}, [%rd38+-4];
	mov.u32 	%r372, %r1663;
	mov.u32 	%r371, %r1662;
	ld.v2.u32 	{%r1664, %r1665}, [%rd38+-12];
	mov.u32 	%r370, %r1665;
	mov.u32 	%r369, %r1664;
	ld.f64 	%fd2284, [%rd38+36];
	setp.neu.f64	%p666, %fd2284, 0dBFF0000000000000;
	@%p666 bra 	BB34_620;

	setp.eq.s32	%p667, %r544, 0;
	ld.v2.u32 	{%r1666, %r1667}, [%rd38+12];
	ld.v2.u32 	{%r1668, %r1669}, [%rd38+4];
	ld.v2.u32 	{%r1670, %r1671}, [%rd38+28];
	ld.v2.u32 	{%r1672, %r1673}, [%rd38+20];
	@%p667 bra 	BB34_597;
	bra.uni 	BB34_596;

BB34_597:
	setp.lt.s32	%p668, %r1669, 30;
	setp.eq.s32	%p669, %r1673, 31;
	and.pred  	%p670, %p669, %p668;
	selp.b32	%r1674, 1, %r1673, %p670;
	selp.u32	%r1675, 1, 0, %p670;
	sub.s32 	%r1676, %r1670, %r1666;
	sub.s32 	%r1677, %r1672, %r1668;
	add.s32 	%r1678, %r1677, %r1675;
	mul.lo.s32 	%r1679, %r1678, 30;
	sub.s32 	%r1681, %r949, %r1669;
	mov.u32 	%r1682, 0;
	max.s32 	%r1683, %r1682, %r1681;
	min.s32 	%r1684, %r949, %r1674;
	mad.lo.s32 	%r1685, %r1676, 360, %r1679;
	add.s32 	%r1686, %r1685, %r1683;
	add.s32 	%r1687, %r1686, %r1684;
	add.s32 	%r2312, %r1687, -30;
	bra.uni 	BB34_598;

BB34_596:
	sub.s32 	%r2312, %r1671, %r1667;

BB34_598:
	cvt.rn.f64.s32	%fd1675, %r2312;
	div.rn.f64 	%fd570, %fd1675, 0d4076800000000000;
	setp.eq.s32	%p671, %r541, 0;
	@%p671 bra 	BB34_618;
	bra.uni 	BB34_599;

BB34_618:
	fma.rn.f64 	%fd2283, %fd798, %fd570, 0d3FF0000000000000;
	bra.uni 	BB34_619;

BB34_599:
	setp.eq.s32	%p672, %r541, 1;
	@%p672 bra 	BB34_604;
	bra.uni 	BB34_600;

BB34_604:
	mul.f64 	%fd575, %fd799, %fd570;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r387}, %fd575;
	}
	bfe.u32 	%r1700, %r387, 20, 11;
	add.s32 	%r1701, %r1700, -1012;
	mov.b64 	 %rd106, %fd575;
	shl.b64 	%rd39, %rd106, %r1701;
	setp.eq.s64	%p677, %rd39, -9223372036854775808;
	abs.f64 	%fd576, %fd184;
	// Callseq Start 45
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd576;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd575;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2282, [retval0+0];
	
	//{
	}// Callseq End 45
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r388}, %fd184;
	}
	setp.lt.s32	%p678, %r388, 0;
	and.pred  	%p21, %p678, %p677;
	@!%p21 bra 	BB34_606;
	bra.uni 	BB34_605;

BB34_605:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1702}, %fd2282;
	}
	xor.b32  	%r1703, %r1702, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1704, %temp}, %fd2282;
	}
	mov.b64 	%fd2282, {%r1704, %r1703};

BB34_606:
	mov.f64 	%fd2281, %fd2282;
	setp.eq.f64	%p679, %fd184, 0d0000000000000000;
	@%p679 bra 	BB34_609;
	bra.uni 	BB34_607;

BB34_609:
	selp.b32	%r1705, %r388, 0, %p677;
	or.b32  	%r1706, %r1705, 2146435072;
	setp.lt.s32	%p683, %r387, 0;
	selp.b32	%r1707, %r1706, %r1705, %p683;
	mov.u32 	%r1708, 0;
	mov.b64 	%fd2281, {%r1708, %r1707};
	bra.uni 	BB34_610;

BB34_600:
	mov.f64 	%fd2283, 0d0000000000000000;
	setp.ne.s32	%p673, %r541, 2;
	@%p673 bra 	BB34_619;

	mul.f64 	%fd571, %fd798, %fd570;
	mov.f64 	%fd1677, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1678, %fd571, %fd1677;
	mov.f64 	%fd1679, 0d4338000000000000;
	add.rn.f64 	%fd1680, %fd1678, %fd1679;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r384, %temp}, %fd1680;
	}
	mov.f64 	%fd1681, 0dC338000000000000;
	add.rn.f64 	%fd1682, %fd1680, %fd1681;
	mov.f64 	%fd1683, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1684, %fd1682, %fd1683, %fd571;
	mov.f64 	%fd1685, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1686, %fd1682, %fd1685, %fd1684;
	mov.f64 	%fd1687, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1688, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1689, %fd1688, %fd1686, %fd1687;
	mov.f64 	%fd1690, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1691, %fd1689, %fd1686, %fd1690;
	mov.f64 	%fd1692, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1693, %fd1691, %fd1686, %fd1692;
	mov.f64 	%fd1694, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1695, %fd1693, %fd1686, %fd1694;
	mov.f64 	%fd1696, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1697, %fd1695, %fd1686, %fd1696;
	mov.f64 	%fd1698, 0d3F81111111122322;
	fma.rn.f64 	%fd1699, %fd1697, %fd1686, %fd1698;
	mov.f64 	%fd1700, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1701, %fd1699, %fd1686, %fd1700;
	mov.f64 	%fd1702, 0d3FC5555555555511;
	fma.rn.f64 	%fd1703, %fd1701, %fd1686, %fd1702;
	mov.f64 	%fd1704, 0d3FE000000000000B;
	fma.rn.f64 	%fd1705, %fd1703, %fd1686, %fd1704;
	mov.f64 	%fd1706, 0d3FF0000000000000;
	fma.rn.f64 	%fd1707, %fd1705, %fd1686, %fd1706;
	fma.rn.f64 	%fd1708, %fd1707, %fd1686, %fd1706;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r385, %temp}, %fd1708;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r386}, %fd1708;
	}
	shl.b32 	%r1688, %r384, 20;
	add.s32 	%r1689, %r386, %r1688;
	mov.b64 	%fd2283, {%r385, %r1689};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1690}, %fd571;
	}
	mov.b32 	 %f50, %r1690;
	abs.f32 	%f21, %f50;
	setp.lt.f32	%p674, %f21, 0f4086232B;
	@%p674 bra 	BB34_619;

	setp.lt.f64	%p675, %fd571, 0d0000000000000000;
	add.f64 	%fd1709, %fd571, 0d7FF0000000000000;
	selp.f64	%fd2283, 0d0000000000000000, %fd1709, %p675;
	setp.geu.f32	%p676, %f21, 0f40874800;
	@%p676 bra 	BB34_619;

	shr.u32 	%r1691, %r384, 31;
	add.s32 	%r1692, %r384, %r1691;
	shr.s32 	%r1693, %r1692, 1;
	shl.b32 	%r1694, %r1693, 20;
	add.s32 	%r1695, %r1694, %r386;
	mov.b64 	%fd1710, {%r385, %r1695};
	sub.s32 	%r1696, %r384, %r1693;
	shl.b32 	%r1697, %r1696, 20;
	add.s32 	%r1698, %r1697, 1072693248;
	mov.u32 	%r1699, 0;
	mov.b64 	%fd1711, {%r1699, %r1698};
	mul.f64 	%fd2283, %fd1710, %fd1711;
	bra.uni 	BB34_619;

BB34_607:
	setp.gt.s32	%p680, %r388, -1;
	@%p680 bra 	BB34_610;

	cvt.rzi.f64.f64	%fd1712, %fd575;
	setp.neu.f64	%p681, %fd1712, %fd575;
	selp.f64	%fd2281, 0dFFF8000000000000, %fd2281, %p681;

BB34_610:
	mov.f64 	%fd582, %fd2281;
	add.f64 	%fd583, %fd575, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1709}, %fd583;
	}
	and.b32  	%r1710, %r1709, 2146435072;
	setp.ne.s32	%p684, %r1710, 2146435072;
	mov.f64 	%fd2280, %fd582;
	@%p684 bra 	BB34_617;

	setp.gtu.f64	%p685, %fd576, 0d7FF0000000000000;
	mov.f64 	%fd2280, %fd583;
	@%p685 bra 	BB34_617;

	abs.f64 	%fd584, %fd575;
	setp.gtu.f64	%p686, %fd584, 0d7FF0000000000000;
	mov.f64 	%fd2279, %fd583;
	mov.f64 	%fd2280, %fd2279;
	@%p686 bra 	BB34_617;

	setp.eq.f64	%p687, %fd584, 0d7FF0000000000000;
	@%p687 bra 	BB34_616;
	bra.uni 	BB34_614;

BB34_616:
	setp.eq.f64	%p689, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p690, %fd576, 0d3FF0000000000000;
	selp.b32	%r1717, 2146435072, 0, %p690;
	xor.b32  	%r1718, %r1717, 2146435072;
	setp.lt.s32	%p691, %r387, 0;
	selp.b32	%r1719, %r1718, %r1717, %p691;
	selp.b32	%r1720, 1072693248, %r1719, %p689;
	mov.u32 	%r1721, 0;
	mov.b64 	%fd2280, {%r1721, %r1720};
	bra.uni 	BB34_617;

BB34_614:
	setp.neu.f64	%p688, %fd576, 0d7FF0000000000000;
	mov.f64 	%fd2280, %fd582;
	@%p688 bra 	BB34_617;

	shr.s32 	%r1711, %r387, 31;
	and.b32  	%r1712, %r1711, -2146435072;
	add.s32 	%r1713, %r1712, 2146435072;
	or.b32  	%r1714, %r1713, -2147483648;
	selp.b32	%r1715, %r1714, %r1713, %p21;
	mov.u32 	%r1716, 0;
	mov.b64 	%fd2280, {%r1716, %r1715};

BB34_617:
	setp.eq.f64	%p692, %fd575, 0d0000000000000000;
	setp.eq.f64	%p693, %fd184, 0d3FF0000000000000;
	or.pred  	%p694, %p693, %p692;
	selp.f64	%fd2283, 0d3FF0000000000000, %fd2280, %p694;

BB34_619:
	add.f64 	%fd1713, %fd2283, 0dBFF0000000000000;
	mul.f64 	%fd2284, %fd1713, 0d4059000000000000;

BB34_620:
	and.b16  	%rs33, %rs46, 255;
	setp.eq.s16	%p695, %rs33, 0;
	@%p695 bra 	BB34_645;
	bra.uni 	BB34_621;

BB34_645:
	setp.eq.s32	%p724, %r537, 0;
	@%p724 bra 	BB34_647;
	bra.uni 	BB34_646;

BB34_647:
	setp.lt.s32	%p725, %r365, 30;
	setp.eq.s32	%p726, %r1665, 31;
	and.pred  	%p727, %p726, %p725;
	selp.b32	%r1769, 1, %r1665, %p727;
	selp.u32	%r1770, 1, 0, %p727;
	sub.s32 	%r1771, %r1662, %r366;
	sub.s32 	%r1772, %r1664, %r364;
	add.s32 	%r1773, %r1772, %r1770;
	mul.lo.s32 	%r1774, %r1773, 30;
	sub.s32 	%r1776, %r949, %r365;
	mov.u32 	%r1777, 0;
	max.s32 	%r1778, %r1777, %r1776;
	min.s32 	%r1779, %r949, %r1769;
	mad.lo.s32 	%r1780, %r1771, 360, %r1774;
	add.s32 	%r1781, %r1780, %r1778;
	add.s32 	%r1782, %r1781, %r1779;
	add.s32 	%r2314, %r1782, -30;
	bra.uni 	BB34_648;

BB34_621:
	setp.eq.s32	%p696, %r537, 0;
	@%p696 bra 	BB34_623;
	bra.uni 	BB34_622;

BB34_623:
	setp.lt.s32	%p697, %r2137, 30;
	setp.eq.s32	%p698, %r1665, 31;
	and.pred  	%p699, %p698, %p697;
	selp.b32	%r1722, 1, %r1665, %p699;
	selp.u32	%r1723, 1, 0, %p699;
	sub.s32 	%r1724, %r1662, %r2136;
	sub.s32 	%r1725, %r1664, %r2138;
	add.s32 	%r1726, %r1725, %r1723;
	mul.lo.s32 	%r1727, %r1726, 30;
	min.s32 	%r1729, %r949, %r1722;
	mad.lo.s32 	%r1730, %r1724, 360, %r1727;
	mov.u32 	%r1731, 0;
	max.s32 	%r1732, %r1731, %r130;
	add.s32 	%r1733, %r1730, %r1732;
	add.s32 	%r1734, %r1733, %r1729;
	add.s32 	%r2313, %r1734, -30;
	bra.uni 	BB34_624;

BB34_646:
	sub.s32 	%r2314, %r1663, %r367;

BB34_648:
	cvt.rn.f64.s32	%fd1752, %r2314;
	div.rn.f64 	%fd613, %fd1752, 0d4076800000000000;
	setp.eq.s32	%p728, %r538, 0;
	@%p728 bra 	BB34_668;
	bra.uni 	BB34_649;

BB34_668:
	fma.rn.f64 	%fd2299, %fd2381, %fd613, 0d3FF0000000000000;
	bra.uni 	BB34_669;

BB34_622:
	sub.s32 	%r2313, %r1663, %r2139;

BB34_624:
	cvt.rn.f64.s32	%fd1714, %r2313;
	div.rn.f64 	%fd593, %fd1714, 0d4076800000000000;
	setp.eq.s32	%p700, %r538, 0;
	@%p700 bra 	BB34_644;
	bra.uni 	BB34_625;

BB34_644:
	fma.rn.f64 	%fd2299, %fd2381, %fd593, 0d3FF0000000000000;
	bra.uni 	BB34_669;

BB34_649:
	setp.eq.s32	%p729, %r538, 1;
	@%p729 bra 	BB34_654;
	bra.uni 	BB34_650;

BB34_654:
	mul.f64 	%fd618, %fd613, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r404}, %fd618;
	}
	bfe.u32 	%r1795, %r404, 20, 11;
	add.s32 	%r1796, %r1795, -1012;
	mov.b64 	 %rd108, %fd618;
	shl.b64 	%rd41, %rd108, %r1796;
	setp.eq.s64	%p734, %rd41, -9223372036854775808;
	abs.f64 	%fd619, %fd566;
	// Callseq Start 47
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd619;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd618;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2298, [retval0+0];
	
	//{
	}// Callseq End 47
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r405}, %fd566;
	}
	setp.lt.s32	%p735, %r405, 0;
	and.pred  	%p23, %p735, %p734;
	@!%p23 bra 	BB34_656;
	bra.uni 	BB34_655;

BB34_655:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1797}, %fd2298;
	}
	xor.b32  	%r1798, %r1797, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1799, %temp}, %fd2298;
	}
	mov.b64 	%fd2298, {%r1799, %r1798};

BB34_656:
	mov.f64 	%fd2297, %fd2298;
	setp.eq.f64	%p736, %fd566, 0d0000000000000000;
	@%p736 bra 	BB34_659;
	bra.uni 	BB34_657;

BB34_659:
	selp.b32	%r1800, %r405, 0, %p734;
	or.b32  	%r1801, %r1800, 2146435072;
	setp.lt.s32	%p740, %r404, 0;
	selp.b32	%r1802, %r1801, %r1800, %p740;
	mov.u32 	%r1803, 0;
	mov.b64 	%fd2297, {%r1803, %r1802};
	bra.uni 	BB34_660;

BB34_625:
	setp.eq.s32	%p701, %r538, 1;
	@%p701 bra 	BB34_630;
	bra.uni 	BB34_626;

BB34_630:
	mul.f64 	%fd598, %fd593, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r396}, %fd598;
	}
	bfe.u32 	%r1747, %r396, 20, 11;
	add.s32 	%r1748, %r1747, -1012;
	mov.b64 	 %rd107, %fd598;
	shl.b64 	%rd40, %rd107, %r1748;
	setp.eq.s64	%p706, %rd40, -9223372036854775808;
	abs.f64 	%fd599, %fd566;
	// Callseq Start 46
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd599;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd598;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2291, [retval0+0];
	
	//{
	}// Callseq End 46
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r397}, %fd566;
	}
	setp.lt.s32	%p707, %r397, 0;
	and.pred  	%p22, %p707, %p706;
	@!%p22 bra 	BB34_632;
	bra.uni 	BB34_631;

BB34_631:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1749}, %fd2291;
	}
	xor.b32  	%r1750, %r1749, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1751, %temp}, %fd2291;
	}
	mov.b64 	%fd2291, {%r1751, %r1750};

BB34_632:
	mov.f64 	%fd2290, %fd2291;
	setp.eq.f64	%p708, %fd566, 0d0000000000000000;
	@%p708 bra 	BB34_635;
	bra.uni 	BB34_633;

BB34_635:
	selp.b32	%r1752, %r397, 0, %p706;
	or.b32  	%r1753, %r1752, 2146435072;
	setp.lt.s32	%p712, %r396, 0;
	selp.b32	%r1754, %r1753, %r1752, %p712;
	mov.u32 	%r1755, 0;
	mov.b64 	%fd2290, {%r1755, %r1754};
	bra.uni 	BB34_636;

BB34_650:
	mov.f64 	%fd2299, 0d0000000000000000;
	setp.ne.s32	%p730, %r538, 2;
	@%p730 bra 	BB34_669;

	mul.f64 	%fd614, %fd2381, %fd613;
	mov.f64 	%fd1754, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1755, %fd614, %fd1754;
	mov.f64 	%fd1756, 0d4338000000000000;
	add.rn.f64 	%fd1757, %fd1755, %fd1756;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r401, %temp}, %fd1757;
	}
	mov.f64 	%fd1758, 0dC338000000000000;
	add.rn.f64 	%fd1759, %fd1757, %fd1758;
	mov.f64 	%fd1760, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1761, %fd1759, %fd1760, %fd614;
	mov.f64 	%fd1762, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1763, %fd1759, %fd1762, %fd1761;
	mov.f64 	%fd1764, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1765, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1766, %fd1765, %fd1763, %fd1764;
	mov.f64 	%fd1767, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1768, %fd1766, %fd1763, %fd1767;
	mov.f64 	%fd1769, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1770, %fd1768, %fd1763, %fd1769;
	mov.f64 	%fd1771, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1772, %fd1770, %fd1763, %fd1771;
	mov.f64 	%fd1773, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1774, %fd1772, %fd1763, %fd1773;
	mov.f64 	%fd1775, 0d3F81111111122322;
	fma.rn.f64 	%fd1776, %fd1774, %fd1763, %fd1775;
	mov.f64 	%fd1777, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1778, %fd1776, %fd1763, %fd1777;
	mov.f64 	%fd1779, 0d3FC5555555555511;
	fma.rn.f64 	%fd1780, %fd1778, %fd1763, %fd1779;
	mov.f64 	%fd1781, 0d3FE000000000000B;
	fma.rn.f64 	%fd1782, %fd1780, %fd1763, %fd1781;
	mov.f64 	%fd1783, 0d3FF0000000000000;
	fma.rn.f64 	%fd1784, %fd1782, %fd1763, %fd1783;
	fma.rn.f64 	%fd1785, %fd1784, %fd1763, %fd1783;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r402, %temp}, %fd1785;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r403}, %fd1785;
	}
	shl.b32 	%r1783, %r401, 20;
	add.s32 	%r1784, %r403, %r1783;
	mov.b64 	%fd2299, {%r402, %r1784};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1785}, %fd614;
	}
	mov.b32 	 %f52, %r1785;
	abs.f32 	%f23, %f52;
	setp.lt.f32	%p731, %f23, 0f4086232B;
	@%p731 bra 	BB34_669;

	setp.lt.f64	%p732, %fd614, 0d0000000000000000;
	add.f64 	%fd1786, %fd614, 0d7FF0000000000000;
	selp.f64	%fd2299, 0d0000000000000000, %fd1786, %p732;
	setp.geu.f32	%p733, %f23, 0f40874800;
	@%p733 bra 	BB34_669;

	shr.u32 	%r1786, %r401, 31;
	add.s32 	%r1787, %r401, %r1786;
	shr.s32 	%r1788, %r1787, 1;
	shl.b32 	%r1789, %r1788, 20;
	add.s32 	%r1790, %r1789, %r403;
	mov.b64 	%fd1787, {%r402, %r1790};
	sub.s32 	%r1791, %r401, %r1788;
	shl.b32 	%r1792, %r1791, 20;
	add.s32 	%r1793, %r1792, 1072693248;
	mov.u32 	%r1794, 0;
	mov.b64 	%fd1788, {%r1794, %r1793};
	mul.f64 	%fd2299, %fd1787, %fd1788;
	bra.uni 	BB34_669;

BB34_626:
	mov.f64 	%fd2299, 0d0000000000000000;
	setp.ne.s32	%p702, %r538, 2;
	@%p702 bra 	BB34_669;

	mul.f64 	%fd594, %fd2381, %fd593;
	mov.f64 	%fd1716, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1717, %fd594, %fd1716;
	mov.f64 	%fd1718, 0d4338000000000000;
	add.rn.f64 	%fd1719, %fd1717, %fd1718;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r393, %temp}, %fd1719;
	}
	mov.f64 	%fd1720, 0dC338000000000000;
	add.rn.f64 	%fd1721, %fd1719, %fd1720;
	mov.f64 	%fd1722, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1723, %fd1721, %fd1722, %fd594;
	mov.f64 	%fd1724, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1725, %fd1721, %fd1724, %fd1723;
	mov.f64 	%fd1726, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1727, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1728, %fd1727, %fd1725, %fd1726;
	mov.f64 	%fd1729, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1730, %fd1728, %fd1725, %fd1729;
	mov.f64 	%fd1731, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1732, %fd1730, %fd1725, %fd1731;
	mov.f64 	%fd1733, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1734, %fd1732, %fd1725, %fd1733;
	mov.f64 	%fd1735, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1736, %fd1734, %fd1725, %fd1735;
	mov.f64 	%fd1737, 0d3F81111111122322;
	fma.rn.f64 	%fd1738, %fd1736, %fd1725, %fd1737;
	mov.f64 	%fd1739, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1740, %fd1738, %fd1725, %fd1739;
	mov.f64 	%fd1741, 0d3FC5555555555511;
	fma.rn.f64 	%fd1742, %fd1740, %fd1725, %fd1741;
	mov.f64 	%fd1743, 0d3FE000000000000B;
	fma.rn.f64 	%fd1744, %fd1742, %fd1725, %fd1743;
	mov.f64 	%fd1745, 0d3FF0000000000000;
	fma.rn.f64 	%fd1746, %fd1744, %fd1725, %fd1745;
	fma.rn.f64 	%fd1747, %fd1746, %fd1725, %fd1745;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r394, %temp}, %fd1747;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r395}, %fd1747;
	}
	shl.b32 	%r1735, %r393, 20;
	add.s32 	%r1736, %r395, %r1735;
	mov.b64 	%fd2299, {%r394, %r1736};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1737}, %fd594;
	}
	mov.b32 	 %f51, %r1737;
	abs.f32 	%f22, %f51;
	setp.lt.f32	%p703, %f22, 0f4086232B;
	@%p703 bra 	BB34_669;

	setp.lt.f64	%p704, %fd594, 0d0000000000000000;
	add.f64 	%fd1748, %fd594, 0d7FF0000000000000;
	selp.f64	%fd2299, 0d0000000000000000, %fd1748, %p704;
	setp.geu.f32	%p705, %f22, 0f40874800;
	@%p705 bra 	BB34_669;

	shr.u32 	%r1738, %r393, 31;
	add.s32 	%r1739, %r393, %r1738;
	shr.s32 	%r1740, %r1739, 1;
	shl.b32 	%r1741, %r1740, 20;
	add.s32 	%r1742, %r1741, %r395;
	mov.b64 	%fd1749, {%r394, %r1742};
	sub.s32 	%r1743, %r393, %r1740;
	shl.b32 	%r1744, %r1743, 20;
	add.s32 	%r1745, %r1744, 1072693248;
	mov.u32 	%r1746, 0;
	mov.b64 	%fd1750, {%r1746, %r1745};
	mul.f64 	%fd2299, %fd1749, %fd1750;
	bra.uni 	BB34_669;

BB34_657:
	setp.gt.s32	%p737, %r405, -1;
	@%p737 bra 	BB34_660;

	cvt.rzi.f64.f64	%fd1789, %fd618;
	setp.neu.f64	%p738, %fd1789, %fd618;
	selp.f64	%fd2297, 0dFFF8000000000000, %fd2297, %p738;

BB34_660:
	mov.f64 	%fd625, %fd2297;
	add.f64 	%fd626, %fd618, %fd566;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1804}, %fd626;
	}
	and.b32  	%r1805, %r1804, 2146435072;
	setp.ne.s32	%p741, %r1805, 2146435072;
	mov.f64 	%fd2296, %fd625;
	@%p741 bra 	BB34_667;

	setp.gtu.f64	%p742, %fd619, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd626;
	@%p742 bra 	BB34_667;

	abs.f64 	%fd627, %fd618;
	setp.gtu.f64	%p743, %fd627, 0d7FF0000000000000;
	mov.f64 	%fd2295, %fd626;
	mov.f64 	%fd2296, %fd2295;
	@%p743 bra 	BB34_667;

	setp.eq.f64	%p744, %fd627, 0d7FF0000000000000;
	@%p744 bra 	BB34_666;
	bra.uni 	BB34_664;

BB34_666:
	setp.eq.f64	%p746, %fd566, 0dBFF0000000000000;
	setp.gt.f64	%p747, %fd619, 0d3FF0000000000000;
	selp.b32	%r1812, 2146435072, 0, %p747;
	xor.b32  	%r1813, %r1812, 2146435072;
	setp.lt.s32	%p748, %r404, 0;
	selp.b32	%r1814, %r1813, %r1812, %p748;
	selp.b32	%r1815, 1072693248, %r1814, %p746;
	mov.u32 	%r1816, 0;
	mov.b64 	%fd2296, {%r1816, %r1815};
	bra.uni 	BB34_667;

BB34_633:
	setp.gt.s32	%p709, %r397, -1;
	@%p709 bra 	BB34_636;

	cvt.rzi.f64.f64	%fd1751, %fd598;
	setp.neu.f64	%p710, %fd1751, %fd598;
	selp.f64	%fd2290, 0dFFF8000000000000, %fd2290, %p710;

BB34_636:
	mov.f64 	%fd605, %fd2290;
	add.f64 	%fd606, %fd598, %fd566;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1756}, %fd606;
	}
	and.b32  	%r1757, %r1756, 2146435072;
	setp.ne.s32	%p713, %r1757, 2146435072;
	mov.f64 	%fd2289, %fd605;
	@%p713 bra 	BB34_643;

	setp.gtu.f64	%p714, %fd599, 0d7FF0000000000000;
	mov.f64 	%fd2289, %fd606;
	@%p714 bra 	BB34_643;

	abs.f64 	%fd607, %fd598;
	setp.gtu.f64	%p715, %fd607, 0d7FF0000000000000;
	mov.f64 	%fd2288, %fd606;
	mov.f64 	%fd2289, %fd2288;
	@%p715 bra 	BB34_643;

	setp.eq.f64	%p716, %fd607, 0d7FF0000000000000;
	@%p716 bra 	BB34_642;
	bra.uni 	BB34_640;

BB34_642:
	setp.eq.f64	%p718, %fd566, 0dBFF0000000000000;
	setp.gt.f64	%p719, %fd599, 0d3FF0000000000000;
	selp.b32	%r1764, 2146435072, 0, %p719;
	xor.b32  	%r1765, %r1764, 2146435072;
	setp.lt.s32	%p720, %r396, 0;
	selp.b32	%r1766, %r1765, %r1764, %p720;
	selp.b32	%r1767, 1072693248, %r1766, %p718;
	mov.u32 	%r1768, 0;
	mov.b64 	%fd2289, {%r1768, %r1767};
	bra.uni 	BB34_643;

BB34_664:
	setp.neu.f64	%p745, %fd619, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd625;
	@%p745 bra 	BB34_667;

	shr.s32 	%r1806, %r404, 31;
	and.b32  	%r1807, %r1806, -2146435072;
	add.s32 	%r1808, %r1807, 2146435072;
	or.b32  	%r1809, %r1808, -2147483648;
	selp.b32	%r1810, %r1809, %r1808, %p23;
	mov.u32 	%r1811, 0;
	mov.b64 	%fd2296, {%r1811, %r1810};

BB34_667:
	setp.eq.f64	%p749, %fd618, 0d0000000000000000;
	setp.eq.f64	%p750, %fd566, 0d3FF0000000000000;
	or.pred  	%p751, %p750, %p749;
	selp.f64	%fd2299, 0d3FF0000000000000, %fd2296, %p751;
	bra.uni 	BB34_669;

BB34_640:
	setp.neu.f64	%p717, %fd599, 0d7FF0000000000000;
	mov.f64 	%fd2289, %fd605;
	@%p717 bra 	BB34_643;

	shr.s32 	%r1758, %r396, 31;
	and.b32  	%r1759, %r1758, -2146435072;
	add.s32 	%r1760, %r1759, 2146435072;
	or.b32  	%r1761, %r1760, -2147483648;
	selp.b32	%r1762, %r1761, %r1760, %p22;
	mov.u32 	%r1763, 0;
	mov.b64 	%fd2289, {%r1763, %r1762};

BB34_643:
	setp.eq.f64	%p721, %fd598, 0d0000000000000000;
	setp.eq.f64	%p722, %fd566, 0d3FF0000000000000;
	or.pred  	%p723, %p722, %p721;
	selp.f64	%fd2299, 0d3FF0000000000000, %fd2289, %p723;

BB34_669:
	rcp.rn.f64 	%fd1790, %fd2299;
	mul.f64 	%fd2275, %fd2275, %fd1790;
	fma.rn.f64 	%fd2300, %fd2284, %fd2275, %fd2300;
	mov.u16 	%rs46, 0;
	mov.u32 	%r2329, %r369;
	mov.u32 	%r2345, %r370;
	mov.u32 	%r2361, %r371;
	mov.u32 	%r2377, %r372;

BB34_670:
	mov.u32 	%r2376, %r2377;
	mov.u32 	%r2360, %r2361;
	mov.u32 	%r2344, %r2345;
	mov.u32 	%r2328, %r2329;
	add.s32 	%r2311, %r2311, 1;
	setp.lt.s32	%p752, %r2311, %r545;
	mov.u32 	%r2326, %r2328;
	mov.u32 	%r2342, %r2344;
	mov.u32 	%r2358, %r2360;
	mov.u32 	%r2374, %r2376;
	@%p752 bra 	BB34_593;

BB34_671:
	mov.u32 	%r2375, %r2374;
	mov.u32 	%r2359, %r2358;
	mov.u32 	%r2343, %r2342;
	mov.u32 	%r2327, %r2326;
	sub.f64 	%fd2110, %fd31, %fd2300;
	add.s32 	%r2520, %r2520, 1;
	mov.u32 	%r2172, 1;

BB34_835:
	bra.uni 	BB34_836;

BB34_509:
	setp.ne.s32	%p574, %r2172, 1;
	@%p574 bra 	BB34_836;

	sub.f64 	%fd1550, %fd2379, %fd2381;
	fma.rn.f64 	%fd2379, %fd1550, 0d3FF999999999999A, %fd2379;
	mov.f64 	%fd2274, 0d0000000000000000;
	mov.u32 	%r2258, %r2259;
	mov.u32 	%r2274, %r2275;
	mov.u32 	%r2290, %r2291;
	mov.u32 	%r2306, %r2307;
	@%p67 bra 	BB34_590;

	div.rn.f64 	%fd1553, %fd2379, %fd796;
	add.f64 	%fd491, %fd1553, 0d3FF0000000000000;
	mov.u32 	%r2243, 0;
	mov.u16 	%rs45, 1;
	mov.f64 	%fd2249, 0d3FF0000000000000;
	mov.f64 	%fd2274, 0d0000000000000000;
	mov.u32 	%r2260, %r2259;
	mov.u32 	%r2276, %r2275;
	mov.u32 	%r2292, %r2291;
	mov.u32 	%r2308, %r2307;

BB34_512:
	mov.u32 	%r2296, %r2308;
	mov.u32 	%r316, %r2296;
	mov.u32 	%r2280, %r2292;
	mov.u32 	%r315, %r2280;
	mov.u32 	%r2264, %r2276;
	mov.u32 	%r314, %r2264;
	mov.u32 	%r2248, %r2260;
	mov.u32 	%r313, %r2248;
	mul.wide.s32 	%rd99, %r2243, 56;
	add.s64 	%rd100, %rd61, %rd99;
	add.s64 	%rd33, %rd100, 12;
	ld.u32 	%r1503, [%rd100+12];
	setp.gt.s32	%p576, %r2139, %r1503;
	mov.u32 	%r2261, %r313;
	mov.u32 	%r2277, %r314;
	mov.u32 	%r2293, %r315;
	mov.u32 	%r2309, %r316;
	@%p576 bra 	BB34_589;

	ld.v2.u32 	{%r1504, %r1505}, [%rd33+-4];
	mov.u32 	%r321, %r1505;
	mov.u32 	%r320, %r1504;
	ld.v2.u32 	{%r1506, %r1507}, [%rd33+-12];
	mov.u32 	%r319, %r1507;
	mov.u32 	%r318, %r1506;
	ld.f64 	%fd2258, [%rd33+36];
	setp.neu.f64	%p577, %fd2258, 0dBFF0000000000000;
	@%p577 bra 	BB34_539;

	setp.eq.s32	%p578, %r544, 0;
	ld.v2.u32 	{%r1508, %r1509}, [%rd33+12];
	ld.v2.u32 	{%r1510, %r1511}, [%rd33+4];
	ld.v2.u32 	{%r1512, %r1513}, [%rd33+28];
	ld.v2.u32 	{%r1514, %r1515}, [%rd33+20];
	@%p578 bra 	BB34_516;
	bra.uni 	BB34_515;

BB34_516:
	setp.lt.s32	%p579, %r1511, 30;
	setp.eq.s32	%p580, %r1515, 31;
	and.pred  	%p581, %p580, %p579;
	selp.b32	%r1516, 1, %r1515, %p581;
	selp.u32	%r1517, 1, 0, %p581;
	sub.s32 	%r1518, %r1512, %r1508;
	sub.s32 	%r1519, %r1514, %r1510;
	add.s32 	%r1520, %r1519, %r1517;
	mul.lo.s32 	%r1521, %r1520, 30;
	sub.s32 	%r1523, %r949, %r1511;
	mov.u32 	%r1524, 0;
	max.s32 	%r1525, %r1524, %r1523;
	min.s32 	%r1526, %r949, %r1516;
	mad.lo.s32 	%r1527, %r1518, 360, %r1521;
	add.s32 	%r1528, %r1527, %r1525;
	add.s32 	%r1529, %r1528, %r1526;
	add.s32 	%r2244, %r1529, -30;
	bra.uni 	BB34_517;

BB34_515:
	sub.s32 	%r2244, %r1513, %r1509;

BB34_517:
	cvt.rn.f64.s32	%fd1554, %r2244;
	div.rn.f64 	%fd495, %fd1554, 0d4076800000000000;
	setp.eq.s32	%p582, %r541, 0;
	@%p582 bra 	BB34_537;
	bra.uni 	BB34_518;

BB34_537:
	fma.rn.f64 	%fd2257, %fd798, %fd495, 0d3FF0000000000000;
	bra.uni 	BB34_538;

BB34_518:
	setp.eq.s32	%p583, %r541, 1;
	@%p583 bra 	BB34_523;
	bra.uni 	BB34_519;

BB34_523:
	mul.f64 	%fd500, %fd799, %fd495;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd500;
	}
	bfe.u32 	%r1542, %r336, 20, 11;
	add.s32 	%r1543, %r1542, -1012;
	mov.b64 	 %rd101, %fd500;
	shl.b64 	%rd34, %rd101, %r1543;
	setp.eq.s64	%p588, %rd34, -9223372036854775808;
	abs.f64 	%fd501, %fd184;
	// Callseq Start 42
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd501;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd500;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2256, [retval0+0];
	
	//{
	}// Callseq End 42
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r337}, %fd184;
	}
	setp.lt.s32	%p589, %r337, 0;
	and.pred  	%p18, %p589, %p588;
	@!%p18 bra 	BB34_525;
	bra.uni 	BB34_524;

BB34_524:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1544}, %fd2256;
	}
	xor.b32  	%r1545, %r1544, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1546, %temp}, %fd2256;
	}
	mov.b64 	%fd2256, {%r1546, %r1545};

BB34_525:
	mov.f64 	%fd2255, %fd2256;
	setp.eq.f64	%p590, %fd184, 0d0000000000000000;
	@%p590 bra 	BB34_528;
	bra.uni 	BB34_526;

BB34_528:
	selp.b32	%r1547, %r337, 0, %p588;
	or.b32  	%r1548, %r1547, 2146435072;
	setp.lt.s32	%p594, %r336, 0;
	selp.b32	%r1549, %r1548, %r1547, %p594;
	mov.u32 	%r1550, 0;
	mov.b64 	%fd2255, {%r1550, %r1549};
	bra.uni 	BB34_529;

BB34_519:
	mov.f64 	%fd2257, 0d0000000000000000;
	setp.ne.s32	%p584, %r541, 2;
	@%p584 bra 	BB34_538;

	mul.f64 	%fd496, %fd798, %fd495;
	mov.f64 	%fd1556, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1557, %fd496, %fd1556;
	mov.f64 	%fd1558, 0d4338000000000000;
	add.rn.f64 	%fd1559, %fd1557, %fd1558;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r333, %temp}, %fd1559;
	}
	mov.f64 	%fd1560, 0dC338000000000000;
	add.rn.f64 	%fd1561, %fd1559, %fd1560;
	mov.f64 	%fd1562, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1563, %fd1561, %fd1562, %fd496;
	mov.f64 	%fd1564, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1565, %fd1561, %fd1564, %fd1563;
	mov.f64 	%fd1566, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1567, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1568, %fd1567, %fd1565, %fd1566;
	mov.f64 	%fd1569, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1570, %fd1568, %fd1565, %fd1569;
	mov.f64 	%fd1571, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1572, %fd1570, %fd1565, %fd1571;
	mov.f64 	%fd1573, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1574, %fd1572, %fd1565, %fd1573;
	mov.f64 	%fd1575, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1576, %fd1574, %fd1565, %fd1575;
	mov.f64 	%fd1577, 0d3F81111111122322;
	fma.rn.f64 	%fd1578, %fd1576, %fd1565, %fd1577;
	mov.f64 	%fd1579, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1580, %fd1578, %fd1565, %fd1579;
	mov.f64 	%fd1581, 0d3FC5555555555511;
	fma.rn.f64 	%fd1582, %fd1580, %fd1565, %fd1581;
	mov.f64 	%fd1583, 0d3FE000000000000B;
	fma.rn.f64 	%fd1584, %fd1582, %fd1565, %fd1583;
	mov.f64 	%fd1585, 0d3FF0000000000000;
	fma.rn.f64 	%fd1586, %fd1584, %fd1565, %fd1585;
	fma.rn.f64 	%fd1587, %fd1586, %fd1565, %fd1585;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r334, %temp}, %fd1587;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r335}, %fd1587;
	}
	shl.b32 	%r1530, %r333, 20;
	add.s32 	%r1531, %r335, %r1530;
	mov.b64 	%fd2257, {%r334, %r1531};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1532}, %fd496;
	}
	mov.b32 	 %f47, %r1532;
	abs.f32 	%f18, %f47;
	setp.lt.f32	%p585, %f18, 0f4086232B;
	@%p585 bra 	BB34_538;

	setp.lt.f64	%p586, %fd496, 0d0000000000000000;
	add.f64 	%fd1588, %fd496, 0d7FF0000000000000;
	selp.f64	%fd2257, 0d0000000000000000, %fd1588, %p586;
	setp.geu.f32	%p587, %f18, 0f40874800;
	@%p587 bra 	BB34_538;

	shr.u32 	%r1533, %r333, 31;
	add.s32 	%r1534, %r333, %r1533;
	shr.s32 	%r1535, %r1534, 1;
	shl.b32 	%r1536, %r1535, 20;
	add.s32 	%r1537, %r1536, %r335;
	mov.b64 	%fd1589, {%r334, %r1537};
	sub.s32 	%r1538, %r333, %r1535;
	shl.b32 	%r1539, %r1538, 20;
	add.s32 	%r1540, %r1539, 1072693248;
	mov.u32 	%r1541, 0;
	mov.b64 	%fd1590, {%r1541, %r1540};
	mul.f64 	%fd2257, %fd1589, %fd1590;
	bra.uni 	BB34_538;

BB34_526:
	setp.gt.s32	%p591, %r337, -1;
	@%p591 bra 	BB34_529;

	cvt.rzi.f64.f64	%fd1591, %fd500;
	setp.neu.f64	%p592, %fd1591, %fd500;
	selp.f64	%fd2255, 0dFFF8000000000000, %fd2255, %p592;

BB34_529:
	mov.f64 	%fd507, %fd2255;
	add.f64 	%fd508, %fd500, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1551}, %fd508;
	}
	and.b32  	%r1552, %r1551, 2146435072;
	setp.ne.s32	%p595, %r1552, 2146435072;
	mov.f64 	%fd2254, %fd507;
	@%p595 bra 	BB34_536;

	setp.gtu.f64	%p596, %fd501, 0d7FF0000000000000;
	mov.f64 	%fd2254, %fd508;
	@%p596 bra 	BB34_536;

	abs.f64 	%fd509, %fd500;
	setp.gtu.f64	%p597, %fd509, 0d7FF0000000000000;
	mov.f64 	%fd2253, %fd508;
	mov.f64 	%fd2254, %fd2253;
	@%p597 bra 	BB34_536;

	setp.eq.f64	%p598, %fd509, 0d7FF0000000000000;
	@%p598 bra 	BB34_535;
	bra.uni 	BB34_533;

BB34_535:
	setp.eq.f64	%p600, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p601, %fd501, 0d3FF0000000000000;
	selp.b32	%r1559, 2146435072, 0, %p601;
	xor.b32  	%r1560, %r1559, 2146435072;
	setp.lt.s32	%p602, %r336, 0;
	selp.b32	%r1561, %r1560, %r1559, %p602;
	selp.b32	%r1562, 1072693248, %r1561, %p600;
	mov.u32 	%r1563, 0;
	mov.b64 	%fd2254, {%r1563, %r1562};
	bra.uni 	BB34_536;

BB34_533:
	setp.neu.f64	%p599, %fd501, 0d7FF0000000000000;
	mov.f64 	%fd2254, %fd507;
	@%p599 bra 	BB34_536;

	shr.s32 	%r1553, %r336, 31;
	and.b32  	%r1554, %r1553, -2146435072;
	add.s32 	%r1555, %r1554, 2146435072;
	or.b32  	%r1556, %r1555, -2147483648;
	selp.b32	%r1557, %r1556, %r1555, %p18;
	mov.u32 	%r1558, 0;
	mov.b64 	%fd2254, {%r1558, %r1557};

BB34_536:
	setp.eq.f64	%p603, %fd500, 0d0000000000000000;
	setp.eq.f64	%p604, %fd184, 0d3FF0000000000000;
	or.pred  	%p605, %p604, %p603;
	selp.f64	%fd2257, 0d3FF0000000000000, %fd2254, %p605;

BB34_538:
	add.f64 	%fd1592, %fd2257, 0dBFF0000000000000;
	mul.f64 	%fd2258, %fd1592, 0d4059000000000000;

BB34_539:
	and.b16  	%rs30, %rs45, 255;
	setp.eq.s16	%p606, %rs30, 0;
	@%p606 bra 	BB34_564;
	bra.uni 	BB34_540;

BB34_564:
	setp.eq.s32	%p635, %r537, 0;
	@%p635 bra 	BB34_566;
	bra.uni 	BB34_565;

BB34_566:
	setp.lt.s32	%p636, %r314, 30;
	setp.eq.s32	%p637, %r1507, 31;
	and.pred  	%p638, %p637, %p636;
	selp.b32	%r1611, 1, %r1507, %p638;
	selp.u32	%r1612, 1, 0, %p638;
	sub.s32 	%r1613, %r1504, %r315;
	sub.s32 	%r1614, %r1506, %r313;
	add.s32 	%r1615, %r1614, %r1612;
	mul.lo.s32 	%r1616, %r1615, 30;
	sub.s32 	%r1618, %r949, %r314;
	mov.u32 	%r1619, 0;
	max.s32 	%r1620, %r1619, %r1618;
	min.s32 	%r1621, %r949, %r1611;
	mad.lo.s32 	%r1622, %r1613, 360, %r1616;
	add.s32 	%r1623, %r1622, %r1620;
	add.s32 	%r1624, %r1623, %r1621;
	add.s32 	%r2246, %r1624, -30;
	bra.uni 	BB34_567;

BB34_540:
	setp.eq.s32	%p607, %r537, 0;
	@%p607 bra 	BB34_542;
	bra.uni 	BB34_541;

BB34_542:
	setp.lt.s32	%p608, %r2137, 30;
	setp.eq.s32	%p609, %r1507, 31;
	and.pred  	%p610, %p609, %p608;
	selp.b32	%r1564, 1, %r1507, %p610;
	selp.u32	%r1565, 1, 0, %p610;
	sub.s32 	%r1566, %r1504, %r2136;
	sub.s32 	%r1567, %r1506, %r2138;
	add.s32 	%r1568, %r1567, %r1565;
	mul.lo.s32 	%r1569, %r1568, 30;
	min.s32 	%r1571, %r949, %r1564;
	mad.lo.s32 	%r1572, %r1566, 360, %r1569;
	mov.u32 	%r1573, 0;
	max.s32 	%r1574, %r1573, %r130;
	add.s32 	%r1575, %r1572, %r1574;
	add.s32 	%r1576, %r1575, %r1571;
	add.s32 	%r2245, %r1576, -30;
	bra.uni 	BB34_543;

BB34_565:
	sub.s32 	%r2246, %r1505, %r316;

BB34_567:
	cvt.rn.f64.s32	%fd1631, %r2246;
	div.rn.f64 	%fd538, %fd1631, 0d4076800000000000;
	setp.eq.s32	%p639, %r538, 0;
	@%p639 bra 	BB34_587;
	bra.uni 	BB34_568;

BB34_587:
	fma.rn.f64 	%fd2273, %fd2379, %fd538, 0d3FF0000000000000;
	bra.uni 	BB34_588;

BB34_541:
	sub.s32 	%r2245, %r1505, %r2139;

BB34_543:
	cvt.rn.f64.s32	%fd1593, %r2245;
	div.rn.f64 	%fd518, %fd1593, 0d4076800000000000;
	setp.eq.s32	%p611, %r538, 0;
	@%p611 bra 	BB34_563;
	bra.uni 	BB34_544;

BB34_563:
	fma.rn.f64 	%fd2273, %fd2379, %fd518, 0d3FF0000000000000;
	bra.uni 	BB34_588;

BB34_568:
	setp.eq.s32	%p640, %r538, 1;
	@%p640 bra 	BB34_573;
	bra.uni 	BB34_569;

BB34_573:
	mul.f64 	%fd543, %fd538, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r353}, %fd543;
	}
	bfe.u32 	%r1637, %r353, 20, 11;
	add.s32 	%r1638, %r1637, -1012;
	mov.b64 	 %rd103, %fd543;
	shl.b64 	%rd36, %rd103, %r1638;
	setp.eq.s64	%p645, %rd36, -9223372036854775808;
	abs.f64 	%fd544, %fd491;
	// Callseq Start 44
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd544;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd543;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2272, [retval0+0];
	
	//{
	}// Callseq End 44
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r354}, %fd491;
	}
	setp.lt.s32	%p646, %r354, 0;
	and.pred  	%p20, %p646, %p645;
	@!%p20 bra 	BB34_575;
	bra.uni 	BB34_574;

BB34_574:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1639}, %fd2272;
	}
	xor.b32  	%r1640, %r1639, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1641, %temp}, %fd2272;
	}
	mov.b64 	%fd2272, {%r1641, %r1640};

BB34_575:
	mov.f64 	%fd2271, %fd2272;
	setp.eq.f64	%p647, %fd491, 0d0000000000000000;
	@%p647 bra 	BB34_578;
	bra.uni 	BB34_576;

BB34_578:
	selp.b32	%r1642, %r354, 0, %p645;
	or.b32  	%r1643, %r1642, 2146435072;
	setp.lt.s32	%p651, %r353, 0;
	selp.b32	%r1644, %r1643, %r1642, %p651;
	mov.u32 	%r1645, 0;
	mov.b64 	%fd2271, {%r1645, %r1644};
	bra.uni 	BB34_579;

BB34_544:
	setp.eq.s32	%p612, %r538, 1;
	@%p612 bra 	BB34_549;
	bra.uni 	BB34_545;

BB34_549:
	mul.f64 	%fd523, %fd518, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r345}, %fd523;
	}
	bfe.u32 	%r1589, %r345, 20, 11;
	add.s32 	%r1590, %r1589, -1012;
	mov.b64 	 %rd102, %fd523;
	shl.b64 	%rd35, %rd102, %r1590;
	setp.eq.s64	%p617, %rd35, -9223372036854775808;
	abs.f64 	%fd524, %fd491;
	// Callseq Start 43
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd524;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd523;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2265, [retval0+0];
	
	//{
	}// Callseq End 43
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r346}, %fd491;
	}
	setp.lt.s32	%p618, %r346, 0;
	and.pred  	%p19, %p618, %p617;
	@!%p19 bra 	BB34_551;
	bra.uni 	BB34_550;

BB34_550:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1591}, %fd2265;
	}
	xor.b32  	%r1592, %r1591, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1593, %temp}, %fd2265;
	}
	mov.b64 	%fd2265, {%r1593, %r1592};

BB34_551:
	mov.f64 	%fd2264, %fd2265;
	setp.eq.f64	%p619, %fd491, 0d0000000000000000;
	@%p619 bra 	BB34_554;
	bra.uni 	BB34_552;

BB34_554:
	selp.b32	%r1594, %r346, 0, %p617;
	or.b32  	%r1595, %r1594, 2146435072;
	setp.lt.s32	%p623, %r345, 0;
	selp.b32	%r1596, %r1595, %r1594, %p623;
	mov.u32 	%r1597, 0;
	mov.b64 	%fd2264, {%r1597, %r1596};
	bra.uni 	BB34_555;

BB34_569:
	mov.f64 	%fd2273, 0d0000000000000000;
	setp.ne.s32	%p641, %r538, 2;
	@%p641 bra 	BB34_588;

	mul.f64 	%fd539, %fd2379, %fd538;
	mov.f64 	%fd1633, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1634, %fd539, %fd1633;
	mov.f64 	%fd1635, 0d4338000000000000;
	add.rn.f64 	%fd1636, %fd1634, %fd1635;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r350, %temp}, %fd1636;
	}
	mov.f64 	%fd1637, 0dC338000000000000;
	add.rn.f64 	%fd1638, %fd1636, %fd1637;
	mov.f64 	%fd1639, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1640, %fd1638, %fd1639, %fd539;
	mov.f64 	%fd1641, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1642, %fd1638, %fd1641, %fd1640;
	mov.f64 	%fd1643, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1644, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1645, %fd1644, %fd1642, %fd1643;
	mov.f64 	%fd1646, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1647, %fd1645, %fd1642, %fd1646;
	mov.f64 	%fd1648, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1649, %fd1647, %fd1642, %fd1648;
	mov.f64 	%fd1650, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1651, %fd1649, %fd1642, %fd1650;
	mov.f64 	%fd1652, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1653, %fd1651, %fd1642, %fd1652;
	mov.f64 	%fd1654, 0d3F81111111122322;
	fma.rn.f64 	%fd1655, %fd1653, %fd1642, %fd1654;
	mov.f64 	%fd1656, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1657, %fd1655, %fd1642, %fd1656;
	mov.f64 	%fd1658, 0d3FC5555555555511;
	fma.rn.f64 	%fd1659, %fd1657, %fd1642, %fd1658;
	mov.f64 	%fd1660, 0d3FE000000000000B;
	fma.rn.f64 	%fd1661, %fd1659, %fd1642, %fd1660;
	mov.f64 	%fd1662, 0d3FF0000000000000;
	fma.rn.f64 	%fd1663, %fd1661, %fd1642, %fd1662;
	fma.rn.f64 	%fd1664, %fd1663, %fd1642, %fd1662;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r351, %temp}, %fd1664;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r352}, %fd1664;
	}
	shl.b32 	%r1625, %r350, 20;
	add.s32 	%r1626, %r352, %r1625;
	mov.b64 	%fd2273, {%r351, %r1626};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1627}, %fd539;
	}
	mov.b32 	 %f49, %r1627;
	abs.f32 	%f20, %f49;
	setp.lt.f32	%p642, %f20, 0f4086232B;
	@%p642 bra 	BB34_588;

	setp.lt.f64	%p643, %fd539, 0d0000000000000000;
	add.f64 	%fd1665, %fd539, 0d7FF0000000000000;
	selp.f64	%fd2273, 0d0000000000000000, %fd1665, %p643;
	setp.geu.f32	%p644, %f20, 0f40874800;
	@%p644 bra 	BB34_588;

	shr.u32 	%r1628, %r350, 31;
	add.s32 	%r1629, %r350, %r1628;
	shr.s32 	%r1630, %r1629, 1;
	shl.b32 	%r1631, %r1630, 20;
	add.s32 	%r1632, %r1631, %r352;
	mov.b64 	%fd1666, {%r351, %r1632};
	sub.s32 	%r1633, %r350, %r1630;
	shl.b32 	%r1634, %r1633, 20;
	add.s32 	%r1635, %r1634, 1072693248;
	mov.u32 	%r1636, 0;
	mov.b64 	%fd1667, {%r1636, %r1635};
	mul.f64 	%fd2273, %fd1666, %fd1667;
	bra.uni 	BB34_588;

BB34_545:
	mov.f64 	%fd2273, 0d0000000000000000;
	setp.ne.s32	%p613, %r538, 2;
	@%p613 bra 	BB34_588;

	mul.f64 	%fd519, %fd2379, %fd518;
	mov.f64 	%fd1595, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1596, %fd519, %fd1595;
	mov.f64 	%fd1597, 0d4338000000000000;
	add.rn.f64 	%fd1598, %fd1596, %fd1597;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r342, %temp}, %fd1598;
	}
	mov.f64 	%fd1599, 0dC338000000000000;
	add.rn.f64 	%fd1600, %fd1598, %fd1599;
	mov.f64 	%fd1601, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1602, %fd1600, %fd1601, %fd519;
	mov.f64 	%fd1603, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1604, %fd1600, %fd1603, %fd1602;
	mov.f64 	%fd1605, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1606, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1607, %fd1606, %fd1604, %fd1605;
	mov.f64 	%fd1608, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1609, %fd1607, %fd1604, %fd1608;
	mov.f64 	%fd1610, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1611, %fd1609, %fd1604, %fd1610;
	mov.f64 	%fd1612, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1613, %fd1611, %fd1604, %fd1612;
	mov.f64 	%fd1614, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1615, %fd1613, %fd1604, %fd1614;
	mov.f64 	%fd1616, 0d3F81111111122322;
	fma.rn.f64 	%fd1617, %fd1615, %fd1604, %fd1616;
	mov.f64 	%fd1618, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1619, %fd1617, %fd1604, %fd1618;
	mov.f64 	%fd1620, 0d3FC5555555555511;
	fma.rn.f64 	%fd1621, %fd1619, %fd1604, %fd1620;
	mov.f64 	%fd1622, 0d3FE000000000000B;
	fma.rn.f64 	%fd1623, %fd1621, %fd1604, %fd1622;
	mov.f64 	%fd1624, 0d3FF0000000000000;
	fma.rn.f64 	%fd1625, %fd1623, %fd1604, %fd1624;
	fma.rn.f64 	%fd1626, %fd1625, %fd1604, %fd1624;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r343, %temp}, %fd1626;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r344}, %fd1626;
	}
	shl.b32 	%r1577, %r342, 20;
	add.s32 	%r1578, %r344, %r1577;
	mov.b64 	%fd2273, {%r343, %r1578};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1579}, %fd519;
	}
	mov.b32 	 %f48, %r1579;
	abs.f32 	%f19, %f48;
	setp.lt.f32	%p614, %f19, 0f4086232B;
	@%p614 bra 	BB34_588;

	setp.lt.f64	%p615, %fd519, 0d0000000000000000;
	add.f64 	%fd1627, %fd519, 0d7FF0000000000000;
	selp.f64	%fd2273, 0d0000000000000000, %fd1627, %p615;
	setp.geu.f32	%p616, %f19, 0f40874800;
	@%p616 bra 	BB34_588;

	shr.u32 	%r1580, %r342, 31;
	add.s32 	%r1581, %r342, %r1580;
	shr.s32 	%r1582, %r1581, 1;
	shl.b32 	%r1583, %r1582, 20;
	add.s32 	%r1584, %r1583, %r344;
	mov.b64 	%fd1628, {%r343, %r1584};
	sub.s32 	%r1585, %r342, %r1582;
	shl.b32 	%r1586, %r1585, 20;
	add.s32 	%r1587, %r1586, 1072693248;
	mov.u32 	%r1588, 0;
	mov.b64 	%fd1629, {%r1588, %r1587};
	mul.f64 	%fd2273, %fd1628, %fd1629;
	bra.uni 	BB34_588;

BB34_576:
	setp.gt.s32	%p648, %r354, -1;
	@%p648 bra 	BB34_579;

	cvt.rzi.f64.f64	%fd1668, %fd543;
	setp.neu.f64	%p649, %fd1668, %fd543;
	selp.f64	%fd2271, 0dFFF8000000000000, %fd2271, %p649;

BB34_579:
	mov.f64 	%fd550, %fd2271;
	add.f64 	%fd551, %fd543, %fd491;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1646}, %fd551;
	}
	and.b32  	%r1647, %r1646, 2146435072;
	setp.ne.s32	%p652, %r1647, 2146435072;
	mov.f64 	%fd2270, %fd550;
	@%p652 bra 	BB34_586;

	setp.gtu.f64	%p653, %fd544, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd551;
	@%p653 bra 	BB34_586;

	abs.f64 	%fd552, %fd543;
	setp.gtu.f64	%p654, %fd552, 0d7FF0000000000000;
	mov.f64 	%fd2269, %fd551;
	mov.f64 	%fd2270, %fd2269;
	@%p654 bra 	BB34_586;

	setp.eq.f64	%p655, %fd552, 0d7FF0000000000000;
	@%p655 bra 	BB34_585;
	bra.uni 	BB34_583;

BB34_585:
	setp.eq.f64	%p657, %fd491, 0dBFF0000000000000;
	setp.gt.f64	%p658, %fd544, 0d3FF0000000000000;
	selp.b32	%r1654, 2146435072, 0, %p658;
	xor.b32  	%r1655, %r1654, 2146435072;
	setp.lt.s32	%p659, %r353, 0;
	selp.b32	%r1656, %r1655, %r1654, %p659;
	selp.b32	%r1657, 1072693248, %r1656, %p657;
	mov.u32 	%r1658, 0;
	mov.b64 	%fd2270, {%r1658, %r1657};
	bra.uni 	BB34_586;

BB34_552:
	setp.gt.s32	%p620, %r346, -1;
	@%p620 bra 	BB34_555;

	cvt.rzi.f64.f64	%fd1630, %fd523;
	setp.neu.f64	%p621, %fd1630, %fd523;
	selp.f64	%fd2264, 0dFFF8000000000000, %fd2264, %p621;

BB34_555:
	mov.f64 	%fd530, %fd2264;
	add.f64 	%fd531, %fd523, %fd491;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1598}, %fd531;
	}
	and.b32  	%r1599, %r1598, 2146435072;
	setp.ne.s32	%p624, %r1599, 2146435072;
	mov.f64 	%fd2263, %fd530;
	@%p624 bra 	BB34_562;

	setp.gtu.f64	%p625, %fd524, 0d7FF0000000000000;
	mov.f64 	%fd2263, %fd531;
	@%p625 bra 	BB34_562;

	abs.f64 	%fd532, %fd523;
	setp.gtu.f64	%p626, %fd532, 0d7FF0000000000000;
	mov.f64 	%fd2262, %fd531;
	mov.f64 	%fd2263, %fd2262;
	@%p626 bra 	BB34_562;

	setp.eq.f64	%p627, %fd532, 0d7FF0000000000000;
	@%p627 bra 	BB34_561;
	bra.uni 	BB34_559;

BB34_561:
	setp.eq.f64	%p629, %fd491, 0dBFF0000000000000;
	setp.gt.f64	%p630, %fd524, 0d3FF0000000000000;
	selp.b32	%r1606, 2146435072, 0, %p630;
	xor.b32  	%r1607, %r1606, 2146435072;
	setp.lt.s32	%p631, %r345, 0;
	selp.b32	%r1608, %r1607, %r1606, %p631;
	selp.b32	%r1609, 1072693248, %r1608, %p629;
	mov.u32 	%r1610, 0;
	mov.b64 	%fd2263, {%r1610, %r1609};
	bra.uni 	BB34_562;

BB34_583:
	setp.neu.f64	%p656, %fd544, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd550;
	@%p656 bra 	BB34_586;

	shr.s32 	%r1648, %r353, 31;
	and.b32  	%r1649, %r1648, -2146435072;
	add.s32 	%r1650, %r1649, 2146435072;
	or.b32  	%r1651, %r1650, -2147483648;
	selp.b32	%r1652, %r1651, %r1650, %p20;
	mov.u32 	%r1653, 0;
	mov.b64 	%fd2270, {%r1653, %r1652};

BB34_586:
	setp.eq.f64	%p660, %fd543, 0d0000000000000000;
	setp.eq.f64	%p661, %fd491, 0d3FF0000000000000;
	or.pred  	%p662, %p661, %p660;
	selp.f64	%fd2273, 0d3FF0000000000000, %fd2270, %p662;
	bra.uni 	BB34_588;

BB34_559:
	setp.neu.f64	%p628, %fd524, 0d7FF0000000000000;
	mov.f64 	%fd2263, %fd530;
	@%p628 bra 	BB34_562;

	shr.s32 	%r1600, %r345, 31;
	and.b32  	%r1601, %r1600, -2146435072;
	add.s32 	%r1602, %r1601, 2146435072;
	or.b32  	%r1603, %r1602, -2147483648;
	selp.b32	%r1604, %r1603, %r1602, %p19;
	mov.u32 	%r1605, 0;
	mov.b64 	%fd2263, {%r1605, %r1604};

BB34_562:
	setp.eq.f64	%p632, %fd523, 0d0000000000000000;
	setp.eq.f64	%p633, %fd491, 0d3FF0000000000000;
	or.pred  	%p634, %p633, %p632;
	selp.f64	%fd2273, 0d3FF0000000000000, %fd2263, %p634;

BB34_588:
	rcp.rn.f64 	%fd1669, %fd2273;
	mul.f64 	%fd2249, %fd2249, %fd1669;
	fma.rn.f64 	%fd2274, %fd2258, %fd2249, %fd2274;
	mov.u16 	%rs45, 0;
	mov.u32 	%r2261, %r318;
	mov.u32 	%r2277, %r319;
	mov.u32 	%r2293, %r320;
	mov.u32 	%r2309, %r321;

BB34_589:
	mov.u32 	%r2308, %r2309;
	mov.u32 	%r2292, %r2293;
	mov.u32 	%r2276, %r2277;
	mov.u32 	%r2260, %r2261;
	add.s32 	%r2243, %r2243, 1;
	setp.lt.s32	%p663, %r2243, %r545;
	mov.u32 	%r2258, %r2260;
	mov.u32 	%r2274, %r2276;
	mov.u32 	%r2290, %r2292;
	mov.u32 	%r2306, %r2308;
	@%p663 bra 	BB34_512;

BB34_590:
	mov.u32 	%r2307, %r2306;
	mov.u32 	%r2291, %r2290;
	mov.u32 	%r2275, %r2274;
	mov.u32 	%r2259, %r2258;
	sub.f64 	%fd2109, %fd31, %fd2274;
	mov.u32 	%r2172, -1;

BB34_753:

BB34_836:
	mov.f64 	%fd2380, %fd2381;
	mov.f64 	%fd2378, %fd2379;
	mov.u32 	%r2514, %r2511;
	mov.u32 	%r2498, %r2495;
	mov.u32 	%r2482, %r2479;
	mov.u32 	%r2466, %r2463;
	mov.u32 	%r2446, %r2443;
	mov.u32 	%r2430, %r2427;
	mov.u32 	%r2414, %r2411;
	mov.u32 	%r2398, %r2395;
	mov.u32 	%r2378, %r2375;
	mov.u32 	%r2362, %r2359;
	mov.u32 	%r2346, %r2343;
	mov.u32 	%r2330, %r2327;
	mov.u32 	%r2310, %r2307;
	mov.u32 	%r2294, %r2291;
	mov.u32 	%r2278, %r2275;
	mov.u32 	%r2262, %r2259;
	add.s32 	%r2522, %r2520, 1;
	setp.lt.s32	%p931, %r2520, %r539;
	mov.f64 	%fd2372, %fd972;
	@%p931 bra 	BB34_199;
	bra.uni 	BB34_837;

BB34_200:
	mul.f64 	%fd1101, %fd189, 0d3C88361B40000000;
	setp.gtu.f64	%p249, %fd189, %fd1101;
	@%p249 bra 	BB34_202;

	mov.f64 	%fd1102, 0d0000000000000000;
	abs.f64 	%fd1103, %fd1102;
	mul.f64 	%fd1104, %fd1103, 0d3C88361B40000000;
	setp.le.f64	%p250, %fd189, %fd1104;
	mov.f64 	%fd2372, %fd2381;
	@%p250 bra 	BB34_837;

BB34_202:
	abs.f64 	%fd190, %fd2109;
	mul.f64 	%fd1105, %fd190, 0d3C88361B40000000;
	setp.gtu.f64	%p251, %fd190, %fd1105;
	@%p251 bra 	BB34_204;

	mov.f64 	%fd1106, 0d0000000000000000;
	abs.f64 	%fd1107, %fd1106;
	mul.f64 	%fd1108, %fd1107, 0d3C88361B40000000;
	setp.le.f64	%p252, %fd190, %fd1108;
	mov.f64 	%fd2372, %fd2379;
	@%p252 bra 	BB34_837;

BB34_204:
	add.f64 	%fd1110, %fd2381, %fd2379;
	mul.f64 	%fd2372, %fd1110, 0d3FE0000000000000;
	setp.lt.f64	%p253, %fd2110, 0d0000000000000000;
	selp.f64	%fd2155, %fd2379, %fd2381, %p253;
	selp.f64	%fd2154, %fd2381, %fd2379, %p253;
	sub.f64 	%fd2159, %fd2379, %fd2381;
	mov.f64 	%fd1109, 0d0000000000000000;
	mov.f64 	%fd2196, %fd1109;
	@%p67 bra 	BB34_284;

	div.rn.f64 	%fd1113, %fd2372, %fd796;
	add.f64 	%fd195, %fd1113, 0d3FF0000000000000;
	mov.f64 	%fd2197, 0d0000000000000000;
	mov.f64 	%fd2111, 0d3FF0000000000000;
	mov.u16 	%rs43, 1;
	mov.u32 	%r2173, 0;

BB34_206:
	mov.f64 	%fd2181, %fd2197;
	mov.f64 	%fd2198, %fd2181;
	mov.u32 	%r2186, %r2188;
	mov.u32 	%r153, %r2186;
	mov.u32 	%r2182, %r2184;
	mov.u32 	%r152, %r2182;
	mov.u32 	%r2178, %r2180;
	mov.u32 	%r151, %r2178;
	mov.u32 	%r2174, %r2176;
	mov.u32 	%r150, %r2174;
	mul.wide.s32 	%rd81, %r2173, 56;
	add.s64 	%rd82, %rd61, %rd81;
	add.s64 	%rd15, %rd82, 12;
	ld.u32 	%r963, [%rd82+12];
	setp.gt.s32	%p255, %r2139, %r963;
	mov.u32 	%r2177, %r150;
	mov.u32 	%r2181, %r151;
	mov.u32 	%r2185, %r152;
	mov.u32 	%r2189, %r153;
	@%p255 bra 	BB34_283;

	ld.v2.u32 	{%r964, %r965}, [%rd15+-4];
	mov.u32 	%r157, %r965;
	mov.u32 	%r156, %r964;
	ld.v2.u32 	{%r966, %r967}, [%rd15+-12];
	mov.u32 	%r155, %r967;
	mov.u32 	%r154, %r966;
	ld.f64 	%fd2120, [%rd15+36];
	setp.neu.f64	%p256, %fd2120, 0dBFF0000000000000;
	@%p256 bra 	BB34_233;

	setp.eq.s32	%p257, %r544, 0;
	ld.v2.u32 	{%r968, %r969}, [%rd15+12];
	ld.v2.u32 	{%r970, %r971}, [%rd15+4];
	ld.v2.u32 	{%r972, %r973}, [%rd15+28];
	ld.v2.u32 	{%r974, %r975}, [%rd15+20];
	@%p257 bra 	BB34_210;
	bra.uni 	BB34_209;

BB34_210:
	setp.lt.s32	%p258, %r971, 30;
	setp.eq.s32	%p259, %r975, 31;
	and.pred  	%p260, %p259, %p258;
	selp.b32	%r976, 1, %r975, %p260;
	selp.u32	%r977, 1, 0, %p260;
	sub.s32 	%r978, %r972, %r968;
	sub.s32 	%r979, %r974, %r970;
	add.s32 	%r980, %r979, %r977;
	mul.lo.s32 	%r981, %r980, 30;
	sub.s32 	%r983, %r949, %r971;
	mov.u32 	%r984, 0;
	max.s32 	%r985, %r984, %r983;
	min.s32 	%r986, %r949, %r976;
	mad.lo.s32 	%r987, %r978, 360, %r981;
	add.s32 	%r988, %r987, %r985;
	add.s32 	%r989, %r988, %r986;
	add.s32 	%r2190, %r989, -30;
	bra.uni 	BB34_211;

BB34_209:
	sub.s32 	%r2190, %r973, %r969;

BB34_211:
	cvt.rn.f64.s32	%fd1114, %r2190;
	div.rn.f64 	%fd199, %fd1114, 0d4076800000000000;
	setp.eq.s32	%p261, %r541, 0;
	@%p261 bra 	BB34_231;
	bra.uni 	BB34_212;

BB34_231:
	fma.rn.f64 	%fd2119, %fd798, %fd199, 0d3FF0000000000000;
	bra.uni 	BB34_232;

BB34_212:
	setp.eq.s32	%p262, %r541, 1;
	@%p262 bra 	BB34_217;
	bra.uni 	BB34_213;

BB34_217:
	mul.f64 	%fd204, %fd799, %fd199;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r172}, %fd204;
	}
	bfe.u32 	%r1002, %r172, 20, 11;
	add.s32 	%r1003, %r1002, -1012;
	mov.b64 	 %rd83, %fd204;
	shl.b64 	%rd16, %rd83, %r1003;
	setp.eq.s64	%p267, %rd16, -9223372036854775808;
	abs.f64 	%fd205, %fd184;
	// Callseq Start 32
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd204;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2118, [retval0+0];
	
	//{
	}// Callseq End 32
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r173}, %fd184;
	}
	setp.lt.s32	%p268, %r173, 0;
	and.pred  	%p8, %p268, %p267;
	@!%p8 bra 	BB34_219;
	bra.uni 	BB34_218;

BB34_218:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1004}, %fd2118;
	}
	xor.b32  	%r1005, %r1004, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1006, %temp}, %fd2118;
	}
	mov.b64 	%fd2118, {%r1006, %r1005};

BB34_219:
	mov.f64 	%fd2117, %fd2118;
	setp.eq.f64	%p269, %fd184, 0d0000000000000000;
	@%p269 bra 	BB34_222;
	bra.uni 	BB34_220;

BB34_222:
	selp.b32	%r1007, %r173, 0, %p267;
	or.b32  	%r1008, %r1007, 2146435072;
	setp.lt.s32	%p273, %r172, 0;
	selp.b32	%r1009, %r1008, %r1007, %p273;
	mov.u32 	%r1010, 0;
	mov.b64 	%fd2117, {%r1010, %r1009};
	bra.uni 	BB34_223;

BB34_213:
	mov.f64 	%fd2119, 0d0000000000000000;
	setp.ne.s32	%p263, %r541, 2;
	@%p263 bra 	BB34_232;

	mul.f64 	%fd200, %fd798, %fd199;
	mov.f64 	%fd1116, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1117, %fd200, %fd1116;
	mov.f64 	%fd1118, 0d4338000000000000;
	add.rn.f64 	%fd1119, %fd1117, %fd1118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r169, %temp}, %fd1119;
	}
	mov.f64 	%fd1120, 0dC338000000000000;
	add.rn.f64 	%fd1121, %fd1119, %fd1120;
	mov.f64 	%fd1122, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1123, %fd1121, %fd1122, %fd200;
	mov.f64 	%fd1124, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1125, %fd1121, %fd1124, %fd1123;
	mov.f64 	%fd1126, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1127, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1128, %fd1127, %fd1125, %fd1126;
	mov.f64 	%fd1129, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1130, %fd1128, %fd1125, %fd1129;
	mov.f64 	%fd1131, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1132, %fd1130, %fd1125, %fd1131;
	mov.f64 	%fd1133, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1134, %fd1132, %fd1125, %fd1133;
	mov.f64 	%fd1135, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1136, %fd1134, %fd1125, %fd1135;
	mov.f64 	%fd1137, 0d3F81111111122322;
	fma.rn.f64 	%fd1138, %fd1136, %fd1125, %fd1137;
	mov.f64 	%fd1139, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1140, %fd1138, %fd1125, %fd1139;
	mov.f64 	%fd1141, 0d3FC5555555555511;
	fma.rn.f64 	%fd1142, %fd1140, %fd1125, %fd1141;
	mov.f64 	%fd1143, 0d3FE000000000000B;
	fma.rn.f64 	%fd1144, %fd1142, %fd1125, %fd1143;
	mov.f64 	%fd1145, 0d3FF0000000000000;
	fma.rn.f64 	%fd1146, %fd1144, %fd1125, %fd1145;
	fma.rn.f64 	%fd1147, %fd1146, %fd1125, %fd1145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r170, %temp}, %fd1147;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd1147;
	}
	shl.b32 	%r990, %r169, 20;
	add.s32 	%r991, %r171, %r990;
	mov.b64 	%fd2119, {%r170, %r991};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r992}, %fd200;
	}
	mov.b32 	 %f37, %r992;
	abs.f32 	%f8, %f37;
	setp.lt.f32	%p264, %f8, 0f4086232B;
	@%p264 bra 	BB34_232;

	setp.lt.f64	%p265, %fd200, 0d0000000000000000;
	add.f64 	%fd1148, %fd200, 0d7FF0000000000000;
	selp.f64	%fd2119, 0d0000000000000000, %fd1148, %p265;
	setp.geu.f32	%p266, %f8, 0f40874800;
	@%p266 bra 	BB34_232;

	shr.u32 	%r993, %r169, 31;
	add.s32 	%r994, %r169, %r993;
	shr.s32 	%r995, %r994, 1;
	shl.b32 	%r996, %r995, 20;
	add.s32 	%r997, %r996, %r171;
	mov.b64 	%fd1149, {%r170, %r997};
	sub.s32 	%r998, %r169, %r995;
	shl.b32 	%r999, %r998, 20;
	add.s32 	%r1000, %r999, 1072693248;
	mov.u32 	%r1001, 0;
	mov.b64 	%fd1150, {%r1001, %r1000};
	mul.f64 	%fd2119, %fd1149, %fd1150;
	bra.uni 	BB34_232;

BB34_220:
	setp.gt.s32	%p270, %r173, -1;
	@%p270 bra 	BB34_223;

	cvt.rzi.f64.f64	%fd1151, %fd204;
	setp.neu.f64	%p271, %fd1151, %fd204;
	selp.f64	%fd2117, 0dFFF8000000000000, %fd2117, %p271;

BB34_223:
	mov.f64 	%fd211, %fd2117;
	add.f64 	%fd212, %fd204, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1011}, %fd212;
	}
	and.b32  	%r1012, %r1011, 2146435072;
	setp.ne.s32	%p274, %r1012, 2146435072;
	mov.f64 	%fd2116, %fd211;
	@%p274 bra 	BB34_230;

	setp.gtu.f64	%p275, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2116, %fd212;
	@%p275 bra 	BB34_230;

	abs.f64 	%fd213, %fd204;
	setp.gtu.f64	%p276, %fd213, 0d7FF0000000000000;
	mov.f64 	%fd2115, %fd212;
	mov.f64 	%fd2116, %fd2115;
	@%p276 bra 	BB34_230;

	setp.eq.f64	%p277, %fd213, 0d7FF0000000000000;
	@%p277 bra 	BB34_229;
	bra.uni 	BB34_227;

BB34_229:
	setp.eq.f64	%p279, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p280, %fd205, 0d3FF0000000000000;
	selp.b32	%r1019, 2146435072, 0, %p280;
	xor.b32  	%r1020, %r1019, 2146435072;
	setp.lt.s32	%p281, %r172, 0;
	selp.b32	%r1021, %r1020, %r1019, %p281;
	selp.b32	%r1022, 1072693248, %r1021, %p279;
	mov.u32 	%r1023, 0;
	mov.b64 	%fd2116, {%r1023, %r1022};
	bra.uni 	BB34_230;

BB34_227:
	setp.neu.f64	%p278, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2116, %fd211;
	@%p278 bra 	BB34_230;

	shr.s32 	%r1013, %r172, 31;
	and.b32  	%r1014, %r1013, -2146435072;
	add.s32 	%r1015, %r1014, 2146435072;
	or.b32  	%r1016, %r1015, -2147483648;
	selp.b32	%r1017, %r1016, %r1015, %p8;
	mov.u32 	%r1018, 0;
	mov.b64 	%fd2116, {%r1018, %r1017};

BB34_230:
	setp.eq.f64	%p282, %fd204, 0d0000000000000000;
	setp.eq.f64	%p283, %fd184, 0d3FF0000000000000;
	or.pred  	%p284, %p283, %p282;
	selp.f64	%fd2119, 0d3FF0000000000000, %fd2116, %p284;

BB34_232:
	add.f64 	%fd1152, %fd2119, 0dBFF0000000000000;
	mul.f64 	%fd2120, %fd1152, 0d4059000000000000;

BB34_233:
	and.b16  	%rs24, %rs43, 255;
	setp.eq.s16	%p285, %rs24, 0;
	@%p285 bra 	BB34_258;
	bra.uni 	BB34_234;

BB34_258:
	setp.eq.s32	%p314, %r537, 0;
	@%p314 bra 	BB34_260;
	bra.uni 	BB34_259;

BB34_260:
	setp.lt.s32	%p315, %r151, 30;
	setp.eq.s32	%p316, %r967, 31;
	and.pred  	%p317, %p316, %p315;
	selp.b32	%r1071, 1, %r967, %p317;
	selp.u32	%r1072, 1, 0, %p317;
	sub.s32 	%r1073, %r964, %r152;
	sub.s32 	%r1074, %r966, %r150;
	add.s32 	%r1075, %r1074, %r1072;
	mul.lo.s32 	%r1076, %r1075, 30;
	sub.s32 	%r1078, %r949, %r151;
	mov.u32 	%r1079, 0;
	max.s32 	%r1080, %r1079, %r1078;
	min.s32 	%r1081, %r949, %r1071;
	mad.lo.s32 	%r1082, %r1073, 360, %r1076;
	add.s32 	%r1083, %r1082, %r1080;
	add.s32 	%r1084, %r1083, %r1081;
	add.s32 	%r2192, %r1084, -30;
	bra.uni 	BB34_261;

BB34_234:
	setp.eq.s32	%p286, %r537, 0;
	@%p286 bra 	BB34_236;
	bra.uni 	BB34_235;

BB34_236:
	setp.lt.s32	%p287, %r2137, 30;
	setp.eq.s32	%p288, %r967, 31;
	and.pred  	%p289, %p288, %p287;
	selp.b32	%r1024, 1, %r967, %p289;
	selp.u32	%r1025, 1, 0, %p289;
	sub.s32 	%r1026, %r964, %r2136;
	sub.s32 	%r1027, %r966, %r2138;
	add.s32 	%r1028, %r1027, %r1025;
	mul.lo.s32 	%r1029, %r1028, 30;
	min.s32 	%r1031, %r949, %r1024;
	mad.lo.s32 	%r1032, %r1026, 360, %r1029;
	mov.u32 	%r1033, 0;
	max.s32 	%r1034, %r1033, %r130;
	add.s32 	%r1035, %r1032, %r1034;
	add.s32 	%r1036, %r1035, %r1031;
	add.s32 	%r2191, %r1036, -30;
	bra.uni 	BB34_237;

BB34_259:
	sub.s32 	%r2192, %r965, %r153;

BB34_261:
	cvt.rn.f64.s32	%fd1191, %r2192;
	div.rn.f64 	%fd242, %fd1191, 0d4076800000000000;
	setp.eq.s32	%p318, %r538, 0;
	@%p318 bra 	BB34_281;
	bra.uni 	BB34_262;

BB34_281:
	fma.rn.f64 	%fd2135, %fd2372, %fd242, 0d3FF0000000000000;
	bra.uni 	BB34_282;

BB34_235:
	sub.s32 	%r2191, %r965, %r2139;

BB34_237:
	cvt.rn.f64.s32	%fd1153, %r2191;
	div.rn.f64 	%fd222, %fd1153, 0d4076800000000000;
	setp.eq.s32	%p290, %r538, 0;
	@%p290 bra 	BB34_257;
	bra.uni 	BB34_238;

BB34_257:
	fma.rn.f64 	%fd2135, %fd2372, %fd222, 0d3FF0000000000000;
	bra.uni 	BB34_282;

BB34_262:
	setp.eq.s32	%p319, %r538, 1;
	@%p319 bra 	BB34_267;
	bra.uni 	BB34_263;

BB34_267:
	mul.f64 	%fd247, %fd242, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd247;
	}
	bfe.u32 	%r1097, %r189, 20, 11;
	add.s32 	%r1098, %r1097, -1012;
	mov.b64 	 %rd85, %fd247;
	shl.b64 	%rd18, %rd85, %r1098;
	setp.eq.s64	%p324, %rd18, -9223372036854775808;
	abs.f64 	%fd248, %fd195;
	// Callseq Start 34
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd248;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd247;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2134, [retval0+0];
	
	//{
	}// Callseq End 34
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd195;
	}
	setp.lt.s32	%p325, %r190, 0;
	and.pred  	%p10, %p325, %p324;
	@!%p10 bra 	BB34_269;
	bra.uni 	BB34_268;

BB34_268:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1099}, %fd2134;
	}
	xor.b32  	%r1100, %r1099, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1101, %temp}, %fd2134;
	}
	mov.b64 	%fd2134, {%r1101, %r1100};

BB34_269:
	mov.f64 	%fd2133, %fd2134;
	setp.eq.f64	%p326, %fd195, 0d0000000000000000;
	@%p326 bra 	BB34_272;
	bra.uni 	BB34_270;

BB34_272:
	selp.b32	%r1102, %r190, 0, %p324;
	or.b32  	%r1103, %r1102, 2146435072;
	setp.lt.s32	%p330, %r189, 0;
	selp.b32	%r1104, %r1103, %r1102, %p330;
	mov.u32 	%r1105, 0;
	mov.b64 	%fd2133, {%r1105, %r1104};
	bra.uni 	BB34_273;

BB34_238:
	setp.eq.s32	%p291, %r538, 1;
	@%p291 bra 	BB34_243;
	bra.uni 	BB34_239;

BB34_243:
	mul.f64 	%fd227, %fd222, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r181}, %fd227;
	}
	bfe.u32 	%r1049, %r181, 20, 11;
	add.s32 	%r1050, %r1049, -1012;
	mov.b64 	 %rd84, %fd227;
	shl.b64 	%rd17, %rd84, %r1050;
	setp.eq.s64	%p296, %rd17, -9223372036854775808;
	abs.f64 	%fd228, %fd195;
	// Callseq Start 33
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd228;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd227;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2127, [retval0+0];
	
	//{
	}// Callseq End 33
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r182}, %fd195;
	}
	setp.lt.s32	%p297, %r182, 0;
	and.pred  	%p9, %p297, %p296;
	@!%p9 bra 	BB34_245;
	bra.uni 	BB34_244;

BB34_244:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1051}, %fd2127;
	}
	xor.b32  	%r1052, %r1051, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1053, %temp}, %fd2127;
	}
	mov.b64 	%fd2127, {%r1053, %r1052};

BB34_245:
	mov.f64 	%fd2126, %fd2127;
	setp.eq.f64	%p298, %fd195, 0d0000000000000000;
	@%p298 bra 	BB34_248;
	bra.uni 	BB34_246;

BB34_248:
	selp.b32	%r1054, %r182, 0, %p296;
	or.b32  	%r1055, %r1054, 2146435072;
	setp.lt.s32	%p302, %r181, 0;
	selp.b32	%r1056, %r1055, %r1054, %p302;
	mov.u32 	%r1057, 0;
	mov.b64 	%fd2126, {%r1057, %r1056};
	bra.uni 	BB34_249;

BB34_263:
	mov.f64 	%fd2135, 0d0000000000000000;
	setp.ne.s32	%p320, %r538, 2;
	@%p320 bra 	BB34_282;

	mul.f64 	%fd243, %fd2372, %fd242;
	mov.f64 	%fd1193, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1194, %fd243, %fd1193;
	mov.f64 	%fd1195, 0d4338000000000000;
	add.rn.f64 	%fd1196, %fd1194, %fd1195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r186, %temp}, %fd1196;
	}
	mov.f64 	%fd1197, 0dC338000000000000;
	add.rn.f64 	%fd1198, %fd1196, %fd1197;
	mov.f64 	%fd1199, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1200, %fd1198, %fd1199, %fd243;
	mov.f64 	%fd1201, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1202, %fd1198, %fd1201, %fd1200;
	mov.f64 	%fd1203, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1204, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1205, %fd1204, %fd1202, %fd1203;
	mov.f64 	%fd1206, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1207, %fd1205, %fd1202, %fd1206;
	mov.f64 	%fd1208, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1209, %fd1207, %fd1202, %fd1208;
	mov.f64 	%fd1210, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1211, %fd1209, %fd1202, %fd1210;
	mov.f64 	%fd1212, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1213, %fd1211, %fd1202, %fd1212;
	mov.f64 	%fd1214, 0d3F81111111122322;
	fma.rn.f64 	%fd1215, %fd1213, %fd1202, %fd1214;
	mov.f64 	%fd1216, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1217, %fd1215, %fd1202, %fd1216;
	mov.f64 	%fd1218, 0d3FC5555555555511;
	fma.rn.f64 	%fd1219, %fd1217, %fd1202, %fd1218;
	mov.f64 	%fd1220, 0d3FE000000000000B;
	fma.rn.f64 	%fd1221, %fd1219, %fd1202, %fd1220;
	mov.f64 	%fd1222, 0d3FF0000000000000;
	fma.rn.f64 	%fd1223, %fd1221, %fd1202, %fd1222;
	fma.rn.f64 	%fd1224, %fd1223, %fd1202, %fd1222;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r187, %temp}, %fd1224;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r188}, %fd1224;
	}
	shl.b32 	%r1085, %r186, 20;
	add.s32 	%r1086, %r188, %r1085;
	mov.b64 	%fd2135, {%r187, %r1086};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1087}, %fd243;
	}
	mov.b32 	 %f39, %r1087;
	abs.f32 	%f10, %f39;
	setp.lt.f32	%p321, %f10, 0f4086232B;
	@%p321 bra 	BB34_282;

	setp.lt.f64	%p322, %fd243, 0d0000000000000000;
	add.f64 	%fd1225, %fd243, 0d7FF0000000000000;
	selp.f64	%fd2135, 0d0000000000000000, %fd1225, %p322;
	setp.geu.f32	%p323, %f10, 0f40874800;
	@%p323 bra 	BB34_282;

	shr.u32 	%r1088, %r186, 31;
	add.s32 	%r1089, %r186, %r1088;
	shr.s32 	%r1090, %r1089, 1;
	shl.b32 	%r1091, %r1090, 20;
	add.s32 	%r1092, %r1091, %r188;
	mov.b64 	%fd1226, {%r187, %r1092};
	sub.s32 	%r1093, %r186, %r1090;
	shl.b32 	%r1094, %r1093, 20;
	add.s32 	%r1095, %r1094, 1072693248;
	mov.u32 	%r1096, 0;
	mov.b64 	%fd1227, {%r1096, %r1095};
	mul.f64 	%fd2135, %fd1226, %fd1227;
	bra.uni 	BB34_282;

BB34_239:
	mov.f64 	%fd2135, 0d0000000000000000;
	setp.ne.s32	%p292, %r538, 2;
	@%p292 bra 	BB34_282;

	mul.f64 	%fd223, %fd2372, %fd222;
	mov.f64 	%fd1155, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1156, %fd223, %fd1155;
	mov.f64 	%fd1157, 0d4338000000000000;
	add.rn.f64 	%fd1158, %fd1156, %fd1157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r178, %temp}, %fd1158;
	}
	mov.f64 	%fd1159, 0dC338000000000000;
	add.rn.f64 	%fd1160, %fd1158, %fd1159;
	mov.f64 	%fd1161, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1162, %fd1160, %fd1161, %fd223;
	mov.f64 	%fd1163, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1164, %fd1160, %fd1163, %fd1162;
	mov.f64 	%fd1165, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1166, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1167, %fd1166, %fd1164, %fd1165;
	mov.f64 	%fd1168, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1169, %fd1167, %fd1164, %fd1168;
	mov.f64 	%fd1170, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1171, %fd1169, %fd1164, %fd1170;
	mov.f64 	%fd1172, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1173, %fd1171, %fd1164, %fd1172;
	mov.f64 	%fd1174, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1175, %fd1173, %fd1164, %fd1174;
	mov.f64 	%fd1176, 0d3F81111111122322;
	fma.rn.f64 	%fd1177, %fd1175, %fd1164, %fd1176;
	mov.f64 	%fd1178, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1179, %fd1177, %fd1164, %fd1178;
	mov.f64 	%fd1180, 0d3FC5555555555511;
	fma.rn.f64 	%fd1181, %fd1179, %fd1164, %fd1180;
	mov.f64 	%fd1182, 0d3FE000000000000B;
	fma.rn.f64 	%fd1183, %fd1181, %fd1164, %fd1182;
	mov.f64 	%fd1184, 0d3FF0000000000000;
	fma.rn.f64 	%fd1185, %fd1183, %fd1164, %fd1184;
	fma.rn.f64 	%fd1186, %fd1185, %fd1164, %fd1184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r179, %temp}, %fd1186;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r180}, %fd1186;
	}
	shl.b32 	%r1037, %r178, 20;
	add.s32 	%r1038, %r180, %r1037;
	mov.b64 	%fd2135, {%r179, %r1038};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1039}, %fd223;
	}
	mov.b32 	 %f38, %r1039;
	abs.f32 	%f9, %f38;
	setp.lt.f32	%p293, %f9, 0f4086232B;
	@%p293 bra 	BB34_282;

	setp.lt.f64	%p294, %fd223, 0d0000000000000000;
	add.f64 	%fd1187, %fd223, 0d7FF0000000000000;
	selp.f64	%fd2135, 0d0000000000000000, %fd1187, %p294;
	setp.geu.f32	%p295, %f9, 0f40874800;
	@%p295 bra 	BB34_282;

	shr.u32 	%r1040, %r178, 31;
	add.s32 	%r1041, %r178, %r1040;
	shr.s32 	%r1042, %r1041, 1;
	shl.b32 	%r1043, %r1042, 20;
	add.s32 	%r1044, %r1043, %r180;
	mov.b64 	%fd1188, {%r179, %r1044};
	sub.s32 	%r1045, %r178, %r1042;
	shl.b32 	%r1046, %r1045, 20;
	add.s32 	%r1047, %r1046, 1072693248;
	mov.u32 	%r1048, 0;
	mov.b64 	%fd1189, {%r1048, %r1047};
	mul.f64 	%fd2135, %fd1188, %fd1189;
	bra.uni 	BB34_282;

BB34_270:
	setp.gt.s32	%p327, %r190, -1;
	@%p327 bra 	BB34_273;

	cvt.rzi.f64.f64	%fd1228, %fd247;
	setp.neu.f64	%p328, %fd1228, %fd247;
	selp.f64	%fd2133, 0dFFF8000000000000, %fd2133, %p328;

BB34_273:
	mov.f64 	%fd254, %fd2133;
	add.f64 	%fd255, %fd247, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1106}, %fd255;
	}
	and.b32  	%r1107, %r1106, 2146435072;
	setp.ne.s32	%p331, %r1107, 2146435072;
	mov.f64 	%fd2132, %fd254;
	@%p331 bra 	BB34_280;

	setp.gtu.f64	%p332, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2132, %fd255;
	@%p332 bra 	BB34_280;

	abs.f64 	%fd256, %fd247;
	setp.gtu.f64	%p333, %fd256, 0d7FF0000000000000;
	mov.f64 	%fd2131, %fd255;
	mov.f64 	%fd2132, %fd2131;
	@%p333 bra 	BB34_280;

	setp.eq.f64	%p334, %fd256, 0d7FF0000000000000;
	@%p334 bra 	BB34_279;
	bra.uni 	BB34_277;

BB34_279:
	setp.eq.f64	%p336, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p337, %fd248, 0d3FF0000000000000;
	selp.b32	%r1114, 2146435072, 0, %p337;
	xor.b32  	%r1115, %r1114, 2146435072;
	setp.lt.s32	%p338, %r189, 0;
	selp.b32	%r1116, %r1115, %r1114, %p338;
	selp.b32	%r1117, 1072693248, %r1116, %p336;
	mov.u32 	%r1118, 0;
	mov.b64 	%fd2132, {%r1118, %r1117};
	bra.uni 	BB34_280;

BB34_246:
	setp.gt.s32	%p299, %r182, -1;
	@%p299 bra 	BB34_249;

	cvt.rzi.f64.f64	%fd1190, %fd227;
	setp.neu.f64	%p300, %fd1190, %fd227;
	selp.f64	%fd2126, 0dFFF8000000000000, %fd2126, %p300;

BB34_249:
	mov.f64 	%fd234, %fd2126;
	add.f64 	%fd235, %fd227, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1058}, %fd235;
	}
	and.b32  	%r1059, %r1058, 2146435072;
	setp.ne.s32	%p303, %r1059, 2146435072;
	mov.f64 	%fd2125, %fd234;
	@%p303 bra 	BB34_256;

	setp.gtu.f64	%p304, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2125, %fd235;
	@%p304 bra 	BB34_256;

	abs.f64 	%fd236, %fd227;
	setp.gtu.f64	%p305, %fd236, 0d7FF0000000000000;
	mov.f64 	%fd2124, %fd235;
	mov.f64 	%fd2125, %fd2124;
	@%p305 bra 	BB34_256;

	setp.eq.f64	%p306, %fd236, 0d7FF0000000000000;
	@%p306 bra 	BB34_255;
	bra.uni 	BB34_253;

BB34_255:
	setp.eq.f64	%p308, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p309, %fd228, 0d3FF0000000000000;
	selp.b32	%r1066, 2146435072, 0, %p309;
	xor.b32  	%r1067, %r1066, 2146435072;
	setp.lt.s32	%p310, %r181, 0;
	selp.b32	%r1068, %r1067, %r1066, %p310;
	selp.b32	%r1069, 1072693248, %r1068, %p308;
	mov.u32 	%r1070, 0;
	mov.b64 	%fd2125, {%r1070, %r1069};
	bra.uni 	BB34_256;

BB34_277:
	setp.neu.f64	%p335, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2132, %fd254;
	@%p335 bra 	BB34_280;

	shr.s32 	%r1108, %r189, 31;
	and.b32  	%r1109, %r1108, -2146435072;
	add.s32 	%r1110, %r1109, 2146435072;
	or.b32  	%r1111, %r1110, -2147483648;
	selp.b32	%r1112, %r1111, %r1110, %p10;
	mov.u32 	%r1113, 0;
	mov.b64 	%fd2132, {%r1113, %r1112};

BB34_280:
	setp.eq.f64	%p339, %fd247, 0d0000000000000000;
	setp.eq.f64	%p340, %fd195, 0d3FF0000000000000;
	or.pred  	%p341, %p340, %p339;
	selp.f64	%fd2135, 0d3FF0000000000000, %fd2132, %p341;
	bra.uni 	BB34_282;

BB34_253:
	setp.neu.f64	%p307, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2125, %fd234;
	@%p307 bra 	BB34_256;

	shr.s32 	%r1060, %r181, 31;
	and.b32  	%r1061, %r1060, -2146435072;
	add.s32 	%r1062, %r1061, 2146435072;
	or.b32  	%r1063, %r1062, -2147483648;
	selp.b32	%r1064, %r1063, %r1062, %p9;
	mov.u32 	%r1065, 0;
	mov.b64 	%fd2125, {%r1065, %r1064};

BB34_256:
	setp.eq.f64	%p311, %fd227, 0d0000000000000000;
	setp.eq.f64	%p312, %fd195, 0d3FF0000000000000;
	or.pred  	%p313, %p312, %p311;
	selp.f64	%fd2135, 0d3FF0000000000000, %fd2125, %p313;

BB34_282:
	rcp.rn.f64 	%fd1229, %fd2135;
	mul.f64 	%fd2111, %fd2111, %fd1229;
	fma.rn.f64 	%fd2198, %fd2120, %fd2111, %fd2198;
	mov.u16 	%rs43, 0;
	mov.u32 	%r2177, %r154;
	mov.u32 	%r2181, %r155;
	mov.u32 	%r2185, %r156;
	mov.u32 	%r2189, %r157;

BB34_283:
	mov.f64 	%fd2197, %fd2198;
	mov.u32 	%r2188, %r2189;
	mov.u32 	%r2184, %r2185;
	mov.u32 	%r2180, %r2181;
	mov.u32 	%r2176, %r2177;
	add.s32 	%r2173, %r2173, 1;
	setp.lt.s32	%p342, %r2173, %r545;
	mov.f64 	%fd2183, %fd2197;
	mov.f64 	%fd2196, %fd2183;
	@%p342 bra 	BB34_206;

BB34_284:
	mov.f64 	%fd267, %fd2196;
	mov.f64 	%fd2153, %fd1109;
	mov.f64 	%fd2193, %fd1109;
	@%p67 bra 	BB34_349;

	div.rn.f64 	%fd1234, %fd2372, %fd796;
	add.f64 	%fd268, %fd1234, 0d3FF0000000000000;
	rcp.rn.f64 	%fd269, %fd796;
	mov.f64 	%fd2194, 0d0000000000000000;
	mov.f64 	%fd2153, %fd2194;
	mov.u32 	%r2193, 0;

BB34_286:
	mov.f64 	%fd2178, %fd2194;
	mov.f64 	%fd2195, %fd2178;
	mul.wide.s32 	%rd86, %r2193, 56;
	add.s64 	%rd87, %rd61, %rd86;
	add.s64 	%rd20, %rd87, 12;
	ld.u32 	%r1120, [%rd87+12];
	setp.gt.s32	%p344, %r2139, %r1120;
	@%p344 bra 	BB34_348;

	setp.eq.s32	%p345, %r537, 0;
	ld.v2.u32 	{%r1121, %r1122}, [%rd20+-4];
	ld.v2.u32 	{%r1123, %r1124}, [%rd20+-12];
	@%p345 bra 	BB34_289;
	bra.uni 	BB34_288;

BB34_289:
	setp.lt.s32	%p346, %r2137, 30;
	setp.eq.s32	%p347, %r1124, 31;
	and.pred  	%p348, %p347, %p346;
	selp.b32	%r1125, 1, %r1124, %p348;
	selp.u32	%r1126, 1, 0, %p348;
	sub.s32 	%r1127, %r1121, %r2136;
	sub.s32 	%r1128, %r1123, %r2138;
	add.s32 	%r1129, %r1128, %r1126;
	mul.lo.s32 	%r1130, %r1129, 30;
	min.s32 	%r1132, %r949, %r1125;
	mad.lo.s32 	%r1133, %r1127, 360, %r1130;
	mov.u32 	%r1134, 0;
	max.s32 	%r1135, %r1134, %r130;
	add.s32 	%r1136, %r1133, %r1135;
	add.s32 	%r1137, %r1136, %r1132;
	add.s32 	%r2194, %r1137, -30;
	bra.uni 	BB34_290;

BB34_288:
	sub.s32 	%r2194, %r1122, %r2139;

BB34_290:
	cvt.rn.f64.s32	%fd1235, %r2194;
	div.rn.f64 	%fd272, %fd1235, 0d4076800000000000;
	ld.f64 	%fd2144, [%rd20+36];
	setp.neu.f64	%p349, %fd2144, 0dBFF0000000000000;
	@%p349 bra 	BB34_316;

	setp.eq.s32	%p350, %r544, 0;
	ld.v2.u32 	{%r1138, %r1139}, [%rd20+12];
	ld.v2.u32 	{%r1140, %r1141}, [%rd20+4];
	ld.v2.u32 	{%r1142, %r1143}, [%rd20+28];
	ld.v2.u32 	{%r1144, %r1145}, [%rd20+20];
	@%p350 bra 	BB34_293;
	bra.uni 	BB34_292;

BB34_293:
	setp.lt.s32	%p351, %r1141, 30;
	setp.eq.s32	%p352, %r1145, 31;
	and.pred  	%p353, %p352, %p351;
	selp.b32	%r1146, 1, %r1145, %p353;
	selp.u32	%r1147, 1, 0, %p353;
	sub.s32 	%r1148, %r1142, %r1138;
	sub.s32 	%r1149, %r1144, %r1140;
	add.s32 	%r1150, %r1149, %r1147;
	mul.lo.s32 	%r1151, %r1150, 30;
	sub.s32 	%r1153, %r949, %r1141;
	mov.u32 	%r1154, 0;
	max.s32 	%r1155, %r1154, %r1153;
	min.s32 	%r1156, %r949, %r1146;
	mad.lo.s32 	%r1157, %r1148, 360, %r1151;
	add.s32 	%r1158, %r1157, %r1155;
	add.s32 	%r1159, %r1158, %r1156;
	add.s32 	%r2195, %r1159, -30;
	bra.uni 	BB34_294;

BB34_292:
	sub.s32 	%r2195, %r1143, %r1139;

BB34_294:
	cvt.rn.f64.s32	%fd1236, %r2195;
	div.rn.f64 	%fd274, %fd1236, 0d4076800000000000;
	setp.eq.s32	%p354, %r541, 0;
	@%p354 bra 	BB34_314;
	bra.uni 	BB34_295;

BB34_314:
	fma.rn.f64 	%fd2143, %fd798, %fd274, 0d3FF0000000000000;
	bra.uni 	BB34_315;

BB34_295:
	setp.eq.s32	%p355, %r541, 1;
	@%p355 bra 	BB34_300;
	bra.uni 	BB34_296;

BB34_300:
	mul.f64 	%fd279, %fd799, %fd274;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r218}, %fd279;
	}
	bfe.u32 	%r1172, %r218, 20, 11;
	add.s32 	%r1173, %r1172, -1012;
	mov.b64 	 %rd88, %fd279;
	shl.b64 	%rd21, %rd88, %r1173;
	setp.eq.s64	%p360, %rd21, -9223372036854775808;
	abs.f64 	%fd280, %fd184;
	// Callseq Start 35
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd279;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2142, [retval0+0];
	
	//{
	}// Callseq End 35
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd184;
	}
	setp.lt.s32	%p361, %r219, 0;
	and.pred  	%p11, %p361, %p360;
	@!%p11 bra 	BB34_302;
	bra.uni 	BB34_301;

BB34_301:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1174}, %fd2142;
	}
	xor.b32  	%r1175, %r1174, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1176, %temp}, %fd2142;
	}
	mov.b64 	%fd2142, {%r1176, %r1175};

BB34_302:
	mov.f64 	%fd2141, %fd2142;
	setp.eq.f64	%p362, %fd184, 0d0000000000000000;
	@%p362 bra 	BB34_305;
	bra.uni 	BB34_303;

BB34_305:
	selp.b32	%r1177, %r219, 0, %p360;
	or.b32  	%r1178, %r1177, 2146435072;
	setp.lt.s32	%p366, %r218, 0;
	selp.b32	%r1179, %r1178, %r1177, %p366;
	mov.u32 	%r1180, 0;
	mov.b64 	%fd2141, {%r1180, %r1179};
	bra.uni 	BB34_306;

BB34_296:
	mov.f64 	%fd2143, 0d0000000000000000;
	setp.ne.s32	%p356, %r541, 2;
	@%p356 bra 	BB34_315;

	mul.f64 	%fd275, %fd798, %fd274;
	mov.f64 	%fd1238, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1239, %fd275, %fd1238;
	mov.f64 	%fd1240, 0d4338000000000000;
	add.rn.f64 	%fd1241, %fd1239, %fd1240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r215, %temp}, %fd1241;
	}
	mov.f64 	%fd1242, 0dC338000000000000;
	add.rn.f64 	%fd1243, %fd1241, %fd1242;
	mov.f64 	%fd1244, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1245, %fd1243, %fd1244, %fd275;
	mov.f64 	%fd1246, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1247, %fd1243, %fd1246, %fd1245;
	mov.f64 	%fd1248, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1249, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1250, %fd1249, %fd1247, %fd1248;
	mov.f64 	%fd1251, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1252, %fd1250, %fd1247, %fd1251;
	mov.f64 	%fd1253, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1254, %fd1252, %fd1247, %fd1253;
	mov.f64 	%fd1255, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1256, %fd1254, %fd1247, %fd1255;
	mov.f64 	%fd1257, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1258, %fd1256, %fd1247, %fd1257;
	mov.f64 	%fd1259, 0d3F81111111122322;
	fma.rn.f64 	%fd1260, %fd1258, %fd1247, %fd1259;
	mov.f64 	%fd1261, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1262, %fd1260, %fd1247, %fd1261;
	mov.f64 	%fd1263, 0d3FC5555555555511;
	fma.rn.f64 	%fd1264, %fd1262, %fd1247, %fd1263;
	mov.f64 	%fd1265, 0d3FE000000000000B;
	fma.rn.f64 	%fd1266, %fd1264, %fd1247, %fd1265;
	mov.f64 	%fd1267, 0d3FF0000000000000;
	fma.rn.f64 	%fd1268, %fd1266, %fd1247, %fd1267;
	fma.rn.f64 	%fd1269, %fd1268, %fd1247, %fd1267;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r216, %temp}, %fd1269;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r217}, %fd1269;
	}
	shl.b32 	%r1160, %r215, 20;
	add.s32 	%r1161, %r217, %r1160;
	mov.b64 	%fd2143, {%r216, %r1161};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1162}, %fd275;
	}
	mov.b32 	 %f40, %r1162;
	abs.f32 	%f11, %f40;
	setp.lt.f32	%p357, %f11, 0f4086232B;
	@%p357 bra 	BB34_315;

	setp.lt.f64	%p358, %fd275, 0d0000000000000000;
	add.f64 	%fd1270, %fd275, 0d7FF0000000000000;
	selp.f64	%fd2143, 0d0000000000000000, %fd1270, %p358;
	setp.geu.f32	%p359, %f11, 0f40874800;
	@%p359 bra 	BB34_315;

	shr.u32 	%r1163, %r215, 31;
	add.s32 	%r1164, %r215, %r1163;
	shr.s32 	%r1165, %r1164, 1;
	shl.b32 	%r1166, %r1165, 20;
	add.s32 	%r1167, %r1166, %r217;
	mov.b64 	%fd1271, {%r216, %r1167};
	sub.s32 	%r1168, %r215, %r1165;
	shl.b32 	%r1169, %r1168, 20;
	add.s32 	%r1170, %r1169, 1072693248;
	mov.u32 	%r1171, 0;
	mov.b64 	%fd1272, {%r1171, %r1170};
	mul.f64 	%fd2143, %fd1271, %fd1272;
	bra.uni 	BB34_315;

BB34_303:
	setp.gt.s32	%p363, %r219, -1;
	@%p363 bra 	BB34_306;

	cvt.rzi.f64.f64	%fd1273, %fd279;
	setp.neu.f64	%p364, %fd1273, %fd279;
	selp.f64	%fd2141, 0dFFF8000000000000, %fd2141, %p364;

BB34_306:
	mov.f64 	%fd286, %fd2141;
	add.f64 	%fd287, %fd279, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1181}, %fd287;
	}
	and.b32  	%r1182, %r1181, 2146435072;
	setp.ne.s32	%p367, %r1182, 2146435072;
	mov.f64 	%fd2140, %fd286;
	@%p367 bra 	BB34_313;

	setp.gtu.f64	%p368, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2140, %fd287;
	@%p368 bra 	BB34_313;

	abs.f64 	%fd288, %fd279;
	setp.gtu.f64	%p369, %fd288, 0d7FF0000000000000;
	mov.f64 	%fd2139, %fd287;
	mov.f64 	%fd2140, %fd2139;
	@%p369 bra 	BB34_313;

	setp.eq.f64	%p370, %fd288, 0d7FF0000000000000;
	@%p370 bra 	BB34_312;
	bra.uni 	BB34_310;

BB34_312:
	setp.eq.f64	%p372, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p373, %fd280, 0d3FF0000000000000;
	selp.b32	%r1189, 2146435072, 0, %p373;
	xor.b32  	%r1190, %r1189, 2146435072;
	setp.lt.s32	%p374, %r218, 0;
	selp.b32	%r1191, %r1190, %r1189, %p374;
	selp.b32	%r1192, 1072693248, %r1191, %p372;
	mov.u32 	%r1193, 0;
	mov.b64 	%fd2140, {%r1193, %r1192};
	bra.uni 	BB34_313;

BB34_310:
	setp.neu.f64	%p371, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2140, %fd286;
	@%p371 bra 	BB34_313;

	shr.s32 	%r1183, %r218, 31;
	and.b32  	%r1184, %r1183, -2146435072;
	add.s32 	%r1185, %r1184, 2146435072;
	or.b32  	%r1186, %r1185, -2147483648;
	selp.b32	%r1187, %r1186, %r1185, %p11;
	mov.u32 	%r1188, 0;
	mov.b64 	%fd2140, {%r1188, %r1187};

BB34_313:
	setp.eq.f64	%p375, %fd279, 0d0000000000000000;
	setp.eq.f64	%p376, %fd184, 0d3FF0000000000000;
	or.pred  	%p377, %p376, %p375;
	selp.f64	%fd2143, 0d3FF0000000000000, %fd2140, %p377;

BB34_315:
	add.f64 	%fd1274, %fd2143, 0dBFF0000000000000;
	mul.f64 	%fd2144, %fd1274, 0d4059000000000000;

BB34_316:
	setp.eq.s32	%p378, %r538, 0;
	@%p378 bra 	BB34_336;
	bra.uni 	BB34_317;

BB34_336:
	fma.rn.f64 	%fd2152, %fd2372, %fd272, 0d3FF0000000000000;
	bra.uni 	BB34_337;

BB34_317:
	setp.eq.s32	%p379, %r538, 1;
	@%p379 bra 	BB34_322;
	bra.uni 	BB34_318;

BB34_322:
	mul.f64 	%fd301, %fd272, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r223}, %fd301;
	}
	bfe.u32 	%r1206, %r223, 20, 11;
	add.s32 	%r1207, %r1206, -1012;
	mov.b64 	 %rd89, %fd301;
	shl.b64 	%rd22, %rd89, %r1207;
	setp.eq.s64	%p384, %rd22, -9223372036854775808;
	abs.f64 	%fd302, %fd268;
	// Callseq Start 36
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd301;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2151, [retval0+0];
	
	//{
	}// Callseq End 36
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r224}, %fd268;
	}
	setp.lt.s32	%p385, %r224, 0;
	and.pred  	%p12, %p385, %p384;
	@!%p12 bra 	BB34_324;
	bra.uni 	BB34_323;

BB34_323:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1208}, %fd2151;
	}
	xor.b32  	%r1209, %r1208, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1210, %temp}, %fd2151;
	}
	mov.b64 	%fd2151, {%r1210, %r1209};

BB34_324:
	mov.f64 	%fd2150, %fd2151;
	setp.eq.f64	%p386, %fd268, 0d0000000000000000;
	@%p386 bra 	BB34_327;
	bra.uni 	BB34_325;

BB34_327:
	selp.b32	%r1211, %r224, 0, %p384;
	or.b32  	%r1212, %r1211, 2146435072;
	setp.lt.s32	%p390, %r223, 0;
	selp.b32	%r1213, %r1212, %r1211, %p390;
	mov.u32 	%r1214, 0;
	mov.b64 	%fd2150, {%r1214, %r1213};
	bra.uni 	BB34_328;

BB34_318:
	mov.f64 	%fd2152, 0d0000000000000000;
	setp.ne.s32	%p380, %r538, 2;
	@%p380 bra 	BB34_337;

	mul.f64 	%fd297, %fd2372, %fd272;
	mov.f64 	%fd1276, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1277, %fd297, %fd1276;
	mov.f64 	%fd1278, 0d4338000000000000;
	add.rn.f64 	%fd1279, %fd1277, %fd1278;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r220, %temp}, %fd1279;
	}
	mov.f64 	%fd1280, 0dC338000000000000;
	add.rn.f64 	%fd1281, %fd1279, %fd1280;
	mov.f64 	%fd1282, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1283, %fd1281, %fd1282, %fd297;
	mov.f64 	%fd1284, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1285, %fd1281, %fd1284, %fd1283;
	mov.f64 	%fd1286, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1287, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1288, %fd1287, %fd1285, %fd1286;
	mov.f64 	%fd1289, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1290, %fd1288, %fd1285, %fd1289;
	mov.f64 	%fd1291, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1292, %fd1290, %fd1285, %fd1291;
	mov.f64 	%fd1293, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1294, %fd1292, %fd1285, %fd1293;
	mov.f64 	%fd1295, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1296, %fd1294, %fd1285, %fd1295;
	mov.f64 	%fd1297, 0d3F81111111122322;
	fma.rn.f64 	%fd1298, %fd1296, %fd1285, %fd1297;
	mov.f64 	%fd1299, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1300, %fd1298, %fd1285, %fd1299;
	mov.f64 	%fd1301, 0d3FC5555555555511;
	fma.rn.f64 	%fd1302, %fd1300, %fd1285, %fd1301;
	mov.f64 	%fd1303, 0d3FE000000000000B;
	fma.rn.f64 	%fd1304, %fd1302, %fd1285, %fd1303;
	mov.f64 	%fd1305, 0d3FF0000000000000;
	fma.rn.f64 	%fd1306, %fd1304, %fd1285, %fd1305;
	fma.rn.f64 	%fd1307, %fd1306, %fd1285, %fd1305;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r221, %temp}, %fd1307;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r222}, %fd1307;
	}
	shl.b32 	%r1194, %r220, 20;
	add.s32 	%r1195, %r222, %r1194;
	mov.b64 	%fd2152, {%r221, %r1195};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1196}, %fd297;
	}
	mov.b32 	 %f41, %r1196;
	abs.f32 	%f12, %f41;
	setp.lt.f32	%p381, %f12, 0f4086232B;
	@%p381 bra 	BB34_337;

	setp.lt.f64	%p382, %fd297, 0d0000000000000000;
	add.f64 	%fd1308, %fd297, 0d7FF0000000000000;
	selp.f64	%fd2152, 0d0000000000000000, %fd1308, %p382;
	setp.geu.f32	%p383, %f12, 0f40874800;
	@%p383 bra 	BB34_337;

	shr.u32 	%r1197, %r220, 31;
	add.s32 	%r1198, %r220, %r1197;
	shr.s32 	%r1199, %r1198, 1;
	shl.b32 	%r1200, %r1199, 20;
	add.s32 	%r1201, %r1200, %r222;
	mov.b64 	%fd1309, {%r221, %r1201};
	sub.s32 	%r1202, %r220, %r1199;
	shl.b32 	%r1203, %r1202, 20;
	add.s32 	%r1204, %r1203, 1072693248;
	mov.u32 	%r1205, 0;
	mov.b64 	%fd1310, {%r1205, %r1204};
	mul.f64 	%fd2152, %fd1309, %fd1310;
	bra.uni 	BB34_337;

BB34_325:
	setp.gt.s32	%p387, %r224, -1;
	@%p387 bra 	BB34_328;

	cvt.rzi.f64.f64	%fd1311, %fd301;
	setp.neu.f64	%p388, %fd1311, %fd301;
	selp.f64	%fd2150, 0dFFF8000000000000, %fd2150, %p388;

BB34_328:
	mov.f64 	%fd308, %fd2150;
	add.f64 	%fd309, %fd301, %fd268;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1215}, %fd309;
	}
	and.b32  	%r1216, %r1215, 2146435072;
	setp.ne.s32	%p391, %r1216, 2146435072;
	mov.f64 	%fd2149, %fd308;
	@%p391 bra 	BB34_335;

	setp.gtu.f64	%p392, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2149, %fd309;
	@%p392 bra 	BB34_335;

	abs.f64 	%fd310, %fd301;
	setp.gtu.f64	%p393, %fd310, 0d7FF0000000000000;
	mov.f64 	%fd2148, %fd309;
	mov.f64 	%fd2149, %fd2148;
	@%p393 bra 	BB34_335;

	setp.eq.f64	%p394, %fd310, 0d7FF0000000000000;
	@%p394 bra 	BB34_334;
	bra.uni 	BB34_332;

BB34_334:
	setp.eq.f64	%p396, %fd268, 0dBFF0000000000000;
	setp.gt.f64	%p397, %fd302, 0d3FF0000000000000;
	selp.b32	%r1223, 2146435072, 0, %p397;
	xor.b32  	%r1224, %r1223, 2146435072;
	setp.lt.s32	%p398, %r223, 0;
	selp.b32	%r1225, %r1224, %r1223, %p398;
	selp.b32	%r1226, 1072693248, %r1225, %p396;
	mov.u32 	%r1227, 0;
	mov.b64 	%fd2149, {%r1227, %r1226};
	bra.uni 	BB34_335;

BB34_332:
	setp.neu.f64	%p395, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2149, %fd308;
	@%p395 bra 	BB34_335;

	shr.s32 	%r1217, %r223, 31;
	and.b32  	%r1218, %r1217, -2146435072;
	add.s32 	%r1219, %r1218, 2146435072;
	or.b32  	%r1220, %r1219, -2147483648;
	selp.b32	%r1221, %r1220, %r1219, %p12;
	mov.u32 	%r1222, 0;
	mov.b64 	%fd2149, {%r1222, %r1221};

BB34_335:
	setp.eq.f64	%p399, %fd301, 0d0000000000000000;
	setp.eq.f64	%p400, %fd268, 0d3FF0000000000000;
	or.pred  	%p401, %p400, %p399;
	selp.f64	%fd2152, 0d3FF0000000000000, %fd2149, %p401;

BB34_337:
	rcp.rn.f64 	%fd317, %fd2152;
	mul.f64 	%fd318, %fd2144, %fd317;
	add.f64 	%fd2195, %fd2195, %fd318;
	@%p378 bra 	BB34_346;
	bra.uni 	BB34_338;

BB34_346:
	mul.f64 	%fd1319, %fd317, %fd318;
	mul.f64 	%fd1320, %fd272, %fd1319;
	sub.f64 	%fd2153, %fd2153, %fd1320;
	bra.uni 	BB34_347;

BB34_338:
	setp.eq.s32	%p403, %r538, 1;
	@%p403 bra 	BB34_345;
	bra.uni 	BB34_339;

BB34_345:
	mul.f64 	%fd1316, %fd272, %fd2144;
	mul.f64 	%fd1317, %fd1316, %fd317;
	div.rn.f64 	%fd1318, %fd1317, %fd268;
	sub.f64 	%fd2153, %fd2153, %fd1318;
	bra.uni 	BB34_347;

BB34_339:
	setp.eq.s32	%p404, %r538, 2;
	@%p404 bra 	BB34_344;
	bra.uni 	BB34_340;

BB34_344:
	mul.f64 	%fd1315, %fd272, %fd318;
	sub.f64 	%fd2153, %fd2153, %fd1315;
	bra.uni 	BB34_347;

BB34_340:
	setp.ne.s32	%p405, %r538, 3;
	@%p405 bra 	BB34_348;

	setp.gtu.f64	%p406, %fd272, %fd269;
	@%p406 bra 	BB34_343;
	bra.uni 	BB34_342;

BB34_343:
	mul.f64 	%fd1313, %fd272, %fd2144;
	mul.f64 	%fd1314, %fd1313, %fd317;
	div.rn.f64 	%fd321, %fd1314, %fd268;
	sub.f64 	%fd2153, %fd2153, %fd321;
	bra.uni 	BB34_347;

BB34_342:
	mul.f64 	%fd1312, %fd317, %fd318;
	mul.f64 	%fd320, %fd272, %fd1312;
	sub.f64 	%fd2153, %fd2153, %fd320;

BB34_347:

BB34_348:
	mov.f64 	%fd2194, %fd2195;
	add.s32 	%r2193, %r2193, 1;
	setp.lt.s32	%p407, %r2193, %r545;
	mov.f64 	%fd2193, %fd2194;
	@%p407 bra 	BB34_286;

BB34_349:
	setp.eq.f64	%p408, %fd2193, 0d0000000000000000;
	mov.f64 	%fd2192, %fd1109;
	@%p408 bra 	BB34_351;

	neg.f64 	%fd1322, %fd2153;
	div.rn.f64 	%fd2192, %fd1322, %fd2193;

BB34_351:
	mov.f64 	%fd2190, %fd2192;
	setp.ge.s32	%p409, %r2520, %r539;
	@%p409 bra 	BB34_837;

	ld.param.f64 	%fd2044, [_Z15getBondYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_5];
	sub.f64 	%fd2205, %fd31, %fd267;
	rcp.rn.f64 	%fd334, %fd796;
	setp.gt.f64	%p410, %fd2044, 0d3C32725DE0000000;
	selp.f64	%fd335, %fd2044, 0d3C32725DE0000000, %p410;
	mov.f64 	%fd2160, %fd2159;
	mov.u32 	%r2521, %r2520;
	mov.f64 	%fd2376, %fd2372;

BB34_353:
	mov.u32 	%r2235, %r2236;
	mov.u32 	%r2225, %r2226;
	mov.u32 	%r2215, %r2216;
	mov.u32 	%r2205, %r2206;
	mov.f64 	%fd338, %fd2159;
	mov.f64 	%fd2159, %fd2160;
	add.s32 	%r2521, %r2521, 1;
	sub.f64 	%fd1323, %fd2376, %fd2155;
	mul.f64 	%fd1324, %fd2190, %fd1323;
	sub.f64 	%fd1325, %fd1324, %fd2205;
	sub.f64 	%fd1326, %fd2376, %fd2154;
	mul.f64 	%fd1327, %fd2190, %fd1326;
	sub.f64 	%fd1328, %fd1327, %fd2205;
	mul.f64 	%fd1329, %fd1325, %fd1328;
	setp.gt.f64	%p411, %fd1329, 0d0000000000000000;
	@%p411 bra 	BB34_356;

	add.f64 	%fd1330, %fd2205, %fd2205;
	abs.f64 	%fd1331, %fd1330;
	mul.f64 	%fd1332, %fd2190, %fd338;
	abs.f64 	%fd1333, %fd1332;
	setp.gt.f64	%p412, %fd1331, %fd1333;
	@%p412 bra 	BB34_356;
	bra.uni 	BB34_355;

BB34_356:
	sub.f64 	%fd1334, %fd2155, %fd2154;
	mul.f64 	%fd2161, %fd1334, 0d3FE0000000000000;
	add.f64 	%fd2377, %fd2154, %fd2161;
	bra.uni 	BB34_357;

BB34_355:
	div.rn.f64 	%fd2161, %fd2205, %fd2190;
	sub.f64 	%fd2377, %fd2376, %fd2161;

BB34_357:
	mov.f64 	%fd2376, %fd2377;
	mov.f64 	%fd2160, %fd2161;
	abs.f64 	%fd1335, %fd2160;
	setp.lt.f64	%p413, %fd1335, %fd335;
	mov.f64 	%fd2372, %fd2376;
	@%p413 bra 	BB34_837;

	mov.f64 	%fd1336, 0d0000000000000000;
	mov.f64 	%fd2202, %fd1336;
	@%p67 bra 	BB34_438;

	div.rn.f64 	%fd1339, %fd2376, %fd796;
	add.f64 	%fd349, %fd1339, 0d3FF0000000000000;
	mov.f64 	%fd2203, 0d0000000000000000;
	mov.f64 	%fd2206, 0d3FF0000000000000;
	mov.u16 	%rs44, 1;
	mov.u32 	%r2196, 0;
	mov.u32 	%r2203, %r2205;
	mov.u32 	%r2213, %r2215;
	mov.u32 	%r2223, %r2225;
	mov.u32 	%r2233, %r2235;

BB34_360:
	mov.u32 	%r2227, %r2233;
	mov.u32 	%r236, %r2227;
	mov.u32 	%r2217, %r2223;
	mov.u32 	%r235, %r2217;
	mov.u32 	%r2207, %r2213;
	mov.u32 	%r234, %r2207;
	mov.u32 	%r2197, %r2203;
	mov.u32 	%r233, %r2197;
	mov.f64 	%fd2187, %fd2203;
	mov.f64 	%fd2204, %fd2187;
	mul.wide.s32 	%rd90, %r2196, 56;
	add.s64 	%rd91, %rd61, %rd90;
	add.s64 	%rd24, %rd91, 12;
	ld.u32 	%r1237, [%rd91+12];
	setp.gt.s32	%p415, %r2139, %r1237;
	mov.u32 	%r2204, %r233;
	mov.u32 	%r2214, %r234;
	mov.u32 	%r2224, %r235;
	mov.u32 	%r2234, %r236;
	@%p415 bra 	BB34_437;

	ld.v2.u32 	{%r1238, %r1239}, [%rd24+-4];
	mov.u32 	%r240, %r1239;
	mov.u32 	%r239, %r1238;
	ld.v2.u32 	{%r1240, %r1241}, [%rd24+-12];
	mov.u32 	%r238, %r1241;
	mov.u32 	%r237, %r1240;
	ld.f64 	%fd2215, [%rd24+36];
	setp.neu.f64	%p416, %fd2215, 0dBFF0000000000000;
	@%p416 bra 	BB34_387;

	setp.eq.s32	%p417, %r544, 0;
	ld.v2.u32 	{%r1242, %r1243}, [%rd24+12];
	ld.v2.u32 	{%r1244, %r1245}, [%rd24+4];
	ld.v2.u32 	{%r1246, %r1247}, [%rd24+28];
	ld.v2.u32 	{%r1248, %r1249}, [%rd24+20];
	@%p417 bra 	BB34_364;
	bra.uni 	BB34_363;

BB34_364:
	setp.lt.s32	%p418, %r1245, 30;
	setp.eq.s32	%p419, %r1249, 31;
	and.pred  	%p420, %p419, %p418;
	selp.b32	%r1250, 1, %r1249, %p420;
	selp.u32	%r1251, 1, 0, %p420;
	sub.s32 	%r1252, %r1246, %r1242;
	sub.s32 	%r1253, %r1248, %r1244;
	add.s32 	%r1254, %r1253, %r1251;
	mul.lo.s32 	%r1255, %r1254, 30;
	sub.s32 	%r1257, %r949, %r1245;
	mov.u32 	%r1258, 0;
	max.s32 	%r1259, %r1258, %r1257;
	min.s32 	%r1260, %r949, %r1250;
	mad.lo.s32 	%r1261, %r1252, 360, %r1255;
	add.s32 	%r1262, %r1261, %r1259;
	add.s32 	%r1263, %r1262, %r1260;
	add.s32 	%r2237, %r1263, -30;
	bra.uni 	BB34_365;

BB34_363:
	sub.s32 	%r2237, %r1247, %r1243;

BB34_365:
	cvt.rn.f64.s32	%fd1340, %r2237;
	div.rn.f64 	%fd353, %fd1340, 0d4076800000000000;
	setp.eq.s32	%p421, %r541, 0;
	@%p421 bra 	BB34_385;
	bra.uni 	BB34_366;

BB34_385:
	fma.rn.f64 	%fd2214, %fd798, %fd353, 0d3FF0000000000000;
	bra.uni 	BB34_386;

BB34_366:
	setp.eq.s32	%p422, %r541, 1;
	@%p422 bra 	BB34_371;
	bra.uni 	BB34_367;

BB34_371:
	mul.f64 	%fd358, %fd799, %fd353;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd358;
	}
	bfe.u32 	%r1276, %r255, 20, 11;
	add.s32 	%r1277, %r1276, -1012;
	mov.b64 	 %rd92, %fd358;
	shl.b64 	%rd25, %rd92, %r1277;
	setp.eq.s64	%p427, %rd25, -9223372036854775808;
	abs.f64 	%fd359, %fd184;
	// Callseq Start 37
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd359;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd358;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2213, [retval0+0];
	
	//{
	}// Callseq End 37
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd184;
	}
	setp.lt.s32	%p428, %r256, 0;
	and.pred  	%p13, %p428, %p427;
	@!%p13 bra 	BB34_373;
	bra.uni 	BB34_372;

BB34_372:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1278}, %fd2213;
	}
	xor.b32  	%r1279, %r1278, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1280, %temp}, %fd2213;
	}
	mov.b64 	%fd2213, {%r1280, %r1279};

BB34_373:
	mov.f64 	%fd2212, %fd2213;
	setp.eq.f64	%p429, %fd184, 0d0000000000000000;
	@%p429 bra 	BB34_376;
	bra.uni 	BB34_374;

BB34_376:
	selp.b32	%r1281, %r256, 0, %p427;
	or.b32  	%r1282, %r1281, 2146435072;
	setp.lt.s32	%p433, %r255, 0;
	selp.b32	%r1283, %r1282, %r1281, %p433;
	mov.u32 	%r1284, 0;
	mov.b64 	%fd2212, {%r1284, %r1283};
	bra.uni 	BB34_377;

BB34_367:
	mov.f64 	%fd2214, 0d0000000000000000;
	setp.ne.s32	%p423, %r541, 2;
	@%p423 bra 	BB34_386;

	mul.f64 	%fd354, %fd798, %fd353;
	mov.f64 	%fd1342, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1343, %fd354, %fd1342;
	mov.f64 	%fd1344, 0d4338000000000000;
	add.rn.f64 	%fd1345, %fd1343, %fd1344;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r252, %temp}, %fd1345;
	}
	mov.f64 	%fd1346, 0dC338000000000000;
	add.rn.f64 	%fd1347, %fd1345, %fd1346;
	mov.f64 	%fd1348, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1349, %fd1347, %fd1348, %fd354;
	mov.f64 	%fd1350, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1351, %fd1347, %fd1350, %fd1349;
	mov.f64 	%fd1352, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1353, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1354, %fd1353, %fd1351, %fd1352;
	mov.f64 	%fd1355, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1356, %fd1354, %fd1351, %fd1355;
	mov.f64 	%fd1357, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1358, %fd1356, %fd1351, %fd1357;
	mov.f64 	%fd1359, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1360, %fd1358, %fd1351, %fd1359;
	mov.f64 	%fd1361, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1362, %fd1360, %fd1351, %fd1361;
	mov.f64 	%fd1363, 0d3F81111111122322;
	fma.rn.f64 	%fd1364, %fd1362, %fd1351, %fd1363;
	mov.f64 	%fd1365, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1366, %fd1364, %fd1351, %fd1365;
	mov.f64 	%fd1367, 0d3FC5555555555511;
	fma.rn.f64 	%fd1368, %fd1366, %fd1351, %fd1367;
	mov.f64 	%fd1369, 0d3FE000000000000B;
	fma.rn.f64 	%fd1370, %fd1368, %fd1351, %fd1369;
	mov.f64 	%fd1371, 0d3FF0000000000000;
	fma.rn.f64 	%fd1372, %fd1370, %fd1351, %fd1371;
	fma.rn.f64 	%fd1373, %fd1372, %fd1351, %fd1371;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r253, %temp}, %fd1373;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r254}, %fd1373;
	}
	shl.b32 	%r1264, %r252, 20;
	add.s32 	%r1265, %r254, %r1264;
	mov.b64 	%fd2214, {%r253, %r1265};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1266}, %fd354;
	}
	mov.b32 	 %f42, %r1266;
	abs.f32 	%f13, %f42;
	setp.lt.f32	%p424, %f13, 0f4086232B;
	@%p424 bra 	BB34_386;

	setp.lt.f64	%p425, %fd354, 0d0000000000000000;
	add.f64 	%fd1374, %fd354, 0d7FF0000000000000;
	selp.f64	%fd2214, 0d0000000000000000, %fd1374, %p425;
	setp.geu.f32	%p426, %f13, 0f40874800;
	@%p426 bra 	BB34_386;

	shr.u32 	%r1267, %r252, 31;
	add.s32 	%r1268, %r252, %r1267;
	shr.s32 	%r1269, %r1268, 1;
	shl.b32 	%r1270, %r1269, 20;
	add.s32 	%r1271, %r1270, %r254;
	mov.b64 	%fd1375, {%r253, %r1271};
	sub.s32 	%r1272, %r252, %r1269;
	shl.b32 	%r1273, %r1272, 20;
	add.s32 	%r1274, %r1273, 1072693248;
	mov.u32 	%r1275, 0;
	mov.b64 	%fd1376, {%r1275, %r1274};
	mul.f64 	%fd2214, %fd1375, %fd1376;
	bra.uni 	BB34_386;

BB34_374:
	setp.gt.s32	%p430, %r256, -1;
	@%p430 bra 	BB34_377;

	cvt.rzi.f64.f64	%fd1377, %fd358;
	setp.neu.f64	%p431, %fd1377, %fd358;
	selp.f64	%fd2212, 0dFFF8000000000000, %fd2212, %p431;

BB34_377:
	mov.f64 	%fd365, %fd2212;
	add.f64 	%fd366, %fd358, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1285}, %fd366;
	}
	and.b32  	%r1286, %r1285, 2146435072;
	setp.ne.s32	%p434, %r1286, 2146435072;
	mov.f64 	%fd2211, %fd365;
	@%p434 bra 	BB34_384;

	setp.gtu.f64	%p435, %fd359, 0d7FF0000000000000;
	mov.f64 	%fd2211, %fd366;
	@%p435 bra 	BB34_384;

	abs.f64 	%fd367, %fd358;
	setp.gtu.f64	%p436, %fd367, 0d7FF0000000000000;
	mov.f64 	%fd2210, %fd366;
	mov.f64 	%fd2211, %fd2210;
	@%p436 bra 	BB34_384;

	setp.eq.f64	%p437, %fd367, 0d7FF0000000000000;
	@%p437 bra 	BB34_383;
	bra.uni 	BB34_381;

BB34_383:
	setp.eq.f64	%p439, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p440, %fd359, 0d3FF0000000000000;
	selp.b32	%r1293, 2146435072, 0, %p440;
	xor.b32  	%r1294, %r1293, 2146435072;
	setp.lt.s32	%p441, %r255, 0;
	selp.b32	%r1295, %r1294, %r1293, %p441;
	selp.b32	%r1296, 1072693248, %r1295, %p439;
	mov.u32 	%r1297, 0;
	mov.b64 	%fd2211, {%r1297, %r1296};
	bra.uni 	BB34_384;

BB34_381:
	setp.neu.f64	%p438, %fd359, 0d7FF0000000000000;
	mov.f64 	%fd2211, %fd365;
	@%p438 bra 	BB34_384;

	shr.s32 	%r1287, %r255, 31;
	and.b32  	%r1288, %r1287, -2146435072;
	add.s32 	%r1289, %r1288, 2146435072;
	or.b32  	%r1290, %r1289, -2147483648;
	selp.b32	%r1291, %r1290, %r1289, %p13;
	mov.u32 	%r1292, 0;
	mov.b64 	%fd2211, {%r1292, %r1291};

BB34_384:
	setp.eq.f64	%p442, %fd358, 0d0000000000000000;
	setp.eq.f64	%p443, %fd184, 0d3FF0000000000000;
	or.pred  	%p444, %p443, %p442;
	selp.f64	%fd2214, 0d3FF0000000000000, %fd2211, %p444;

BB34_386:
	add.f64 	%fd1378, %fd2214, 0dBFF0000000000000;
	mul.f64 	%fd2215, %fd1378, 0d4059000000000000;

BB34_387:
	and.b16  	%rs27, %rs44, 255;
	setp.eq.s16	%p445, %rs27, 0;
	@%p445 bra 	BB34_412;
	bra.uni 	BB34_388;

BB34_412:
	setp.eq.s32	%p474, %r537, 0;
	@%p474 bra 	BB34_414;
	bra.uni 	BB34_413;

BB34_414:
	setp.lt.s32	%p475, %r234, 30;
	setp.eq.s32	%p476, %r1241, 31;
	and.pred  	%p477, %p476, %p475;
	selp.b32	%r1345, 1, %r1241, %p477;
	selp.u32	%r1346, 1, 0, %p477;
	sub.s32 	%r1347, %r1238, %r235;
	sub.s32 	%r1348, %r1240, %r233;
	add.s32 	%r1349, %r1348, %r1346;
	mul.lo.s32 	%r1350, %r1349, 30;
	sub.s32 	%r1352, %r949, %r234;
	mov.u32 	%r1353, 0;
	max.s32 	%r1354, %r1353, %r1352;
	min.s32 	%r1355, %r949, %r1345;
	mad.lo.s32 	%r1356, %r1347, 360, %r1350;
	add.s32 	%r1357, %r1356, %r1354;
	add.s32 	%r1358, %r1357, %r1355;
	add.s32 	%r2239, %r1358, -30;
	bra.uni 	BB34_415;

BB34_388:
	setp.eq.s32	%p446, %r537, 0;
	@%p446 bra 	BB34_390;
	bra.uni 	BB34_389;

BB34_390:
	setp.lt.s32	%p447, %r2137, 30;
	setp.eq.s32	%p448, %r1241, 31;
	and.pred  	%p449, %p448, %p447;
	selp.b32	%r1298, 1, %r1241, %p449;
	selp.u32	%r1299, 1, 0, %p449;
	sub.s32 	%r1300, %r1238, %r2136;
	sub.s32 	%r1301, %r1240, %r2138;
	add.s32 	%r1302, %r1301, %r1299;
	mul.lo.s32 	%r1303, %r1302, 30;
	min.s32 	%r1305, %r949, %r1298;
	mad.lo.s32 	%r1306, %r1300, 360, %r1303;
	mov.u32 	%r1307, 0;
	max.s32 	%r1308, %r1307, %r130;
	add.s32 	%r1309, %r1306, %r1308;
	add.s32 	%r1310, %r1309, %r1305;
	add.s32 	%r2238, %r1310, -30;
	bra.uni 	BB34_391;

BB34_413:
	sub.s32 	%r2239, %r1239, %r236;

BB34_415:
	cvt.rn.f64.s32	%fd1417, %r2239;
	div.rn.f64 	%fd396, %fd1417, 0d4076800000000000;
	setp.eq.s32	%p478, %r538, 0;
	@%p478 bra 	BB34_435;
	bra.uni 	BB34_416;

BB34_435:
	fma.rn.f64 	%fd2230, %fd2376, %fd396, 0d3FF0000000000000;
	bra.uni 	BB34_436;

BB34_389:
	sub.s32 	%r2238, %r1239, %r2139;

BB34_391:
	cvt.rn.f64.s32	%fd1379, %r2238;
	div.rn.f64 	%fd376, %fd1379, 0d4076800000000000;
	setp.eq.s32	%p450, %r538, 0;
	@%p450 bra 	BB34_411;
	bra.uni 	BB34_392;

BB34_411:
	fma.rn.f64 	%fd2230, %fd2376, %fd376, 0d3FF0000000000000;
	bra.uni 	BB34_436;

BB34_416:
	setp.eq.s32	%p479, %r538, 1;
	@%p479 bra 	BB34_421;
	bra.uni 	BB34_417;

BB34_421:
	mul.f64 	%fd401, %fd396, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r272}, %fd401;
	}
	bfe.u32 	%r1371, %r272, 20, 11;
	add.s32 	%r1372, %r1371, -1012;
	mov.b64 	 %rd94, %fd401;
	shl.b64 	%rd27, %rd94, %r1372;
	setp.eq.s64	%p484, %rd27, -9223372036854775808;
	abs.f64 	%fd402, %fd349;
	// Callseq Start 39
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd402;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd401;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2229, [retval0+0];
	
	//{
	}// Callseq End 39
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r273}, %fd349;
	}
	setp.lt.s32	%p485, %r273, 0;
	and.pred  	%p15, %p485, %p484;
	@!%p15 bra 	BB34_423;
	bra.uni 	BB34_422;

BB34_422:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1373}, %fd2229;
	}
	xor.b32  	%r1374, %r1373, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1375, %temp}, %fd2229;
	}
	mov.b64 	%fd2229, {%r1375, %r1374};

BB34_423:
	mov.f64 	%fd2228, %fd2229;
	setp.eq.f64	%p486, %fd349, 0d0000000000000000;
	@%p486 bra 	BB34_426;
	bra.uni 	BB34_424;

BB34_426:
	selp.b32	%r1376, %r273, 0, %p484;
	or.b32  	%r1377, %r1376, 2146435072;
	setp.lt.s32	%p490, %r272, 0;
	selp.b32	%r1378, %r1377, %r1376, %p490;
	mov.u32 	%r1379, 0;
	mov.b64 	%fd2228, {%r1379, %r1378};
	bra.uni 	BB34_427;

BB34_392:
	setp.eq.s32	%p451, %r538, 1;
	@%p451 bra 	BB34_397;
	bra.uni 	BB34_393;

BB34_397:
	mul.f64 	%fd381, %fd376, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r264}, %fd381;
	}
	bfe.u32 	%r1323, %r264, 20, 11;
	add.s32 	%r1324, %r1323, -1012;
	mov.b64 	 %rd93, %fd381;
	shl.b64 	%rd26, %rd93, %r1324;
	setp.eq.s64	%p456, %rd26, -9223372036854775808;
	abs.f64 	%fd382, %fd349;
	// Callseq Start 38
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd382;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd381;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2222, [retval0+0];
	
	//{
	}// Callseq End 38
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r265}, %fd349;
	}
	setp.lt.s32	%p457, %r265, 0;
	and.pred  	%p14, %p457, %p456;
	@!%p14 bra 	BB34_399;
	bra.uni 	BB34_398;

BB34_398:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1325}, %fd2222;
	}
	xor.b32  	%r1326, %r1325, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1327, %temp}, %fd2222;
	}
	mov.b64 	%fd2222, {%r1327, %r1326};

BB34_399:
	mov.f64 	%fd2221, %fd2222;
	setp.eq.f64	%p458, %fd349, 0d0000000000000000;
	@%p458 bra 	BB34_402;
	bra.uni 	BB34_400;

BB34_402:
	selp.b32	%r1328, %r265, 0, %p456;
	or.b32  	%r1329, %r1328, 2146435072;
	setp.lt.s32	%p462, %r264, 0;
	selp.b32	%r1330, %r1329, %r1328, %p462;
	mov.u32 	%r1331, 0;
	mov.b64 	%fd2221, {%r1331, %r1330};
	bra.uni 	BB34_403;

BB34_417:
	mov.f64 	%fd2230, 0d0000000000000000;
	setp.ne.s32	%p480, %r538, 2;
	@%p480 bra 	BB34_436;

	mul.f64 	%fd397, %fd2376, %fd396;
	mov.f64 	%fd1419, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1420, %fd397, %fd1419;
	mov.f64 	%fd1421, 0d4338000000000000;
	add.rn.f64 	%fd1422, %fd1420, %fd1421;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r269, %temp}, %fd1422;
	}
	mov.f64 	%fd1423, 0dC338000000000000;
	add.rn.f64 	%fd1424, %fd1422, %fd1423;
	mov.f64 	%fd1425, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1426, %fd1424, %fd1425, %fd397;
	mov.f64 	%fd1427, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1428, %fd1424, %fd1427, %fd1426;
	mov.f64 	%fd1429, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1430, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1431, %fd1430, %fd1428, %fd1429;
	mov.f64 	%fd1432, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1433, %fd1431, %fd1428, %fd1432;
	mov.f64 	%fd1434, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1435, %fd1433, %fd1428, %fd1434;
	mov.f64 	%fd1436, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1437, %fd1435, %fd1428, %fd1436;
	mov.f64 	%fd1438, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1439, %fd1437, %fd1428, %fd1438;
	mov.f64 	%fd1440, 0d3F81111111122322;
	fma.rn.f64 	%fd1441, %fd1439, %fd1428, %fd1440;
	mov.f64 	%fd1442, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1443, %fd1441, %fd1428, %fd1442;
	mov.f64 	%fd1444, 0d3FC5555555555511;
	fma.rn.f64 	%fd1445, %fd1443, %fd1428, %fd1444;
	mov.f64 	%fd1446, 0d3FE000000000000B;
	fma.rn.f64 	%fd1447, %fd1445, %fd1428, %fd1446;
	mov.f64 	%fd1448, 0d3FF0000000000000;
	fma.rn.f64 	%fd1449, %fd1447, %fd1428, %fd1448;
	fma.rn.f64 	%fd1450, %fd1449, %fd1428, %fd1448;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r270, %temp}, %fd1450;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r271}, %fd1450;
	}
	shl.b32 	%r1359, %r269, 20;
	add.s32 	%r1360, %r271, %r1359;
	mov.b64 	%fd2230, {%r270, %r1360};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1361}, %fd397;
	}
	mov.b32 	 %f44, %r1361;
	abs.f32 	%f15, %f44;
	setp.lt.f32	%p481, %f15, 0f4086232B;
	@%p481 bra 	BB34_436;

	setp.lt.f64	%p482, %fd397, 0d0000000000000000;
	add.f64 	%fd1451, %fd397, 0d7FF0000000000000;
	selp.f64	%fd2230, 0d0000000000000000, %fd1451, %p482;
	setp.geu.f32	%p483, %f15, 0f40874800;
	@%p483 bra 	BB34_436;

	shr.u32 	%r1362, %r269, 31;
	add.s32 	%r1363, %r269, %r1362;
	shr.s32 	%r1364, %r1363, 1;
	shl.b32 	%r1365, %r1364, 20;
	add.s32 	%r1366, %r1365, %r271;
	mov.b64 	%fd1452, {%r270, %r1366};
	sub.s32 	%r1367, %r269, %r1364;
	shl.b32 	%r1368, %r1367, 20;
	add.s32 	%r1369, %r1368, 1072693248;
	mov.u32 	%r1370, 0;
	mov.b64 	%fd1453, {%r1370, %r1369};
	mul.f64 	%fd2230, %fd1452, %fd1453;
	bra.uni 	BB34_436;

BB34_393:
	mov.f64 	%fd2230, 0d0000000000000000;
	setp.ne.s32	%p452, %r538, 2;
	@%p452 bra 	BB34_436;

	mul.f64 	%fd377, %fd2376, %fd376;
	mov.f64 	%fd1381, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1382, %fd377, %fd1381;
	mov.f64 	%fd1383, 0d4338000000000000;
	add.rn.f64 	%fd1384, %fd1382, %fd1383;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r261, %temp}, %fd1384;
	}
	mov.f64 	%fd1385, 0dC338000000000000;
	add.rn.f64 	%fd1386, %fd1384, %fd1385;
	mov.f64 	%fd1387, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1388, %fd1386, %fd1387, %fd377;
	mov.f64 	%fd1389, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1390, %fd1386, %fd1389, %fd1388;
	mov.f64 	%fd1391, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1392, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1393, %fd1392, %fd1390, %fd1391;
	mov.f64 	%fd1394, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1395, %fd1393, %fd1390, %fd1394;
	mov.f64 	%fd1396, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1397, %fd1395, %fd1390, %fd1396;
	mov.f64 	%fd1398, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1399, %fd1397, %fd1390, %fd1398;
	mov.f64 	%fd1400, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1401, %fd1399, %fd1390, %fd1400;
	mov.f64 	%fd1402, 0d3F81111111122322;
	fma.rn.f64 	%fd1403, %fd1401, %fd1390, %fd1402;
	mov.f64 	%fd1404, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1405, %fd1403, %fd1390, %fd1404;
	mov.f64 	%fd1406, 0d3FC5555555555511;
	fma.rn.f64 	%fd1407, %fd1405, %fd1390, %fd1406;
	mov.f64 	%fd1408, 0d3FE000000000000B;
	fma.rn.f64 	%fd1409, %fd1407, %fd1390, %fd1408;
	mov.f64 	%fd1410, 0d3FF0000000000000;
	fma.rn.f64 	%fd1411, %fd1409, %fd1390, %fd1410;
	fma.rn.f64 	%fd1412, %fd1411, %fd1390, %fd1410;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r262, %temp}, %fd1412;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r263}, %fd1412;
	}
	shl.b32 	%r1311, %r261, 20;
	add.s32 	%r1312, %r263, %r1311;
	mov.b64 	%fd2230, {%r262, %r1312};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1313}, %fd377;
	}
	mov.b32 	 %f43, %r1313;
	abs.f32 	%f14, %f43;
	setp.lt.f32	%p453, %f14, 0f4086232B;
	@%p453 bra 	BB34_436;

	setp.lt.f64	%p454, %fd377, 0d0000000000000000;
	add.f64 	%fd1413, %fd377, 0d7FF0000000000000;
	selp.f64	%fd2230, 0d0000000000000000, %fd1413, %p454;
	setp.geu.f32	%p455, %f14, 0f40874800;
	@%p455 bra 	BB34_436;

	shr.u32 	%r1314, %r261, 31;
	add.s32 	%r1315, %r261, %r1314;
	shr.s32 	%r1316, %r1315, 1;
	shl.b32 	%r1317, %r1316, 20;
	add.s32 	%r1318, %r1317, %r263;
	mov.b64 	%fd1414, {%r262, %r1318};
	sub.s32 	%r1319, %r261, %r1316;
	shl.b32 	%r1320, %r1319, 20;
	add.s32 	%r1321, %r1320, 1072693248;
	mov.u32 	%r1322, 0;
	mov.b64 	%fd1415, {%r1322, %r1321};
	mul.f64 	%fd2230, %fd1414, %fd1415;
	bra.uni 	BB34_436;

BB34_424:
	setp.gt.s32	%p487, %r273, -1;
	@%p487 bra 	BB34_427;

	cvt.rzi.f64.f64	%fd1454, %fd401;
	setp.neu.f64	%p488, %fd1454, %fd401;
	selp.f64	%fd2228, 0dFFF8000000000000, %fd2228, %p488;

BB34_427:
	mov.f64 	%fd408, %fd2228;
	add.f64 	%fd409, %fd401, %fd349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1380}, %fd409;
	}
	and.b32  	%r1381, %r1380, 2146435072;
	setp.ne.s32	%p491, %r1381, 2146435072;
	mov.f64 	%fd2227, %fd408;
	@%p491 bra 	BB34_434;

	setp.gtu.f64	%p492, %fd402, 0d7FF0000000000000;
	mov.f64 	%fd2227, %fd409;
	@%p492 bra 	BB34_434;

	abs.f64 	%fd410, %fd401;
	setp.gtu.f64	%p493, %fd410, 0d7FF0000000000000;
	mov.f64 	%fd2226, %fd409;
	mov.f64 	%fd2227, %fd2226;
	@%p493 bra 	BB34_434;

	setp.eq.f64	%p494, %fd410, 0d7FF0000000000000;
	@%p494 bra 	BB34_433;
	bra.uni 	BB34_431;

BB34_433:
	setp.eq.f64	%p496, %fd349, 0dBFF0000000000000;
	setp.gt.f64	%p497, %fd402, 0d3FF0000000000000;
	selp.b32	%r1388, 2146435072, 0, %p497;
	xor.b32  	%r1389, %r1388, 2146435072;
	setp.lt.s32	%p498, %r272, 0;
	selp.b32	%r1390, %r1389, %r1388, %p498;
	selp.b32	%r1391, 1072693248, %r1390, %p496;
	mov.u32 	%r1392, 0;
	mov.b64 	%fd2227, {%r1392, %r1391};
	bra.uni 	BB34_434;

BB34_400:
	setp.gt.s32	%p459, %r265, -1;
	@%p459 bra 	BB34_403;

	cvt.rzi.f64.f64	%fd1416, %fd381;
	setp.neu.f64	%p460, %fd1416, %fd381;
	selp.f64	%fd2221, 0dFFF8000000000000, %fd2221, %p460;

BB34_403:
	mov.f64 	%fd388, %fd2221;
	add.f64 	%fd389, %fd381, %fd349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1332}, %fd389;
	}
	and.b32  	%r1333, %r1332, 2146435072;
	setp.ne.s32	%p463, %r1333, 2146435072;
	mov.f64 	%fd2220, %fd388;
	@%p463 bra 	BB34_410;

	setp.gtu.f64	%p464, %fd382, 0d7FF0000000000000;
	mov.f64 	%fd2220, %fd389;
	@%p464 bra 	BB34_410;

	abs.f64 	%fd390, %fd381;
	setp.gtu.f64	%p465, %fd390, 0d7FF0000000000000;
	mov.f64 	%fd2219, %fd389;
	mov.f64 	%fd2220, %fd2219;
	@%p465 bra 	BB34_410;

	setp.eq.f64	%p466, %fd390, 0d7FF0000000000000;
	@%p466 bra 	BB34_409;
	bra.uni 	BB34_407;

BB34_409:
	setp.eq.f64	%p468, %fd349, 0dBFF0000000000000;
	setp.gt.f64	%p469, %fd382, 0d3FF0000000000000;
	selp.b32	%r1340, 2146435072, 0, %p469;
	xor.b32  	%r1341, %r1340, 2146435072;
	setp.lt.s32	%p470, %r264, 0;
	selp.b32	%r1342, %r1341, %r1340, %p470;
	selp.b32	%r1343, 1072693248, %r1342, %p468;
	mov.u32 	%r1344, 0;
	mov.b64 	%fd2220, {%r1344, %r1343};
	bra.uni 	BB34_410;

BB34_431:
	setp.neu.f64	%p495, %fd402, 0d7FF0000000000000;
	mov.f64 	%fd2227, %fd408;
	@%p495 bra 	BB34_434;

	shr.s32 	%r1382, %r272, 31;
	and.b32  	%r1383, %r1382, -2146435072;
	add.s32 	%r1384, %r1383, 2146435072;
	or.b32  	%r1385, %r1384, -2147483648;
	selp.b32	%r1386, %r1385, %r1384, %p15;
	mov.u32 	%r1387, 0;
	mov.b64 	%fd2227, {%r1387, %r1386};

BB34_434:
	setp.eq.f64	%p499, %fd401, 0d0000000000000000;
	setp.eq.f64	%p500, %fd349, 0d3FF0000000000000;
	or.pred  	%p501, %p500, %p499;
	selp.f64	%fd2230, 0d3FF0000000000000, %fd2227, %p501;
	bra.uni 	BB34_436;

BB34_407:
	setp.neu.f64	%p467, %fd382, 0d7FF0000000000000;
	mov.f64 	%fd2220, %fd388;
	@%p467 bra 	BB34_410;

	shr.s32 	%r1334, %r264, 31;
	and.b32  	%r1335, %r1334, -2146435072;
	add.s32 	%r1336, %r1335, 2146435072;
	or.b32  	%r1337, %r1336, -2147483648;
	selp.b32	%r1338, %r1337, %r1336, %p14;
	mov.u32 	%r1339, 0;
	mov.b64 	%fd2220, {%r1339, %r1338};

BB34_410:
	setp.eq.f64	%p471, %fd381, 0d0000000000000000;
	setp.eq.f64	%p472, %fd349, 0d3FF0000000000000;
	or.pred  	%p473, %p472, %p471;
	selp.f64	%fd2230, 0d3FF0000000000000, %fd2220, %p473;

BB34_436:
	rcp.rn.f64 	%fd1455, %fd2230;
	mul.f64 	%fd2206, %fd2206, %fd1455;
	fma.rn.f64 	%fd2204, %fd2215, %fd2206, %fd2204;
	mov.u16 	%rs44, 0;
	mov.u32 	%r2204, %r237;
	mov.u32 	%r2214, %r238;
	mov.u32 	%r2224, %r239;
	mov.u32 	%r2234, %r240;

BB34_437:
	mov.u32 	%r2233, %r2234;
	mov.u32 	%r2223, %r2224;
	mov.u32 	%r2213, %r2214;
	mov.u32 	%r2203, %r2204;
	mov.f64 	%fd2203, %fd2204;
	add.s32 	%r2196, %r2196, 1;
	setp.lt.s32	%p502, %r2196, %r545;
	mov.f64 	%fd2189, %fd2203;
	mov.f64 	%fd2202, %fd2189;
	mov.u32 	%r2205, %r2203;
	mov.u32 	%r2215, %r2213;
	mov.u32 	%r2225, %r2223;
	mov.u32 	%r2235, %r2233;
	@%p502 bra 	BB34_360;

BB34_438:
	mov.u32 	%r2236, %r2235;
	mov.u32 	%r2226, %r2225;
	mov.u32 	%r2216, %r2215;
	mov.u32 	%r2206, %r2205;
	mov.f64 	%fd421, %fd2202;
	sub.f64 	%fd2205, %fd31, %fd421;
	mov.f64 	%fd2248, %fd1336;
	mov.f64 	%fd2199, %fd1336;
	@%p67 bra 	BB34_503;

	div.rn.f64 	%fd1460, %fd2376, %fd796;
	add.f64 	%fd423, %fd1460, 0d3FF0000000000000;
	mov.f64 	%fd2200, 0d0000000000000000;
	mov.f64 	%fd2248, %fd2200;
	mov.u32 	%r2240, 0;

BB34_440:
	mov.f64 	%fd2184, %fd2200;
	mov.f64 	%fd2201, %fd2184;
	mul.wide.s32 	%rd95, %r2240, 56;
	add.s64 	%rd96, %rd61, %rd95;
	add.s64 	%rd29, %rd96, 12;
	ld.u32 	%r1394, [%rd96+12];
	setp.gt.s32	%p504, %r2139, %r1394;
	@%p504 bra 	BB34_502;

	setp.eq.s32	%p505, %r537, 0;
	ld.v2.u32 	{%r1395, %r1396}, [%rd29+-4];
	ld.v2.u32 	{%r1397, %r1398}, [%rd29+-12];
	@%p505 bra 	BB34_443;
	bra.uni 	BB34_442;

BB34_443:
	setp.lt.s32	%p506, %r2137, 30;
	setp.eq.s32	%p507, %r1398, 31;
	and.pred  	%p508, %p507, %p506;
	selp.b32	%r1399, 1, %r1398, %p508;
	selp.u32	%r1400, 1, 0, %p508;
	sub.s32 	%r1401, %r1395, %r2136;
	sub.s32 	%r1402, %r1397, %r2138;
	add.s32 	%r1403, %r1402, %r1400;
	mul.lo.s32 	%r1404, %r1403, 30;
	min.s32 	%r1406, %r949, %r1399;
	mad.lo.s32 	%r1407, %r1401, 360, %r1404;
	mov.u32 	%r1408, 0;
	max.s32 	%r1409, %r1408, %r130;
	add.s32 	%r1410, %r1407, %r1409;
	add.s32 	%r1411, %r1410, %r1406;
	add.s32 	%r2241, %r1411, -30;
	bra.uni 	BB34_444;

BB34_442:
	sub.s32 	%r2241, %r1396, %r2139;

BB34_444:
	cvt.rn.f64.s32	%fd1461, %r2241;
	div.rn.f64 	%fd426, %fd1461, 0d4076800000000000;
	ld.f64 	%fd2239, [%rd29+36];
	setp.neu.f64	%p509, %fd2239, 0dBFF0000000000000;
	@%p509 bra 	BB34_470;

	setp.eq.s32	%p510, %r544, 0;
	ld.v2.u32 	{%r1412, %r1413}, [%rd29+12];
	ld.v2.u32 	{%r1414, %r1415}, [%rd29+4];
	ld.v2.u32 	{%r1416, %r1417}, [%rd29+28];
	ld.v2.u32 	{%r1418, %r1419}, [%rd29+20];
	@%p510 bra 	BB34_447;
	bra.uni 	BB34_446;

BB34_447:
	setp.lt.s32	%p511, %r1415, 30;
	setp.eq.s32	%p512, %r1419, 31;
	and.pred  	%p513, %p512, %p511;
	selp.b32	%r1420, 1, %r1419, %p513;
	selp.u32	%r1421, 1, 0, %p513;
	sub.s32 	%r1422, %r1416, %r1412;
	sub.s32 	%r1423, %r1418, %r1414;
	add.s32 	%r1424, %r1423, %r1421;
	mul.lo.s32 	%r1425, %r1424, 30;
	sub.s32 	%r1427, %r949, %r1415;
	mov.u32 	%r1428, 0;
	max.s32 	%r1429, %r1428, %r1427;
	min.s32 	%r1430, %r949, %r1420;
	mad.lo.s32 	%r1431, %r1422, 360, %r1425;
	add.s32 	%r1432, %r1431, %r1429;
	add.s32 	%r1433, %r1432, %r1430;
	add.s32 	%r2242, %r1433, -30;
	bra.uni 	BB34_448;

BB34_446:
	sub.s32 	%r2242, %r1417, %r1413;

BB34_448:
	cvt.rn.f64.s32	%fd1462, %r2242;
	div.rn.f64 	%fd428, %fd1462, 0d4076800000000000;
	setp.eq.s32	%p514, %r541, 0;
	@%p514 bra 	BB34_468;
	bra.uni 	BB34_449;

BB34_468:
	fma.rn.f64 	%fd2238, %fd798, %fd428, 0d3FF0000000000000;
	bra.uni 	BB34_469;

BB34_449:
	setp.eq.s32	%p515, %r541, 1;
	@%p515 bra 	BB34_454;
	bra.uni 	BB34_450;

BB34_454:
	mul.f64 	%fd433, %fd799, %fd428;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd433;
	}
	bfe.u32 	%r1446, %r305, 20, 11;
	add.s32 	%r1447, %r1446, -1012;
	mov.b64 	 %rd97, %fd433;
	shl.b64 	%rd30, %rd97, %r1447;
	setp.eq.s64	%p520, %rd30, -9223372036854775808;
	abs.f64 	%fd434, %fd184;
	// Callseq Start 40
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd433;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2237, [retval0+0];
	
	//{
	}// Callseq End 40
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r306}, %fd184;
	}
	setp.lt.s32	%p521, %r306, 0;
	and.pred  	%p16, %p521, %p520;
	@!%p16 bra 	BB34_456;
	bra.uni 	BB34_455;

BB34_455:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1448}, %fd2237;
	}
	xor.b32  	%r1449, %r1448, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1450, %temp}, %fd2237;
	}
	mov.b64 	%fd2237, {%r1450, %r1449};

BB34_456:
	mov.f64 	%fd2236, %fd2237;
	setp.eq.f64	%p522, %fd184, 0d0000000000000000;
	@%p522 bra 	BB34_459;
	bra.uni 	BB34_457;

BB34_459:
	selp.b32	%r1451, %r306, 0, %p520;
	or.b32  	%r1452, %r1451, 2146435072;
	setp.lt.s32	%p526, %r305, 0;
	selp.b32	%r1453, %r1452, %r1451, %p526;
	mov.u32 	%r1454, 0;
	mov.b64 	%fd2236, {%r1454, %r1453};
	bra.uni 	BB34_460;

BB34_450:
	mov.f64 	%fd2238, 0d0000000000000000;
	setp.ne.s32	%p516, %r541, 2;
	@%p516 bra 	BB34_469;

	mul.f64 	%fd429, %fd798, %fd428;
	mov.f64 	%fd1464, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1465, %fd429, %fd1464;
	mov.f64 	%fd1466, 0d4338000000000000;
	add.rn.f64 	%fd1467, %fd1465, %fd1466;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r302, %temp}, %fd1467;
	}
	mov.f64 	%fd1468, 0dC338000000000000;
	add.rn.f64 	%fd1469, %fd1467, %fd1468;
	mov.f64 	%fd1470, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1471, %fd1469, %fd1470, %fd429;
	mov.f64 	%fd1472, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1473, %fd1469, %fd1472, %fd1471;
	mov.f64 	%fd1474, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1475, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1476, %fd1475, %fd1473, %fd1474;
	mov.f64 	%fd1477, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1478, %fd1476, %fd1473, %fd1477;
	mov.f64 	%fd1479, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1480, %fd1478, %fd1473, %fd1479;
	mov.f64 	%fd1481, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1482, %fd1480, %fd1473, %fd1481;
	mov.f64 	%fd1483, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1484, %fd1482, %fd1473, %fd1483;
	mov.f64 	%fd1485, 0d3F81111111122322;
	fma.rn.f64 	%fd1486, %fd1484, %fd1473, %fd1485;
	mov.f64 	%fd1487, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1488, %fd1486, %fd1473, %fd1487;
	mov.f64 	%fd1489, 0d3FC5555555555511;
	fma.rn.f64 	%fd1490, %fd1488, %fd1473, %fd1489;
	mov.f64 	%fd1491, 0d3FE000000000000B;
	fma.rn.f64 	%fd1492, %fd1490, %fd1473, %fd1491;
	mov.f64 	%fd1493, 0d3FF0000000000000;
	fma.rn.f64 	%fd1494, %fd1492, %fd1473, %fd1493;
	fma.rn.f64 	%fd1495, %fd1494, %fd1473, %fd1493;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r303, %temp}, %fd1495;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r304}, %fd1495;
	}
	shl.b32 	%r1434, %r302, 20;
	add.s32 	%r1435, %r304, %r1434;
	mov.b64 	%fd2238, {%r303, %r1435};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1436}, %fd429;
	}
	mov.b32 	 %f45, %r1436;
	abs.f32 	%f16, %f45;
	setp.lt.f32	%p517, %f16, 0f4086232B;
	@%p517 bra 	BB34_469;

	setp.lt.f64	%p518, %fd429, 0d0000000000000000;
	add.f64 	%fd1496, %fd429, 0d7FF0000000000000;
	selp.f64	%fd2238, 0d0000000000000000, %fd1496, %p518;
	setp.geu.f32	%p519, %f16, 0f40874800;
	@%p519 bra 	BB34_469;

	shr.u32 	%r1437, %r302, 31;
	add.s32 	%r1438, %r302, %r1437;
	shr.s32 	%r1439, %r1438, 1;
	shl.b32 	%r1440, %r1439, 20;
	add.s32 	%r1441, %r1440, %r304;
	mov.b64 	%fd1497, {%r303, %r1441};
	sub.s32 	%r1442, %r302, %r1439;
	shl.b32 	%r1443, %r1442, 20;
	add.s32 	%r1444, %r1443, 1072693248;
	mov.u32 	%r1445, 0;
	mov.b64 	%fd1498, {%r1445, %r1444};
	mul.f64 	%fd2238, %fd1497, %fd1498;
	bra.uni 	BB34_469;

BB34_457:
	setp.gt.s32	%p523, %r306, -1;
	@%p523 bra 	BB34_460;

	cvt.rzi.f64.f64	%fd1499, %fd433;
	setp.neu.f64	%p524, %fd1499, %fd433;
	selp.f64	%fd2236, 0dFFF8000000000000, %fd2236, %p524;

BB34_460:
	mov.f64 	%fd440, %fd2236;
	add.f64 	%fd441, %fd433, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1455}, %fd441;
	}
	and.b32  	%r1456, %r1455, 2146435072;
	setp.ne.s32	%p527, %r1456, 2146435072;
	mov.f64 	%fd2235, %fd440;
	@%p527 bra 	BB34_467;

	setp.gtu.f64	%p528, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd2235, %fd441;
	@%p528 bra 	BB34_467;

	abs.f64 	%fd442, %fd433;
	setp.gtu.f64	%p529, %fd442, 0d7FF0000000000000;
	mov.f64 	%fd2234, %fd441;
	mov.f64 	%fd2235, %fd2234;
	@%p529 bra 	BB34_467;

	setp.eq.f64	%p530, %fd442, 0d7FF0000000000000;
	@%p530 bra 	BB34_466;
	bra.uni 	BB34_464;

BB34_466:
	setp.eq.f64	%p532, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p533, %fd434, 0d3FF0000000000000;
	selp.b32	%r1463, 2146435072, 0, %p533;
	xor.b32  	%r1464, %r1463, 2146435072;
	setp.lt.s32	%p534, %r305, 0;
	selp.b32	%r1465, %r1464, %r1463, %p534;
	selp.b32	%r1466, 1072693248, %r1465, %p532;
	mov.u32 	%r1467, 0;
	mov.b64 	%fd2235, {%r1467, %r1466};
	bra.uni 	BB34_467;

BB34_464:
	setp.neu.f64	%p531, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd2235, %fd440;
	@%p531 bra 	BB34_467;

	shr.s32 	%r1457, %r305, 31;
	and.b32  	%r1458, %r1457, -2146435072;
	add.s32 	%r1459, %r1458, 2146435072;
	or.b32  	%r1460, %r1459, -2147483648;
	selp.b32	%r1461, %r1460, %r1459, %p16;
	mov.u32 	%r1462, 0;
	mov.b64 	%fd2235, {%r1462, %r1461};

BB34_467:
	setp.eq.f64	%p535, %fd433, 0d0000000000000000;
	setp.eq.f64	%p536, %fd184, 0d3FF0000000000000;
	or.pred  	%p537, %p536, %p535;
	selp.f64	%fd2238, 0d3FF0000000000000, %fd2235, %p537;

BB34_469:
	add.f64 	%fd1500, %fd2238, 0dBFF0000000000000;
	mul.f64 	%fd2239, %fd1500, 0d4059000000000000;

BB34_470:
	setp.eq.s32	%p538, %r538, 0;
	@%p538 bra 	BB34_490;
	bra.uni 	BB34_471;

BB34_490:
	fma.rn.f64 	%fd2247, %fd2376, %fd426, 0d3FF0000000000000;
	bra.uni 	BB34_491;

BB34_471:
	setp.eq.s32	%p539, %r538, 1;
	@%p539 bra 	BB34_476;
	bra.uni 	BB34_472;

BB34_476:
	mul.f64 	%fd455, %fd426, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r310}, %fd455;
	}
	bfe.u32 	%r1480, %r310, 20, 11;
	add.s32 	%r1481, %r1480, -1012;
	mov.b64 	 %rd98, %fd455;
	shl.b64 	%rd31, %rd98, %r1481;
	setp.eq.s64	%p544, %rd31, -9223372036854775808;
	abs.f64 	%fd456, %fd423;
	// Callseq Start 41
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd456;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd455;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2246, [retval0+0];
	
	//{
	}// Callseq End 41
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r311}, %fd423;
	}
	setp.lt.s32	%p545, %r311, 0;
	and.pred  	%p17, %p545, %p544;
	@!%p17 bra 	BB34_478;
	bra.uni 	BB34_477;

BB34_477:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1482}, %fd2246;
	}
	xor.b32  	%r1483, %r1482, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1484, %temp}, %fd2246;
	}
	mov.b64 	%fd2246, {%r1484, %r1483};

BB34_478:
	mov.f64 	%fd2245, %fd2246;
	setp.eq.f64	%p546, %fd423, 0d0000000000000000;
	@%p546 bra 	BB34_481;
	bra.uni 	BB34_479;

BB34_481:
	selp.b32	%r1485, %r311, 0, %p544;
	or.b32  	%r1486, %r1485, 2146435072;
	setp.lt.s32	%p550, %r310, 0;
	selp.b32	%r1487, %r1486, %r1485, %p550;
	mov.u32 	%r1488, 0;
	mov.b64 	%fd2245, {%r1488, %r1487};
	bra.uni 	BB34_482;

BB34_472:
	mov.f64 	%fd2247, 0d0000000000000000;
	setp.ne.s32	%p540, %r538, 2;
	@%p540 bra 	BB34_491;

	mul.f64 	%fd451, %fd2376, %fd426;
	mov.f64 	%fd1502, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1503, %fd451, %fd1502;
	mov.f64 	%fd1504, 0d4338000000000000;
	add.rn.f64 	%fd1505, %fd1503, %fd1504;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r307, %temp}, %fd1505;
	}
	mov.f64 	%fd1506, 0dC338000000000000;
	add.rn.f64 	%fd1507, %fd1505, %fd1506;
	mov.f64 	%fd1508, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1509, %fd1507, %fd1508, %fd451;
	mov.f64 	%fd1510, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1511, %fd1507, %fd1510, %fd1509;
	mov.f64 	%fd1512, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1513, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1514, %fd1513, %fd1511, %fd1512;
	mov.f64 	%fd1515, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1516, %fd1514, %fd1511, %fd1515;
	mov.f64 	%fd1517, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1518, %fd1516, %fd1511, %fd1517;
	mov.f64 	%fd1519, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1520, %fd1518, %fd1511, %fd1519;
	mov.f64 	%fd1521, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1522, %fd1520, %fd1511, %fd1521;
	mov.f64 	%fd1523, 0d3F81111111122322;
	fma.rn.f64 	%fd1524, %fd1522, %fd1511, %fd1523;
	mov.f64 	%fd1525, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1526, %fd1524, %fd1511, %fd1525;
	mov.f64 	%fd1527, 0d3FC5555555555511;
	fma.rn.f64 	%fd1528, %fd1526, %fd1511, %fd1527;
	mov.f64 	%fd1529, 0d3FE000000000000B;
	fma.rn.f64 	%fd1530, %fd1528, %fd1511, %fd1529;
	mov.f64 	%fd1531, 0d3FF0000000000000;
	fma.rn.f64 	%fd1532, %fd1530, %fd1511, %fd1531;
	fma.rn.f64 	%fd1533, %fd1532, %fd1511, %fd1531;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r308, %temp}, %fd1533;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r309}, %fd1533;
	}
	shl.b32 	%r1468, %r307, 20;
	add.s32 	%r1469, %r309, %r1468;
	mov.b64 	%fd2247, {%r308, %r1469};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1470}, %fd451;
	}
	mov.b32 	 %f46, %r1470;
	abs.f32 	%f17, %f46;
	setp.lt.f32	%p541, %f17, 0f4086232B;
	@%p541 bra 	BB34_491;

	setp.lt.f64	%p542, %fd451, 0d0000000000000000;
	add.f64 	%fd1534, %fd451, 0d7FF0000000000000;
	selp.f64	%fd2247, 0d0000000000000000, %fd1534, %p542;
	setp.geu.f32	%p543, %f17, 0f40874800;
	@%p543 bra 	BB34_491;

	shr.u32 	%r1471, %r307, 31;
	add.s32 	%r1472, %r307, %r1471;
	shr.s32 	%r1473, %r1472, 1;
	shl.b32 	%r1474, %r1473, 20;
	add.s32 	%r1475, %r1474, %r309;
	mov.b64 	%fd1535, {%r308, %r1475};
	sub.s32 	%r1476, %r307, %r1473;
	shl.b32 	%r1477, %r1476, 20;
	add.s32 	%r1478, %r1477, 1072693248;
	mov.u32 	%r1479, 0;
	mov.b64 	%fd1536, {%r1479, %r1478};
	mul.f64 	%fd2247, %fd1535, %fd1536;
	bra.uni 	BB34_491;

BB34_479:
	setp.gt.s32	%p547, %r311, -1;
	@%p547 bra 	BB34_482;

	cvt.rzi.f64.f64	%fd1537, %fd455;
	setp.neu.f64	%p548, %fd1537, %fd455;
	selp.f64	%fd2245, 0dFFF8000000000000, %fd2245, %p548;

BB34_482:
	mov.f64 	%fd462, %fd2245;
	add.f64 	%fd463, %fd455, %fd423;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1489}, %fd463;
	}
	and.b32  	%r1490, %r1489, 2146435072;
	setp.ne.s32	%p551, %r1490, 2146435072;
	mov.f64 	%fd2244, %fd462;
	@%p551 bra 	BB34_489;

	setp.gtu.f64	%p552, %fd456, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd463;
	@%p552 bra 	BB34_489;

	abs.f64 	%fd464, %fd455;
	setp.gtu.f64	%p553, %fd464, 0d7FF0000000000000;
	mov.f64 	%fd2243, %fd463;
	mov.f64 	%fd2244, %fd2243;
	@%p553 bra 	BB34_489;

	setp.eq.f64	%p554, %fd464, 0d7FF0000000000000;
	@%p554 bra 	BB34_488;
	bra.uni 	BB34_486;

BB34_488:
	setp.eq.f64	%p556, %fd423, 0dBFF0000000000000;
	setp.gt.f64	%p557, %fd456, 0d3FF0000000000000;
	selp.b32	%r1497, 2146435072, 0, %p557;
	xor.b32  	%r1498, %r1497, 2146435072;
	setp.lt.s32	%p558, %r310, 0;
	selp.b32	%r1499, %r1498, %r1497, %p558;
	selp.b32	%r1500, 1072693248, %r1499, %p556;
	mov.u32 	%r1501, 0;
	mov.b64 	%fd2244, {%r1501, %r1500};
	bra.uni 	BB34_489;

BB34_486:
	setp.neu.f64	%p555, %fd456, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd462;
	@%p555 bra 	BB34_489;

	shr.s32 	%r1491, %r310, 31;
	and.b32  	%r1492, %r1491, -2146435072;
	add.s32 	%r1493, %r1492, 2146435072;
	or.b32  	%r1494, %r1493, -2147483648;
	selp.b32	%r1495, %r1494, %r1493, %p17;
	mov.u32 	%r1496, 0;
	mov.b64 	%fd2244, {%r1496, %r1495};

BB34_489:
	setp.eq.f64	%p559, %fd455, 0d0000000000000000;
	setp.eq.f64	%p560, %fd423, 0d3FF0000000000000;
	or.pred  	%p561, %p560, %p559;
	selp.f64	%fd2247, 0d3FF0000000000000, %fd2244, %p561;

BB34_491:
	rcp.rn.f64 	%fd471, %fd2247;
	mul.f64 	%fd472, %fd2239, %fd471;
	add.f64 	%fd2201, %fd2201, %fd472;
	@%p538 bra 	BB34_500;
	bra.uni 	BB34_492;

BB34_500:
	mul.f64 	%fd1545, %fd471, %fd472;
	mul.f64 	%fd1546, %fd426, %fd1545;
	sub.f64 	%fd2248, %fd2248, %fd1546;
	bra.uni 	BB34_501;

BB34_492:
	setp.eq.s32	%p563, %r538, 1;
	@%p563 bra 	BB34_499;
	bra.uni 	BB34_493;

BB34_499:
	mul.f64 	%fd1542, %fd426, %fd2239;
	mul.f64 	%fd1543, %fd1542, %fd471;
	div.rn.f64 	%fd1544, %fd1543, %fd423;
	sub.f64 	%fd2248, %fd2248, %fd1544;
	bra.uni 	BB34_501;

BB34_493:
	setp.eq.s32	%p564, %r538, 2;
	@%p564 bra 	BB34_498;
	bra.uni 	BB34_494;

BB34_498:
	mul.f64 	%fd1541, %fd426, %fd472;
	sub.f64 	%fd2248, %fd2248, %fd1541;
	bra.uni 	BB34_501;

BB34_494:
	setp.ne.s32	%p565, %r538, 3;
	@%p565 bra 	BB34_502;

	setp.gtu.f64	%p566, %fd426, %fd334;
	@%p566 bra 	BB34_497;
	bra.uni 	BB34_496;

BB34_497:
	mul.f64 	%fd1539, %fd426, %fd2239;
	mul.f64 	%fd1540, %fd1539, %fd471;
	div.rn.f64 	%fd475, %fd1540, %fd423;
	sub.f64 	%fd2248, %fd2248, %fd475;
	bra.uni 	BB34_501;

BB34_496:
	mul.f64 	%fd1538, %fd471, %fd472;
	mul.f64 	%fd474, %fd426, %fd1538;
	sub.f64 	%fd2248, %fd2248, %fd474;

BB34_501:

BB34_502:
	mov.f64 	%fd2200, %fd2201;
	add.s32 	%r2240, %r2240, 1;
	setp.lt.s32	%p567, %r2240, %r545;
	mov.f64 	%fd2199, %fd2200;
	@%p567 bra 	BB34_440;

BB34_503:
	setp.eq.f64	%p568, %fd2199, 0d0000000000000000;
	mov.f64 	%fd2191, %fd1336;
	@%p568 bra 	BB34_505;

	neg.f64 	%fd1548, %fd2248;
	div.rn.f64 	%fd2191, %fd1548, %fd2199;

BB34_505:
	mov.f64 	%fd2190, %fd2191;
	setp.lt.f64	%p569, %fd2205, 0d0000000000000000;
	selp.f64	%fd2155, %fd2155, %fd2376, %p569;
	selp.f64	%fd2154, %fd2376, %fd2154, %p569;
	setp.lt.s32	%p570, %r2521, %r539;
	mov.f64 	%fd2372, %fd2376;
	@%p570 bra 	BB34_353;

BB34_837:
	st.param.f64	[func_retval0+0], %fd2372;
	ret;
}

	// .globl	_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi(
	.param .b64 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_0,
	.param .b32 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_1,
	.param .b32 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_2,
	.param .b64 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_3,
	.param .align 4 .b8 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4[16],
	.param .b64 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_5,
	.param .b32 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_6,
	.param .align 8 .b8 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_7[72],
	.param .b32 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_8,
	.param .align 8 .b8 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9[40],
	.param .b32 _Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_10
)
{
	.reg .pred 	%p<931>;
	.reg .b16 	%rs<49>;
	.reg .f32 	%f<59>;
	.reg .b32 	%r<2517>;
	.reg .f64 	%fd<2382>;
	.reg .b64 	%rd<116>;


	ld.param.u32 	%r532, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_1];
	ld.param.u32 	%r533, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_2];
	ld.param.f64 	%fd796, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_3];
	ld.param.u32 	%r1, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4+12];
	ld.param.u32 	%r536, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4+8];
	ld.param.u32 	%r535, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4+4];
	ld.param.u32 	%r534, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_4];
	ld.param.u32 	%r538, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_6];
	ld.param.u64 	%rd55, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_7+32];
	ld.param.u32 	%r539, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_8];
	ld.param.u32 	%r543, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+36];
	ld.param.u32 	%r540, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+24];
	ld.param.f64 	%fd799, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+16];
	ld.param.f64 	%fd798, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9+8];
	ld.param.u64 	%rd1, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_9];
	ld.param.u32 	%r544, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_10];
	add.s32 	%r2, %r544, -1;
	mov.u32 	%r2136, 0;

BB35_1:
	mov.u32 	%r2135, %r2136;
	mul.wide.s32 	%rd61, %r2135, 56;
	add.s64 	%rd62, %rd1, %rd61;
	ld.u32 	%r546, [%rd62+12];
	setp.lt.s32	%p30, %r546, %r1;
	setp.lt.s32	%p31, %r2135, %r2;
	and.pred  	%p32, %p30, %p31;
	add.s32 	%r2136, %r2135, 1;
	@%p32 bra 	BB35_1;

	mov.f64 	%fd2057, 0d0000000000000000;
	setp.ge.s32	%p33, %r2135, %r544;
	@%p33 bra 	BB35_33;

	div.rn.f64 	%fd802, %fd798, %fd799;
	add.f64 	%fd3, %fd802, 0d3FF0000000000000;
	mov.f64 	%fd801, 0d0000000000000000;
	mov.f64 	%fd2056, %fd801;

BB35_4:
	mul.wide.s32 	%rd63, %r2135, 56;
	add.s64 	%rd64, %rd1, %rd63;
	add.s64 	%rd2, %rd64, 28;
	ld.u32 	%r547, [%rd64+28];
	setp.le.s32	%p34, %r1, %r547;
	mov.f64 	%fd2055, %fd801;
	@%p34 bra 	BB35_31;

	mul.wide.s32 	%rd65, %r539, 16;
	add.s64 	%rd66, %rd55, %rd65;
	ld.u32 	%r548, [%rd66+12];
	setp.gt.s32	%p35, %r1, %r548;
	mov.f64 	%fd2054, %fd801;
	mov.f64 	%fd2055, %fd2054;
	@%p35 bra 	BB35_31;

	setp.eq.s32	%p36, %r543, 0;
	ld.v2.u32 	{%r549, %r550}, [%rd2+12];
	setp.lt.s32	%p37, %r1, %r550;
	ld.v2.u32 	{%r552, %r553}, [%rd2+4];
	selp.b32	%r10, %r1, %r550, %p37;
	selp.b32	%r9, %r536, %r549, %p37;
	selp.b32	%r8, %r535, %r553, %p37;
	selp.b32	%r7, %r534, %r552, %p37;
	ld.v2.u32 	{%r557, %r558}, [%rd2+-4];
	ld.v2.u32 	{%r559, %r560}, [%rd2+-12];
	@%p36 bra 	BB35_8;
	bra.uni 	BB35_7;

BB35_8:
	setp.lt.s32	%p38, %r560, 30;
	setp.eq.s32	%p39, %r8, 31;
	and.pred  	%p40, %p39, %p38;
	selp.b32	%r561, 1, %r8, %p40;
	selp.u32	%r562, 1, 0, %p40;
	sub.s32 	%r563, %r9, %r557;
	sub.s32 	%r564, %r7, %r559;
	add.s32 	%r565, %r564, %r562;
	mul.lo.s32 	%r566, %r565, 30;
	mov.u32 	%r567, 30;
	sub.s32 	%r568, %r567, %r560;
	mov.u32 	%r569, 0;
	max.s32 	%r570, %r569, %r568;
	min.s32 	%r571, %r567, %r561;
	mad.lo.s32 	%r572, %r563, 360, %r566;
	add.s32 	%r573, %r572, %r570;
	add.s32 	%r574, %r573, %r571;
	add.s32 	%r2137, %r574, -30;
	bra.uni 	BB35_9;

BB35_7:
	sub.s32 	%r2137, %r10, %r558;

BB35_9:
	cvt.rn.f64.s32	%fd805, %r2137;
	div.rn.f64 	%fd5, %fd805, 0d4076800000000000;
	setp.eq.s32	%p41, %r540, 0;
	@%p41 bra 	BB35_29;
	bra.uni 	BB35_10;

BB35_29:
	fma.rn.f64 	%fd2052, %fd798, %fd5, 0d3FF0000000000000;
	bra.uni 	BB35_30;

BB35_10:
	setp.eq.s32	%p42, %r540, 1;
	@%p42 bra 	BB35_15;
	bra.uni 	BB35_11;

BB35_15:
	mul.f64 	%fd10, %fd799, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r21}, %fd10;
	}
	bfe.u32 	%r587, %r21, 20, 11;
	add.s32 	%r588, %r587, -1012;
	mov.b64 	 %rd67, %fd10;
	shl.b64 	%rd3, %rd67, %r588;
	setp.eq.s64	%p47, %rd3, -9223372036854775808;
	abs.f64 	%fd11, %fd3;
	// Callseq Start 54
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd11;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd10;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2051, [retval0+0];
	
	//{
	}// Callseq End 54
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd3;
	}
	setp.lt.s32	%p48, %r22, 0;
	and.pred  	%p1, %p48, %p47;
	@!%p1 bra 	BB35_17;
	bra.uni 	BB35_16;

BB35_16:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r589}, %fd2051;
	}
	xor.b32  	%r590, %r589, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r591, %temp}, %fd2051;
	}
	mov.b64 	%fd2051, {%r591, %r590};

BB35_17:
	mov.f64 	%fd2050, %fd2051;
	setp.eq.f64	%p49, %fd3, 0d0000000000000000;
	@%p49 bra 	BB35_20;
	bra.uni 	BB35_18;

BB35_20:
	selp.b32	%r592, %r22, 0, %p47;
	or.b32  	%r593, %r592, 2146435072;
	setp.lt.s32	%p53, %r21, 0;
	selp.b32	%r594, %r593, %r592, %p53;
	mov.u32 	%r595, 0;
	mov.b64 	%fd2050, {%r595, %r594};
	bra.uni 	BB35_21;

BB35_11:
	mov.f64 	%fd2052, 0d0000000000000000;
	setp.ne.s32	%p43, %r540, 2;
	@%p43 bra 	BB35_30;

	mul.f64 	%fd6, %fd798, %fd5;
	mov.f64 	%fd807, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd808, %fd6, %fd807;
	mov.f64 	%fd809, 0d4338000000000000;
	add.rn.f64 	%fd810, %fd808, %fd809;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r18, %temp}, %fd810;
	}
	mov.f64 	%fd811, 0dC338000000000000;
	add.rn.f64 	%fd812, %fd810, %fd811;
	mov.f64 	%fd813, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd814, %fd812, %fd813, %fd6;
	mov.f64 	%fd815, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd816, %fd812, %fd815, %fd814;
	mov.f64 	%fd817, 0d3E928AF3FCA213EA;
	mov.f64 	%fd818, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd819, %fd818, %fd816, %fd817;
	mov.f64 	%fd820, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd821, %fd819, %fd816, %fd820;
	mov.f64 	%fd822, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd823, %fd821, %fd816, %fd822;
	mov.f64 	%fd824, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd825, %fd823, %fd816, %fd824;
	mov.f64 	%fd826, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd827, %fd825, %fd816, %fd826;
	mov.f64 	%fd828, 0d3F81111111122322;
	fma.rn.f64 	%fd829, %fd827, %fd816, %fd828;
	mov.f64 	%fd830, 0d3FA55555555502A1;
	fma.rn.f64 	%fd831, %fd829, %fd816, %fd830;
	mov.f64 	%fd832, 0d3FC5555555555511;
	fma.rn.f64 	%fd833, %fd831, %fd816, %fd832;
	mov.f64 	%fd834, 0d3FE000000000000B;
	fma.rn.f64 	%fd835, %fd833, %fd816, %fd834;
	mov.f64 	%fd836, 0d3FF0000000000000;
	fma.rn.f64 	%fd837, %fd835, %fd816, %fd836;
	fma.rn.f64 	%fd838, %fd837, %fd816, %fd836;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd838;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd838;
	}
	shl.b32 	%r575, %r18, 20;
	add.s32 	%r576, %r20, %r575;
	mov.b64 	%fd2052, {%r19, %r576};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r577}, %fd6;
	}
	mov.b32 	 %f30, %r577;
	abs.f32 	%f1, %f30;
	setp.lt.f32	%p44, %f1, 0f4086232B;
	@%p44 bra 	BB35_30;

	setp.lt.f64	%p45, %fd6, 0d0000000000000000;
	add.f64 	%fd839, %fd6, 0d7FF0000000000000;
	selp.f64	%fd2052, 0d0000000000000000, %fd839, %p45;
	setp.geu.f32	%p46, %f1, 0f40874800;
	@%p46 bra 	BB35_30;

	shr.u32 	%r578, %r18, 31;
	add.s32 	%r579, %r18, %r578;
	shr.s32 	%r580, %r579, 1;
	shl.b32 	%r581, %r580, 20;
	add.s32 	%r582, %r581, %r20;
	mov.b64 	%fd840, {%r19, %r582};
	sub.s32 	%r583, %r18, %r580;
	shl.b32 	%r584, %r583, 20;
	add.s32 	%r585, %r584, 1072693248;
	mov.u32 	%r586, 0;
	mov.b64 	%fd841, {%r586, %r585};
	mul.f64 	%fd2052, %fd840, %fd841;
	bra.uni 	BB35_30;

BB35_18:
	setp.gt.s32	%p50, %r22, -1;
	@%p50 bra 	BB35_21;

	cvt.rzi.f64.f64	%fd842, %fd10;
	setp.neu.f64	%p51, %fd842, %fd10;
	selp.f64	%fd2050, 0dFFF8000000000000, %fd2050, %p51;

BB35_21:
	mov.f64 	%fd17, %fd2050;
	add.f64 	%fd18, %fd10, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r596}, %fd18;
	}
	and.b32  	%r597, %r596, 2146435072;
	setp.ne.s32	%p54, %r597, 2146435072;
	mov.f64 	%fd2049, %fd17;
	@%p54 bra 	BB35_28;

	setp.gtu.f64	%p55, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2049, %fd18;
	@%p55 bra 	BB35_28;

	abs.f64 	%fd19, %fd10;
	setp.gtu.f64	%p56, %fd19, 0d7FF0000000000000;
	mov.f64 	%fd2048, %fd18;
	mov.f64 	%fd2049, %fd2048;
	@%p56 bra 	BB35_28;

	setp.eq.f64	%p57, %fd19, 0d7FF0000000000000;
	@%p57 bra 	BB35_27;
	bra.uni 	BB35_25;

BB35_27:
	setp.eq.f64	%p59, %fd3, 0dBFF0000000000000;
	setp.gt.f64	%p60, %fd11, 0d3FF0000000000000;
	selp.b32	%r604, 2146435072, 0, %p60;
	xor.b32  	%r605, %r604, 2146435072;
	setp.lt.s32	%p61, %r21, 0;
	selp.b32	%r606, %r605, %r604, %p61;
	selp.b32	%r607, 1072693248, %r606, %p59;
	mov.u32 	%r608, 0;
	mov.b64 	%fd2049, {%r608, %r607};
	bra.uni 	BB35_28;

BB35_25:
	setp.neu.f64	%p58, %fd11, 0d7FF0000000000000;
	mov.f64 	%fd2049, %fd17;
	@%p58 bra 	BB35_28;

	shr.s32 	%r598, %r21, 31;
	and.b32  	%r599, %r598, -2146435072;
	add.s32 	%r600, %r599, 2146435072;
	or.b32  	%r601, %r600, -2147483648;
	selp.b32	%r602, %r601, %r600, %p1;
	mov.u32 	%r603, 0;
	mov.b64 	%fd2049, {%r603, %r602};

BB35_28:
	setp.eq.f64	%p62, %fd10, 0d0000000000000000;
	setp.eq.f64	%p63, %fd3, 0d3FF0000000000000;
	or.pred  	%p64, %p63, %p62;
	selp.f64	%fd2052, 0d3FF0000000000000, %fd2049, %p64;

BB35_30:
	add.f64 	%fd843, %fd2052, 0dBFF0000000000000;
	mul.f64 	%fd26, %fd843, 0d4059000000000000;
	mov.f64 	%fd2055, %fd26;

BB35_31:
	mov.f64 	%fd27, %fd2055;
	add.f64 	%fd2056, %fd2056, %fd27;
	add.s32 	%r2135, %r2135, 1;
	setp.lt.s32	%p65, %r2135, %r544;
	@%p65 bra 	BB35_4;

	mul.f64 	%fd2057, %fd2056, 0d4059000000000000;

BB35_33:
	mov.f64 	%fd2083, 0d0000000000000000;
	ld.param.f64 	%fd2042, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_0];
	div.rn.f64 	%fd845, %fd2057, 0d4059000000000000;
	add.f64 	%fd31, %fd845, %fd2042;
	setp.lt.s32	%p66, %r544, 1;
	@%p66 bra 	BB35_113;

	div.rn.f64 	%fd848, %fd798, %fd799;
	add.f64 	%fd32, %fd848, 0d3FF0000000000000;
	mov.f64 	%fd849, 0d3FA99999A0000000;
	div.rn.f64 	%fd850, %fd849, %fd796;
	add.f64 	%fd33, %fd850, 0d3FF0000000000000;
	mov.f64 	%fd2083, 0d0000000000000000;
	mov.f64 	%fd2058, 0d3FF0000000000000;
	mov.u16 	%rs41, 1;
	mov.u32 	%r2138, 0;

BB35_35:
	mul.wide.s32 	%rd68, %r2138, 56;
	add.s64 	%rd69, %rd1, %rd68;
	add.s64 	%rd4, %rd69, 12;
	ld.u32 	%r618, [%rd69+12];
	setp.gt.s32	%p67, %r1, %r618;
	@%p67 bra 	BB35_112;

	ld.v2.u32 	{%r619, %r620}, [%rd4+-4];
	ld.v2.u32 	{%r621, %r622}, [%rd4+-12];
	ld.f64 	%fd2067, [%rd4+36];
	setp.neu.f64	%p68, %fd2067, 0dBFF0000000000000;
	@%p68 bra 	BB35_62;

	setp.eq.s32	%p69, %r543, 0;
	ld.v2.u32 	{%r623, %r624}, [%rd4+12];
	ld.v2.u32 	{%r625, %r626}, [%rd4+4];
	ld.v2.u32 	{%r627, %r628}, [%rd4+28];
	ld.v2.u32 	{%r629, %r630}, [%rd4+20];
	@%p69 bra 	BB35_39;
	bra.uni 	BB35_38;

BB35_39:
	setp.lt.s32	%p70, %r626, 30;
	setp.eq.s32	%p71, %r630, 31;
	and.pred  	%p72, %p71, %p70;
	selp.b32	%r631, 1, %r630, %p72;
	selp.u32	%r632, 1, 0, %p72;
	sub.s32 	%r633, %r627, %r623;
	sub.s32 	%r634, %r629, %r625;
	add.s32 	%r635, %r634, %r632;
	mul.lo.s32 	%r636, %r635, 30;
	mov.u32 	%r637, 30;
	sub.s32 	%r638, %r637, %r626;
	mov.u32 	%r639, 0;
	max.s32 	%r640, %r639, %r638;
	min.s32 	%r641, %r637, %r631;
	mad.lo.s32 	%r642, %r633, 360, %r636;
	add.s32 	%r643, %r642, %r640;
	add.s32 	%r644, %r643, %r641;
	add.s32 	%r2143, %r644, -30;
	bra.uni 	BB35_40;

BB35_38:
	sub.s32 	%r2143, %r628, %r624;

BB35_40:
	cvt.rn.f64.s32	%fd851, %r2143;
	div.rn.f64 	%fd37, %fd851, 0d4076800000000000;
	setp.eq.s32	%p73, %r540, 0;
	@%p73 bra 	BB35_60;
	bra.uni 	BB35_41;

BB35_60:
	fma.rn.f64 	%fd2066, %fd798, %fd37, 0d3FF0000000000000;
	bra.uni 	BB35_61;

BB35_41:
	setp.eq.s32	%p74, %r540, 1;
	@%p74 bra 	BB35_46;
	bra.uni 	BB35_42;

BB35_46:
	mul.f64 	%fd42, %fd799, %fd37;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r47}, %fd42;
	}
	bfe.u32 	%r657, %r47, 20, 11;
	add.s32 	%r658, %r657, -1012;
	mov.b64 	 %rd70, %fd42;
	shl.b64 	%rd5, %rd70, %r658;
	setp.eq.s64	%p79, %rd5, -9223372036854775808;
	abs.f64 	%fd43, %fd32;
	// Callseq Start 55
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd43;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd42;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2065, [retval0+0];
	
	//{
	}// Callseq End 55
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r48}, %fd32;
	}
	setp.lt.s32	%p80, %r48, 0;
	and.pred  	%p2, %p80, %p79;
	@!%p2 bra 	BB35_48;
	bra.uni 	BB35_47;

BB35_47:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r659}, %fd2065;
	}
	xor.b32  	%r660, %r659, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r661, %temp}, %fd2065;
	}
	mov.b64 	%fd2065, {%r661, %r660};

BB35_48:
	mov.f64 	%fd2064, %fd2065;
	setp.eq.f64	%p81, %fd32, 0d0000000000000000;
	@%p81 bra 	BB35_51;
	bra.uni 	BB35_49;

BB35_51:
	selp.b32	%r662, %r48, 0, %p79;
	or.b32  	%r663, %r662, 2146435072;
	setp.lt.s32	%p85, %r47, 0;
	selp.b32	%r664, %r663, %r662, %p85;
	mov.u32 	%r665, 0;
	mov.b64 	%fd2064, {%r665, %r664};
	bra.uni 	BB35_52;

BB35_42:
	mov.f64 	%fd2066, 0d0000000000000000;
	setp.ne.s32	%p75, %r540, 2;
	@%p75 bra 	BB35_61;

	mul.f64 	%fd38, %fd798, %fd37;
	mov.f64 	%fd853, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd854, %fd38, %fd853;
	mov.f64 	%fd855, 0d4338000000000000;
	add.rn.f64 	%fd856, %fd854, %fd855;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r44, %temp}, %fd856;
	}
	mov.f64 	%fd857, 0dC338000000000000;
	add.rn.f64 	%fd858, %fd856, %fd857;
	mov.f64 	%fd859, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd860, %fd858, %fd859, %fd38;
	mov.f64 	%fd861, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd862, %fd858, %fd861, %fd860;
	mov.f64 	%fd863, 0d3E928AF3FCA213EA;
	mov.f64 	%fd864, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd865, %fd864, %fd862, %fd863;
	mov.f64 	%fd866, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd867, %fd865, %fd862, %fd866;
	mov.f64 	%fd868, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd869, %fd867, %fd862, %fd868;
	mov.f64 	%fd870, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd871, %fd869, %fd862, %fd870;
	mov.f64 	%fd872, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd873, %fd871, %fd862, %fd872;
	mov.f64 	%fd874, 0d3F81111111122322;
	fma.rn.f64 	%fd875, %fd873, %fd862, %fd874;
	mov.f64 	%fd876, 0d3FA55555555502A1;
	fma.rn.f64 	%fd877, %fd875, %fd862, %fd876;
	mov.f64 	%fd878, 0d3FC5555555555511;
	fma.rn.f64 	%fd879, %fd877, %fd862, %fd878;
	mov.f64 	%fd880, 0d3FE000000000000B;
	fma.rn.f64 	%fd881, %fd879, %fd862, %fd880;
	mov.f64 	%fd882, 0d3FF0000000000000;
	fma.rn.f64 	%fd883, %fd881, %fd862, %fd882;
	fma.rn.f64 	%fd884, %fd883, %fd862, %fd882;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd884;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd884;
	}
	shl.b32 	%r645, %r44, 20;
	add.s32 	%r646, %r46, %r645;
	mov.b64 	%fd2066, {%r45, %r646};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r647}, %fd38;
	}
	mov.b32 	 %f31, %r647;
	abs.f32 	%f2, %f31;
	setp.lt.f32	%p76, %f2, 0f4086232B;
	@%p76 bra 	BB35_61;

	setp.lt.f64	%p77, %fd38, 0d0000000000000000;
	add.f64 	%fd885, %fd38, 0d7FF0000000000000;
	selp.f64	%fd2066, 0d0000000000000000, %fd885, %p77;
	setp.geu.f32	%p78, %f2, 0f40874800;
	@%p78 bra 	BB35_61;

	shr.u32 	%r648, %r44, 31;
	add.s32 	%r649, %r44, %r648;
	shr.s32 	%r650, %r649, 1;
	shl.b32 	%r651, %r650, 20;
	add.s32 	%r652, %r651, %r46;
	mov.b64 	%fd886, {%r45, %r652};
	sub.s32 	%r653, %r44, %r650;
	shl.b32 	%r654, %r653, 20;
	add.s32 	%r655, %r654, 1072693248;
	mov.u32 	%r656, 0;
	mov.b64 	%fd887, {%r656, %r655};
	mul.f64 	%fd2066, %fd886, %fd887;
	bra.uni 	BB35_61;

BB35_49:
	setp.gt.s32	%p82, %r48, -1;
	@%p82 bra 	BB35_52;

	cvt.rzi.f64.f64	%fd888, %fd42;
	setp.neu.f64	%p83, %fd888, %fd42;
	selp.f64	%fd2064, 0dFFF8000000000000, %fd2064, %p83;

BB35_52:
	mov.f64 	%fd49, %fd2064;
	add.f64 	%fd50, %fd42, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r666}, %fd50;
	}
	and.b32  	%r667, %r666, 2146435072;
	setp.ne.s32	%p86, %r667, 2146435072;
	mov.f64 	%fd2063, %fd49;
	@%p86 bra 	BB35_59;

	setp.gtu.f64	%p87, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2063, %fd50;
	@%p87 bra 	BB35_59;

	abs.f64 	%fd51, %fd42;
	setp.gtu.f64	%p88, %fd51, 0d7FF0000000000000;
	mov.f64 	%fd2062, %fd50;
	mov.f64 	%fd2063, %fd2062;
	@%p88 bra 	BB35_59;

	setp.eq.f64	%p89, %fd51, 0d7FF0000000000000;
	@%p89 bra 	BB35_58;
	bra.uni 	BB35_56;

BB35_58:
	setp.eq.f64	%p91, %fd32, 0dBFF0000000000000;
	setp.gt.f64	%p92, %fd43, 0d3FF0000000000000;
	selp.b32	%r674, 2146435072, 0, %p92;
	xor.b32  	%r675, %r674, 2146435072;
	setp.lt.s32	%p93, %r47, 0;
	selp.b32	%r676, %r675, %r674, %p93;
	selp.b32	%r677, 1072693248, %r676, %p91;
	mov.u32 	%r678, 0;
	mov.b64 	%fd2063, {%r678, %r677};
	bra.uni 	BB35_59;

BB35_56:
	setp.neu.f64	%p90, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd2063, %fd49;
	@%p90 bra 	BB35_59;

	shr.s32 	%r668, %r47, 31;
	and.b32  	%r669, %r668, -2146435072;
	add.s32 	%r670, %r669, 2146435072;
	or.b32  	%r671, %r670, -2147483648;
	selp.b32	%r672, %r671, %r670, %p2;
	mov.u32 	%r673, 0;
	mov.b64 	%fd2063, {%r673, %r672};

BB35_59:
	setp.eq.f64	%p94, %fd42, 0d0000000000000000;
	setp.eq.f64	%p95, %fd32, 0d3FF0000000000000;
	or.pred  	%p96, %p95, %p94;
	selp.f64	%fd2066, 0d3FF0000000000000, %fd2063, %p96;

BB35_61:
	add.f64 	%fd889, %fd2066, 0dBFF0000000000000;
	mul.f64 	%fd2067, %fd889, 0d4059000000000000;

BB35_62:
	and.b16  	%rs18, %rs41, 255;
	setp.eq.s16	%p97, %rs18, 0;
	@%p97 bra 	BB35_87;
	bra.uni 	BB35_63;

BB35_87:
	setp.eq.s32	%p126, %r532, 0;
	@%p126 bra 	BB35_89;
	bra.uni 	BB35_88;

BB35_89:
	setp.lt.s32	%p127, %r2140, 30;
	setp.eq.s32	%p128, %r622, 31;
	and.pred  	%p129, %p128, %p127;
	selp.b32	%r727, 1, %r622, %p129;
	selp.u32	%r728, 1, 0, %p129;
	sub.s32 	%r729, %r619, %r2141;
	sub.s32 	%r730, %r621, %r2139;
	add.s32 	%r731, %r730, %r728;
	mul.lo.s32 	%r732, %r731, 30;
	mov.u32 	%r733, 30;
	sub.s32 	%r734, %r733, %r2140;
	mov.u32 	%r735, 0;
	max.s32 	%r736, %r735, %r734;
	min.s32 	%r737, %r733, %r727;
	mad.lo.s32 	%r738, %r729, 360, %r732;
	add.s32 	%r739, %r738, %r736;
	add.s32 	%r740, %r739, %r737;
	add.s32 	%r2145, %r740, -30;
	bra.uni 	BB35_90;

BB35_63:
	setp.eq.s32	%p98, %r532, 0;
	@%p98 bra 	BB35_65;
	bra.uni 	BB35_64;

BB35_65:
	setp.lt.s32	%p99, %r535, 30;
	setp.eq.s32	%p100, %r622, 31;
	and.pred  	%p101, %p100, %p99;
	selp.b32	%r679, 1, %r622, %p101;
	selp.u32	%r680, 1, 0, %p101;
	sub.s32 	%r681, %r619, %r536;
	sub.s32 	%r682, %r621, %r534;
	add.s32 	%r683, %r682, %r680;
	mul.lo.s32 	%r684, %r683, 30;
	mov.u32 	%r685, 30;
	sub.s32 	%r686, %r685, %r535;
	mov.u32 	%r687, 0;
	max.s32 	%r688, %r687, %r686;
	min.s32 	%r689, %r685, %r679;
	mad.lo.s32 	%r690, %r681, 360, %r684;
	add.s32 	%r691, %r690, %r688;
	add.s32 	%r692, %r691, %r689;
	add.s32 	%r2144, %r692, -30;
	bra.uni 	BB35_66;

BB35_88:
	sub.s32 	%r2145, %r620, %r2142;

BB35_90:
	cvt.rn.f64.s32	%fd928, %r2145;
	div.rn.f64 	%fd80, %fd928, 0d4076800000000000;
	setp.eq.s32	%p130, %r533, 0;
	@%p130 bra 	BB35_110;
	bra.uni 	BB35_91;

BB35_110:
	fma.rn.f64 	%fd2082, %fd80, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB35_111;

BB35_64:
	sub.s32 	%r2144, %r620, %r1;

BB35_66:
	cvt.rn.f64.s32	%fd890, %r2144;
	div.rn.f64 	%fd60, %fd890, 0d4076800000000000;
	setp.eq.s32	%p102, %r533, 0;
	@%p102 bra 	BB35_86;
	bra.uni 	BB35_67;

BB35_86:
	fma.rn.f64 	%fd2082, %fd60, 0d3FA99999A0000000, 0d3FF0000000000000;
	bra.uni 	BB35_111;

BB35_91:
	setp.eq.s32	%p131, %r533, 1;
	@%p131 bra 	BB35_96;
	bra.uni 	BB35_92;

BB35_96:
	mul.f64 	%fd85, %fd80, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd85;
	}
	bfe.u32 	%r753, %r64, 20, 11;
	add.s32 	%r754, %r753, -1012;
	mov.b64 	 %rd72, %fd85;
	shl.b64 	%rd7, %rd72, %r754;
	setp.eq.s64	%p136, %rd7, -9223372036854775808;
	abs.f64 	%fd86, %fd33;
	// Callseq Start 57
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd86;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd85;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2081, [retval0+0];
	
	//{
	}// Callseq End 57
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r65}, %fd33;
	}
	setp.lt.s32	%p137, %r65, 0;
	and.pred  	%p4, %p137, %p136;
	@!%p4 bra 	BB35_98;
	bra.uni 	BB35_97;

BB35_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r755}, %fd2081;
	}
	xor.b32  	%r756, %r755, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r757, %temp}, %fd2081;
	}
	mov.b64 	%fd2081, {%r757, %r756};

BB35_98:
	mov.f64 	%fd2080, %fd2081;
	setp.eq.f64	%p138, %fd33, 0d0000000000000000;
	@%p138 bra 	BB35_101;
	bra.uni 	BB35_99;

BB35_101:
	selp.b32	%r758, %r65, 0, %p136;
	or.b32  	%r759, %r758, 2146435072;
	setp.lt.s32	%p142, %r64, 0;
	selp.b32	%r760, %r759, %r758, %p142;
	mov.u32 	%r761, 0;
	mov.b64 	%fd2080, {%r761, %r760};
	bra.uni 	BB35_102;

BB35_67:
	setp.eq.s32	%p103, %r533, 1;
	@%p103 bra 	BB35_72;
	bra.uni 	BB35_68;

BB35_72:
	mul.f64 	%fd65, %fd60, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r56}, %fd65;
	}
	bfe.u32 	%r705, %r56, 20, 11;
	add.s32 	%r706, %r705, -1012;
	mov.b64 	 %rd71, %fd65;
	shl.b64 	%rd6, %rd71, %r706;
	setp.eq.s64	%p108, %rd6, -9223372036854775808;
	abs.f64 	%fd66, %fd33;
	// Callseq Start 56
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd66;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd65;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2074, [retval0+0];
	
	//{
	}// Callseq End 56
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r57}, %fd33;
	}
	setp.lt.s32	%p109, %r57, 0;
	and.pred  	%p3, %p109, %p108;
	@!%p3 bra 	BB35_74;
	bra.uni 	BB35_73;

BB35_73:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r707}, %fd2074;
	}
	xor.b32  	%r708, %r707, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r709, %temp}, %fd2074;
	}
	mov.b64 	%fd2074, {%r709, %r708};

BB35_74:
	mov.f64 	%fd2073, %fd2074;
	setp.eq.f64	%p110, %fd33, 0d0000000000000000;
	@%p110 bra 	BB35_77;
	bra.uni 	BB35_75;

BB35_77:
	selp.b32	%r710, %r57, 0, %p108;
	or.b32  	%r711, %r710, 2146435072;
	setp.lt.s32	%p114, %r56, 0;
	selp.b32	%r712, %r711, %r710, %p114;
	mov.u32 	%r713, 0;
	mov.b64 	%fd2073, {%r713, %r712};
	bra.uni 	BB35_78;

BB35_92:
	mov.f64 	%fd2082, 0d0000000000000000;
	setp.ne.s32	%p132, %r533, 2;
	@%p132 bra 	BB35_111;

	mul.f64 	%fd81, %fd80, 0d3FA99999A0000000;
	mov.f64 	%fd930, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd931, %fd81, %fd930;
	mov.f64 	%fd932, 0d4338000000000000;
	add.rn.f64 	%fd933, %fd931, %fd932;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r61, %temp}, %fd933;
	}
	mov.f64 	%fd934, 0dC338000000000000;
	add.rn.f64 	%fd935, %fd933, %fd934;
	mov.f64 	%fd936, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd937, %fd935, %fd936, %fd81;
	mov.f64 	%fd938, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd939, %fd935, %fd938, %fd937;
	mov.f64 	%fd940, 0d3E928AF3FCA213EA;
	mov.f64 	%fd941, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd942, %fd941, %fd939, %fd940;
	mov.f64 	%fd943, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd944, %fd942, %fd939, %fd943;
	mov.f64 	%fd945, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd946, %fd944, %fd939, %fd945;
	mov.f64 	%fd947, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd948, %fd946, %fd939, %fd947;
	mov.f64 	%fd949, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd950, %fd948, %fd939, %fd949;
	mov.f64 	%fd951, 0d3F81111111122322;
	fma.rn.f64 	%fd952, %fd950, %fd939, %fd951;
	mov.f64 	%fd953, 0d3FA55555555502A1;
	fma.rn.f64 	%fd954, %fd952, %fd939, %fd953;
	mov.f64 	%fd955, 0d3FC5555555555511;
	fma.rn.f64 	%fd956, %fd954, %fd939, %fd955;
	mov.f64 	%fd957, 0d3FE000000000000B;
	fma.rn.f64 	%fd958, %fd956, %fd939, %fd957;
	mov.f64 	%fd959, 0d3FF0000000000000;
	fma.rn.f64 	%fd960, %fd958, %fd939, %fd959;
	fma.rn.f64 	%fd961, %fd960, %fd939, %fd959;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd961;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd961;
	}
	shl.b32 	%r741, %r61, 20;
	add.s32 	%r742, %r63, %r741;
	mov.b64 	%fd2082, {%r62, %r742};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r743}, %fd81;
	}
	mov.b32 	 %f33, %r743;
	abs.f32 	%f4, %f33;
	setp.lt.f32	%p133, %f4, 0f4086232B;
	@%p133 bra 	BB35_111;

	setp.lt.f64	%p134, %fd81, 0d0000000000000000;
	add.f64 	%fd962, %fd81, 0d7FF0000000000000;
	selp.f64	%fd2082, 0d0000000000000000, %fd962, %p134;
	setp.geu.f32	%p135, %f4, 0f40874800;
	@%p135 bra 	BB35_111;

	shr.u32 	%r744, %r61, 31;
	add.s32 	%r745, %r61, %r744;
	shr.s32 	%r746, %r745, 1;
	shl.b32 	%r747, %r746, 20;
	add.s32 	%r748, %r747, %r63;
	mov.b64 	%fd963, {%r62, %r748};
	sub.s32 	%r749, %r61, %r746;
	shl.b32 	%r750, %r749, 20;
	add.s32 	%r751, %r750, 1072693248;
	mov.u32 	%r752, 0;
	mov.b64 	%fd964, {%r752, %r751};
	mul.f64 	%fd2082, %fd963, %fd964;
	bra.uni 	BB35_111;

BB35_68:
	mov.f64 	%fd2082, 0d0000000000000000;
	setp.ne.s32	%p104, %r533, 2;
	@%p104 bra 	BB35_111;

	mul.f64 	%fd61, %fd60, 0d3FA99999A0000000;
	mov.f64 	%fd892, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd893, %fd61, %fd892;
	mov.f64 	%fd894, 0d4338000000000000;
	add.rn.f64 	%fd895, %fd893, %fd894;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r53, %temp}, %fd895;
	}
	mov.f64 	%fd896, 0dC338000000000000;
	add.rn.f64 	%fd897, %fd895, %fd896;
	mov.f64 	%fd898, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd899, %fd897, %fd898, %fd61;
	mov.f64 	%fd900, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd901, %fd897, %fd900, %fd899;
	mov.f64 	%fd902, 0d3E928AF3FCA213EA;
	mov.f64 	%fd903, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd904, %fd903, %fd901, %fd902;
	mov.f64 	%fd905, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd906, %fd904, %fd901, %fd905;
	mov.f64 	%fd907, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd908, %fd906, %fd901, %fd907;
	mov.f64 	%fd909, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd910, %fd908, %fd901, %fd909;
	mov.f64 	%fd911, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd912, %fd910, %fd901, %fd911;
	mov.f64 	%fd913, 0d3F81111111122322;
	fma.rn.f64 	%fd914, %fd912, %fd901, %fd913;
	mov.f64 	%fd915, 0d3FA55555555502A1;
	fma.rn.f64 	%fd916, %fd914, %fd901, %fd915;
	mov.f64 	%fd917, 0d3FC5555555555511;
	fma.rn.f64 	%fd918, %fd916, %fd901, %fd917;
	mov.f64 	%fd919, 0d3FE000000000000B;
	fma.rn.f64 	%fd920, %fd918, %fd901, %fd919;
	mov.f64 	%fd921, 0d3FF0000000000000;
	fma.rn.f64 	%fd922, %fd920, %fd901, %fd921;
	fma.rn.f64 	%fd923, %fd922, %fd901, %fd921;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r54, %temp}, %fd923;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd923;
	}
	shl.b32 	%r693, %r53, 20;
	add.s32 	%r694, %r55, %r693;
	mov.b64 	%fd2082, {%r54, %r694};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r695}, %fd61;
	}
	mov.b32 	 %f32, %r695;
	abs.f32 	%f3, %f32;
	setp.lt.f32	%p105, %f3, 0f4086232B;
	@%p105 bra 	BB35_111;

	setp.lt.f64	%p106, %fd61, 0d0000000000000000;
	add.f64 	%fd924, %fd61, 0d7FF0000000000000;
	selp.f64	%fd2082, 0d0000000000000000, %fd924, %p106;
	setp.geu.f32	%p107, %f3, 0f40874800;
	@%p107 bra 	BB35_111;

	shr.u32 	%r696, %r53, 31;
	add.s32 	%r697, %r53, %r696;
	shr.s32 	%r698, %r697, 1;
	shl.b32 	%r699, %r698, 20;
	add.s32 	%r700, %r699, %r55;
	mov.b64 	%fd925, {%r54, %r700};
	sub.s32 	%r701, %r53, %r698;
	shl.b32 	%r702, %r701, 20;
	add.s32 	%r703, %r702, 1072693248;
	mov.u32 	%r704, 0;
	mov.b64 	%fd926, {%r704, %r703};
	mul.f64 	%fd2082, %fd925, %fd926;
	bra.uni 	BB35_111;

BB35_99:
	setp.gt.s32	%p139, %r65, -1;
	@%p139 bra 	BB35_102;

	cvt.rzi.f64.f64	%fd965, %fd85;
	setp.neu.f64	%p140, %fd965, %fd85;
	selp.f64	%fd2080, 0dFFF8000000000000, %fd2080, %p140;

BB35_102:
	mov.f64 	%fd92, %fd2080;
	add.f64 	%fd93, %fd85, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r762}, %fd93;
	}
	and.b32  	%r763, %r762, 2146435072;
	setp.ne.s32	%p143, %r763, 2146435072;
	mov.f64 	%fd2079, %fd92;
	@%p143 bra 	BB35_109;

	setp.gtu.f64	%p144, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2079, %fd93;
	@%p144 bra 	BB35_109;

	abs.f64 	%fd94, %fd85;
	setp.gtu.f64	%p145, %fd94, 0d7FF0000000000000;
	mov.f64 	%fd2078, %fd93;
	mov.f64 	%fd2079, %fd2078;
	@%p145 bra 	BB35_109;

	setp.eq.f64	%p146, %fd94, 0d7FF0000000000000;
	@%p146 bra 	BB35_108;
	bra.uni 	BB35_106;

BB35_108:
	setp.eq.f64	%p148, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p149, %fd86, 0d3FF0000000000000;
	selp.b32	%r770, 2146435072, 0, %p149;
	xor.b32  	%r771, %r770, 2146435072;
	setp.lt.s32	%p150, %r64, 0;
	selp.b32	%r772, %r771, %r770, %p150;
	selp.b32	%r773, 1072693248, %r772, %p148;
	mov.u32 	%r774, 0;
	mov.b64 	%fd2079, {%r774, %r773};
	bra.uni 	BB35_109;

BB35_75:
	setp.gt.s32	%p111, %r57, -1;
	@%p111 bra 	BB35_78;

	cvt.rzi.f64.f64	%fd927, %fd65;
	setp.neu.f64	%p112, %fd927, %fd65;
	selp.f64	%fd2073, 0dFFF8000000000000, %fd2073, %p112;

BB35_78:
	mov.f64 	%fd72, %fd2073;
	add.f64 	%fd73, %fd65, %fd33;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r714}, %fd73;
	}
	and.b32  	%r715, %r714, 2146435072;
	setp.ne.s32	%p115, %r715, 2146435072;
	mov.f64 	%fd2072, %fd72;
	@%p115 bra 	BB35_85;

	setp.gtu.f64	%p116, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2072, %fd73;
	@%p116 bra 	BB35_85;

	abs.f64 	%fd74, %fd65;
	setp.gtu.f64	%p117, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd2071, %fd73;
	mov.f64 	%fd2072, %fd2071;
	@%p117 bra 	BB35_85;

	setp.eq.f64	%p118, %fd74, 0d7FF0000000000000;
	@%p118 bra 	BB35_84;
	bra.uni 	BB35_82;

BB35_84:
	setp.eq.f64	%p120, %fd33, 0dBFF0000000000000;
	setp.gt.f64	%p121, %fd66, 0d3FF0000000000000;
	selp.b32	%r722, 2146435072, 0, %p121;
	xor.b32  	%r723, %r722, 2146435072;
	setp.lt.s32	%p122, %r56, 0;
	selp.b32	%r724, %r723, %r722, %p122;
	selp.b32	%r725, 1072693248, %r724, %p120;
	mov.u32 	%r726, 0;
	mov.b64 	%fd2072, {%r726, %r725};
	bra.uni 	BB35_85;

BB35_106:
	setp.neu.f64	%p147, %fd86, 0d7FF0000000000000;
	mov.f64 	%fd2079, %fd92;
	@%p147 bra 	BB35_109;

	shr.s32 	%r764, %r64, 31;
	and.b32  	%r765, %r764, -2146435072;
	add.s32 	%r766, %r765, 2146435072;
	or.b32  	%r767, %r766, -2147483648;
	selp.b32	%r768, %r767, %r766, %p4;
	mov.u32 	%r769, 0;
	mov.b64 	%fd2079, {%r769, %r768};

BB35_109:
	setp.eq.f64	%p151, %fd85, 0d0000000000000000;
	setp.eq.f64	%p152, %fd33, 0d3FF0000000000000;
	or.pred  	%p153, %p152, %p151;
	selp.f64	%fd2082, 0d3FF0000000000000, %fd2079, %p153;
	bra.uni 	BB35_111;

BB35_82:
	setp.neu.f64	%p119, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd2072, %fd72;
	@%p119 bra 	BB35_85;

	shr.s32 	%r716, %r56, 31;
	and.b32  	%r717, %r716, -2146435072;
	add.s32 	%r718, %r717, 2146435072;
	or.b32  	%r719, %r718, -2147483648;
	selp.b32	%r720, %r719, %r718, %p3;
	mov.u32 	%r721, 0;
	mov.b64 	%fd2072, {%r721, %r720};

BB35_85:
	setp.eq.f64	%p123, %fd65, 0d0000000000000000;
	setp.eq.f64	%p124, %fd33, 0d3FF0000000000000;
	or.pred  	%p125, %p124, %p123;
	selp.f64	%fd2082, 0d3FF0000000000000, %fd2072, %p125;

BB35_111:
	mov.u32 	%r2142, %r620;
	mov.u32 	%r2141, %r619;
	mov.u32 	%r2140, %r622;
	mov.u32 	%r2139, %r621;
	rcp.rn.f64 	%fd966, %fd2082;
	mul.f64 	%fd2058, %fd2058, %fd966;
	fma.rn.f64 	%fd2083, %fd2067, %fd2058, %fd2083;
	mov.u16 	%rs41, 0;

BB35_112:
	add.s32 	%r2138, %r2138, 1;
	setp.lt.s32	%p154, %r2138, %r544;
	@%p154 bra 	BB35_35;

BB35_113:
	sub.f64 	%fd2110, %fd31, %fd2083;
	abs.f64 	%fd107, %fd2110;
	mul.f64 	%fd967, %fd107, 0d3C88361B40000000;
	setp.gtu.f64	%p155, %fd107, %fd967;
	@%p155 bra 	BB35_115;

	mov.f64 	%fd969, 0d0000000000000000;
	abs.f64 	%fd970, %fd969;
	mul.f64 	%fd971, %fd970, 0d3C88361B40000000;
	mov.f64 	%fd2372, 0d3FA99999A0000000;
	setp.le.f64	%p156, %fd107, %fd971;
	@%p156 bra 	BB35_835;

BB35_115:
	mov.f64 	%fd972, 0d0000000000000000;
	mov.f64 	%fd2373, %fd972;
	@%p66 bra 	BB35_195;

	div.rn.f64 	%fd975, %fd798, %fd799;
	add.f64 	%fd108, %fd975, 0d3FF0000000000000;
	mov.u32 	%r780, 30;
	sub.s32 	%r74, %r780, %r535;
	mov.f64 	%fd2374, 0d0000000000000000;
	mov.f64 	%fd2084, 0d3FF0000000000000;
	mov.u16 	%rs42, 1;
	mov.u32 	%r2146, 0;

BB35_117:
	mov.f64 	%fd2359, %fd2374;
	mov.f64 	%fd2375, %fd2359;
	mov.u32 	%r2159, %r2161;
	mov.u32 	%r79, %r2159;
	mov.u32 	%r2155, %r2157;
	mov.u32 	%r78, %r2155;
	mov.u32 	%r2151, %r2153;
	mov.u32 	%r77, %r2151;
	mov.u32 	%r2147, %r2149;
	mov.u32 	%r76, %r2147;
	mul.wide.s32 	%rd73, %r2146, 56;
	add.s64 	%rd74, %rd1, %rd73;
	add.s64 	%rd9, %rd74, 12;
	ld.u32 	%r785, [%rd74+12];
	setp.gt.s32	%p158, %r1, %r785;
	mov.u32 	%r2150, %r76;
	mov.u32 	%r2154, %r77;
	mov.u32 	%r2158, %r78;
	mov.u32 	%r2162, %r79;
	@%p158 bra 	BB35_194;

	ld.v2.u32 	{%r786, %r787}, [%rd9+-4];
	mov.u32 	%r83, %r787;
	mov.u32 	%r82, %r786;
	ld.v2.u32 	{%r788, %r789}, [%rd9+-12];
	mov.u32 	%r81, %r789;
	mov.u32 	%r80, %r788;
	ld.f64 	%fd2093, [%rd9+36];
	setp.neu.f64	%p159, %fd2093, 0dBFF0000000000000;
	@%p159 bra 	BB35_144;

	setp.eq.s32	%p160, %r543, 0;
	ld.v2.u32 	{%r790, %r791}, [%rd9+12];
	ld.v2.u32 	{%r792, %r793}, [%rd9+4];
	ld.v2.u32 	{%r794, %r795}, [%rd9+28];
	ld.v2.u32 	{%r796, %r797}, [%rd9+20];
	@%p160 bra 	BB35_121;
	bra.uni 	BB35_120;

BB35_121:
	setp.lt.s32	%p161, %r793, 30;
	setp.eq.s32	%p162, %r797, 31;
	and.pred  	%p163, %p162, %p161;
	selp.b32	%r798, 1, %r797, %p163;
	selp.u32	%r799, 1, 0, %p163;
	sub.s32 	%r800, %r794, %r790;
	sub.s32 	%r801, %r796, %r792;
	add.s32 	%r802, %r801, %r799;
	mul.lo.s32 	%r803, %r802, 30;
	sub.s32 	%r805, %r780, %r793;
	mov.u32 	%r806, 0;
	max.s32 	%r807, %r806, %r805;
	min.s32 	%r808, %r780, %r798;
	mad.lo.s32 	%r809, %r800, 360, %r803;
	add.s32 	%r810, %r809, %r807;
	add.s32 	%r811, %r810, %r808;
	add.s32 	%r2163, %r811, -30;
	bra.uni 	BB35_122;

BB35_120:
	sub.s32 	%r2163, %r795, %r791;

BB35_122:
	cvt.rn.f64.s32	%fd976, %r2163;
	div.rn.f64 	%fd112, %fd976, 0d4076800000000000;
	setp.eq.s32	%p164, %r540, 0;
	@%p164 bra 	BB35_142;
	bra.uni 	BB35_123;

BB35_142:
	fma.rn.f64 	%fd2092, %fd798, %fd112, 0d3FF0000000000000;
	bra.uni 	BB35_143;

BB35_123:
	setp.eq.s32	%p165, %r540, 1;
	@%p165 bra 	BB35_128;
	bra.uni 	BB35_124;

BB35_128:
	mul.f64 	%fd117, %fd799, %fd112;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r98}, %fd117;
	}
	bfe.u32 	%r824, %r98, 20, 11;
	add.s32 	%r825, %r824, -1012;
	mov.b64 	 %rd75, %fd117;
	shl.b64 	%rd10, %rd75, %r825;
	setp.eq.s64	%p170, %rd10, -9223372036854775808;
	abs.f64 	%fd118, %fd108;
	// Callseq Start 58
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd118;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd117;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2091, [retval0+0];
	
	//{
	}// Callseq End 58
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r99}, %fd108;
	}
	setp.lt.s32	%p171, %r99, 0;
	and.pred  	%p5, %p171, %p170;
	@!%p5 bra 	BB35_130;
	bra.uni 	BB35_129;

BB35_129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r826}, %fd2091;
	}
	xor.b32  	%r827, %r826, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r828, %temp}, %fd2091;
	}
	mov.b64 	%fd2091, {%r828, %r827};

BB35_130:
	mov.f64 	%fd2090, %fd2091;
	setp.eq.f64	%p172, %fd108, 0d0000000000000000;
	@%p172 bra 	BB35_133;
	bra.uni 	BB35_131;

BB35_133:
	selp.b32	%r829, %r99, 0, %p170;
	or.b32  	%r830, %r829, 2146435072;
	setp.lt.s32	%p176, %r98, 0;
	selp.b32	%r831, %r830, %r829, %p176;
	mov.u32 	%r832, 0;
	mov.b64 	%fd2090, {%r832, %r831};
	bra.uni 	BB35_134;

BB35_124:
	mov.f64 	%fd2092, 0d0000000000000000;
	setp.ne.s32	%p166, %r540, 2;
	@%p166 bra 	BB35_143;

	mul.f64 	%fd113, %fd798, %fd112;
	mov.f64 	%fd978, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd979, %fd113, %fd978;
	mov.f64 	%fd980, 0d4338000000000000;
	add.rn.f64 	%fd981, %fd979, %fd980;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r95, %temp}, %fd981;
	}
	mov.f64 	%fd982, 0dC338000000000000;
	add.rn.f64 	%fd983, %fd981, %fd982;
	mov.f64 	%fd984, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd985, %fd983, %fd984, %fd113;
	mov.f64 	%fd986, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd987, %fd983, %fd986, %fd985;
	mov.f64 	%fd988, 0d3E928AF3FCA213EA;
	mov.f64 	%fd989, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd990, %fd989, %fd987, %fd988;
	mov.f64 	%fd991, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd992, %fd990, %fd987, %fd991;
	mov.f64 	%fd993, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd994, %fd992, %fd987, %fd993;
	mov.f64 	%fd995, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd996, %fd994, %fd987, %fd995;
	mov.f64 	%fd997, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd998, %fd996, %fd987, %fd997;
	mov.f64 	%fd999, 0d3F81111111122322;
	fma.rn.f64 	%fd1000, %fd998, %fd987, %fd999;
	mov.f64 	%fd1001, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1002, %fd1000, %fd987, %fd1001;
	mov.f64 	%fd1003, 0d3FC5555555555511;
	fma.rn.f64 	%fd1004, %fd1002, %fd987, %fd1003;
	mov.f64 	%fd1005, 0d3FE000000000000B;
	fma.rn.f64 	%fd1006, %fd1004, %fd987, %fd1005;
	mov.f64 	%fd1007, 0d3FF0000000000000;
	fma.rn.f64 	%fd1008, %fd1006, %fd987, %fd1007;
	fma.rn.f64 	%fd1009, %fd1008, %fd987, %fd1007;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r96, %temp}, %fd1009;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r97}, %fd1009;
	}
	shl.b32 	%r812, %r95, 20;
	add.s32 	%r813, %r97, %r812;
	mov.b64 	%fd2092, {%r96, %r813};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r814}, %fd113;
	}
	mov.b32 	 %f34, %r814;
	abs.f32 	%f5, %f34;
	setp.lt.f32	%p167, %f5, 0f4086232B;
	@%p167 bra 	BB35_143;

	setp.lt.f64	%p168, %fd113, 0d0000000000000000;
	add.f64 	%fd1010, %fd113, 0d7FF0000000000000;
	selp.f64	%fd2092, 0d0000000000000000, %fd1010, %p168;
	setp.geu.f32	%p169, %f5, 0f40874800;
	@%p169 bra 	BB35_143;

	shr.u32 	%r815, %r95, 31;
	add.s32 	%r816, %r95, %r815;
	shr.s32 	%r817, %r816, 1;
	shl.b32 	%r818, %r817, 20;
	add.s32 	%r819, %r818, %r97;
	mov.b64 	%fd1011, {%r96, %r819};
	sub.s32 	%r820, %r95, %r817;
	shl.b32 	%r821, %r820, 20;
	add.s32 	%r822, %r821, 1072693248;
	mov.u32 	%r823, 0;
	mov.b64 	%fd1012, {%r823, %r822};
	mul.f64 	%fd2092, %fd1011, %fd1012;
	bra.uni 	BB35_143;

BB35_131:
	setp.gt.s32	%p173, %r99, -1;
	@%p173 bra 	BB35_134;

	cvt.rzi.f64.f64	%fd1013, %fd117;
	setp.neu.f64	%p174, %fd1013, %fd117;
	selp.f64	%fd2090, 0dFFF8000000000000, %fd2090, %p174;

BB35_134:
	mov.f64 	%fd124, %fd2090;
	add.f64 	%fd125, %fd117, %fd108;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r833}, %fd125;
	}
	and.b32  	%r834, %r833, 2146435072;
	setp.ne.s32	%p177, %r834, 2146435072;
	mov.f64 	%fd2089, %fd124;
	@%p177 bra 	BB35_141;

	setp.gtu.f64	%p178, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2089, %fd125;
	@%p178 bra 	BB35_141;

	abs.f64 	%fd126, %fd117;
	setp.gtu.f64	%p179, %fd126, 0d7FF0000000000000;
	mov.f64 	%fd2088, %fd125;
	mov.f64 	%fd2089, %fd2088;
	@%p179 bra 	BB35_141;

	setp.eq.f64	%p180, %fd126, 0d7FF0000000000000;
	@%p180 bra 	BB35_140;
	bra.uni 	BB35_138;

BB35_140:
	setp.eq.f64	%p182, %fd108, 0dBFF0000000000000;
	setp.gt.f64	%p183, %fd118, 0d3FF0000000000000;
	selp.b32	%r841, 2146435072, 0, %p183;
	xor.b32  	%r842, %r841, 2146435072;
	setp.lt.s32	%p184, %r98, 0;
	selp.b32	%r843, %r842, %r841, %p184;
	selp.b32	%r844, 1072693248, %r843, %p182;
	mov.u32 	%r845, 0;
	mov.b64 	%fd2089, {%r845, %r844};
	bra.uni 	BB35_141;

BB35_138:
	setp.neu.f64	%p181, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd2089, %fd124;
	@%p181 bra 	BB35_141;

	shr.s32 	%r835, %r98, 31;
	and.b32  	%r836, %r835, -2146435072;
	add.s32 	%r837, %r836, 2146435072;
	or.b32  	%r838, %r837, -2147483648;
	selp.b32	%r839, %r838, %r837, %p5;
	mov.u32 	%r840, 0;
	mov.b64 	%fd2089, {%r840, %r839};

BB35_141:
	setp.eq.f64	%p185, %fd117, 0d0000000000000000;
	setp.eq.f64	%p186, %fd108, 0d3FF0000000000000;
	or.pred  	%p187, %p186, %p185;
	selp.f64	%fd2092, 0d3FF0000000000000, %fd2089, %p187;

BB35_143:
	add.f64 	%fd1014, %fd2092, 0dBFF0000000000000;
	mul.f64 	%fd2093, %fd1014, 0d4059000000000000;

BB35_144:
	and.b16  	%rs21, %rs42, 255;
	setp.eq.s16	%p188, %rs21, 0;
	@%p188 bra 	BB35_169;
	bra.uni 	BB35_145;

BB35_169:
	setp.eq.s32	%p217, %r532, 0;
	@%p217 bra 	BB35_171;
	bra.uni 	BB35_170;

BB35_171:
	setp.lt.s32	%p218, %r77, 30;
	setp.eq.s32	%p219, %r789, 31;
	and.pred  	%p220, %p219, %p218;
	selp.b32	%r893, 1, %r789, %p220;
	selp.u32	%r894, 1, 0, %p220;
	sub.s32 	%r895, %r786, %r78;
	sub.s32 	%r896, %r788, %r76;
	add.s32 	%r897, %r896, %r894;
	mul.lo.s32 	%r898, %r897, 30;
	sub.s32 	%r900, %r780, %r77;
	mov.u32 	%r901, 0;
	max.s32 	%r902, %r901, %r900;
	min.s32 	%r903, %r780, %r893;
	mad.lo.s32 	%r904, %r895, 360, %r898;
	add.s32 	%r905, %r904, %r902;
	add.s32 	%r906, %r905, %r903;
	add.s32 	%r2165, %r906, -30;
	bra.uni 	BB35_172;

BB35_145:
	setp.eq.s32	%p189, %r532, 0;
	@%p189 bra 	BB35_147;
	bra.uni 	BB35_146;

BB35_147:
	setp.lt.s32	%p190, %r535, 30;
	setp.eq.s32	%p191, %r789, 31;
	and.pred  	%p192, %p191, %p190;
	selp.b32	%r846, 1, %r789, %p192;
	selp.u32	%r847, 1, 0, %p192;
	sub.s32 	%r848, %r786, %r536;
	sub.s32 	%r849, %r788, %r534;
	add.s32 	%r850, %r849, %r847;
	mul.lo.s32 	%r851, %r850, 30;
	min.s32 	%r853, %r780, %r846;
	mad.lo.s32 	%r854, %r848, 360, %r851;
	mov.u32 	%r855, 0;
	max.s32 	%r856, %r855, %r74;
	add.s32 	%r857, %r854, %r856;
	add.s32 	%r858, %r857, %r853;
	add.s32 	%r2164, %r858, -30;
	bra.uni 	BB35_148;

BB35_170:
	sub.s32 	%r2165, %r787, %r79;

BB35_172:
	cvt.rn.f64.s32	%fd1055, %r2165;
	div.rn.f64 	%fd156, %fd1055, 0d4076800000000000;
	setp.eq.s32	%p221, %r533, 0;
	@%p221 bra 	BB35_192;
	bra.uni 	BB35_173;

BB35_192:
	fma.rn.f64 	%fd2108, %fd156, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB35_193;

BB35_146:
	sub.s32 	%r2164, %r787, %r1;

BB35_148:
	cvt.rn.f64.s32	%fd1015, %r2164;
	div.rn.f64 	%fd135, %fd1015, 0d4076800000000000;
	setp.eq.s32	%p193, %r533, 0;
	@%p193 bra 	BB35_168;
	bra.uni 	BB35_149;

BB35_168:
	fma.rn.f64 	%fd2108, %fd135, 0d3FAC28F5C999999A, 0d3FF0000000000000;
	bra.uni 	BB35_193;

BB35_173:
	setp.eq.s32	%p222, %r533, 1;
	@%p222 bra 	BB35_178;
	bra.uni 	BB35_174;

BB35_178:
	mov.f64 	%fd1092, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1093, %fd1092, %fd796;
	add.f64 	%fd161, %fd1093, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd161;
	}
	mul.f64 	%fd162, %fd156, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r116}, %fd162;
	}
	bfe.u32 	%r919, %r116, 20, 11;
	add.s32 	%r920, %r919, -1012;
	mov.b64 	 %rd77, %fd162;
	shl.b64 	%rd12, %rd77, %r920;
	setp.eq.s64	%p227, %rd12, -9223372036854775808;
	abs.f64 	%fd163, %fd161;
	// Callseq Start 60
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd163;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd162;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2107, [retval0+0];
	
	//{
	}// Callseq End 60
	setp.lt.s32	%p228, %r115, 0;
	and.pred  	%p7, %p228, %p227;
	@!%p7 bra 	BB35_180;
	bra.uni 	BB35_179;

BB35_179:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r921}, %fd2107;
	}
	xor.b32  	%r922, %r921, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r923, %temp}, %fd2107;
	}
	mov.b64 	%fd2107, {%r923, %r922};

BB35_180:
	mov.f64 	%fd2106, %fd2107;
	setp.eq.f64	%p229, %fd161, 0d0000000000000000;
	@%p229 bra 	BB35_183;
	bra.uni 	BB35_181;

BB35_183:
	selp.b32	%r924, %r115, 0, %p227;
	or.b32  	%r925, %r924, 2146435072;
	setp.lt.s32	%p233, %r116, 0;
	selp.b32	%r926, %r925, %r924, %p233;
	mov.u32 	%r927, 0;
	mov.b64 	%fd2106, {%r927, %r926};
	bra.uni 	BB35_184;

BB35_149:
	setp.eq.s32	%p194, %r533, 1;
	@%p194 bra 	BB35_154;
	bra.uni 	BB35_150;

BB35_154:
	mov.f64 	%fd1052, 0d3FAC28F5C999999A;
	div.rn.f64 	%fd1053, %fd1052, %fd796;
	add.f64 	%fd140, %fd1053, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r107}, %fd140;
	}
	mul.f64 	%fd141, %fd135, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd141;
	}
	bfe.u32 	%r871, %r108, 20, 11;
	add.s32 	%r872, %r871, -1012;
	mov.b64 	 %rd76, %fd141;
	shl.b64 	%rd11, %rd76, %r872;
	setp.eq.s64	%p199, %rd11, -9223372036854775808;
	abs.f64 	%fd142, %fd140;
	// Callseq Start 59
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd142;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd141;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2100, [retval0+0];
	
	//{
	}// Callseq End 59
	setp.lt.s32	%p200, %r107, 0;
	and.pred  	%p6, %p200, %p199;
	@!%p6 bra 	BB35_156;
	bra.uni 	BB35_155;

BB35_155:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r873}, %fd2100;
	}
	xor.b32  	%r874, %r873, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r875, %temp}, %fd2100;
	}
	mov.b64 	%fd2100, {%r875, %r874};

BB35_156:
	mov.f64 	%fd2099, %fd2100;
	setp.eq.f64	%p201, %fd140, 0d0000000000000000;
	@%p201 bra 	BB35_159;
	bra.uni 	BB35_157;

BB35_159:
	selp.b32	%r876, %r107, 0, %p199;
	or.b32  	%r877, %r876, 2146435072;
	setp.lt.s32	%p205, %r108, 0;
	selp.b32	%r878, %r877, %r876, %p205;
	mov.u32 	%r879, 0;
	mov.b64 	%fd2099, {%r879, %r878};
	bra.uni 	BB35_160;

BB35_174:
	mov.f64 	%fd2108, 0d0000000000000000;
	setp.ne.s32	%p223, %r533, 2;
	@%p223 bra 	BB35_193;

	mul.f64 	%fd157, %fd156, 0d3FAC28F5C999999A;
	mov.f64 	%fd1057, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1058, %fd157, %fd1057;
	mov.f64 	%fd1059, 0d4338000000000000;
	add.rn.f64 	%fd1060, %fd1058, %fd1059;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r112, %temp}, %fd1060;
	}
	mov.f64 	%fd1061, 0dC338000000000000;
	add.rn.f64 	%fd1062, %fd1060, %fd1061;
	mov.f64 	%fd1063, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1064, %fd1062, %fd1063, %fd157;
	mov.f64 	%fd1065, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1066, %fd1062, %fd1065, %fd1064;
	mov.f64 	%fd1067, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1068, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1069, %fd1068, %fd1066, %fd1067;
	mov.f64 	%fd1070, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1071, %fd1069, %fd1066, %fd1070;
	mov.f64 	%fd1072, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1073, %fd1071, %fd1066, %fd1072;
	mov.f64 	%fd1074, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1075, %fd1073, %fd1066, %fd1074;
	mov.f64 	%fd1076, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1077, %fd1075, %fd1066, %fd1076;
	mov.f64 	%fd1078, 0d3F81111111122322;
	fma.rn.f64 	%fd1079, %fd1077, %fd1066, %fd1078;
	mov.f64 	%fd1080, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1081, %fd1079, %fd1066, %fd1080;
	mov.f64 	%fd1082, 0d3FC5555555555511;
	fma.rn.f64 	%fd1083, %fd1081, %fd1066, %fd1082;
	mov.f64 	%fd1084, 0d3FE000000000000B;
	fma.rn.f64 	%fd1085, %fd1083, %fd1066, %fd1084;
	mov.f64 	%fd1086, 0d3FF0000000000000;
	fma.rn.f64 	%fd1087, %fd1085, %fd1066, %fd1086;
	fma.rn.f64 	%fd1088, %fd1087, %fd1066, %fd1086;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r113, %temp}, %fd1088;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd1088;
	}
	shl.b32 	%r907, %r112, 20;
	add.s32 	%r908, %r114, %r907;
	mov.b64 	%fd2108, {%r113, %r908};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r909}, %fd157;
	}
	mov.b32 	 %f36, %r909;
	abs.f32 	%f7, %f36;
	setp.lt.f32	%p224, %f7, 0f4086232B;
	@%p224 bra 	BB35_193;

	setp.lt.f64	%p225, %fd157, 0d0000000000000000;
	add.f64 	%fd1089, %fd157, 0d7FF0000000000000;
	selp.f64	%fd2108, 0d0000000000000000, %fd1089, %p225;
	setp.geu.f32	%p226, %f7, 0f40874800;
	@%p226 bra 	BB35_193;

	shr.u32 	%r910, %r112, 31;
	add.s32 	%r911, %r112, %r910;
	shr.s32 	%r912, %r911, 1;
	shl.b32 	%r913, %r912, 20;
	add.s32 	%r914, %r913, %r114;
	mov.b64 	%fd1090, {%r113, %r914};
	sub.s32 	%r915, %r112, %r912;
	shl.b32 	%r916, %r915, 20;
	add.s32 	%r917, %r916, 1072693248;
	mov.u32 	%r918, 0;
	mov.b64 	%fd1091, {%r918, %r917};
	mul.f64 	%fd2108, %fd1090, %fd1091;
	bra.uni 	BB35_193;

BB35_150:
	mov.f64 	%fd2108, 0d0000000000000000;
	setp.ne.s32	%p195, %r533, 2;
	@%p195 bra 	BB35_193;

	mul.f64 	%fd136, %fd135, 0d3FAC28F5C999999A;
	mov.f64 	%fd1017, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1018, %fd136, %fd1017;
	mov.f64 	%fd1019, 0d4338000000000000;
	add.rn.f64 	%fd1020, %fd1018, %fd1019;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd1020;
	}
	mov.f64 	%fd1021, 0dC338000000000000;
	add.rn.f64 	%fd1022, %fd1020, %fd1021;
	mov.f64 	%fd1023, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1024, %fd1022, %fd1023, %fd136;
	mov.f64 	%fd1025, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1026, %fd1022, %fd1025, %fd1024;
	mov.f64 	%fd1027, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1028, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1029, %fd1028, %fd1026, %fd1027;
	mov.f64 	%fd1030, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1031, %fd1029, %fd1026, %fd1030;
	mov.f64 	%fd1032, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1033, %fd1031, %fd1026, %fd1032;
	mov.f64 	%fd1034, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1035, %fd1033, %fd1026, %fd1034;
	mov.f64 	%fd1036, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1037, %fd1035, %fd1026, %fd1036;
	mov.f64 	%fd1038, 0d3F81111111122322;
	fma.rn.f64 	%fd1039, %fd1037, %fd1026, %fd1038;
	mov.f64 	%fd1040, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1041, %fd1039, %fd1026, %fd1040;
	mov.f64 	%fd1042, 0d3FC5555555555511;
	fma.rn.f64 	%fd1043, %fd1041, %fd1026, %fd1042;
	mov.f64 	%fd1044, 0d3FE000000000000B;
	fma.rn.f64 	%fd1045, %fd1043, %fd1026, %fd1044;
	mov.f64 	%fd1046, 0d3FF0000000000000;
	fma.rn.f64 	%fd1047, %fd1045, %fd1026, %fd1046;
	fma.rn.f64 	%fd1048, %fd1047, %fd1026, %fd1046;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r105, %temp}, %fd1048;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r106}, %fd1048;
	}
	shl.b32 	%r859, %r104, 20;
	add.s32 	%r860, %r106, %r859;
	mov.b64 	%fd2108, {%r105, %r860};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r861}, %fd136;
	}
	mov.b32 	 %f35, %r861;
	abs.f32 	%f6, %f35;
	setp.lt.f32	%p196, %f6, 0f4086232B;
	@%p196 bra 	BB35_193;

	setp.lt.f64	%p197, %fd136, 0d0000000000000000;
	add.f64 	%fd1049, %fd136, 0d7FF0000000000000;
	selp.f64	%fd2108, 0d0000000000000000, %fd1049, %p197;
	setp.geu.f32	%p198, %f6, 0f40874800;
	@%p198 bra 	BB35_193;

	shr.u32 	%r862, %r104, 31;
	add.s32 	%r863, %r104, %r862;
	shr.s32 	%r864, %r863, 1;
	shl.b32 	%r865, %r864, 20;
	add.s32 	%r866, %r865, %r106;
	mov.b64 	%fd1050, {%r105, %r866};
	sub.s32 	%r867, %r104, %r864;
	shl.b32 	%r868, %r867, 20;
	add.s32 	%r869, %r868, 1072693248;
	mov.u32 	%r870, 0;
	mov.b64 	%fd1051, {%r870, %r869};
	mul.f64 	%fd2108, %fd1050, %fd1051;
	bra.uni 	BB35_193;

BB35_181:
	setp.gt.s32	%p230, %r115, -1;
	@%p230 bra 	BB35_184;

	cvt.rzi.f64.f64	%fd1094, %fd162;
	setp.neu.f64	%p231, %fd1094, %fd162;
	selp.f64	%fd2106, 0dFFF8000000000000, %fd2106, %p231;

BB35_184:
	mov.f64 	%fd169, %fd2106;
	add.f64 	%fd170, %fd162, %fd161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r928}, %fd170;
	}
	and.b32  	%r929, %r928, 2146435072;
	setp.ne.s32	%p234, %r929, 2146435072;
	mov.f64 	%fd2105, %fd169;
	@%p234 bra 	BB35_191;

	setp.gtu.f64	%p235, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2105, %fd170;
	@%p235 bra 	BB35_191;

	abs.f64 	%fd171, %fd162;
	setp.gtu.f64	%p236, %fd171, 0d7FF0000000000000;
	mov.f64 	%fd2104, %fd170;
	mov.f64 	%fd2105, %fd2104;
	@%p236 bra 	BB35_191;

	setp.eq.f64	%p237, %fd171, 0d7FF0000000000000;
	@%p237 bra 	BB35_190;
	bra.uni 	BB35_188;

BB35_190:
	setp.gt.f64	%p239, %fd163, 0d3FF0000000000000;
	selp.b32	%r936, 2146435072, 0, %p239;
	xor.b32  	%r937, %r936, 2146435072;
	setp.lt.s32	%p240, %r116, 0;
	selp.b32	%r938, %r937, %r936, %p240;
	setp.eq.f64	%p241, %fd161, 0dBFF0000000000000;
	selp.b32	%r939, 1072693248, %r938, %p241;
	mov.u32 	%r940, 0;
	mov.b64 	%fd2105, {%r940, %r939};
	bra.uni 	BB35_191;

BB35_157:
	setp.gt.s32	%p202, %r107, -1;
	@%p202 bra 	BB35_160;

	cvt.rzi.f64.f64	%fd1054, %fd141;
	setp.neu.f64	%p203, %fd1054, %fd141;
	selp.f64	%fd2099, 0dFFF8000000000000, %fd2099, %p203;

BB35_160:
	mov.f64 	%fd148, %fd2099;
	add.f64 	%fd149, %fd141, %fd140;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r880}, %fd149;
	}
	and.b32  	%r881, %r880, 2146435072;
	setp.ne.s32	%p206, %r881, 2146435072;
	mov.f64 	%fd2098, %fd148;
	@%p206 bra 	BB35_167;

	setp.gtu.f64	%p207, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2098, %fd149;
	@%p207 bra 	BB35_167;

	abs.f64 	%fd150, %fd141;
	setp.gtu.f64	%p208, %fd150, 0d7FF0000000000000;
	mov.f64 	%fd2097, %fd149;
	mov.f64 	%fd2098, %fd2097;
	@%p208 bra 	BB35_167;

	setp.eq.f64	%p209, %fd150, 0d7FF0000000000000;
	@%p209 bra 	BB35_166;
	bra.uni 	BB35_164;

BB35_166:
	setp.gt.f64	%p211, %fd142, 0d3FF0000000000000;
	selp.b32	%r888, 2146435072, 0, %p211;
	xor.b32  	%r889, %r888, 2146435072;
	setp.lt.s32	%p212, %r108, 0;
	selp.b32	%r890, %r889, %r888, %p212;
	setp.eq.f64	%p213, %fd140, 0dBFF0000000000000;
	selp.b32	%r891, 1072693248, %r890, %p213;
	mov.u32 	%r892, 0;
	mov.b64 	%fd2098, {%r892, %r891};
	bra.uni 	BB35_167;

BB35_188:
	setp.neu.f64	%p238, %fd163, 0d7FF0000000000000;
	mov.f64 	%fd2105, %fd169;
	@%p238 bra 	BB35_191;

	shr.s32 	%r930, %r116, 31;
	and.b32  	%r931, %r930, -2146435072;
	add.s32 	%r932, %r931, 2146435072;
	or.b32  	%r933, %r932, -2147483648;
	selp.b32	%r934, %r933, %r932, %p7;
	mov.u32 	%r935, 0;
	mov.b64 	%fd2105, {%r935, %r934};

BB35_191:
	setp.eq.f64	%p242, %fd162, 0d0000000000000000;
	setp.eq.f64	%p243, %fd161, 0d3FF0000000000000;
	or.pred  	%p244, %p243, %p242;
	selp.f64	%fd2108, 0d3FF0000000000000, %fd2105, %p244;
	bra.uni 	BB35_193;

BB35_164:
	setp.neu.f64	%p210, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2098, %fd148;
	@%p210 bra 	BB35_167;

	shr.s32 	%r882, %r108, 31;
	and.b32  	%r883, %r882, -2146435072;
	add.s32 	%r884, %r883, 2146435072;
	or.b32  	%r885, %r884, -2147483648;
	selp.b32	%r886, %r885, %r884, %p6;
	mov.u32 	%r887, 0;
	mov.b64 	%fd2098, {%r887, %r886};

BB35_167:
	setp.eq.f64	%p214, %fd141, 0d0000000000000000;
	setp.eq.f64	%p215, %fd140, 0d3FF0000000000000;
	or.pred  	%p216, %p215, %p214;
	selp.f64	%fd2108, 0d3FF0000000000000, %fd2098, %p216;

BB35_193:
	rcp.rn.f64 	%fd1095, %fd2108;
	mul.f64 	%fd2084, %fd2084, %fd1095;
	fma.rn.f64 	%fd2375, %fd2093, %fd2084, %fd2375;
	mov.u16 	%rs42, 0;
	mov.u32 	%r2150, %r80;
	mov.u32 	%r2154, %r81;
	mov.u32 	%r2158, %r82;
	mov.u32 	%r2162, %r83;

BB35_194:
	mov.f64 	%fd2374, %fd2375;
	mov.u32 	%r2161, %r2162;
	mov.u32 	%r2157, %r2158;
	mov.u32 	%r2153, %r2154;
	mov.u32 	%r2149, %r2150;
	add.s32 	%r2146, %r2146, 1;
	setp.lt.s32	%p245, %r2146, %r544;
	mov.f64 	%fd2361, %fd2374;
	mov.f64 	%fd2373, %fd2361;
	@%p245 bra 	BB35_117;

BB35_195:
	mov.f64 	%fd182, %fd2373;
	setp.lt.s32	%p246, %r538, 2;
	mov.f64 	%fd2372, %fd972;
	@%p246 bra 	BB35_835;

	sub.f64 	%fd2109, %fd31, %fd182;
	div.rn.f64 	%fd1099, %fd798, %fd799;
	add.f64 	%fd184, %fd1099, 0d3FF0000000000000;
	mov.u32 	%r947, 30;
	sub.s32 	%r125, %r947, %r535;
	mov.f64 	%fd2380, 0d3FA99999A0000000;
	mov.f64 	%fd2378, 0d3FAC28F5C999999A;
	mov.u32 	%r2516, 2;
	mov.u32 	%r2166, -1;

BB35_197:
	mov.f64 	%fd2367, %fd2380;
	mov.f64 	%fd2362, %fd2378;
	mov.f64 	%fd2381, %fd2367;
	mov.f64 	%fd2379, %fd2362;
	mov.u32 	%r2509, %r2516;
	mov.u32 	%r2514, %r2509;
	mov.u32 	%r2497, %r2508;
	mov.u32 	%r2505, %r2497;
	mov.u32 	%r2481, %r2492;
	mov.u32 	%r2489, %r2481;
	mov.u32 	%r2465, %r2476;
	mov.u32 	%r2473, %r2465;
	mov.u32 	%r2449, %r2460;
	mov.u32 	%r2457, %r2449;
	mov.u32 	%r2429, %r2440;
	mov.u32 	%r2437, %r2429;
	mov.u32 	%r2413, %r2424;
	mov.u32 	%r2421, %r2413;
	mov.u32 	%r2397, %r2408;
	mov.u32 	%r2405, %r2397;
	mov.u32 	%r2381, %r2392;
	mov.u32 	%r2389, %r2381;
	mov.u32 	%r2361, %r2372;
	mov.u32 	%r2369, %r2361;
	mov.u32 	%r2345, %r2356;
	mov.u32 	%r2353, %r2345;
	mov.u32 	%r2329, %r2340;
	mov.u32 	%r2337, %r2329;
	mov.u32 	%r2313, %r2324;
	mov.u32 	%r2321, %r2313;
	mov.u32 	%r2293, %r2304;
	mov.u32 	%r2301, %r2293;
	mov.u32 	%r2277, %r2288;
	mov.u32 	%r2285, %r2277;
	mov.u32 	%r2261, %r2272;
	mov.u32 	%r2269, %r2261;
	mov.u32 	%r2245, %r2256;
	mov.u32 	%r2253, %r2245;
	mul.f64 	%fd1100, %fd2110, %fd2109;
	setp.gtu.f64	%p247, %fd1100, 0d0000000000000000;
	abs.f64 	%fd189, %fd2110;
	@%p247 bra 	BB35_504;
	bra.uni 	BB35_198;

BB35_504:
	abs.f64 	%fd489, %fd2109;
	setp.lt.f64	%p570, %fd189, %fd489;
	@%p570 bra 	BB35_752;
	bra.uni 	BB35_505;

BB35_752:
	sub.f64 	%fd1913, %fd2381, %fd2379;
	fma.rn.f64 	%fd2381, %fd1913, 0d3FF999999999999A, %fd2381;
	mov.f64 	%fd2352, 0d0000000000000000;
	mov.u32 	%r2456, %r2457;
	mov.u32 	%r2472, %r2473;
	mov.u32 	%r2488, %r2489;
	mov.u32 	%r2504, %r2505;
	@%p66 bra 	BB35_832;

	div.rn.f64 	%fd1916, %fd2381, %fd796;
	add.f64 	%fd716, %fd1916, 0d3FF0000000000000;
	mov.f64 	%fd2352, 0d0000000000000000;
	mov.f64 	%fd2327, 0d3FF0000000000000;
	mov.u16 	%rs48, 1;
	mov.u32 	%r2441, 0;
	mov.u32 	%r2458, %r2457;
	mov.u32 	%r2474, %r2473;
	mov.u32 	%r2490, %r2489;
	mov.u32 	%r2506, %r2505;

BB35_754:
	mov.u32 	%r2494, %r2506;
	mov.u32 	%r466, %r2494;
	mov.u32 	%r2478, %r2490;
	mov.u32 	%r465, %r2478;
	mov.u32 	%r2462, %r2474;
	mov.u32 	%r464, %r2462;
	mov.u32 	%r2446, %r2458;
	mov.u32 	%r463, %r2446;
	mul.wide.s32 	%rd111, %r2441, 56;
	add.s64 	%rd112, %rd1, %rd111;
	add.s64 	%rd47, %rd112, 12;
	ld.u32 	%r1974, [%rd112+12];
	setp.gt.s32	%p842, %r1, %r1974;
	mov.u32 	%r2459, %r463;
	mov.u32 	%r2475, %r464;
	mov.u32 	%r2491, %r465;
	mov.u32 	%r2507, %r466;
	@%p842 bra 	BB35_831;

	ld.v2.u32 	{%r1975, %r1976}, [%rd47+-4];
	mov.u32 	%r470, %r1976;
	mov.u32 	%r469, %r1975;
	ld.v2.u32 	{%r1977, %r1978}, [%rd47+-12];
	mov.u32 	%r468, %r1978;
	mov.u32 	%r467, %r1977;
	ld.f64 	%fd2336, [%rd47+36];
	setp.neu.f64	%p843, %fd2336, 0dBFF0000000000000;
	@%p843 bra 	BB35_781;

	setp.eq.s32	%p844, %r543, 0;
	ld.v2.u32 	{%r1979, %r1980}, [%rd47+12];
	ld.v2.u32 	{%r1981, %r1982}, [%rd47+4];
	ld.v2.u32 	{%r1983, %r1984}, [%rd47+28];
	ld.v2.u32 	{%r1985, %r1986}, [%rd47+20];
	@%p844 bra 	BB35_758;
	bra.uni 	BB35_757;

BB35_758:
	setp.lt.s32	%p845, %r1982, 30;
	setp.eq.s32	%p846, %r1986, 31;
	and.pred  	%p847, %p846, %p845;
	selp.b32	%r1987, 1, %r1986, %p847;
	selp.u32	%r1988, 1, 0, %p847;
	sub.s32 	%r1989, %r1983, %r1979;
	sub.s32 	%r1990, %r1985, %r1981;
	add.s32 	%r1991, %r1990, %r1988;
	mul.lo.s32 	%r1992, %r1991, 30;
	sub.s32 	%r1994, %r947, %r1982;
	mov.u32 	%r1995, 0;
	max.s32 	%r1996, %r1995, %r1994;
	min.s32 	%r1997, %r947, %r1987;
	mad.lo.s32 	%r1998, %r1989, 360, %r1992;
	add.s32 	%r1999, %r1998, %r1996;
	add.s32 	%r2000, %r1999, %r1997;
	add.s32 	%r2442, %r2000, -30;
	bra.uni 	BB35_759;

BB35_757:
	sub.s32 	%r2442, %r1984, %r1980;

BB35_759:
	cvt.rn.f64.s32	%fd1917, %r2442;
	div.rn.f64 	%fd720, %fd1917, 0d4076800000000000;
	setp.eq.s32	%p848, %r540, 0;
	@%p848 bra 	BB35_779;
	bra.uni 	BB35_760;

BB35_779:
	fma.rn.f64 	%fd2335, %fd798, %fd720, 0d3FF0000000000000;
	bra.uni 	BB35_780;

BB35_760:
	setp.eq.s32	%p849, %r540, 1;
	@%p849 bra 	BB35_765;
	bra.uni 	BB35_761;

BB35_765:
	mul.f64 	%fd725, %fd799, %fd720;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r485}, %fd725;
	}
	bfe.u32 	%r2013, %r485, 20, 11;
	add.s32 	%r2014, %r2013, -1012;
	mov.b64 	 %rd113, %fd725;
	shl.b64 	%rd48, %rd113, %r2014;
	setp.eq.s64	%p854, %rd48, -9223372036854775808;
	abs.f64 	%fd726, %fd184;
	// Callseq Start 80
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd726;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd725;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2334, [retval0+0];
	
	//{
	}// Callseq End 80
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r486}, %fd184;
	}
	setp.lt.s32	%p855, %r486, 0;
	and.pred  	%p27, %p855, %p854;
	@!%p27 bra 	BB35_767;
	bra.uni 	BB35_766;

BB35_766:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2015}, %fd2334;
	}
	xor.b32  	%r2016, %r2015, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2017, %temp}, %fd2334;
	}
	mov.b64 	%fd2334, {%r2017, %r2016};

BB35_767:
	mov.f64 	%fd2333, %fd2334;
	setp.eq.f64	%p856, %fd184, 0d0000000000000000;
	@%p856 bra 	BB35_770;
	bra.uni 	BB35_768;

BB35_770:
	selp.b32	%r2018, %r486, 0, %p854;
	or.b32  	%r2019, %r2018, 2146435072;
	setp.lt.s32	%p860, %r485, 0;
	selp.b32	%r2020, %r2019, %r2018, %p860;
	mov.u32 	%r2021, 0;
	mov.b64 	%fd2333, {%r2021, %r2020};
	bra.uni 	BB35_771;

BB35_761:
	mov.f64 	%fd2335, 0d0000000000000000;
	setp.ne.s32	%p850, %r540, 2;
	@%p850 bra 	BB35_780;

	mul.f64 	%fd721, %fd798, %fd720;
	mov.f64 	%fd1919, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1920, %fd721, %fd1919;
	mov.f64 	%fd1921, 0d4338000000000000;
	add.rn.f64 	%fd1922, %fd1920, %fd1921;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd1922;
	}
	mov.f64 	%fd1923, 0dC338000000000000;
	add.rn.f64 	%fd1924, %fd1922, %fd1923;
	mov.f64 	%fd1925, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1926, %fd1924, %fd1925, %fd721;
	mov.f64 	%fd1927, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1928, %fd1924, %fd1927, %fd1926;
	mov.f64 	%fd1929, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1930, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1931, %fd1930, %fd1928, %fd1929;
	mov.f64 	%fd1932, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1933, %fd1931, %fd1928, %fd1932;
	mov.f64 	%fd1934, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1935, %fd1933, %fd1928, %fd1934;
	mov.f64 	%fd1936, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1937, %fd1935, %fd1928, %fd1936;
	mov.f64 	%fd1938, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1939, %fd1937, %fd1928, %fd1938;
	mov.f64 	%fd1940, 0d3F81111111122322;
	fma.rn.f64 	%fd1941, %fd1939, %fd1928, %fd1940;
	mov.f64 	%fd1942, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1943, %fd1941, %fd1928, %fd1942;
	mov.f64 	%fd1944, 0d3FC5555555555511;
	fma.rn.f64 	%fd1945, %fd1943, %fd1928, %fd1944;
	mov.f64 	%fd1946, 0d3FE000000000000B;
	fma.rn.f64 	%fd1947, %fd1945, %fd1928, %fd1946;
	mov.f64 	%fd1948, 0d3FF0000000000000;
	fma.rn.f64 	%fd1949, %fd1947, %fd1928, %fd1948;
	fma.rn.f64 	%fd1950, %fd1949, %fd1928, %fd1948;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r483, %temp}, %fd1950;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r484}, %fd1950;
	}
	shl.b32 	%r2001, %r482, 20;
	add.s32 	%r2002, %r484, %r2001;
	mov.b64 	%fd2335, {%r483, %r2002};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2003}, %fd721;
	}
	mov.b32 	 %f56, %r2003;
	abs.f32 	%f27, %f56;
	setp.lt.f32	%p851, %f27, 0f4086232B;
	@%p851 bra 	BB35_780;

	setp.lt.f64	%p852, %fd721, 0d0000000000000000;
	add.f64 	%fd1951, %fd721, 0d7FF0000000000000;
	selp.f64	%fd2335, 0d0000000000000000, %fd1951, %p852;
	setp.geu.f32	%p853, %f27, 0f40874800;
	@%p853 bra 	BB35_780;

	shr.u32 	%r2004, %r482, 31;
	add.s32 	%r2005, %r482, %r2004;
	shr.s32 	%r2006, %r2005, 1;
	shl.b32 	%r2007, %r2006, 20;
	add.s32 	%r2008, %r2007, %r484;
	mov.b64 	%fd1952, {%r483, %r2008};
	sub.s32 	%r2009, %r482, %r2006;
	shl.b32 	%r2010, %r2009, 20;
	add.s32 	%r2011, %r2010, 1072693248;
	mov.u32 	%r2012, 0;
	mov.b64 	%fd1953, {%r2012, %r2011};
	mul.f64 	%fd2335, %fd1952, %fd1953;
	bra.uni 	BB35_780;

BB35_768:
	setp.gt.s32	%p857, %r486, -1;
	@%p857 bra 	BB35_771;

	cvt.rzi.f64.f64	%fd1954, %fd725;
	setp.neu.f64	%p858, %fd1954, %fd725;
	selp.f64	%fd2333, 0dFFF8000000000000, %fd2333, %p858;

BB35_771:
	mov.f64 	%fd732, %fd2333;
	add.f64 	%fd733, %fd725, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2022}, %fd733;
	}
	and.b32  	%r2023, %r2022, 2146435072;
	setp.ne.s32	%p861, %r2023, 2146435072;
	mov.f64 	%fd2332, %fd732;
	@%p861 bra 	BB35_778;

	setp.gtu.f64	%p862, %fd726, 0d7FF0000000000000;
	mov.f64 	%fd2332, %fd733;
	@%p862 bra 	BB35_778;

	abs.f64 	%fd734, %fd725;
	setp.gtu.f64	%p863, %fd734, 0d7FF0000000000000;
	mov.f64 	%fd2331, %fd733;
	mov.f64 	%fd2332, %fd2331;
	@%p863 bra 	BB35_778;

	setp.eq.f64	%p864, %fd734, 0d7FF0000000000000;
	@%p864 bra 	BB35_777;
	bra.uni 	BB35_775;

BB35_777:
	setp.eq.f64	%p866, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p867, %fd726, 0d3FF0000000000000;
	selp.b32	%r2030, 2146435072, 0, %p867;
	xor.b32  	%r2031, %r2030, 2146435072;
	setp.lt.s32	%p868, %r485, 0;
	selp.b32	%r2032, %r2031, %r2030, %p868;
	selp.b32	%r2033, 1072693248, %r2032, %p866;
	mov.u32 	%r2034, 0;
	mov.b64 	%fd2332, {%r2034, %r2033};
	bra.uni 	BB35_778;

BB35_775:
	setp.neu.f64	%p865, %fd726, 0d7FF0000000000000;
	mov.f64 	%fd2332, %fd732;
	@%p865 bra 	BB35_778;

	shr.s32 	%r2024, %r485, 31;
	and.b32  	%r2025, %r2024, -2146435072;
	add.s32 	%r2026, %r2025, 2146435072;
	or.b32  	%r2027, %r2026, -2147483648;
	selp.b32	%r2028, %r2027, %r2026, %p27;
	mov.u32 	%r2029, 0;
	mov.b64 	%fd2332, {%r2029, %r2028};

BB35_778:
	setp.eq.f64	%p869, %fd725, 0d0000000000000000;
	setp.eq.f64	%p870, %fd184, 0d3FF0000000000000;
	or.pred  	%p871, %p870, %p869;
	selp.f64	%fd2335, 0d3FF0000000000000, %fd2332, %p871;

BB35_780:
	add.f64 	%fd1955, %fd2335, 0dBFF0000000000000;
	mul.f64 	%fd2336, %fd1955, 0d4059000000000000;

BB35_781:
	and.b16  	%rs39, %rs48, 255;
	setp.eq.s16	%p872, %rs39, 0;
	@%p872 bra 	BB35_806;
	bra.uni 	BB35_782;

BB35_806:
	setp.eq.s32	%p901, %r532, 0;
	@%p901 bra 	BB35_808;
	bra.uni 	BB35_807;

BB35_808:
	setp.lt.s32	%p902, %r464, 30;
	setp.eq.s32	%p903, %r1978, 31;
	and.pred  	%p904, %p903, %p902;
	selp.b32	%r2082, 1, %r1978, %p904;
	selp.u32	%r2083, 1, 0, %p904;
	sub.s32 	%r2084, %r1975, %r465;
	sub.s32 	%r2085, %r1977, %r463;
	add.s32 	%r2086, %r2085, %r2083;
	mul.lo.s32 	%r2087, %r2086, 30;
	sub.s32 	%r2089, %r947, %r464;
	mov.u32 	%r2090, 0;
	max.s32 	%r2091, %r2090, %r2089;
	min.s32 	%r2092, %r947, %r2082;
	mad.lo.s32 	%r2093, %r2084, 360, %r2087;
	add.s32 	%r2094, %r2093, %r2091;
	add.s32 	%r2095, %r2094, %r2092;
	add.s32 	%r2444, %r2095, -30;
	bra.uni 	BB35_809;

BB35_782:
	setp.eq.s32	%p873, %r532, 0;
	@%p873 bra 	BB35_784;
	bra.uni 	BB35_783;

BB35_784:
	setp.lt.s32	%p874, %r535, 30;
	setp.eq.s32	%p875, %r1978, 31;
	and.pred  	%p876, %p875, %p874;
	selp.b32	%r2035, 1, %r1978, %p876;
	selp.u32	%r2036, 1, 0, %p876;
	sub.s32 	%r2037, %r1975, %r536;
	sub.s32 	%r2038, %r1977, %r534;
	add.s32 	%r2039, %r2038, %r2036;
	mul.lo.s32 	%r2040, %r2039, 30;
	min.s32 	%r2042, %r947, %r2035;
	mad.lo.s32 	%r2043, %r2037, 360, %r2040;
	mov.u32 	%r2044, 0;
	max.s32 	%r2045, %r2044, %r125;
	add.s32 	%r2046, %r2043, %r2045;
	add.s32 	%r2047, %r2046, %r2042;
	add.s32 	%r2443, %r2047, -30;
	bra.uni 	BB35_785;

BB35_807:
	sub.s32 	%r2444, %r1976, %r466;

BB35_809:
	cvt.rn.f64.s32	%fd1994, %r2444;
	div.rn.f64 	%fd763, %fd1994, 0d4076800000000000;
	setp.eq.s32	%p905, %r533, 0;
	@%p905 bra 	BB35_829;
	bra.uni 	BB35_810;

BB35_829:
	fma.rn.f64 	%fd2351, %fd2381, %fd763, 0d3FF0000000000000;
	bra.uni 	BB35_830;

BB35_783:
	sub.s32 	%r2443, %r1976, %r1;

BB35_785:
	cvt.rn.f64.s32	%fd1956, %r2443;
	div.rn.f64 	%fd743, %fd1956, 0d4076800000000000;
	setp.eq.s32	%p877, %r533, 0;
	@%p877 bra 	BB35_805;
	bra.uni 	BB35_786;

BB35_805:
	fma.rn.f64 	%fd2351, %fd2381, %fd743, 0d3FF0000000000000;
	bra.uni 	BB35_830;

BB35_810:
	setp.eq.s32	%p906, %r533, 1;
	@%p906 bra 	BB35_815;
	bra.uni 	BB35_811;

BB35_815:
	mul.f64 	%fd768, %fd763, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r502}, %fd768;
	}
	bfe.u32 	%r2108, %r502, 20, 11;
	add.s32 	%r2109, %r2108, -1012;
	mov.b64 	 %rd115, %fd768;
	shl.b64 	%rd50, %rd115, %r2109;
	setp.eq.s64	%p911, %rd50, -9223372036854775808;
	abs.f64 	%fd769, %fd716;
	// Callseq Start 82
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd769;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd768;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2350, [retval0+0];
	
	//{
	}// Callseq End 82
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r503}, %fd716;
	}
	setp.lt.s32	%p912, %r503, 0;
	and.pred  	%p29, %p912, %p911;
	@!%p29 bra 	BB35_817;
	bra.uni 	BB35_816;

BB35_816:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2110}, %fd2350;
	}
	xor.b32  	%r2111, %r2110, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2112, %temp}, %fd2350;
	}
	mov.b64 	%fd2350, {%r2112, %r2111};

BB35_817:
	mov.f64 	%fd2349, %fd2350;
	setp.eq.f64	%p913, %fd716, 0d0000000000000000;
	@%p913 bra 	BB35_820;
	bra.uni 	BB35_818;

BB35_820:
	selp.b32	%r2113, %r503, 0, %p911;
	or.b32  	%r2114, %r2113, 2146435072;
	setp.lt.s32	%p917, %r502, 0;
	selp.b32	%r2115, %r2114, %r2113, %p917;
	mov.u32 	%r2116, 0;
	mov.b64 	%fd2349, {%r2116, %r2115};
	bra.uni 	BB35_821;

BB35_786:
	setp.eq.s32	%p878, %r533, 1;
	@%p878 bra 	BB35_791;
	bra.uni 	BB35_787;

BB35_791:
	mul.f64 	%fd748, %fd743, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r494}, %fd748;
	}
	bfe.u32 	%r2060, %r494, 20, 11;
	add.s32 	%r2061, %r2060, -1012;
	mov.b64 	 %rd114, %fd748;
	shl.b64 	%rd49, %rd114, %r2061;
	setp.eq.s64	%p883, %rd49, -9223372036854775808;
	abs.f64 	%fd749, %fd716;
	// Callseq Start 81
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd749;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd748;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2343, [retval0+0];
	
	//{
	}// Callseq End 81
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r495}, %fd716;
	}
	setp.lt.s32	%p884, %r495, 0;
	and.pred  	%p28, %p884, %p883;
	@!%p28 bra 	BB35_793;
	bra.uni 	BB35_792;

BB35_792:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2062}, %fd2343;
	}
	xor.b32  	%r2063, %r2062, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2064, %temp}, %fd2343;
	}
	mov.b64 	%fd2343, {%r2064, %r2063};

BB35_793:
	mov.f64 	%fd2342, %fd2343;
	setp.eq.f64	%p885, %fd716, 0d0000000000000000;
	@%p885 bra 	BB35_796;
	bra.uni 	BB35_794;

BB35_796:
	selp.b32	%r2065, %r495, 0, %p883;
	or.b32  	%r2066, %r2065, 2146435072;
	setp.lt.s32	%p889, %r494, 0;
	selp.b32	%r2067, %r2066, %r2065, %p889;
	mov.u32 	%r2068, 0;
	mov.b64 	%fd2342, {%r2068, %r2067};
	bra.uni 	BB35_797;

BB35_811:
	mov.f64 	%fd2351, 0d0000000000000000;
	setp.ne.s32	%p907, %r533, 2;
	@%p907 bra 	BB35_830;

	mul.f64 	%fd764, %fd2381, %fd763;
	mov.f64 	%fd1996, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1997, %fd764, %fd1996;
	mov.f64 	%fd1998, 0d4338000000000000;
	add.rn.f64 	%fd1999, %fd1997, %fd1998;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r499, %temp}, %fd1999;
	}
	mov.f64 	%fd2000, 0dC338000000000000;
	add.rn.f64 	%fd2001, %fd1999, %fd2000;
	mov.f64 	%fd2002, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd2003, %fd2001, %fd2002, %fd764;
	mov.f64 	%fd2004, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd2005, %fd2001, %fd2004, %fd2003;
	mov.f64 	%fd2006, 0d3E928AF3FCA213EA;
	mov.f64 	%fd2007, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd2008, %fd2007, %fd2005, %fd2006;
	mov.f64 	%fd2009, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd2010, %fd2008, %fd2005, %fd2009;
	mov.f64 	%fd2011, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd2012, %fd2010, %fd2005, %fd2011;
	mov.f64 	%fd2013, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd2014, %fd2012, %fd2005, %fd2013;
	mov.f64 	%fd2015, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd2016, %fd2014, %fd2005, %fd2015;
	mov.f64 	%fd2017, 0d3F81111111122322;
	fma.rn.f64 	%fd2018, %fd2016, %fd2005, %fd2017;
	mov.f64 	%fd2019, 0d3FA55555555502A1;
	fma.rn.f64 	%fd2020, %fd2018, %fd2005, %fd2019;
	mov.f64 	%fd2021, 0d3FC5555555555511;
	fma.rn.f64 	%fd2022, %fd2020, %fd2005, %fd2021;
	mov.f64 	%fd2023, 0d3FE000000000000B;
	fma.rn.f64 	%fd2024, %fd2022, %fd2005, %fd2023;
	mov.f64 	%fd2025, 0d3FF0000000000000;
	fma.rn.f64 	%fd2026, %fd2024, %fd2005, %fd2025;
	fma.rn.f64 	%fd2027, %fd2026, %fd2005, %fd2025;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r500, %temp}, %fd2027;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r501}, %fd2027;
	}
	shl.b32 	%r2096, %r499, 20;
	add.s32 	%r2097, %r501, %r2096;
	mov.b64 	%fd2351, {%r500, %r2097};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2098}, %fd764;
	}
	mov.b32 	 %f58, %r2098;
	abs.f32 	%f29, %f58;
	setp.lt.f32	%p908, %f29, 0f4086232B;
	@%p908 bra 	BB35_830;

	setp.lt.f64	%p909, %fd764, 0d0000000000000000;
	add.f64 	%fd2028, %fd764, 0d7FF0000000000000;
	selp.f64	%fd2351, 0d0000000000000000, %fd2028, %p909;
	setp.geu.f32	%p910, %f29, 0f40874800;
	@%p910 bra 	BB35_830;

	shr.u32 	%r2099, %r499, 31;
	add.s32 	%r2100, %r499, %r2099;
	shr.s32 	%r2101, %r2100, 1;
	shl.b32 	%r2102, %r2101, 20;
	add.s32 	%r2103, %r2102, %r501;
	mov.b64 	%fd2029, {%r500, %r2103};
	sub.s32 	%r2104, %r499, %r2101;
	shl.b32 	%r2105, %r2104, 20;
	add.s32 	%r2106, %r2105, 1072693248;
	mov.u32 	%r2107, 0;
	mov.b64 	%fd2030, {%r2107, %r2106};
	mul.f64 	%fd2351, %fd2029, %fd2030;
	bra.uni 	BB35_830;

BB35_787:
	mov.f64 	%fd2351, 0d0000000000000000;
	setp.ne.s32	%p879, %r533, 2;
	@%p879 bra 	BB35_830;

	mul.f64 	%fd744, %fd2381, %fd743;
	mov.f64 	%fd1958, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1959, %fd744, %fd1958;
	mov.f64 	%fd1960, 0d4338000000000000;
	add.rn.f64 	%fd1961, %fd1959, %fd1960;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r491, %temp}, %fd1961;
	}
	mov.f64 	%fd1962, 0dC338000000000000;
	add.rn.f64 	%fd1963, %fd1961, %fd1962;
	mov.f64 	%fd1964, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1965, %fd1963, %fd1964, %fd744;
	mov.f64 	%fd1966, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1967, %fd1963, %fd1966, %fd1965;
	mov.f64 	%fd1968, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1969, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1970, %fd1969, %fd1967, %fd1968;
	mov.f64 	%fd1971, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1972, %fd1970, %fd1967, %fd1971;
	mov.f64 	%fd1973, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1974, %fd1972, %fd1967, %fd1973;
	mov.f64 	%fd1975, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1976, %fd1974, %fd1967, %fd1975;
	mov.f64 	%fd1977, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1978, %fd1976, %fd1967, %fd1977;
	mov.f64 	%fd1979, 0d3F81111111122322;
	fma.rn.f64 	%fd1980, %fd1978, %fd1967, %fd1979;
	mov.f64 	%fd1981, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1982, %fd1980, %fd1967, %fd1981;
	mov.f64 	%fd1983, 0d3FC5555555555511;
	fma.rn.f64 	%fd1984, %fd1982, %fd1967, %fd1983;
	mov.f64 	%fd1985, 0d3FE000000000000B;
	fma.rn.f64 	%fd1986, %fd1984, %fd1967, %fd1985;
	mov.f64 	%fd1987, 0d3FF0000000000000;
	fma.rn.f64 	%fd1988, %fd1986, %fd1967, %fd1987;
	fma.rn.f64 	%fd1989, %fd1988, %fd1967, %fd1987;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r492, %temp}, %fd1989;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r493}, %fd1989;
	}
	shl.b32 	%r2048, %r491, 20;
	add.s32 	%r2049, %r493, %r2048;
	mov.b64 	%fd2351, {%r492, %r2049};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2050}, %fd744;
	}
	mov.b32 	 %f57, %r2050;
	abs.f32 	%f28, %f57;
	setp.lt.f32	%p880, %f28, 0f4086232B;
	@%p880 bra 	BB35_830;

	setp.lt.f64	%p881, %fd744, 0d0000000000000000;
	add.f64 	%fd1990, %fd744, 0d7FF0000000000000;
	selp.f64	%fd2351, 0d0000000000000000, %fd1990, %p881;
	setp.geu.f32	%p882, %f28, 0f40874800;
	@%p882 bra 	BB35_830;

	shr.u32 	%r2051, %r491, 31;
	add.s32 	%r2052, %r491, %r2051;
	shr.s32 	%r2053, %r2052, 1;
	shl.b32 	%r2054, %r2053, 20;
	add.s32 	%r2055, %r2054, %r493;
	mov.b64 	%fd1991, {%r492, %r2055};
	sub.s32 	%r2056, %r491, %r2053;
	shl.b32 	%r2057, %r2056, 20;
	add.s32 	%r2058, %r2057, 1072693248;
	mov.u32 	%r2059, 0;
	mov.b64 	%fd1992, {%r2059, %r2058};
	mul.f64 	%fd2351, %fd1991, %fd1992;
	bra.uni 	BB35_830;

BB35_818:
	setp.gt.s32	%p914, %r503, -1;
	@%p914 bra 	BB35_821;

	cvt.rzi.f64.f64	%fd2031, %fd768;
	setp.neu.f64	%p915, %fd2031, %fd768;
	selp.f64	%fd2349, 0dFFF8000000000000, %fd2349, %p915;

BB35_821:
	mov.f64 	%fd775, %fd2349;
	add.f64 	%fd776, %fd768, %fd716;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2117}, %fd776;
	}
	and.b32  	%r2118, %r2117, 2146435072;
	setp.ne.s32	%p918, %r2118, 2146435072;
	mov.f64 	%fd2348, %fd775;
	@%p918 bra 	BB35_828;

	setp.gtu.f64	%p919, %fd769, 0d7FF0000000000000;
	mov.f64 	%fd2348, %fd776;
	@%p919 bra 	BB35_828;

	abs.f64 	%fd777, %fd768;
	setp.gtu.f64	%p920, %fd777, 0d7FF0000000000000;
	mov.f64 	%fd2347, %fd776;
	mov.f64 	%fd2348, %fd2347;
	@%p920 bra 	BB35_828;

	setp.eq.f64	%p921, %fd777, 0d7FF0000000000000;
	@%p921 bra 	BB35_827;
	bra.uni 	BB35_825;

BB35_827:
	setp.eq.f64	%p923, %fd716, 0dBFF0000000000000;
	setp.gt.f64	%p924, %fd769, 0d3FF0000000000000;
	selp.b32	%r2125, 2146435072, 0, %p924;
	xor.b32  	%r2126, %r2125, 2146435072;
	setp.lt.s32	%p925, %r502, 0;
	selp.b32	%r2127, %r2126, %r2125, %p925;
	selp.b32	%r2128, 1072693248, %r2127, %p923;
	mov.u32 	%r2129, 0;
	mov.b64 	%fd2348, {%r2129, %r2128};
	bra.uni 	BB35_828;

BB35_794:
	setp.gt.s32	%p886, %r495, -1;
	@%p886 bra 	BB35_797;

	cvt.rzi.f64.f64	%fd1993, %fd748;
	setp.neu.f64	%p887, %fd1993, %fd748;
	selp.f64	%fd2342, 0dFFF8000000000000, %fd2342, %p887;

BB35_797:
	mov.f64 	%fd755, %fd2342;
	add.f64 	%fd756, %fd748, %fd716;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2069}, %fd756;
	}
	and.b32  	%r2070, %r2069, 2146435072;
	setp.ne.s32	%p890, %r2070, 2146435072;
	mov.f64 	%fd2341, %fd755;
	@%p890 bra 	BB35_804;

	setp.gtu.f64	%p891, %fd749, 0d7FF0000000000000;
	mov.f64 	%fd2341, %fd756;
	@%p891 bra 	BB35_804;

	abs.f64 	%fd757, %fd748;
	setp.gtu.f64	%p892, %fd757, 0d7FF0000000000000;
	mov.f64 	%fd2340, %fd756;
	mov.f64 	%fd2341, %fd2340;
	@%p892 bra 	BB35_804;

	setp.eq.f64	%p893, %fd757, 0d7FF0000000000000;
	@%p893 bra 	BB35_803;
	bra.uni 	BB35_801;

BB35_803:
	setp.eq.f64	%p895, %fd716, 0dBFF0000000000000;
	setp.gt.f64	%p896, %fd749, 0d3FF0000000000000;
	selp.b32	%r2077, 2146435072, 0, %p896;
	xor.b32  	%r2078, %r2077, 2146435072;
	setp.lt.s32	%p897, %r494, 0;
	selp.b32	%r2079, %r2078, %r2077, %p897;
	selp.b32	%r2080, 1072693248, %r2079, %p895;
	mov.u32 	%r2081, 0;
	mov.b64 	%fd2341, {%r2081, %r2080};
	bra.uni 	BB35_804;

BB35_825:
	setp.neu.f64	%p922, %fd769, 0d7FF0000000000000;
	mov.f64 	%fd2348, %fd775;
	@%p922 bra 	BB35_828;

	shr.s32 	%r2119, %r502, 31;
	and.b32  	%r2120, %r2119, -2146435072;
	add.s32 	%r2121, %r2120, 2146435072;
	or.b32  	%r2122, %r2121, -2147483648;
	selp.b32	%r2123, %r2122, %r2121, %p29;
	mov.u32 	%r2124, 0;
	mov.b64 	%fd2348, {%r2124, %r2123};

BB35_828:
	setp.eq.f64	%p926, %fd768, 0d0000000000000000;
	setp.eq.f64	%p927, %fd716, 0d3FF0000000000000;
	or.pred  	%p928, %p927, %p926;
	selp.f64	%fd2351, 0d3FF0000000000000, %fd2348, %p928;
	bra.uni 	BB35_830;

BB35_801:
	setp.neu.f64	%p894, %fd749, 0d7FF0000000000000;
	mov.f64 	%fd2341, %fd755;
	@%p894 bra 	BB35_804;

	shr.s32 	%r2071, %r494, 31;
	and.b32  	%r2072, %r2071, -2146435072;
	add.s32 	%r2073, %r2072, 2146435072;
	or.b32  	%r2074, %r2073, -2147483648;
	selp.b32	%r2075, %r2074, %r2073, %p28;
	mov.u32 	%r2076, 0;
	mov.b64 	%fd2341, {%r2076, %r2075};

BB35_804:
	setp.eq.f64	%p898, %fd748, 0d0000000000000000;
	setp.eq.f64	%p899, %fd716, 0d3FF0000000000000;
	or.pred  	%p900, %p899, %p898;
	selp.f64	%fd2351, 0d3FF0000000000000, %fd2341, %p900;

BB35_830:
	rcp.rn.f64 	%fd2032, %fd2351;
	mul.f64 	%fd2327, %fd2327, %fd2032;
	fma.rn.f64 	%fd2352, %fd2336, %fd2327, %fd2352;
	mov.u16 	%rs48, 0;
	mov.u32 	%r2459, %r467;
	mov.u32 	%r2475, %r468;
	mov.u32 	%r2491, %r469;
	mov.u32 	%r2507, %r470;

BB35_831:
	mov.u32 	%r2506, %r2507;
	mov.u32 	%r2490, %r2491;
	mov.u32 	%r2474, %r2475;
	mov.u32 	%r2458, %r2459;
	add.s32 	%r2441, %r2441, 1;
	setp.lt.s32	%p929, %r2441, %r544;
	mov.u32 	%r2456, %r2458;
	mov.u32 	%r2472, %r2474;
	mov.u32 	%r2488, %r2490;
	mov.u32 	%r2504, %r2506;
	@%p929 bra 	BB35_754;

BB35_832:
	mov.u32 	%r2505, %r2504;
	mov.u32 	%r2489, %r2488;
	mov.u32 	%r2473, %r2472;
	mov.u32 	%r2457, %r2456;
	sub.f64 	%fd2110, %fd31, %fd2352;
	bra.uni 	BB35_833;

BB35_505:
	setp.gt.f64	%p571, %fd189, %fd489;
	@%p571 bra 	BB35_670;
	bra.uni 	BB35_506;

BB35_670:
	sub.f64 	%fd1792, %fd2379, %fd2381;
	fma.rn.f64 	%fd2379, %fd1792, 0d3FF999999999999A, %fd2379;
	mov.f64 	%fd2326, 0d0000000000000000;
	mov.u32 	%r2388, %r2389;
	mov.u32 	%r2404, %r2405;
	mov.u32 	%r2420, %r2421;
	mov.u32 	%r2436, %r2437;
	@%p66 bra 	BB35_750;

	div.rn.f64 	%fd1795, %fd2379, %fd796;
	add.f64 	%fd641, %fd1795, 0d3FF0000000000000;
	mov.f64 	%fd2326, 0d0000000000000000;
	mov.f64 	%fd2301, 0d3FF0000000000000;
	mov.u16 	%rs47, 1;
	mov.u32 	%r2373, 0;
	mov.u32 	%r2390, %r2389;
	mov.u32 	%r2406, %r2405;
	mov.u32 	%r2422, %r2421;
	mov.u32 	%r2438, %r2437;

BB35_672:
	mov.u32 	%r2426, %r2438;
	mov.u32 	%r415, %r2426;
	mov.u32 	%r2410, %r2422;
	mov.u32 	%r414, %r2410;
	mov.u32 	%r2394, %r2406;
	mov.u32 	%r413, %r2394;
	mov.u32 	%r2378, %r2390;
	mov.u32 	%r412, %r2378;
	mul.wide.s32 	%rd106, %r2373, 56;
	add.s64 	%rd107, %rd1, %rd106;
	add.s64 	%rd42, %rd107, 12;
	ld.u32 	%r1817, [%rd107+12];
	setp.gt.s32	%p753, %r1, %r1817;
	mov.u32 	%r2391, %r412;
	mov.u32 	%r2407, %r413;
	mov.u32 	%r2423, %r414;
	mov.u32 	%r2439, %r415;
	@%p753 bra 	BB35_749;

	ld.v2.u32 	{%r1818, %r1819}, [%rd42+-4];
	mov.u32 	%r419, %r1819;
	mov.u32 	%r418, %r1818;
	ld.v2.u32 	{%r1820, %r1821}, [%rd42+-12];
	mov.u32 	%r417, %r1821;
	mov.u32 	%r416, %r1820;
	ld.f64 	%fd2310, [%rd42+36];
	setp.neu.f64	%p754, %fd2310, 0dBFF0000000000000;
	@%p754 bra 	BB35_699;

	setp.eq.s32	%p755, %r543, 0;
	ld.v2.u32 	{%r1822, %r1823}, [%rd42+12];
	ld.v2.u32 	{%r1824, %r1825}, [%rd42+4];
	ld.v2.u32 	{%r1826, %r1827}, [%rd42+28];
	ld.v2.u32 	{%r1828, %r1829}, [%rd42+20];
	@%p755 bra 	BB35_676;
	bra.uni 	BB35_675;

BB35_676:
	setp.lt.s32	%p756, %r1825, 30;
	setp.eq.s32	%p757, %r1829, 31;
	and.pred  	%p758, %p757, %p756;
	selp.b32	%r1830, 1, %r1829, %p758;
	selp.u32	%r1831, 1, 0, %p758;
	sub.s32 	%r1832, %r1826, %r1822;
	sub.s32 	%r1833, %r1828, %r1824;
	add.s32 	%r1834, %r1833, %r1831;
	mul.lo.s32 	%r1835, %r1834, 30;
	sub.s32 	%r1837, %r947, %r1825;
	mov.u32 	%r1838, 0;
	max.s32 	%r1839, %r1838, %r1837;
	min.s32 	%r1840, %r947, %r1830;
	mad.lo.s32 	%r1841, %r1832, 360, %r1835;
	add.s32 	%r1842, %r1841, %r1839;
	add.s32 	%r1843, %r1842, %r1840;
	add.s32 	%r2374, %r1843, -30;
	bra.uni 	BB35_677;

BB35_675:
	sub.s32 	%r2374, %r1827, %r1823;

BB35_677:
	cvt.rn.f64.s32	%fd1796, %r2374;
	div.rn.f64 	%fd645, %fd1796, 0d4076800000000000;
	setp.eq.s32	%p759, %r540, 0;
	@%p759 bra 	BB35_697;
	bra.uni 	BB35_678;

BB35_697:
	fma.rn.f64 	%fd2309, %fd798, %fd645, 0d3FF0000000000000;
	bra.uni 	BB35_698;

BB35_678:
	setp.eq.s32	%p760, %r540, 1;
	@%p760 bra 	BB35_683;
	bra.uni 	BB35_679;

BB35_683:
	mul.f64 	%fd650, %fd799, %fd645;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd650;
	}
	bfe.u32 	%r1856, %r434, 20, 11;
	add.s32 	%r1857, %r1856, -1012;
	mov.b64 	 %rd108, %fd650;
	shl.b64 	%rd43, %rd108, %r1857;
	setp.eq.s64	%p765, %rd43, -9223372036854775808;
	abs.f64 	%fd651, %fd184;
	// Callseq Start 77
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd651;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd650;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2308, [retval0+0];
	
	//{
	}// Callseq End 77
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r435}, %fd184;
	}
	setp.lt.s32	%p766, %r435, 0;
	and.pred  	%p24, %p766, %p765;
	@!%p24 bra 	BB35_685;
	bra.uni 	BB35_684;

BB35_684:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1858}, %fd2308;
	}
	xor.b32  	%r1859, %r1858, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1860, %temp}, %fd2308;
	}
	mov.b64 	%fd2308, {%r1860, %r1859};

BB35_685:
	mov.f64 	%fd2307, %fd2308;
	setp.eq.f64	%p767, %fd184, 0d0000000000000000;
	@%p767 bra 	BB35_688;
	bra.uni 	BB35_686;

BB35_688:
	selp.b32	%r1861, %r435, 0, %p765;
	or.b32  	%r1862, %r1861, 2146435072;
	setp.lt.s32	%p771, %r434, 0;
	selp.b32	%r1863, %r1862, %r1861, %p771;
	mov.u32 	%r1864, 0;
	mov.b64 	%fd2307, {%r1864, %r1863};
	bra.uni 	BB35_689;

BB35_679:
	mov.f64 	%fd2309, 0d0000000000000000;
	setp.ne.s32	%p761, %r540, 2;
	@%p761 bra 	BB35_698;

	mul.f64 	%fd646, %fd798, %fd645;
	mov.f64 	%fd1798, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1799, %fd646, %fd1798;
	mov.f64 	%fd1800, 0d4338000000000000;
	add.rn.f64 	%fd1801, %fd1799, %fd1800;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd1801;
	}
	mov.f64 	%fd1802, 0dC338000000000000;
	add.rn.f64 	%fd1803, %fd1801, %fd1802;
	mov.f64 	%fd1804, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1805, %fd1803, %fd1804, %fd646;
	mov.f64 	%fd1806, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1807, %fd1803, %fd1806, %fd1805;
	mov.f64 	%fd1808, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1809, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1810, %fd1809, %fd1807, %fd1808;
	mov.f64 	%fd1811, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1812, %fd1810, %fd1807, %fd1811;
	mov.f64 	%fd1813, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1814, %fd1812, %fd1807, %fd1813;
	mov.f64 	%fd1815, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1816, %fd1814, %fd1807, %fd1815;
	mov.f64 	%fd1817, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1818, %fd1816, %fd1807, %fd1817;
	mov.f64 	%fd1819, 0d3F81111111122322;
	fma.rn.f64 	%fd1820, %fd1818, %fd1807, %fd1819;
	mov.f64 	%fd1821, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1822, %fd1820, %fd1807, %fd1821;
	mov.f64 	%fd1823, 0d3FC5555555555511;
	fma.rn.f64 	%fd1824, %fd1822, %fd1807, %fd1823;
	mov.f64 	%fd1825, 0d3FE000000000000B;
	fma.rn.f64 	%fd1826, %fd1824, %fd1807, %fd1825;
	mov.f64 	%fd1827, 0d3FF0000000000000;
	fma.rn.f64 	%fd1828, %fd1826, %fd1807, %fd1827;
	fma.rn.f64 	%fd1829, %fd1828, %fd1807, %fd1827;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd1829;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd1829;
	}
	shl.b32 	%r1844, %r431, 20;
	add.s32 	%r1845, %r433, %r1844;
	mov.b64 	%fd2309, {%r432, %r1845};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1846}, %fd646;
	}
	mov.b32 	 %f53, %r1846;
	abs.f32 	%f24, %f53;
	setp.lt.f32	%p762, %f24, 0f4086232B;
	@%p762 bra 	BB35_698;

	setp.lt.f64	%p763, %fd646, 0d0000000000000000;
	add.f64 	%fd1830, %fd646, 0d7FF0000000000000;
	selp.f64	%fd2309, 0d0000000000000000, %fd1830, %p763;
	setp.geu.f32	%p764, %f24, 0f40874800;
	@%p764 bra 	BB35_698;

	shr.u32 	%r1847, %r431, 31;
	add.s32 	%r1848, %r431, %r1847;
	shr.s32 	%r1849, %r1848, 1;
	shl.b32 	%r1850, %r1849, 20;
	add.s32 	%r1851, %r1850, %r433;
	mov.b64 	%fd1831, {%r432, %r1851};
	sub.s32 	%r1852, %r431, %r1849;
	shl.b32 	%r1853, %r1852, 20;
	add.s32 	%r1854, %r1853, 1072693248;
	mov.u32 	%r1855, 0;
	mov.b64 	%fd1832, {%r1855, %r1854};
	mul.f64 	%fd2309, %fd1831, %fd1832;
	bra.uni 	BB35_698;

BB35_686:
	setp.gt.s32	%p768, %r435, -1;
	@%p768 bra 	BB35_689;

	cvt.rzi.f64.f64	%fd1833, %fd650;
	setp.neu.f64	%p769, %fd1833, %fd650;
	selp.f64	%fd2307, 0dFFF8000000000000, %fd2307, %p769;

BB35_689:
	mov.f64 	%fd657, %fd2307;
	add.f64 	%fd658, %fd650, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1865}, %fd658;
	}
	and.b32  	%r1866, %r1865, 2146435072;
	setp.ne.s32	%p772, %r1866, 2146435072;
	mov.f64 	%fd2306, %fd657;
	@%p772 bra 	BB35_696;

	setp.gtu.f64	%p773, %fd651, 0d7FF0000000000000;
	mov.f64 	%fd2306, %fd658;
	@%p773 bra 	BB35_696;

	abs.f64 	%fd659, %fd650;
	setp.gtu.f64	%p774, %fd659, 0d7FF0000000000000;
	mov.f64 	%fd2305, %fd658;
	mov.f64 	%fd2306, %fd2305;
	@%p774 bra 	BB35_696;

	setp.eq.f64	%p775, %fd659, 0d7FF0000000000000;
	@%p775 bra 	BB35_695;
	bra.uni 	BB35_693;

BB35_695:
	setp.eq.f64	%p777, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p778, %fd651, 0d3FF0000000000000;
	selp.b32	%r1873, 2146435072, 0, %p778;
	xor.b32  	%r1874, %r1873, 2146435072;
	setp.lt.s32	%p779, %r434, 0;
	selp.b32	%r1875, %r1874, %r1873, %p779;
	selp.b32	%r1876, 1072693248, %r1875, %p777;
	mov.u32 	%r1877, 0;
	mov.b64 	%fd2306, {%r1877, %r1876};
	bra.uni 	BB35_696;

BB35_693:
	setp.neu.f64	%p776, %fd651, 0d7FF0000000000000;
	mov.f64 	%fd2306, %fd657;
	@%p776 bra 	BB35_696;

	shr.s32 	%r1867, %r434, 31;
	and.b32  	%r1868, %r1867, -2146435072;
	add.s32 	%r1869, %r1868, 2146435072;
	or.b32  	%r1870, %r1869, -2147483648;
	selp.b32	%r1871, %r1870, %r1869, %p24;
	mov.u32 	%r1872, 0;
	mov.b64 	%fd2306, {%r1872, %r1871};

BB35_696:
	setp.eq.f64	%p780, %fd650, 0d0000000000000000;
	setp.eq.f64	%p781, %fd184, 0d3FF0000000000000;
	or.pred  	%p782, %p781, %p780;
	selp.f64	%fd2309, 0d3FF0000000000000, %fd2306, %p782;

BB35_698:
	add.f64 	%fd1834, %fd2309, 0dBFF0000000000000;
	mul.f64 	%fd2310, %fd1834, 0d4059000000000000;

BB35_699:
	and.b16  	%rs36, %rs47, 255;
	setp.eq.s16	%p783, %rs36, 0;
	@%p783 bra 	BB35_724;
	bra.uni 	BB35_700;

BB35_724:
	setp.eq.s32	%p812, %r532, 0;
	@%p812 bra 	BB35_726;
	bra.uni 	BB35_725;

BB35_726:
	setp.lt.s32	%p813, %r413, 30;
	setp.eq.s32	%p814, %r1821, 31;
	and.pred  	%p815, %p814, %p813;
	selp.b32	%r1925, 1, %r1821, %p815;
	selp.u32	%r1926, 1, 0, %p815;
	sub.s32 	%r1927, %r1818, %r414;
	sub.s32 	%r1928, %r1820, %r412;
	add.s32 	%r1929, %r1928, %r1926;
	mul.lo.s32 	%r1930, %r1929, 30;
	sub.s32 	%r1932, %r947, %r413;
	mov.u32 	%r1933, 0;
	max.s32 	%r1934, %r1933, %r1932;
	min.s32 	%r1935, %r947, %r1925;
	mad.lo.s32 	%r1936, %r1927, 360, %r1930;
	add.s32 	%r1937, %r1936, %r1934;
	add.s32 	%r1938, %r1937, %r1935;
	add.s32 	%r2376, %r1938, -30;
	bra.uni 	BB35_727;

BB35_700:
	setp.eq.s32	%p784, %r532, 0;
	@%p784 bra 	BB35_702;
	bra.uni 	BB35_701;

BB35_702:
	setp.lt.s32	%p785, %r535, 30;
	setp.eq.s32	%p786, %r1821, 31;
	and.pred  	%p787, %p786, %p785;
	selp.b32	%r1878, 1, %r1821, %p787;
	selp.u32	%r1879, 1, 0, %p787;
	sub.s32 	%r1880, %r1818, %r536;
	sub.s32 	%r1881, %r1820, %r534;
	add.s32 	%r1882, %r1881, %r1879;
	mul.lo.s32 	%r1883, %r1882, 30;
	min.s32 	%r1885, %r947, %r1878;
	mad.lo.s32 	%r1886, %r1880, 360, %r1883;
	mov.u32 	%r1887, 0;
	max.s32 	%r1888, %r1887, %r125;
	add.s32 	%r1889, %r1886, %r1888;
	add.s32 	%r1890, %r1889, %r1885;
	add.s32 	%r2375, %r1890, -30;
	bra.uni 	BB35_703;

BB35_725:
	sub.s32 	%r2376, %r1819, %r415;

BB35_727:
	cvt.rn.f64.s32	%fd1873, %r2376;
	div.rn.f64 	%fd688, %fd1873, 0d4076800000000000;
	setp.eq.s32	%p816, %r533, 0;
	@%p816 bra 	BB35_747;
	bra.uni 	BB35_728;

BB35_747:
	fma.rn.f64 	%fd2325, %fd2379, %fd688, 0d3FF0000000000000;
	bra.uni 	BB35_748;

BB35_701:
	sub.s32 	%r2375, %r1819, %r1;

BB35_703:
	cvt.rn.f64.s32	%fd1835, %r2375;
	div.rn.f64 	%fd668, %fd1835, 0d4076800000000000;
	setp.eq.s32	%p788, %r533, 0;
	@%p788 bra 	BB35_723;
	bra.uni 	BB35_704;

BB35_723:
	fma.rn.f64 	%fd2325, %fd2379, %fd668, 0d3FF0000000000000;
	bra.uni 	BB35_748;

BB35_728:
	setp.eq.s32	%p817, %r533, 1;
	@%p817 bra 	BB35_733;
	bra.uni 	BB35_729;

BB35_733:
	mul.f64 	%fd693, %fd688, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r451}, %fd693;
	}
	bfe.u32 	%r1951, %r451, 20, 11;
	add.s32 	%r1952, %r1951, -1012;
	mov.b64 	 %rd110, %fd693;
	shl.b64 	%rd45, %rd110, %r1952;
	setp.eq.s64	%p822, %rd45, -9223372036854775808;
	abs.f64 	%fd694, %fd641;
	// Callseq Start 79
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd694;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd693;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2324, [retval0+0];
	
	//{
	}// Callseq End 79
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r452}, %fd641;
	}
	setp.lt.s32	%p823, %r452, 0;
	and.pred  	%p26, %p823, %p822;
	@!%p26 bra 	BB35_735;
	bra.uni 	BB35_734;

BB35_734:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1953}, %fd2324;
	}
	xor.b32  	%r1954, %r1953, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1955, %temp}, %fd2324;
	}
	mov.b64 	%fd2324, {%r1955, %r1954};

BB35_735:
	mov.f64 	%fd2323, %fd2324;
	setp.eq.f64	%p824, %fd641, 0d0000000000000000;
	@%p824 bra 	BB35_738;
	bra.uni 	BB35_736;

BB35_738:
	selp.b32	%r1956, %r452, 0, %p822;
	or.b32  	%r1957, %r1956, 2146435072;
	setp.lt.s32	%p828, %r451, 0;
	selp.b32	%r1958, %r1957, %r1956, %p828;
	mov.u32 	%r1959, 0;
	mov.b64 	%fd2323, {%r1959, %r1958};
	bra.uni 	BB35_739;

BB35_704:
	setp.eq.s32	%p789, %r533, 1;
	@%p789 bra 	BB35_709;
	bra.uni 	BB35_705;

BB35_709:
	mul.f64 	%fd673, %fd668, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r443}, %fd673;
	}
	bfe.u32 	%r1903, %r443, 20, 11;
	add.s32 	%r1904, %r1903, -1012;
	mov.b64 	 %rd109, %fd673;
	shl.b64 	%rd44, %rd109, %r1904;
	setp.eq.s64	%p794, %rd44, -9223372036854775808;
	abs.f64 	%fd674, %fd641;
	// Callseq Start 78
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd674;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd673;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2317, [retval0+0];
	
	//{
	}// Callseq End 78
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r444}, %fd641;
	}
	setp.lt.s32	%p795, %r444, 0;
	and.pred  	%p25, %p795, %p794;
	@!%p25 bra 	BB35_711;
	bra.uni 	BB35_710;

BB35_710:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1905}, %fd2317;
	}
	xor.b32  	%r1906, %r1905, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1907, %temp}, %fd2317;
	}
	mov.b64 	%fd2317, {%r1907, %r1906};

BB35_711:
	mov.f64 	%fd2316, %fd2317;
	setp.eq.f64	%p796, %fd641, 0d0000000000000000;
	@%p796 bra 	BB35_714;
	bra.uni 	BB35_712;

BB35_714:
	selp.b32	%r1908, %r444, 0, %p794;
	or.b32  	%r1909, %r1908, 2146435072;
	setp.lt.s32	%p800, %r443, 0;
	selp.b32	%r1910, %r1909, %r1908, %p800;
	mov.u32 	%r1911, 0;
	mov.b64 	%fd2316, {%r1911, %r1910};
	bra.uni 	BB35_715;

BB35_729:
	mov.f64 	%fd2325, 0d0000000000000000;
	setp.ne.s32	%p818, %r533, 2;
	@%p818 bra 	BB35_748;

	mul.f64 	%fd689, %fd2379, %fd688;
	mov.f64 	%fd1875, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1876, %fd689, %fd1875;
	mov.f64 	%fd1877, 0d4338000000000000;
	add.rn.f64 	%fd1878, %fd1876, %fd1877;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r448, %temp}, %fd1878;
	}
	mov.f64 	%fd1879, 0dC338000000000000;
	add.rn.f64 	%fd1880, %fd1878, %fd1879;
	mov.f64 	%fd1881, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1882, %fd1880, %fd1881, %fd689;
	mov.f64 	%fd1883, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1884, %fd1880, %fd1883, %fd1882;
	mov.f64 	%fd1885, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1886, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1887, %fd1886, %fd1884, %fd1885;
	mov.f64 	%fd1888, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1889, %fd1887, %fd1884, %fd1888;
	mov.f64 	%fd1890, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1891, %fd1889, %fd1884, %fd1890;
	mov.f64 	%fd1892, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1893, %fd1891, %fd1884, %fd1892;
	mov.f64 	%fd1894, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1895, %fd1893, %fd1884, %fd1894;
	mov.f64 	%fd1896, 0d3F81111111122322;
	fma.rn.f64 	%fd1897, %fd1895, %fd1884, %fd1896;
	mov.f64 	%fd1898, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1899, %fd1897, %fd1884, %fd1898;
	mov.f64 	%fd1900, 0d3FC5555555555511;
	fma.rn.f64 	%fd1901, %fd1899, %fd1884, %fd1900;
	mov.f64 	%fd1902, 0d3FE000000000000B;
	fma.rn.f64 	%fd1903, %fd1901, %fd1884, %fd1902;
	mov.f64 	%fd1904, 0d3FF0000000000000;
	fma.rn.f64 	%fd1905, %fd1903, %fd1884, %fd1904;
	fma.rn.f64 	%fd1906, %fd1905, %fd1884, %fd1904;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r449, %temp}, %fd1906;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r450}, %fd1906;
	}
	shl.b32 	%r1939, %r448, 20;
	add.s32 	%r1940, %r450, %r1939;
	mov.b64 	%fd2325, {%r449, %r1940};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1941}, %fd689;
	}
	mov.b32 	 %f55, %r1941;
	abs.f32 	%f26, %f55;
	setp.lt.f32	%p819, %f26, 0f4086232B;
	@%p819 bra 	BB35_748;

	setp.lt.f64	%p820, %fd689, 0d0000000000000000;
	add.f64 	%fd1907, %fd689, 0d7FF0000000000000;
	selp.f64	%fd2325, 0d0000000000000000, %fd1907, %p820;
	setp.geu.f32	%p821, %f26, 0f40874800;
	@%p821 bra 	BB35_748;

	shr.u32 	%r1942, %r448, 31;
	add.s32 	%r1943, %r448, %r1942;
	shr.s32 	%r1944, %r1943, 1;
	shl.b32 	%r1945, %r1944, 20;
	add.s32 	%r1946, %r1945, %r450;
	mov.b64 	%fd1908, {%r449, %r1946};
	sub.s32 	%r1947, %r448, %r1944;
	shl.b32 	%r1948, %r1947, 20;
	add.s32 	%r1949, %r1948, 1072693248;
	mov.u32 	%r1950, 0;
	mov.b64 	%fd1909, {%r1950, %r1949};
	mul.f64 	%fd2325, %fd1908, %fd1909;
	bra.uni 	BB35_748;

BB35_705:
	mov.f64 	%fd2325, 0d0000000000000000;
	setp.ne.s32	%p790, %r533, 2;
	@%p790 bra 	BB35_748;

	mul.f64 	%fd669, %fd2379, %fd668;
	mov.f64 	%fd1837, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1838, %fd669, %fd1837;
	mov.f64 	%fd1839, 0d4338000000000000;
	add.rn.f64 	%fd1840, %fd1838, %fd1839;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r440, %temp}, %fd1840;
	}
	mov.f64 	%fd1841, 0dC338000000000000;
	add.rn.f64 	%fd1842, %fd1840, %fd1841;
	mov.f64 	%fd1843, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1844, %fd1842, %fd1843, %fd669;
	mov.f64 	%fd1845, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1846, %fd1842, %fd1845, %fd1844;
	mov.f64 	%fd1847, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1848, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1849, %fd1848, %fd1846, %fd1847;
	mov.f64 	%fd1850, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1851, %fd1849, %fd1846, %fd1850;
	mov.f64 	%fd1852, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1853, %fd1851, %fd1846, %fd1852;
	mov.f64 	%fd1854, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1855, %fd1853, %fd1846, %fd1854;
	mov.f64 	%fd1856, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1857, %fd1855, %fd1846, %fd1856;
	mov.f64 	%fd1858, 0d3F81111111122322;
	fma.rn.f64 	%fd1859, %fd1857, %fd1846, %fd1858;
	mov.f64 	%fd1860, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1861, %fd1859, %fd1846, %fd1860;
	mov.f64 	%fd1862, 0d3FC5555555555511;
	fma.rn.f64 	%fd1863, %fd1861, %fd1846, %fd1862;
	mov.f64 	%fd1864, 0d3FE000000000000B;
	fma.rn.f64 	%fd1865, %fd1863, %fd1846, %fd1864;
	mov.f64 	%fd1866, 0d3FF0000000000000;
	fma.rn.f64 	%fd1867, %fd1865, %fd1846, %fd1866;
	fma.rn.f64 	%fd1868, %fd1867, %fd1846, %fd1866;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r441, %temp}, %fd1868;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r442}, %fd1868;
	}
	shl.b32 	%r1891, %r440, 20;
	add.s32 	%r1892, %r442, %r1891;
	mov.b64 	%fd2325, {%r441, %r1892};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1893}, %fd669;
	}
	mov.b32 	 %f54, %r1893;
	abs.f32 	%f25, %f54;
	setp.lt.f32	%p791, %f25, 0f4086232B;
	@%p791 bra 	BB35_748;

	setp.lt.f64	%p792, %fd669, 0d0000000000000000;
	add.f64 	%fd1869, %fd669, 0d7FF0000000000000;
	selp.f64	%fd2325, 0d0000000000000000, %fd1869, %p792;
	setp.geu.f32	%p793, %f25, 0f40874800;
	@%p793 bra 	BB35_748;

	shr.u32 	%r1894, %r440, 31;
	add.s32 	%r1895, %r440, %r1894;
	shr.s32 	%r1896, %r1895, 1;
	shl.b32 	%r1897, %r1896, 20;
	add.s32 	%r1898, %r1897, %r442;
	mov.b64 	%fd1870, {%r441, %r1898};
	sub.s32 	%r1899, %r440, %r1896;
	shl.b32 	%r1900, %r1899, 20;
	add.s32 	%r1901, %r1900, 1072693248;
	mov.u32 	%r1902, 0;
	mov.b64 	%fd1871, {%r1902, %r1901};
	mul.f64 	%fd2325, %fd1870, %fd1871;
	bra.uni 	BB35_748;

BB35_736:
	setp.gt.s32	%p825, %r452, -1;
	@%p825 bra 	BB35_739;

	cvt.rzi.f64.f64	%fd1910, %fd693;
	setp.neu.f64	%p826, %fd1910, %fd693;
	selp.f64	%fd2323, 0dFFF8000000000000, %fd2323, %p826;

BB35_739:
	mov.f64 	%fd700, %fd2323;
	add.f64 	%fd701, %fd693, %fd641;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1960}, %fd701;
	}
	and.b32  	%r1961, %r1960, 2146435072;
	setp.ne.s32	%p829, %r1961, 2146435072;
	mov.f64 	%fd2322, %fd700;
	@%p829 bra 	BB35_746;

	setp.gtu.f64	%p830, %fd694, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd701;
	@%p830 bra 	BB35_746;

	abs.f64 	%fd702, %fd693;
	setp.gtu.f64	%p831, %fd702, 0d7FF0000000000000;
	mov.f64 	%fd2321, %fd701;
	mov.f64 	%fd2322, %fd2321;
	@%p831 bra 	BB35_746;

	setp.eq.f64	%p832, %fd702, 0d7FF0000000000000;
	@%p832 bra 	BB35_745;
	bra.uni 	BB35_743;

BB35_745:
	setp.eq.f64	%p834, %fd641, 0dBFF0000000000000;
	setp.gt.f64	%p835, %fd694, 0d3FF0000000000000;
	selp.b32	%r1968, 2146435072, 0, %p835;
	xor.b32  	%r1969, %r1968, 2146435072;
	setp.lt.s32	%p836, %r451, 0;
	selp.b32	%r1970, %r1969, %r1968, %p836;
	selp.b32	%r1971, 1072693248, %r1970, %p834;
	mov.u32 	%r1972, 0;
	mov.b64 	%fd2322, {%r1972, %r1971};
	bra.uni 	BB35_746;

BB35_712:
	setp.gt.s32	%p797, %r444, -1;
	@%p797 bra 	BB35_715;

	cvt.rzi.f64.f64	%fd1872, %fd673;
	setp.neu.f64	%p798, %fd1872, %fd673;
	selp.f64	%fd2316, 0dFFF8000000000000, %fd2316, %p798;

BB35_715:
	mov.f64 	%fd680, %fd2316;
	add.f64 	%fd681, %fd673, %fd641;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1912}, %fd681;
	}
	and.b32  	%r1913, %r1912, 2146435072;
	setp.ne.s32	%p801, %r1913, 2146435072;
	mov.f64 	%fd2315, %fd680;
	@%p801 bra 	BB35_722;

	setp.gtu.f64	%p802, %fd674, 0d7FF0000000000000;
	mov.f64 	%fd2315, %fd681;
	@%p802 bra 	BB35_722;

	abs.f64 	%fd682, %fd673;
	setp.gtu.f64	%p803, %fd682, 0d7FF0000000000000;
	mov.f64 	%fd2314, %fd681;
	mov.f64 	%fd2315, %fd2314;
	@%p803 bra 	BB35_722;

	setp.eq.f64	%p804, %fd682, 0d7FF0000000000000;
	@%p804 bra 	BB35_721;
	bra.uni 	BB35_719;

BB35_721:
	setp.eq.f64	%p806, %fd641, 0dBFF0000000000000;
	setp.gt.f64	%p807, %fd674, 0d3FF0000000000000;
	selp.b32	%r1920, 2146435072, 0, %p807;
	xor.b32  	%r1921, %r1920, 2146435072;
	setp.lt.s32	%p808, %r443, 0;
	selp.b32	%r1922, %r1921, %r1920, %p808;
	selp.b32	%r1923, 1072693248, %r1922, %p806;
	mov.u32 	%r1924, 0;
	mov.b64 	%fd2315, {%r1924, %r1923};
	bra.uni 	BB35_722;

BB35_743:
	setp.neu.f64	%p833, %fd694, 0d7FF0000000000000;
	mov.f64 	%fd2322, %fd700;
	@%p833 bra 	BB35_746;

	shr.s32 	%r1962, %r451, 31;
	and.b32  	%r1963, %r1962, -2146435072;
	add.s32 	%r1964, %r1963, 2146435072;
	or.b32  	%r1965, %r1964, -2147483648;
	selp.b32	%r1966, %r1965, %r1964, %p26;
	mov.u32 	%r1967, 0;
	mov.b64 	%fd2322, {%r1967, %r1966};

BB35_746:
	setp.eq.f64	%p837, %fd693, 0d0000000000000000;
	setp.eq.f64	%p838, %fd641, 0d3FF0000000000000;
	or.pred  	%p839, %p838, %p837;
	selp.f64	%fd2325, 0d3FF0000000000000, %fd2322, %p839;
	bra.uni 	BB35_748;

BB35_719:
	setp.neu.f64	%p805, %fd674, 0d7FF0000000000000;
	mov.f64 	%fd2315, %fd680;
	@%p805 bra 	BB35_722;

	shr.s32 	%r1914, %r443, 31;
	and.b32  	%r1915, %r1914, -2146435072;
	add.s32 	%r1916, %r1915, 2146435072;
	or.b32  	%r1917, %r1916, -2147483648;
	selp.b32	%r1918, %r1917, %r1916, %p25;
	mov.u32 	%r1919, 0;
	mov.b64 	%fd2315, {%r1919, %r1918};

BB35_722:
	setp.eq.f64	%p809, %fd673, 0d0000000000000000;
	setp.eq.f64	%p810, %fd641, 0d3FF0000000000000;
	or.pred  	%p811, %p810, %p809;
	selp.f64	%fd2325, 0d3FF0000000000000, %fd2315, %p811;

BB35_748:
	rcp.rn.f64 	%fd1911, %fd2325;
	mul.f64 	%fd2301, %fd2301, %fd1911;
	fma.rn.f64 	%fd2326, %fd2310, %fd2301, %fd2326;
	mov.u16 	%rs47, 0;
	mov.u32 	%r2391, %r416;
	mov.u32 	%r2407, %r417;
	mov.u32 	%r2423, %r418;
	mov.u32 	%r2439, %r419;

BB35_749:
	mov.u32 	%r2438, %r2439;
	mov.u32 	%r2422, %r2423;
	mov.u32 	%r2406, %r2407;
	mov.u32 	%r2390, %r2391;
	add.s32 	%r2373, %r2373, 1;
	setp.lt.s32	%p840, %r2373, %r544;
	mov.u32 	%r2388, %r2390;
	mov.u32 	%r2404, %r2406;
	mov.u32 	%r2420, %r2422;
	mov.u32 	%r2436, %r2438;
	@%p840 bra 	BB35_672;

BB35_750:
	mov.u32 	%r2437, %r2436;
	mov.u32 	%r2421, %r2420;
	mov.u32 	%r2405, %r2404;
	mov.u32 	%r2389, %r2388;
	sub.f64 	%fd2109, %fd31, %fd2326;
	bra.uni 	BB35_751;

BB35_506:
	setp.eq.s32	%p572, %r2166, -1;
	@%p572 bra 	BB35_589;
	bra.uni 	BB35_507;

BB35_589:
	sub.f64 	%fd1671, %fd2381, %fd2379;
	fma.rn.f64 	%fd2381, %fd1671, 0d3FF999999999999A, %fd2381;
	mov.f64 	%fd2300, 0d0000000000000000;
	mov.u32 	%r2320, %r2321;
	mov.u32 	%r2336, %r2337;
	mov.u32 	%r2352, %r2353;
	mov.u32 	%r2368, %r2369;
	@%p66 bra 	BB35_669;

	div.rn.f64 	%fd1674, %fd2381, %fd796;
	add.f64 	%fd566, %fd1674, 0d3FF0000000000000;
	mov.u32 	%r2305, 0;
	mov.u16 	%rs46, 1;
	mov.f64 	%fd2275, 0d3FF0000000000000;
	mov.f64 	%fd2300, 0d0000000000000000;
	mov.u32 	%r2322, %r2321;
	mov.u32 	%r2338, %r2337;
	mov.u32 	%r2354, %r2353;
	mov.u32 	%r2370, %r2369;

BB35_591:
	mov.u32 	%r2358, %r2370;
	mov.u32 	%r362, %r2358;
	mov.u32 	%r2342, %r2354;
	mov.u32 	%r361, %r2342;
	mov.u32 	%r2326, %r2338;
	mov.u32 	%r360, %r2326;
	mov.u32 	%r2310, %r2322;
	mov.u32 	%r359, %r2310;
	mul.wide.s32 	%rd101, %r2305, 56;
	add.s64 	%rd102, %rd1, %rd101;
	add.s64 	%rd37, %rd102, 12;
	ld.u32 	%r1659, [%rd102+12];
	setp.gt.s32	%p664, %r1, %r1659;
	mov.u32 	%r2323, %r359;
	mov.u32 	%r2339, %r360;
	mov.u32 	%r2355, %r361;
	mov.u32 	%r2371, %r362;
	@%p664 bra 	BB35_668;

	ld.v2.u32 	{%r1660, %r1661}, [%rd37+-4];
	mov.u32 	%r367, %r1661;
	mov.u32 	%r366, %r1660;
	ld.v2.u32 	{%r1662, %r1663}, [%rd37+-12];
	mov.u32 	%r365, %r1663;
	mov.u32 	%r364, %r1662;
	ld.f64 	%fd2284, [%rd37+36];
	setp.neu.f64	%p665, %fd2284, 0dBFF0000000000000;
	@%p665 bra 	BB35_618;

	setp.eq.s32	%p666, %r543, 0;
	ld.v2.u32 	{%r1664, %r1665}, [%rd37+12];
	ld.v2.u32 	{%r1666, %r1667}, [%rd37+4];
	ld.v2.u32 	{%r1668, %r1669}, [%rd37+28];
	ld.v2.u32 	{%r1670, %r1671}, [%rd37+20];
	@%p666 bra 	BB35_595;
	bra.uni 	BB35_594;

BB35_595:
	setp.lt.s32	%p667, %r1667, 30;
	setp.eq.s32	%p668, %r1671, 31;
	and.pred  	%p669, %p668, %p667;
	selp.b32	%r1672, 1, %r1671, %p669;
	selp.u32	%r1673, 1, 0, %p669;
	sub.s32 	%r1674, %r1668, %r1664;
	sub.s32 	%r1675, %r1670, %r1666;
	add.s32 	%r1676, %r1675, %r1673;
	mul.lo.s32 	%r1677, %r1676, 30;
	sub.s32 	%r1679, %r947, %r1667;
	mov.u32 	%r1680, 0;
	max.s32 	%r1681, %r1680, %r1679;
	min.s32 	%r1682, %r947, %r1672;
	mad.lo.s32 	%r1683, %r1674, 360, %r1677;
	add.s32 	%r1684, %r1683, %r1681;
	add.s32 	%r1685, %r1684, %r1682;
	add.s32 	%r2306, %r1685, -30;
	bra.uni 	BB35_596;

BB35_594:
	sub.s32 	%r2306, %r1669, %r1665;

BB35_596:
	cvt.rn.f64.s32	%fd1675, %r2306;
	div.rn.f64 	%fd570, %fd1675, 0d4076800000000000;
	setp.eq.s32	%p670, %r540, 0;
	@%p670 bra 	BB35_616;
	bra.uni 	BB35_597;

BB35_616:
	fma.rn.f64 	%fd2283, %fd798, %fd570, 0d3FF0000000000000;
	bra.uni 	BB35_617;

BB35_597:
	setp.eq.s32	%p671, %r540, 1;
	@%p671 bra 	BB35_602;
	bra.uni 	BB35_598;

BB35_602:
	mul.f64 	%fd575, %fd799, %fd570;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r382}, %fd575;
	}
	bfe.u32 	%r1698, %r382, 20, 11;
	add.s32 	%r1699, %r1698, -1012;
	mov.b64 	 %rd103, %fd575;
	shl.b64 	%rd38, %rd103, %r1699;
	setp.eq.s64	%p676, %rd38, -9223372036854775808;
	abs.f64 	%fd576, %fd184;
	// Callseq Start 74
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd576;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd575;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2282, [retval0+0];
	
	//{
	}// Callseq End 74
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r383}, %fd184;
	}
	setp.lt.s32	%p677, %r383, 0;
	and.pred  	%p21, %p677, %p676;
	@!%p21 bra 	BB35_604;
	bra.uni 	BB35_603;

BB35_603:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1700}, %fd2282;
	}
	xor.b32  	%r1701, %r1700, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1702, %temp}, %fd2282;
	}
	mov.b64 	%fd2282, {%r1702, %r1701};

BB35_604:
	mov.f64 	%fd2281, %fd2282;
	setp.eq.f64	%p678, %fd184, 0d0000000000000000;
	@%p678 bra 	BB35_607;
	bra.uni 	BB35_605;

BB35_607:
	selp.b32	%r1703, %r383, 0, %p676;
	or.b32  	%r1704, %r1703, 2146435072;
	setp.lt.s32	%p682, %r382, 0;
	selp.b32	%r1705, %r1704, %r1703, %p682;
	mov.u32 	%r1706, 0;
	mov.b64 	%fd2281, {%r1706, %r1705};
	bra.uni 	BB35_608;

BB35_598:
	mov.f64 	%fd2283, 0d0000000000000000;
	setp.ne.s32	%p672, %r540, 2;
	@%p672 bra 	BB35_617;

	mul.f64 	%fd571, %fd798, %fd570;
	mov.f64 	%fd1677, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1678, %fd571, %fd1677;
	mov.f64 	%fd1679, 0d4338000000000000;
	add.rn.f64 	%fd1680, %fd1678, %fd1679;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd1680;
	}
	mov.f64 	%fd1681, 0dC338000000000000;
	add.rn.f64 	%fd1682, %fd1680, %fd1681;
	mov.f64 	%fd1683, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1684, %fd1682, %fd1683, %fd571;
	mov.f64 	%fd1685, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1686, %fd1682, %fd1685, %fd1684;
	mov.f64 	%fd1687, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1688, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1689, %fd1688, %fd1686, %fd1687;
	mov.f64 	%fd1690, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1691, %fd1689, %fd1686, %fd1690;
	mov.f64 	%fd1692, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1693, %fd1691, %fd1686, %fd1692;
	mov.f64 	%fd1694, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1695, %fd1693, %fd1686, %fd1694;
	mov.f64 	%fd1696, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1697, %fd1695, %fd1686, %fd1696;
	mov.f64 	%fd1698, 0d3F81111111122322;
	fma.rn.f64 	%fd1699, %fd1697, %fd1686, %fd1698;
	mov.f64 	%fd1700, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1701, %fd1699, %fd1686, %fd1700;
	mov.f64 	%fd1702, 0d3FC5555555555511;
	fma.rn.f64 	%fd1703, %fd1701, %fd1686, %fd1702;
	mov.f64 	%fd1704, 0d3FE000000000000B;
	fma.rn.f64 	%fd1705, %fd1703, %fd1686, %fd1704;
	mov.f64 	%fd1706, 0d3FF0000000000000;
	fma.rn.f64 	%fd1707, %fd1705, %fd1686, %fd1706;
	fma.rn.f64 	%fd1708, %fd1707, %fd1686, %fd1706;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r380, %temp}, %fd1708;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd1708;
	}
	shl.b32 	%r1686, %r379, 20;
	add.s32 	%r1687, %r381, %r1686;
	mov.b64 	%fd2283, {%r380, %r1687};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1688}, %fd571;
	}
	mov.b32 	 %f50, %r1688;
	abs.f32 	%f21, %f50;
	setp.lt.f32	%p673, %f21, 0f4086232B;
	@%p673 bra 	BB35_617;

	setp.lt.f64	%p674, %fd571, 0d0000000000000000;
	add.f64 	%fd1709, %fd571, 0d7FF0000000000000;
	selp.f64	%fd2283, 0d0000000000000000, %fd1709, %p674;
	setp.geu.f32	%p675, %f21, 0f40874800;
	@%p675 bra 	BB35_617;

	shr.u32 	%r1689, %r379, 31;
	add.s32 	%r1690, %r379, %r1689;
	shr.s32 	%r1691, %r1690, 1;
	shl.b32 	%r1692, %r1691, 20;
	add.s32 	%r1693, %r1692, %r381;
	mov.b64 	%fd1710, {%r380, %r1693};
	sub.s32 	%r1694, %r379, %r1691;
	shl.b32 	%r1695, %r1694, 20;
	add.s32 	%r1696, %r1695, 1072693248;
	mov.u32 	%r1697, 0;
	mov.b64 	%fd1711, {%r1697, %r1696};
	mul.f64 	%fd2283, %fd1710, %fd1711;
	bra.uni 	BB35_617;

BB35_605:
	setp.gt.s32	%p679, %r383, -1;
	@%p679 bra 	BB35_608;

	cvt.rzi.f64.f64	%fd1712, %fd575;
	setp.neu.f64	%p680, %fd1712, %fd575;
	selp.f64	%fd2281, 0dFFF8000000000000, %fd2281, %p680;

BB35_608:
	mov.f64 	%fd582, %fd2281;
	add.f64 	%fd583, %fd575, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1707}, %fd583;
	}
	and.b32  	%r1708, %r1707, 2146435072;
	setp.ne.s32	%p683, %r1708, 2146435072;
	mov.f64 	%fd2280, %fd582;
	@%p683 bra 	BB35_615;

	setp.gtu.f64	%p684, %fd576, 0d7FF0000000000000;
	mov.f64 	%fd2280, %fd583;
	@%p684 bra 	BB35_615;

	abs.f64 	%fd584, %fd575;
	setp.gtu.f64	%p685, %fd584, 0d7FF0000000000000;
	mov.f64 	%fd2279, %fd583;
	mov.f64 	%fd2280, %fd2279;
	@%p685 bra 	BB35_615;

	setp.eq.f64	%p686, %fd584, 0d7FF0000000000000;
	@%p686 bra 	BB35_614;
	bra.uni 	BB35_612;

BB35_614:
	setp.eq.f64	%p688, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p689, %fd576, 0d3FF0000000000000;
	selp.b32	%r1715, 2146435072, 0, %p689;
	xor.b32  	%r1716, %r1715, 2146435072;
	setp.lt.s32	%p690, %r382, 0;
	selp.b32	%r1717, %r1716, %r1715, %p690;
	selp.b32	%r1718, 1072693248, %r1717, %p688;
	mov.u32 	%r1719, 0;
	mov.b64 	%fd2280, {%r1719, %r1718};
	bra.uni 	BB35_615;

BB35_612:
	setp.neu.f64	%p687, %fd576, 0d7FF0000000000000;
	mov.f64 	%fd2280, %fd582;
	@%p687 bra 	BB35_615;

	shr.s32 	%r1709, %r382, 31;
	and.b32  	%r1710, %r1709, -2146435072;
	add.s32 	%r1711, %r1710, 2146435072;
	or.b32  	%r1712, %r1711, -2147483648;
	selp.b32	%r1713, %r1712, %r1711, %p21;
	mov.u32 	%r1714, 0;
	mov.b64 	%fd2280, {%r1714, %r1713};

BB35_615:
	setp.eq.f64	%p691, %fd575, 0d0000000000000000;
	setp.eq.f64	%p692, %fd184, 0d3FF0000000000000;
	or.pred  	%p693, %p692, %p691;
	selp.f64	%fd2283, 0d3FF0000000000000, %fd2280, %p693;

BB35_617:
	add.f64 	%fd1713, %fd2283, 0dBFF0000000000000;
	mul.f64 	%fd2284, %fd1713, 0d4059000000000000;

BB35_618:
	and.b16  	%rs33, %rs46, 255;
	setp.eq.s16	%p694, %rs33, 0;
	@%p694 bra 	BB35_643;
	bra.uni 	BB35_619;

BB35_643:
	setp.eq.s32	%p723, %r532, 0;
	@%p723 bra 	BB35_645;
	bra.uni 	BB35_644;

BB35_645:
	setp.lt.s32	%p724, %r360, 30;
	setp.eq.s32	%p725, %r1663, 31;
	and.pred  	%p726, %p725, %p724;
	selp.b32	%r1767, 1, %r1663, %p726;
	selp.u32	%r1768, 1, 0, %p726;
	sub.s32 	%r1769, %r1660, %r361;
	sub.s32 	%r1770, %r1662, %r359;
	add.s32 	%r1771, %r1770, %r1768;
	mul.lo.s32 	%r1772, %r1771, 30;
	sub.s32 	%r1774, %r947, %r360;
	mov.u32 	%r1775, 0;
	max.s32 	%r1776, %r1775, %r1774;
	min.s32 	%r1777, %r947, %r1767;
	mad.lo.s32 	%r1778, %r1769, 360, %r1772;
	add.s32 	%r1779, %r1778, %r1776;
	add.s32 	%r1780, %r1779, %r1777;
	add.s32 	%r2308, %r1780, -30;
	bra.uni 	BB35_646;

BB35_619:
	setp.eq.s32	%p695, %r532, 0;
	@%p695 bra 	BB35_621;
	bra.uni 	BB35_620;

BB35_621:
	setp.lt.s32	%p696, %r535, 30;
	setp.eq.s32	%p697, %r1663, 31;
	and.pred  	%p698, %p697, %p696;
	selp.b32	%r1720, 1, %r1663, %p698;
	selp.u32	%r1721, 1, 0, %p698;
	sub.s32 	%r1722, %r1660, %r536;
	sub.s32 	%r1723, %r1662, %r534;
	add.s32 	%r1724, %r1723, %r1721;
	mul.lo.s32 	%r1725, %r1724, 30;
	min.s32 	%r1727, %r947, %r1720;
	mad.lo.s32 	%r1728, %r1722, 360, %r1725;
	mov.u32 	%r1729, 0;
	max.s32 	%r1730, %r1729, %r125;
	add.s32 	%r1731, %r1728, %r1730;
	add.s32 	%r1732, %r1731, %r1727;
	add.s32 	%r2307, %r1732, -30;
	bra.uni 	BB35_622;

BB35_644:
	sub.s32 	%r2308, %r1661, %r362;

BB35_646:
	cvt.rn.f64.s32	%fd1752, %r2308;
	div.rn.f64 	%fd613, %fd1752, 0d4076800000000000;
	setp.eq.s32	%p727, %r533, 0;
	@%p727 bra 	BB35_666;
	bra.uni 	BB35_647;

BB35_666:
	fma.rn.f64 	%fd2299, %fd2381, %fd613, 0d3FF0000000000000;
	bra.uni 	BB35_667;

BB35_620:
	sub.s32 	%r2307, %r1661, %r1;

BB35_622:
	cvt.rn.f64.s32	%fd1714, %r2307;
	div.rn.f64 	%fd593, %fd1714, 0d4076800000000000;
	setp.eq.s32	%p699, %r533, 0;
	@%p699 bra 	BB35_642;
	bra.uni 	BB35_623;

BB35_642:
	fma.rn.f64 	%fd2299, %fd2381, %fd593, 0d3FF0000000000000;
	bra.uni 	BB35_667;

BB35_647:
	setp.eq.s32	%p728, %r533, 1;
	@%p728 bra 	BB35_652;
	bra.uni 	BB35_648;

BB35_652:
	mul.f64 	%fd618, %fd613, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r399}, %fd618;
	}
	bfe.u32 	%r1793, %r399, 20, 11;
	add.s32 	%r1794, %r1793, -1012;
	mov.b64 	 %rd105, %fd618;
	shl.b64 	%rd40, %rd105, %r1794;
	setp.eq.s64	%p733, %rd40, -9223372036854775808;
	abs.f64 	%fd619, %fd566;
	// Callseq Start 76
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd619;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd618;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2298, [retval0+0];
	
	//{
	}// Callseq End 76
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r400}, %fd566;
	}
	setp.lt.s32	%p734, %r400, 0;
	and.pred  	%p23, %p734, %p733;
	@!%p23 bra 	BB35_654;
	bra.uni 	BB35_653;

BB35_653:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1795}, %fd2298;
	}
	xor.b32  	%r1796, %r1795, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1797, %temp}, %fd2298;
	}
	mov.b64 	%fd2298, {%r1797, %r1796};

BB35_654:
	mov.f64 	%fd2297, %fd2298;
	setp.eq.f64	%p735, %fd566, 0d0000000000000000;
	@%p735 bra 	BB35_657;
	bra.uni 	BB35_655;

BB35_657:
	selp.b32	%r1798, %r400, 0, %p733;
	or.b32  	%r1799, %r1798, 2146435072;
	setp.lt.s32	%p739, %r399, 0;
	selp.b32	%r1800, %r1799, %r1798, %p739;
	mov.u32 	%r1801, 0;
	mov.b64 	%fd2297, {%r1801, %r1800};
	bra.uni 	BB35_658;

BB35_623:
	setp.eq.s32	%p700, %r533, 1;
	@%p700 bra 	BB35_628;
	bra.uni 	BB35_624;

BB35_628:
	mul.f64 	%fd598, %fd593, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r391}, %fd598;
	}
	bfe.u32 	%r1745, %r391, 20, 11;
	add.s32 	%r1746, %r1745, -1012;
	mov.b64 	 %rd104, %fd598;
	shl.b64 	%rd39, %rd104, %r1746;
	setp.eq.s64	%p705, %rd39, -9223372036854775808;
	abs.f64 	%fd599, %fd566;
	// Callseq Start 75
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd599;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd598;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2291, [retval0+0];
	
	//{
	}// Callseq End 75
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r392}, %fd566;
	}
	setp.lt.s32	%p706, %r392, 0;
	and.pred  	%p22, %p706, %p705;
	@!%p22 bra 	BB35_630;
	bra.uni 	BB35_629;

BB35_629:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1747}, %fd2291;
	}
	xor.b32  	%r1748, %r1747, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1749, %temp}, %fd2291;
	}
	mov.b64 	%fd2291, {%r1749, %r1748};

BB35_630:
	mov.f64 	%fd2290, %fd2291;
	setp.eq.f64	%p707, %fd566, 0d0000000000000000;
	@%p707 bra 	BB35_633;
	bra.uni 	BB35_631;

BB35_633:
	selp.b32	%r1750, %r392, 0, %p705;
	or.b32  	%r1751, %r1750, 2146435072;
	setp.lt.s32	%p711, %r391, 0;
	selp.b32	%r1752, %r1751, %r1750, %p711;
	mov.u32 	%r1753, 0;
	mov.b64 	%fd2290, {%r1753, %r1752};
	bra.uni 	BB35_634;

BB35_648:
	mov.f64 	%fd2299, 0d0000000000000000;
	setp.ne.s32	%p729, %r533, 2;
	@%p729 bra 	BB35_667;

	mul.f64 	%fd614, %fd2381, %fd613;
	mov.f64 	%fd1754, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1755, %fd614, %fd1754;
	mov.f64 	%fd1756, 0d4338000000000000;
	add.rn.f64 	%fd1757, %fd1755, %fd1756;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r396, %temp}, %fd1757;
	}
	mov.f64 	%fd1758, 0dC338000000000000;
	add.rn.f64 	%fd1759, %fd1757, %fd1758;
	mov.f64 	%fd1760, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1761, %fd1759, %fd1760, %fd614;
	mov.f64 	%fd1762, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1763, %fd1759, %fd1762, %fd1761;
	mov.f64 	%fd1764, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1765, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1766, %fd1765, %fd1763, %fd1764;
	mov.f64 	%fd1767, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1768, %fd1766, %fd1763, %fd1767;
	mov.f64 	%fd1769, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1770, %fd1768, %fd1763, %fd1769;
	mov.f64 	%fd1771, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1772, %fd1770, %fd1763, %fd1771;
	mov.f64 	%fd1773, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1774, %fd1772, %fd1763, %fd1773;
	mov.f64 	%fd1775, 0d3F81111111122322;
	fma.rn.f64 	%fd1776, %fd1774, %fd1763, %fd1775;
	mov.f64 	%fd1777, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1778, %fd1776, %fd1763, %fd1777;
	mov.f64 	%fd1779, 0d3FC5555555555511;
	fma.rn.f64 	%fd1780, %fd1778, %fd1763, %fd1779;
	mov.f64 	%fd1781, 0d3FE000000000000B;
	fma.rn.f64 	%fd1782, %fd1780, %fd1763, %fd1781;
	mov.f64 	%fd1783, 0d3FF0000000000000;
	fma.rn.f64 	%fd1784, %fd1782, %fd1763, %fd1783;
	fma.rn.f64 	%fd1785, %fd1784, %fd1763, %fd1783;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r397, %temp}, %fd1785;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r398}, %fd1785;
	}
	shl.b32 	%r1781, %r396, 20;
	add.s32 	%r1782, %r398, %r1781;
	mov.b64 	%fd2299, {%r397, %r1782};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1783}, %fd614;
	}
	mov.b32 	 %f52, %r1783;
	abs.f32 	%f23, %f52;
	setp.lt.f32	%p730, %f23, 0f4086232B;
	@%p730 bra 	BB35_667;

	setp.lt.f64	%p731, %fd614, 0d0000000000000000;
	add.f64 	%fd1786, %fd614, 0d7FF0000000000000;
	selp.f64	%fd2299, 0d0000000000000000, %fd1786, %p731;
	setp.geu.f32	%p732, %f23, 0f40874800;
	@%p732 bra 	BB35_667;

	shr.u32 	%r1784, %r396, 31;
	add.s32 	%r1785, %r396, %r1784;
	shr.s32 	%r1786, %r1785, 1;
	shl.b32 	%r1787, %r1786, 20;
	add.s32 	%r1788, %r1787, %r398;
	mov.b64 	%fd1787, {%r397, %r1788};
	sub.s32 	%r1789, %r396, %r1786;
	shl.b32 	%r1790, %r1789, 20;
	add.s32 	%r1791, %r1790, 1072693248;
	mov.u32 	%r1792, 0;
	mov.b64 	%fd1788, {%r1792, %r1791};
	mul.f64 	%fd2299, %fd1787, %fd1788;
	bra.uni 	BB35_667;

BB35_624:
	mov.f64 	%fd2299, 0d0000000000000000;
	setp.ne.s32	%p701, %r533, 2;
	@%p701 bra 	BB35_667;

	mul.f64 	%fd594, %fd2381, %fd593;
	mov.f64 	%fd1716, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1717, %fd594, %fd1716;
	mov.f64 	%fd1718, 0d4338000000000000;
	add.rn.f64 	%fd1719, %fd1717, %fd1718;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r388, %temp}, %fd1719;
	}
	mov.f64 	%fd1720, 0dC338000000000000;
	add.rn.f64 	%fd1721, %fd1719, %fd1720;
	mov.f64 	%fd1722, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1723, %fd1721, %fd1722, %fd594;
	mov.f64 	%fd1724, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1725, %fd1721, %fd1724, %fd1723;
	mov.f64 	%fd1726, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1727, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1728, %fd1727, %fd1725, %fd1726;
	mov.f64 	%fd1729, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1730, %fd1728, %fd1725, %fd1729;
	mov.f64 	%fd1731, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1732, %fd1730, %fd1725, %fd1731;
	mov.f64 	%fd1733, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1734, %fd1732, %fd1725, %fd1733;
	mov.f64 	%fd1735, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1736, %fd1734, %fd1725, %fd1735;
	mov.f64 	%fd1737, 0d3F81111111122322;
	fma.rn.f64 	%fd1738, %fd1736, %fd1725, %fd1737;
	mov.f64 	%fd1739, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1740, %fd1738, %fd1725, %fd1739;
	mov.f64 	%fd1741, 0d3FC5555555555511;
	fma.rn.f64 	%fd1742, %fd1740, %fd1725, %fd1741;
	mov.f64 	%fd1743, 0d3FE000000000000B;
	fma.rn.f64 	%fd1744, %fd1742, %fd1725, %fd1743;
	mov.f64 	%fd1745, 0d3FF0000000000000;
	fma.rn.f64 	%fd1746, %fd1744, %fd1725, %fd1745;
	fma.rn.f64 	%fd1747, %fd1746, %fd1725, %fd1745;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r389, %temp}, %fd1747;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r390}, %fd1747;
	}
	shl.b32 	%r1733, %r388, 20;
	add.s32 	%r1734, %r390, %r1733;
	mov.b64 	%fd2299, {%r389, %r1734};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1735}, %fd594;
	}
	mov.b32 	 %f51, %r1735;
	abs.f32 	%f22, %f51;
	setp.lt.f32	%p702, %f22, 0f4086232B;
	@%p702 bra 	BB35_667;

	setp.lt.f64	%p703, %fd594, 0d0000000000000000;
	add.f64 	%fd1748, %fd594, 0d7FF0000000000000;
	selp.f64	%fd2299, 0d0000000000000000, %fd1748, %p703;
	setp.geu.f32	%p704, %f22, 0f40874800;
	@%p704 bra 	BB35_667;

	shr.u32 	%r1736, %r388, 31;
	add.s32 	%r1737, %r388, %r1736;
	shr.s32 	%r1738, %r1737, 1;
	shl.b32 	%r1739, %r1738, 20;
	add.s32 	%r1740, %r1739, %r390;
	mov.b64 	%fd1749, {%r389, %r1740};
	sub.s32 	%r1741, %r388, %r1738;
	shl.b32 	%r1742, %r1741, 20;
	add.s32 	%r1743, %r1742, 1072693248;
	mov.u32 	%r1744, 0;
	mov.b64 	%fd1750, {%r1744, %r1743};
	mul.f64 	%fd2299, %fd1749, %fd1750;
	bra.uni 	BB35_667;

BB35_655:
	setp.gt.s32	%p736, %r400, -1;
	@%p736 bra 	BB35_658;

	cvt.rzi.f64.f64	%fd1789, %fd618;
	setp.neu.f64	%p737, %fd1789, %fd618;
	selp.f64	%fd2297, 0dFFF8000000000000, %fd2297, %p737;

BB35_658:
	mov.f64 	%fd625, %fd2297;
	add.f64 	%fd626, %fd618, %fd566;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1802}, %fd626;
	}
	and.b32  	%r1803, %r1802, 2146435072;
	setp.ne.s32	%p740, %r1803, 2146435072;
	mov.f64 	%fd2296, %fd625;
	@%p740 bra 	BB35_665;

	setp.gtu.f64	%p741, %fd619, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd626;
	@%p741 bra 	BB35_665;

	abs.f64 	%fd627, %fd618;
	setp.gtu.f64	%p742, %fd627, 0d7FF0000000000000;
	mov.f64 	%fd2295, %fd626;
	mov.f64 	%fd2296, %fd2295;
	@%p742 bra 	BB35_665;

	setp.eq.f64	%p743, %fd627, 0d7FF0000000000000;
	@%p743 bra 	BB35_664;
	bra.uni 	BB35_662;

BB35_664:
	setp.eq.f64	%p745, %fd566, 0dBFF0000000000000;
	setp.gt.f64	%p746, %fd619, 0d3FF0000000000000;
	selp.b32	%r1810, 2146435072, 0, %p746;
	xor.b32  	%r1811, %r1810, 2146435072;
	setp.lt.s32	%p747, %r399, 0;
	selp.b32	%r1812, %r1811, %r1810, %p747;
	selp.b32	%r1813, 1072693248, %r1812, %p745;
	mov.u32 	%r1814, 0;
	mov.b64 	%fd2296, {%r1814, %r1813};
	bra.uni 	BB35_665;

BB35_631:
	setp.gt.s32	%p708, %r392, -1;
	@%p708 bra 	BB35_634;

	cvt.rzi.f64.f64	%fd1751, %fd598;
	setp.neu.f64	%p709, %fd1751, %fd598;
	selp.f64	%fd2290, 0dFFF8000000000000, %fd2290, %p709;

BB35_634:
	mov.f64 	%fd605, %fd2290;
	add.f64 	%fd606, %fd598, %fd566;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1754}, %fd606;
	}
	and.b32  	%r1755, %r1754, 2146435072;
	setp.ne.s32	%p712, %r1755, 2146435072;
	mov.f64 	%fd2289, %fd605;
	@%p712 bra 	BB35_641;

	setp.gtu.f64	%p713, %fd599, 0d7FF0000000000000;
	mov.f64 	%fd2289, %fd606;
	@%p713 bra 	BB35_641;

	abs.f64 	%fd607, %fd598;
	setp.gtu.f64	%p714, %fd607, 0d7FF0000000000000;
	mov.f64 	%fd2288, %fd606;
	mov.f64 	%fd2289, %fd2288;
	@%p714 bra 	BB35_641;

	setp.eq.f64	%p715, %fd607, 0d7FF0000000000000;
	@%p715 bra 	BB35_640;
	bra.uni 	BB35_638;

BB35_640:
	setp.eq.f64	%p717, %fd566, 0dBFF0000000000000;
	setp.gt.f64	%p718, %fd599, 0d3FF0000000000000;
	selp.b32	%r1762, 2146435072, 0, %p718;
	xor.b32  	%r1763, %r1762, 2146435072;
	setp.lt.s32	%p719, %r391, 0;
	selp.b32	%r1764, %r1763, %r1762, %p719;
	selp.b32	%r1765, 1072693248, %r1764, %p717;
	mov.u32 	%r1766, 0;
	mov.b64 	%fd2289, {%r1766, %r1765};
	bra.uni 	BB35_641;

BB35_662:
	setp.neu.f64	%p744, %fd619, 0d7FF0000000000000;
	mov.f64 	%fd2296, %fd625;
	@%p744 bra 	BB35_665;

	shr.s32 	%r1804, %r399, 31;
	and.b32  	%r1805, %r1804, -2146435072;
	add.s32 	%r1806, %r1805, 2146435072;
	or.b32  	%r1807, %r1806, -2147483648;
	selp.b32	%r1808, %r1807, %r1806, %p23;
	mov.u32 	%r1809, 0;
	mov.b64 	%fd2296, {%r1809, %r1808};

BB35_665:
	setp.eq.f64	%p748, %fd618, 0d0000000000000000;
	setp.eq.f64	%p749, %fd566, 0d3FF0000000000000;
	or.pred  	%p750, %p749, %p748;
	selp.f64	%fd2299, 0d3FF0000000000000, %fd2296, %p750;
	bra.uni 	BB35_667;

BB35_638:
	setp.neu.f64	%p716, %fd599, 0d7FF0000000000000;
	mov.f64 	%fd2289, %fd605;
	@%p716 bra 	BB35_641;

	shr.s32 	%r1756, %r391, 31;
	and.b32  	%r1757, %r1756, -2146435072;
	add.s32 	%r1758, %r1757, 2146435072;
	or.b32  	%r1759, %r1758, -2147483648;
	selp.b32	%r1760, %r1759, %r1758, %p22;
	mov.u32 	%r1761, 0;
	mov.b64 	%fd2289, {%r1761, %r1760};

BB35_641:
	setp.eq.f64	%p720, %fd598, 0d0000000000000000;
	setp.eq.f64	%p721, %fd566, 0d3FF0000000000000;
	or.pred  	%p722, %p721, %p720;
	selp.f64	%fd2299, 0d3FF0000000000000, %fd2289, %p722;

BB35_667:
	rcp.rn.f64 	%fd1790, %fd2299;
	mul.f64 	%fd2275, %fd2275, %fd1790;
	fma.rn.f64 	%fd2300, %fd2284, %fd2275, %fd2300;
	mov.u16 	%rs46, 0;
	mov.u32 	%r2323, %r364;
	mov.u32 	%r2339, %r365;
	mov.u32 	%r2355, %r366;
	mov.u32 	%r2371, %r367;

BB35_668:
	mov.u32 	%r2370, %r2371;
	mov.u32 	%r2354, %r2355;
	mov.u32 	%r2338, %r2339;
	mov.u32 	%r2322, %r2323;
	add.s32 	%r2305, %r2305, 1;
	setp.lt.s32	%p751, %r2305, %r544;
	mov.u32 	%r2320, %r2322;
	mov.u32 	%r2336, %r2338;
	mov.u32 	%r2352, %r2354;
	mov.u32 	%r2368, %r2370;
	@%p751 bra 	BB35_591;

BB35_669:
	mov.u32 	%r2369, %r2368;
	mov.u32 	%r2353, %r2352;
	mov.u32 	%r2337, %r2336;
	mov.u32 	%r2321, %r2320;
	sub.f64 	%fd2110, %fd31, %fd2300;
	add.s32 	%r2514, %r2514, 1;
	mov.u32 	%r2166, 1;

BB35_833:
	bra.uni 	BB35_834;

BB35_507:
	setp.ne.s32	%p573, %r2166, 1;
	@%p573 bra 	BB35_834;

	sub.f64 	%fd1550, %fd2379, %fd2381;
	fma.rn.f64 	%fd2379, %fd1550, 0d3FF999999999999A, %fd2379;
	mov.f64 	%fd2274, 0d0000000000000000;
	mov.u32 	%r2252, %r2253;
	mov.u32 	%r2268, %r2269;
	mov.u32 	%r2284, %r2285;
	mov.u32 	%r2300, %r2301;
	@%p66 bra 	BB35_588;

	div.rn.f64 	%fd1553, %fd2379, %fd796;
	add.f64 	%fd491, %fd1553, 0d3FF0000000000000;
	mov.u32 	%r2237, 0;
	mov.u16 	%rs45, 1;
	mov.f64 	%fd2249, 0d3FF0000000000000;
	mov.f64 	%fd2274, 0d0000000000000000;
	mov.u32 	%r2254, %r2253;
	mov.u32 	%r2270, %r2269;
	mov.u32 	%r2286, %r2285;
	mov.u32 	%r2302, %r2301;

BB35_510:
	mov.u32 	%r2290, %r2302;
	mov.u32 	%r311, %r2290;
	mov.u32 	%r2274, %r2286;
	mov.u32 	%r310, %r2274;
	mov.u32 	%r2258, %r2270;
	mov.u32 	%r309, %r2258;
	mov.u32 	%r2242, %r2254;
	mov.u32 	%r308, %r2242;
	mul.wide.s32 	%rd96, %r2237, 56;
	add.s64 	%rd97, %rd1, %rd96;
	add.s64 	%rd32, %rd97, 12;
	ld.u32 	%r1501, [%rd97+12];
	setp.gt.s32	%p575, %r1, %r1501;
	mov.u32 	%r2255, %r308;
	mov.u32 	%r2271, %r309;
	mov.u32 	%r2287, %r310;
	mov.u32 	%r2303, %r311;
	@%p575 bra 	BB35_587;

	ld.v2.u32 	{%r1502, %r1503}, [%rd32+-4];
	mov.u32 	%r316, %r1503;
	mov.u32 	%r315, %r1502;
	ld.v2.u32 	{%r1504, %r1505}, [%rd32+-12];
	mov.u32 	%r314, %r1505;
	mov.u32 	%r313, %r1504;
	ld.f64 	%fd2258, [%rd32+36];
	setp.neu.f64	%p576, %fd2258, 0dBFF0000000000000;
	@%p576 bra 	BB35_537;

	setp.eq.s32	%p577, %r543, 0;
	ld.v2.u32 	{%r1506, %r1507}, [%rd32+12];
	ld.v2.u32 	{%r1508, %r1509}, [%rd32+4];
	ld.v2.u32 	{%r1510, %r1511}, [%rd32+28];
	ld.v2.u32 	{%r1512, %r1513}, [%rd32+20];
	@%p577 bra 	BB35_514;
	bra.uni 	BB35_513;

BB35_514:
	setp.lt.s32	%p578, %r1509, 30;
	setp.eq.s32	%p579, %r1513, 31;
	and.pred  	%p580, %p579, %p578;
	selp.b32	%r1514, 1, %r1513, %p580;
	selp.u32	%r1515, 1, 0, %p580;
	sub.s32 	%r1516, %r1510, %r1506;
	sub.s32 	%r1517, %r1512, %r1508;
	add.s32 	%r1518, %r1517, %r1515;
	mul.lo.s32 	%r1519, %r1518, 30;
	sub.s32 	%r1521, %r947, %r1509;
	mov.u32 	%r1522, 0;
	max.s32 	%r1523, %r1522, %r1521;
	min.s32 	%r1524, %r947, %r1514;
	mad.lo.s32 	%r1525, %r1516, 360, %r1519;
	add.s32 	%r1526, %r1525, %r1523;
	add.s32 	%r1527, %r1526, %r1524;
	add.s32 	%r2238, %r1527, -30;
	bra.uni 	BB35_515;

BB35_513:
	sub.s32 	%r2238, %r1511, %r1507;

BB35_515:
	cvt.rn.f64.s32	%fd1554, %r2238;
	div.rn.f64 	%fd495, %fd1554, 0d4076800000000000;
	setp.eq.s32	%p581, %r540, 0;
	@%p581 bra 	BB35_535;
	bra.uni 	BB35_516;

BB35_535:
	fma.rn.f64 	%fd2257, %fd798, %fd495, 0d3FF0000000000000;
	bra.uni 	BB35_536;

BB35_516:
	setp.eq.s32	%p582, %r540, 1;
	@%p582 bra 	BB35_521;
	bra.uni 	BB35_517;

BB35_521:
	mul.f64 	%fd500, %fd799, %fd495;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd500;
	}
	bfe.u32 	%r1540, %r331, 20, 11;
	add.s32 	%r1541, %r1540, -1012;
	mov.b64 	 %rd98, %fd500;
	shl.b64 	%rd33, %rd98, %r1541;
	setp.eq.s64	%p587, %rd33, -9223372036854775808;
	abs.f64 	%fd501, %fd184;
	// Callseq Start 71
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd501;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd500;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2256, [retval0+0];
	
	//{
	}// Callseq End 71
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r332}, %fd184;
	}
	setp.lt.s32	%p588, %r332, 0;
	and.pred  	%p18, %p588, %p587;
	@!%p18 bra 	BB35_523;
	bra.uni 	BB35_522;

BB35_522:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1542}, %fd2256;
	}
	xor.b32  	%r1543, %r1542, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1544, %temp}, %fd2256;
	}
	mov.b64 	%fd2256, {%r1544, %r1543};

BB35_523:
	mov.f64 	%fd2255, %fd2256;
	setp.eq.f64	%p589, %fd184, 0d0000000000000000;
	@%p589 bra 	BB35_526;
	bra.uni 	BB35_524;

BB35_526:
	selp.b32	%r1545, %r332, 0, %p587;
	or.b32  	%r1546, %r1545, 2146435072;
	setp.lt.s32	%p593, %r331, 0;
	selp.b32	%r1547, %r1546, %r1545, %p593;
	mov.u32 	%r1548, 0;
	mov.b64 	%fd2255, {%r1548, %r1547};
	bra.uni 	BB35_527;

BB35_517:
	mov.f64 	%fd2257, 0d0000000000000000;
	setp.ne.s32	%p583, %r540, 2;
	@%p583 bra 	BB35_536;

	mul.f64 	%fd496, %fd798, %fd495;
	mov.f64 	%fd1556, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1557, %fd496, %fd1556;
	mov.f64 	%fd1558, 0d4338000000000000;
	add.rn.f64 	%fd1559, %fd1557, %fd1558;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r328, %temp}, %fd1559;
	}
	mov.f64 	%fd1560, 0dC338000000000000;
	add.rn.f64 	%fd1561, %fd1559, %fd1560;
	mov.f64 	%fd1562, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1563, %fd1561, %fd1562, %fd496;
	mov.f64 	%fd1564, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1565, %fd1561, %fd1564, %fd1563;
	mov.f64 	%fd1566, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1567, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1568, %fd1567, %fd1565, %fd1566;
	mov.f64 	%fd1569, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1570, %fd1568, %fd1565, %fd1569;
	mov.f64 	%fd1571, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1572, %fd1570, %fd1565, %fd1571;
	mov.f64 	%fd1573, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1574, %fd1572, %fd1565, %fd1573;
	mov.f64 	%fd1575, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1576, %fd1574, %fd1565, %fd1575;
	mov.f64 	%fd1577, 0d3F81111111122322;
	fma.rn.f64 	%fd1578, %fd1576, %fd1565, %fd1577;
	mov.f64 	%fd1579, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1580, %fd1578, %fd1565, %fd1579;
	mov.f64 	%fd1581, 0d3FC5555555555511;
	fma.rn.f64 	%fd1582, %fd1580, %fd1565, %fd1581;
	mov.f64 	%fd1583, 0d3FE000000000000B;
	fma.rn.f64 	%fd1584, %fd1582, %fd1565, %fd1583;
	mov.f64 	%fd1585, 0d3FF0000000000000;
	fma.rn.f64 	%fd1586, %fd1584, %fd1565, %fd1585;
	fma.rn.f64 	%fd1587, %fd1586, %fd1565, %fd1585;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r329, %temp}, %fd1587;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd1587;
	}
	shl.b32 	%r1528, %r328, 20;
	add.s32 	%r1529, %r330, %r1528;
	mov.b64 	%fd2257, {%r329, %r1529};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1530}, %fd496;
	}
	mov.b32 	 %f47, %r1530;
	abs.f32 	%f18, %f47;
	setp.lt.f32	%p584, %f18, 0f4086232B;
	@%p584 bra 	BB35_536;

	setp.lt.f64	%p585, %fd496, 0d0000000000000000;
	add.f64 	%fd1588, %fd496, 0d7FF0000000000000;
	selp.f64	%fd2257, 0d0000000000000000, %fd1588, %p585;
	setp.geu.f32	%p586, %f18, 0f40874800;
	@%p586 bra 	BB35_536;

	shr.u32 	%r1531, %r328, 31;
	add.s32 	%r1532, %r328, %r1531;
	shr.s32 	%r1533, %r1532, 1;
	shl.b32 	%r1534, %r1533, 20;
	add.s32 	%r1535, %r1534, %r330;
	mov.b64 	%fd1589, {%r329, %r1535};
	sub.s32 	%r1536, %r328, %r1533;
	shl.b32 	%r1537, %r1536, 20;
	add.s32 	%r1538, %r1537, 1072693248;
	mov.u32 	%r1539, 0;
	mov.b64 	%fd1590, {%r1539, %r1538};
	mul.f64 	%fd2257, %fd1589, %fd1590;
	bra.uni 	BB35_536;

BB35_524:
	setp.gt.s32	%p590, %r332, -1;
	@%p590 bra 	BB35_527;

	cvt.rzi.f64.f64	%fd1591, %fd500;
	setp.neu.f64	%p591, %fd1591, %fd500;
	selp.f64	%fd2255, 0dFFF8000000000000, %fd2255, %p591;

BB35_527:
	mov.f64 	%fd507, %fd2255;
	add.f64 	%fd508, %fd500, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1549}, %fd508;
	}
	and.b32  	%r1550, %r1549, 2146435072;
	setp.ne.s32	%p594, %r1550, 2146435072;
	mov.f64 	%fd2254, %fd507;
	@%p594 bra 	BB35_534;

	setp.gtu.f64	%p595, %fd501, 0d7FF0000000000000;
	mov.f64 	%fd2254, %fd508;
	@%p595 bra 	BB35_534;

	abs.f64 	%fd509, %fd500;
	setp.gtu.f64	%p596, %fd509, 0d7FF0000000000000;
	mov.f64 	%fd2253, %fd508;
	mov.f64 	%fd2254, %fd2253;
	@%p596 bra 	BB35_534;

	setp.eq.f64	%p597, %fd509, 0d7FF0000000000000;
	@%p597 bra 	BB35_533;
	bra.uni 	BB35_531;

BB35_533:
	setp.eq.f64	%p599, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p600, %fd501, 0d3FF0000000000000;
	selp.b32	%r1557, 2146435072, 0, %p600;
	xor.b32  	%r1558, %r1557, 2146435072;
	setp.lt.s32	%p601, %r331, 0;
	selp.b32	%r1559, %r1558, %r1557, %p601;
	selp.b32	%r1560, 1072693248, %r1559, %p599;
	mov.u32 	%r1561, 0;
	mov.b64 	%fd2254, {%r1561, %r1560};
	bra.uni 	BB35_534;

BB35_531:
	setp.neu.f64	%p598, %fd501, 0d7FF0000000000000;
	mov.f64 	%fd2254, %fd507;
	@%p598 bra 	BB35_534;

	shr.s32 	%r1551, %r331, 31;
	and.b32  	%r1552, %r1551, -2146435072;
	add.s32 	%r1553, %r1552, 2146435072;
	or.b32  	%r1554, %r1553, -2147483648;
	selp.b32	%r1555, %r1554, %r1553, %p18;
	mov.u32 	%r1556, 0;
	mov.b64 	%fd2254, {%r1556, %r1555};

BB35_534:
	setp.eq.f64	%p602, %fd500, 0d0000000000000000;
	setp.eq.f64	%p603, %fd184, 0d3FF0000000000000;
	or.pred  	%p604, %p603, %p602;
	selp.f64	%fd2257, 0d3FF0000000000000, %fd2254, %p604;

BB35_536:
	add.f64 	%fd1592, %fd2257, 0dBFF0000000000000;
	mul.f64 	%fd2258, %fd1592, 0d4059000000000000;

BB35_537:
	and.b16  	%rs30, %rs45, 255;
	setp.eq.s16	%p605, %rs30, 0;
	@%p605 bra 	BB35_562;
	bra.uni 	BB35_538;

BB35_562:
	setp.eq.s32	%p634, %r532, 0;
	@%p634 bra 	BB35_564;
	bra.uni 	BB35_563;

BB35_564:
	setp.lt.s32	%p635, %r309, 30;
	setp.eq.s32	%p636, %r1505, 31;
	and.pred  	%p637, %p636, %p635;
	selp.b32	%r1609, 1, %r1505, %p637;
	selp.u32	%r1610, 1, 0, %p637;
	sub.s32 	%r1611, %r1502, %r310;
	sub.s32 	%r1612, %r1504, %r308;
	add.s32 	%r1613, %r1612, %r1610;
	mul.lo.s32 	%r1614, %r1613, 30;
	sub.s32 	%r1616, %r947, %r309;
	mov.u32 	%r1617, 0;
	max.s32 	%r1618, %r1617, %r1616;
	min.s32 	%r1619, %r947, %r1609;
	mad.lo.s32 	%r1620, %r1611, 360, %r1614;
	add.s32 	%r1621, %r1620, %r1618;
	add.s32 	%r1622, %r1621, %r1619;
	add.s32 	%r2240, %r1622, -30;
	bra.uni 	BB35_565;

BB35_538:
	setp.eq.s32	%p606, %r532, 0;
	@%p606 bra 	BB35_540;
	bra.uni 	BB35_539;

BB35_540:
	setp.lt.s32	%p607, %r535, 30;
	setp.eq.s32	%p608, %r1505, 31;
	and.pred  	%p609, %p608, %p607;
	selp.b32	%r1562, 1, %r1505, %p609;
	selp.u32	%r1563, 1, 0, %p609;
	sub.s32 	%r1564, %r1502, %r536;
	sub.s32 	%r1565, %r1504, %r534;
	add.s32 	%r1566, %r1565, %r1563;
	mul.lo.s32 	%r1567, %r1566, 30;
	min.s32 	%r1569, %r947, %r1562;
	mad.lo.s32 	%r1570, %r1564, 360, %r1567;
	mov.u32 	%r1571, 0;
	max.s32 	%r1572, %r1571, %r125;
	add.s32 	%r1573, %r1570, %r1572;
	add.s32 	%r1574, %r1573, %r1569;
	add.s32 	%r2239, %r1574, -30;
	bra.uni 	BB35_541;

BB35_563:
	sub.s32 	%r2240, %r1503, %r311;

BB35_565:
	cvt.rn.f64.s32	%fd1631, %r2240;
	div.rn.f64 	%fd538, %fd1631, 0d4076800000000000;
	setp.eq.s32	%p638, %r533, 0;
	@%p638 bra 	BB35_585;
	bra.uni 	BB35_566;

BB35_585:
	fma.rn.f64 	%fd2273, %fd2379, %fd538, 0d3FF0000000000000;
	bra.uni 	BB35_586;

BB35_539:
	sub.s32 	%r2239, %r1503, %r1;

BB35_541:
	cvt.rn.f64.s32	%fd1593, %r2239;
	div.rn.f64 	%fd518, %fd1593, 0d4076800000000000;
	setp.eq.s32	%p610, %r533, 0;
	@%p610 bra 	BB35_561;
	bra.uni 	BB35_542;

BB35_561:
	fma.rn.f64 	%fd2273, %fd2379, %fd518, 0d3FF0000000000000;
	bra.uni 	BB35_586;

BB35_566:
	setp.eq.s32	%p639, %r533, 1;
	@%p639 bra 	BB35_571;
	bra.uni 	BB35_567;

BB35_571:
	mul.f64 	%fd543, %fd538, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r348}, %fd543;
	}
	bfe.u32 	%r1635, %r348, 20, 11;
	add.s32 	%r1636, %r1635, -1012;
	mov.b64 	 %rd100, %fd543;
	shl.b64 	%rd35, %rd100, %r1636;
	setp.eq.s64	%p644, %rd35, -9223372036854775808;
	abs.f64 	%fd544, %fd491;
	// Callseq Start 73
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd544;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd543;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2272, [retval0+0];
	
	//{
	}// Callseq End 73
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r349}, %fd491;
	}
	setp.lt.s32	%p645, %r349, 0;
	and.pred  	%p20, %p645, %p644;
	@!%p20 bra 	BB35_573;
	bra.uni 	BB35_572;

BB35_572:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1637}, %fd2272;
	}
	xor.b32  	%r1638, %r1637, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1639, %temp}, %fd2272;
	}
	mov.b64 	%fd2272, {%r1639, %r1638};

BB35_573:
	mov.f64 	%fd2271, %fd2272;
	setp.eq.f64	%p646, %fd491, 0d0000000000000000;
	@%p646 bra 	BB35_576;
	bra.uni 	BB35_574;

BB35_576:
	selp.b32	%r1640, %r349, 0, %p644;
	or.b32  	%r1641, %r1640, 2146435072;
	setp.lt.s32	%p650, %r348, 0;
	selp.b32	%r1642, %r1641, %r1640, %p650;
	mov.u32 	%r1643, 0;
	mov.b64 	%fd2271, {%r1643, %r1642};
	bra.uni 	BB35_577;

BB35_542:
	setp.eq.s32	%p611, %r533, 1;
	@%p611 bra 	BB35_547;
	bra.uni 	BB35_543;

BB35_547:
	mul.f64 	%fd523, %fd518, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r340}, %fd523;
	}
	bfe.u32 	%r1587, %r340, 20, 11;
	add.s32 	%r1588, %r1587, -1012;
	mov.b64 	 %rd99, %fd523;
	shl.b64 	%rd34, %rd99, %r1588;
	setp.eq.s64	%p616, %rd34, -9223372036854775808;
	abs.f64 	%fd524, %fd491;
	// Callseq Start 72
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd524;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd523;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2265, [retval0+0];
	
	//{
	}// Callseq End 72
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r341}, %fd491;
	}
	setp.lt.s32	%p617, %r341, 0;
	and.pred  	%p19, %p617, %p616;
	@!%p19 bra 	BB35_549;
	bra.uni 	BB35_548;

BB35_548:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1589}, %fd2265;
	}
	xor.b32  	%r1590, %r1589, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1591, %temp}, %fd2265;
	}
	mov.b64 	%fd2265, {%r1591, %r1590};

BB35_549:
	mov.f64 	%fd2264, %fd2265;
	setp.eq.f64	%p618, %fd491, 0d0000000000000000;
	@%p618 bra 	BB35_552;
	bra.uni 	BB35_550;

BB35_552:
	selp.b32	%r1592, %r341, 0, %p616;
	or.b32  	%r1593, %r1592, 2146435072;
	setp.lt.s32	%p622, %r340, 0;
	selp.b32	%r1594, %r1593, %r1592, %p622;
	mov.u32 	%r1595, 0;
	mov.b64 	%fd2264, {%r1595, %r1594};
	bra.uni 	BB35_553;

BB35_567:
	mov.f64 	%fd2273, 0d0000000000000000;
	setp.ne.s32	%p640, %r533, 2;
	@%p640 bra 	BB35_586;

	mul.f64 	%fd539, %fd2379, %fd538;
	mov.f64 	%fd1633, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1634, %fd539, %fd1633;
	mov.f64 	%fd1635, 0d4338000000000000;
	add.rn.f64 	%fd1636, %fd1634, %fd1635;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r345, %temp}, %fd1636;
	}
	mov.f64 	%fd1637, 0dC338000000000000;
	add.rn.f64 	%fd1638, %fd1636, %fd1637;
	mov.f64 	%fd1639, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1640, %fd1638, %fd1639, %fd539;
	mov.f64 	%fd1641, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1642, %fd1638, %fd1641, %fd1640;
	mov.f64 	%fd1643, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1644, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1645, %fd1644, %fd1642, %fd1643;
	mov.f64 	%fd1646, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1647, %fd1645, %fd1642, %fd1646;
	mov.f64 	%fd1648, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1649, %fd1647, %fd1642, %fd1648;
	mov.f64 	%fd1650, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1651, %fd1649, %fd1642, %fd1650;
	mov.f64 	%fd1652, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1653, %fd1651, %fd1642, %fd1652;
	mov.f64 	%fd1654, 0d3F81111111122322;
	fma.rn.f64 	%fd1655, %fd1653, %fd1642, %fd1654;
	mov.f64 	%fd1656, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1657, %fd1655, %fd1642, %fd1656;
	mov.f64 	%fd1658, 0d3FC5555555555511;
	fma.rn.f64 	%fd1659, %fd1657, %fd1642, %fd1658;
	mov.f64 	%fd1660, 0d3FE000000000000B;
	fma.rn.f64 	%fd1661, %fd1659, %fd1642, %fd1660;
	mov.f64 	%fd1662, 0d3FF0000000000000;
	fma.rn.f64 	%fd1663, %fd1661, %fd1642, %fd1662;
	fma.rn.f64 	%fd1664, %fd1663, %fd1642, %fd1662;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r346, %temp}, %fd1664;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r347}, %fd1664;
	}
	shl.b32 	%r1623, %r345, 20;
	add.s32 	%r1624, %r347, %r1623;
	mov.b64 	%fd2273, {%r346, %r1624};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1625}, %fd539;
	}
	mov.b32 	 %f49, %r1625;
	abs.f32 	%f20, %f49;
	setp.lt.f32	%p641, %f20, 0f4086232B;
	@%p641 bra 	BB35_586;

	setp.lt.f64	%p642, %fd539, 0d0000000000000000;
	add.f64 	%fd1665, %fd539, 0d7FF0000000000000;
	selp.f64	%fd2273, 0d0000000000000000, %fd1665, %p642;
	setp.geu.f32	%p643, %f20, 0f40874800;
	@%p643 bra 	BB35_586;

	shr.u32 	%r1626, %r345, 31;
	add.s32 	%r1627, %r345, %r1626;
	shr.s32 	%r1628, %r1627, 1;
	shl.b32 	%r1629, %r1628, 20;
	add.s32 	%r1630, %r1629, %r347;
	mov.b64 	%fd1666, {%r346, %r1630};
	sub.s32 	%r1631, %r345, %r1628;
	shl.b32 	%r1632, %r1631, 20;
	add.s32 	%r1633, %r1632, 1072693248;
	mov.u32 	%r1634, 0;
	mov.b64 	%fd1667, {%r1634, %r1633};
	mul.f64 	%fd2273, %fd1666, %fd1667;
	bra.uni 	BB35_586;

BB35_543:
	mov.f64 	%fd2273, 0d0000000000000000;
	setp.ne.s32	%p612, %r533, 2;
	@%p612 bra 	BB35_586;

	mul.f64 	%fd519, %fd2379, %fd518;
	mov.f64 	%fd1595, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1596, %fd519, %fd1595;
	mov.f64 	%fd1597, 0d4338000000000000;
	add.rn.f64 	%fd1598, %fd1596, %fd1597;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r337, %temp}, %fd1598;
	}
	mov.f64 	%fd1599, 0dC338000000000000;
	add.rn.f64 	%fd1600, %fd1598, %fd1599;
	mov.f64 	%fd1601, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1602, %fd1600, %fd1601, %fd519;
	mov.f64 	%fd1603, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1604, %fd1600, %fd1603, %fd1602;
	mov.f64 	%fd1605, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1606, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1607, %fd1606, %fd1604, %fd1605;
	mov.f64 	%fd1608, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1609, %fd1607, %fd1604, %fd1608;
	mov.f64 	%fd1610, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1611, %fd1609, %fd1604, %fd1610;
	mov.f64 	%fd1612, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1613, %fd1611, %fd1604, %fd1612;
	mov.f64 	%fd1614, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1615, %fd1613, %fd1604, %fd1614;
	mov.f64 	%fd1616, 0d3F81111111122322;
	fma.rn.f64 	%fd1617, %fd1615, %fd1604, %fd1616;
	mov.f64 	%fd1618, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1619, %fd1617, %fd1604, %fd1618;
	mov.f64 	%fd1620, 0d3FC5555555555511;
	fma.rn.f64 	%fd1621, %fd1619, %fd1604, %fd1620;
	mov.f64 	%fd1622, 0d3FE000000000000B;
	fma.rn.f64 	%fd1623, %fd1621, %fd1604, %fd1622;
	mov.f64 	%fd1624, 0d3FF0000000000000;
	fma.rn.f64 	%fd1625, %fd1623, %fd1604, %fd1624;
	fma.rn.f64 	%fd1626, %fd1625, %fd1604, %fd1624;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r338, %temp}, %fd1626;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r339}, %fd1626;
	}
	shl.b32 	%r1575, %r337, 20;
	add.s32 	%r1576, %r339, %r1575;
	mov.b64 	%fd2273, {%r338, %r1576};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1577}, %fd519;
	}
	mov.b32 	 %f48, %r1577;
	abs.f32 	%f19, %f48;
	setp.lt.f32	%p613, %f19, 0f4086232B;
	@%p613 bra 	BB35_586;

	setp.lt.f64	%p614, %fd519, 0d0000000000000000;
	add.f64 	%fd1627, %fd519, 0d7FF0000000000000;
	selp.f64	%fd2273, 0d0000000000000000, %fd1627, %p614;
	setp.geu.f32	%p615, %f19, 0f40874800;
	@%p615 bra 	BB35_586;

	shr.u32 	%r1578, %r337, 31;
	add.s32 	%r1579, %r337, %r1578;
	shr.s32 	%r1580, %r1579, 1;
	shl.b32 	%r1581, %r1580, 20;
	add.s32 	%r1582, %r1581, %r339;
	mov.b64 	%fd1628, {%r338, %r1582};
	sub.s32 	%r1583, %r337, %r1580;
	shl.b32 	%r1584, %r1583, 20;
	add.s32 	%r1585, %r1584, 1072693248;
	mov.u32 	%r1586, 0;
	mov.b64 	%fd1629, {%r1586, %r1585};
	mul.f64 	%fd2273, %fd1628, %fd1629;
	bra.uni 	BB35_586;

BB35_574:
	setp.gt.s32	%p647, %r349, -1;
	@%p647 bra 	BB35_577;

	cvt.rzi.f64.f64	%fd1668, %fd543;
	setp.neu.f64	%p648, %fd1668, %fd543;
	selp.f64	%fd2271, 0dFFF8000000000000, %fd2271, %p648;

BB35_577:
	mov.f64 	%fd550, %fd2271;
	add.f64 	%fd551, %fd543, %fd491;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1644}, %fd551;
	}
	and.b32  	%r1645, %r1644, 2146435072;
	setp.ne.s32	%p651, %r1645, 2146435072;
	mov.f64 	%fd2270, %fd550;
	@%p651 bra 	BB35_584;

	setp.gtu.f64	%p652, %fd544, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd551;
	@%p652 bra 	BB35_584;

	abs.f64 	%fd552, %fd543;
	setp.gtu.f64	%p653, %fd552, 0d7FF0000000000000;
	mov.f64 	%fd2269, %fd551;
	mov.f64 	%fd2270, %fd2269;
	@%p653 bra 	BB35_584;

	setp.eq.f64	%p654, %fd552, 0d7FF0000000000000;
	@%p654 bra 	BB35_583;
	bra.uni 	BB35_581;

BB35_583:
	setp.eq.f64	%p656, %fd491, 0dBFF0000000000000;
	setp.gt.f64	%p657, %fd544, 0d3FF0000000000000;
	selp.b32	%r1652, 2146435072, 0, %p657;
	xor.b32  	%r1653, %r1652, 2146435072;
	setp.lt.s32	%p658, %r348, 0;
	selp.b32	%r1654, %r1653, %r1652, %p658;
	selp.b32	%r1655, 1072693248, %r1654, %p656;
	mov.u32 	%r1656, 0;
	mov.b64 	%fd2270, {%r1656, %r1655};
	bra.uni 	BB35_584;

BB35_550:
	setp.gt.s32	%p619, %r341, -1;
	@%p619 bra 	BB35_553;

	cvt.rzi.f64.f64	%fd1630, %fd523;
	setp.neu.f64	%p620, %fd1630, %fd523;
	selp.f64	%fd2264, 0dFFF8000000000000, %fd2264, %p620;

BB35_553:
	mov.f64 	%fd530, %fd2264;
	add.f64 	%fd531, %fd523, %fd491;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1596}, %fd531;
	}
	and.b32  	%r1597, %r1596, 2146435072;
	setp.ne.s32	%p623, %r1597, 2146435072;
	mov.f64 	%fd2263, %fd530;
	@%p623 bra 	BB35_560;

	setp.gtu.f64	%p624, %fd524, 0d7FF0000000000000;
	mov.f64 	%fd2263, %fd531;
	@%p624 bra 	BB35_560;

	abs.f64 	%fd532, %fd523;
	setp.gtu.f64	%p625, %fd532, 0d7FF0000000000000;
	mov.f64 	%fd2262, %fd531;
	mov.f64 	%fd2263, %fd2262;
	@%p625 bra 	BB35_560;

	setp.eq.f64	%p626, %fd532, 0d7FF0000000000000;
	@%p626 bra 	BB35_559;
	bra.uni 	BB35_557;

BB35_559:
	setp.eq.f64	%p628, %fd491, 0dBFF0000000000000;
	setp.gt.f64	%p629, %fd524, 0d3FF0000000000000;
	selp.b32	%r1604, 2146435072, 0, %p629;
	xor.b32  	%r1605, %r1604, 2146435072;
	setp.lt.s32	%p630, %r340, 0;
	selp.b32	%r1606, %r1605, %r1604, %p630;
	selp.b32	%r1607, 1072693248, %r1606, %p628;
	mov.u32 	%r1608, 0;
	mov.b64 	%fd2263, {%r1608, %r1607};
	bra.uni 	BB35_560;

BB35_581:
	setp.neu.f64	%p655, %fd544, 0d7FF0000000000000;
	mov.f64 	%fd2270, %fd550;
	@%p655 bra 	BB35_584;

	shr.s32 	%r1646, %r348, 31;
	and.b32  	%r1647, %r1646, -2146435072;
	add.s32 	%r1648, %r1647, 2146435072;
	or.b32  	%r1649, %r1648, -2147483648;
	selp.b32	%r1650, %r1649, %r1648, %p20;
	mov.u32 	%r1651, 0;
	mov.b64 	%fd2270, {%r1651, %r1650};

BB35_584:
	setp.eq.f64	%p659, %fd543, 0d0000000000000000;
	setp.eq.f64	%p660, %fd491, 0d3FF0000000000000;
	or.pred  	%p661, %p660, %p659;
	selp.f64	%fd2273, 0d3FF0000000000000, %fd2270, %p661;
	bra.uni 	BB35_586;

BB35_557:
	setp.neu.f64	%p627, %fd524, 0d7FF0000000000000;
	mov.f64 	%fd2263, %fd530;
	@%p627 bra 	BB35_560;

	shr.s32 	%r1598, %r340, 31;
	and.b32  	%r1599, %r1598, -2146435072;
	add.s32 	%r1600, %r1599, 2146435072;
	or.b32  	%r1601, %r1600, -2147483648;
	selp.b32	%r1602, %r1601, %r1600, %p19;
	mov.u32 	%r1603, 0;
	mov.b64 	%fd2263, {%r1603, %r1602};

BB35_560:
	setp.eq.f64	%p631, %fd523, 0d0000000000000000;
	setp.eq.f64	%p632, %fd491, 0d3FF0000000000000;
	or.pred  	%p633, %p632, %p631;
	selp.f64	%fd2273, 0d3FF0000000000000, %fd2263, %p633;

BB35_586:
	rcp.rn.f64 	%fd1669, %fd2273;
	mul.f64 	%fd2249, %fd2249, %fd1669;
	fma.rn.f64 	%fd2274, %fd2258, %fd2249, %fd2274;
	mov.u16 	%rs45, 0;
	mov.u32 	%r2255, %r313;
	mov.u32 	%r2271, %r314;
	mov.u32 	%r2287, %r315;
	mov.u32 	%r2303, %r316;

BB35_587:
	mov.u32 	%r2302, %r2303;
	mov.u32 	%r2286, %r2287;
	mov.u32 	%r2270, %r2271;
	mov.u32 	%r2254, %r2255;
	add.s32 	%r2237, %r2237, 1;
	setp.lt.s32	%p662, %r2237, %r544;
	mov.u32 	%r2252, %r2254;
	mov.u32 	%r2268, %r2270;
	mov.u32 	%r2284, %r2286;
	mov.u32 	%r2300, %r2302;
	@%p662 bra 	BB35_510;

BB35_588:
	mov.u32 	%r2301, %r2300;
	mov.u32 	%r2285, %r2284;
	mov.u32 	%r2269, %r2268;
	mov.u32 	%r2253, %r2252;
	sub.f64 	%fd2109, %fd31, %fd2274;
	mov.u32 	%r2166, -1;

BB35_751:

BB35_834:
	mov.f64 	%fd2380, %fd2381;
	mov.f64 	%fd2378, %fd2379;
	mov.u32 	%r2508, %r2505;
	mov.u32 	%r2492, %r2489;
	mov.u32 	%r2476, %r2473;
	mov.u32 	%r2460, %r2457;
	mov.u32 	%r2440, %r2437;
	mov.u32 	%r2424, %r2421;
	mov.u32 	%r2408, %r2405;
	mov.u32 	%r2392, %r2389;
	mov.u32 	%r2372, %r2369;
	mov.u32 	%r2356, %r2353;
	mov.u32 	%r2340, %r2337;
	mov.u32 	%r2324, %r2321;
	mov.u32 	%r2304, %r2301;
	mov.u32 	%r2288, %r2285;
	mov.u32 	%r2272, %r2269;
	mov.u32 	%r2256, %r2253;
	add.s32 	%r2516, %r2514, 1;
	setp.lt.s32	%p930, %r2514, %r538;
	mov.f64 	%fd2372, %fd972;
	@%p930 bra 	BB35_197;
	bra.uni 	BB35_835;

BB35_198:
	mul.f64 	%fd1101, %fd189, 0d3C88361B40000000;
	setp.gtu.f64	%p248, %fd189, %fd1101;
	@%p248 bra 	BB35_200;

	mov.f64 	%fd1102, 0d0000000000000000;
	abs.f64 	%fd1103, %fd1102;
	mul.f64 	%fd1104, %fd1103, 0d3C88361B40000000;
	setp.le.f64	%p249, %fd189, %fd1104;
	mov.f64 	%fd2372, %fd2381;
	@%p249 bra 	BB35_835;

BB35_200:
	abs.f64 	%fd190, %fd2109;
	mul.f64 	%fd1105, %fd190, 0d3C88361B40000000;
	setp.gtu.f64	%p250, %fd190, %fd1105;
	@%p250 bra 	BB35_202;

	mov.f64 	%fd1106, 0d0000000000000000;
	abs.f64 	%fd1107, %fd1106;
	mul.f64 	%fd1108, %fd1107, 0d3C88361B40000000;
	setp.le.f64	%p251, %fd190, %fd1108;
	mov.f64 	%fd2372, %fd2379;
	@%p251 bra 	BB35_835;

BB35_202:
	add.f64 	%fd1110, %fd2381, %fd2379;
	mul.f64 	%fd2372, %fd1110, 0d3FE0000000000000;
	setp.lt.f64	%p252, %fd2110, 0d0000000000000000;
	selp.f64	%fd2155, %fd2379, %fd2381, %p252;
	selp.f64	%fd2154, %fd2381, %fd2379, %p252;
	sub.f64 	%fd2159, %fd2379, %fd2381;
	mov.f64 	%fd1109, 0d0000000000000000;
	mov.f64 	%fd2196, %fd1109;
	@%p66 bra 	BB35_282;

	div.rn.f64 	%fd1113, %fd2372, %fd796;
	add.f64 	%fd195, %fd1113, 0d3FF0000000000000;
	mov.f64 	%fd2197, 0d0000000000000000;
	mov.f64 	%fd2111, 0d3FF0000000000000;
	mov.u16 	%rs43, 1;
	mov.u32 	%r2167, 0;

BB35_204:
	mov.f64 	%fd2181, %fd2197;
	mov.f64 	%fd2198, %fd2181;
	mov.u32 	%r2180, %r2182;
	mov.u32 	%r148, %r2180;
	mov.u32 	%r2176, %r2178;
	mov.u32 	%r147, %r2176;
	mov.u32 	%r2172, %r2174;
	mov.u32 	%r146, %r2172;
	mov.u32 	%r2168, %r2170;
	mov.u32 	%r145, %r2168;
	mul.wide.s32 	%rd78, %r2167, 56;
	add.s64 	%rd79, %rd1, %rd78;
	add.s64 	%rd14, %rd79, 12;
	ld.u32 	%r961, [%rd79+12];
	setp.gt.s32	%p254, %r1, %r961;
	mov.u32 	%r2171, %r145;
	mov.u32 	%r2175, %r146;
	mov.u32 	%r2179, %r147;
	mov.u32 	%r2183, %r148;
	@%p254 bra 	BB35_281;

	ld.v2.u32 	{%r962, %r963}, [%rd14+-4];
	mov.u32 	%r152, %r963;
	mov.u32 	%r151, %r962;
	ld.v2.u32 	{%r964, %r965}, [%rd14+-12];
	mov.u32 	%r150, %r965;
	mov.u32 	%r149, %r964;
	ld.f64 	%fd2120, [%rd14+36];
	setp.neu.f64	%p255, %fd2120, 0dBFF0000000000000;
	@%p255 bra 	BB35_231;

	setp.eq.s32	%p256, %r543, 0;
	ld.v2.u32 	{%r966, %r967}, [%rd14+12];
	ld.v2.u32 	{%r968, %r969}, [%rd14+4];
	ld.v2.u32 	{%r970, %r971}, [%rd14+28];
	ld.v2.u32 	{%r972, %r973}, [%rd14+20];
	@%p256 bra 	BB35_208;
	bra.uni 	BB35_207;

BB35_208:
	setp.lt.s32	%p257, %r969, 30;
	setp.eq.s32	%p258, %r973, 31;
	and.pred  	%p259, %p258, %p257;
	selp.b32	%r974, 1, %r973, %p259;
	selp.u32	%r975, 1, 0, %p259;
	sub.s32 	%r976, %r970, %r966;
	sub.s32 	%r977, %r972, %r968;
	add.s32 	%r978, %r977, %r975;
	mul.lo.s32 	%r979, %r978, 30;
	sub.s32 	%r981, %r947, %r969;
	mov.u32 	%r982, 0;
	max.s32 	%r983, %r982, %r981;
	min.s32 	%r984, %r947, %r974;
	mad.lo.s32 	%r985, %r976, 360, %r979;
	add.s32 	%r986, %r985, %r983;
	add.s32 	%r987, %r986, %r984;
	add.s32 	%r2184, %r987, -30;
	bra.uni 	BB35_209;

BB35_207:
	sub.s32 	%r2184, %r971, %r967;

BB35_209:
	cvt.rn.f64.s32	%fd1114, %r2184;
	div.rn.f64 	%fd199, %fd1114, 0d4076800000000000;
	setp.eq.s32	%p260, %r540, 0;
	@%p260 bra 	BB35_229;
	bra.uni 	BB35_210;

BB35_229:
	fma.rn.f64 	%fd2119, %fd798, %fd199, 0d3FF0000000000000;
	bra.uni 	BB35_230;

BB35_210:
	setp.eq.s32	%p261, %r540, 1;
	@%p261 bra 	BB35_215;
	bra.uni 	BB35_211;

BB35_215:
	mul.f64 	%fd204, %fd799, %fd199;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd204;
	}
	bfe.u32 	%r1000, %r167, 20, 11;
	add.s32 	%r1001, %r1000, -1012;
	mov.b64 	 %rd80, %fd204;
	shl.b64 	%rd15, %rd80, %r1001;
	setp.eq.s64	%p266, %rd15, -9223372036854775808;
	abs.f64 	%fd205, %fd184;
	// Callseq Start 61
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd205;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd204;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2118, [retval0+0];
	
	//{
	}// Callseq End 61
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd184;
	}
	setp.lt.s32	%p267, %r168, 0;
	and.pred  	%p8, %p267, %p266;
	@!%p8 bra 	BB35_217;
	bra.uni 	BB35_216;

BB35_216:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1002}, %fd2118;
	}
	xor.b32  	%r1003, %r1002, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1004, %temp}, %fd2118;
	}
	mov.b64 	%fd2118, {%r1004, %r1003};

BB35_217:
	mov.f64 	%fd2117, %fd2118;
	setp.eq.f64	%p268, %fd184, 0d0000000000000000;
	@%p268 bra 	BB35_220;
	bra.uni 	BB35_218;

BB35_220:
	selp.b32	%r1005, %r168, 0, %p266;
	or.b32  	%r1006, %r1005, 2146435072;
	setp.lt.s32	%p272, %r167, 0;
	selp.b32	%r1007, %r1006, %r1005, %p272;
	mov.u32 	%r1008, 0;
	mov.b64 	%fd2117, {%r1008, %r1007};
	bra.uni 	BB35_221;

BB35_211:
	mov.f64 	%fd2119, 0d0000000000000000;
	setp.ne.s32	%p262, %r540, 2;
	@%p262 bra 	BB35_230;

	mul.f64 	%fd200, %fd798, %fd199;
	mov.f64 	%fd1116, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1117, %fd200, %fd1116;
	mov.f64 	%fd1118, 0d4338000000000000;
	add.rn.f64 	%fd1119, %fd1117, %fd1118;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r164, %temp}, %fd1119;
	}
	mov.f64 	%fd1120, 0dC338000000000000;
	add.rn.f64 	%fd1121, %fd1119, %fd1120;
	mov.f64 	%fd1122, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1123, %fd1121, %fd1122, %fd200;
	mov.f64 	%fd1124, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1125, %fd1121, %fd1124, %fd1123;
	mov.f64 	%fd1126, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1127, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1128, %fd1127, %fd1125, %fd1126;
	mov.f64 	%fd1129, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1130, %fd1128, %fd1125, %fd1129;
	mov.f64 	%fd1131, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1132, %fd1130, %fd1125, %fd1131;
	mov.f64 	%fd1133, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1134, %fd1132, %fd1125, %fd1133;
	mov.f64 	%fd1135, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1136, %fd1134, %fd1125, %fd1135;
	mov.f64 	%fd1137, 0d3F81111111122322;
	fma.rn.f64 	%fd1138, %fd1136, %fd1125, %fd1137;
	mov.f64 	%fd1139, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1140, %fd1138, %fd1125, %fd1139;
	mov.f64 	%fd1141, 0d3FC5555555555511;
	fma.rn.f64 	%fd1142, %fd1140, %fd1125, %fd1141;
	mov.f64 	%fd1143, 0d3FE000000000000B;
	fma.rn.f64 	%fd1144, %fd1142, %fd1125, %fd1143;
	mov.f64 	%fd1145, 0d3FF0000000000000;
	fma.rn.f64 	%fd1146, %fd1144, %fd1125, %fd1145;
	fma.rn.f64 	%fd1147, %fd1146, %fd1125, %fd1145;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r165, %temp}, %fd1147;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd1147;
	}
	shl.b32 	%r988, %r164, 20;
	add.s32 	%r989, %r166, %r988;
	mov.b64 	%fd2119, {%r165, %r989};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r990}, %fd200;
	}
	mov.b32 	 %f37, %r990;
	abs.f32 	%f8, %f37;
	setp.lt.f32	%p263, %f8, 0f4086232B;
	@%p263 bra 	BB35_230;

	setp.lt.f64	%p264, %fd200, 0d0000000000000000;
	add.f64 	%fd1148, %fd200, 0d7FF0000000000000;
	selp.f64	%fd2119, 0d0000000000000000, %fd1148, %p264;
	setp.geu.f32	%p265, %f8, 0f40874800;
	@%p265 bra 	BB35_230;

	shr.u32 	%r991, %r164, 31;
	add.s32 	%r992, %r164, %r991;
	shr.s32 	%r993, %r992, 1;
	shl.b32 	%r994, %r993, 20;
	add.s32 	%r995, %r994, %r166;
	mov.b64 	%fd1149, {%r165, %r995};
	sub.s32 	%r996, %r164, %r993;
	shl.b32 	%r997, %r996, 20;
	add.s32 	%r998, %r997, 1072693248;
	mov.u32 	%r999, 0;
	mov.b64 	%fd1150, {%r999, %r998};
	mul.f64 	%fd2119, %fd1149, %fd1150;
	bra.uni 	BB35_230;

BB35_218:
	setp.gt.s32	%p269, %r168, -1;
	@%p269 bra 	BB35_221;

	cvt.rzi.f64.f64	%fd1151, %fd204;
	setp.neu.f64	%p270, %fd1151, %fd204;
	selp.f64	%fd2117, 0dFFF8000000000000, %fd2117, %p270;

BB35_221:
	mov.f64 	%fd211, %fd2117;
	add.f64 	%fd212, %fd204, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1009}, %fd212;
	}
	and.b32  	%r1010, %r1009, 2146435072;
	setp.ne.s32	%p273, %r1010, 2146435072;
	mov.f64 	%fd2116, %fd211;
	@%p273 bra 	BB35_228;

	setp.gtu.f64	%p274, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2116, %fd212;
	@%p274 bra 	BB35_228;

	abs.f64 	%fd213, %fd204;
	setp.gtu.f64	%p275, %fd213, 0d7FF0000000000000;
	mov.f64 	%fd2115, %fd212;
	mov.f64 	%fd2116, %fd2115;
	@%p275 bra 	BB35_228;

	setp.eq.f64	%p276, %fd213, 0d7FF0000000000000;
	@%p276 bra 	BB35_227;
	bra.uni 	BB35_225;

BB35_227:
	setp.eq.f64	%p278, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p279, %fd205, 0d3FF0000000000000;
	selp.b32	%r1017, 2146435072, 0, %p279;
	xor.b32  	%r1018, %r1017, 2146435072;
	setp.lt.s32	%p280, %r167, 0;
	selp.b32	%r1019, %r1018, %r1017, %p280;
	selp.b32	%r1020, 1072693248, %r1019, %p278;
	mov.u32 	%r1021, 0;
	mov.b64 	%fd2116, {%r1021, %r1020};
	bra.uni 	BB35_228;

BB35_225:
	setp.neu.f64	%p277, %fd205, 0d7FF0000000000000;
	mov.f64 	%fd2116, %fd211;
	@%p277 bra 	BB35_228;

	shr.s32 	%r1011, %r167, 31;
	and.b32  	%r1012, %r1011, -2146435072;
	add.s32 	%r1013, %r1012, 2146435072;
	or.b32  	%r1014, %r1013, -2147483648;
	selp.b32	%r1015, %r1014, %r1013, %p8;
	mov.u32 	%r1016, 0;
	mov.b64 	%fd2116, {%r1016, %r1015};

BB35_228:
	setp.eq.f64	%p281, %fd204, 0d0000000000000000;
	setp.eq.f64	%p282, %fd184, 0d3FF0000000000000;
	or.pred  	%p283, %p282, %p281;
	selp.f64	%fd2119, 0d3FF0000000000000, %fd2116, %p283;

BB35_230:
	add.f64 	%fd1152, %fd2119, 0dBFF0000000000000;
	mul.f64 	%fd2120, %fd1152, 0d4059000000000000;

BB35_231:
	and.b16  	%rs24, %rs43, 255;
	setp.eq.s16	%p284, %rs24, 0;
	@%p284 bra 	BB35_256;
	bra.uni 	BB35_232;

BB35_256:
	setp.eq.s32	%p313, %r532, 0;
	@%p313 bra 	BB35_258;
	bra.uni 	BB35_257;

BB35_258:
	setp.lt.s32	%p314, %r146, 30;
	setp.eq.s32	%p315, %r965, 31;
	and.pred  	%p316, %p315, %p314;
	selp.b32	%r1069, 1, %r965, %p316;
	selp.u32	%r1070, 1, 0, %p316;
	sub.s32 	%r1071, %r962, %r147;
	sub.s32 	%r1072, %r964, %r145;
	add.s32 	%r1073, %r1072, %r1070;
	mul.lo.s32 	%r1074, %r1073, 30;
	sub.s32 	%r1076, %r947, %r146;
	mov.u32 	%r1077, 0;
	max.s32 	%r1078, %r1077, %r1076;
	min.s32 	%r1079, %r947, %r1069;
	mad.lo.s32 	%r1080, %r1071, 360, %r1074;
	add.s32 	%r1081, %r1080, %r1078;
	add.s32 	%r1082, %r1081, %r1079;
	add.s32 	%r2186, %r1082, -30;
	bra.uni 	BB35_259;

BB35_232:
	setp.eq.s32	%p285, %r532, 0;
	@%p285 bra 	BB35_234;
	bra.uni 	BB35_233;

BB35_234:
	setp.lt.s32	%p286, %r535, 30;
	setp.eq.s32	%p287, %r965, 31;
	and.pred  	%p288, %p287, %p286;
	selp.b32	%r1022, 1, %r965, %p288;
	selp.u32	%r1023, 1, 0, %p288;
	sub.s32 	%r1024, %r962, %r536;
	sub.s32 	%r1025, %r964, %r534;
	add.s32 	%r1026, %r1025, %r1023;
	mul.lo.s32 	%r1027, %r1026, 30;
	min.s32 	%r1029, %r947, %r1022;
	mad.lo.s32 	%r1030, %r1024, 360, %r1027;
	mov.u32 	%r1031, 0;
	max.s32 	%r1032, %r1031, %r125;
	add.s32 	%r1033, %r1030, %r1032;
	add.s32 	%r1034, %r1033, %r1029;
	add.s32 	%r2185, %r1034, -30;
	bra.uni 	BB35_235;

BB35_257:
	sub.s32 	%r2186, %r963, %r148;

BB35_259:
	cvt.rn.f64.s32	%fd1191, %r2186;
	div.rn.f64 	%fd242, %fd1191, 0d4076800000000000;
	setp.eq.s32	%p317, %r533, 0;
	@%p317 bra 	BB35_279;
	bra.uni 	BB35_260;

BB35_279:
	fma.rn.f64 	%fd2135, %fd2372, %fd242, 0d3FF0000000000000;
	bra.uni 	BB35_280;

BB35_233:
	sub.s32 	%r2185, %r963, %r1;

BB35_235:
	cvt.rn.f64.s32	%fd1153, %r2185;
	div.rn.f64 	%fd222, %fd1153, 0d4076800000000000;
	setp.eq.s32	%p289, %r533, 0;
	@%p289 bra 	BB35_255;
	bra.uni 	BB35_236;

BB35_255:
	fma.rn.f64 	%fd2135, %fd2372, %fd222, 0d3FF0000000000000;
	bra.uni 	BB35_280;

BB35_260:
	setp.eq.s32	%p318, %r533, 1;
	@%p318 bra 	BB35_265;
	bra.uni 	BB35_261;

BB35_265:
	mul.f64 	%fd247, %fd242, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r184}, %fd247;
	}
	bfe.u32 	%r1095, %r184, 20, 11;
	add.s32 	%r1096, %r1095, -1012;
	mov.b64 	 %rd82, %fd247;
	shl.b64 	%rd17, %rd82, %r1096;
	setp.eq.s64	%p323, %rd17, -9223372036854775808;
	abs.f64 	%fd248, %fd195;
	// Callseq Start 63
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd248;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd247;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2134, [retval0+0];
	
	//{
	}// Callseq End 63
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r185}, %fd195;
	}
	setp.lt.s32	%p324, %r185, 0;
	and.pred  	%p10, %p324, %p323;
	@!%p10 bra 	BB35_267;
	bra.uni 	BB35_266;

BB35_266:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1097}, %fd2134;
	}
	xor.b32  	%r1098, %r1097, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1099, %temp}, %fd2134;
	}
	mov.b64 	%fd2134, {%r1099, %r1098};

BB35_267:
	mov.f64 	%fd2133, %fd2134;
	setp.eq.f64	%p325, %fd195, 0d0000000000000000;
	@%p325 bra 	BB35_270;
	bra.uni 	BB35_268;

BB35_270:
	selp.b32	%r1100, %r185, 0, %p323;
	or.b32  	%r1101, %r1100, 2146435072;
	setp.lt.s32	%p329, %r184, 0;
	selp.b32	%r1102, %r1101, %r1100, %p329;
	mov.u32 	%r1103, 0;
	mov.b64 	%fd2133, {%r1103, %r1102};
	bra.uni 	BB35_271;

BB35_236:
	setp.eq.s32	%p290, %r533, 1;
	@%p290 bra 	BB35_241;
	bra.uni 	BB35_237;

BB35_241:
	mul.f64 	%fd227, %fd222, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r176}, %fd227;
	}
	bfe.u32 	%r1047, %r176, 20, 11;
	add.s32 	%r1048, %r1047, -1012;
	mov.b64 	 %rd81, %fd227;
	shl.b64 	%rd16, %rd81, %r1048;
	setp.eq.s64	%p295, %rd16, -9223372036854775808;
	abs.f64 	%fd228, %fd195;
	// Callseq Start 62
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd228;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd227;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2127, [retval0+0];
	
	//{
	}// Callseq End 62
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r177}, %fd195;
	}
	setp.lt.s32	%p296, %r177, 0;
	and.pred  	%p9, %p296, %p295;
	@!%p9 bra 	BB35_243;
	bra.uni 	BB35_242;

BB35_242:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1049}, %fd2127;
	}
	xor.b32  	%r1050, %r1049, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1051, %temp}, %fd2127;
	}
	mov.b64 	%fd2127, {%r1051, %r1050};

BB35_243:
	mov.f64 	%fd2126, %fd2127;
	setp.eq.f64	%p297, %fd195, 0d0000000000000000;
	@%p297 bra 	BB35_246;
	bra.uni 	BB35_244;

BB35_246:
	selp.b32	%r1052, %r177, 0, %p295;
	or.b32  	%r1053, %r1052, 2146435072;
	setp.lt.s32	%p301, %r176, 0;
	selp.b32	%r1054, %r1053, %r1052, %p301;
	mov.u32 	%r1055, 0;
	mov.b64 	%fd2126, {%r1055, %r1054};
	bra.uni 	BB35_247;

BB35_261:
	mov.f64 	%fd2135, 0d0000000000000000;
	setp.ne.s32	%p319, %r533, 2;
	@%p319 bra 	BB35_280;

	mul.f64 	%fd243, %fd2372, %fd242;
	mov.f64 	%fd1193, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1194, %fd243, %fd1193;
	mov.f64 	%fd1195, 0d4338000000000000;
	add.rn.f64 	%fd1196, %fd1194, %fd1195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r181, %temp}, %fd1196;
	}
	mov.f64 	%fd1197, 0dC338000000000000;
	add.rn.f64 	%fd1198, %fd1196, %fd1197;
	mov.f64 	%fd1199, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1200, %fd1198, %fd1199, %fd243;
	mov.f64 	%fd1201, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1202, %fd1198, %fd1201, %fd1200;
	mov.f64 	%fd1203, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1204, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1205, %fd1204, %fd1202, %fd1203;
	mov.f64 	%fd1206, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1207, %fd1205, %fd1202, %fd1206;
	mov.f64 	%fd1208, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1209, %fd1207, %fd1202, %fd1208;
	mov.f64 	%fd1210, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1211, %fd1209, %fd1202, %fd1210;
	mov.f64 	%fd1212, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1213, %fd1211, %fd1202, %fd1212;
	mov.f64 	%fd1214, 0d3F81111111122322;
	fma.rn.f64 	%fd1215, %fd1213, %fd1202, %fd1214;
	mov.f64 	%fd1216, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1217, %fd1215, %fd1202, %fd1216;
	mov.f64 	%fd1218, 0d3FC5555555555511;
	fma.rn.f64 	%fd1219, %fd1217, %fd1202, %fd1218;
	mov.f64 	%fd1220, 0d3FE000000000000B;
	fma.rn.f64 	%fd1221, %fd1219, %fd1202, %fd1220;
	mov.f64 	%fd1222, 0d3FF0000000000000;
	fma.rn.f64 	%fd1223, %fd1221, %fd1202, %fd1222;
	fma.rn.f64 	%fd1224, %fd1223, %fd1202, %fd1222;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r182, %temp}, %fd1224;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r183}, %fd1224;
	}
	shl.b32 	%r1083, %r181, 20;
	add.s32 	%r1084, %r183, %r1083;
	mov.b64 	%fd2135, {%r182, %r1084};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1085}, %fd243;
	}
	mov.b32 	 %f39, %r1085;
	abs.f32 	%f10, %f39;
	setp.lt.f32	%p320, %f10, 0f4086232B;
	@%p320 bra 	BB35_280;

	setp.lt.f64	%p321, %fd243, 0d0000000000000000;
	add.f64 	%fd1225, %fd243, 0d7FF0000000000000;
	selp.f64	%fd2135, 0d0000000000000000, %fd1225, %p321;
	setp.geu.f32	%p322, %f10, 0f40874800;
	@%p322 bra 	BB35_280;

	shr.u32 	%r1086, %r181, 31;
	add.s32 	%r1087, %r181, %r1086;
	shr.s32 	%r1088, %r1087, 1;
	shl.b32 	%r1089, %r1088, 20;
	add.s32 	%r1090, %r1089, %r183;
	mov.b64 	%fd1226, {%r182, %r1090};
	sub.s32 	%r1091, %r181, %r1088;
	shl.b32 	%r1092, %r1091, 20;
	add.s32 	%r1093, %r1092, 1072693248;
	mov.u32 	%r1094, 0;
	mov.b64 	%fd1227, {%r1094, %r1093};
	mul.f64 	%fd2135, %fd1226, %fd1227;
	bra.uni 	BB35_280;

BB35_237:
	mov.f64 	%fd2135, 0d0000000000000000;
	setp.ne.s32	%p291, %r533, 2;
	@%p291 bra 	BB35_280;

	mul.f64 	%fd223, %fd2372, %fd222;
	mov.f64 	%fd1155, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1156, %fd223, %fd1155;
	mov.f64 	%fd1157, 0d4338000000000000;
	add.rn.f64 	%fd1158, %fd1156, %fd1157;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r173, %temp}, %fd1158;
	}
	mov.f64 	%fd1159, 0dC338000000000000;
	add.rn.f64 	%fd1160, %fd1158, %fd1159;
	mov.f64 	%fd1161, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1162, %fd1160, %fd1161, %fd223;
	mov.f64 	%fd1163, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1164, %fd1160, %fd1163, %fd1162;
	mov.f64 	%fd1165, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1166, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1167, %fd1166, %fd1164, %fd1165;
	mov.f64 	%fd1168, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1169, %fd1167, %fd1164, %fd1168;
	mov.f64 	%fd1170, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1171, %fd1169, %fd1164, %fd1170;
	mov.f64 	%fd1172, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1173, %fd1171, %fd1164, %fd1172;
	mov.f64 	%fd1174, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1175, %fd1173, %fd1164, %fd1174;
	mov.f64 	%fd1176, 0d3F81111111122322;
	fma.rn.f64 	%fd1177, %fd1175, %fd1164, %fd1176;
	mov.f64 	%fd1178, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1179, %fd1177, %fd1164, %fd1178;
	mov.f64 	%fd1180, 0d3FC5555555555511;
	fma.rn.f64 	%fd1181, %fd1179, %fd1164, %fd1180;
	mov.f64 	%fd1182, 0d3FE000000000000B;
	fma.rn.f64 	%fd1183, %fd1181, %fd1164, %fd1182;
	mov.f64 	%fd1184, 0d3FF0000000000000;
	fma.rn.f64 	%fd1185, %fd1183, %fd1164, %fd1184;
	fma.rn.f64 	%fd1186, %fd1185, %fd1164, %fd1184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r174, %temp}, %fd1186;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r175}, %fd1186;
	}
	shl.b32 	%r1035, %r173, 20;
	add.s32 	%r1036, %r175, %r1035;
	mov.b64 	%fd2135, {%r174, %r1036};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1037}, %fd223;
	}
	mov.b32 	 %f38, %r1037;
	abs.f32 	%f9, %f38;
	setp.lt.f32	%p292, %f9, 0f4086232B;
	@%p292 bra 	BB35_280;

	setp.lt.f64	%p293, %fd223, 0d0000000000000000;
	add.f64 	%fd1187, %fd223, 0d7FF0000000000000;
	selp.f64	%fd2135, 0d0000000000000000, %fd1187, %p293;
	setp.geu.f32	%p294, %f9, 0f40874800;
	@%p294 bra 	BB35_280;

	shr.u32 	%r1038, %r173, 31;
	add.s32 	%r1039, %r173, %r1038;
	shr.s32 	%r1040, %r1039, 1;
	shl.b32 	%r1041, %r1040, 20;
	add.s32 	%r1042, %r1041, %r175;
	mov.b64 	%fd1188, {%r174, %r1042};
	sub.s32 	%r1043, %r173, %r1040;
	shl.b32 	%r1044, %r1043, 20;
	add.s32 	%r1045, %r1044, 1072693248;
	mov.u32 	%r1046, 0;
	mov.b64 	%fd1189, {%r1046, %r1045};
	mul.f64 	%fd2135, %fd1188, %fd1189;
	bra.uni 	BB35_280;

BB35_268:
	setp.gt.s32	%p326, %r185, -1;
	@%p326 bra 	BB35_271;

	cvt.rzi.f64.f64	%fd1228, %fd247;
	setp.neu.f64	%p327, %fd1228, %fd247;
	selp.f64	%fd2133, 0dFFF8000000000000, %fd2133, %p327;

BB35_271:
	mov.f64 	%fd254, %fd2133;
	add.f64 	%fd255, %fd247, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1104}, %fd255;
	}
	and.b32  	%r1105, %r1104, 2146435072;
	setp.ne.s32	%p330, %r1105, 2146435072;
	mov.f64 	%fd2132, %fd254;
	@%p330 bra 	BB35_278;

	setp.gtu.f64	%p331, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2132, %fd255;
	@%p331 bra 	BB35_278;

	abs.f64 	%fd256, %fd247;
	setp.gtu.f64	%p332, %fd256, 0d7FF0000000000000;
	mov.f64 	%fd2131, %fd255;
	mov.f64 	%fd2132, %fd2131;
	@%p332 bra 	BB35_278;

	setp.eq.f64	%p333, %fd256, 0d7FF0000000000000;
	@%p333 bra 	BB35_277;
	bra.uni 	BB35_275;

BB35_277:
	setp.eq.f64	%p335, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p336, %fd248, 0d3FF0000000000000;
	selp.b32	%r1112, 2146435072, 0, %p336;
	xor.b32  	%r1113, %r1112, 2146435072;
	setp.lt.s32	%p337, %r184, 0;
	selp.b32	%r1114, %r1113, %r1112, %p337;
	selp.b32	%r1115, 1072693248, %r1114, %p335;
	mov.u32 	%r1116, 0;
	mov.b64 	%fd2132, {%r1116, %r1115};
	bra.uni 	BB35_278;

BB35_244:
	setp.gt.s32	%p298, %r177, -1;
	@%p298 bra 	BB35_247;

	cvt.rzi.f64.f64	%fd1190, %fd227;
	setp.neu.f64	%p299, %fd1190, %fd227;
	selp.f64	%fd2126, 0dFFF8000000000000, %fd2126, %p299;

BB35_247:
	mov.f64 	%fd234, %fd2126;
	add.f64 	%fd235, %fd227, %fd195;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1056}, %fd235;
	}
	and.b32  	%r1057, %r1056, 2146435072;
	setp.ne.s32	%p302, %r1057, 2146435072;
	mov.f64 	%fd2125, %fd234;
	@%p302 bra 	BB35_254;

	setp.gtu.f64	%p303, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2125, %fd235;
	@%p303 bra 	BB35_254;

	abs.f64 	%fd236, %fd227;
	setp.gtu.f64	%p304, %fd236, 0d7FF0000000000000;
	mov.f64 	%fd2124, %fd235;
	mov.f64 	%fd2125, %fd2124;
	@%p304 bra 	BB35_254;

	setp.eq.f64	%p305, %fd236, 0d7FF0000000000000;
	@%p305 bra 	BB35_253;
	bra.uni 	BB35_251;

BB35_253:
	setp.eq.f64	%p307, %fd195, 0dBFF0000000000000;
	setp.gt.f64	%p308, %fd228, 0d3FF0000000000000;
	selp.b32	%r1064, 2146435072, 0, %p308;
	xor.b32  	%r1065, %r1064, 2146435072;
	setp.lt.s32	%p309, %r176, 0;
	selp.b32	%r1066, %r1065, %r1064, %p309;
	selp.b32	%r1067, 1072693248, %r1066, %p307;
	mov.u32 	%r1068, 0;
	mov.b64 	%fd2125, {%r1068, %r1067};
	bra.uni 	BB35_254;

BB35_275:
	setp.neu.f64	%p334, %fd248, 0d7FF0000000000000;
	mov.f64 	%fd2132, %fd254;
	@%p334 bra 	BB35_278;

	shr.s32 	%r1106, %r184, 31;
	and.b32  	%r1107, %r1106, -2146435072;
	add.s32 	%r1108, %r1107, 2146435072;
	or.b32  	%r1109, %r1108, -2147483648;
	selp.b32	%r1110, %r1109, %r1108, %p10;
	mov.u32 	%r1111, 0;
	mov.b64 	%fd2132, {%r1111, %r1110};

BB35_278:
	setp.eq.f64	%p338, %fd247, 0d0000000000000000;
	setp.eq.f64	%p339, %fd195, 0d3FF0000000000000;
	or.pred  	%p340, %p339, %p338;
	selp.f64	%fd2135, 0d3FF0000000000000, %fd2132, %p340;
	bra.uni 	BB35_280;

BB35_251:
	setp.neu.f64	%p306, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2125, %fd234;
	@%p306 bra 	BB35_254;

	shr.s32 	%r1058, %r176, 31;
	and.b32  	%r1059, %r1058, -2146435072;
	add.s32 	%r1060, %r1059, 2146435072;
	or.b32  	%r1061, %r1060, -2147483648;
	selp.b32	%r1062, %r1061, %r1060, %p9;
	mov.u32 	%r1063, 0;
	mov.b64 	%fd2125, {%r1063, %r1062};

BB35_254:
	setp.eq.f64	%p310, %fd227, 0d0000000000000000;
	setp.eq.f64	%p311, %fd195, 0d3FF0000000000000;
	or.pred  	%p312, %p311, %p310;
	selp.f64	%fd2135, 0d3FF0000000000000, %fd2125, %p312;

BB35_280:
	rcp.rn.f64 	%fd1229, %fd2135;
	mul.f64 	%fd2111, %fd2111, %fd1229;
	fma.rn.f64 	%fd2198, %fd2120, %fd2111, %fd2198;
	mov.u16 	%rs43, 0;
	mov.u32 	%r2171, %r149;
	mov.u32 	%r2175, %r150;
	mov.u32 	%r2179, %r151;
	mov.u32 	%r2183, %r152;

BB35_281:
	mov.f64 	%fd2197, %fd2198;
	mov.u32 	%r2182, %r2183;
	mov.u32 	%r2178, %r2179;
	mov.u32 	%r2174, %r2175;
	mov.u32 	%r2170, %r2171;
	add.s32 	%r2167, %r2167, 1;
	setp.lt.s32	%p341, %r2167, %r544;
	mov.f64 	%fd2183, %fd2197;
	mov.f64 	%fd2196, %fd2183;
	@%p341 bra 	BB35_204;

BB35_282:
	mov.f64 	%fd267, %fd2196;
	mov.f64 	%fd2153, %fd1109;
	mov.f64 	%fd2193, %fd1109;
	@%p66 bra 	BB35_347;

	div.rn.f64 	%fd1234, %fd2372, %fd796;
	add.f64 	%fd268, %fd1234, 0d3FF0000000000000;
	rcp.rn.f64 	%fd269, %fd796;
	mov.f64 	%fd2194, 0d0000000000000000;
	mov.f64 	%fd2153, %fd2194;
	mov.u32 	%r2187, 0;

BB35_284:
	mov.f64 	%fd2178, %fd2194;
	mov.f64 	%fd2195, %fd2178;
	mul.wide.s32 	%rd83, %r2187, 56;
	add.s64 	%rd84, %rd1, %rd83;
	add.s64 	%rd19, %rd84, 12;
	ld.u32 	%r1118, [%rd84+12];
	setp.gt.s32	%p343, %r1, %r1118;
	@%p343 bra 	BB35_346;

	setp.eq.s32	%p344, %r532, 0;
	ld.v2.u32 	{%r1119, %r1120}, [%rd19+-4];
	ld.v2.u32 	{%r1121, %r1122}, [%rd19+-12];
	@%p344 bra 	BB35_287;
	bra.uni 	BB35_286;

BB35_287:
	setp.lt.s32	%p345, %r535, 30;
	setp.eq.s32	%p346, %r1122, 31;
	and.pred  	%p347, %p346, %p345;
	selp.b32	%r1123, 1, %r1122, %p347;
	selp.u32	%r1124, 1, 0, %p347;
	sub.s32 	%r1125, %r1119, %r536;
	sub.s32 	%r1126, %r1121, %r534;
	add.s32 	%r1127, %r1126, %r1124;
	mul.lo.s32 	%r1128, %r1127, 30;
	min.s32 	%r1130, %r947, %r1123;
	mad.lo.s32 	%r1131, %r1125, 360, %r1128;
	mov.u32 	%r1132, 0;
	max.s32 	%r1133, %r1132, %r125;
	add.s32 	%r1134, %r1131, %r1133;
	add.s32 	%r1135, %r1134, %r1130;
	add.s32 	%r2188, %r1135, -30;
	bra.uni 	BB35_288;

BB35_286:
	sub.s32 	%r2188, %r1120, %r1;

BB35_288:
	cvt.rn.f64.s32	%fd1235, %r2188;
	div.rn.f64 	%fd272, %fd1235, 0d4076800000000000;
	ld.f64 	%fd2144, [%rd19+36];
	setp.neu.f64	%p348, %fd2144, 0dBFF0000000000000;
	@%p348 bra 	BB35_314;

	setp.eq.s32	%p349, %r543, 0;
	ld.v2.u32 	{%r1136, %r1137}, [%rd19+12];
	ld.v2.u32 	{%r1138, %r1139}, [%rd19+4];
	ld.v2.u32 	{%r1140, %r1141}, [%rd19+28];
	ld.v2.u32 	{%r1142, %r1143}, [%rd19+20];
	@%p349 bra 	BB35_291;
	bra.uni 	BB35_290;

BB35_291:
	setp.lt.s32	%p350, %r1139, 30;
	setp.eq.s32	%p351, %r1143, 31;
	and.pred  	%p352, %p351, %p350;
	selp.b32	%r1144, 1, %r1143, %p352;
	selp.u32	%r1145, 1, 0, %p352;
	sub.s32 	%r1146, %r1140, %r1136;
	sub.s32 	%r1147, %r1142, %r1138;
	add.s32 	%r1148, %r1147, %r1145;
	mul.lo.s32 	%r1149, %r1148, 30;
	sub.s32 	%r1151, %r947, %r1139;
	mov.u32 	%r1152, 0;
	max.s32 	%r1153, %r1152, %r1151;
	min.s32 	%r1154, %r947, %r1144;
	mad.lo.s32 	%r1155, %r1146, 360, %r1149;
	add.s32 	%r1156, %r1155, %r1153;
	add.s32 	%r1157, %r1156, %r1154;
	add.s32 	%r2189, %r1157, -30;
	bra.uni 	BB35_292;

BB35_290:
	sub.s32 	%r2189, %r1141, %r1137;

BB35_292:
	cvt.rn.f64.s32	%fd1236, %r2189;
	div.rn.f64 	%fd274, %fd1236, 0d4076800000000000;
	setp.eq.s32	%p353, %r540, 0;
	@%p353 bra 	BB35_312;
	bra.uni 	BB35_293;

BB35_312:
	fma.rn.f64 	%fd2143, %fd798, %fd274, 0d3FF0000000000000;
	bra.uni 	BB35_313;

BB35_293:
	setp.eq.s32	%p354, %r540, 1;
	@%p354 bra 	BB35_298;
	bra.uni 	BB35_294;

BB35_298:
	mul.f64 	%fd279, %fd799, %fd274;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r213}, %fd279;
	}
	bfe.u32 	%r1170, %r213, 20, 11;
	add.s32 	%r1171, %r1170, -1012;
	mov.b64 	 %rd85, %fd279;
	shl.b64 	%rd20, %rd85, %r1171;
	setp.eq.s64	%p359, %rd20, -9223372036854775808;
	abs.f64 	%fd280, %fd184;
	// Callseq Start 64
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd280;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd279;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2142, [retval0+0];
	
	//{
	}// Callseq End 64
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r214}, %fd184;
	}
	setp.lt.s32	%p360, %r214, 0;
	and.pred  	%p11, %p360, %p359;
	@!%p11 bra 	BB35_300;
	bra.uni 	BB35_299;

BB35_299:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1172}, %fd2142;
	}
	xor.b32  	%r1173, %r1172, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1174, %temp}, %fd2142;
	}
	mov.b64 	%fd2142, {%r1174, %r1173};

BB35_300:
	mov.f64 	%fd2141, %fd2142;
	setp.eq.f64	%p361, %fd184, 0d0000000000000000;
	@%p361 bra 	BB35_303;
	bra.uni 	BB35_301;

BB35_303:
	selp.b32	%r1175, %r214, 0, %p359;
	or.b32  	%r1176, %r1175, 2146435072;
	setp.lt.s32	%p365, %r213, 0;
	selp.b32	%r1177, %r1176, %r1175, %p365;
	mov.u32 	%r1178, 0;
	mov.b64 	%fd2141, {%r1178, %r1177};
	bra.uni 	BB35_304;

BB35_294:
	mov.f64 	%fd2143, 0d0000000000000000;
	setp.ne.s32	%p355, %r540, 2;
	@%p355 bra 	BB35_313;

	mul.f64 	%fd275, %fd798, %fd274;
	mov.f64 	%fd1238, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1239, %fd275, %fd1238;
	mov.f64 	%fd1240, 0d4338000000000000;
	add.rn.f64 	%fd1241, %fd1239, %fd1240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r210, %temp}, %fd1241;
	}
	mov.f64 	%fd1242, 0dC338000000000000;
	add.rn.f64 	%fd1243, %fd1241, %fd1242;
	mov.f64 	%fd1244, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1245, %fd1243, %fd1244, %fd275;
	mov.f64 	%fd1246, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1247, %fd1243, %fd1246, %fd1245;
	mov.f64 	%fd1248, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1249, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1250, %fd1249, %fd1247, %fd1248;
	mov.f64 	%fd1251, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1252, %fd1250, %fd1247, %fd1251;
	mov.f64 	%fd1253, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1254, %fd1252, %fd1247, %fd1253;
	mov.f64 	%fd1255, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1256, %fd1254, %fd1247, %fd1255;
	mov.f64 	%fd1257, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1258, %fd1256, %fd1247, %fd1257;
	mov.f64 	%fd1259, 0d3F81111111122322;
	fma.rn.f64 	%fd1260, %fd1258, %fd1247, %fd1259;
	mov.f64 	%fd1261, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1262, %fd1260, %fd1247, %fd1261;
	mov.f64 	%fd1263, 0d3FC5555555555511;
	fma.rn.f64 	%fd1264, %fd1262, %fd1247, %fd1263;
	mov.f64 	%fd1265, 0d3FE000000000000B;
	fma.rn.f64 	%fd1266, %fd1264, %fd1247, %fd1265;
	mov.f64 	%fd1267, 0d3FF0000000000000;
	fma.rn.f64 	%fd1268, %fd1266, %fd1247, %fd1267;
	fma.rn.f64 	%fd1269, %fd1268, %fd1247, %fd1267;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r211, %temp}, %fd1269;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r212}, %fd1269;
	}
	shl.b32 	%r1158, %r210, 20;
	add.s32 	%r1159, %r212, %r1158;
	mov.b64 	%fd2143, {%r211, %r1159};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1160}, %fd275;
	}
	mov.b32 	 %f40, %r1160;
	abs.f32 	%f11, %f40;
	setp.lt.f32	%p356, %f11, 0f4086232B;
	@%p356 bra 	BB35_313;

	setp.lt.f64	%p357, %fd275, 0d0000000000000000;
	add.f64 	%fd1270, %fd275, 0d7FF0000000000000;
	selp.f64	%fd2143, 0d0000000000000000, %fd1270, %p357;
	setp.geu.f32	%p358, %f11, 0f40874800;
	@%p358 bra 	BB35_313;

	shr.u32 	%r1161, %r210, 31;
	add.s32 	%r1162, %r210, %r1161;
	shr.s32 	%r1163, %r1162, 1;
	shl.b32 	%r1164, %r1163, 20;
	add.s32 	%r1165, %r1164, %r212;
	mov.b64 	%fd1271, {%r211, %r1165};
	sub.s32 	%r1166, %r210, %r1163;
	shl.b32 	%r1167, %r1166, 20;
	add.s32 	%r1168, %r1167, 1072693248;
	mov.u32 	%r1169, 0;
	mov.b64 	%fd1272, {%r1169, %r1168};
	mul.f64 	%fd2143, %fd1271, %fd1272;
	bra.uni 	BB35_313;

BB35_301:
	setp.gt.s32	%p362, %r214, -1;
	@%p362 bra 	BB35_304;

	cvt.rzi.f64.f64	%fd1273, %fd279;
	setp.neu.f64	%p363, %fd1273, %fd279;
	selp.f64	%fd2141, 0dFFF8000000000000, %fd2141, %p363;

BB35_304:
	mov.f64 	%fd286, %fd2141;
	add.f64 	%fd287, %fd279, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1179}, %fd287;
	}
	and.b32  	%r1180, %r1179, 2146435072;
	setp.ne.s32	%p366, %r1180, 2146435072;
	mov.f64 	%fd2140, %fd286;
	@%p366 bra 	BB35_311;

	setp.gtu.f64	%p367, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2140, %fd287;
	@%p367 bra 	BB35_311;

	abs.f64 	%fd288, %fd279;
	setp.gtu.f64	%p368, %fd288, 0d7FF0000000000000;
	mov.f64 	%fd2139, %fd287;
	mov.f64 	%fd2140, %fd2139;
	@%p368 bra 	BB35_311;

	setp.eq.f64	%p369, %fd288, 0d7FF0000000000000;
	@%p369 bra 	BB35_310;
	bra.uni 	BB35_308;

BB35_310:
	setp.eq.f64	%p371, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p372, %fd280, 0d3FF0000000000000;
	selp.b32	%r1187, 2146435072, 0, %p372;
	xor.b32  	%r1188, %r1187, 2146435072;
	setp.lt.s32	%p373, %r213, 0;
	selp.b32	%r1189, %r1188, %r1187, %p373;
	selp.b32	%r1190, 1072693248, %r1189, %p371;
	mov.u32 	%r1191, 0;
	mov.b64 	%fd2140, {%r1191, %r1190};
	bra.uni 	BB35_311;

BB35_308:
	setp.neu.f64	%p370, %fd280, 0d7FF0000000000000;
	mov.f64 	%fd2140, %fd286;
	@%p370 bra 	BB35_311;

	shr.s32 	%r1181, %r213, 31;
	and.b32  	%r1182, %r1181, -2146435072;
	add.s32 	%r1183, %r1182, 2146435072;
	or.b32  	%r1184, %r1183, -2147483648;
	selp.b32	%r1185, %r1184, %r1183, %p11;
	mov.u32 	%r1186, 0;
	mov.b64 	%fd2140, {%r1186, %r1185};

BB35_311:
	setp.eq.f64	%p374, %fd279, 0d0000000000000000;
	setp.eq.f64	%p375, %fd184, 0d3FF0000000000000;
	or.pred  	%p376, %p375, %p374;
	selp.f64	%fd2143, 0d3FF0000000000000, %fd2140, %p376;

BB35_313:
	add.f64 	%fd1274, %fd2143, 0dBFF0000000000000;
	mul.f64 	%fd2144, %fd1274, 0d4059000000000000;

BB35_314:
	setp.eq.s32	%p377, %r533, 0;
	@%p377 bra 	BB35_334;
	bra.uni 	BB35_315;

BB35_334:
	fma.rn.f64 	%fd2152, %fd2372, %fd272, 0d3FF0000000000000;
	bra.uni 	BB35_335;

BB35_315:
	setp.eq.s32	%p378, %r533, 1;
	@%p378 bra 	BB35_320;
	bra.uni 	BB35_316;

BB35_320:
	mul.f64 	%fd301, %fd272, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r218}, %fd301;
	}
	bfe.u32 	%r1204, %r218, 20, 11;
	add.s32 	%r1205, %r1204, -1012;
	mov.b64 	 %rd86, %fd301;
	shl.b64 	%rd21, %rd86, %r1205;
	setp.eq.s64	%p383, %rd21, -9223372036854775808;
	abs.f64 	%fd302, %fd268;
	// Callseq Start 65
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd302;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd301;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2151, [retval0+0];
	
	//{
	}// Callseq End 65
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r219}, %fd268;
	}
	setp.lt.s32	%p384, %r219, 0;
	and.pred  	%p12, %p384, %p383;
	@!%p12 bra 	BB35_322;
	bra.uni 	BB35_321;

BB35_321:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1206}, %fd2151;
	}
	xor.b32  	%r1207, %r1206, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1208, %temp}, %fd2151;
	}
	mov.b64 	%fd2151, {%r1208, %r1207};

BB35_322:
	mov.f64 	%fd2150, %fd2151;
	setp.eq.f64	%p385, %fd268, 0d0000000000000000;
	@%p385 bra 	BB35_325;
	bra.uni 	BB35_323;

BB35_325:
	selp.b32	%r1209, %r219, 0, %p383;
	or.b32  	%r1210, %r1209, 2146435072;
	setp.lt.s32	%p389, %r218, 0;
	selp.b32	%r1211, %r1210, %r1209, %p389;
	mov.u32 	%r1212, 0;
	mov.b64 	%fd2150, {%r1212, %r1211};
	bra.uni 	BB35_326;

BB35_316:
	mov.f64 	%fd2152, 0d0000000000000000;
	setp.ne.s32	%p379, %r533, 2;
	@%p379 bra 	BB35_335;

	mul.f64 	%fd297, %fd2372, %fd272;
	mov.f64 	%fd1276, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1277, %fd297, %fd1276;
	mov.f64 	%fd1278, 0d4338000000000000;
	add.rn.f64 	%fd1279, %fd1277, %fd1278;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r215, %temp}, %fd1279;
	}
	mov.f64 	%fd1280, 0dC338000000000000;
	add.rn.f64 	%fd1281, %fd1279, %fd1280;
	mov.f64 	%fd1282, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1283, %fd1281, %fd1282, %fd297;
	mov.f64 	%fd1284, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1285, %fd1281, %fd1284, %fd1283;
	mov.f64 	%fd1286, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1287, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1288, %fd1287, %fd1285, %fd1286;
	mov.f64 	%fd1289, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1290, %fd1288, %fd1285, %fd1289;
	mov.f64 	%fd1291, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1292, %fd1290, %fd1285, %fd1291;
	mov.f64 	%fd1293, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1294, %fd1292, %fd1285, %fd1293;
	mov.f64 	%fd1295, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1296, %fd1294, %fd1285, %fd1295;
	mov.f64 	%fd1297, 0d3F81111111122322;
	fma.rn.f64 	%fd1298, %fd1296, %fd1285, %fd1297;
	mov.f64 	%fd1299, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1300, %fd1298, %fd1285, %fd1299;
	mov.f64 	%fd1301, 0d3FC5555555555511;
	fma.rn.f64 	%fd1302, %fd1300, %fd1285, %fd1301;
	mov.f64 	%fd1303, 0d3FE000000000000B;
	fma.rn.f64 	%fd1304, %fd1302, %fd1285, %fd1303;
	mov.f64 	%fd1305, 0d3FF0000000000000;
	fma.rn.f64 	%fd1306, %fd1304, %fd1285, %fd1305;
	fma.rn.f64 	%fd1307, %fd1306, %fd1285, %fd1305;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r216, %temp}, %fd1307;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r217}, %fd1307;
	}
	shl.b32 	%r1192, %r215, 20;
	add.s32 	%r1193, %r217, %r1192;
	mov.b64 	%fd2152, {%r216, %r1193};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1194}, %fd297;
	}
	mov.b32 	 %f41, %r1194;
	abs.f32 	%f12, %f41;
	setp.lt.f32	%p380, %f12, 0f4086232B;
	@%p380 bra 	BB35_335;

	setp.lt.f64	%p381, %fd297, 0d0000000000000000;
	add.f64 	%fd1308, %fd297, 0d7FF0000000000000;
	selp.f64	%fd2152, 0d0000000000000000, %fd1308, %p381;
	setp.geu.f32	%p382, %f12, 0f40874800;
	@%p382 bra 	BB35_335;

	shr.u32 	%r1195, %r215, 31;
	add.s32 	%r1196, %r215, %r1195;
	shr.s32 	%r1197, %r1196, 1;
	shl.b32 	%r1198, %r1197, 20;
	add.s32 	%r1199, %r1198, %r217;
	mov.b64 	%fd1309, {%r216, %r1199};
	sub.s32 	%r1200, %r215, %r1197;
	shl.b32 	%r1201, %r1200, 20;
	add.s32 	%r1202, %r1201, 1072693248;
	mov.u32 	%r1203, 0;
	mov.b64 	%fd1310, {%r1203, %r1202};
	mul.f64 	%fd2152, %fd1309, %fd1310;
	bra.uni 	BB35_335;

BB35_323:
	setp.gt.s32	%p386, %r219, -1;
	@%p386 bra 	BB35_326;

	cvt.rzi.f64.f64	%fd1311, %fd301;
	setp.neu.f64	%p387, %fd1311, %fd301;
	selp.f64	%fd2150, 0dFFF8000000000000, %fd2150, %p387;

BB35_326:
	mov.f64 	%fd308, %fd2150;
	add.f64 	%fd309, %fd301, %fd268;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1213}, %fd309;
	}
	and.b32  	%r1214, %r1213, 2146435072;
	setp.ne.s32	%p390, %r1214, 2146435072;
	mov.f64 	%fd2149, %fd308;
	@%p390 bra 	BB35_333;

	setp.gtu.f64	%p391, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2149, %fd309;
	@%p391 bra 	BB35_333;

	abs.f64 	%fd310, %fd301;
	setp.gtu.f64	%p392, %fd310, 0d7FF0000000000000;
	mov.f64 	%fd2148, %fd309;
	mov.f64 	%fd2149, %fd2148;
	@%p392 bra 	BB35_333;

	setp.eq.f64	%p393, %fd310, 0d7FF0000000000000;
	@%p393 bra 	BB35_332;
	bra.uni 	BB35_330;

BB35_332:
	setp.eq.f64	%p395, %fd268, 0dBFF0000000000000;
	setp.gt.f64	%p396, %fd302, 0d3FF0000000000000;
	selp.b32	%r1221, 2146435072, 0, %p396;
	xor.b32  	%r1222, %r1221, 2146435072;
	setp.lt.s32	%p397, %r218, 0;
	selp.b32	%r1223, %r1222, %r1221, %p397;
	selp.b32	%r1224, 1072693248, %r1223, %p395;
	mov.u32 	%r1225, 0;
	mov.b64 	%fd2149, {%r1225, %r1224};
	bra.uni 	BB35_333;

BB35_330:
	setp.neu.f64	%p394, %fd302, 0d7FF0000000000000;
	mov.f64 	%fd2149, %fd308;
	@%p394 bra 	BB35_333;

	shr.s32 	%r1215, %r218, 31;
	and.b32  	%r1216, %r1215, -2146435072;
	add.s32 	%r1217, %r1216, 2146435072;
	or.b32  	%r1218, %r1217, -2147483648;
	selp.b32	%r1219, %r1218, %r1217, %p12;
	mov.u32 	%r1220, 0;
	mov.b64 	%fd2149, {%r1220, %r1219};

BB35_333:
	setp.eq.f64	%p398, %fd301, 0d0000000000000000;
	setp.eq.f64	%p399, %fd268, 0d3FF0000000000000;
	or.pred  	%p400, %p399, %p398;
	selp.f64	%fd2152, 0d3FF0000000000000, %fd2149, %p400;

BB35_335:
	rcp.rn.f64 	%fd317, %fd2152;
	mul.f64 	%fd318, %fd2144, %fd317;
	add.f64 	%fd2195, %fd2195, %fd318;
	@%p377 bra 	BB35_344;
	bra.uni 	BB35_336;

BB35_344:
	mul.f64 	%fd1319, %fd317, %fd318;
	mul.f64 	%fd1320, %fd272, %fd1319;
	sub.f64 	%fd2153, %fd2153, %fd1320;
	bra.uni 	BB35_345;

BB35_336:
	setp.eq.s32	%p402, %r533, 1;
	@%p402 bra 	BB35_343;
	bra.uni 	BB35_337;

BB35_343:
	mul.f64 	%fd1316, %fd272, %fd2144;
	mul.f64 	%fd1317, %fd1316, %fd317;
	div.rn.f64 	%fd1318, %fd1317, %fd268;
	sub.f64 	%fd2153, %fd2153, %fd1318;
	bra.uni 	BB35_345;

BB35_337:
	setp.eq.s32	%p403, %r533, 2;
	@%p403 bra 	BB35_342;
	bra.uni 	BB35_338;

BB35_342:
	mul.f64 	%fd1315, %fd272, %fd318;
	sub.f64 	%fd2153, %fd2153, %fd1315;
	bra.uni 	BB35_345;

BB35_338:
	setp.ne.s32	%p404, %r533, 3;
	@%p404 bra 	BB35_346;

	setp.gtu.f64	%p405, %fd272, %fd269;
	@%p405 bra 	BB35_341;
	bra.uni 	BB35_340;

BB35_341:
	mul.f64 	%fd1313, %fd272, %fd2144;
	mul.f64 	%fd1314, %fd1313, %fd317;
	div.rn.f64 	%fd321, %fd1314, %fd268;
	sub.f64 	%fd2153, %fd2153, %fd321;
	bra.uni 	BB35_345;

BB35_340:
	mul.f64 	%fd1312, %fd317, %fd318;
	mul.f64 	%fd320, %fd272, %fd1312;
	sub.f64 	%fd2153, %fd2153, %fd320;

BB35_345:

BB35_346:
	mov.f64 	%fd2194, %fd2195;
	add.s32 	%r2187, %r2187, 1;
	setp.lt.s32	%p406, %r2187, %r544;
	mov.f64 	%fd2193, %fd2194;
	@%p406 bra 	BB35_284;

BB35_347:
	setp.eq.f64	%p407, %fd2193, 0d0000000000000000;
	mov.f64 	%fd2192, %fd1109;
	@%p407 bra 	BB35_349;

	neg.f64 	%fd1322, %fd2153;
	div.rn.f64 	%fd2192, %fd1322, %fd2193;

BB35_349:
	mov.f64 	%fd2190, %fd2192;
	setp.ge.s32	%p408, %r2514, %r538;
	@%p408 bra 	BB35_835;

	ld.param.f64 	%fd2044, [_Z24getBondFunctionsYieldGpudiid14repoDateStructdi12inArgsStructi15cashFlowsStructi_param_5];
	sub.f64 	%fd2205, %fd31, %fd267;
	rcp.rn.f64 	%fd334, %fd796;
	setp.gt.f64	%p409, %fd2044, 0d3C32725DE0000000;
	selp.f64	%fd335, %fd2044, 0d3C32725DE0000000, %p409;
	mov.f64 	%fd2160, %fd2159;
	mov.u32 	%r2515, %r2514;
	mov.f64 	%fd2376, %fd2372;

BB35_351:
	mov.u32 	%r2229, %r2230;
	mov.u32 	%r2219, %r2220;
	mov.u32 	%r2209, %r2210;
	mov.u32 	%r2199, %r2200;
	mov.f64 	%fd338, %fd2159;
	mov.f64 	%fd2159, %fd2160;
	add.s32 	%r2515, %r2515, 1;
	sub.f64 	%fd1323, %fd2376, %fd2155;
	mul.f64 	%fd1324, %fd2190, %fd1323;
	sub.f64 	%fd1325, %fd1324, %fd2205;
	sub.f64 	%fd1326, %fd2376, %fd2154;
	mul.f64 	%fd1327, %fd2190, %fd1326;
	sub.f64 	%fd1328, %fd1327, %fd2205;
	mul.f64 	%fd1329, %fd1325, %fd1328;
	setp.gt.f64	%p410, %fd1329, 0d0000000000000000;
	@%p410 bra 	BB35_354;

	add.f64 	%fd1330, %fd2205, %fd2205;
	abs.f64 	%fd1331, %fd1330;
	mul.f64 	%fd1332, %fd2190, %fd338;
	abs.f64 	%fd1333, %fd1332;
	setp.gt.f64	%p411, %fd1331, %fd1333;
	@%p411 bra 	BB35_354;
	bra.uni 	BB35_353;

BB35_354:
	sub.f64 	%fd1334, %fd2155, %fd2154;
	mul.f64 	%fd2161, %fd1334, 0d3FE0000000000000;
	add.f64 	%fd2377, %fd2154, %fd2161;
	bra.uni 	BB35_355;

BB35_353:
	div.rn.f64 	%fd2161, %fd2205, %fd2190;
	sub.f64 	%fd2377, %fd2376, %fd2161;

BB35_355:
	mov.f64 	%fd2376, %fd2377;
	mov.f64 	%fd2160, %fd2161;
	abs.f64 	%fd1335, %fd2160;
	setp.lt.f64	%p412, %fd1335, %fd335;
	mov.f64 	%fd2372, %fd2376;
	@%p412 bra 	BB35_835;

	mov.f64 	%fd1336, 0d0000000000000000;
	mov.f64 	%fd2202, %fd1336;
	@%p66 bra 	BB35_436;

	div.rn.f64 	%fd1339, %fd2376, %fd796;
	add.f64 	%fd349, %fd1339, 0d3FF0000000000000;
	mov.f64 	%fd2203, 0d0000000000000000;
	mov.f64 	%fd2206, 0d3FF0000000000000;
	mov.u16 	%rs44, 1;
	mov.u32 	%r2190, 0;
	mov.u32 	%r2197, %r2199;
	mov.u32 	%r2207, %r2209;
	mov.u32 	%r2217, %r2219;
	mov.u32 	%r2227, %r2229;

BB35_358:
	mov.u32 	%r2221, %r2227;
	mov.u32 	%r231, %r2221;
	mov.u32 	%r2211, %r2217;
	mov.u32 	%r230, %r2211;
	mov.u32 	%r2201, %r2207;
	mov.u32 	%r229, %r2201;
	mov.u32 	%r2191, %r2197;
	mov.u32 	%r228, %r2191;
	mov.f64 	%fd2187, %fd2203;
	mov.f64 	%fd2204, %fd2187;
	mul.wide.s32 	%rd87, %r2190, 56;
	add.s64 	%rd88, %rd1, %rd87;
	add.s64 	%rd23, %rd88, 12;
	ld.u32 	%r1235, [%rd88+12];
	setp.gt.s32	%p414, %r1, %r1235;
	mov.u32 	%r2198, %r228;
	mov.u32 	%r2208, %r229;
	mov.u32 	%r2218, %r230;
	mov.u32 	%r2228, %r231;
	@%p414 bra 	BB35_435;

	ld.v2.u32 	{%r1236, %r1237}, [%rd23+-4];
	mov.u32 	%r235, %r1237;
	mov.u32 	%r234, %r1236;
	ld.v2.u32 	{%r1238, %r1239}, [%rd23+-12];
	mov.u32 	%r233, %r1239;
	mov.u32 	%r232, %r1238;
	ld.f64 	%fd2215, [%rd23+36];
	setp.neu.f64	%p415, %fd2215, 0dBFF0000000000000;
	@%p415 bra 	BB35_385;

	setp.eq.s32	%p416, %r543, 0;
	ld.v2.u32 	{%r1240, %r1241}, [%rd23+12];
	ld.v2.u32 	{%r1242, %r1243}, [%rd23+4];
	ld.v2.u32 	{%r1244, %r1245}, [%rd23+28];
	ld.v2.u32 	{%r1246, %r1247}, [%rd23+20];
	@%p416 bra 	BB35_362;
	bra.uni 	BB35_361;

BB35_362:
	setp.lt.s32	%p417, %r1243, 30;
	setp.eq.s32	%p418, %r1247, 31;
	and.pred  	%p419, %p418, %p417;
	selp.b32	%r1248, 1, %r1247, %p419;
	selp.u32	%r1249, 1, 0, %p419;
	sub.s32 	%r1250, %r1244, %r1240;
	sub.s32 	%r1251, %r1246, %r1242;
	add.s32 	%r1252, %r1251, %r1249;
	mul.lo.s32 	%r1253, %r1252, 30;
	sub.s32 	%r1255, %r947, %r1243;
	mov.u32 	%r1256, 0;
	max.s32 	%r1257, %r1256, %r1255;
	min.s32 	%r1258, %r947, %r1248;
	mad.lo.s32 	%r1259, %r1250, 360, %r1253;
	add.s32 	%r1260, %r1259, %r1257;
	add.s32 	%r1261, %r1260, %r1258;
	add.s32 	%r2231, %r1261, -30;
	bra.uni 	BB35_363;

BB35_361:
	sub.s32 	%r2231, %r1245, %r1241;

BB35_363:
	cvt.rn.f64.s32	%fd1340, %r2231;
	div.rn.f64 	%fd353, %fd1340, 0d4076800000000000;
	setp.eq.s32	%p420, %r540, 0;
	@%p420 bra 	BB35_383;
	bra.uni 	BB35_364;

BB35_383:
	fma.rn.f64 	%fd2214, %fd798, %fd353, 0d3FF0000000000000;
	bra.uni 	BB35_384;

BB35_364:
	setp.eq.s32	%p421, %r540, 1;
	@%p421 bra 	BB35_369;
	bra.uni 	BB35_365;

BB35_369:
	mul.f64 	%fd358, %fd799, %fd353;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd358;
	}
	bfe.u32 	%r1274, %r250, 20, 11;
	add.s32 	%r1275, %r1274, -1012;
	mov.b64 	 %rd89, %fd358;
	shl.b64 	%rd24, %rd89, %r1275;
	setp.eq.s64	%p426, %rd24, -9223372036854775808;
	abs.f64 	%fd359, %fd184;
	// Callseq Start 66
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd359;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd358;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2213, [retval0+0];
	
	//{
	}// Callseq End 66
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r251}, %fd184;
	}
	setp.lt.s32	%p427, %r251, 0;
	and.pred  	%p13, %p427, %p426;
	@!%p13 bra 	BB35_371;
	bra.uni 	BB35_370;

BB35_370:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1276}, %fd2213;
	}
	xor.b32  	%r1277, %r1276, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1278, %temp}, %fd2213;
	}
	mov.b64 	%fd2213, {%r1278, %r1277};

BB35_371:
	mov.f64 	%fd2212, %fd2213;
	setp.eq.f64	%p428, %fd184, 0d0000000000000000;
	@%p428 bra 	BB35_374;
	bra.uni 	BB35_372;

BB35_374:
	selp.b32	%r1279, %r251, 0, %p426;
	or.b32  	%r1280, %r1279, 2146435072;
	setp.lt.s32	%p432, %r250, 0;
	selp.b32	%r1281, %r1280, %r1279, %p432;
	mov.u32 	%r1282, 0;
	mov.b64 	%fd2212, {%r1282, %r1281};
	bra.uni 	BB35_375;

BB35_365:
	mov.f64 	%fd2214, 0d0000000000000000;
	setp.ne.s32	%p422, %r540, 2;
	@%p422 bra 	BB35_384;

	mul.f64 	%fd354, %fd798, %fd353;
	mov.f64 	%fd1342, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1343, %fd354, %fd1342;
	mov.f64 	%fd1344, 0d4338000000000000;
	add.rn.f64 	%fd1345, %fd1343, %fd1344;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r247, %temp}, %fd1345;
	}
	mov.f64 	%fd1346, 0dC338000000000000;
	add.rn.f64 	%fd1347, %fd1345, %fd1346;
	mov.f64 	%fd1348, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1349, %fd1347, %fd1348, %fd354;
	mov.f64 	%fd1350, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1351, %fd1347, %fd1350, %fd1349;
	mov.f64 	%fd1352, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1353, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1354, %fd1353, %fd1351, %fd1352;
	mov.f64 	%fd1355, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1356, %fd1354, %fd1351, %fd1355;
	mov.f64 	%fd1357, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1358, %fd1356, %fd1351, %fd1357;
	mov.f64 	%fd1359, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1360, %fd1358, %fd1351, %fd1359;
	mov.f64 	%fd1361, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1362, %fd1360, %fd1351, %fd1361;
	mov.f64 	%fd1363, 0d3F81111111122322;
	fma.rn.f64 	%fd1364, %fd1362, %fd1351, %fd1363;
	mov.f64 	%fd1365, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1366, %fd1364, %fd1351, %fd1365;
	mov.f64 	%fd1367, 0d3FC5555555555511;
	fma.rn.f64 	%fd1368, %fd1366, %fd1351, %fd1367;
	mov.f64 	%fd1369, 0d3FE000000000000B;
	fma.rn.f64 	%fd1370, %fd1368, %fd1351, %fd1369;
	mov.f64 	%fd1371, 0d3FF0000000000000;
	fma.rn.f64 	%fd1372, %fd1370, %fd1351, %fd1371;
	fma.rn.f64 	%fd1373, %fd1372, %fd1351, %fd1371;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r248, %temp}, %fd1373;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd1373;
	}
	shl.b32 	%r1262, %r247, 20;
	add.s32 	%r1263, %r249, %r1262;
	mov.b64 	%fd2214, {%r248, %r1263};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1264}, %fd354;
	}
	mov.b32 	 %f42, %r1264;
	abs.f32 	%f13, %f42;
	setp.lt.f32	%p423, %f13, 0f4086232B;
	@%p423 bra 	BB35_384;

	setp.lt.f64	%p424, %fd354, 0d0000000000000000;
	add.f64 	%fd1374, %fd354, 0d7FF0000000000000;
	selp.f64	%fd2214, 0d0000000000000000, %fd1374, %p424;
	setp.geu.f32	%p425, %f13, 0f40874800;
	@%p425 bra 	BB35_384;

	shr.u32 	%r1265, %r247, 31;
	add.s32 	%r1266, %r247, %r1265;
	shr.s32 	%r1267, %r1266, 1;
	shl.b32 	%r1268, %r1267, 20;
	add.s32 	%r1269, %r1268, %r249;
	mov.b64 	%fd1375, {%r248, %r1269};
	sub.s32 	%r1270, %r247, %r1267;
	shl.b32 	%r1271, %r1270, 20;
	add.s32 	%r1272, %r1271, 1072693248;
	mov.u32 	%r1273, 0;
	mov.b64 	%fd1376, {%r1273, %r1272};
	mul.f64 	%fd2214, %fd1375, %fd1376;
	bra.uni 	BB35_384;

BB35_372:
	setp.gt.s32	%p429, %r251, -1;
	@%p429 bra 	BB35_375;

	cvt.rzi.f64.f64	%fd1377, %fd358;
	setp.neu.f64	%p430, %fd1377, %fd358;
	selp.f64	%fd2212, 0dFFF8000000000000, %fd2212, %p430;

BB35_375:
	mov.f64 	%fd365, %fd2212;
	add.f64 	%fd366, %fd358, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1283}, %fd366;
	}
	and.b32  	%r1284, %r1283, 2146435072;
	setp.ne.s32	%p433, %r1284, 2146435072;
	mov.f64 	%fd2211, %fd365;
	@%p433 bra 	BB35_382;

	setp.gtu.f64	%p434, %fd359, 0d7FF0000000000000;
	mov.f64 	%fd2211, %fd366;
	@%p434 bra 	BB35_382;

	abs.f64 	%fd367, %fd358;
	setp.gtu.f64	%p435, %fd367, 0d7FF0000000000000;
	mov.f64 	%fd2210, %fd366;
	mov.f64 	%fd2211, %fd2210;
	@%p435 bra 	BB35_382;

	setp.eq.f64	%p436, %fd367, 0d7FF0000000000000;
	@%p436 bra 	BB35_381;
	bra.uni 	BB35_379;

BB35_381:
	setp.eq.f64	%p438, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p439, %fd359, 0d3FF0000000000000;
	selp.b32	%r1291, 2146435072, 0, %p439;
	xor.b32  	%r1292, %r1291, 2146435072;
	setp.lt.s32	%p440, %r250, 0;
	selp.b32	%r1293, %r1292, %r1291, %p440;
	selp.b32	%r1294, 1072693248, %r1293, %p438;
	mov.u32 	%r1295, 0;
	mov.b64 	%fd2211, {%r1295, %r1294};
	bra.uni 	BB35_382;

BB35_379:
	setp.neu.f64	%p437, %fd359, 0d7FF0000000000000;
	mov.f64 	%fd2211, %fd365;
	@%p437 bra 	BB35_382;

	shr.s32 	%r1285, %r250, 31;
	and.b32  	%r1286, %r1285, -2146435072;
	add.s32 	%r1287, %r1286, 2146435072;
	or.b32  	%r1288, %r1287, -2147483648;
	selp.b32	%r1289, %r1288, %r1287, %p13;
	mov.u32 	%r1290, 0;
	mov.b64 	%fd2211, {%r1290, %r1289};

BB35_382:
	setp.eq.f64	%p441, %fd358, 0d0000000000000000;
	setp.eq.f64	%p442, %fd184, 0d3FF0000000000000;
	or.pred  	%p443, %p442, %p441;
	selp.f64	%fd2214, 0d3FF0000000000000, %fd2211, %p443;

BB35_384:
	add.f64 	%fd1378, %fd2214, 0dBFF0000000000000;
	mul.f64 	%fd2215, %fd1378, 0d4059000000000000;

BB35_385:
	and.b16  	%rs27, %rs44, 255;
	setp.eq.s16	%p444, %rs27, 0;
	@%p444 bra 	BB35_410;
	bra.uni 	BB35_386;

BB35_410:
	setp.eq.s32	%p473, %r532, 0;
	@%p473 bra 	BB35_412;
	bra.uni 	BB35_411;

BB35_412:
	setp.lt.s32	%p474, %r229, 30;
	setp.eq.s32	%p475, %r1239, 31;
	and.pred  	%p476, %p475, %p474;
	selp.b32	%r1343, 1, %r1239, %p476;
	selp.u32	%r1344, 1, 0, %p476;
	sub.s32 	%r1345, %r1236, %r230;
	sub.s32 	%r1346, %r1238, %r228;
	add.s32 	%r1347, %r1346, %r1344;
	mul.lo.s32 	%r1348, %r1347, 30;
	sub.s32 	%r1350, %r947, %r229;
	mov.u32 	%r1351, 0;
	max.s32 	%r1352, %r1351, %r1350;
	min.s32 	%r1353, %r947, %r1343;
	mad.lo.s32 	%r1354, %r1345, 360, %r1348;
	add.s32 	%r1355, %r1354, %r1352;
	add.s32 	%r1356, %r1355, %r1353;
	add.s32 	%r2233, %r1356, -30;
	bra.uni 	BB35_413;

BB35_386:
	setp.eq.s32	%p445, %r532, 0;
	@%p445 bra 	BB35_388;
	bra.uni 	BB35_387;

BB35_388:
	setp.lt.s32	%p446, %r535, 30;
	setp.eq.s32	%p447, %r1239, 31;
	and.pred  	%p448, %p447, %p446;
	selp.b32	%r1296, 1, %r1239, %p448;
	selp.u32	%r1297, 1, 0, %p448;
	sub.s32 	%r1298, %r1236, %r536;
	sub.s32 	%r1299, %r1238, %r534;
	add.s32 	%r1300, %r1299, %r1297;
	mul.lo.s32 	%r1301, %r1300, 30;
	min.s32 	%r1303, %r947, %r1296;
	mad.lo.s32 	%r1304, %r1298, 360, %r1301;
	mov.u32 	%r1305, 0;
	max.s32 	%r1306, %r1305, %r125;
	add.s32 	%r1307, %r1304, %r1306;
	add.s32 	%r1308, %r1307, %r1303;
	add.s32 	%r2232, %r1308, -30;
	bra.uni 	BB35_389;

BB35_411:
	sub.s32 	%r2233, %r1237, %r231;

BB35_413:
	cvt.rn.f64.s32	%fd1417, %r2233;
	div.rn.f64 	%fd396, %fd1417, 0d4076800000000000;
	setp.eq.s32	%p477, %r533, 0;
	@%p477 bra 	BB35_433;
	bra.uni 	BB35_414;

BB35_433:
	fma.rn.f64 	%fd2230, %fd2376, %fd396, 0d3FF0000000000000;
	bra.uni 	BB35_434;

BB35_387:
	sub.s32 	%r2232, %r1237, %r1;

BB35_389:
	cvt.rn.f64.s32	%fd1379, %r2232;
	div.rn.f64 	%fd376, %fd1379, 0d4076800000000000;
	setp.eq.s32	%p449, %r533, 0;
	@%p449 bra 	BB35_409;
	bra.uni 	BB35_390;

BB35_409:
	fma.rn.f64 	%fd2230, %fd2376, %fd376, 0d3FF0000000000000;
	bra.uni 	BB35_434;

BB35_414:
	setp.eq.s32	%p478, %r533, 1;
	@%p478 bra 	BB35_419;
	bra.uni 	BB35_415;

BB35_419:
	mul.f64 	%fd401, %fd396, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r267}, %fd401;
	}
	bfe.u32 	%r1369, %r267, 20, 11;
	add.s32 	%r1370, %r1369, -1012;
	mov.b64 	 %rd91, %fd401;
	shl.b64 	%rd26, %rd91, %r1370;
	setp.eq.s64	%p483, %rd26, -9223372036854775808;
	abs.f64 	%fd402, %fd349;
	// Callseq Start 68
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd402;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd401;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2229, [retval0+0];
	
	//{
	}// Callseq End 68
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd349;
	}
	setp.lt.s32	%p484, %r268, 0;
	and.pred  	%p15, %p484, %p483;
	@!%p15 bra 	BB35_421;
	bra.uni 	BB35_420;

BB35_420:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1371}, %fd2229;
	}
	xor.b32  	%r1372, %r1371, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1373, %temp}, %fd2229;
	}
	mov.b64 	%fd2229, {%r1373, %r1372};

BB35_421:
	mov.f64 	%fd2228, %fd2229;
	setp.eq.f64	%p485, %fd349, 0d0000000000000000;
	@%p485 bra 	BB35_424;
	bra.uni 	BB35_422;

BB35_424:
	selp.b32	%r1374, %r268, 0, %p483;
	or.b32  	%r1375, %r1374, 2146435072;
	setp.lt.s32	%p489, %r267, 0;
	selp.b32	%r1376, %r1375, %r1374, %p489;
	mov.u32 	%r1377, 0;
	mov.b64 	%fd2228, {%r1377, %r1376};
	bra.uni 	BB35_425;

BB35_390:
	setp.eq.s32	%p450, %r533, 1;
	@%p450 bra 	BB35_395;
	bra.uni 	BB35_391;

BB35_395:
	mul.f64 	%fd381, %fd376, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r259}, %fd381;
	}
	bfe.u32 	%r1321, %r259, 20, 11;
	add.s32 	%r1322, %r1321, -1012;
	mov.b64 	 %rd90, %fd381;
	shl.b64 	%rd25, %rd90, %r1322;
	setp.eq.s64	%p455, %rd25, -9223372036854775808;
	abs.f64 	%fd382, %fd349;
	// Callseq Start 67
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd382;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd381;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2222, [retval0+0];
	
	//{
	}// Callseq End 67
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r260}, %fd349;
	}
	setp.lt.s32	%p456, %r260, 0;
	and.pred  	%p14, %p456, %p455;
	@!%p14 bra 	BB35_397;
	bra.uni 	BB35_396;

BB35_396:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1323}, %fd2222;
	}
	xor.b32  	%r1324, %r1323, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1325, %temp}, %fd2222;
	}
	mov.b64 	%fd2222, {%r1325, %r1324};

BB35_397:
	mov.f64 	%fd2221, %fd2222;
	setp.eq.f64	%p457, %fd349, 0d0000000000000000;
	@%p457 bra 	BB35_400;
	bra.uni 	BB35_398;

BB35_400:
	selp.b32	%r1326, %r260, 0, %p455;
	or.b32  	%r1327, %r1326, 2146435072;
	setp.lt.s32	%p461, %r259, 0;
	selp.b32	%r1328, %r1327, %r1326, %p461;
	mov.u32 	%r1329, 0;
	mov.b64 	%fd2221, {%r1329, %r1328};
	bra.uni 	BB35_401;

BB35_415:
	mov.f64 	%fd2230, 0d0000000000000000;
	setp.ne.s32	%p479, %r533, 2;
	@%p479 bra 	BB35_434;

	mul.f64 	%fd397, %fd2376, %fd396;
	mov.f64 	%fd1419, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1420, %fd397, %fd1419;
	mov.f64 	%fd1421, 0d4338000000000000;
	add.rn.f64 	%fd1422, %fd1420, %fd1421;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r264, %temp}, %fd1422;
	}
	mov.f64 	%fd1423, 0dC338000000000000;
	add.rn.f64 	%fd1424, %fd1422, %fd1423;
	mov.f64 	%fd1425, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1426, %fd1424, %fd1425, %fd397;
	mov.f64 	%fd1427, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1428, %fd1424, %fd1427, %fd1426;
	mov.f64 	%fd1429, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1430, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1431, %fd1430, %fd1428, %fd1429;
	mov.f64 	%fd1432, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1433, %fd1431, %fd1428, %fd1432;
	mov.f64 	%fd1434, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1435, %fd1433, %fd1428, %fd1434;
	mov.f64 	%fd1436, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1437, %fd1435, %fd1428, %fd1436;
	mov.f64 	%fd1438, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1439, %fd1437, %fd1428, %fd1438;
	mov.f64 	%fd1440, 0d3F81111111122322;
	fma.rn.f64 	%fd1441, %fd1439, %fd1428, %fd1440;
	mov.f64 	%fd1442, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1443, %fd1441, %fd1428, %fd1442;
	mov.f64 	%fd1444, 0d3FC5555555555511;
	fma.rn.f64 	%fd1445, %fd1443, %fd1428, %fd1444;
	mov.f64 	%fd1446, 0d3FE000000000000B;
	fma.rn.f64 	%fd1447, %fd1445, %fd1428, %fd1446;
	mov.f64 	%fd1448, 0d3FF0000000000000;
	fma.rn.f64 	%fd1449, %fd1447, %fd1428, %fd1448;
	fma.rn.f64 	%fd1450, %fd1449, %fd1428, %fd1448;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r265, %temp}, %fd1450;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r266}, %fd1450;
	}
	shl.b32 	%r1357, %r264, 20;
	add.s32 	%r1358, %r266, %r1357;
	mov.b64 	%fd2230, {%r265, %r1358};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1359}, %fd397;
	}
	mov.b32 	 %f44, %r1359;
	abs.f32 	%f15, %f44;
	setp.lt.f32	%p480, %f15, 0f4086232B;
	@%p480 bra 	BB35_434;

	setp.lt.f64	%p481, %fd397, 0d0000000000000000;
	add.f64 	%fd1451, %fd397, 0d7FF0000000000000;
	selp.f64	%fd2230, 0d0000000000000000, %fd1451, %p481;
	setp.geu.f32	%p482, %f15, 0f40874800;
	@%p482 bra 	BB35_434;

	shr.u32 	%r1360, %r264, 31;
	add.s32 	%r1361, %r264, %r1360;
	shr.s32 	%r1362, %r1361, 1;
	shl.b32 	%r1363, %r1362, 20;
	add.s32 	%r1364, %r1363, %r266;
	mov.b64 	%fd1452, {%r265, %r1364};
	sub.s32 	%r1365, %r264, %r1362;
	shl.b32 	%r1366, %r1365, 20;
	add.s32 	%r1367, %r1366, 1072693248;
	mov.u32 	%r1368, 0;
	mov.b64 	%fd1453, {%r1368, %r1367};
	mul.f64 	%fd2230, %fd1452, %fd1453;
	bra.uni 	BB35_434;

BB35_391:
	mov.f64 	%fd2230, 0d0000000000000000;
	setp.ne.s32	%p451, %r533, 2;
	@%p451 bra 	BB35_434;

	mul.f64 	%fd377, %fd2376, %fd376;
	mov.f64 	%fd1381, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1382, %fd377, %fd1381;
	mov.f64 	%fd1383, 0d4338000000000000;
	add.rn.f64 	%fd1384, %fd1382, %fd1383;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r256, %temp}, %fd1384;
	}
	mov.f64 	%fd1385, 0dC338000000000000;
	add.rn.f64 	%fd1386, %fd1384, %fd1385;
	mov.f64 	%fd1387, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1388, %fd1386, %fd1387, %fd377;
	mov.f64 	%fd1389, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1390, %fd1386, %fd1389, %fd1388;
	mov.f64 	%fd1391, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1392, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1393, %fd1392, %fd1390, %fd1391;
	mov.f64 	%fd1394, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1395, %fd1393, %fd1390, %fd1394;
	mov.f64 	%fd1396, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1397, %fd1395, %fd1390, %fd1396;
	mov.f64 	%fd1398, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1399, %fd1397, %fd1390, %fd1398;
	mov.f64 	%fd1400, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1401, %fd1399, %fd1390, %fd1400;
	mov.f64 	%fd1402, 0d3F81111111122322;
	fma.rn.f64 	%fd1403, %fd1401, %fd1390, %fd1402;
	mov.f64 	%fd1404, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1405, %fd1403, %fd1390, %fd1404;
	mov.f64 	%fd1406, 0d3FC5555555555511;
	fma.rn.f64 	%fd1407, %fd1405, %fd1390, %fd1406;
	mov.f64 	%fd1408, 0d3FE000000000000B;
	fma.rn.f64 	%fd1409, %fd1407, %fd1390, %fd1408;
	mov.f64 	%fd1410, 0d3FF0000000000000;
	fma.rn.f64 	%fd1411, %fd1409, %fd1390, %fd1410;
	fma.rn.f64 	%fd1412, %fd1411, %fd1390, %fd1410;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r257, %temp}, %fd1412;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r258}, %fd1412;
	}
	shl.b32 	%r1309, %r256, 20;
	add.s32 	%r1310, %r258, %r1309;
	mov.b64 	%fd2230, {%r257, %r1310};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1311}, %fd377;
	}
	mov.b32 	 %f43, %r1311;
	abs.f32 	%f14, %f43;
	setp.lt.f32	%p452, %f14, 0f4086232B;
	@%p452 bra 	BB35_434;

	setp.lt.f64	%p453, %fd377, 0d0000000000000000;
	add.f64 	%fd1413, %fd377, 0d7FF0000000000000;
	selp.f64	%fd2230, 0d0000000000000000, %fd1413, %p453;
	setp.geu.f32	%p454, %f14, 0f40874800;
	@%p454 bra 	BB35_434;

	shr.u32 	%r1312, %r256, 31;
	add.s32 	%r1313, %r256, %r1312;
	shr.s32 	%r1314, %r1313, 1;
	shl.b32 	%r1315, %r1314, 20;
	add.s32 	%r1316, %r1315, %r258;
	mov.b64 	%fd1414, {%r257, %r1316};
	sub.s32 	%r1317, %r256, %r1314;
	shl.b32 	%r1318, %r1317, 20;
	add.s32 	%r1319, %r1318, 1072693248;
	mov.u32 	%r1320, 0;
	mov.b64 	%fd1415, {%r1320, %r1319};
	mul.f64 	%fd2230, %fd1414, %fd1415;
	bra.uni 	BB35_434;

BB35_422:
	setp.gt.s32	%p486, %r268, -1;
	@%p486 bra 	BB35_425;

	cvt.rzi.f64.f64	%fd1454, %fd401;
	setp.neu.f64	%p487, %fd1454, %fd401;
	selp.f64	%fd2228, 0dFFF8000000000000, %fd2228, %p487;

BB35_425:
	mov.f64 	%fd408, %fd2228;
	add.f64 	%fd409, %fd401, %fd349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1378}, %fd409;
	}
	and.b32  	%r1379, %r1378, 2146435072;
	setp.ne.s32	%p490, %r1379, 2146435072;
	mov.f64 	%fd2227, %fd408;
	@%p490 bra 	BB35_432;

	setp.gtu.f64	%p491, %fd402, 0d7FF0000000000000;
	mov.f64 	%fd2227, %fd409;
	@%p491 bra 	BB35_432;

	abs.f64 	%fd410, %fd401;
	setp.gtu.f64	%p492, %fd410, 0d7FF0000000000000;
	mov.f64 	%fd2226, %fd409;
	mov.f64 	%fd2227, %fd2226;
	@%p492 bra 	BB35_432;

	setp.eq.f64	%p493, %fd410, 0d7FF0000000000000;
	@%p493 bra 	BB35_431;
	bra.uni 	BB35_429;

BB35_431:
	setp.eq.f64	%p495, %fd349, 0dBFF0000000000000;
	setp.gt.f64	%p496, %fd402, 0d3FF0000000000000;
	selp.b32	%r1386, 2146435072, 0, %p496;
	xor.b32  	%r1387, %r1386, 2146435072;
	setp.lt.s32	%p497, %r267, 0;
	selp.b32	%r1388, %r1387, %r1386, %p497;
	selp.b32	%r1389, 1072693248, %r1388, %p495;
	mov.u32 	%r1390, 0;
	mov.b64 	%fd2227, {%r1390, %r1389};
	bra.uni 	BB35_432;

BB35_398:
	setp.gt.s32	%p458, %r260, -1;
	@%p458 bra 	BB35_401;

	cvt.rzi.f64.f64	%fd1416, %fd381;
	setp.neu.f64	%p459, %fd1416, %fd381;
	selp.f64	%fd2221, 0dFFF8000000000000, %fd2221, %p459;

BB35_401:
	mov.f64 	%fd388, %fd2221;
	add.f64 	%fd389, %fd381, %fd349;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1330}, %fd389;
	}
	and.b32  	%r1331, %r1330, 2146435072;
	setp.ne.s32	%p462, %r1331, 2146435072;
	mov.f64 	%fd2220, %fd388;
	@%p462 bra 	BB35_408;

	setp.gtu.f64	%p463, %fd382, 0d7FF0000000000000;
	mov.f64 	%fd2220, %fd389;
	@%p463 bra 	BB35_408;

	abs.f64 	%fd390, %fd381;
	setp.gtu.f64	%p464, %fd390, 0d7FF0000000000000;
	mov.f64 	%fd2219, %fd389;
	mov.f64 	%fd2220, %fd2219;
	@%p464 bra 	BB35_408;

	setp.eq.f64	%p465, %fd390, 0d7FF0000000000000;
	@%p465 bra 	BB35_407;
	bra.uni 	BB35_405;

BB35_407:
	setp.eq.f64	%p467, %fd349, 0dBFF0000000000000;
	setp.gt.f64	%p468, %fd382, 0d3FF0000000000000;
	selp.b32	%r1338, 2146435072, 0, %p468;
	xor.b32  	%r1339, %r1338, 2146435072;
	setp.lt.s32	%p469, %r259, 0;
	selp.b32	%r1340, %r1339, %r1338, %p469;
	selp.b32	%r1341, 1072693248, %r1340, %p467;
	mov.u32 	%r1342, 0;
	mov.b64 	%fd2220, {%r1342, %r1341};
	bra.uni 	BB35_408;

BB35_429:
	setp.neu.f64	%p494, %fd402, 0d7FF0000000000000;
	mov.f64 	%fd2227, %fd408;
	@%p494 bra 	BB35_432;

	shr.s32 	%r1380, %r267, 31;
	and.b32  	%r1381, %r1380, -2146435072;
	add.s32 	%r1382, %r1381, 2146435072;
	or.b32  	%r1383, %r1382, -2147483648;
	selp.b32	%r1384, %r1383, %r1382, %p15;
	mov.u32 	%r1385, 0;
	mov.b64 	%fd2227, {%r1385, %r1384};

BB35_432:
	setp.eq.f64	%p498, %fd401, 0d0000000000000000;
	setp.eq.f64	%p499, %fd349, 0d3FF0000000000000;
	or.pred  	%p500, %p499, %p498;
	selp.f64	%fd2230, 0d3FF0000000000000, %fd2227, %p500;
	bra.uni 	BB35_434;

BB35_405:
	setp.neu.f64	%p466, %fd382, 0d7FF0000000000000;
	mov.f64 	%fd2220, %fd388;
	@%p466 bra 	BB35_408;

	shr.s32 	%r1332, %r259, 31;
	and.b32  	%r1333, %r1332, -2146435072;
	add.s32 	%r1334, %r1333, 2146435072;
	or.b32  	%r1335, %r1334, -2147483648;
	selp.b32	%r1336, %r1335, %r1334, %p14;
	mov.u32 	%r1337, 0;
	mov.b64 	%fd2220, {%r1337, %r1336};

BB35_408:
	setp.eq.f64	%p470, %fd381, 0d0000000000000000;
	setp.eq.f64	%p471, %fd349, 0d3FF0000000000000;
	or.pred  	%p472, %p471, %p470;
	selp.f64	%fd2230, 0d3FF0000000000000, %fd2220, %p472;

BB35_434:
	rcp.rn.f64 	%fd1455, %fd2230;
	mul.f64 	%fd2206, %fd2206, %fd1455;
	fma.rn.f64 	%fd2204, %fd2215, %fd2206, %fd2204;
	mov.u16 	%rs44, 0;
	mov.u32 	%r2198, %r232;
	mov.u32 	%r2208, %r233;
	mov.u32 	%r2218, %r234;
	mov.u32 	%r2228, %r235;

BB35_435:
	mov.u32 	%r2227, %r2228;
	mov.u32 	%r2217, %r2218;
	mov.u32 	%r2207, %r2208;
	mov.u32 	%r2197, %r2198;
	mov.f64 	%fd2203, %fd2204;
	add.s32 	%r2190, %r2190, 1;
	setp.lt.s32	%p501, %r2190, %r544;
	mov.f64 	%fd2189, %fd2203;
	mov.f64 	%fd2202, %fd2189;
	mov.u32 	%r2199, %r2197;
	mov.u32 	%r2209, %r2207;
	mov.u32 	%r2219, %r2217;
	mov.u32 	%r2229, %r2227;
	@%p501 bra 	BB35_358;

BB35_436:
	mov.u32 	%r2230, %r2229;
	mov.u32 	%r2220, %r2219;
	mov.u32 	%r2210, %r2209;
	mov.u32 	%r2200, %r2199;
	mov.f64 	%fd421, %fd2202;
	sub.f64 	%fd2205, %fd31, %fd421;
	mov.f64 	%fd2248, %fd1336;
	mov.f64 	%fd2199, %fd1336;
	@%p66 bra 	BB35_501;

	div.rn.f64 	%fd1460, %fd2376, %fd796;
	add.f64 	%fd423, %fd1460, 0d3FF0000000000000;
	mov.f64 	%fd2200, 0d0000000000000000;
	mov.f64 	%fd2248, %fd2200;
	mov.u32 	%r2234, 0;

BB35_438:
	mov.f64 	%fd2184, %fd2200;
	mov.f64 	%fd2201, %fd2184;
	mul.wide.s32 	%rd92, %r2234, 56;
	add.s64 	%rd93, %rd1, %rd92;
	add.s64 	%rd28, %rd93, 12;
	ld.u32 	%r1392, [%rd93+12];
	setp.gt.s32	%p503, %r1, %r1392;
	@%p503 bra 	BB35_500;

	setp.eq.s32	%p504, %r532, 0;
	ld.v2.u32 	{%r1393, %r1394}, [%rd28+-4];
	ld.v2.u32 	{%r1395, %r1396}, [%rd28+-12];
	@%p504 bra 	BB35_441;
	bra.uni 	BB35_440;

BB35_441:
	setp.lt.s32	%p505, %r535, 30;
	setp.eq.s32	%p506, %r1396, 31;
	and.pred  	%p507, %p506, %p505;
	selp.b32	%r1397, 1, %r1396, %p507;
	selp.u32	%r1398, 1, 0, %p507;
	sub.s32 	%r1399, %r1393, %r536;
	sub.s32 	%r1400, %r1395, %r534;
	add.s32 	%r1401, %r1400, %r1398;
	mul.lo.s32 	%r1402, %r1401, 30;
	min.s32 	%r1404, %r947, %r1397;
	mad.lo.s32 	%r1405, %r1399, 360, %r1402;
	mov.u32 	%r1406, 0;
	max.s32 	%r1407, %r1406, %r125;
	add.s32 	%r1408, %r1405, %r1407;
	add.s32 	%r1409, %r1408, %r1404;
	add.s32 	%r2235, %r1409, -30;
	bra.uni 	BB35_442;

BB35_440:
	sub.s32 	%r2235, %r1394, %r1;

BB35_442:
	cvt.rn.f64.s32	%fd1461, %r2235;
	div.rn.f64 	%fd426, %fd1461, 0d4076800000000000;
	ld.f64 	%fd2239, [%rd28+36];
	setp.neu.f64	%p508, %fd2239, 0dBFF0000000000000;
	@%p508 bra 	BB35_468;

	setp.eq.s32	%p509, %r543, 0;
	ld.v2.u32 	{%r1410, %r1411}, [%rd28+12];
	ld.v2.u32 	{%r1412, %r1413}, [%rd28+4];
	ld.v2.u32 	{%r1414, %r1415}, [%rd28+28];
	ld.v2.u32 	{%r1416, %r1417}, [%rd28+20];
	@%p509 bra 	BB35_445;
	bra.uni 	BB35_444;

BB35_445:
	setp.lt.s32	%p510, %r1413, 30;
	setp.eq.s32	%p511, %r1417, 31;
	and.pred  	%p512, %p511, %p510;
	selp.b32	%r1418, 1, %r1417, %p512;
	selp.u32	%r1419, 1, 0, %p512;
	sub.s32 	%r1420, %r1414, %r1410;
	sub.s32 	%r1421, %r1416, %r1412;
	add.s32 	%r1422, %r1421, %r1419;
	mul.lo.s32 	%r1423, %r1422, 30;
	sub.s32 	%r1425, %r947, %r1413;
	mov.u32 	%r1426, 0;
	max.s32 	%r1427, %r1426, %r1425;
	min.s32 	%r1428, %r947, %r1418;
	mad.lo.s32 	%r1429, %r1420, 360, %r1423;
	add.s32 	%r1430, %r1429, %r1427;
	add.s32 	%r1431, %r1430, %r1428;
	add.s32 	%r2236, %r1431, -30;
	bra.uni 	BB35_446;

BB35_444:
	sub.s32 	%r2236, %r1415, %r1411;

BB35_446:
	cvt.rn.f64.s32	%fd1462, %r2236;
	div.rn.f64 	%fd428, %fd1462, 0d4076800000000000;
	setp.eq.s32	%p513, %r540, 0;
	@%p513 bra 	BB35_466;
	bra.uni 	BB35_447;

BB35_466:
	fma.rn.f64 	%fd2238, %fd798, %fd428, 0d3FF0000000000000;
	bra.uni 	BB35_467;

BB35_447:
	setp.eq.s32	%p514, %r540, 1;
	@%p514 bra 	BB35_452;
	bra.uni 	BB35_448;

BB35_452:
	mul.f64 	%fd433, %fd799, %fd428;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r300}, %fd433;
	}
	bfe.u32 	%r1444, %r300, 20, 11;
	add.s32 	%r1445, %r1444, -1012;
	mov.b64 	 %rd94, %fd433;
	shl.b64 	%rd29, %rd94, %r1445;
	setp.eq.s64	%p519, %rd29, -9223372036854775808;
	abs.f64 	%fd434, %fd184;
	// Callseq Start 69
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd434;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd433;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2237, [retval0+0];
	
	//{
	}// Callseq End 69
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r301}, %fd184;
	}
	setp.lt.s32	%p520, %r301, 0;
	and.pred  	%p16, %p520, %p519;
	@!%p16 bra 	BB35_454;
	bra.uni 	BB35_453;

BB35_453:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1446}, %fd2237;
	}
	xor.b32  	%r1447, %r1446, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1448, %temp}, %fd2237;
	}
	mov.b64 	%fd2237, {%r1448, %r1447};

BB35_454:
	mov.f64 	%fd2236, %fd2237;
	setp.eq.f64	%p521, %fd184, 0d0000000000000000;
	@%p521 bra 	BB35_457;
	bra.uni 	BB35_455;

BB35_457:
	selp.b32	%r1449, %r301, 0, %p519;
	or.b32  	%r1450, %r1449, 2146435072;
	setp.lt.s32	%p525, %r300, 0;
	selp.b32	%r1451, %r1450, %r1449, %p525;
	mov.u32 	%r1452, 0;
	mov.b64 	%fd2236, {%r1452, %r1451};
	bra.uni 	BB35_458;

BB35_448:
	mov.f64 	%fd2238, 0d0000000000000000;
	setp.ne.s32	%p515, %r540, 2;
	@%p515 bra 	BB35_467;

	mul.f64 	%fd429, %fd798, %fd428;
	mov.f64 	%fd1464, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1465, %fd429, %fd1464;
	mov.f64 	%fd1466, 0d4338000000000000;
	add.rn.f64 	%fd1467, %fd1465, %fd1466;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r297, %temp}, %fd1467;
	}
	mov.f64 	%fd1468, 0dC338000000000000;
	add.rn.f64 	%fd1469, %fd1467, %fd1468;
	mov.f64 	%fd1470, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1471, %fd1469, %fd1470, %fd429;
	mov.f64 	%fd1472, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1473, %fd1469, %fd1472, %fd1471;
	mov.f64 	%fd1474, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1475, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1476, %fd1475, %fd1473, %fd1474;
	mov.f64 	%fd1477, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1478, %fd1476, %fd1473, %fd1477;
	mov.f64 	%fd1479, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1480, %fd1478, %fd1473, %fd1479;
	mov.f64 	%fd1481, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1482, %fd1480, %fd1473, %fd1481;
	mov.f64 	%fd1483, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1484, %fd1482, %fd1473, %fd1483;
	mov.f64 	%fd1485, 0d3F81111111122322;
	fma.rn.f64 	%fd1486, %fd1484, %fd1473, %fd1485;
	mov.f64 	%fd1487, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1488, %fd1486, %fd1473, %fd1487;
	mov.f64 	%fd1489, 0d3FC5555555555511;
	fma.rn.f64 	%fd1490, %fd1488, %fd1473, %fd1489;
	mov.f64 	%fd1491, 0d3FE000000000000B;
	fma.rn.f64 	%fd1492, %fd1490, %fd1473, %fd1491;
	mov.f64 	%fd1493, 0d3FF0000000000000;
	fma.rn.f64 	%fd1494, %fd1492, %fd1473, %fd1493;
	fma.rn.f64 	%fd1495, %fd1494, %fd1473, %fd1493;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r298, %temp}, %fd1495;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r299}, %fd1495;
	}
	shl.b32 	%r1432, %r297, 20;
	add.s32 	%r1433, %r299, %r1432;
	mov.b64 	%fd2238, {%r298, %r1433};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1434}, %fd429;
	}
	mov.b32 	 %f45, %r1434;
	abs.f32 	%f16, %f45;
	setp.lt.f32	%p516, %f16, 0f4086232B;
	@%p516 bra 	BB35_467;

	setp.lt.f64	%p517, %fd429, 0d0000000000000000;
	add.f64 	%fd1496, %fd429, 0d7FF0000000000000;
	selp.f64	%fd2238, 0d0000000000000000, %fd1496, %p517;
	setp.geu.f32	%p518, %f16, 0f40874800;
	@%p518 bra 	BB35_467;

	shr.u32 	%r1435, %r297, 31;
	add.s32 	%r1436, %r297, %r1435;
	shr.s32 	%r1437, %r1436, 1;
	shl.b32 	%r1438, %r1437, 20;
	add.s32 	%r1439, %r1438, %r299;
	mov.b64 	%fd1497, {%r298, %r1439};
	sub.s32 	%r1440, %r297, %r1437;
	shl.b32 	%r1441, %r1440, 20;
	add.s32 	%r1442, %r1441, 1072693248;
	mov.u32 	%r1443, 0;
	mov.b64 	%fd1498, {%r1443, %r1442};
	mul.f64 	%fd2238, %fd1497, %fd1498;
	bra.uni 	BB35_467;

BB35_455:
	setp.gt.s32	%p522, %r301, -1;
	@%p522 bra 	BB35_458;

	cvt.rzi.f64.f64	%fd1499, %fd433;
	setp.neu.f64	%p523, %fd1499, %fd433;
	selp.f64	%fd2236, 0dFFF8000000000000, %fd2236, %p523;

BB35_458:
	mov.f64 	%fd440, %fd2236;
	add.f64 	%fd441, %fd433, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1453}, %fd441;
	}
	and.b32  	%r1454, %r1453, 2146435072;
	setp.ne.s32	%p526, %r1454, 2146435072;
	mov.f64 	%fd2235, %fd440;
	@%p526 bra 	BB35_465;

	setp.gtu.f64	%p527, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd2235, %fd441;
	@%p527 bra 	BB35_465;

	abs.f64 	%fd442, %fd433;
	setp.gtu.f64	%p528, %fd442, 0d7FF0000000000000;
	mov.f64 	%fd2234, %fd441;
	mov.f64 	%fd2235, %fd2234;
	@%p528 bra 	BB35_465;

	setp.eq.f64	%p529, %fd442, 0d7FF0000000000000;
	@%p529 bra 	BB35_464;
	bra.uni 	BB35_462;

BB35_464:
	setp.eq.f64	%p531, %fd184, 0dBFF0000000000000;
	setp.gt.f64	%p532, %fd434, 0d3FF0000000000000;
	selp.b32	%r1461, 2146435072, 0, %p532;
	xor.b32  	%r1462, %r1461, 2146435072;
	setp.lt.s32	%p533, %r300, 0;
	selp.b32	%r1463, %r1462, %r1461, %p533;
	selp.b32	%r1464, 1072693248, %r1463, %p531;
	mov.u32 	%r1465, 0;
	mov.b64 	%fd2235, {%r1465, %r1464};
	bra.uni 	BB35_465;

BB35_462:
	setp.neu.f64	%p530, %fd434, 0d7FF0000000000000;
	mov.f64 	%fd2235, %fd440;
	@%p530 bra 	BB35_465;

	shr.s32 	%r1455, %r300, 31;
	and.b32  	%r1456, %r1455, -2146435072;
	add.s32 	%r1457, %r1456, 2146435072;
	or.b32  	%r1458, %r1457, -2147483648;
	selp.b32	%r1459, %r1458, %r1457, %p16;
	mov.u32 	%r1460, 0;
	mov.b64 	%fd2235, {%r1460, %r1459};

BB35_465:
	setp.eq.f64	%p534, %fd433, 0d0000000000000000;
	setp.eq.f64	%p535, %fd184, 0d3FF0000000000000;
	or.pred  	%p536, %p535, %p534;
	selp.f64	%fd2238, 0d3FF0000000000000, %fd2235, %p536;

BB35_467:
	add.f64 	%fd1500, %fd2238, 0dBFF0000000000000;
	mul.f64 	%fd2239, %fd1500, 0d4059000000000000;

BB35_468:
	setp.eq.s32	%p537, %r533, 0;
	@%p537 bra 	BB35_488;
	bra.uni 	BB35_469;

BB35_488:
	fma.rn.f64 	%fd2247, %fd2376, %fd426, 0d3FF0000000000000;
	bra.uni 	BB35_489;

BB35_469:
	setp.eq.s32	%p538, %r533, 1;
	@%p538 bra 	BB35_474;
	bra.uni 	BB35_470;

BB35_474:
	mul.f64 	%fd455, %fd426, %fd796;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd455;
	}
	bfe.u32 	%r1478, %r305, 20, 11;
	add.s32 	%r1479, %r1478, -1012;
	mov.b64 	 %rd95, %fd455;
	shl.b64 	%rd30, %rd95, %r1479;
	setp.eq.s64	%p543, %rd30, -9223372036854775808;
	abs.f64 	%fd456, %fd423;
	// Callseq Start 70
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd456;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd455;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2246, [retval0+0];
	
	//{
	}// Callseq End 70
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r306}, %fd423;
	}
	setp.lt.s32	%p544, %r306, 0;
	and.pred  	%p17, %p544, %p543;
	@!%p17 bra 	BB35_476;
	bra.uni 	BB35_475;

BB35_475:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1480}, %fd2246;
	}
	xor.b32  	%r1481, %r1480, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1482, %temp}, %fd2246;
	}
	mov.b64 	%fd2246, {%r1482, %r1481};

BB35_476:
	mov.f64 	%fd2245, %fd2246;
	setp.eq.f64	%p545, %fd423, 0d0000000000000000;
	@%p545 bra 	BB35_479;
	bra.uni 	BB35_477;

BB35_479:
	selp.b32	%r1483, %r306, 0, %p543;
	or.b32  	%r1484, %r1483, 2146435072;
	setp.lt.s32	%p549, %r305, 0;
	selp.b32	%r1485, %r1484, %r1483, %p549;
	mov.u32 	%r1486, 0;
	mov.b64 	%fd2245, {%r1486, %r1485};
	bra.uni 	BB35_480;

BB35_470:
	mov.f64 	%fd2247, 0d0000000000000000;
	setp.ne.s32	%p539, %r533, 2;
	@%p539 bra 	BB35_489;

	mul.f64 	%fd451, %fd2376, %fd426;
	mov.f64 	%fd1502, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1503, %fd451, %fd1502;
	mov.f64 	%fd1504, 0d4338000000000000;
	add.rn.f64 	%fd1505, %fd1503, %fd1504;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r302, %temp}, %fd1505;
	}
	mov.f64 	%fd1506, 0dC338000000000000;
	add.rn.f64 	%fd1507, %fd1505, %fd1506;
	mov.f64 	%fd1508, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1509, %fd1507, %fd1508, %fd451;
	mov.f64 	%fd1510, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1511, %fd1507, %fd1510, %fd1509;
	mov.f64 	%fd1512, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1513, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1514, %fd1513, %fd1511, %fd1512;
	mov.f64 	%fd1515, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1516, %fd1514, %fd1511, %fd1515;
	mov.f64 	%fd1517, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1518, %fd1516, %fd1511, %fd1517;
	mov.f64 	%fd1519, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1520, %fd1518, %fd1511, %fd1519;
	mov.f64 	%fd1521, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1522, %fd1520, %fd1511, %fd1521;
	mov.f64 	%fd1523, 0d3F81111111122322;
	fma.rn.f64 	%fd1524, %fd1522, %fd1511, %fd1523;
	mov.f64 	%fd1525, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1526, %fd1524, %fd1511, %fd1525;
	mov.f64 	%fd1527, 0d3FC5555555555511;
	fma.rn.f64 	%fd1528, %fd1526, %fd1511, %fd1527;
	mov.f64 	%fd1529, 0d3FE000000000000B;
	fma.rn.f64 	%fd1530, %fd1528, %fd1511, %fd1529;
	mov.f64 	%fd1531, 0d3FF0000000000000;
	fma.rn.f64 	%fd1532, %fd1530, %fd1511, %fd1531;
	fma.rn.f64 	%fd1533, %fd1532, %fd1511, %fd1531;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r303, %temp}, %fd1533;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r304}, %fd1533;
	}
	shl.b32 	%r1466, %r302, 20;
	add.s32 	%r1467, %r304, %r1466;
	mov.b64 	%fd2247, {%r303, %r1467};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1468}, %fd451;
	}
	mov.b32 	 %f46, %r1468;
	abs.f32 	%f17, %f46;
	setp.lt.f32	%p540, %f17, 0f4086232B;
	@%p540 bra 	BB35_489;

	setp.lt.f64	%p541, %fd451, 0d0000000000000000;
	add.f64 	%fd1534, %fd451, 0d7FF0000000000000;
	selp.f64	%fd2247, 0d0000000000000000, %fd1534, %p541;
	setp.geu.f32	%p542, %f17, 0f40874800;
	@%p542 bra 	BB35_489;

	shr.u32 	%r1469, %r302, 31;
	add.s32 	%r1470, %r302, %r1469;
	shr.s32 	%r1471, %r1470, 1;
	shl.b32 	%r1472, %r1471, 20;
	add.s32 	%r1473, %r1472, %r304;
	mov.b64 	%fd1535, {%r303, %r1473};
	sub.s32 	%r1474, %r302, %r1471;
	shl.b32 	%r1475, %r1474, 20;
	add.s32 	%r1476, %r1475, 1072693248;
	mov.u32 	%r1477, 0;
	mov.b64 	%fd1536, {%r1477, %r1476};
	mul.f64 	%fd2247, %fd1535, %fd1536;
	bra.uni 	BB35_489;

BB35_477:
	setp.gt.s32	%p546, %r306, -1;
	@%p546 bra 	BB35_480;

	cvt.rzi.f64.f64	%fd1537, %fd455;
	setp.neu.f64	%p547, %fd1537, %fd455;
	selp.f64	%fd2245, 0dFFF8000000000000, %fd2245, %p547;

BB35_480:
	mov.f64 	%fd462, %fd2245;
	add.f64 	%fd463, %fd455, %fd423;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1487}, %fd463;
	}
	and.b32  	%r1488, %r1487, 2146435072;
	setp.ne.s32	%p550, %r1488, 2146435072;
	mov.f64 	%fd2244, %fd462;
	@%p550 bra 	BB35_487;

	setp.gtu.f64	%p551, %fd456, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd463;
	@%p551 bra 	BB35_487;

	abs.f64 	%fd464, %fd455;
	setp.gtu.f64	%p552, %fd464, 0d7FF0000000000000;
	mov.f64 	%fd2243, %fd463;
	mov.f64 	%fd2244, %fd2243;
	@%p552 bra 	BB35_487;

	setp.eq.f64	%p553, %fd464, 0d7FF0000000000000;
	@%p553 bra 	BB35_486;
	bra.uni 	BB35_484;

BB35_486:
	setp.eq.f64	%p555, %fd423, 0dBFF0000000000000;
	setp.gt.f64	%p556, %fd456, 0d3FF0000000000000;
	selp.b32	%r1495, 2146435072, 0, %p556;
	xor.b32  	%r1496, %r1495, 2146435072;
	setp.lt.s32	%p557, %r305, 0;
	selp.b32	%r1497, %r1496, %r1495, %p557;
	selp.b32	%r1498, 1072693248, %r1497, %p555;
	mov.u32 	%r1499, 0;
	mov.b64 	%fd2244, {%r1499, %r1498};
	bra.uni 	BB35_487;

BB35_484:
	setp.neu.f64	%p554, %fd456, 0d7FF0000000000000;
	mov.f64 	%fd2244, %fd462;
	@%p554 bra 	BB35_487;

	shr.s32 	%r1489, %r305, 31;
	and.b32  	%r1490, %r1489, -2146435072;
	add.s32 	%r1491, %r1490, 2146435072;
	or.b32  	%r1492, %r1491, -2147483648;
	selp.b32	%r1493, %r1492, %r1491, %p17;
	mov.u32 	%r1494, 0;
	mov.b64 	%fd2244, {%r1494, %r1493};

BB35_487:
	setp.eq.f64	%p558, %fd455, 0d0000000000000000;
	setp.eq.f64	%p559, %fd423, 0d3FF0000000000000;
	or.pred  	%p560, %p559, %p558;
	selp.f64	%fd2247, 0d3FF0000000000000, %fd2244, %p560;

BB35_489:
	rcp.rn.f64 	%fd471, %fd2247;
	mul.f64 	%fd472, %fd2239, %fd471;
	add.f64 	%fd2201, %fd2201, %fd472;
	@%p537 bra 	BB35_498;
	bra.uni 	BB35_490;

BB35_498:
	mul.f64 	%fd1545, %fd471, %fd472;
	mul.f64 	%fd1546, %fd426, %fd1545;
	sub.f64 	%fd2248, %fd2248, %fd1546;
	bra.uni 	BB35_499;

BB35_490:
	setp.eq.s32	%p562, %r533, 1;
	@%p562 bra 	BB35_497;
	bra.uni 	BB35_491;

BB35_497:
	mul.f64 	%fd1542, %fd426, %fd2239;
	mul.f64 	%fd1543, %fd1542, %fd471;
	div.rn.f64 	%fd1544, %fd1543, %fd423;
	sub.f64 	%fd2248, %fd2248, %fd1544;
	bra.uni 	BB35_499;

BB35_491:
	setp.eq.s32	%p563, %r533, 2;
	@%p563 bra 	BB35_496;
	bra.uni 	BB35_492;

BB35_496:
	mul.f64 	%fd1541, %fd426, %fd472;
	sub.f64 	%fd2248, %fd2248, %fd1541;
	bra.uni 	BB35_499;

BB35_492:
	setp.ne.s32	%p564, %r533, 3;
	@%p564 bra 	BB35_500;

	setp.gtu.f64	%p565, %fd426, %fd334;
	@%p565 bra 	BB35_495;
	bra.uni 	BB35_494;

BB35_495:
	mul.f64 	%fd1539, %fd426, %fd2239;
	mul.f64 	%fd1540, %fd1539, %fd471;
	div.rn.f64 	%fd475, %fd1540, %fd423;
	sub.f64 	%fd2248, %fd2248, %fd475;
	bra.uni 	BB35_499;

BB35_494:
	mul.f64 	%fd1538, %fd471, %fd472;
	mul.f64 	%fd474, %fd426, %fd1538;
	sub.f64 	%fd2248, %fd2248, %fd474;

BB35_499:

BB35_500:
	mov.f64 	%fd2200, %fd2201;
	add.s32 	%r2234, %r2234, 1;
	setp.lt.s32	%p566, %r2234, %r544;
	mov.f64 	%fd2199, %fd2200;
	@%p566 bra 	BB35_438;

BB35_501:
	setp.eq.f64	%p567, %fd2199, 0d0000000000000000;
	mov.f64 	%fd2191, %fd1336;
	@%p567 bra 	BB35_503;

	neg.f64 	%fd1548, %fd2248;
	div.rn.f64 	%fd2191, %fd1548, %fd2199;

BB35_503:
	mov.f64 	%fd2190, %fd2191;
	setp.lt.f64	%p568, %fd2205, 0d0000000000000000;
	selp.f64	%fd2155, %fd2155, %fd2376, %p568;
	selp.f64	%fd2154, %fd2376, %fd2154, %p568;
	setp.lt.s32	%p569, %r2515, %r538;
	mov.f64 	%fd2372, %fd2376;
	@%p569 bra 	BB35_351;

BB35_835:
	st.param.f64	[func_retval0+0], %fd2372;
	ret;
}

	// .globl	_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid
.visible .func  (.param .b64 func_retval0) _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid(
	.param .align 8 .b8 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_0[40],
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_1,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_2,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_3,
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_4,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_5,
	.param .align 4 .b8 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_6[16],
	.param .align 4 .b8 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_7[16],
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_8,
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_9,
	.param .b32 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_10,
	.param .b64 _Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_11
)
{
	.reg .pred 	%p<894>;
	.reg .b16 	%rs<49>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<2426>;
	.reg .f64 	%fd<2289>;
	.reg .b64 	%rd<97>;


	ld.param.u32 	%r517, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_0+36];
	ld.param.u32 	%r1, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_0+24];
	ld.param.f64 	%fd2, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_0+16];
	ld.param.f64 	%fd1, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_0+8];
	ld.param.u64 	%rd48, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_0];
	ld.param.f64 	%fd768, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_1];
	ld.param.u32 	%r518, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_2];
	ld.param.u32 	%r519, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_3];
	ld.param.f64 	%fd769, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_4];
	ld.param.u32 	%r523, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_6+12];
	ld.param.u32 	%r527, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_7+12];
	ld.param.u32 	%r526, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_7+8];
	ld.param.u32 	%r525, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_7+4];
	ld.param.u32 	%r524, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_7];
	ld.param.u32 	%r528, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_8];
	ld.param.u32 	%r529, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_10];
	ld.param.f64 	%fd2279, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_11];
	mov.f64 	%fd1990, 0d0000000000000000;
	setp.lt.s32	%p29, %r528, 1;
	@%p29 bra 	BB36_80;

	div.rn.f64 	%fd775, %fd1, %fd2;
	add.f64 	%fd3, %fd775, 0d3FF0000000000000;
	div.rn.f64 	%fd776, %fd2279, %fd769;
	add.f64 	%fd4, %fd776, 0d3FF0000000000000;
	mov.f64 	%fd1990, 0d0000000000000000;
	mov.f64 	%fd1965, 0d3FF0000000000000;
	mov.u16 	%rs41, 1;
	mov.u32 	%r2059, 0;

BB36_2:
	mul.wide.s32 	%rd49, %r2059, 56;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd1, %rd50, 12;
	ld.u32 	%r539, [%rd50+12];
	setp.gt.s32	%p30, %r523, %r539;
	@%p30 bra 	BB36_79;

	ld.v2.u32 	{%r540, %r541}, [%rd1+-4];
	ld.v2.u32 	{%r542, %r543}, [%rd1+-12];
	ld.f64 	%fd1974, [%rd1+36];
	setp.neu.f64	%p31, %fd1974, 0dBFF0000000000000;
	@%p31 bra 	BB36_29;

	setp.eq.s32	%p32, %r517, 0;
	ld.v2.u32 	{%r544, %r545}, [%rd1+12];
	ld.v2.u32 	{%r546, %r547}, [%rd1+4];
	ld.v2.u32 	{%r548, %r549}, [%rd1+28];
	ld.v2.u32 	{%r550, %r551}, [%rd1+20];
	@%p32 bra 	BB36_6;
	bra.uni 	BB36_5;

BB36_6:
	setp.lt.s32	%p33, %r547, 30;
	setp.eq.s32	%p34, %r551, 31;
	and.pred  	%p35, %p34, %p33;
	selp.b32	%r552, 1, %r551, %p35;
	selp.u32	%r553, 1, 0, %p35;
	sub.s32 	%r554, %r548, %r544;
	sub.s32 	%r555, %r550, %r546;
	add.s32 	%r556, %r555, %r553;
	mul.lo.s32 	%r557, %r556, 30;
	mov.u32 	%r558, 30;
	sub.s32 	%r559, %r558, %r547;
	mov.u32 	%r560, 0;
	max.s32 	%r561, %r560, %r559;
	min.s32 	%r562, %r558, %r552;
	mad.lo.s32 	%r563, %r554, 360, %r557;
	add.s32 	%r564, %r563, %r561;
	add.s32 	%r565, %r564, %r562;
	add.s32 	%r2064, %r565, -30;
	bra.uni 	BB36_7;

BB36_5:
	sub.s32 	%r2064, %r549, %r545;

BB36_7:
	cvt.rn.f64.s32	%fd777, %r2064;
	div.rn.f64 	%fd8, %fd777, 0d4076800000000000;
	setp.eq.s32	%p36, %r1, 0;
	@%p36 bra 	BB36_27;
	bra.uni 	BB36_8;

BB36_27:
	fma.rn.f64 	%fd1973, %fd1, %fd8, 0d3FF0000000000000;
	bra.uni 	BB36_28;

BB36_8:
	setp.eq.s32	%p37, %r1, 1;
	@%p37 bra 	BB36_13;
	bra.uni 	BB36_9;

BB36_13:
	mul.f64 	%fd13, %fd2, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd13;
	}
	bfe.u32 	%r578, %r25, 20, 11;
	add.s32 	%r579, %r578, -1012;
	mov.b64 	 %rd51, %fd13;
	shl.b64 	%rd2, %rd51, %r579;
	setp.eq.s64	%p42, %rd2, -9223372036854775808;
	abs.f64 	%fd14, %fd3;
	// Callseq Start 83
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1972, [retval0+0];
	
	//{
	}// Callseq End 83
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd3;
	}
	setp.lt.s32	%p43, %r26, 0;
	and.pred  	%p1, %p43, %p42;
	@!%p1 bra 	BB36_15;
	bra.uni 	BB36_14;

BB36_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r580}, %fd1972;
	}
	xor.b32  	%r581, %r580, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r582, %temp}, %fd1972;
	}
	mov.b64 	%fd1972, {%r582, %r581};

BB36_15:
	mov.f64 	%fd1971, %fd1972;
	setp.eq.f64	%p44, %fd3, 0d0000000000000000;
	@%p44 bra 	BB36_18;
	bra.uni 	BB36_16;

BB36_18:
	selp.b32	%r583, %r26, 0, %p42;
	or.b32  	%r584, %r583, 2146435072;
	setp.lt.s32	%p48, %r25, 0;
	selp.b32	%r585, %r584, %r583, %p48;
	mov.u32 	%r586, 0;
	mov.b64 	%fd1971, {%r586, %r585};
	bra.uni 	BB36_19;

BB36_9:
	mov.f64 	%fd1973, 0d0000000000000000;
	setp.ne.s32	%p38, %r1, 2;
	@%p38 bra 	BB36_28;

	mul.f64 	%fd9, %fd1, %fd8;
	mov.f64 	%fd779, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd780, %fd9, %fd779;
	mov.f64 	%fd781, 0d4338000000000000;
	add.rn.f64 	%fd782, %fd780, %fd781;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd782;
	}
	mov.f64 	%fd783, 0dC338000000000000;
	add.rn.f64 	%fd784, %fd782, %fd783;
	mov.f64 	%fd785, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd786, %fd784, %fd785, %fd9;
	mov.f64 	%fd787, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd788, %fd784, %fd787, %fd786;
	mov.f64 	%fd789, 0d3E928AF3FCA213EA;
	mov.f64 	%fd790, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd791, %fd790, %fd788, %fd789;
	mov.f64 	%fd792, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd793, %fd791, %fd788, %fd792;
	mov.f64 	%fd794, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd795, %fd793, %fd788, %fd794;
	mov.f64 	%fd796, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd797, %fd795, %fd788, %fd796;
	mov.f64 	%fd798, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd799, %fd797, %fd788, %fd798;
	mov.f64 	%fd800, 0d3F81111111122322;
	fma.rn.f64 	%fd801, %fd799, %fd788, %fd800;
	mov.f64 	%fd802, 0d3FA55555555502A1;
	fma.rn.f64 	%fd803, %fd801, %fd788, %fd802;
	mov.f64 	%fd804, 0d3FC5555555555511;
	fma.rn.f64 	%fd805, %fd803, %fd788, %fd804;
	mov.f64 	%fd806, 0d3FE000000000000B;
	fma.rn.f64 	%fd807, %fd805, %fd788, %fd806;
	mov.f64 	%fd808, 0d3FF0000000000000;
	fma.rn.f64 	%fd809, %fd807, %fd788, %fd808;
	fma.rn.f64 	%fd810, %fd809, %fd788, %fd808;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd810;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd810;
	}
	shl.b32 	%r566, %r22, 20;
	add.s32 	%r567, %r24, %r566;
	mov.b64 	%fd1973, {%r23, %r567};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r568}, %fd9;
	}
	mov.b32 	 %f29, %r568;
	abs.f32 	%f1, %f29;
	setp.lt.f32	%p39, %f1, 0f4086232B;
	@%p39 bra 	BB36_28;

	setp.lt.f64	%p40, %fd9, 0d0000000000000000;
	add.f64 	%fd811, %fd9, 0d7FF0000000000000;
	selp.f64	%fd1973, 0d0000000000000000, %fd811, %p40;
	setp.geu.f32	%p41, %f1, 0f40874800;
	@%p41 bra 	BB36_28;

	shr.u32 	%r569, %r22, 31;
	add.s32 	%r570, %r22, %r569;
	shr.s32 	%r571, %r570, 1;
	shl.b32 	%r572, %r571, 20;
	add.s32 	%r573, %r572, %r24;
	mov.b64 	%fd812, {%r23, %r573};
	sub.s32 	%r574, %r22, %r571;
	shl.b32 	%r575, %r574, 20;
	add.s32 	%r576, %r575, 1072693248;
	mov.u32 	%r577, 0;
	mov.b64 	%fd813, {%r577, %r576};
	mul.f64 	%fd1973, %fd812, %fd813;
	bra.uni 	BB36_28;

BB36_16:
	setp.gt.s32	%p45, %r26, -1;
	@%p45 bra 	BB36_19;

	cvt.rzi.f64.f64	%fd814, %fd13;
	setp.neu.f64	%p46, %fd814, %fd13;
	selp.f64	%fd1971, 0dFFF8000000000000, %fd1971, %p46;

BB36_19:
	mov.f64 	%fd20, %fd1971;
	add.f64 	%fd21, %fd13, %fd3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r587}, %fd21;
	}
	and.b32  	%r588, %r587, 2146435072;
	setp.ne.s32	%p49, %r588, 2146435072;
	mov.f64 	%fd1970, %fd20;
	@%p49 bra 	BB36_26;

	setp.gtu.f64	%p50, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd1970, %fd21;
	@%p50 bra 	BB36_26;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p51, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd1969, %fd21;
	mov.f64 	%fd1970, %fd1969;
	@%p51 bra 	BB36_26;

	setp.eq.f64	%p52, %fd22, 0d7FF0000000000000;
	@%p52 bra 	BB36_25;
	bra.uni 	BB36_23;

BB36_25:
	setp.eq.f64	%p54, %fd3, 0dBFF0000000000000;
	setp.gt.f64	%p55, %fd14, 0d3FF0000000000000;
	selp.b32	%r595, 2146435072, 0, %p55;
	xor.b32  	%r596, %r595, 2146435072;
	setp.lt.s32	%p56, %r25, 0;
	selp.b32	%r597, %r596, %r595, %p56;
	selp.b32	%r598, 1072693248, %r597, %p54;
	mov.u32 	%r599, 0;
	mov.b64 	%fd1970, {%r599, %r598};
	bra.uni 	BB36_26;

BB36_23:
	setp.neu.f64	%p53, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd1970, %fd20;
	@%p53 bra 	BB36_26;

	shr.s32 	%r589, %r25, 31;
	and.b32  	%r590, %r589, -2146435072;
	add.s32 	%r591, %r590, 2146435072;
	or.b32  	%r592, %r591, -2147483648;
	selp.b32	%r593, %r592, %r591, %p1;
	mov.u32 	%r594, 0;
	mov.b64 	%fd1970, {%r594, %r593};

BB36_26:
	setp.eq.f64	%p57, %fd13, 0d0000000000000000;
	setp.eq.f64	%p58, %fd3, 0d3FF0000000000000;
	or.pred  	%p59, %p58, %p57;
	selp.f64	%fd1973, 0d3FF0000000000000, %fd1970, %p59;

BB36_28:
	add.f64 	%fd815, %fd1973, 0dBFF0000000000000;
	mul.f64 	%fd1974, %fd815, 0d4059000000000000;

BB36_29:
	and.b16  	%rs18, %rs41, 255;
	setp.eq.s16	%p60, %rs18, 0;
	@%p60 bra 	BB36_54;
	bra.uni 	BB36_30;

BB36_54:
	setp.eq.s32	%p89, %r518, 0;
	@%p89 bra 	BB36_56;
	bra.uni 	BB36_55;

BB36_56:
	setp.lt.s32	%p90, %r2061, 30;
	setp.eq.s32	%p91, %r543, 31;
	and.pred  	%p92, %p91, %p90;
	selp.b32	%r648, 1, %r543, %p92;
	selp.u32	%r649, 1, 0, %p92;
	sub.s32 	%r650, %r540, %r2062;
	sub.s32 	%r651, %r542, %r2060;
	add.s32 	%r652, %r651, %r649;
	mul.lo.s32 	%r653, %r652, 30;
	mov.u32 	%r654, 30;
	sub.s32 	%r655, %r654, %r2061;
	mov.u32 	%r656, 0;
	max.s32 	%r657, %r656, %r655;
	min.s32 	%r658, %r654, %r648;
	mad.lo.s32 	%r659, %r650, 360, %r653;
	add.s32 	%r660, %r659, %r657;
	add.s32 	%r661, %r660, %r658;
	add.s32 	%r2066, %r661, -30;
	bra.uni 	BB36_57;

BB36_30:
	setp.eq.s32	%p61, %r518, 0;
	@%p61 bra 	BB36_32;
	bra.uni 	BB36_31;

BB36_32:
	setp.lt.s32	%p62, %r525, 30;
	setp.eq.s32	%p63, %r543, 31;
	and.pred  	%p64, %p63, %p62;
	selp.b32	%r600, 1, %r543, %p64;
	selp.u32	%r601, 1, 0, %p64;
	sub.s32 	%r602, %r540, %r526;
	sub.s32 	%r603, %r542, %r524;
	add.s32 	%r604, %r603, %r601;
	mul.lo.s32 	%r605, %r604, 30;
	mov.u32 	%r606, 30;
	sub.s32 	%r607, %r606, %r525;
	mov.u32 	%r608, 0;
	max.s32 	%r609, %r608, %r607;
	min.s32 	%r610, %r606, %r600;
	mad.lo.s32 	%r611, %r602, 360, %r605;
	add.s32 	%r612, %r611, %r609;
	add.s32 	%r613, %r612, %r610;
	add.s32 	%r2065, %r613, -30;
	bra.uni 	BB36_33;

BB36_55:
	sub.s32 	%r2066, %r541, %r2063;

BB36_57:
	cvt.rn.f64.s32	%fd854, %r2066;
	div.rn.f64 	%fd51, %fd854, 0d4076800000000000;
	setp.eq.s32	%p93, %r519, 0;
	@%p93 bra 	BB36_77;
	bra.uni 	BB36_58;

BB36_77:
	fma.rn.f64 	%fd1989, %fd51, %fd2279, 0d3FF0000000000000;
	bra.uni 	BB36_78;

BB36_31:
	sub.s32 	%r2065, %r541, %r527;

BB36_33:
	cvt.rn.f64.s32	%fd816, %r2065;
	div.rn.f64 	%fd31, %fd816, 0d4076800000000000;
	setp.eq.s32	%p65, %r519, 0;
	@%p65 bra 	BB36_53;
	bra.uni 	BB36_34;

BB36_53:
	fma.rn.f64 	%fd1989, %fd31, %fd2279, 0d3FF0000000000000;
	bra.uni 	BB36_78;

BB36_58:
	setp.eq.s32	%p94, %r519, 1;
	@%p94 bra 	BB36_63;
	bra.uni 	BB36_59;

BB36_63:
	mul.f64 	%fd56, %fd51, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd56;
	}
	bfe.u32 	%r674, %r42, 20, 11;
	add.s32 	%r675, %r674, -1012;
	mov.b64 	 %rd53, %fd56;
	shl.b64 	%rd4, %rd53, %r675;
	setp.eq.s64	%p99, %rd4, -9223372036854775808;
	abs.f64 	%fd57, %fd4;
	// Callseq Start 85
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd57;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1988, [retval0+0];
	
	//{
	}// Callseq End 85
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd4;
	}
	setp.lt.s32	%p100, %r43, 0;
	and.pred  	%p3, %p100, %p99;
	@!%p3 bra 	BB36_65;
	bra.uni 	BB36_64;

BB36_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r676}, %fd1988;
	}
	xor.b32  	%r677, %r676, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r678, %temp}, %fd1988;
	}
	mov.b64 	%fd1988, {%r678, %r677};

BB36_65:
	mov.f64 	%fd1987, %fd1988;
	setp.eq.f64	%p101, %fd4, 0d0000000000000000;
	@%p101 bra 	BB36_68;
	bra.uni 	BB36_66;

BB36_68:
	selp.b32	%r679, %r43, 0, %p99;
	or.b32  	%r680, %r679, 2146435072;
	setp.lt.s32	%p105, %r42, 0;
	selp.b32	%r681, %r680, %r679, %p105;
	mov.u32 	%r682, 0;
	mov.b64 	%fd1987, {%r682, %r681};
	bra.uni 	BB36_69;

BB36_34:
	setp.eq.s32	%p66, %r519, 1;
	@%p66 bra 	BB36_39;
	bra.uni 	BB36_35;

BB36_39:
	mul.f64 	%fd36, %fd31, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd36;
	}
	bfe.u32 	%r626, %r34, 20, 11;
	add.s32 	%r627, %r626, -1012;
	mov.b64 	 %rd52, %fd36;
	shl.b64 	%rd3, %rd52, %r627;
	setp.eq.s64	%p71, %rd3, -9223372036854775808;
	abs.f64 	%fd37, %fd4;
	// Callseq Start 84
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd37;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd36;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1981, [retval0+0];
	
	//{
	}// Callseq End 84
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	setp.lt.s32	%p72, %r35, 0;
	and.pred  	%p2, %p72, %p71;
	@!%p2 bra 	BB36_41;
	bra.uni 	BB36_40;

BB36_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r628}, %fd1981;
	}
	xor.b32  	%r629, %r628, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r630, %temp}, %fd1981;
	}
	mov.b64 	%fd1981, {%r630, %r629};

BB36_41:
	mov.f64 	%fd1980, %fd1981;
	setp.eq.f64	%p73, %fd4, 0d0000000000000000;
	@%p73 bra 	BB36_44;
	bra.uni 	BB36_42;

BB36_44:
	selp.b32	%r631, %r35, 0, %p71;
	or.b32  	%r632, %r631, 2146435072;
	setp.lt.s32	%p77, %r34, 0;
	selp.b32	%r633, %r632, %r631, %p77;
	mov.u32 	%r634, 0;
	mov.b64 	%fd1980, {%r634, %r633};
	bra.uni 	BB36_45;

BB36_59:
	mov.f64 	%fd1989, 0d0000000000000000;
	setp.ne.s32	%p95, %r519, 2;
	@%p95 bra 	BB36_78;

	mul.f64 	%fd52, %fd51, %fd2279;
	mov.f64 	%fd856, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd857, %fd52, %fd856;
	mov.f64 	%fd858, 0d4338000000000000;
	add.rn.f64 	%fd859, %fd857, %fd858;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd859;
	}
	mov.f64 	%fd860, 0dC338000000000000;
	add.rn.f64 	%fd861, %fd859, %fd860;
	mov.f64 	%fd862, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd863, %fd861, %fd862, %fd52;
	mov.f64 	%fd864, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd865, %fd861, %fd864, %fd863;
	mov.f64 	%fd866, 0d3E928AF3FCA213EA;
	mov.f64 	%fd867, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd868, %fd867, %fd865, %fd866;
	mov.f64 	%fd869, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd870, %fd868, %fd865, %fd869;
	mov.f64 	%fd871, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd872, %fd870, %fd865, %fd871;
	mov.f64 	%fd873, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd874, %fd872, %fd865, %fd873;
	mov.f64 	%fd875, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd876, %fd874, %fd865, %fd875;
	mov.f64 	%fd877, 0d3F81111111122322;
	fma.rn.f64 	%fd878, %fd876, %fd865, %fd877;
	mov.f64 	%fd879, 0d3FA55555555502A1;
	fma.rn.f64 	%fd880, %fd878, %fd865, %fd879;
	mov.f64 	%fd881, 0d3FC5555555555511;
	fma.rn.f64 	%fd882, %fd880, %fd865, %fd881;
	mov.f64 	%fd883, 0d3FE000000000000B;
	fma.rn.f64 	%fd884, %fd882, %fd865, %fd883;
	mov.f64 	%fd885, 0d3FF0000000000000;
	fma.rn.f64 	%fd886, %fd884, %fd865, %fd885;
	fma.rn.f64 	%fd887, %fd886, %fd865, %fd885;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd887;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd887;
	}
	shl.b32 	%r662, %r39, 20;
	add.s32 	%r663, %r41, %r662;
	mov.b64 	%fd1989, {%r40, %r663};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r664}, %fd52;
	}
	mov.b32 	 %f31, %r664;
	abs.f32 	%f3, %f31;
	setp.lt.f32	%p96, %f3, 0f4086232B;
	@%p96 bra 	BB36_78;

	setp.lt.f64	%p97, %fd52, 0d0000000000000000;
	add.f64 	%fd888, %fd52, 0d7FF0000000000000;
	selp.f64	%fd1989, 0d0000000000000000, %fd888, %p97;
	setp.geu.f32	%p98, %f3, 0f40874800;
	@%p98 bra 	BB36_78;

	shr.u32 	%r665, %r39, 31;
	add.s32 	%r666, %r39, %r665;
	shr.s32 	%r667, %r666, 1;
	shl.b32 	%r668, %r667, 20;
	add.s32 	%r669, %r668, %r41;
	mov.b64 	%fd889, {%r40, %r669};
	sub.s32 	%r670, %r39, %r667;
	shl.b32 	%r671, %r670, 20;
	add.s32 	%r672, %r671, 1072693248;
	mov.u32 	%r673, 0;
	mov.b64 	%fd890, {%r673, %r672};
	mul.f64 	%fd1989, %fd889, %fd890;
	bra.uni 	BB36_78;

BB36_35:
	mov.f64 	%fd1989, 0d0000000000000000;
	setp.ne.s32	%p67, %r519, 2;
	@%p67 bra 	BB36_78;

	mul.f64 	%fd32, %fd31, %fd2279;
	mov.f64 	%fd818, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd819, %fd32, %fd818;
	mov.f64 	%fd820, 0d4338000000000000;
	add.rn.f64 	%fd821, %fd819, %fd820;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd821;
	}
	mov.f64 	%fd822, 0dC338000000000000;
	add.rn.f64 	%fd823, %fd821, %fd822;
	mov.f64 	%fd824, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd825, %fd823, %fd824, %fd32;
	mov.f64 	%fd826, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd827, %fd823, %fd826, %fd825;
	mov.f64 	%fd828, 0d3E928AF3FCA213EA;
	mov.f64 	%fd829, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd830, %fd829, %fd827, %fd828;
	mov.f64 	%fd831, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd832, %fd830, %fd827, %fd831;
	mov.f64 	%fd833, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd834, %fd832, %fd827, %fd833;
	mov.f64 	%fd835, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd836, %fd834, %fd827, %fd835;
	mov.f64 	%fd837, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd838, %fd836, %fd827, %fd837;
	mov.f64 	%fd839, 0d3F81111111122322;
	fma.rn.f64 	%fd840, %fd838, %fd827, %fd839;
	mov.f64 	%fd841, 0d3FA55555555502A1;
	fma.rn.f64 	%fd842, %fd840, %fd827, %fd841;
	mov.f64 	%fd843, 0d3FC5555555555511;
	fma.rn.f64 	%fd844, %fd842, %fd827, %fd843;
	mov.f64 	%fd845, 0d3FE000000000000B;
	fma.rn.f64 	%fd846, %fd844, %fd827, %fd845;
	mov.f64 	%fd847, 0d3FF0000000000000;
	fma.rn.f64 	%fd848, %fd846, %fd827, %fd847;
	fma.rn.f64 	%fd849, %fd848, %fd827, %fd847;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd849;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd849;
	}
	shl.b32 	%r614, %r31, 20;
	add.s32 	%r615, %r33, %r614;
	mov.b64 	%fd1989, {%r32, %r615};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r616}, %fd32;
	}
	mov.b32 	 %f30, %r616;
	abs.f32 	%f2, %f30;
	setp.lt.f32	%p68, %f2, 0f4086232B;
	@%p68 bra 	BB36_78;

	setp.lt.f64	%p69, %fd32, 0d0000000000000000;
	add.f64 	%fd850, %fd32, 0d7FF0000000000000;
	selp.f64	%fd1989, 0d0000000000000000, %fd850, %p69;
	setp.geu.f32	%p70, %f2, 0f40874800;
	@%p70 bra 	BB36_78;

	shr.u32 	%r617, %r31, 31;
	add.s32 	%r618, %r31, %r617;
	shr.s32 	%r619, %r618, 1;
	shl.b32 	%r620, %r619, 20;
	add.s32 	%r621, %r620, %r33;
	mov.b64 	%fd851, {%r32, %r621};
	sub.s32 	%r622, %r31, %r619;
	shl.b32 	%r623, %r622, 20;
	add.s32 	%r624, %r623, 1072693248;
	mov.u32 	%r625, 0;
	mov.b64 	%fd852, {%r625, %r624};
	mul.f64 	%fd1989, %fd851, %fd852;
	bra.uni 	BB36_78;

BB36_66:
	setp.gt.s32	%p102, %r43, -1;
	@%p102 bra 	BB36_69;

	cvt.rzi.f64.f64	%fd891, %fd56;
	setp.neu.f64	%p103, %fd891, %fd56;
	selp.f64	%fd1987, 0dFFF8000000000000, %fd1987, %p103;

BB36_69:
	mov.f64 	%fd63, %fd1987;
	add.f64 	%fd64, %fd56, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r683}, %fd64;
	}
	and.b32  	%r684, %r683, 2146435072;
	setp.ne.s32	%p106, %r684, 2146435072;
	mov.f64 	%fd1986, %fd63;
	@%p106 bra 	BB36_76;

	setp.gtu.f64	%p107, %fd57, 0d7FF0000000000000;
	mov.f64 	%fd1986, %fd64;
	@%p107 bra 	BB36_76;

	abs.f64 	%fd65, %fd56;
	setp.gtu.f64	%p108, %fd65, 0d7FF0000000000000;
	mov.f64 	%fd1985, %fd64;
	mov.f64 	%fd1986, %fd1985;
	@%p108 bra 	BB36_76;

	setp.eq.f64	%p109, %fd65, 0d7FF0000000000000;
	@%p109 bra 	BB36_75;
	bra.uni 	BB36_73;

BB36_75:
	setp.eq.f64	%p111, %fd4, 0dBFF0000000000000;
	setp.gt.f64	%p112, %fd57, 0d3FF0000000000000;
	selp.b32	%r691, 2146435072, 0, %p112;
	xor.b32  	%r692, %r691, 2146435072;
	setp.lt.s32	%p113, %r42, 0;
	selp.b32	%r693, %r692, %r691, %p113;
	selp.b32	%r694, 1072693248, %r693, %p111;
	mov.u32 	%r695, 0;
	mov.b64 	%fd1986, {%r695, %r694};
	bra.uni 	BB36_76;

BB36_42:
	setp.gt.s32	%p74, %r35, -1;
	@%p74 bra 	BB36_45;

	cvt.rzi.f64.f64	%fd853, %fd36;
	setp.neu.f64	%p75, %fd853, %fd36;
	selp.f64	%fd1980, 0dFFF8000000000000, %fd1980, %p75;

BB36_45:
	mov.f64 	%fd43, %fd1980;
	add.f64 	%fd44, %fd36, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r635}, %fd44;
	}
	and.b32  	%r636, %r635, 2146435072;
	setp.ne.s32	%p78, %r636, 2146435072;
	mov.f64 	%fd1979, %fd43;
	@%p78 bra 	BB36_52;

	setp.gtu.f64	%p79, %fd37, 0d7FF0000000000000;
	mov.f64 	%fd1979, %fd44;
	@%p79 bra 	BB36_52;

	abs.f64 	%fd45, %fd36;
	setp.gtu.f64	%p80, %fd45, 0d7FF0000000000000;
	mov.f64 	%fd1978, %fd44;
	mov.f64 	%fd1979, %fd1978;
	@%p80 bra 	BB36_52;

	setp.eq.f64	%p81, %fd45, 0d7FF0000000000000;
	@%p81 bra 	BB36_51;
	bra.uni 	BB36_49;

BB36_51:
	setp.eq.f64	%p83, %fd4, 0dBFF0000000000000;
	setp.gt.f64	%p84, %fd37, 0d3FF0000000000000;
	selp.b32	%r643, 2146435072, 0, %p84;
	xor.b32  	%r644, %r643, 2146435072;
	setp.lt.s32	%p85, %r34, 0;
	selp.b32	%r645, %r644, %r643, %p85;
	selp.b32	%r646, 1072693248, %r645, %p83;
	mov.u32 	%r647, 0;
	mov.b64 	%fd1979, {%r647, %r646};
	bra.uni 	BB36_52;

BB36_73:
	setp.neu.f64	%p110, %fd57, 0d7FF0000000000000;
	mov.f64 	%fd1986, %fd63;
	@%p110 bra 	BB36_76;

	shr.s32 	%r685, %r42, 31;
	and.b32  	%r686, %r685, -2146435072;
	add.s32 	%r687, %r686, 2146435072;
	or.b32  	%r688, %r687, -2147483648;
	selp.b32	%r689, %r688, %r687, %p3;
	mov.u32 	%r690, 0;
	mov.b64 	%fd1986, {%r690, %r689};

BB36_76:
	setp.eq.f64	%p114, %fd56, 0d0000000000000000;
	setp.eq.f64	%p115, %fd4, 0d3FF0000000000000;
	or.pred  	%p116, %p115, %p114;
	selp.f64	%fd1989, 0d3FF0000000000000, %fd1986, %p116;
	bra.uni 	BB36_78;

BB36_49:
	setp.neu.f64	%p82, %fd37, 0d7FF0000000000000;
	mov.f64 	%fd1979, %fd43;
	@%p82 bra 	BB36_52;

	shr.s32 	%r637, %r34, 31;
	and.b32  	%r638, %r637, -2146435072;
	add.s32 	%r639, %r638, 2146435072;
	or.b32  	%r640, %r639, -2147483648;
	selp.b32	%r641, %r640, %r639, %p2;
	mov.u32 	%r642, 0;
	mov.b64 	%fd1979, {%r642, %r641};

BB36_52:
	setp.eq.f64	%p86, %fd36, 0d0000000000000000;
	setp.eq.f64	%p87, %fd4, 0d3FF0000000000000;
	or.pred  	%p88, %p87, %p86;
	selp.f64	%fd1989, 0d3FF0000000000000, %fd1979, %p88;

BB36_78:
	mov.u32 	%r2063, %r541;
	mov.u32 	%r2062, %r540;
	mov.u32 	%r2061, %r543;
	mov.u32 	%r2060, %r542;
	rcp.rn.f64 	%fd892, %fd1989;
	mul.f64 	%fd1965, %fd1965, %fd892;
	fma.rn.f64 	%fd1990, %fd1974, %fd1965, %fd1990;
	mov.u16 	%rs41, 0;

BB36_79:
	add.s32 	%r2059, %r2059, 1;
	setp.lt.s32	%p117, %r2059, %r528;
	@%p117 bra 	BB36_2;

BB36_80:
	sub.f64 	%fd2017, %fd768, %fd1990;
	abs.f64 	%fd78, %fd2017;
	mul.f64 	%fd893, %fd78, 0d3C88361B40000000;
	setp.gtu.f64	%p118, %fd78, %fd893;
	@%p118 bra 	BB36_82;

	mov.f64 	%fd894, 0d0000000000000000;
	abs.f64 	%fd895, %fd894;
	mul.f64 	%fd896, %fd895, 0d3C88361B40000000;
	setp.le.f64	%p119, %fd78, %fd896;
	@%p119 bra 	BB36_802;

BB36_82:
	div.rn.f64 	%fd898, %fd2279, 0d4024000000000000;
	add.f64 	%fd2285, %fd898, %fd2279;
	mov.f64 	%fd897, 0d0000000000000000;
	mov.f64 	%fd2280, %fd897;
	@%p29 bra 	BB36_162;

	div.rn.f64 	%fd901, %fd1, %fd2;
	add.f64 	%fd80, %fd901, 0d3FF0000000000000;
	div.rn.f64 	%fd902, %fd2285, %fd769;
	add.f64 	%fd81, %fd902, 0d3FF0000000000000;
	mov.u32 	%r701, 30;
	sub.s32 	%r53, %r701, %r525;
	mov.f64 	%fd2281, 0d0000000000000000;
	mov.f64 	%fd1991, 0d3FF0000000000000;
	mov.u16 	%rs42, 1;
	mov.u32 	%r2067, 0;

BB36_84:
	mov.f64 	%fd2266, %fd2281;
	mov.f64 	%fd2282, %fd2266;
	mul.wide.s32 	%rd54, %r2067, 56;
	add.s64 	%rd55, %rd48, %rd54;
	add.s64 	%rd6, %rd55, 12;
	ld.u32 	%r706, [%rd55+12];
	setp.gt.s32	%p121, %r523, %r706;
	@%p121 bra 	BB36_161;

	ld.v2.u32 	{%r707, %r708}, [%rd6+-4];
	ld.v2.u32 	{%r709, %r710}, [%rd6+-12];
	ld.f64 	%fd2000, [%rd6+36];
	setp.neu.f64	%p122, %fd2000, 0dBFF0000000000000;
	@%p122 bra 	BB36_111;

	setp.eq.s32	%p123, %r517, 0;
	ld.v2.u32 	{%r711, %r712}, [%rd6+12];
	ld.v2.u32 	{%r713, %r714}, [%rd6+4];
	ld.v2.u32 	{%r715, %r716}, [%rd6+28];
	ld.v2.u32 	{%r717, %r718}, [%rd6+20];
	@%p123 bra 	BB36_88;
	bra.uni 	BB36_87;

BB36_88:
	setp.lt.s32	%p124, %r714, 30;
	setp.eq.s32	%p125, %r718, 31;
	and.pred  	%p126, %p125, %p124;
	selp.b32	%r719, 1, %r718, %p126;
	selp.u32	%r720, 1, 0, %p126;
	sub.s32 	%r721, %r715, %r711;
	sub.s32 	%r722, %r717, %r713;
	add.s32 	%r723, %r722, %r720;
	mul.lo.s32 	%r724, %r723, 30;
	sub.s32 	%r726, %r701, %r714;
	mov.u32 	%r727, 0;
	max.s32 	%r728, %r727, %r726;
	min.s32 	%r729, %r701, %r719;
	mad.lo.s32 	%r730, %r721, 360, %r724;
	add.s32 	%r731, %r730, %r728;
	add.s32 	%r732, %r731, %r729;
	add.s32 	%r2072, %r732, -30;
	bra.uni 	BB36_89;

BB36_87:
	sub.s32 	%r2072, %r716, %r712;

BB36_89:
	cvt.rn.f64.s32	%fd903, %r2072;
	div.rn.f64 	%fd85, %fd903, 0d4076800000000000;
	setp.eq.s32	%p127, %r1, 0;
	@%p127 bra 	BB36_109;
	bra.uni 	BB36_90;

BB36_109:
	fma.rn.f64 	%fd1999, %fd1, %fd85, 0d3FF0000000000000;
	bra.uni 	BB36_110;

BB36_90:
	setp.eq.s32	%p128, %r1, 1;
	@%p128 bra 	BB36_95;
	bra.uni 	BB36_91;

BB36_95:
	mul.f64 	%fd90, %fd2, %fd85;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd90;
	}
	bfe.u32 	%r745, %r78, 20, 11;
	add.s32 	%r746, %r745, -1012;
	mov.b64 	 %rd56, %fd90;
	shl.b64 	%rd7, %rd56, %r746;
	setp.eq.s64	%p133, %rd7, -9223372036854775808;
	abs.f64 	%fd91, %fd80;
	// Callseq Start 86
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd91;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd90;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1998, [retval0+0];
	
	//{
	}// Callseq End 86
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd80;
	}
	setp.lt.s32	%p134, %r79, 0;
	and.pred  	%p4, %p134, %p133;
	@!%p4 bra 	BB36_97;
	bra.uni 	BB36_96;

BB36_96:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r747}, %fd1998;
	}
	xor.b32  	%r748, %r747, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r749, %temp}, %fd1998;
	}
	mov.b64 	%fd1998, {%r749, %r748};

BB36_97:
	mov.f64 	%fd1997, %fd1998;
	setp.eq.f64	%p135, %fd80, 0d0000000000000000;
	@%p135 bra 	BB36_100;
	bra.uni 	BB36_98;

BB36_100:
	selp.b32	%r750, %r79, 0, %p133;
	or.b32  	%r751, %r750, 2146435072;
	setp.lt.s32	%p139, %r78, 0;
	selp.b32	%r752, %r751, %r750, %p139;
	mov.u32 	%r753, 0;
	mov.b64 	%fd1997, {%r753, %r752};
	bra.uni 	BB36_101;

BB36_91:
	mov.f64 	%fd1999, 0d0000000000000000;
	setp.ne.s32	%p129, %r1, 2;
	@%p129 bra 	BB36_110;

	mul.f64 	%fd86, %fd1, %fd85;
	mov.f64 	%fd905, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd906, %fd86, %fd905;
	mov.f64 	%fd907, 0d4338000000000000;
	add.rn.f64 	%fd908, %fd906, %fd907;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd908;
	}
	mov.f64 	%fd909, 0dC338000000000000;
	add.rn.f64 	%fd910, %fd908, %fd909;
	mov.f64 	%fd911, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd912, %fd910, %fd911, %fd86;
	mov.f64 	%fd913, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd914, %fd910, %fd913, %fd912;
	mov.f64 	%fd915, 0d3E928AF3FCA213EA;
	mov.f64 	%fd916, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd917, %fd916, %fd914, %fd915;
	mov.f64 	%fd918, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd919, %fd917, %fd914, %fd918;
	mov.f64 	%fd920, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd921, %fd919, %fd914, %fd920;
	mov.f64 	%fd922, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd923, %fd921, %fd914, %fd922;
	mov.f64 	%fd924, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd925, %fd923, %fd914, %fd924;
	mov.f64 	%fd926, 0d3F81111111122322;
	fma.rn.f64 	%fd927, %fd925, %fd914, %fd926;
	mov.f64 	%fd928, 0d3FA55555555502A1;
	fma.rn.f64 	%fd929, %fd927, %fd914, %fd928;
	mov.f64 	%fd930, 0d3FC5555555555511;
	fma.rn.f64 	%fd931, %fd929, %fd914, %fd930;
	mov.f64 	%fd932, 0d3FE000000000000B;
	fma.rn.f64 	%fd933, %fd931, %fd914, %fd932;
	mov.f64 	%fd934, 0d3FF0000000000000;
	fma.rn.f64 	%fd935, %fd933, %fd914, %fd934;
	fma.rn.f64 	%fd936, %fd935, %fd914, %fd934;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd936;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd936;
	}
	shl.b32 	%r733, %r75, 20;
	add.s32 	%r734, %r77, %r733;
	mov.b64 	%fd1999, {%r76, %r734};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r735}, %fd86;
	}
	mov.b32 	 %f32, %r735;
	abs.f32 	%f4, %f32;
	setp.lt.f32	%p130, %f4, 0f4086232B;
	@%p130 bra 	BB36_110;

	setp.lt.f64	%p131, %fd86, 0d0000000000000000;
	add.f64 	%fd937, %fd86, 0d7FF0000000000000;
	selp.f64	%fd1999, 0d0000000000000000, %fd937, %p131;
	setp.geu.f32	%p132, %f4, 0f40874800;
	@%p132 bra 	BB36_110;

	shr.u32 	%r736, %r75, 31;
	add.s32 	%r737, %r75, %r736;
	shr.s32 	%r738, %r737, 1;
	shl.b32 	%r739, %r738, 20;
	add.s32 	%r740, %r739, %r77;
	mov.b64 	%fd938, {%r76, %r740};
	sub.s32 	%r741, %r75, %r738;
	shl.b32 	%r742, %r741, 20;
	add.s32 	%r743, %r742, 1072693248;
	mov.u32 	%r744, 0;
	mov.b64 	%fd939, {%r744, %r743};
	mul.f64 	%fd1999, %fd938, %fd939;
	bra.uni 	BB36_110;

BB36_98:
	setp.gt.s32	%p136, %r79, -1;
	@%p136 bra 	BB36_101;

	cvt.rzi.f64.f64	%fd940, %fd90;
	setp.neu.f64	%p137, %fd940, %fd90;
	selp.f64	%fd1997, 0dFFF8000000000000, %fd1997, %p137;

BB36_101:
	mov.f64 	%fd97, %fd1997;
	add.f64 	%fd98, %fd90, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r754}, %fd98;
	}
	and.b32  	%r755, %r754, 2146435072;
	setp.ne.s32	%p140, %r755, 2146435072;
	mov.f64 	%fd1996, %fd97;
	@%p140 bra 	BB36_108;

	setp.gtu.f64	%p141, %fd91, 0d7FF0000000000000;
	mov.f64 	%fd1996, %fd98;
	@%p141 bra 	BB36_108;

	abs.f64 	%fd99, %fd90;
	setp.gtu.f64	%p142, %fd99, 0d7FF0000000000000;
	mov.f64 	%fd1995, %fd98;
	mov.f64 	%fd1996, %fd1995;
	@%p142 bra 	BB36_108;

	setp.eq.f64	%p143, %fd99, 0d7FF0000000000000;
	@%p143 bra 	BB36_107;
	bra.uni 	BB36_105;

BB36_107:
	setp.eq.f64	%p145, %fd80, 0dBFF0000000000000;
	setp.gt.f64	%p146, %fd91, 0d3FF0000000000000;
	selp.b32	%r762, 2146435072, 0, %p146;
	xor.b32  	%r763, %r762, 2146435072;
	setp.lt.s32	%p147, %r78, 0;
	selp.b32	%r764, %r763, %r762, %p147;
	selp.b32	%r765, 1072693248, %r764, %p145;
	mov.u32 	%r766, 0;
	mov.b64 	%fd1996, {%r766, %r765};
	bra.uni 	BB36_108;

BB36_105:
	setp.neu.f64	%p144, %fd91, 0d7FF0000000000000;
	mov.f64 	%fd1996, %fd97;
	@%p144 bra 	BB36_108;

	shr.s32 	%r756, %r78, 31;
	and.b32  	%r757, %r756, -2146435072;
	add.s32 	%r758, %r757, 2146435072;
	or.b32  	%r759, %r758, -2147483648;
	selp.b32	%r760, %r759, %r758, %p4;
	mov.u32 	%r761, 0;
	mov.b64 	%fd1996, {%r761, %r760};

BB36_108:
	setp.eq.f64	%p148, %fd90, 0d0000000000000000;
	setp.eq.f64	%p149, %fd80, 0d3FF0000000000000;
	or.pred  	%p150, %p149, %p148;
	selp.f64	%fd1999, 0d3FF0000000000000, %fd1996, %p150;

BB36_110:
	add.f64 	%fd941, %fd1999, 0dBFF0000000000000;
	mul.f64 	%fd2000, %fd941, 0d4059000000000000;

BB36_111:
	and.b16  	%rs21, %rs42, 255;
	setp.eq.s16	%p151, %rs21, 0;
	@%p151 bra 	BB36_136;
	bra.uni 	BB36_112;

BB36_136:
	setp.eq.s32	%p180, %r518, 0;
	@%p180 bra 	BB36_138;
	bra.uni 	BB36_137;

BB36_138:
	setp.lt.s32	%p181, %r2069, 30;
	setp.eq.s32	%p182, %r710, 31;
	and.pred  	%p183, %p182, %p181;
	selp.b32	%r814, 1, %r710, %p183;
	selp.u32	%r815, 1, 0, %p183;
	sub.s32 	%r816, %r707, %r2070;
	sub.s32 	%r817, %r709, %r2068;
	add.s32 	%r818, %r817, %r815;
	mul.lo.s32 	%r819, %r818, 30;
	sub.s32 	%r821, %r701, %r2069;
	mov.u32 	%r822, 0;
	max.s32 	%r823, %r822, %r821;
	min.s32 	%r824, %r701, %r814;
	mad.lo.s32 	%r825, %r816, 360, %r819;
	add.s32 	%r826, %r825, %r823;
	add.s32 	%r827, %r826, %r824;
	add.s32 	%r2074, %r827, -30;
	bra.uni 	BB36_139;

BB36_112:
	setp.eq.s32	%p152, %r518, 0;
	@%p152 bra 	BB36_114;
	bra.uni 	BB36_113;

BB36_114:
	setp.lt.s32	%p153, %r525, 30;
	setp.eq.s32	%p154, %r710, 31;
	and.pred  	%p155, %p154, %p153;
	selp.b32	%r767, 1, %r710, %p155;
	selp.u32	%r768, 1, 0, %p155;
	sub.s32 	%r769, %r707, %r526;
	sub.s32 	%r770, %r709, %r524;
	add.s32 	%r771, %r770, %r768;
	mul.lo.s32 	%r772, %r771, 30;
	min.s32 	%r774, %r701, %r767;
	mad.lo.s32 	%r775, %r769, 360, %r772;
	mov.u32 	%r776, 0;
	max.s32 	%r777, %r776, %r53;
	add.s32 	%r778, %r775, %r777;
	add.s32 	%r779, %r778, %r774;
	add.s32 	%r2073, %r779, -30;
	bra.uni 	BB36_115;

BB36_137:
	sub.s32 	%r2074, %r708, %r2071;

BB36_139:
	cvt.rn.f64.s32	%fd980, %r2074;
	div.rn.f64 	%fd128, %fd980, 0d4076800000000000;
	setp.eq.s32	%p184, %r519, 0;
	@%p184 bra 	BB36_159;
	bra.uni 	BB36_140;

BB36_159:
	fma.rn.f64 	%fd2015, %fd2285, %fd128, 0d3FF0000000000000;
	bra.uni 	BB36_160;

BB36_113:
	sub.s32 	%r2073, %r708, %r527;

BB36_115:
	cvt.rn.f64.s32	%fd942, %r2073;
	div.rn.f64 	%fd108, %fd942, 0d4076800000000000;
	setp.eq.s32	%p156, %r519, 0;
	@%p156 bra 	BB36_135;
	bra.uni 	BB36_116;

BB36_135:
	fma.rn.f64 	%fd2015, %fd2285, %fd108, 0d3FF0000000000000;
	bra.uni 	BB36_160;

BB36_140:
	setp.eq.s32	%p185, %r519, 1;
	@%p185 bra 	BB36_145;
	bra.uni 	BB36_141;

BB36_145:
	mul.f64 	%fd133, %fd128, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd133;
	}
	bfe.u32 	%r840, %r95, 20, 11;
	add.s32 	%r841, %r840, -1012;
	mov.b64 	 %rd58, %fd133;
	shl.b64 	%rd9, %rd58, %r841;
	setp.eq.s64	%p190, %rd9, -9223372036854775808;
	abs.f64 	%fd134, %fd81;
	// Callseq Start 88
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd134;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd133;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2014, [retval0+0];
	
	//{
	}// Callseq End 88
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd81;
	}
	setp.lt.s32	%p191, %r96, 0;
	and.pred  	%p6, %p191, %p190;
	@!%p6 bra 	BB36_147;
	bra.uni 	BB36_146;

BB36_146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r842}, %fd2014;
	}
	xor.b32  	%r843, %r842, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r844, %temp}, %fd2014;
	}
	mov.b64 	%fd2014, {%r844, %r843};

BB36_147:
	mov.f64 	%fd2013, %fd2014;
	setp.eq.f64	%p192, %fd81, 0d0000000000000000;
	@%p192 bra 	BB36_150;
	bra.uni 	BB36_148;

BB36_150:
	selp.b32	%r845, %r96, 0, %p190;
	or.b32  	%r846, %r845, 2146435072;
	setp.lt.s32	%p196, %r95, 0;
	selp.b32	%r847, %r846, %r845, %p196;
	mov.u32 	%r848, 0;
	mov.b64 	%fd2013, {%r848, %r847};
	bra.uni 	BB36_151;

BB36_116:
	setp.eq.s32	%p157, %r519, 1;
	@%p157 bra 	BB36_121;
	bra.uni 	BB36_117;

BB36_121:
	mul.f64 	%fd113, %fd108, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd113;
	}
	bfe.u32 	%r792, %r87, 20, 11;
	add.s32 	%r793, %r792, -1012;
	mov.b64 	 %rd57, %fd113;
	shl.b64 	%rd8, %rd57, %r793;
	setp.eq.s64	%p162, %rd8, -9223372036854775808;
	abs.f64 	%fd114, %fd81;
	// Callseq Start 87
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd114;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd113;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2007, [retval0+0];
	
	//{
	}// Callseq End 87
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r88}, %fd81;
	}
	setp.lt.s32	%p163, %r88, 0;
	and.pred  	%p5, %p163, %p162;
	@!%p5 bra 	BB36_123;
	bra.uni 	BB36_122;

BB36_122:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r794}, %fd2007;
	}
	xor.b32  	%r795, %r794, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r796, %temp}, %fd2007;
	}
	mov.b64 	%fd2007, {%r796, %r795};

BB36_123:
	mov.f64 	%fd2006, %fd2007;
	setp.eq.f64	%p164, %fd81, 0d0000000000000000;
	@%p164 bra 	BB36_126;
	bra.uni 	BB36_124;

BB36_126:
	selp.b32	%r797, %r88, 0, %p162;
	or.b32  	%r798, %r797, 2146435072;
	setp.lt.s32	%p168, %r87, 0;
	selp.b32	%r799, %r798, %r797, %p168;
	mov.u32 	%r800, 0;
	mov.b64 	%fd2006, {%r800, %r799};
	bra.uni 	BB36_127;

BB36_141:
	mov.f64 	%fd2015, 0d0000000000000000;
	setp.ne.s32	%p186, %r519, 2;
	@%p186 bra 	BB36_160;

	mul.f64 	%fd129, %fd2285, %fd128;
	mov.f64 	%fd982, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd983, %fd129, %fd982;
	mov.f64 	%fd984, 0d4338000000000000;
	add.rn.f64 	%fd985, %fd983, %fd984;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd985;
	}
	mov.f64 	%fd986, 0dC338000000000000;
	add.rn.f64 	%fd987, %fd985, %fd986;
	mov.f64 	%fd988, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd989, %fd987, %fd988, %fd129;
	mov.f64 	%fd990, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd991, %fd987, %fd990, %fd989;
	mov.f64 	%fd992, 0d3E928AF3FCA213EA;
	mov.f64 	%fd993, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd994, %fd993, %fd991, %fd992;
	mov.f64 	%fd995, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd996, %fd994, %fd991, %fd995;
	mov.f64 	%fd997, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd998, %fd996, %fd991, %fd997;
	mov.f64 	%fd999, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1000, %fd998, %fd991, %fd999;
	mov.f64 	%fd1001, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1002, %fd1000, %fd991, %fd1001;
	mov.f64 	%fd1003, 0d3F81111111122322;
	fma.rn.f64 	%fd1004, %fd1002, %fd991, %fd1003;
	mov.f64 	%fd1005, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1006, %fd1004, %fd991, %fd1005;
	mov.f64 	%fd1007, 0d3FC5555555555511;
	fma.rn.f64 	%fd1008, %fd1006, %fd991, %fd1007;
	mov.f64 	%fd1009, 0d3FE000000000000B;
	fma.rn.f64 	%fd1010, %fd1008, %fd991, %fd1009;
	mov.f64 	%fd1011, 0d3FF0000000000000;
	fma.rn.f64 	%fd1012, %fd1010, %fd991, %fd1011;
	fma.rn.f64 	%fd1013, %fd1012, %fd991, %fd1011;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd1013;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd1013;
	}
	shl.b32 	%r828, %r92, 20;
	add.s32 	%r829, %r94, %r828;
	mov.b64 	%fd2015, {%r93, %r829};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r830}, %fd129;
	}
	mov.b32 	 %f34, %r830;
	abs.f32 	%f6, %f34;
	setp.lt.f32	%p187, %f6, 0f4086232B;
	@%p187 bra 	BB36_160;

	setp.lt.f64	%p188, %fd129, 0d0000000000000000;
	add.f64 	%fd1014, %fd129, 0d7FF0000000000000;
	selp.f64	%fd2015, 0d0000000000000000, %fd1014, %p188;
	setp.geu.f32	%p189, %f6, 0f40874800;
	@%p189 bra 	BB36_160;

	shr.u32 	%r831, %r92, 31;
	add.s32 	%r832, %r92, %r831;
	shr.s32 	%r833, %r832, 1;
	shl.b32 	%r834, %r833, 20;
	add.s32 	%r835, %r834, %r94;
	mov.b64 	%fd1015, {%r93, %r835};
	sub.s32 	%r836, %r92, %r833;
	shl.b32 	%r837, %r836, 20;
	add.s32 	%r838, %r837, 1072693248;
	mov.u32 	%r839, 0;
	mov.b64 	%fd1016, {%r839, %r838};
	mul.f64 	%fd2015, %fd1015, %fd1016;
	bra.uni 	BB36_160;

BB36_117:
	mov.f64 	%fd2015, 0d0000000000000000;
	setp.ne.s32	%p158, %r519, 2;
	@%p158 bra 	BB36_160;

	mul.f64 	%fd109, %fd2285, %fd108;
	mov.f64 	%fd944, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd945, %fd109, %fd944;
	mov.f64 	%fd946, 0d4338000000000000;
	add.rn.f64 	%fd947, %fd945, %fd946;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r84, %temp}, %fd947;
	}
	mov.f64 	%fd948, 0dC338000000000000;
	add.rn.f64 	%fd949, %fd947, %fd948;
	mov.f64 	%fd950, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd951, %fd949, %fd950, %fd109;
	mov.f64 	%fd952, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd953, %fd949, %fd952, %fd951;
	mov.f64 	%fd954, 0d3E928AF3FCA213EA;
	mov.f64 	%fd955, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd956, %fd955, %fd953, %fd954;
	mov.f64 	%fd957, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd958, %fd956, %fd953, %fd957;
	mov.f64 	%fd959, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd960, %fd958, %fd953, %fd959;
	mov.f64 	%fd961, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd962, %fd960, %fd953, %fd961;
	mov.f64 	%fd963, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd964, %fd962, %fd953, %fd963;
	mov.f64 	%fd965, 0d3F81111111122322;
	fma.rn.f64 	%fd966, %fd964, %fd953, %fd965;
	mov.f64 	%fd967, 0d3FA55555555502A1;
	fma.rn.f64 	%fd968, %fd966, %fd953, %fd967;
	mov.f64 	%fd969, 0d3FC5555555555511;
	fma.rn.f64 	%fd970, %fd968, %fd953, %fd969;
	mov.f64 	%fd971, 0d3FE000000000000B;
	fma.rn.f64 	%fd972, %fd970, %fd953, %fd971;
	mov.f64 	%fd973, 0d3FF0000000000000;
	fma.rn.f64 	%fd974, %fd972, %fd953, %fd973;
	fma.rn.f64 	%fd975, %fd974, %fd953, %fd973;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r85, %temp}, %fd975;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd975;
	}
	shl.b32 	%r780, %r84, 20;
	add.s32 	%r781, %r86, %r780;
	mov.b64 	%fd2015, {%r85, %r781};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r782}, %fd109;
	}
	mov.b32 	 %f33, %r782;
	abs.f32 	%f5, %f33;
	setp.lt.f32	%p159, %f5, 0f4086232B;
	@%p159 bra 	BB36_160;

	setp.lt.f64	%p160, %fd109, 0d0000000000000000;
	add.f64 	%fd976, %fd109, 0d7FF0000000000000;
	selp.f64	%fd2015, 0d0000000000000000, %fd976, %p160;
	setp.geu.f32	%p161, %f5, 0f40874800;
	@%p161 bra 	BB36_160;

	shr.u32 	%r783, %r84, 31;
	add.s32 	%r784, %r84, %r783;
	shr.s32 	%r785, %r784, 1;
	shl.b32 	%r786, %r785, 20;
	add.s32 	%r787, %r786, %r86;
	mov.b64 	%fd977, {%r85, %r787};
	sub.s32 	%r788, %r84, %r785;
	shl.b32 	%r789, %r788, 20;
	add.s32 	%r790, %r789, 1072693248;
	mov.u32 	%r791, 0;
	mov.b64 	%fd978, {%r791, %r790};
	mul.f64 	%fd2015, %fd977, %fd978;
	bra.uni 	BB36_160;

BB36_148:
	setp.gt.s32	%p193, %r96, -1;
	@%p193 bra 	BB36_151;

	cvt.rzi.f64.f64	%fd1017, %fd133;
	setp.neu.f64	%p194, %fd1017, %fd133;
	selp.f64	%fd2013, 0dFFF8000000000000, %fd2013, %p194;

BB36_151:
	mov.f64 	%fd140, %fd2013;
	add.f64 	%fd141, %fd133, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r849}, %fd141;
	}
	and.b32  	%r850, %r849, 2146435072;
	setp.ne.s32	%p197, %r850, 2146435072;
	mov.f64 	%fd2012, %fd140;
	@%p197 bra 	BB36_158;

	setp.gtu.f64	%p198, %fd134, 0d7FF0000000000000;
	mov.f64 	%fd2012, %fd141;
	@%p198 bra 	BB36_158;

	abs.f64 	%fd142, %fd133;
	setp.gtu.f64	%p199, %fd142, 0d7FF0000000000000;
	mov.f64 	%fd2011, %fd141;
	mov.f64 	%fd2012, %fd2011;
	@%p199 bra 	BB36_158;

	setp.eq.f64	%p200, %fd142, 0d7FF0000000000000;
	@%p200 bra 	BB36_157;
	bra.uni 	BB36_155;

BB36_157:
	setp.eq.f64	%p202, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p203, %fd134, 0d3FF0000000000000;
	selp.b32	%r857, 2146435072, 0, %p203;
	xor.b32  	%r858, %r857, 2146435072;
	setp.lt.s32	%p204, %r95, 0;
	selp.b32	%r859, %r858, %r857, %p204;
	selp.b32	%r860, 1072693248, %r859, %p202;
	mov.u32 	%r861, 0;
	mov.b64 	%fd2012, {%r861, %r860};
	bra.uni 	BB36_158;

BB36_124:
	setp.gt.s32	%p165, %r88, -1;
	@%p165 bra 	BB36_127;

	cvt.rzi.f64.f64	%fd979, %fd113;
	setp.neu.f64	%p166, %fd979, %fd113;
	selp.f64	%fd2006, 0dFFF8000000000000, %fd2006, %p166;

BB36_127:
	mov.f64 	%fd120, %fd2006;
	add.f64 	%fd121, %fd113, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r801}, %fd121;
	}
	and.b32  	%r802, %r801, 2146435072;
	setp.ne.s32	%p169, %r802, 2146435072;
	mov.f64 	%fd2005, %fd120;
	@%p169 bra 	BB36_134;

	setp.gtu.f64	%p170, %fd114, 0d7FF0000000000000;
	mov.f64 	%fd2005, %fd121;
	@%p170 bra 	BB36_134;

	abs.f64 	%fd122, %fd113;
	setp.gtu.f64	%p171, %fd122, 0d7FF0000000000000;
	mov.f64 	%fd2004, %fd121;
	mov.f64 	%fd2005, %fd2004;
	@%p171 bra 	BB36_134;

	setp.eq.f64	%p172, %fd122, 0d7FF0000000000000;
	@%p172 bra 	BB36_133;
	bra.uni 	BB36_131;

BB36_133:
	setp.eq.f64	%p174, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p175, %fd114, 0d3FF0000000000000;
	selp.b32	%r809, 2146435072, 0, %p175;
	xor.b32  	%r810, %r809, 2146435072;
	setp.lt.s32	%p176, %r87, 0;
	selp.b32	%r811, %r810, %r809, %p176;
	selp.b32	%r812, 1072693248, %r811, %p174;
	mov.u32 	%r813, 0;
	mov.b64 	%fd2005, {%r813, %r812};
	bra.uni 	BB36_134;

BB36_155:
	setp.neu.f64	%p201, %fd134, 0d7FF0000000000000;
	mov.f64 	%fd2012, %fd140;
	@%p201 bra 	BB36_158;

	shr.s32 	%r851, %r95, 31;
	and.b32  	%r852, %r851, -2146435072;
	add.s32 	%r853, %r852, 2146435072;
	or.b32  	%r854, %r853, -2147483648;
	selp.b32	%r855, %r854, %r853, %p6;
	mov.u32 	%r856, 0;
	mov.b64 	%fd2012, {%r856, %r855};

BB36_158:
	setp.eq.f64	%p205, %fd133, 0d0000000000000000;
	setp.eq.f64	%p206, %fd81, 0d3FF0000000000000;
	or.pred  	%p207, %p206, %p205;
	selp.f64	%fd2015, 0d3FF0000000000000, %fd2012, %p207;
	bra.uni 	BB36_160;

BB36_131:
	setp.neu.f64	%p173, %fd114, 0d7FF0000000000000;
	mov.f64 	%fd2005, %fd120;
	@%p173 bra 	BB36_134;

	shr.s32 	%r803, %r87, 31;
	and.b32  	%r804, %r803, -2146435072;
	add.s32 	%r805, %r804, 2146435072;
	or.b32  	%r806, %r805, -2147483648;
	selp.b32	%r807, %r806, %r805, %p5;
	mov.u32 	%r808, 0;
	mov.b64 	%fd2005, {%r808, %r807};

BB36_134:
	setp.eq.f64	%p177, %fd113, 0d0000000000000000;
	setp.eq.f64	%p178, %fd81, 0d3FF0000000000000;
	or.pred  	%p179, %p178, %p177;
	selp.f64	%fd2015, 0d3FF0000000000000, %fd2005, %p179;

BB36_160:
	mov.u32 	%r2071, %r708;
	mov.u32 	%r2070, %r707;
	mov.u32 	%r2069, %r710;
	mov.u32 	%r2068, %r709;
	rcp.rn.f64 	%fd1018, %fd2015;
	mul.f64 	%fd1991, %fd1991, %fd1018;
	fma.rn.f64 	%fd2282, %fd2000, %fd1991, %fd2282;
	mov.u16 	%rs42, 0;

BB36_161:
	mov.f64 	%fd2281, %fd2282;
	add.s32 	%r2067, %r2067, 1;
	setp.lt.s32	%p208, %r2067, %r528;
	mov.f64 	%fd2268, %fd2281;
	mov.f64 	%fd2280, %fd2268;
	@%p208 bra 	BB36_84;

BB36_162:
	mov.f64 	%fd153, %fd2280;
	setp.lt.s32	%p209, %r529, 2;
	mov.f64 	%fd2279, %fd897;
	@%p209 bra 	BB36_802;

	ld.param.f64 	%fd2287, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_11];
	sub.f64 	%fd2016, %fd768, %fd153;
	div.rn.f64 	%fd1020, %fd1, %fd2;
	add.f64 	%fd155, %fd1020, 0d3FF0000000000000;
	mov.u32 	%r868, 30;
	sub.s32 	%r106, %r868, %r525;
	mov.u32 	%r2425, 2;
	mov.u32 	%r2075, -1;

BB36_164:
	mov.f64 	%fd2274, %fd2287;
	mov.f64 	%fd2269, %fd2285;
	mov.f64 	%fd2288, %fd2274;
	mov.f64 	%fd2286, %fd2269;
	mov.u32 	%r2418, %r2425;
	mov.u32 	%r2423, %r2418;
	mov.u32 	%r2406, %r2417;
	mov.u32 	%r2414, %r2406;
	mov.u32 	%r2390, %r2401;
	mov.u32 	%r2398, %r2390;
	mov.u32 	%r2374, %r2385;
	mov.u32 	%r2382, %r2374;
	mov.u32 	%r2358, %r2369;
	mov.u32 	%r2366, %r2358;
	mov.u32 	%r2338, %r2349;
	mov.u32 	%r2346, %r2338;
	mov.u32 	%r2322, %r2333;
	mov.u32 	%r2330, %r2322;
	mov.u32 	%r2306, %r2317;
	mov.u32 	%r2314, %r2306;
	mov.u32 	%r2290, %r2301;
	mov.u32 	%r2298, %r2290;
	mov.u32 	%r2270, %r2281;
	mov.u32 	%r2278, %r2270;
	mov.u32 	%r2254, %r2265;
	mov.u32 	%r2262, %r2254;
	mov.u32 	%r2238, %r2249;
	mov.u32 	%r2246, %r2238;
	mov.u32 	%r2222, %r2233;
	mov.u32 	%r2230, %r2222;
	mov.u32 	%r2202, %r2213;
	mov.u32 	%r2210, %r2202;
	mov.u32 	%r2186, %r2197;
	mov.u32 	%r2194, %r2186;
	mov.u32 	%r2170, %r2181;
	mov.u32 	%r2178, %r2170;
	mov.u32 	%r2154, %r2165;
	mov.u32 	%r2162, %r2154;
	mul.f64 	%fd1021, %fd2017, %fd2016;
	setp.gtu.f64	%p210, %fd1021, 0d0000000000000000;
	abs.f64 	%fd160, %fd2017;
	@%p210 bra 	BB36_471;
	bra.uni 	BB36_165;

BB36_471:
	abs.f64 	%fd460, %fd2016;
	setp.lt.f64	%p533, %fd160, %fd460;
	@%p533 bra 	BB36_719;
	bra.uni 	BB36_472;

BB36_719:
	sub.f64 	%fd1834, %fd2288, %fd2286;
	fma.rn.f64 	%fd2288, %fd1834, 0d3FF999999999999A, %fd2288;
	mov.f64 	%fd2259, 0d0000000000000000;
	mov.u32 	%r2365, %r2366;
	mov.u32 	%r2381, %r2382;
	mov.u32 	%r2397, %r2398;
	mov.u32 	%r2413, %r2414;
	@%p29 bra 	BB36_799;

	div.rn.f64 	%fd1837, %fd2288, %fd769;
	add.f64 	%fd687, %fd1837, 0d3FF0000000000000;
	mov.f64 	%fd2259, 0d0000000000000000;
	mov.f64 	%fd2234, 0d3FF0000000000000;
	mov.u16 	%rs48, 1;
	mov.u32 	%r2350, 0;
	mov.u32 	%r2367, %r2366;
	mov.u32 	%r2383, %r2382;
	mov.u32 	%r2399, %r2398;
	mov.u32 	%r2415, %r2414;

BB36_721:
	mov.u32 	%r2403, %r2415;
	mov.u32 	%r448, %r2403;
	mov.u32 	%r2387, %r2399;
	mov.u32 	%r447, %r2387;
	mov.u32 	%r2371, %r2383;
	mov.u32 	%r446, %r2371;
	mov.u32 	%r2355, %r2367;
	mov.u32 	%r445, %r2355;
	mul.wide.s32 	%rd92, %r2350, 56;
	add.s64 	%rd93, %rd48, %rd92;
	add.s64 	%rd44, %rd93, 12;
	ld.u32 	%r1895, [%rd93+12];
	setp.gt.s32	%p805, %r523, %r1895;
	mov.u32 	%r2368, %r445;
	mov.u32 	%r2384, %r446;
	mov.u32 	%r2400, %r447;
	mov.u32 	%r2416, %r448;
	@%p805 bra 	BB36_798;

	ld.v2.u32 	{%r1896, %r1897}, [%rd44+-4];
	mov.u32 	%r452, %r1897;
	mov.u32 	%r451, %r1896;
	ld.v2.u32 	{%r1898, %r1899}, [%rd44+-12];
	mov.u32 	%r450, %r1899;
	mov.u32 	%r449, %r1898;
	ld.f64 	%fd2243, [%rd44+36];
	setp.neu.f64	%p806, %fd2243, 0dBFF0000000000000;
	@%p806 bra 	BB36_748;

	setp.eq.s32	%p807, %r517, 0;
	ld.v2.u32 	{%r1900, %r1901}, [%rd44+12];
	ld.v2.u32 	{%r1902, %r1903}, [%rd44+4];
	ld.v2.u32 	{%r1904, %r1905}, [%rd44+28];
	ld.v2.u32 	{%r1906, %r1907}, [%rd44+20];
	@%p807 bra 	BB36_725;
	bra.uni 	BB36_724;

BB36_725:
	setp.lt.s32	%p808, %r1903, 30;
	setp.eq.s32	%p809, %r1907, 31;
	and.pred  	%p810, %p809, %p808;
	selp.b32	%r1908, 1, %r1907, %p810;
	selp.u32	%r1909, 1, 0, %p810;
	sub.s32 	%r1910, %r1904, %r1900;
	sub.s32 	%r1911, %r1906, %r1902;
	add.s32 	%r1912, %r1911, %r1909;
	mul.lo.s32 	%r1913, %r1912, 30;
	sub.s32 	%r1915, %r868, %r1903;
	mov.u32 	%r1916, 0;
	max.s32 	%r1917, %r1916, %r1915;
	min.s32 	%r1918, %r868, %r1908;
	mad.lo.s32 	%r1919, %r1910, 360, %r1913;
	add.s32 	%r1920, %r1919, %r1917;
	add.s32 	%r1921, %r1920, %r1918;
	add.s32 	%r2351, %r1921, -30;
	bra.uni 	BB36_726;

BB36_724:
	sub.s32 	%r2351, %r1905, %r1901;

BB36_726:
	cvt.rn.f64.s32	%fd1838, %r2351;
	div.rn.f64 	%fd691, %fd1838, 0d4076800000000000;
	setp.eq.s32	%p811, %r1, 0;
	@%p811 bra 	BB36_746;
	bra.uni 	BB36_727;

BB36_746:
	fma.rn.f64 	%fd2242, %fd1, %fd691, 0d3FF0000000000000;
	bra.uni 	BB36_747;

BB36_727:
	setp.eq.s32	%p812, %r1, 1;
	@%p812 bra 	BB36_732;
	bra.uni 	BB36_728;

BB36_732:
	mul.f64 	%fd696, %fd2, %fd691;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r467}, %fd696;
	}
	bfe.u32 	%r1934, %r467, 20, 11;
	add.s32 	%r1935, %r1934, -1012;
	mov.b64 	 %rd94, %fd696;
	shl.b64 	%rd45, %rd94, %r1935;
	setp.eq.s64	%p817, %rd45, -9223372036854775808;
	abs.f64 	%fd697, %fd155;
	// Callseq Start 108
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd697;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd696;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2241, [retval0+0];
	
	//{
	}// Callseq End 108
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r468}, %fd155;
	}
	setp.lt.s32	%p818, %r468, 0;
	and.pred  	%p26, %p818, %p817;
	@!%p26 bra 	BB36_734;
	bra.uni 	BB36_733;

BB36_733:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1936}, %fd2241;
	}
	xor.b32  	%r1937, %r1936, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1938, %temp}, %fd2241;
	}
	mov.b64 	%fd2241, {%r1938, %r1937};

BB36_734:
	mov.f64 	%fd2240, %fd2241;
	setp.eq.f64	%p819, %fd155, 0d0000000000000000;
	@%p819 bra 	BB36_737;
	bra.uni 	BB36_735;

BB36_737:
	selp.b32	%r1939, %r468, 0, %p817;
	or.b32  	%r1940, %r1939, 2146435072;
	setp.lt.s32	%p823, %r467, 0;
	selp.b32	%r1941, %r1940, %r1939, %p823;
	mov.u32 	%r1942, 0;
	mov.b64 	%fd2240, {%r1942, %r1941};
	bra.uni 	BB36_738;

BB36_728:
	mov.f64 	%fd2242, 0d0000000000000000;
	setp.ne.s32	%p813, %r1, 2;
	@%p813 bra 	BB36_747;

	mul.f64 	%fd692, %fd1, %fd691;
	mov.f64 	%fd1840, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1841, %fd692, %fd1840;
	mov.f64 	%fd1842, 0d4338000000000000;
	add.rn.f64 	%fd1843, %fd1841, %fd1842;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r464, %temp}, %fd1843;
	}
	mov.f64 	%fd1844, 0dC338000000000000;
	add.rn.f64 	%fd1845, %fd1843, %fd1844;
	mov.f64 	%fd1846, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1847, %fd1845, %fd1846, %fd692;
	mov.f64 	%fd1848, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1849, %fd1845, %fd1848, %fd1847;
	mov.f64 	%fd1850, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1851, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1852, %fd1851, %fd1849, %fd1850;
	mov.f64 	%fd1853, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1854, %fd1852, %fd1849, %fd1853;
	mov.f64 	%fd1855, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1856, %fd1854, %fd1849, %fd1855;
	mov.f64 	%fd1857, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1858, %fd1856, %fd1849, %fd1857;
	mov.f64 	%fd1859, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1860, %fd1858, %fd1849, %fd1859;
	mov.f64 	%fd1861, 0d3F81111111122322;
	fma.rn.f64 	%fd1862, %fd1860, %fd1849, %fd1861;
	mov.f64 	%fd1863, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1864, %fd1862, %fd1849, %fd1863;
	mov.f64 	%fd1865, 0d3FC5555555555511;
	fma.rn.f64 	%fd1866, %fd1864, %fd1849, %fd1865;
	mov.f64 	%fd1867, 0d3FE000000000000B;
	fma.rn.f64 	%fd1868, %fd1866, %fd1849, %fd1867;
	mov.f64 	%fd1869, 0d3FF0000000000000;
	fma.rn.f64 	%fd1870, %fd1868, %fd1849, %fd1869;
	fma.rn.f64 	%fd1871, %fd1870, %fd1849, %fd1869;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r465, %temp}, %fd1871;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r466}, %fd1871;
	}
	shl.b32 	%r1922, %r464, 20;
	add.s32 	%r1923, %r466, %r1922;
	mov.b64 	%fd2242, {%r465, %r1923};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1924}, %fd692;
	}
	mov.b32 	 %f54, %r1924;
	abs.f32 	%f26, %f54;
	setp.lt.f32	%p814, %f26, 0f4086232B;
	@%p814 bra 	BB36_747;

	setp.lt.f64	%p815, %fd692, 0d0000000000000000;
	add.f64 	%fd1872, %fd692, 0d7FF0000000000000;
	selp.f64	%fd2242, 0d0000000000000000, %fd1872, %p815;
	setp.geu.f32	%p816, %f26, 0f40874800;
	@%p816 bra 	BB36_747;

	shr.u32 	%r1925, %r464, 31;
	add.s32 	%r1926, %r464, %r1925;
	shr.s32 	%r1927, %r1926, 1;
	shl.b32 	%r1928, %r1927, 20;
	add.s32 	%r1929, %r1928, %r466;
	mov.b64 	%fd1873, {%r465, %r1929};
	sub.s32 	%r1930, %r464, %r1927;
	shl.b32 	%r1931, %r1930, 20;
	add.s32 	%r1932, %r1931, 1072693248;
	mov.u32 	%r1933, 0;
	mov.b64 	%fd1874, {%r1933, %r1932};
	mul.f64 	%fd2242, %fd1873, %fd1874;
	bra.uni 	BB36_747;

BB36_735:
	setp.gt.s32	%p820, %r468, -1;
	@%p820 bra 	BB36_738;

	cvt.rzi.f64.f64	%fd1875, %fd696;
	setp.neu.f64	%p821, %fd1875, %fd696;
	selp.f64	%fd2240, 0dFFF8000000000000, %fd2240, %p821;

BB36_738:
	mov.f64 	%fd703, %fd2240;
	add.f64 	%fd704, %fd696, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1943}, %fd704;
	}
	and.b32  	%r1944, %r1943, 2146435072;
	setp.ne.s32	%p824, %r1944, 2146435072;
	mov.f64 	%fd2239, %fd703;
	@%p824 bra 	BB36_745;

	setp.gtu.f64	%p825, %fd697, 0d7FF0000000000000;
	mov.f64 	%fd2239, %fd704;
	@%p825 bra 	BB36_745;

	abs.f64 	%fd705, %fd696;
	setp.gtu.f64	%p826, %fd705, 0d7FF0000000000000;
	mov.f64 	%fd2238, %fd704;
	mov.f64 	%fd2239, %fd2238;
	@%p826 bra 	BB36_745;

	setp.eq.f64	%p827, %fd705, 0d7FF0000000000000;
	@%p827 bra 	BB36_744;
	bra.uni 	BB36_742;

BB36_744:
	setp.eq.f64	%p829, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p830, %fd697, 0d3FF0000000000000;
	selp.b32	%r1951, 2146435072, 0, %p830;
	xor.b32  	%r1952, %r1951, 2146435072;
	setp.lt.s32	%p831, %r467, 0;
	selp.b32	%r1953, %r1952, %r1951, %p831;
	selp.b32	%r1954, 1072693248, %r1953, %p829;
	mov.u32 	%r1955, 0;
	mov.b64 	%fd2239, {%r1955, %r1954};
	bra.uni 	BB36_745;

BB36_742:
	setp.neu.f64	%p828, %fd697, 0d7FF0000000000000;
	mov.f64 	%fd2239, %fd703;
	@%p828 bra 	BB36_745;

	shr.s32 	%r1945, %r467, 31;
	and.b32  	%r1946, %r1945, -2146435072;
	add.s32 	%r1947, %r1946, 2146435072;
	or.b32  	%r1948, %r1947, -2147483648;
	selp.b32	%r1949, %r1948, %r1947, %p26;
	mov.u32 	%r1950, 0;
	mov.b64 	%fd2239, {%r1950, %r1949};

BB36_745:
	setp.eq.f64	%p832, %fd696, 0d0000000000000000;
	setp.eq.f64	%p833, %fd155, 0d3FF0000000000000;
	or.pred  	%p834, %p833, %p832;
	selp.f64	%fd2242, 0d3FF0000000000000, %fd2239, %p834;

BB36_747:
	add.f64 	%fd1876, %fd2242, 0dBFF0000000000000;
	mul.f64 	%fd2243, %fd1876, 0d4059000000000000;

BB36_748:
	and.b16  	%rs39, %rs48, 255;
	setp.eq.s16	%p835, %rs39, 0;
	@%p835 bra 	BB36_773;
	bra.uni 	BB36_749;

BB36_773:
	setp.eq.s32	%p864, %r518, 0;
	@%p864 bra 	BB36_775;
	bra.uni 	BB36_774;

BB36_775:
	setp.lt.s32	%p865, %r446, 30;
	setp.eq.s32	%p866, %r1899, 31;
	and.pred  	%p867, %p866, %p865;
	selp.b32	%r2003, 1, %r1899, %p867;
	selp.u32	%r2004, 1, 0, %p867;
	sub.s32 	%r2005, %r1896, %r447;
	sub.s32 	%r2006, %r1898, %r445;
	add.s32 	%r2007, %r2006, %r2004;
	mul.lo.s32 	%r2008, %r2007, 30;
	sub.s32 	%r2010, %r868, %r446;
	mov.u32 	%r2011, 0;
	max.s32 	%r2012, %r2011, %r2010;
	min.s32 	%r2013, %r868, %r2003;
	mad.lo.s32 	%r2014, %r2005, 360, %r2008;
	add.s32 	%r2015, %r2014, %r2012;
	add.s32 	%r2016, %r2015, %r2013;
	add.s32 	%r2353, %r2016, -30;
	bra.uni 	BB36_776;

BB36_749:
	setp.eq.s32	%p836, %r518, 0;
	@%p836 bra 	BB36_751;
	bra.uni 	BB36_750;

BB36_751:
	setp.lt.s32	%p837, %r525, 30;
	setp.eq.s32	%p838, %r1899, 31;
	and.pred  	%p839, %p838, %p837;
	selp.b32	%r1956, 1, %r1899, %p839;
	selp.u32	%r1957, 1, 0, %p839;
	sub.s32 	%r1958, %r1896, %r526;
	sub.s32 	%r1959, %r1898, %r524;
	add.s32 	%r1960, %r1959, %r1957;
	mul.lo.s32 	%r1961, %r1960, 30;
	min.s32 	%r1963, %r868, %r1956;
	mad.lo.s32 	%r1964, %r1958, 360, %r1961;
	mov.u32 	%r1965, 0;
	max.s32 	%r1966, %r1965, %r106;
	add.s32 	%r1967, %r1964, %r1966;
	add.s32 	%r1968, %r1967, %r1963;
	add.s32 	%r2352, %r1968, -30;
	bra.uni 	BB36_752;

BB36_774:
	sub.s32 	%r2353, %r1897, %r448;

BB36_776:
	cvt.rn.f64.s32	%fd1915, %r2353;
	div.rn.f64 	%fd734, %fd1915, 0d4076800000000000;
	setp.eq.s32	%p868, %r519, 0;
	@%p868 bra 	BB36_796;
	bra.uni 	BB36_777;

BB36_796:
	fma.rn.f64 	%fd2258, %fd2288, %fd734, 0d3FF0000000000000;
	bra.uni 	BB36_797;

BB36_750:
	sub.s32 	%r2352, %r1897, %r527;

BB36_752:
	cvt.rn.f64.s32	%fd1877, %r2352;
	div.rn.f64 	%fd714, %fd1877, 0d4076800000000000;
	setp.eq.s32	%p840, %r519, 0;
	@%p840 bra 	BB36_772;
	bra.uni 	BB36_753;

BB36_772:
	fma.rn.f64 	%fd2258, %fd2288, %fd714, 0d3FF0000000000000;
	bra.uni 	BB36_797;

BB36_777:
	setp.eq.s32	%p869, %r519, 1;
	@%p869 bra 	BB36_782;
	bra.uni 	BB36_778;

BB36_782:
	mul.f64 	%fd739, %fd734, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r484}, %fd739;
	}
	bfe.u32 	%r2029, %r484, 20, 11;
	add.s32 	%r2030, %r2029, -1012;
	mov.b64 	 %rd96, %fd739;
	shl.b64 	%rd47, %rd96, %r2030;
	setp.eq.s64	%p874, %rd47, -9223372036854775808;
	abs.f64 	%fd740, %fd687;
	// Callseq Start 110
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd740;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd739;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2257, [retval0+0];
	
	//{
	}// Callseq End 110
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r485}, %fd687;
	}
	setp.lt.s32	%p875, %r485, 0;
	and.pred  	%p28, %p875, %p874;
	@!%p28 bra 	BB36_784;
	bra.uni 	BB36_783;

BB36_783:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2031}, %fd2257;
	}
	xor.b32  	%r2032, %r2031, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2033, %temp}, %fd2257;
	}
	mov.b64 	%fd2257, {%r2033, %r2032};

BB36_784:
	mov.f64 	%fd2256, %fd2257;
	setp.eq.f64	%p876, %fd687, 0d0000000000000000;
	@%p876 bra 	BB36_787;
	bra.uni 	BB36_785;

BB36_787:
	selp.b32	%r2034, %r485, 0, %p874;
	or.b32  	%r2035, %r2034, 2146435072;
	setp.lt.s32	%p880, %r484, 0;
	selp.b32	%r2036, %r2035, %r2034, %p880;
	mov.u32 	%r2037, 0;
	mov.b64 	%fd2256, {%r2037, %r2036};
	bra.uni 	BB36_788;

BB36_753:
	setp.eq.s32	%p841, %r519, 1;
	@%p841 bra 	BB36_758;
	bra.uni 	BB36_754;

BB36_758:
	mul.f64 	%fd719, %fd714, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r476}, %fd719;
	}
	bfe.u32 	%r1981, %r476, 20, 11;
	add.s32 	%r1982, %r1981, -1012;
	mov.b64 	 %rd95, %fd719;
	shl.b64 	%rd46, %rd95, %r1982;
	setp.eq.s64	%p846, %rd46, -9223372036854775808;
	abs.f64 	%fd720, %fd687;
	// Callseq Start 109
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd720;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd719;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2250, [retval0+0];
	
	//{
	}// Callseq End 109
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r477}, %fd687;
	}
	setp.lt.s32	%p847, %r477, 0;
	and.pred  	%p27, %p847, %p846;
	@!%p27 bra 	BB36_760;
	bra.uni 	BB36_759;

BB36_759:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1983}, %fd2250;
	}
	xor.b32  	%r1984, %r1983, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1985, %temp}, %fd2250;
	}
	mov.b64 	%fd2250, {%r1985, %r1984};

BB36_760:
	mov.f64 	%fd2249, %fd2250;
	setp.eq.f64	%p848, %fd687, 0d0000000000000000;
	@%p848 bra 	BB36_763;
	bra.uni 	BB36_761;

BB36_763:
	selp.b32	%r1986, %r477, 0, %p846;
	or.b32  	%r1987, %r1986, 2146435072;
	setp.lt.s32	%p852, %r476, 0;
	selp.b32	%r1988, %r1987, %r1986, %p852;
	mov.u32 	%r1989, 0;
	mov.b64 	%fd2249, {%r1989, %r1988};
	bra.uni 	BB36_764;

BB36_778:
	mov.f64 	%fd2258, 0d0000000000000000;
	setp.ne.s32	%p870, %r519, 2;
	@%p870 bra 	BB36_797;

	mul.f64 	%fd735, %fd2288, %fd734;
	mov.f64 	%fd1917, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1918, %fd735, %fd1917;
	mov.f64 	%fd1919, 0d4338000000000000;
	add.rn.f64 	%fd1920, %fd1918, %fd1919;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r481, %temp}, %fd1920;
	}
	mov.f64 	%fd1921, 0dC338000000000000;
	add.rn.f64 	%fd1922, %fd1920, %fd1921;
	mov.f64 	%fd1923, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1924, %fd1922, %fd1923, %fd735;
	mov.f64 	%fd1925, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1926, %fd1922, %fd1925, %fd1924;
	mov.f64 	%fd1927, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1928, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1929, %fd1928, %fd1926, %fd1927;
	mov.f64 	%fd1930, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1931, %fd1929, %fd1926, %fd1930;
	mov.f64 	%fd1932, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1933, %fd1931, %fd1926, %fd1932;
	mov.f64 	%fd1934, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1935, %fd1933, %fd1926, %fd1934;
	mov.f64 	%fd1936, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1937, %fd1935, %fd1926, %fd1936;
	mov.f64 	%fd1938, 0d3F81111111122322;
	fma.rn.f64 	%fd1939, %fd1937, %fd1926, %fd1938;
	mov.f64 	%fd1940, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1941, %fd1939, %fd1926, %fd1940;
	mov.f64 	%fd1942, 0d3FC5555555555511;
	fma.rn.f64 	%fd1943, %fd1941, %fd1926, %fd1942;
	mov.f64 	%fd1944, 0d3FE000000000000B;
	fma.rn.f64 	%fd1945, %fd1943, %fd1926, %fd1944;
	mov.f64 	%fd1946, 0d3FF0000000000000;
	fma.rn.f64 	%fd1947, %fd1945, %fd1926, %fd1946;
	fma.rn.f64 	%fd1948, %fd1947, %fd1926, %fd1946;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r482, %temp}, %fd1948;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r483}, %fd1948;
	}
	shl.b32 	%r2017, %r481, 20;
	add.s32 	%r2018, %r483, %r2017;
	mov.b64 	%fd2258, {%r482, %r2018};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2019}, %fd735;
	}
	mov.b32 	 %f56, %r2019;
	abs.f32 	%f28, %f56;
	setp.lt.f32	%p871, %f28, 0f4086232B;
	@%p871 bra 	BB36_797;

	setp.lt.f64	%p872, %fd735, 0d0000000000000000;
	add.f64 	%fd1949, %fd735, 0d7FF0000000000000;
	selp.f64	%fd2258, 0d0000000000000000, %fd1949, %p872;
	setp.geu.f32	%p873, %f28, 0f40874800;
	@%p873 bra 	BB36_797;

	shr.u32 	%r2020, %r481, 31;
	add.s32 	%r2021, %r481, %r2020;
	shr.s32 	%r2022, %r2021, 1;
	shl.b32 	%r2023, %r2022, 20;
	add.s32 	%r2024, %r2023, %r483;
	mov.b64 	%fd1950, {%r482, %r2024};
	sub.s32 	%r2025, %r481, %r2022;
	shl.b32 	%r2026, %r2025, 20;
	add.s32 	%r2027, %r2026, 1072693248;
	mov.u32 	%r2028, 0;
	mov.b64 	%fd1951, {%r2028, %r2027};
	mul.f64 	%fd2258, %fd1950, %fd1951;
	bra.uni 	BB36_797;

BB36_754:
	mov.f64 	%fd2258, 0d0000000000000000;
	setp.ne.s32	%p842, %r519, 2;
	@%p842 bra 	BB36_797;

	mul.f64 	%fd715, %fd2288, %fd714;
	mov.f64 	%fd1879, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1880, %fd715, %fd1879;
	mov.f64 	%fd1881, 0d4338000000000000;
	add.rn.f64 	%fd1882, %fd1880, %fd1881;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r473, %temp}, %fd1882;
	}
	mov.f64 	%fd1883, 0dC338000000000000;
	add.rn.f64 	%fd1884, %fd1882, %fd1883;
	mov.f64 	%fd1885, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1886, %fd1884, %fd1885, %fd715;
	mov.f64 	%fd1887, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1888, %fd1884, %fd1887, %fd1886;
	mov.f64 	%fd1889, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1890, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1891, %fd1890, %fd1888, %fd1889;
	mov.f64 	%fd1892, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1893, %fd1891, %fd1888, %fd1892;
	mov.f64 	%fd1894, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1895, %fd1893, %fd1888, %fd1894;
	mov.f64 	%fd1896, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1897, %fd1895, %fd1888, %fd1896;
	mov.f64 	%fd1898, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1899, %fd1897, %fd1888, %fd1898;
	mov.f64 	%fd1900, 0d3F81111111122322;
	fma.rn.f64 	%fd1901, %fd1899, %fd1888, %fd1900;
	mov.f64 	%fd1902, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1903, %fd1901, %fd1888, %fd1902;
	mov.f64 	%fd1904, 0d3FC5555555555511;
	fma.rn.f64 	%fd1905, %fd1903, %fd1888, %fd1904;
	mov.f64 	%fd1906, 0d3FE000000000000B;
	fma.rn.f64 	%fd1907, %fd1905, %fd1888, %fd1906;
	mov.f64 	%fd1908, 0d3FF0000000000000;
	fma.rn.f64 	%fd1909, %fd1907, %fd1888, %fd1908;
	fma.rn.f64 	%fd1910, %fd1909, %fd1888, %fd1908;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r474, %temp}, %fd1910;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r475}, %fd1910;
	}
	shl.b32 	%r1969, %r473, 20;
	add.s32 	%r1970, %r475, %r1969;
	mov.b64 	%fd2258, {%r474, %r1970};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1971}, %fd715;
	}
	mov.b32 	 %f55, %r1971;
	abs.f32 	%f27, %f55;
	setp.lt.f32	%p843, %f27, 0f4086232B;
	@%p843 bra 	BB36_797;

	setp.lt.f64	%p844, %fd715, 0d0000000000000000;
	add.f64 	%fd1911, %fd715, 0d7FF0000000000000;
	selp.f64	%fd2258, 0d0000000000000000, %fd1911, %p844;
	setp.geu.f32	%p845, %f27, 0f40874800;
	@%p845 bra 	BB36_797;

	shr.u32 	%r1972, %r473, 31;
	add.s32 	%r1973, %r473, %r1972;
	shr.s32 	%r1974, %r1973, 1;
	shl.b32 	%r1975, %r1974, 20;
	add.s32 	%r1976, %r1975, %r475;
	mov.b64 	%fd1912, {%r474, %r1976};
	sub.s32 	%r1977, %r473, %r1974;
	shl.b32 	%r1978, %r1977, 20;
	add.s32 	%r1979, %r1978, 1072693248;
	mov.u32 	%r1980, 0;
	mov.b64 	%fd1913, {%r1980, %r1979};
	mul.f64 	%fd2258, %fd1912, %fd1913;
	bra.uni 	BB36_797;

BB36_785:
	setp.gt.s32	%p877, %r485, -1;
	@%p877 bra 	BB36_788;

	cvt.rzi.f64.f64	%fd1952, %fd739;
	setp.neu.f64	%p878, %fd1952, %fd739;
	selp.f64	%fd2256, 0dFFF8000000000000, %fd2256, %p878;

BB36_788:
	mov.f64 	%fd746, %fd2256;
	add.f64 	%fd747, %fd739, %fd687;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2038}, %fd747;
	}
	and.b32  	%r2039, %r2038, 2146435072;
	setp.ne.s32	%p881, %r2039, 2146435072;
	mov.f64 	%fd2255, %fd746;
	@%p881 bra 	BB36_795;

	setp.gtu.f64	%p882, %fd740, 0d7FF0000000000000;
	mov.f64 	%fd2255, %fd747;
	@%p882 bra 	BB36_795;

	abs.f64 	%fd748, %fd739;
	setp.gtu.f64	%p883, %fd748, 0d7FF0000000000000;
	mov.f64 	%fd2254, %fd747;
	mov.f64 	%fd2255, %fd2254;
	@%p883 bra 	BB36_795;

	setp.eq.f64	%p884, %fd748, 0d7FF0000000000000;
	@%p884 bra 	BB36_794;
	bra.uni 	BB36_792;

BB36_794:
	setp.eq.f64	%p886, %fd687, 0dBFF0000000000000;
	setp.gt.f64	%p887, %fd740, 0d3FF0000000000000;
	selp.b32	%r2046, 2146435072, 0, %p887;
	xor.b32  	%r2047, %r2046, 2146435072;
	setp.lt.s32	%p888, %r484, 0;
	selp.b32	%r2048, %r2047, %r2046, %p888;
	selp.b32	%r2049, 1072693248, %r2048, %p886;
	mov.u32 	%r2050, 0;
	mov.b64 	%fd2255, {%r2050, %r2049};
	bra.uni 	BB36_795;

BB36_761:
	setp.gt.s32	%p849, %r477, -1;
	@%p849 bra 	BB36_764;

	cvt.rzi.f64.f64	%fd1914, %fd719;
	setp.neu.f64	%p850, %fd1914, %fd719;
	selp.f64	%fd2249, 0dFFF8000000000000, %fd2249, %p850;

BB36_764:
	mov.f64 	%fd726, %fd2249;
	add.f64 	%fd727, %fd719, %fd687;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1990}, %fd727;
	}
	and.b32  	%r1991, %r1990, 2146435072;
	setp.ne.s32	%p853, %r1991, 2146435072;
	mov.f64 	%fd2248, %fd726;
	@%p853 bra 	BB36_771;

	setp.gtu.f64	%p854, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd2248, %fd727;
	@%p854 bra 	BB36_771;

	abs.f64 	%fd728, %fd719;
	setp.gtu.f64	%p855, %fd728, 0d7FF0000000000000;
	mov.f64 	%fd2247, %fd727;
	mov.f64 	%fd2248, %fd2247;
	@%p855 bra 	BB36_771;

	setp.eq.f64	%p856, %fd728, 0d7FF0000000000000;
	@%p856 bra 	BB36_770;
	bra.uni 	BB36_768;

BB36_770:
	setp.eq.f64	%p858, %fd687, 0dBFF0000000000000;
	setp.gt.f64	%p859, %fd720, 0d3FF0000000000000;
	selp.b32	%r1998, 2146435072, 0, %p859;
	xor.b32  	%r1999, %r1998, 2146435072;
	setp.lt.s32	%p860, %r476, 0;
	selp.b32	%r2000, %r1999, %r1998, %p860;
	selp.b32	%r2001, 1072693248, %r2000, %p858;
	mov.u32 	%r2002, 0;
	mov.b64 	%fd2248, {%r2002, %r2001};
	bra.uni 	BB36_771;

BB36_792:
	setp.neu.f64	%p885, %fd740, 0d7FF0000000000000;
	mov.f64 	%fd2255, %fd746;
	@%p885 bra 	BB36_795;

	shr.s32 	%r2040, %r484, 31;
	and.b32  	%r2041, %r2040, -2146435072;
	add.s32 	%r2042, %r2041, 2146435072;
	or.b32  	%r2043, %r2042, -2147483648;
	selp.b32	%r2044, %r2043, %r2042, %p28;
	mov.u32 	%r2045, 0;
	mov.b64 	%fd2255, {%r2045, %r2044};

BB36_795:
	setp.eq.f64	%p889, %fd739, 0d0000000000000000;
	setp.eq.f64	%p890, %fd687, 0d3FF0000000000000;
	or.pred  	%p891, %p890, %p889;
	selp.f64	%fd2258, 0d3FF0000000000000, %fd2255, %p891;
	bra.uni 	BB36_797;

BB36_768:
	setp.neu.f64	%p857, %fd720, 0d7FF0000000000000;
	mov.f64 	%fd2248, %fd726;
	@%p857 bra 	BB36_771;

	shr.s32 	%r1992, %r476, 31;
	and.b32  	%r1993, %r1992, -2146435072;
	add.s32 	%r1994, %r1993, 2146435072;
	or.b32  	%r1995, %r1994, -2147483648;
	selp.b32	%r1996, %r1995, %r1994, %p27;
	mov.u32 	%r1997, 0;
	mov.b64 	%fd2248, {%r1997, %r1996};

BB36_771:
	setp.eq.f64	%p861, %fd719, 0d0000000000000000;
	setp.eq.f64	%p862, %fd687, 0d3FF0000000000000;
	or.pred  	%p863, %p862, %p861;
	selp.f64	%fd2258, 0d3FF0000000000000, %fd2248, %p863;

BB36_797:
	rcp.rn.f64 	%fd1953, %fd2258;
	mul.f64 	%fd2234, %fd2234, %fd1953;
	fma.rn.f64 	%fd2259, %fd2243, %fd2234, %fd2259;
	mov.u16 	%rs48, 0;
	mov.u32 	%r2368, %r449;
	mov.u32 	%r2384, %r450;
	mov.u32 	%r2400, %r451;
	mov.u32 	%r2416, %r452;

BB36_798:
	mov.u32 	%r2415, %r2416;
	mov.u32 	%r2399, %r2400;
	mov.u32 	%r2383, %r2384;
	mov.u32 	%r2367, %r2368;
	add.s32 	%r2350, %r2350, 1;
	setp.lt.s32	%p892, %r2350, %r528;
	mov.u32 	%r2365, %r2367;
	mov.u32 	%r2381, %r2383;
	mov.u32 	%r2397, %r2399;
	mov.u32 	%r2413, %r2415;
	@%p892 bra 	BB36_721;

BB36_799:
	mov.u32 	%r2414, %r2413;
	mov.u32 	%r2398, %r2397;
	mov.u32 	%r2382, %r2381;
	mov.u32 	%r2366, %r2365;
	sub.f64 	%fd2017, %fd768, %fd2259;
	bra.uni 	BB36_800;

BB36_472:
	setp.gt.f64	%p534, %fd160, %fd460;
	@%p534 bra 	BB36_637;
	bra.uni 	BB36_473;

BB36_637:
	sub.f64 	%fd1713, %fd2286, %fd2288;
	fma.rn.f64 	%fd2286, %fd1713, 0d3FF999999999999A, %fd2286;
	mov.f64 	%fd2233, 0d0000000000000000;
	mov.u32 	%r2297, %r2298;
	mov.u32 	%r2313, %r2314;
	mov.u32 	%r2329, %r2330;
	mov.u32 	%r2345, %r2346;
	@%p29 bra 	BB36_717;

	div.rn.f64 	%fd1716, %fd2286, %fd769;
	add.f64 	%fd612, %fd1716, 0d3FF0000000000000;
	mov.f64 	%fd2233, 0d0000000000000000;
	mov.f64 	%fd2208, 0d3FF0000000000000;
	mov.u16 	%rs47, 1;
	mov.u32 	%r2282, 0;
	mov.u32 	%r2299, %r2298;
	mov.u32 	%r2315, %r2314;
	mov.u32 	%r2331, %r2330;
	mov.u32 	%r2347, %r2346;

BB36_639:
	mov.u32 	%r2335, %r2347;
	mov.u32 	%r397, %r2335;
	mov.u32 	%r2319, %r2331;
	mov.u32 	%r396, %r2319;
	mov.u32 	%r2303, %r2315;
	mov.u32 	%r395, %r2303;
	mov.u32 	%r2287, %r2299;
	mov.u32 	%r394, %r2287;
	mul.wide.s32 	%rd87, %r2282, 56;
	add.s64 	%rd88, %rd48, %rd87;
	add.s64 	%rd39, %rd88, 12;
	ld.u32 	%r1738, [%rd88+12];
	setp.gt.s32	%p716, %r523, %r1738;
	mov.u32 	%r2300, %r394;
	mov.u32 	%r2316, %r395;
	mov.u32 	%r2332, %r396;
	mov.u32 	%r2348, %r397;
	@%p716 bra 	BB36_716;

	ld.v2.u32 	{%r1739, %r1740}, [%rd39+-4];
	mov.u32 	%r401, %r1740;
	mov.u32 	%r400, %r1739;
	ld.v2.u32 	{%r1741, %r1742}, [%rd39+-12];
	mov.u32 	%r399, %r1742;
	mov.u32 	%r398, %r1741;
	ld.f64 	%fd2217, [%rd39+36];
	setp.neu.f64	%p717, %fd2217, 0dBFF0000000000000;
	@%p717 bra 	BB36_666;

	setp.eq.s32	%p718, %r517, 0;
	ld.v2.u32 	{%r1743, %r1744}, [%rd39+12];
	ld.v2.u32 	{%r1745, %r1746}, [%rd39+4];
	ld.v2.u32 	{%r1747, %r1748}, [%rd39+28];
	ld.v2.u32 	{%r1749, %r1750}, [%rd39+20];
	@%p718 bra 	BB36_643;
	bra.uni 	BB36_642;

BB36_643:
	setp.lt.s32	%p719, %r1746, 30;
	setp.eq.s32	%p720, %r1750, 31;
	and.pred  	%p721, %p720, %p719;
	selp.b32	%r1751, 1, %r1750, %p721;
	selp.u32	%r1752, 1, 0, %p721;
	sub.s32 	%r1753, %r1747, %r1743;
	sub.s32 	%r1754, %r1749, %r1745;
	add.s32 	%r1755, %r1754, %r1752;
	mul.lo.s32 	%r1756, %r1755, 30;
	sub.s32 	%r1758, %r868, %r1746;
	mov.u32 	%r1759, 0;
	max.s32 	%r1760, %r1759, %r1758;
	min.s32 	%r1761, %r868, %r1751;
	mad.lo.s32 	%r1762, %r1753, 360, %r1756;
	add.s32 	%r1763, %r1762, %r1760;
	add.s32 	%r1764, %r1763, %r1761;
	add.s32 	%r2283, %r1764, -30;
	bra.uni 	BB36_644;

BB36_642:
	sub.s32 	%r2283, %r1748, %r1744;

BB36_644:
	cvt.rn.f64.s32	%fd1717, %r2283;
	div.rn.f64 	%fd616, %fd1717, 0d4076800000000000;
	setp.eq.s32	%p722, %r1, 0;
	@%p722 bra 	BB36_664;
	bra.uni 	BB36_645;

BB36_664:
	fma.rn.f64 	%fd2216, %fd1, %fd616, 0d3FF0000000000000;
	bra.uni 	BB36_665;

BB36_645:
	setp.eq.s32	%p723, %r1, 1;
	@%p723 bra 	BB36_650;
	bra.uni 	BB36_646;

BB36_650:
	mul.f64 	%fd621, %fd2, %fd616;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r416}, %fd621;
	}
	bfe.u32 	%r1777, %r416, 20, 11;
	add.s32 	%r1778, %r1777, -1012;
	mov.b64 	 %rd89, %fd621;
	shl.b64 	%rd40, %rd89, %r1778;
	setp.eq.s64	%p728, %rd40, -9223372036854775808;
	abs.f64 	%fd622, %fd155;
	// Callseq Start 105
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd622;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd621;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2215, [retval0+0];
	
	//{
	}// Callseq End 105
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r417}, %fd155;
	}
	setp.lt.s32	%p729, %r417, 0;
	and.pred  	%p23, %p729, %p728;
	@!%p23 bra 	BB36_652;
	bra.uni 	BB36_651;

BB36_651:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1779}, %fd2215;
	}
	xor.b32  	%r1780, %r1779, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1781, %temp}, %fd2215;
	}
	mov.b64 	%fd2215, {%r1781, %r1780};

BB36_652:
	mov.f64 	%fd2214, %fd2215;
	setp.eq.f64	%p730, %fd155, 0d0000000000000000;
	@%p730 bra 	BB36_655;
	bra.uni 	BB36_653;

BB36_655:
	selp.b32	%r1782, %r417, 0, %p728;
	or.b32  	%r1783, %r1782, 2146435072;
	setp.lt.s32	%p734, %r416, 0;
	selp.b32	%r1784, %r1783, %r1782, %p734;
	mov.u32 	%r1785, 0;
	mov.b64 	%fd2214, {%r1785, %r1784};
	bra.uni 	BB36_656;

BB36_646:
	mov.f64 	%fd2216, 0d0000000000000000;
	setp.ne.s32	%p724, %r1, 2;
	@%p724 bra 	BB36_665;

	mul.f64 	%fd617, %fd1, %fd616;
	mov.f64 	%fd1719, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1720, %fd617, %fd1719;
	mov.f64 	%fd1721, 0d4338000000000000;
	add.rn.f64 	%fd1722, %fd1720, %fd1721;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r413, %temp}, %fd1722;
	}
	mov.f64 	%fd1723, 0dC338000000000000;
	add.rn.f64 	%fd1724, %fd1722, %fd1723;
	mov.f64 	%fd1725, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1726, %fd1724, %fd1725, %fd617;
	mov.f64 	%fd1727, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1728, %fd1724, %fd1727, %fd1726;
	mov.f64 	%fd1729, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1730, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1731, %fd1730, %fd1728, %fd1729;
	mov.f64 	%fd1732, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1733, %fd1731, %fd1728, %fd1732;
	mov.f64 	%fd1734, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1735, %fd1733, %fd1728, %fd1734;
	mov.f64 	%fd1736, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1737, %fd1735, %fd1728, %fd1736;
	mov.f64 	%fd1738, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1739, %fd1737, %fd1728, %fd1738;
	mov.f64 	%fd1740, 0d3F81111111122322;
	fma.rn.f64 	%fd1741, %fd1739, %fd1728, %fd1740;
	mov.f64 	%fd1742, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1743, %fd1741, %fd1728, %fd1742;
	mov.f64 	%fd1744, 0d3FC5555555555511;
	fma.rn.f64 	%fd1745, %fd1743, %fd1728, %fd1744;
	mov.f64 	%fd1746, 0d3FE000000000000B;
	fma.rn.f64 	%fd1747, %fd1745, %fd1728, %fd1746;
	mov.f64 	%fd1748, 0d3FF0000000000000;
	fma.rn.f64 	%fd1749, %fd1747, %fd1728, %fd1748;
	fma.rn.f64 	%fd1750, %fd1749, %fd1728, %fd1748;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd1750;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r415}, %fd1750;
	}
	shl.b32 	%r1765, %r413, 20;
	add.s32 	%r1766, %r415, %r1765;
	mov.b64 	%fd2216, {%r414, %r1766};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1767}, %fd617;
	}
	mov.b32 	 %f51, %r1767;
	abs.f32 	%f23, %f51;
	setp.lt.f32	%p725, %f23, 0f4086232B;
	@%p725 bra 	BB36_665;

	setp.lt.f64	%p726, %fd617, 0d0000000000000000;
	add.f64 	%fd1751, %fd617, 0d7FF0000000000000;
	selp.f64	%fd2216, 0d0000000000000000, %fd1751, %p726;
	setp.geu.f32	%p727, %f23, 0f40874800;
	@%p727 bra 	BB36_665;

	shr.u32 	%r1768, %r413, 31;
	add.s32 	%r1769, %r413, %r1768;
	shr.s32 	%r1770, %r1769, 1;
	shl.b32 	%r1771, %r1770, 20;
	add.s32 	%r1772, %r1771, %r415;
	mov.b64 	%fd1752, {%r414, %r1772};
	sub.s32 	%r1773, %r413, %r1770;
	shl.b32 	%r1774, %r1773, 20;
	add.s32 	%r1775, %r1774, 1072693248;
	mov.u32 	%r1776, 0;
	mov.b64 	%fd1753, {%r1776, %r1775};
	mul.f64 	%fd2216, %fd1752, %fd1753;
	bra.uni 	BB36_665;

BB36_653:
	setp.gt.s32	%p731, %r417, -1;
	@%p731 bra 	BB36_656;

	cvt.rzi.f64.f64	%fd1754, %fd621;
	setp.neu.f64	%p732, %fd1754, %fd621;
	selp.f64	%fd2214, 0dFFF8000000000000, %fd2214, %p732;

BB36_656:
	mov.f64 	%fd628, %fd2214;
	add.f64 	%fd629, %fd621, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1786}, %fd629;
	}
	and.b32  	%r1787, %r1786, 2146435072;
	setp.ne.s32	%p735, %r1787, 2146435072;
	mov.f64 	%fd2213, %fd628;
	@%p735 bra 	BB36_663;

	setp.gtu.f64	%p736, %fd622, 0d7FF0000000000000;
	mov.f64 	%fd2213, %fd629;
	@%p736 bra 	BB36_663;

	abs.f64 	%fd630, %fd621;
	setp.gtu.f64	%p737, %fd630, 0d7FF0000000000000;
	mov.f64 	%fd2212, %fd629;
	mov.f64 	%fd2213, %fd2212;
	@%p737 bra 	BB36_663;

	setp.eq.f64	%p738, %fd630, 0d7FF0000000000000;
	@%p738 bra 	BB36_662;
	bra.uni 	BB36_660;

BB36_662:
	setp.eq.f64	%p740, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p741, %fd622, 0d3FF0000000000000;
	selp.b32	%r1794, 2146435072, 0, %p741;
	xor.b32  	%r1795, %r1794, 2146435072;
	setp.lt.s32	%p742, %r416, 0;
	selp.b32	%r1796, %r1795, %r1794, %p742;
	selp.b32	%r1797, 1072693248, %r1796, %p740;
	mov.u32 	%r1798, 0;
	mov.b64 	%fd2213, {%r1798, %r1797};
	bra.uni 	BB36_663;

BB36_660:
	setp.neu.f64	%p739, %fd622, 0d7FF0000000000000;
	mov.f64 	%fd2213, %fd628;
	@%p739 bra 	BB36_663;

	shr.s32 	%r1788, %r416, 31;
	and.b32  	%r1789, %r1788, -2146435072;
	add.s32 	%r1790, %r1789, 2146435072;
	or.b32  	%r1791, %r1790, -2147483648;
	selp.b32	%r1792, %r1791, %r1790, %p23;
	mov.u32 	%r1793, 0;
	mov.b64 	%fd2213, {%r1793, %r1792};

BB36_663:
	setp.eq.f64	%p743, %fd621, 0d0000000000000000;
	setp.eq.f64	%p744, %fd155, 0d3FF0000000000000;
	or.pred  	%p745, %p744, %p743;
	selp.f64	%fd2216, 0d3FF0000000000000, %fd2213, %p745;

BB36_665:
	add.f64 	%fd1755, %fd2216, 0dBFF0000000000000;
	mul.f64 	%fd2217, %fd1755, 0d4059000000000000;

BB36_666:
	and.b16  	%rs36, %rs47, 255;
	setp.eq.s16	%p746, %rs36, 0;
	@%p746 bra 	BB36_691;
	bra.uni 	BB36_667;

BB36_691:
	setp.eq.s32	%p775, %r518, 0;
	@%p775 bra 	BB36_693;
	bra.uni 	BB36_692;

BB36_693:
	setp.lt.s32	%p776, %r395, 30;
	setp.eq.s32	%p777, %r1742, 31;
	and.pred  	%p778, %p777, %p776;
	selp.b32	%r1846, 1, %r1742, %p778;
	selp.u32	%r1847, 1, 0, %p778;
	sub.s32 	%r1848, %r1739, %r396;
	sub.s32 	%r1849, %r1741, %r394;
	add.s32 	%r1850, %r1849, %r1847;
	mul.lo.s32 	%r1851, %r1850, 30;
	sub.s32 	%r1853, %r868, %r395;
	mov.u32 	%r1854, 0;
	max.s32 	%r1855, %r1854, %r1853;
	min.s32 	%r1856, %r868, %r1846;
	mad.lo.s32 	%r1857, %r1848, 360, %r1851;
	add.s32 	%r1858, %r1857, %r1855;
	add.s32 	%r1859, %r1858, %r1856;
	add.s32 	%r2285, %r1859, -30;
	bra.uni 	BB36_694;

BB36_667:
	setp.eq.s32	%p747, %r518, 0;
	@%p747 bra 	BB36_669;
	bra.uni 	BB36_668;

BB36_669:
	setp.lt.s32	%p748, %r525, 30;
	setp.eq.s32	%p749, %r1742, 31;
	and.pred  	%p750, %p749, %p748;
	selp.b32	%r1799, 1, %r1742, %p750;
	selp.u32	%r1800, 1, 0, %p750;
	sub.s32 	%r1801, %r1739, %r526;
	sub.s32 	%r1802, %r1741, %r524;
	add.s32 	%r1803, %r1802, %r1800;
	mul.lo.s32 	%r1804, %r1803, 30;
	min.s32 	%r1806, %r868, %r1799;
	mad.lo.s32 	%r1807, %r1801, 360, %r1804;
	mov.u32 	%r1808, 0;
	max.s32 	%r1809, %r1808, %r106;
	add.s32 	%r1810, %r1807, %r1809;
	add.s32 	%r1811, %r1810, %r1806;
	add.s32 	%r2284, %r1811, -30;
	bra.uni 	BB36_670;

BB36_692:
	sub.s32 	%r2285, %r1740, %r397;

BB36_694:
	cvt.rn.f64.s32	%fd1794, %r2285;
	div.rn.f64 	%fd659, %fd1794, 0d4076800000000000;
	setp.eq.s32	%p779, %r519, 0;
	@%p779 bra 	BB36_714;
	bra.uni 	BB36_695;

BB36_714:
	fma.rn.f64 	%fd2232, %fd2286, %fd659, 0d3FF0000000000000;
	bra.uni 	BB36_715;

BB36_668:
	sub.s32 	%r2284, %r1740, %r527;

BB36_670:
	cvt.rn.f64.s32	%fd1756, %r2284;
	div.rn.f64 	%fd639, %fd1756, 0d4076800000000000;
	setp.eq.s32	%p751, %r519, 0;
	@%p751 bra 	BB36_690;
	bra.uni 	BB36_671;

BB36_690:
	fma.rn.f64 	%fd2232, %fd2286, %fd639, 0d3FF0000000000000;
	bra.uni 	BB36_715;

BB36_695:
	setp.eq.s32	%p780, %r519, 1;
	@%p780 bra 	BB36_700;
	bra.uni 	BB36_696;

BB36_700:
	mul.f64 	%fd664, %fd659, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd664;
	}
	bfe.u32 	%r1872, %r433, 20, 11;
	add.s32 	%r1873, %r1872, -1012;
	mov.b64 	 %rd91, %fd664;
	shl.b64 	%rd42, %rd91, %r1873;
	setp.eq.s64	%p785, %rd42, -9223372036854775808;
	abs.f64 	%fd665, %fd612;
	// Callseq Start 107
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd665;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd664;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2231, [retval0+0];
	
	//{
	}// Callseq End 107
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd612;
	}
	setp.lt.s32	%p786, %r434, 0;
	and.pred  	%p25, %p786, %p785;
	@!%p25 bra 	BB36_702;
	bra.uni 	BB36_701;

BB36_701:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1874}, %fd2231;
	}
	xor.b32  	%r1875, %r1874, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1876, %temp}, %fd2231;
	}
	mov.b64 	%fd2231, {%r1876, %r1875};

BB36_702:
	mov.f64 	%fd2230, %fd2231;
	setp.eq.f64	%p787, %fd612, 0d0000000000000000;
	@%p787 bra 	BB36_705;
	bra.uni 	BB36_703;

BB36_705:
	selp.b32	%r1877, %r434, 0, %p785;
	or.b32  	%r1878, %r1877, 2146435072;
	setp.lt.s32	%p791, %r433, 0;
	selp.b32	%r1879, %r1878, %r1877, %p791;
	mov.u32 	%r1880, 0;
	mov.b64 	%fd2230, {%r1880, %r1879};
	bra.uni 	BB36_706;

BB36_671:
	setp.eq.s32	%p752, %r519, 1;
	@%p752 bra 	BB36_676;
	bra.uni 	BB36_672;

BB36_676:
	mul.f64 	%fd644, %fd639, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r425}, %fd644;
	}
	bfe.u32 	%r1824, %r425, 20, 11;
	add.s32 	%r1825, %r1824, -1012;
	mov.b64 	 %rd90, %fd644;
	shl.b64 	%rd41, %rd90, %r1825;
	setp.eq.s64	%p757, %rd41, -9223372036854775808;
	abs.f64 	%fd645, %fd612;
	// Callseq Start 106
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd645;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd644;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2224, [retval0+0];
	
	//{
	}// Callseq End 106
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r426}, %fd612;
	}
	setp.lt.s32	%p758, %r426, 0;
	and.pred  	%p24, %p758, %p757;
	@!%p24 bra 	BB36_678;
	bra.uni 	BB36_677;

BB36_677:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1826}, %fd2224;
	}
	xor.b32  	%r1827, %r1826, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1828, %temp}, %fd2224;
	}
	mov.b64 	%fd2224, {%r1828, %r1827};

BB36_678:
	mov.f64 	%fd2223, %fd2224;
	setp.eq.f64	%p759, %fd612, 0d0000000000000000;
	@%p759 bra 	BB36_681;
	bra.uni 	BB36_679;

BB36_681:
	selp.b32	%r1829, %r426, 0, %p757;
	or.b32  	%r1830, %r1829, 2146435072;
	setp.lt.s32	%p763, %r425, 0;
	selp.b32	%r1831, %r1830, %r1829, %p763;
	mov.u32 	%r1832, 0;
	mov.b64 	%fd2223, {%r1832, %r1831};
	bra.uni 	BB36_682;

BB36_696:
	mov.f64 	%fd2232, 0d0000000000000000;
	setp.ne.s32	%p781, %r519, 2;
	@%p781 bra 	BB36_715;

	mul.f64 	%fd660, %fd2286, %fd659;
	mov.f64 	%fd1796, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1797, %fd660, %fd1796;
	mov.f64 	%fd1798, 0d4338000000000000;
	add.rn.f64 	%fd1799, %fd1797, %fd1798;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r430, %temp}, %fd1799;
	}
	mov.f64 	%fd1800, 0dC338000000000000;
	add.rn.f64 	%fd1801, %fd1799, %fd1800;
	mov.f64 	%fd1802, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1803, %fd1801, %fd1802, %fd660;
	mov.f64 	%fd1804, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1805, %fd1801, %fd1804, %fd1803;
	mov.f64 	%fd1806, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1807, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1808, %fd1807, %fd1805, %fd1806;
	mov.f64 	%fd1809, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1810, %fd1808, %fd1805, %fd1809;
	mov.f64 	%fd1811, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1812, %fd1810, %fd1805, %fd1811;
	mov.f64 	%fd1813, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1814, %fd1812, %fd1805, %fd1813;
	mov.f64 	%fd1815, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1816, %fd1814, %fd1805, %fd1815;
	mov.f64 	%fd1817, 0d3F81111111122322;
	fma.rn.f64 	%fd1818, %fd1816, %fd1805, %fd1817;
	mov.f64 	%fd1819, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1820, %fd1818, %fd1805, %fd1819;
	mov.f64 	%fd1821, 0d3FC5555555555511;
	fma.rn.f64 	%fd1822, %fd1820, %fd1805, %fd1821;
	mov.f64 	%fd1823, 0d3FE000000000000B;
	fma.rn.f64 	%fd1824, %fd1822, %fd1805, %fd1823;
	mov.f64 	%fd1825, 0d3FF0000000000000;
	fma.rn.f64 	%fd1826, %fd1824, %fd1805, %fd1825;
	fma.rn.f64 	%fd1827, %fd1826, %fd1805, %fd1825;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd1827;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r432}, %fd1827;
	}
	shl.b32 	%r1860, %r430, 20;
	add.s32 	%r1861, %r432, %r1860;
	mov.b64 	%fd2232, {%r431, %r1861};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1862}, %fd660;
	}
	mov.b32 	 %f53, %r1862;
	abs.f32 	%f25, %f53;
	setp.lt.f32	%p782, %f25, 0f4086232B;
	@%p782 bra 	BB36_715;

	setp.lt.f64	%p783, %fd660, 0d0000000000000000;
	add.f64 	%fd1828, %fd660, 0d7FF0000000000000;
	selp.f64	%fd2232, 0d0000000000000000, %fd1828, %p783;
	setp.geu.f32	%p784, %f25, 0f40874800;
	@%p784 bra 	BB36_715;

	shr.u32 	%r1863, %r430, 31;
	add.s32 	%r1864, %r430, %r1863;
	shr.s32 	%r1865, %r1864, 1;
	shl.b32 	%r1866, %r1865, 20;
	add.s32 	%r1867, %r1866, %r432;
	mov.b64 	%fd1829, {%r431, %r1867};
	sub.s32 	%r1868, %r430, %r1865;
	shl.b32 	%r1869, %r1868, 20;
	add.s32 	%r1870, %r1869, 1072693248;
	mov.u32 	%r1871, 0;
	mov.b64 	%fd1830, {%r1871, %r1870};
	mul.f64 	%fd2232, %fd1829, %fd1830;
	bra.uni 	BB36_715;

BB36_672:
	mov.f64 	%fd2232, 0d0000000000000000;
	setp.ne.s32	%p753, %r519, 2;
	@%p753 bra 	BB36_715;

	mul.f64 	%fd640, %fd2286, %fd639;
	mov.f64 	%fd1758, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1759, %fd640, %fd1758;
	mov.f64 	%fd1760, 0d4338000000000000;
	add.rn.f64 	%fd1761, %fd1759, %fd1760;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r422, %temp}, %fd1761;
	}
	mov.f64 	%fd1762, 0dC338000000000000;
	add.rn.f64 	%fd1763, %fd1761, %fd1762;
	mov.f64 	%fd1764, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1765, %fd1763, %fd1764, %fd640;
	mov.f64 	%fd1766, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1767, %fd1763, %fd1766, %fd1765;
	mov.f64 	%fd1768, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1769, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1770, %fd1769, %fd1767, %fd1768;
	mov.f64 	%fd1771, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1772, %fd1770, %fd1767, %fd1771;
	mov.f64 	%fd1773, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1774, %fd1772, %fd1767, %fd1773;
	mov.f64 	%fd1775, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1776, %fd1774, %fd1767, %fd1775;
	mov.f64 	%fd1777, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1778, %fd1776, %fd1767, %fd1777;
	mov.f64 	%fd1779, 0d3F81111111122322;
	fma.rn.f64 	%fd1780, %fd1778, %fd1767, %fd1779;
	mov.f64 	%fd1781, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1782, %fd1780, %fd1767, %fd1781;
	mov.f64 	%fd1783, 0d3FC5555555555511;
	fma.rn.f64 	%fd1784, %fd1782, %fd1767, %fd1783;
	mov.f64 	%fd1785, 0d3FE000000000000B;
	fma.rn.f64 	%fd1786, %fd1784, %fd1767, %fd1785;
	mov.f64 	%fd1787, 0d3FF0000000000000;
	fma.rn.f64 	%fd1788, %fd1786, %fd1767, %fd1787;
	fma.rn.f64 	%fd1789, %fd1788, %fd1767, %fd1787;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd1789;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r424}, %fd1789;
	}
	shl.b32 	%r1812, %r422, 20;
	add.s32 	%r1813, %r424, %r1812;
	mov.b64 	%fd2232, {%r423, %r1813};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1814}, %fd640;
	}
	mov.b32 	 %f52, %r1814;
	abs.f32 	%f24, %f52;
	setp.lt.f32	%p754, %f24, 0f4086232B;
	@%p754 bra 	BB36_715;

	setp.lt.f64	%p755, %fd640, 0d0000000000000000;
	add.f64 	%fd1790, %fd640, 0d7FF0000000000000;
	selp.f64	%fd2232, 0d0000000000000000, %fd1790, %p755;
	setp.geu.f32	%p756, %f24, 0f40874800;
	@%p756 bra 	BB36_715;

	shr.u32 	%r1815, %r422, 31;
	add.s32 	%r1816, %r422, %r1815;
	shr.s32 	%r1817, %r1816, 1;
	shl.b32 	%r1818, %r1817, 20;
	add.s32 	%r1819, %r1818, %r424;
	mov.b64 	%fd1791, {%r423, %r1819};
	sub.s32 	%r1820, %r422, %r1817;
	shl.b32 	%r1821, %r1820, 20;
	add.s32 	%r1822, %r1821, 1072693248;
	mov.u32 	%r1823, 0;
	mov.b64 	%fd1792, {%r1823, %r1822};
	mul.f64 	%fd2232, %fd1791, %fd1792;
	bra.uni 	BB36_715;

BB36_703:
	setp.gt.s32	%p788, %r434, -1;
	@%p788 bra 	BB36_706;

	cvt.rzi.f64.f64	%fd1831, %fd664;
	setp.neu.f64	%p789, %fd1831, %fd664;
	selp.f64	%fd2230, 0dFFF8000000000000, %fd2230, %p789;

BB36_706:
	mov.f64 	%fd671, %fd2230;
	add.f64 	%fd672, %fd664, %fd612;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1881}, %fd672;
	}
	and.b32  	%r1882, %r1881, 2146435072;
	setp.ne.s32	%p792, %r1882, 2146435072;
	mov.f64 	%fd2229, %fd671;
	@%p792 bra 	BB36_713;

	setp.gtu.f64	%p793, %fd665, 0d7FF0000000000000;
	mov.f64 	%fd2229, %fd672;
	@%p793 bra 	BB36_713;

	abs.f64 	%fd673, %fd664;
	setp.gtu.f64	%p794, %fd673, 0d7FF0000000000000;
	mov.f64 	%fd2228, %fd672;
	mov.f64 	%fd2229, %fd2228;
	@%p794 bra 	BB36_713;

	setp.eq.f64	%p795, %fd673, 0d7FF0000000000000;
	@%p795 bra 	BB36_712;
	bra.uni 	BB36_710;

BB36_712:
	setp.eq.f64	%p797, %fd612, 0dBFF0000000000000;
	setp.gt.f64	%p798, %fd665, 0d3FF0000000000000;
	selp.b32	%r1889, 2146435072, 0, %p798;
	xor.b32  	%r1890, %r1889, 2146435072;
	setp.lt.s32	%p799, %r433, 0;
	selp.b32	%r1891, %r1890, %r1889, %p799;
	selp.b32	%r1892, 1072693248, %r1891, %p797;
	mov.u32 	%r1893, 0;
	mov.b64 	%fd2229, {%r1893, %r1892};
	bra.uni 	BB36_713;

BB36_679:
	setp.gt.s32	%p760, %r426, -1;
	@%p760 bra 	BB36_682;

	cvt.rzi.f64.f64	%fd1793, %fd644;
	setp.neu.f64	%p761, %fd1793, %fd644;
	selp.f64	%fd2223, 0dFFF8000000000000, %fd2223, %p761;

BB36_682:
	mov.f64 	%fd651, %fd2223;
	add.f64 	%fd652, %fd644, %fd612;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1833}, %fd652;
	}
	and.b32  	%r1834, %r1833, 2146435072;
	setp.ne.s32	%p764, %r1834, 2146435072;
	mov.f64 	%fd2222, %fd651;
	@%p764 bra 	BB36_689;

	setp.gtu.f64	%p765, %fd645, 0d7FF0000000000000;
	mov.f64 	%fd2222, %fd652;
	@%p765 bra 	BB36_689;

	abs.f64 	%fd653, %fd644;
	setp.gtu.f64	%p766, %fd653, 0d7FF0000000000000;
	mov.f64 	%fd2221, %fd652;
	mov.f64 	%fd2222, %fd2221;
	@%p766 bra 	BB36_689;

	setp.eq.f64	%p767, %fd653, 0d7FF0000000000000;
	@%p767 bra 	BB36_688;
	bra.uni 	BB36_686;

BB36_688:
	setp.eq.f64	%p769, %fd612, 0dBFF0000000000000;
	setp.gt.f64	%p770, %fd645, 0d3FF0000000000000;
	selp.b32	%r1841, 2146435072, 0, %p770;
	xor.b32  	%r1842, %r1841, 2146435072;
	setp.lt.s32	%p771, %r425, 0;
	selp.b32	%r1843, %r1842, %r1841, %p771;
	selp.b32	%r1844, 1072693248, %r1843, %p769;
	mov.u32 	%r1845, 0;
	mov.b64 	%fd2222, {%r1845, %r1844};
	bra.uni 	BB36_689;

BB36_710:
	setp.neu.f64	%p796, %fd665, 0d7FF0000000000000;
	mov.f64 	%fd2229, %fd671;
	@%p796 bra 	BB36_713;

	shr.s32 	%r1883, %r433, 31;
	and.b32  	%r1884, %r1883, -2146435072;
	add.s32 	%r1885, %r1884, 2146435072;
	or.b32  	%r1886, %r1885, -2147483648;
	selp.b32	%r1887, %r1886, %r1885, %p25;
	mov.u32 	%r1888, 0;
	mov.b64 	%fd2229, {%r1888, %r1887};

BB36_713:
	setp.eq.f64	%p800, %fd664, 0d0000000000000000;
	setp.eq.f64	%p801, %fd612, 0d3FF0000000000000;
	or.pred  	%p802, %p801, %p800;
	selp.f64	%fd2232, 0d3FF0000000000000, %fd2229, %p802;
	bra.uni 	BB36_715;

BB36_686:
	setp.neu.f64	%p768, %fd645, 0d7FF0000000000000;
	mov.f64 	%fd2222, %fd651;
	@%p768 bra 	BB36_689;

	shr.s32 	%r1835, %r425, 31;
	and.b32  	%r1836, %r1835, -2146435072;
	add.s32 	%r1837, %r1836, 2146435072;
	or.b32  	%r1838, %r1837, -2147483648;
	selp.b32	%r1839, %r1838, %r1837, %p24;
	mov.u32 	%r1840, 0;
	mov.b64 	%fd2222, {%r1840, %r1839};

BB36_689:
	setp.eq.f64	%p772, %fd644, 0d0000000000000000;
	setp.eq.f64	%p773, %fd612, 0d3FF0000000000000;
	or.pred  	%p774, %p773, %p772;
	selp.f64	%fd2232, 0d3FF0000000000000, %fd2222, %p774;

BB36_715:
	rcp.rn.f64 	%fd1832, %fd2232;
	mul.f64 	%fd2208, %fd2208, %fd1832;
	fma.rn.f64 	%fd2233, %fd2217, %fd2208, %fd2233;
	mov.u16 	%rs47, 0;
	mov.u32 	%r2300, %r398;
	mov.u32 	%r2316, %r399;
	mov.u32 	%r2332, %r400;
	mov.u32 	%r2348, %r401;

BB36_716:
	mov.u32 	%r2347, %r2348;
	mov.u32 	%r2331, %r2332;
	mov.u32 	%r2315, %r2316;
	mov.u32 	%r2299, %r2300;
	add.s32 	%r2282, %r2282, 1;
	setp.lt.s32	%p803, %r2282, %r528;
	mov.u32 	%r2297, %r2299;
	mov.u32 	%r2313, %r2315;
	mov.u32 	%r2329, %r2331;
	mov.u32 	%r2345, %r2347;
	@%p803 bra 	BB36_639;

BB36_717:
	mov.u32 	%r2346, %r2345;
	mov.u32 	%r2330, %r2329;
	mov.u32 	%r2314, %r2313;
	mov.u32 	%r2298, %r2297;
	sub.f64 	%fd2016, %fd768, %fd2233;
	bra.uni 	BB36_718;

BB36_473:
	setp.eq.s32	%p535, %r2075, -1;
	@%p535 bra 	BB36_556;
	bra.uni 	BB36_474;

BB36_556:
	sub.f64 	%fd1592, %fd2288, %fd2286;
	fma.rn.f64 	%fd2288, %fd1592, 0d3FF999999999999A, %fd2288;
	mov.f64 	%fd2207, 0d0000000000000000;
	mov.u32 	%r2229, %r2230;
	mov.u32 	%r2245, %r2246;
	mov.u32 	%r2261, %r2262;
	mov.u32 	%r2277, %r2278;
	@%p29 bra 	BB36_636;

	div.rn.f64 	%fd1595, %fd2288, %fd769;
	add.f64 	%fd537, %fd1595, 0d3FF0000000000000;
	mov.u32 	%r2214, 0;
	mov.u16 	%rs46, 1;
	mov.f64 	%fd2182, 0d3FF0000000000000;
	mov.f64 	%fd2207, 0d0000000000000000;
	mov.u32 	%r2231, %r2230;
	mov.u32 	%r2247, %r2246;
	mov.u32 	%r2263, %r2262;
	mov.u32 	%r2279, %r2278;

BB36_558:
	mov.u32 	%r2267, %r2279;
	mov.u32 	%r344, %r2267;
	mov.u32 	%r2251, %r2263;
	mov.u32 	%r343, %r2251;
	mov.u32 	%r2235, %r2247;
	mov.u32 	%r342, %r2235;
	mov.u32 	%r2219, %r2231;
	mov.u32 	%r341, %r2219;
	mul.wide.s32 	%rd82, %r2214, 56;
	add.s64 	%rd83, %rd48, %rd82;
	add.s64 	%rd34, %rd83, 12;
	ld.u32 	%r1580, [%rd83+12];
	setp.gt.s32	%p627, %r523, %r1580;
	mov.u32 	%r2232, %r341;
	mov.u32 	%r2248, %r342;
	mov.u32 	%r2264, %r343;
	mov.u32 	%r2280, %r344;
	@%p627 bra 	BB36_635;

	ld.v2.u32 	{%r1581, %r1582}, [%rd34+-4];
	mov.u32 	%r349, %r1582;
	mov.u32 	%r348, %r1581;
	ld.v2.u32 	{%r1583, %r1584}, [%rd34+-12];
	mov.u32 	%r347, %r1584;
	mov.u32 	%r346, %r1583;
	ld.f64 	%fd2191, [%rd34+36];
	setp.neu.f64	%p628, %fd2191, 0dBFF0000000000000;
	@%p628 bra 	BB36_585;

	setp.eq.s32	%p629, %r517, 0;
	ld.v2.u32 	{%r1585, %r1586}, [%rd34+12];
	ld.v2.u32 	{%r1587, %r1588}, [%rd34+4];
	ld.v2.u32 	{%r1589, %r1590}, [%rd34+28];
	ld.v2.u32 	{%r1591, %r1592}, [%rd34+20];
	@%p629 bra 	BB36_562;
	bra.uni 	BB36_561;

BB36_562:
	setp.lt.s32	%p630, %r1588, 30;
	setp.eq.s32	%p631, %r1592, 31;
	and.pred  	%p632, %p631, %p630;
	selp.b32	%r1593, 1, %r1592, %p632;
	selp.u32	%r1594, 1, 0, %p632;
	sub.s32 	%r1595, %r1589, %r1585;
	sub.s32 	%r1596, %r1591, %r1587;
	add.s32 	%r1597, %r1596, %r1594;
	mul.lo.s32 	%r1598, %r1597, 30;
	sub.s32 	%r1600, %r868, %r1588;
	mov.u32 	%r1601, 0;
	max.s32 	%r1602, %r1601, %r1600;
	min.s32 	%r1603, %r868, %r1593;
	mad.lo.s32 	%r1604, %r1595, 360, %r1598;
	add.s32 	%r1605, %r1604, %r1602;
	add.s32 	%r1606, %r1605, %r1603;
	add.s32 	%r2215, %r1606, -30;
	bra.uni 	BB36_563;

BB36_561:
	sub.s32 	%r2215, %r1590, %r1586;

BB36_563:
	cvt.rn.f64.s32	%fd1596, %r2215;
	div.rn.f64 	%fd541, %fd1596, 0d4076800000000000;
	setp.eq.s32	%p633, %r1, 0;
	@%p633 bra 	BB36_583;
	bra.uni 	BB36_564;

BB36_583:
	fma.rn.f64 	%fd2190, %fd1, %fd541, 0d3FF0000000000000;
	bra.uni 	BB36_584;

BB36_564:
	setp.eq.s32	%p634, %r1, 1;
	@%p634 bra 	BB36_569;
	bra.uni 	BB36_565;

BB36_569:
	mul.f64 	%fd546, %fd2, %fd541;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r364}, %fd546;
	}
	bfe.u32 	%r1619, %r364, 20, 11;
	add.s32 	%r1620, %r1619, -1012;
	mov.b64 	 %rd84, %fd546;
	shl.b64 	%rd35, %rd84, %r1620;
	setp.eq.s64	%p639, %rd35, -9223372036854775808;
	abs.f64 	%fd547, %fd155;
	// Callseq Start 102
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd547;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd546;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2189, [retval0+0];
	
	//{
	}// Callseq End 102
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd155;
	}
	setp.lt.s32	%p640, %r365, 0;
	and.pred  	%p20, %p640, %p639;
	@!%p20 bra 	BB36_571;
	bra.uni 	BB36_570;

BB36_570:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1621}, %fd2189;
	}
	xor.b32  	%r1622, %r1621, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1623, %temp}, %fd2189;
	}
	mov.b64 	%fd2189, {%r1623, %r1622};

BB36_571:
	mov.f64 	%fd2188, %fd2189;
	setp.eq.f64	%p641, %fd155, 0d0000000000000000;
	@%p641 bra 	BB36_574;
	bra.uni 	BB36_572;

BB36_574:
	selp.b32	%r1624, %r365, 0, %p639;
	or.b32  	%r1625, %r1624, 2146435072;
	setp.lt.s32	%p645, %r364, 0;
	selp.b32	%r1626, %r1625, %r1624, %p645;
	mov.u32 	%r1627, 0;
	mov.b64 	%fd2188, {%r1627, %r1626};
	bra.uni 	BB36_575;

BB36_565:
	mov.f64 	%fd2190, 0d0000000000000000;
	setp.ne.s32	%p635, %r1, 2;
	@%p635 bra 	BB36_584;

	mul.f64 	%fd542, %fd1, %fd541;
	mov.f64 	%fd1598, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1599, %fd542, %fd1598;
	mov.f64 	%fd1600, 0d4338000000000000;
	add.rn.f64 	%fd1601, %fd1599, %fd1600;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r361, %temp}, %fd1601;
	}
	mov.f64 	%fd1602, 0dC338000000000000;
	add.rn.f64 	%fd1603, %fd1601, %fd1602;
	mov.f64 	%fd1604, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1605, %fd1603, %fd1604, %fd542;
	mov.f64 	%fd1606, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1607, %fd1603, %fd1606, %fd1605;
	mov.f64 	%fd1608, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1609, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1610, %fd1609, %fd1607, %fd1608;
	mov.f64 	%fd1611, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1612, %fd1610, %fd1607, %fd1611;
	mov.f64 	%fd1613, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1614, %fd1612, %fd1607, %fd1613;
	mov.f64 	%fd1615, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1616, %fd1614, %fd1607, %fd1615;
	mov.f64 	%fd1617, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1618, %fd1616, %fd1607, %fd1617;
	mov.f64 	%fd1619, 0d3F81111111122322;
	fma.rn.f64 	%fd1620, %fd1618, %fd1607, %fd1619;
	mov.f64 	%fd1621, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1622, %fd1620, %fd1607, %fd1621;
	mov.f64 	%fd1623, 0d3FC5555555555511;
	fma.rn.f64 	%fd1624, %fd1622, %fd1607, %fd1623;
	mov.f64 	%fd1625, 0d3FE000000000000B;
	fma.rn.f64 	%fd1626, %fd1624, %fd1607, %fd1625;
	mov.f64 	%fd1627, 0d3FF0000000000000;
	fma.rn.f64 	%fd1628, %fd1626, %fd1607, %fd1627;
	fma.rn.f64 	%fd1629, %fd1628, %fd1607, %fd1627;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r362, %temp}, %fd1629;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r363}, %fd1629;
	}
	shl.b32 	%r1607, %r361, 20;
	add.s32 	%r1608, %r363, %r1607;
	mov.b64 	%fd2190, {%r362, %r1608};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1609}, %fd542;
	}
	mov.b32 	 %f48, %r1609;
	abs.f32 	%f20, %f48;
	setp.lt.f32	%p636, %f20, 0f4086232B;
	@%p636 bra 	BB36_584;

	setp.lt.f64	%p637, %fd542, 0d0000000000000000;
	add.f64 	%fd1630, %fd542, 0d7FF0000000000000;
	selp.f64	%fd2190, 0d0000000000000000, %fd1630, %p637;
	setp.geu.f32	%p638, %f20, 0f40874800;
	@%p638 bra 	BB36_584;

	shr.u32 	%r1610, %r361, 31;
	add.s32 	%r1611, %r361, %r1610;
	shr.s32 	%r1612, %r1611, 1;
	shl.b32 	%r1613, %r1612, 20;
	add.s32 	%r1614, %r1613, %r363;
	mov.b64 	%fd1631, {%r362, %r1614};
	sub.s32 	%r1615, %r361, %r1612;
	shl.b32 	%r1616, %r1615, 20;
	add.s32 	%r1617, %r1616, 1072693248;
	mov.u32 	%r1618, 0;
	mov.b64 	%fd1632, {%r1618, %r1617};
	mul.f64 	%fd2190, %fd1631, %fd1632;
	bra.uni 	BB36_584;

BB36_572:
	setp.gt.s32	%p642, %r365, -1;
	@%p642 bra 	BB36_575;

	cvt.rzi.f64.f64	%fd1633, %fd546;
	setp.neu.f64	%p643, %fd1633, %fd546;
	selp.f64	%fd2188, 0dFFF8000000000000, %fd2188, %p643;

BB36_575:
	mov.f64 	%fd553, %fd2188;
	add.f64 	%fd554, %fd546, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1628}, %fd554;
	}
	and.b32  	%r1629, %r1628, 2146435072;
	setp.ne.s32	%p646, %r1629, 2146435072;
	mov.f64 	%fd2187, %fd553;
	@%p646 bra 	BB36_582;

	setp.gtu.f64	%p647, %fd547, 0d7FF0000000000000;
	mov.f64 	%fd2187, %fd554;
	@%p647 bra 	BB36_582;

	abs.f64 	%fd555, %fd546;
	setp.gtu.f64	%p648, %fd555, 0d7FF0000000000000;
	mov.f64 	%fd2186, %fd554;
	mov.f64 	%fd2187, %fd2186;
	@%p648 bra 	BB36_582;

	setp.eq.f64	%p649, %fd555, 0d7FF0000000000000;
	@%p649 bra 	BB36_581;
	bra.uni 	BB36_579;

BB36_581:
	setp.eq.f64	%p651, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p652, %fd547, 0d3FF0000000000000;
	selp.b32	%r1636, 2146435072, 0, %p652;
	xor.b32  	%r1637, %r1636, 2146435072;
	setp.lt.s32	%p653, %r364, 0;
	selp.b32	%r1638, %r1637, %r1636, %p653;
	selp.b32	%r1639, 1072693248, %r1638, %p651;
	mov.u32 	%r1640, 0;
	mov.b64 	%fd2187, {%r1640, %r1639};
	bra.uni 	BB36_582;

BB36_579:
	setp.neu.f64	%p650, %fd547, 0d7FF0000000000000;
	mov.f64 	%fd2187, %fd553;
	@%p650 bra 	BB36_582;

	shr.s32 	%r1630, %r364, 31;
	and.b32  	%r1631, %r1630, -2146435072;
	add.s32 	%r1632, %r1631, 2146435072;
	or.b32  	%r1633, %r1632, -2147483648;
	selp.b32	%r1634, %r1633, %r1632, %p20;
	mov.u32 	%r1635, 0;
	mov.b64 	%fd2187, {%r1635, %r1634};

BB36_582:
	setp.eq.f64	%p654, %fd546, 0d0000000000000000;
	setp.eq.f64	%p655, %fd155, 0d3FF0000000000000;
	or.pred  	%p656, %p655, %p654;
	selp.f64	%fd2190, 0d3FF0000000000000, %fd2187, %p656;

BB36_584:
	add.f64 	%fd1634, %fd2190, 0dBFF0000000000000;
	mul.f64 	%fd2191, %fd1634, 0d4059000000000000;

BB36_585:
	and.b16  	%rs33, %rs46, 255;
	setp.eq.s16	%p657, %rs33, 0;
	@%p657 bra 	BB36_610;
	bra.uni 	BB36_586;

BB36_610:
	setp.eq.s32	%p686, %r518, 0;
	@%p686 bra 	BB36_612;
	bra.uni 	BB36_611;

BB36_612:
	setp.lt.s32	%p687, %r342, 30;
	setp.eq.s32	%p688, %r1584, 31;
	and.pred  	%p689, %p688, %p687;
	selp.b32	%r1688, 1, %r1584, %p689;
	selp.u32	%r1689, 1, 0, %p689;
	sub.s32 	%r1690, %r1581, %r343;
	sub.s32 	%r1691, %r1583, %r341;
	add.s32 	%r1692, %r1691, %r1689;
	mul.lo.s32 	%r1693, %r1692, 30;
	sub.s32 	%r1695, %r868, %r342;
	mov.u32 	%r1696, 0;
	max.s32 	%r1697, %r1696, %r1695;
	min.s32 	%r1698, %r868, %r1688;
	mad.lo.s32 	%r1699, %r1690, 360, %r1693;
	add.s32 	%r1700, %r1699, %r1697;
	add.s32 	%r1701, %r1700, %r1698;
	add.s32 	%r2217, %r1701, -30;
	bra.uni 	BB36_613;

BB36_586:
	setp.eq.s32	%p658, %r518, 0;
	@%p658 bra 	BB36_588;
	bra.uni 	BB36_587;

BB36_588:
	setp.lt.s32	%p659, %r525, 30;
	setp.eq.s32	%p660, %r1584, 31;
	and.pred  	%p661, %p660, %p659;
	selp.b32	%r1641, 1, %r1584, %p661;
	selp.u32	%r1642, 1, 0, %p661;
	sub.s32 	%r1643, %r1581, %r526;
	sub.s32 	%r1644, %r1583, %r524;
	add.s32 	%r1645, %r1644, %r1642;
	mul.lo.s32 	%r1646, %r1645, 30;
	min.s32 	%r1648, %r868, %r1641;
	mad.lo.s32 	%r1649, %r1643, 360, %r1646;
	mov.u32 	%r1650, 0;
	max.s32 	%r1651, %r1650, %r106;
	add.s32 	%r1652, %r1649, %r1651;
	add.s32 	%r1653, %r1652, %r1648;
	add.s32 	%r2216, %r1653, -30;
	bra.uni 	BB36_589;

BB36_611:
	sub.s32 	%r2217, %r1582, %r344;

BB36_613:
	cvt.rn.f64.s32	%fd1673, %r2217;
	div.rn.f64 	%fd584, %fd1673, 0d4076800000000000;
	setp.eq.s32	%p690, %r519, 0;
	@%p690 bra 	BB36_633;
	bra.uni 	BB36_614;

BB36_633:
	fma.rn.f64 	%fd2206, %fd2288, %fd584, 0d3FF0000000000000;
	bra.uni 	BB36_634;

BB36_587:
	sub.s32 	%r2216, %r1582, %r527;

BB36_589:
	cvt.rn.f64.s32	%fd1635, %r2216;
	div.rn.f64 	%fd564, %fd1635, 0d4076800000000000;
	setp.eq.s32	%p662, %r519, 0;
	@%p662 bra 	BB36_609;
	bra.uni 	BB36_590;

BB36_609:
	fma.rn.f64 	%fd2206, %fd2288, %fd564, 0d3FF0000000000000;
	bra.uni 	BB36_634;

BB36_614:
	setp.eq.s32	%p691, %r519, 1;
	@%p691 bra 	BB36_619;
	bra.uni 	BB36_615;

BB36_619:
	mul.f64 	%fd589, %fd584, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd589;
	}
	bfe.u32 	%r1714, %r381, 20, 11;
	add.s32 	%r1715, %r1714, -1012;
	mov.b64 	 %rd86, %fd589;
	shl.b64 	%rd37, %rd86, %r1715;
	setp.eq.s64	%p696, %rd37, -9223372036854775808;
	abs.f64 	%fd590, %fd537;
	// Callseq Start 104
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd590;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd589;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2205, [retval0+0];
	
	//{
	}// Callseq End 104
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r382}, %fd537;
	}
	setp.lt.s32	%p697, %r382, 0;
	and.pred  	%p22, %p697, %p696;
	@!%p22 bra 	BB36_621;
	bra.uni 	BB36_620;

BB36_620:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1716}, %fd2205;
	}
	xor.b32  	%r1717, %r1716, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1718, %temp}, %fd2205;
	}
	mov.b64 	%fd2205, {%r1718, %r1717};

BB36_621:
	mov.f64 	%fd2204, %fd2205;
	setp.eq.f64	%p698, %fd537, 0d0000000000000000;
	@%p698 bra 	BB36_624;
	bra.uni 	BB36_622;

BB36_624:
	selp.b32	%r1719, %r382, 0, %p696;
	or.b32  	%r1720, %r1719, 2146435072;
	setp.lt.s32	%p702, %r381, 0;
	selp.b32	%r1721, %r1720, %r1719, %p702;
	mov.u32 	%r1722, 0;
	mov.b64 	%fd2204, {%r1722, %r1721};
	bra.uni 	BB36_625;

BB36_590:
	setp.eq.s32	%p663, %r519, 1;
	@%p663 bra 	BB36_595;
	bra.uni 	BB36_591;

BB36_595:
	mul.f64 	%fd569, %fd564, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r373}, %fd569;
	}
	bfe.u32 	%r1666, %r373, 20, 11;
	add.s32 	%r1667, %r1666, -1012;
	mov.b64 	 %rd85, %fd569;
	shl.b64 	%rd36, %rd85, %r1667;
	setp.eq.s64	%p668, %rd36, -9223372036854775808;
	abs.f64 	%fd570, %fd537;
	// Callseq Start 103
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd570;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd569;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2198, [retval0+0];
	
	//{
	}// Callseq End 103
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r374}, %fd537;
	}
	setp.lt.s32	%p669, %r374, 0;
	and.pred  	%p21, %p669, %p668;
	@!%p21 bra 	BB36_597;
	bra.uni 	BB36_596;

BB36_596:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1668}, %fd2198;
	}
	xor.b32  	%r1669, %r1668, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1670, %temp}, %fd2198;
	}
	mov.b64 	%fd2198, {%r1670, %r1669};

BB36_597:
	mov.f64 	%fd2197, %fd2198;
	setp.eq.f64	%p670, %fd537, 0d0000000000000000;
	@%p670 bra 	BB36_600;
	bra.uni 	BB36_598;

BB36_600:
	selp.b32	%r1671, %r374, 0, %p668;
	or.b32  	%r1672, %r1671, 2146435072;
	setp.lt.s32	%p674, %r373, 0;
	selp.b32	%r1673, %r1672, %r1671, %p674;
	mov.u32 	%r1674, 0;
	mov.b64 	%fd2197, {%r1674, %r1673};
	bra.uni 	BB36_601;

BB36_615:
	mov.f64 	%fd2206, 0d0000000000000000;
	setp.ne.s32	%p692, %r519, 2;
	@%p692 bra 	BB36_634;

	mul.f64 	%fd585, %fd2288, %fd584;
	mov.f64 	%fd1675, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1676, %fd585, %fd1675;
	mov.f64 	%fd1677, 0d4338000000000000;
	add.rn.f64 	%fd1678, %fd1676, %fd1677;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r378, %temp}, %fd1678;
	}
	mov.f64 	%fd1679, 0dC338000000000000;
	add.rn.f64 	%fd1680, %fd1678, %fd1679;
	mov.f64 	%fd1681, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1682, %fd1680, %fd1681, %fd585;
	mov.f64 	%fd1683, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1684, %fd1680, %fd1683, %fd1682;
	mov.f64 	%fd1685, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1686, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1687, %fd1686, %fd1684, %fd1685;
	mov.f64 	%fd1688, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1689, %fd1687, %fd1684, %fd1688;
	mov.f64 	%fd1690, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1691, %fd1689, %fd1684, %fd1690;
	mov.f64 	%fd1692, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1693, %fd1691, %fd1684, %fd1692;
	mov.f64 	%fd1694, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1695, %fd1693, %fd1684, %fd1694;
	mov.f64 	%fd1696, 0d3F81111111122322;
	fma.rn.f64 	%fd1697, %fd1695, %fd1684, %fd1696;
	mov.f64 	%fd1698, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1699, %fd1697, %fd1684, %fd1698;
	mov.f64 	%fd1700, 0d3FC5555555555511;
	fma.rn.f64 	%fd1701, %fd1699, %fd1684, %fd1700;
	mov.f64 	%fd1702, 0d3FE000000000000B;
	fma.rn.f64 	%fd1703, %fd1701, %fd1684, %fd1702;
	mov.f64 	%fd1704, 0d3FF0000000000000;
	fma.rn.f64 	%fd1705, %fd1703, %fd1684, %fd1704;
	fma.rn.f64 	%fd1706, %fd1705, %fd1684, %fd1704;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd1706;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r380}, %fd1706;
	}
	shl.b32 	%r1702, %r378, 20;
	add.s32 	%r1703, %r380, %r1702;
	mov.b64 	%fd2206, {%r379, %r1703};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1704}, %fd585;
	}
	mov.b32 	 %f50, %r1704;
	abs.f32 	%f22, %f50;
	setp.lt.f32	%p693, %f22, 0f4086232B;
	@%p693 bra 	BB36_634;

	setp.lt.f64	%p694, %fd585, 0d0000000000000000;
	add.f64 	%fd1707, %fd585, 0d7FF0000000000000;
	selp.f64	%fd2206, 0d0000000000000000, %fd1707, %p694;
	setp.geu.f32	%p695, %f22, 0f40874800;
	@%p695 bra 	BB36_634;

	shr.u32 	%r1705, %r378, 31;
	add.s32 	%r1706, %r378, %r1705;
	shr.s32 	%r1707, %r1706, 1;
	shl.b32 	%r1708, %r1707, 20;
	add.s32 	%r1709, %r1708, %r380;
	mov.b64 	%fd1708, {%r379, %r1709};
	sub.s32 	%r1710, %r378, %r1707;
	shl.b32 	%r1711, %r1710, 20;
	add.s32 	%r1712, %r1711, 1072693248;
	mov.u32 	%r1713, 0;
	mov.b64 	%fd1709, {%r1713, %r1712};
	mul.f64 	%fd2206, %fd1708, %fd1709;
	bra.uni 	BB36_634;

BB36_591:
	mov.f64 	%fd2206, 0d0000000000000000;
	setp.ne.s32	%p664, %r519, 2;
	@%p664 bra 	BB36_634;

	mul.f64 	%fd565, %fd2288, %fd564;
	mov.f64 	%fd1637, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1638, %fd565, %fd1637;
	mov.f64 	%fd1639, 0d4338000000000000;
	add.rn.f64 	%fd1640, %fd1638, %fd1639;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r370, %temp}, %fd1640;
	}
	mov.f64 	%fd1641, 0dC338000000000000;
	add.rn.f64 	%fd1642, %fd1640, %fd1641;
	mov.f64 	%fd1643, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1644, %fd1642, %fd1643, %fd565;
	mov.f64 	%fd1645, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1646, %fd1642, %fd1645, %fd1644;
	mov.f64 	%fd1647, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1648, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1649, %fd1648, %fd1646, %fd1647;
	mov.f64 	%fd1650, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1651, %fd1649, %fd1646, %fd1650;
	mov.f64 	%fd1652, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1653, %fd1651, %fd1646, %fd1652;
	mov.f64 	%fd1654, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1655, %fd1653, %fd1646, %fd1654;
	mov.f64 	%fd1656, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1657, %fd1655, %fd1646, %fd1656;
	mov.f64 	%fd1658, 0d3F81111111122322;
	fma.rn.f64 	%fd1659, %fd1657, %fd1646, %fd1658;
	mov.f64 	%fd1660, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1661, %fd1659, %fd1646, %fd1660;
	mov.f64 	%fd1662, 0d3FC5555555555511;
	fma.rn.f64 	%fd1663, %fd1661, %fd1646, %fd1662;
	mov.f64 	%fd1664, 0d3FE000000000000B;
	fma.rn.f64 	%fd1665, %fd1663, %fd1646, %fd1664;
	mov.f64 	%fd1666, 0d3FF0000000000000;
	fma.rn.f64 	%fd1667, %fd1665, %fd1646, %fd1666;
	fma.rn.f64 	%fd1668, %fd1667, %fd1646, %fd1666;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd1668;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd1668;
	}
	shl.b32 	%r1654, %r370, 20;
	add.s32 	%r1655, %r372, %r1654;
	mov.b64 	%fd2206, {%r371, %r1655};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1656}, %fd565;
	}
	mov.b32 	 %f49, %r1656;
	abs.f32 	%f21, %f49;
	setp.lt.f32	%p665, %f21, 0f4086232B;
	@%p665 bra 	BB36_634;

	setp.lt.f64	%p666, %fd565, 0d0000000000000000;
	add.f64 	%fd1669, %fd565, 0d7FF0000000000000;
	selp.f64	%fd2206, 0d0000000000000000, %fd1669, %p666;
	setp.geu.f32	%p667, %f21, 0f40874800;
	@%p667 bra 	BB36_634;

	shr.u32 	%r1657, %r370, 31;
	add.s32 	%r1658, %r370, %r1657;
	shr.s32 	%r1659, %r1658, 1;
	shl.b32 	%r1660, %r1659, 20;
	add.s32 	%r1661, %r1660, %r372;
	mov.b64 	%fd1670, {%r371, %r1661};
	sub.s32 	%r1662, %r370, %r1659;
	shl.b32 	%r1663, %r1662, 20;
	add.s32 	%r1664, %r1663, 1072693248;
	mov.u32 	%r1665, 0;
	mov.b64 	%fd1671, {%r1665, %r1664};
	mul.f64 	%fd2206, %fd1670, %fd1671;
	bra.uni 	BB36_634;

BB36_622:
	setp.gt.s32	%p699, %r382, -1;
	@%p699 bra 	BB36_625;

	cvt.rzi.f64.f64	%fd1710, %fd589;
	setp.neu.f64	%p700, %fd1710, %fd589;
	selp.f64	%fd2204, 0dFFF8000000000000, %fd2204, %p700;

BB36_625:
	mov.f64 	%fd596, %fd2204;
	add.f64 	%fd597, %fd589, %fd537;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1723}, %fd597;
	}
	and.b32  	%r1724, %r1723, 2146435072;
	setp.ne.s32	%p703, %r1724, 2146435072;
	mov.f64 	%fd2203, %fd596;
	@%p703 bra 	BB36_632;

	setp.gtu.f64	%p704, %fd590, 0d7FF0000000000000;
	mov.f64 	%fd2203, %fd597;
	@%p704 bra 	BB36_632;

	abs.f64 	%fd598, %fd589;
	setp.gtu.f64	%p705, %fd598, 0d7FF0000000000000;
	mov.f64 	%fd2202, %fd597;
	mov.f64 	%fd2203, %fd2202;
	@%p705 bra 	BB36_632;

	setp.eq.f64	%p706, %fd598, 0d7FF0000000000000;
	@%p706 bra 	BB36_631;
	bra.uni 	BB36_629;

BB36_631:
	setp.eq.f64	%p708, %fd537, 0dBFF0000000000000;
	setp.gt.f64	%p709, %fd590, 0d3FF0000000000000;
	selp.b32	%r1731, 2146435072, 0, %p709;
	xor.b32  	%r1732, %r1731, 2146435072;
	setp.lt.s32	%p710, %r381, 0;
	selp.b32	%r1733, %r1732, %r1731, %p710;
	selp.b32	%r1734, 1072693248, %r1733, %p708;
	mov.u32 	%r1735, 0;
	mov.b64 	%fd2203, {%r1735, %r1734};
	bra.uni 	BB36_632;

BB36_598:
	setp.gt.s32	%p671, %r374, -1;
	@%p671 bra 	BB36_601;

	cvt.rzi.f64.f64	%fd1672, %fd569;
	setp.neu.f64	%p672, %fd1672, %fd569;
	selp.f64	%fd2197, 0dFFF8000000000000, %fd2197, %p672;

BB36_601:
	mov.f64 	%fd576, %fd2197;
	add.f64 	%fd577, %fd569, %fd537;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1675}, %fd577;
	}
	and.b32  	%r1676, %r1675, 2146435072;
	setp.ne.s32	%p675, %r1676, 2146435072;
	mov.f64 	%fd2196, %fd576;
	@%p675 bra 	BB36_608;

	setp.gtu.f64	%p676, %fd570, 0d7FF0000000000000;
	mov.f64 	%fd2196, %fd577;
	@%p676 bra 	BB36_608;

	abs.f64 	%fd578, %fd569;
	setp.gtu.f64	%p677, %fd578, 0d7FF0000000000000;
	mov.f64 	%fd2195, %fd577;
	mov.f64 	%fd2196, %fd2195;
	@%p677 bra 	BB36_608;

	setp.eq.f64	%p678, %fd578, 0d7FF0000000000000;
	@%p678 bra 	BB36_607;
	bra.uni 	BB36_605;

BB36_607:
	setp.eq.f64	%p680, %fd537, 0dBFF0000000000000;
	setp.gt.f64	%p681, %fd570, 0d3FF0000000000000;
	selp.b32	%r1683, 2146435072, 0, %p681;
	xor.b32  	%r1684, %r1683, 2146435072;
	setp.lt.s32	%p682, %r373, 0;
	selp.b32	%r1685, %r1684, %r1683, %p682;
	selp.b32	%r1686, 1072693248, %r1685, %p680;
	mov.u32 	%r1687, 0;
	mov.b64 	%fd2196, {%r1687, %r1686};
	bra.uni 	BB36_608;

BB36_629:
	setp.neu.f64	%p707, %fd590, 0d7FF0000000000000;
	mov.f64 	%fd2203, %fd596;
	@%p707 bra 	BB36_632;

	shr.s32 	%r1725, %r381, 31;
	and.b32  	%r1726, %r1725, -2146435072;
	add.s32 	%r1727, %r1726, 2146435072;
	or.b32  	%r1728, %r1727, -2147483648;
	selp.b32	%r1729, %r1728, %r1727, %p22;
	mov.u32 	%r1730, 0;
	mov.b64 	%fd2203, {%r1730, %r1729};

BB36_632:
	setp.eq.f64	%p711, %fd589, 0d0000000000000000;
	setp.eq.f64	%p712, %fd537, 0d3FF0000000000000;
	or.pred  	%p713, %p712, %p711;
	selp.f64	%fd2206, 0d3FF0000000000000, %fd2203, %p713;
	bra.uni 	BB36_634;

BB36_605:
	setp.neu.f64	%p679, %fd570, 0d7FF0000000000000;
	mov.f64 	%fd2196, %fd576;
	@%p679 bra 	BB36_608;

	shr.s32 	%r1677, %r373, 31;
	and.b32  	%r1678, %r1677, -2146435072;
	add.s32 	%r1679, %r1678, 2146435072;
	or.b32  	%r1680, %r1679, -2147483648;
	selp.b32	%r1681, %r1680, %r1679, %p21;
	mov.u32 	%r1682, 0;
	mov.b64 	%fd2196, {%r1682, %r1681};

BB36_608:
	setp.eq.f64	%p683, %fd569, 0d0000000000000000;
	setp.eq.f64	%p684, %fd537, 0d3FF0000000000000;
	or.pred  	%p685, %p684, %p683;
	selp.f64	%fd2206, 0d3FF0000000000000, %fd2196, %p685;

BB36_634:
	rcp.rn.f64 	%fd1711, %fd2206;
	mul.f64 	%fd2182, %fd2182, %fd1711;
	fma.rn.f64 	%fd2207, %fd2191, %fd2182, %fd2207;
	mov.u16 	%rs46, 0;
	mov.u32 	%r2232, %r346;
	mov.u32 	%r2248, %r347;
	mov.u32 	%r2264, %r348;
	mov.u32 	%r2280, %r349;

BB36_635:
	mov.u32 	%r2279, %r2280;
	mov.u32 	%r2263, %r2264;
	mov.u32 	%r2247, %r2248;
	mov.u32 	%r2231, %r2232;
	add.s32 	%r2214, %r2214, 1;
	setp.lt.s32	%p714, %r2214, %r528;
	mov.u32 	%r2229, %r2231;
	mov.u32 	%r2245, %r2247;
	mov.u32 	%r2261, %r2263;
	mov.u32 	%r2277, %r2279;
	@%p714 bra 	BB36_558;

BB36_636:
	mov.u32 	%r2278, %r2277;
	mov.u32 	%r2262, %r2261;
	mov.u32 	%r2246, %r2245;
	mov.u32 	%r2230, %r2229;
	sub.f64 	%fd2017, %fd768, %fd2207;
	add.s32 	%r2423, %r2423, 1;
	mov.u32 	%r2075, 1;

BB36_800:
	bra.uni 	BB36_801;

BB36_474:
	setp.ne.s32	%p536, %r2075, 1;
	@%p536 bra 	BB36_801;

	sub.f64 	%fd1471, %fd2286, %fd2288;
	fma.rn.f64 	%fd2286, %fd1471, 0d3FF999999999999A, %fd2286;
	mov.f64 	%fd2181, 0d0000000000000000;
	mov.u32 	%r2161, %r2162;
	mov.u32 	%r2177, %r2178;
	mov.u32 	%r2193, %r2194;
	mov.u32 	%r2209, %r2210;
	@%p29 bra 	BB36_555;

	div.rn.f64 	%fd1474, %fd2286, %fd769;
	add.f64 	%fd462, %fd1474, 0d3FF0000000000000;
	mov.u32 	%r2146, 0;
	mov.u16 	%rs45, 1;
	mov.f64 	%fd2156, 0d3FF0000000000000;
	mov.f64 	%fd2181, 0d0000000000000000;
	mov.u32 	%r2163, %r2162;
	mov.u32 	%r2179, %r2178;
	mov.u32 	%r2195, %r2194;
	mov.u32 	%r2211, %r2210;

BB36_477:
	mov.u32 	%r2199, %r2211;
	mov.u32 	%r293, %r2199;
	mov.u32 	%r2183, %r2195;
	mov.u32 	%r292, %r2183;
	mov.u32 	%r2167, %r2179;
	mov.u32 	%r291, %r2167;
	mov.u32 	%r2151, %r2163;
	mov.u32 	%r290, %r2151;
	mul.wide.s32 	%rd77, %r2146, 56;
	add.s64 	%rd78, %rd48, %rd77;
	add.s64 	%rd29, %rd78, 12;
	ld.u32 	%r1422, [%rd78+12];
	setp.gt.s32	%p538, %r523, %r1422;
	mov.u32 	%r2164, %r290;
	mov.u32 	%r2180, %r291;
	mov.u32 	%r2196, %r292;
	mov.u32 	%r2212, %r293;
	@%p538 bra 	BB36_554;

	ld.v2.u32 	{%r1423, %r1424}, [%rd29+-4];
	mov.u32 	%r298, %r1424;
	mov.u32 	%r297, %r1423;
	ld.v2.u32 	{%r1425, %r1426}, [%rd29+-12];
	mov.u32 	%r296, %r1426;
	mov.u32 	%r295, %r1425;
	ld.f64 	%fd2165, [%rd29+36];
	setp.neu.f64	%p539, %fd2165, 0dBFF0000000000000;
	@%p539 bra 	BB36_504;

	setp.eq.s32	%p540, %r517, 0;
	ld.v2.u32 	{%r1427, %r1428}, [%rd29+12];
	ld.v2.u32 	{%r1429, %r1430}, [%rd29+4];
	ld.v2.u32 	{%r1431, %r1432}, [%rd29+28];
	ld.v2.u32 	{%r1433, %r1434}, [%rd29+20];
	@%p540 bra 	BB36_481;
	bra.uni 	BB36_480;

BB36_481:
	setp.lt.s32	%p541, %r1430, 30;
	setp.eq.s32	%p542, %r1434, 31;
	and.pred  	%p543, %p542, %p541;
	selp.b32	%r1435, 1, %r1434, %p543;
	selp.u32	%r1436, 1, 0, %p543;
	sub.s32 	%r1437, %r1431, %r1427;
	sub.s32 	%r1438, %r1433, %r1429;
	add.s32 	%r1439, %r1438, %r1436;
	mul.lo.s32 	%r1440, %r1439, 30;
	sub.s32 	%r1442, %r868, %r1430;
	mov.u32 	%r1443, 0;
	max.s32 	%r1444, %r1443, %r1442;
	min.s32 	%r1445, %r868, %r1435;
	mad.lo.s32 	%r1446, %r1437, 360, %r1440;
	add.s32 	%r1447, %r1446, %r1444;
	add.s32 	%r1448, %r1447, %r1445;
	add.s32 	%r2147, %r1448, -30;
	bra.uni 	BB36_482;

BB36_480:
	sub.s32 	%r2147, %r1432, %r1428;

BB36_482:
	cvt.rn.f64.s32	%fd1475, %r2147;
	div.rn.f64 	%fd466, %fd1475, 0d4076800000000000;
	setp.eq.s32	%p544, %r1, 0;
	@%p544 bra 	BB36_502;
	bra.uni 	BB36_483;

BB36_502:
	fma.rn.f64 	%fd2164, %fd1, %fd466, 0d3FF0000000000000;
	bra.uni 	BB36_503;

BB36_483:
	setp.eq.s32	%p545, %r1, 1;
	@%p545 bra 	BB36_488;
	bra.uni 	BB36_484;

BB36_488:
	mul.f64 	%fd471, %fd2, %fd466;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd471;
	}
	bfe.u32 	%r1461, %r313, 20, 11;
	add.s32 	%r1462, %r1461, -1012;
	mov.b64 	 %rd79, %fd471;
	shl.b64 	%rd30, %rd79, %r1462;
	setp.eq.s64	%p550, %rd30, -9223372036854775808;
	abs.f64 	%fd472, %fd155;
	// Callseq Start 99
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd472;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd471;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2163, [retval0+0];
	
	//{
	}// Callseq End 99
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r314}, %fd155;
	}
	setp.lt.s32	%p551, %r314, 0;
	and.pred  	%p17, %p551, %p550;
	@!%p17 bra 	BB36_490;
	bra.uni 	BB36_489;

BB36_489:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1463}, %fd2163;
	}
	xor.b32  	%r1464, %r1463, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1465, %temp}, %fd2163;
	}
	mov.b64 	%fd2163, {%r1465, %r1464};

BB36_490:
	mov.f64 	%fd2162, %fd2163;
	setp.eq.f64	%p552, %fd155, 0d0000000000000000;
	@%p552 bra 	BB36_493;
	bra.uni 	BB36_491;

BB36_493:
	selp.b32	%r1466, %r314, 0, %p550;
	or.b32  	%r1467, %r1466, 2146435072;
	setp.lt.s32	%p556, %r313, 0;
	selp.b32	%r1468, %r1467, %r1466, %p556;
	mov.u32 	%r1469, 0;
	mov.b64 	%fd2162, {%r1469, %r1468};
	bra.uni 	BB36_494;

BB36_484:
	mov.f64 	%fd2164, 0d0000000000000000;
	setp.ne.s32	%p546, %r1, 2;
	@%p546 bra 	BB36_503;

	mul.f64 	%fd467, %fd1, %fd466;
	mov.f64 	%fd1477, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1478, %fd467, %fd1477;
	mov.f64 	%fd1479, 0d4338000000000000;
	add.rn.f64 	%fd1480, %fd1478, %fd1479;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd1480;
	}
	mov.f64 	%fd1481, 0dC338000000000000;
	add.rn.f64 	%fd1482, %fd1480, %fd1481;
	mov.f64 	%fd1483, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1484, %fd1482, %fd1483, %fd467;
	mov.f64 	%fd1485, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1486, %fd1482, %fd1485, %fd1484;
	mov.f64 	%fd1487, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1488, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1489, %fd1488, %fd1486, %fd1487;
	mov.f64 	%fd1490, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1491, %fd1489, %fd1486, %fd1490;
	mov.f64 	%fd1492, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1493, %fd1491, %fd1486, %fd1492;
	mov.f64 	%fd1494, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1495, %fd1493, %fd1486, %fd1494;
	mov.f64 	%fd1496, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1497, %fd1495, %fd1486, %fd1496;
	mov.f64 	%fd1498, 0d3F81111111122322;
	fma.rn.f64 	%fd1499, %fd1497, %fd1486, %fd1498;
	mov.f64 	%fd1500, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1501, %fd1499, %fd1486, %fd1500;
	mov.f64 	%fd1502, 0d3FC5555555555511;
	fma.rn.f64 	%fd1503, %fd1501, %fd1486, %fd1502;
	mov.f64 	%fd1504, 0d3FE000000000000B;
	fma.rn.f64 	%fd1505, %fd1503, %fd1486, %fd1504;
	mov.f64 	%fd1506, 0d3FF0000000000000;
	fma.rn.f64 	%fd1507, %fd1505, %fd1486, %fd1506;
	fma.rn.f64 	%fd1508, %fd1507, %fd1486, %fd1506;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r311, %temp}, %fd1508;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd1508;
	}
	shl.b32 	%r1449, %r310, 20;
	add.s32 	%r1450, %r312, %r1449;
	mov.b64 	%fd2164, {%r311, %r1450};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1451}, %fd467;
	}
	mov.b32 	 %f45, %r1451;
	abs.f32 	%f17, %f45;
	setp.lt.f32	%p547, %f17, 0f4086232B;
	@%p547 bra 	BB36_503;

	setp.lt.f64	%p548, %fd467, 0d0000000000000000;
	add.f64 	%fd1509, %fd467, 0d7FF0000000000000;
	selp.f64	%fd2164, 0d0000000000000000, %fd1509, %p548;
	setp.geu.f32	%p549, %f17, 0f40874800;
	@%p549 bra 	BB36_503;

	shr.u32 	%r1452, %r310, 31;
	add.s32 	%r1453, %r310, %r1452;
	shr.s32 	%r1454, %r1453, 1;
	shl.b32 	%r1455, %r1454, 20;
	add.s32 	%r1456, %r1455, %r312;
	mov.b64 	%fd1510, {%r311, %r1456};
	sub.s32 	%r1457, %r310, %r1454;
	shl.b32 	%r1458, %r1457, 20;
	add.s32 	%r1459, %r1458, 1072693248;
	mov.u32 	%r1460, 0;
	mov.b64 	%fd1511, {%r1460, %r1459};
	mul.f64 	%fd2164, %fd1510, %fd1511;
	bra.uni 	BB36_503;

BB36_491:
	setp.gt.s32	%p553, %r314, -1;
	@%p553 bra 	BB36_494;

	cvt.rzi.f64.f64	%fd1512, %fd471;
	setp.neu.f64	%p554, %fd1512, %fd471;
	selp.f64	%fd2162, 0dFFF8000000000000, %fd2162, %p554;

BB36_494:
	mov.f64 	%fd478, %fd2162;
	add.f64 	%fd479, %fd471, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1470}, %fd479;
	}
	and.b32  	%r1471, %r1470, 2146435072;
	setp.ne.s32	%p557, %r1471, 2146435072;
	mov.f64 	%fd2161, %fd478;
	@%p557 bra 	BB36_501;

	setp.gtu.f64	%p558, %fd472, 0d7FF0000000000000;
	mov.f64 	%fd2161, %fd479;
	@%p558 bra 	BB36_501;

	abs.f64 	%fd480, %fd471;
	setp.gtu.f64	%p559, %fd480, 0d7FF0000000000000;
	mov.f64 	%fd2160, %fd479;
	mov.f64 	%fd2161, %fd2160;
	@%p559 bra 	BB36_501;

	setp.eq.f64	%p560, %fd480, 0d7FF0000000000000;
	@%p560 bra 	BB36_500;
	bra.uni 	BB36_498;

BB36_500:
	setp.eq.f64	%p562, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p563, %fd472, 0d3FF0000000000000;
	selp.b32	%r1478, 2146435072, 0, %p563;
	xor.b32  	%r1479, %r1478, 2146435072;
	setp.lt.s32	%p564, %r313, 0;
	selp.b32	%r1480, %r1479, %r1478, %p564;
	selp.b32	%r1481, 1072693248, %r1480, %p562;
	mov.u32 	%r1482, 0;
	mov.b64 	%fd2161, {%r1482, %r1481};
	bra.uni 	BB36_501;

BB36_498:
	setp.neu.f64	%p561, %fd472, 0d7FF0000000000000;
	mov.f64 	%fd2161, %fd478;
	@%p561 bra 	BB36_501;

	shr.s32 	%r1472, %r313, 31;
	and.b32  	%r1473, %r1472, -2146435072;
	add.s32 	%r1474, %r1473, 2146435072;
	or.b32  	%r1475, %r1474, -2147483648;
	selp.b32	%r1476, %r1475, %r1474, %p17;
	mov.u32 	%r1477, 0;
	mov.b64 	%fd2161, {%r1477, %r1476};

BB36_501:
	setp.eq.f64	%p565, %fd471, 0d0000000000000000;
	setp.eq.f64	%p566, %fd155, 0d3FF0000000000000;
	or.pred  	%p567, %p566, %p565;
	selp.f64	%fd2164, 0d3FF0000000000000, %fd2161, %p567;

BB36_503:
	add.f64 	%fd1513, %fd2164, 0dBFF0000000000000;
	mul.f64 	%fd2165, %fd1513, 0d4059000000000000;

BB36_504:
	and.b16  	%rs30, %rs45, 255;
	setp.eq.s16	%p568, %rs30, 0;
	@%p568 bra 	BB36_529;
	bra.uni 	BB36_505;

BB36_529:
	setp.eq.s32	%p597, %r518, 0;
	@%p597 bra 	BB36_531;
	bra.uni 	BB36_530;

BB36_531:
	setp.lt.s32	%p598, %r291, 30;
	setp.eq.s32	%p599, %r1426, 31;
	and.pred  	%p600, %p599, %p598;
	selp.b32	%r1530, 1, %r1426, %p600;
	selp.u32	%r1531, 1, 0, %p600;
	sub.s32 	%r1532, %r1423, %r292;
	sub.s32 	%r1533, %r1425, %r290;
	add.s32 	%r1534, %r1533, %r1531;
	mul.lo.s32 	%r1535, %r1534, 30;
	sub.s32 	%r1537, %r868, %r291;
	mov.u32 	%r1538, 0;
	max.s32 	%r1539, %r1538, %r1537;
	min.s32 	%r1540, %r868, %r1530;
	mad.lo.s32 	%r1541, %r1532, 360, %r1535;
	add.s32 	%r1542, %r1541, %r1539;
	add.s32 	%r1543, %r1542, %r1540;
	add.s32 	%r2149, %r1543, -30;
	bra.uni 	BB36_532;

BB36_505:
	setp.eq.s32	%p569, %r518, 0;
	@%p569 bra 	BB36_507;
	bra.uni 	BB36_506;

BB36_507:
	setp.lt.s32	%p570, %r525, 30;
	setp.eq.s32	%p571, %r1426, 31;
	and.pred  	%p572, %p571, %p570;
	selp.b32	%r1483, 1, %r1426, %p572;
	selp.u32	%r1484, 1, 0, %p572;
	sub.s32 	%r1485, %r1423, %r526;
	sub.s32 	%r1486, %r1425, %r524;
	add.s32 	%r1487, %r1486, %r1484;
	mul.lo.s32 	%r1488, %r1487, 30;
	min.s32 	%r1490, %r868, %r1483;
	mad.lo.s32 	%r1491, %r1485, 360, %r1488;
	mov.u32 	%r1492, 0;
	max.s32 	%r1493, %r1492, %r106;
	add.s32 	%r1494, %r1491, %r1493;
	add.s32 	%r1495, %r1494, %r1490;
	add.s32 	%r2148, %r1495, -30;
	bra.uni 	BB36_508;

BB36_530:
	sub.s32 	%r2149, %r1424, %r293;

BB36_532:
	cvt.rn.f64.s32	%fd1552, %r2149;
	div.rn.f64 	%fd509, %fd1552, 0d4076800000000000;
	setp.eq.s32	%p601, %r519, 0;
	@%p601 bra 	BB36_552;
	bra.uni 	BB36_533;

BB36_552:
	fma.rn.f64 	%fd2180, %fd2286, %fd509, 0d3FF0000000000000;
	bra.uni 	BB36_553;

BB36_506:
	sub.s32 	%r2148, %r1424, %r527;

BB36_508:
	cvt.rn.f64.s32	%fd1514, %r2148;
	div.rn.f64 	%fd489, %fd1514, 0d4076800000000000;
	setp.eq.s32	%p573, %r519, 0;
	@%p573 bra 	BB36_528;
	bra.uni 	BB36_509;

BB36_528:
	fma.rn.f64 	%fd2180, %fd2286, %fd489, 0d3FF0000000000000;
	bra.uni 	BB36_553;

BB36_533:
	setp.eq.s32	%p602, %r519, 1;
	@%p602 bra 	BB36_538;
	bra.uni 	BB36_534;

BB36_538:
	mul.f64 	%fd514, %fd509, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd514;
	}
	bfe.u32 	%r1556, %r330, 20, 11;
	add.s32 	%r1557, %r1556, -1012;
	mov.b64 	 %rd81, %fd514;
	shl.b64 	%rd32, %rd81, %r1557;
	setp.eq.s64	%p607, %rd32, -9223372036854775808;
	abs.f64 	%fd515, %fd462;
	// Callseq Start 101
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd515;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd514;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2179, [retval0+0];
	
	//{
	}// Callseq End 101
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r331}, %fd462;
	}
	setp.lt.s32	%p608, %r331, 0;
	and.pred  	%p19, %p608, %p607;
	@!%p19 bra 	BB36_540;
	bra.uni 	BB36_539;

BB36_539:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1558}, %fd2179;
	}
	xor.b32  	%r1559, %r1558, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1560, %temp}, %fd2179;
	}
	mov.b64 	%fd2179, {%r1560, %r1559};

BB36_540:
	mov.f64 	%fd2178, %fd2179;
	setp.eq.f64	%p609, %fd462, 0d0000000000000000;
	@%p609 bra 	BB36_543;
	bra.uni 	BB36_541;

BB36_543:
	selp.b32	%r1561, %r331, 0, %p607;
	or.b32  	%r1562, %r1561, 2146435072;
	setp.lt.s32	%p613, %r330, 0;
	selp.b32	%r1563, %r1562, %r1561, %p613;
	mov.u32 	%r1564, 0;
	mov.b64 	%fd2178, {%r1564, %r1563};
	bra.uni 	BB36_544;

BB36_509:
	setp.eq.s32	%p574, %r519, 1;
	@%p574 bra 	BB36_514;
	bra.uni 	BB36_510;

BB36_514:
	mul.f64 	%fd494, %fd489, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r322}, %fd494;
	}
	bfe.u32 	%r1508, %r322, 20, 11;
	add.s32 	%r1509, %r1508, -1012;
	mov.b64 	 %rd80, %fd494;
	shl.b64 	%rd31, %rd80, %r1509;
	setp.eq.s64	%p579, %rd31, -9223372036854775808;
	abs.f64 	%fd495, %fd462;
	// Callseq Start 100
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd495;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd494;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2172, [retval0+0];
	
	//{
	}// Callseq End 100
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r323}, %fd462;
	}
	setp.lt.s32	%p580, %r323, 0;
	and.pred  	%p18, %p580, %p579;
	@!%p18 bra 	BB36_516;
	bra.uni 	BB36_515;

BB36_515:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1510}, %fd2172;
	}
	xor.b32  	%r1511, %r1510, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1512, %temp}, %fd2172;
	}
	mov.b64 	%fd2172, {%r1512, %r1511};

BB36_516:
	mov.f64 	%fd2171, %fd2172;
	setp.eq.f64	%p581, %fd462, 0d0000000000000000;
	@%p581 bra 	BB36_519;
	bra.uni 	BB36_517;

BB36_519:
	selp.b32	%r1513, %r323, 0, %p579;
	or.b32  	%r1514, %r1513, 2146435072;
	setp.lt.s32	%p585, %r322, 0;
	selp.b32	%r1515, %r1514, %r1513, %p585;
	mov.u32 	%r1516, 0;
	mov.b64 	%fd2171, {%r1516, %r1515};
	bra.uni 	BB36_520;

BB36_534:
	mov.f64 	%fd2180, 0d0000000000000000;
	setp.ne.s32	%p603, %r519, 2;
	@%p603 bra 	BB36_553;

	mul.f64 	%fd510, %fd2286, %fd509;
	mov.f64 	%fd1554, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1555, %fd510, %fd1554;
	mov.f64 	%fd1556, 0d4338000000000000;
	add.rn.f64 	%fd1557, %fd1555, %fd1556;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r327, %temp}, %fd1557;
	}
	mov.f64 	%fd1558, 0dC338000000000000;
	add.rn.f64 	%fd1559, %fd1557, %fd1558;
	mov.f64 	%fd1560, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1561, %fd1559, %fd1560, %fd510;
	mov.f64 	%fd1562, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1563, %fd1559, %fd1562, %fd1561;
	mov.f64 	%fd1564, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1565, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1566, %fd1565, %fd1563, %fd1564;
	mov.f64 	%fd1567, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1568, %fd1566, %fd1563, %fd1567;
	mov.f64 	%fd1569, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1570, %fd1568, %fd1563, %fd1569;
	mov.f64 	%fd1571, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1572, %fd1570, %fd1563, %fd1571;
	mov.f64 	%fd1573, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1574, %fd1572, %fd1563, %fd1573;
	mov.f64 	%fd1575, 0d3F81111111122322;
	fma.rn.f64 	%fd1576, %fd1574, %fd1563, %fd1575;
	mov.f64 	%fd1577, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1578, %fd1576, %fd1563, %fd1577;
	mov.f64 	%fd1579, 0d3FC5555555555511;
	fma.rn.f64 	%fd1580, %fd1578, %fd1563, %fd1579;
	mov.f64 	%fd1581, 0d3FE000000000000B;
	fma.rn.f64 	%fd1582, %fd1580, %fd1563, %fd1581;
	mov.f64 	%fd1583, 0d3FF0000000000000;
	fma.rn.f64 	%fd1584, %fd1582, %fd1563, %fd1583;
	fma.rn.f64 	%fd1585, %fd1584, %fd1563, %fd1583;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r328, %temp}, %fd1585;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd1585;
	}
	shl.b32 	%r1544, %r327, 20;
	add.s32 	%r1545, %r329, %r1544;
	mov.b64 	%fd2180, {%r328, %r1545};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1546}, %fd510;
	}
	mov.b32 	 %f47, %r1546;
	abs.f32 	%f19, %f47;
	setp.lt.f32	%p604, %f19, 0f4086232B;
	@%p604 bra 	BB36_553;

	setp.lt.f64	%p605, %fd510, 0d0000000000000000;
	add.f64 	%fd1586, %fd510, 0d7FF0000000000000;
	selp.f64	%fd2180, 0d0000000000000000, %fd1586, %p605;
	setp.geu.f32	%p606, %f19, 0f40874800;
	@%p606 bra 	BB36_553;

	shr.u32 	%r1547, %r327, 31;
	add.s32 	%r1548, %r327, %r1547;
	shr.s32 	%r1549, %r1548, 1;
	shl.b32 	%r1550, %r1549, 20;
	add.s32 	%r1551, %r1550, %r329;
	mov.b64 	%fd1587, {%r328, %r1551};
	sub.s32 	%r1552, %r327, %r1549;
	shl.b32 	%r1553, %r1552, 20;
	add.s32 	%r1554, %r1553, 1072693248;
	mov.u32 	%r1555, 0;
	mov.b64 	%fd1588, {%r1555, %r1554};
	mul.f64 	%fd2180, %fd1587, %fd1588;
	bra.uni 	BB36_553;

BB36_510:
	mov.f64 	%fd2180, 0d0000000000000000;
	setp.ne.s32	%p575, %r519, 2;
	@%p575 bra 	BB36_553;

	mul.f64 	%fd490, %fd2286, %fd489;
	mov.f64 	%fd1516, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1517, %fd490, %fd1516;
	mov.f64 	%fd1518, 0d4338000000000000;
	add.rn.f64 	%fd1519, %fd1517, %fd1518;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd1519;
	}
	mov.f64 	%fd1520, 0dC338000000000000;
	add.rn.f64 	%fd1521, %fd1519, %fd1520;
	mov.f64 	%fd1522, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1523, %fd1521, %fd1522, %fd490;
	mov.f64 	%fd1524, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1525, %fd1521, %fd1524, %fd1523;
	mov.f64 	%fd1526, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1527, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1528, %fd1527, %fd1525, %fd1526;
	mov.f64 	%fd1529, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1530, %fd1528, %fd1525, %fd1529;
	mov.f64 	%fd1531, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1532, %fd1530, %fd1525, %fd1531;
	mov.f64 	%fd1533, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1534, %fd1532, %fd1525, %fd1533;
	mov.f64 	%fd1535, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1536, %fd1534, %fd1525, %fd1535;
	mov.f64 	%fd1537, 0d3F81111111122322;
	fma.rn.f64 	%fd1538, %fd1536, %fd1525, %fd1537;
	mov.f64 	%fd1539, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1540, %fd1538, %fd1525, %fd1539;
	mov.f64 	%fd1541, 0d3FC5555555555511;
	fma.rn.f64 	%fd1542, %fd1540, %fd1525, %fd1541;
	mov.f64 	%fd1543, 0d3FE000000000000B;
	fma.rn.f64 	%fd1544, %fd1542, %fd1525, %fd1543;
	mov.f64 	%fd1545, 0d3FF0000000000000;
	fma.rn.f64 	%fd1546, %fd1544, %fd1525, %fd1545;
	fma.rn.f64 	%fd1547, %fd1546, %fd1525, %fd1545;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r320, %temp}, %fd1547;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r321}, %fd1547;
	}
	shl.b32 	%r1496, %r319, 20;
	add.s32 	%r1497, %r321, %r1496;
	mov.b64 	%fd2180, {%r320, %r1497};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1498}, %fd490;
	}
	mov.b32 	 %f46, %r1498;
	abs.f32 	%f18, %f46;
	setp.lt.f32	%p576, %f18, 0f4086232B;
	@%p576 bra 	BB36_553;

	setp.lt.f64	%p577, %fd490, 0d0000000000000000;
	add.f64 	%fd1548, %fd490, 0d7FF0000000000000;
	selp.f64	%fd2180, 0d0000000000000000, %fd1548, %p577;
	setp.geu.f32	%p578, %f18, 0f40874800;
	@%p578 bra 	BB36_553;

	shr.u32 	%r1499, %r319, 31;
	add.s32 	%r1500, %r319, %r1499;
	shr.s32 	%r1501, %r1500, 1;
	shl.b32 	%r1502, %r1501, 20;
	add.s32 	%r1503, %r1502, %r321;
	mov.b64 	%fd1549, {%r320, %r1503};
	sub.s32 	%r1504, %r319, %r1501;
	shl.b32 	%r1505, %r1504, 20;
	add.s32 	%r1506, %r1505, 1072693248;
	mov.u32 	%r1507, 0;
	mov.b64 	%fd1550, {%r1507, %r1506};
	mul.f64 	%fd2180, %fd1549, %fd1550;
	bra.uni 	BB36_553;

BB36_541:
	setp.gt.s32	%p610, %r331, -1;
	@%p610 bra 	BB36_544;

	cvt.rzi.f64.f64	%fd1589, %fd514;
	setp.neu.f64	%p611, %fd1589, %fd514;
	selp.f64	%fd2178, 0dFFF8000000000000, %fd2178, %p611;

BB36_544:
	mov.f64 	%fd521, %fd2178;
	add.f64 	%fd522, %fd514, %fd462;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1565}, %fd522;
	}
	and.b32  	%r1566, %r1565, 2146435072;
	setp.ne.s32	%p614, %r1566, 2146435072;
	mov.f64 	%fd2177, %fd521;
	@%p614 bra 	BB36_551;

	setp.gtu.f64	%p615, %fd515, 0d7FF0000000000000;
	mov.f64 	%fd2177, %fd522;
	@%p615 bra 	BB36_551;

	abs.f64 	%fd523, %fd514;
	setp.gtu.f64	%p616, %fd523, 0d7FF0000000000000;
	mov.f64 	%fd2176, %fd522;
	mov.f64 	%fd2177, %fd2176;
	@%p616 bra 	BB36_551;

	setp.eq.f64	%p617, %fd523, 0d7FF0000000000000;
	@%p617 bra 	BB36_550;
	bra.uni 	BB36_548;

BB36_550:
	setp.eq.f64	%p619, %fd462, 0dBFF0000000000000;
	setp.gt.f64	%p620, %fd515, 0d3FF0000000000000;
	selp.b32	%r1573, 2146435072, 0, %p620;
	xor.b32  	%r1574, %r1573, 2146435072;
	setp.lt.s32	%p621, %r330, 0;
	selp.b32	%r1575, %r1574, %r1573, %p621;
	selp.b32	%r1576, 1072693248, %r1575, %p619;
	mov.u32 	%r1577, 0;
	mov.b64 	%fd2177, {%r1577, %r1576};
	bra.uni 	BB36_551;

BB36_517:
	setp.gt.s32	%p582, %r323, -1;
	@%p582 bra 	BB36_520;

	cvt.rzi.f64.f64	%fd1551, %fd494;
	setp.neu.f64	%p583, %fd1551, %fd494;
	selp.f64	%fd2171, 0dFFF8000000000000, %fd2171, %p583;

BB36_520:
	mov.f64 	%fd501, %fd2171;
	add.f64 	%fd502, %fd494, %fd462;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1517}, %fd502;
	}
	and.b32  	%r1518, %r1517, 2146435072;
	setp.ne.s32	%p586, %r1518, 2146435072;
	mov.f64 	%fd2170, %fd501;
	@%p586 bra 	BB36_527;

	setp.gtu.f64	%p587, %fd495, 0d7FF0000000000000;
	mov.f64 	%fd2170, %fd502;
	@%p587 bra 	BB36_527;

	abs.f64 	%fd503, %fd494;
	setp.gtu.f64	%p588, %fd503, 0d7FF0000000000000;
	mov.f64 	%fd2169, %fd502;
	mov.f64 	%fd2170, %fd2169;
	@%p588 bra 	BB36_527;

	setp.eq.f64	%p589, %fd503, 0d7FF0000000000000;
	@%p589 bra 	BB36_526;
	bra.uni 	BB36_524;

BB36_526:
	setp.eq.f64	%p591, %fd462, 0dBFF0000000000000;
	setp.gt.f64	%p592, %fd495, 0d3FF0000000000000;
	selp.b32	%r1525, 2146435072, 0, %p592;
	xor.b32  	%r1526, %r1525, 2146435072;
	setp.lt.s32	%p593, %r322, 0;
	selp.b32	%r1527, %r1526, %r1525, %p593;
	selp.b32	%r1528, 1072693248, %r1527, %p591;
	mov.u32 	%r1529, 0;
	mov.b64 	%fd2170, {%r1529, %r1528};
	bra.uni 	BB36_527;

BB36_548:
	setp.neu.f64	%p618, %fd515, 0d7FF0000000000000;
	mov.f64 	%fd2177, %fd521;
	@%p618 bra 	BB36_551;

	shr.s32 	%r1567, %r330, 31;
	and.b32  	%r1568, %r1567, -2146435072;
	add.s32 	%r1569, %r1568, 2146435072;
	or.b32  	%r1570, %r1569, -2147483648;
	selp.b32	%r1571, %r1570, %r1569, %p19;
	mov.u32 	%r1572, 0;
	mov.b64 	%fd2177, {%r1572, %r1571};

BB36_551:
	setp.eq.f64	%p622, %fd514, 0d0000000000000000;
	setp.eq.f64	%p623, %fd462, 0d3FF0000000000000;
	or.pred  	%p624, %p623, %p622;
	selp.f64	%fd2180, 0d3FF0000000000000, %fd2177, %p624;
	bra.uni 	BB36_553;

BB36_524:
	setp.neu.f64	%p590, %fd495, 0d7FF0000000000000;
	mov.f64 	%fd2170, %fd501;
	@%p590 bra 	BB36_527;

	shr.s32 	%r1519, %r322, 31;
	and.b32  	%r1520, %r1519, -2146435072;
	add.s32 	%r1521, %r1520, 2146435072;
	or.b32  	%r1522, %r1521, -2147483648;
	selp.b32	%r1523, %r1522, %r1521, %p18;
	mov.u32 	%r1524, 0;
	mov.b64 	%fd2170, {%r1524, %r1523};

BB36_527:
	setp.eq.f64	%p594, %fd494, 0d0000000000000000;
	setp.eq.f64	%p595, %fd462, 0d3FF0000000000000;
	or.pred  	%p596, %p595, %p594;
	selp.f64	%fd2180, 0d3FF0000000000000, %fd2170, %p596;

BB36_553:
	rcp.rn.f64 	%fd1590, %fd2180;
	mul.f64 	%fd2156, %fd2156, %fd1590;
	fma.rn.f64 	%fd2181, %fd2165, %fd2156, %fd2181;
	mov.u16 	%rs45, 0;
	mov.u32 	%r2164, %r295;
	mov.u32 	%r2180, %r296;
	mov.u32 	%r2196, %r297;
	mov.u32 	%r2212, %r298;

BB36_554:
	mov.u32 	%r2211, %r2212;
	mov.u32 	%r2195, %r2196;
	mov.u32 	%r2179, %r2180;
	mov.u32 	%r2163, %r2164;
	add.s32 	%r2146, %r2146, 1;
	setp.lt.s32	%p625, %r2146, %r528;
	mov.u32 	%r2161, %r2163;
	mov.u32 	%r2177, %r2179;
	mov.u32 	%r2193, %r2195;
	mov.u32 	%r2209, %r2211;
	@%p625 bra 	BB36_477;

BB36_555:
	mov.u32 	%r2210, %r2209;
	mov.u32 	%r2194, %r2193;
	mov.u32 	%r2178, %r2177;
	mov.u32 	%r2162, %r2161;
	sub.f64 	%fd2016, %fd768, %fd2181;
	mov.u32 	%r2075, -1;

BB36_718:

BB36_801:
	mov.f64 	%fd2287, %fd2288;
	mov.f64 	%fd2285, %fd2286;
	mov.u32 	%r2417, %r2414;
	mov.u32 	%r2401, %r2398;
	mov.u32 	%r2385, %r2382;
	mov.u32 	%r2369, %r2366;
	mov.u32 	%r2349, %r2346;
	mov.u32 	%r2333, %r2330;
	mov.u32 	%r2317, %r2314;
	mov.u32 	%r2301, %r2298;
	mov.u32 	%r2281, %r2278;
	mov.u32 	%r2265, %r2262;
	mov.u32 	%r2249, %r2246;
	mov.u32 	%r2233, %r2230;
	mov.u32 	%r2213, %r2210;
	mov.u32 	%r2197, %r2194;
	mov.u32 	%r2181, %r2178;
	mov.u32 	%r2165, %r2162;
	add.s32 	%r2425, %r2423, 1;
	setp.lt.s32	%p893, %r2423, %r529;
	mov.f64 	%fd2279, %fd897;
	@%p893 bra 	BB36_164;
	bra.uni 	BB36_802;

BB36_165:
	mul.f64 	%fd1022, %fd160, 0d3C88361B40000000;
	setp.gtu.f64	%p211, %fd160, %fd1022;
	@%p211 bra 	BB36_167;

	mov.f64 	%fd1023, 0d0000000000000000;
	abs.f64 	%fd1024, %fd1023;
	mul.f64 	%fd1025, %fd1024, 0d3C88361B40000000;
	setp.le.f64	%p212, %fd160, %fd1025;
	mov.f64 	%fd2279, %fd2288;
	@%p212 bra 	BB36_802;

BB36_167:
	abs.f64 	%fd161, %fd2016;
	mul.f64 	%fd1026, %fd161, 0d3C88361B40000000;
	setp.gtu.f64	%p213, %fd161, %fd1026;
	@%p213 bra 	BB36_169;

	mov.f64 	%fd1027, 0d0000000000000000;
	abs.f64 	%fd1028, %fd1027;
	mul.f64 	%fd1029, %fd1028, 0d3C88361B40000000;
	setp.le.f64	%p214, %fd161, %fd1029;
	mov.f64 	%fd2279, %fd2286;
	@%p214 bra 	BB36_802;

BB36_169:
	add.f64 	%fd1031, %fd2288, %fd2286;
	mul.f64 	%fd2279, %fd1031, 0d3FE0000000000000;
	setp.lt.f64	%p215, %fd2017, 0d0000000000000000;
	selp.f64	%fd2062, %fd2286, %fd2288, %p215;
	selp.f64	%fd2061, %fd2288, %fd2286, %p215;
	sub.f64 	%fd2066, %fd2286, %fd2288;
	mov.f64 	%fd1030, 0d0000000000000000;
	mov.f64 	%fd2103, %fd1030;
	@%p29 bra 	BB36_249;

	div.rn.f64 	%fd1034, %fd2279, %fd769;
	add.f64 	%fd166, %fd1034, 0d3FF0000000000000;
	mov.f64 	%fd2104, 0d0000000000000000;
	mov.f64 	%fd2018, 0d3FF0000000000000;
	mov.u16 	%rs43, 1;
	mov.u32 	%r2076, 0;

BB36_171:
	mov.f64 	%fd2088, %fd2104;
	mov.f64 	%fd2105, %fd2088;
	mov.u32 	%r2089, %r2091;
	mov.u32 	%r130, %r2089;
	mov.u32 	%r2085, %r2087;
	mov.u32 	%r129, %r2085;
	mov.u32 	%r2081, %r2083;
	mov.u32 	%r128, %r2081;
	mov.u32 	%r2077, %r2079;
	mov.u32 	%r127, %r2077;
	mul.wide.s32 	%rd59, %r2076, 56;
	add.s64 	%rd60, %rd48, %rd59;
	add.s64 	%rd11, %rd60, 12;
	ld.u32 	%r882, [%rd60+12];
	setp.gt.s32	%p217, %r523, %r882;
	mov.u32 	%r2080, %r127;
	mov.u32 	%r2084, %r128;
	mov.u32 	%r2088, %r129;
	mov.u32 	%r2092, %r130;
	@%p217 bra 	BB36_248;

	ld.v2.u32 	{%r883, %r884}, [%rd11+-4];
	mov.u32 	%r134, %r884;
	mov.u32 	%r133, %r883;
	ld.v2.u32 	{%r885, %r886}, [%rd11+-12];
	mov.u32 	%r132, %r886;
	mov.u32 	%r131, %r885;
	ld.f64 	%fd2027, [%rd11+36];
	setp.neu.f64	%p218, %fd2027, 0dBFF0000000000000;
	@%p218 bra 	BB36_198;

	setp.eq.s32	%p219, %r517, 0;
	ld.v2.u32 	{%r887, %r888}, [%rd11+12];
	ld.v2.u32 	{%r889, %r890}, [%rd11+4];
	ld.v2.u32 	{%r891, %r892}, [%rd11+28];
	ld.v2.u32 	{%r893, %r894}, [%rd11+20];
	@%p219 bra 	BB36_175;
	bra.uni 	BB36_174;

BB36_175:
	setp.lt.s32	%p220, %r890, 30;
	setp.eq.s32	%p221, %r894, 31;
	and.pred  	%p222, %p221, %p220;
	selp.b32	%r895, 1, %r894, %p222;
	selp.u32	%r896, 1, 0, %p222;
	sub.s32 	%r897, %r891, %r887;
	sub.s32 	%r898, %r893, %r889;
	add.s32 	%r899, %r898, %r896;
	mul.lo.s32 	%r900, %r899, 30;
	sub.s32 	%r902, %r868, %r890;
	mov.u32 	%r903, 0;
	max.s32 	%r904, %r903, %r902;
	min.s32 	%r905, %r868, %r895;
	mad.lo.s32 	%r906, %r897, 360, %r900;
	add.s32 	%r907, %r906, %r904;
	add.s32 	%r908, %r907, %r905;
	add.s32 	%r2093, %r908, -30;
	bra.uni 	BB36_176;

BB36_174:
	sub.s32 	%r2093, %r892, %r888;

BB36_176:
	cvt.rn.f64.s32	%fd1035, %r2093;
	div.rn.f64 	%fd170, %fd1035, 0d4076800000000000;
	setp.eq.s32	%p223, %r1, 0;
	@%p223 bra 	BB36_196;
	bra.uni 	BB36_177;

BB36_196:
	fma.rn.f64 	%fd2026, %fd1, %fd170, 0d3FF0000000000000;
	bra.uni 	BB36_197;

BB36_177:
	setp.eq.s32	%p224, %r1, 1;
	@%p224 bra 	BB36_182;
	bra.uni 	BB36_178;

BB36_182:
	mul.f64 	%fd175, %fd2, %fd170;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd175;
	}
	bfe.u32 	%r921, %r149, 20, 11;
	add.s32 	%r922, %r921, -1012;
	mov.b64 	 %rd61, %fd175;
	shl.b64 	%rd12, %rd61, %r922;
	setp.eq.s64	%p229, %rd12, -9223372036854775808;
	abs.f64 	%fd176, %fd155;
	// Callseq Start 89
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd176;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd175;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2025, [retval0+0];
	
	//{
	}// Callseq End 89
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r150}, %fd155;
	}
	setp.lt.s32	%p230, %r150, 0;
	and.pred  	%p7, %p230, %p229;
	@!%p7 bra 	BB36_184;
	bra.uni 	BB36_183;

BB36_183:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r923}, %fd2025;
	}
	xor.b32  	%r924, %r923, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r925, %temp}, %fd2025;
	}
	mov.b64 	%fd2025, {%r925, %r924};

BB36_184:
	mov.f64 	%fd2024, %fd2025;
	setp.eq.f64	%p231, %fd155, 0d0000000000000000;
	@%p231 bra 	BB36_187;
	bra.uni 	BB36_185;

BB36_187:
	selp.b32	%r926, %r150, 0, %p229;
	or.b32  	%r927, %r926, 2146435072;
	setp.lt.s32	%p235, %r149, 0;
	selp.b32	%r928, %r927, %r926, %p235;
	mov.u32 	%r929, 0;
	mov.b64 	%fd2024, {%r929, %r928};
	bra.uni 	BB36_188;

BB36_178:
	mov.f64 	%fd2026, 0d0000000000000000;
	setp.ne.s32	%p225, %r1, 2;
	@%p225 bra 	BB36_197;

	mul.f64 	%fd171, %fd1, %fd170;
	mov.f64 	%fd1037, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1038, %fd171, %fd1037;
	mov.f64 	%fd1039, 0d4338000000000000;
	add.rn.f64 	%fd1040, %fd1038, %fd1039;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r146, %temp}, %fd1040;
	}
	mov.f64 	%fd1041, 0dC338000000000000;
	add.rn.f64 	%fd1042, %fd1040, %fd1041;
	mov.f64 	%fd1043, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1044, %fd1042, %fd1043, %fd171;
	mov.f64 	%fd1045, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1046, %fd1042, %fd1045, %fd1044;
	mov.f64 	%fd1047, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1048, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1049, %fd1048, %fd1046, %fd1047;
	mov.f64 	%fd1050, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1051, %fd1049, %fd1046, %fd1050;
	mov.f64 	%fd1052, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1053, %fd1051, %fd1046, %fd1052;
	mov.f64 	%fd1054, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1055, %fd1053, %fd1046, %fd1054;
	mov.f64 	%fd1056, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1057, %fd1055, %fd1046, %fd1056;
	mov.f64 	%fd1058, 0d3F81111111122322;
	fma.rn.f64 	%fd1059, %fd1057, %fd1046, %fd1058;
	mov.f64 	%fd1060, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1061, %fd1059, %fd1046, %fd1060;
	mov.f64 	%fd1062, 0d3FC5555555555511;
	fma.rn.f64 	%fd1063, %fd1061, %fd1046, %fd1062;
	mov.f64 	%fd1064, 0d3FE000000000000B;
	fma.rn.f64 	%fd1065, %fd1063, %fd1046, %fd1064;
	mov.f64 	%fd1066, 0d3FF0000000000000;
	fma.rn.f64 	%fd1067, %fd1065, %fd1046, %fd1066;
	fma.rn.f64 	%fd1068, %fd1067, %fd1046, %fd1066;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd1068;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r148}, %fd1068;
	}
	shl.b32 	%r909, %r146, 20;
	add.s32 	%r910, %r148, %r909;
	mov.b64 	%fd2026, {%r147, %r910};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r911}, %fd171;
	}
	mov.b32 	 %f35, %r911;
	abs.f32 	%f7, %f35;
	setp.lt.f32	%p226, %f7, 0f4086232B;
	@%p226 bra 	BB36_197;

	setp.lt.f64	%p227, %fd171, 0d0000000000000000;
	add.f64 	%fd1069, %fd171, 0d7FF0000000000000;
	selp.f64	%fd2026, 0d0000000000000000, %fd1069, %p227;
	setp.geu.f32	%p228, %f7, 0f40874800;
	@%p228 bra 	BB36_197;

	shr.u32 	%r912, %r146, 31;
	add.s32 	%r913, %r146, %r912;
	shr.s32 	%r914, %r913, 1;
	shl.b32 	%r915, %r914, 20;
	add.s32 	%r916, %r915, %r148;
	mov.b64 	%fd1070, {%r147, %r916};
	sub.s32 	%r917, %r146, %r914;
	shl.b32 	%r918, %r917, 20;
	add.s32 	%r919, %r918, 1072693248;
	mov.u32 	%r920, 0;
	mov.b64 	%fd1071, {%r920, %r919};
	mul.f64 	%fd2026, %fd1070, %fd1071;
	bra.uni 	BB36_197;

BB36_185:
	setp.gt.s32	%p232, %r150, -1;
	@%p232 bra 	BB36_188;

	cvt.rzi.f64.f64	%fd1072, %fd175;
	setp.neu.f64	%p233, %fd1072, %fd175;
	selp.f64	%fd2024, 0dFFF8000000000000, %fd2024, %p233;

BB36_188:
	mov.f64 	%fd182, %fd2024;
	add.f64 	%fd183, %fd175, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r930}, %fd183;
	}
	and.b32  	%r931, %r930, 2146435072;
	setp.ne.s32	%p236, %r931, 2146435072;
	mov.f64 	%fd2023, %fd182;
	@%p236 bra 	BB36_195;

	setp.gtu.f64	%p237, %fd176, 0d7FF0000000000000;
	mov.f64 	%fd2023, %fd183;
	@%p237 bra 	BB36_195;

	abs.f64 	%fd184, %fd175;
	setp.gtu.f64	%p238, %fd184, 0d7FF0000000000000;
	mov.f64 	%fd2022, %fd183;
	mov.f64 	%fd2023, %fd2022;
	@%p238 bra 	BB36_195;

	setp.eq.f64	%p239, %fd184, 0d7FF0000000000000;
	@%p239 bra 	BB36_194;
	bra.uni 	BB36_192;

BB36_194:
	setp.eq.f64	%p241, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p242, %fd176, 0d3FF0000000000000;
	selp.b32	%r938, 2146435072, 0, %p242;
	xor.b32  	%r939, %r938, 2146435072;
	setp.lt.s32	%p243, %r149, 0;
	selp.b32	%r940, %r939, %r938, %p243;
	selp.b32	%r941, 1072693248, %r940, %p241;
	mov.u32 	%r942, 0;
	mov.b64 	%fd2023, {%r942, %r941};
	bra.uni 	BB36_195;

BB36_192:
	setp.neu.f64	%p240, %fd176, 0d7FF0000000000000;
	mov.f64 	%fd2023, %fd182;
	@%p240 bra 	BB36_195;

	shr.s32 	%r932, %r149, 31;
	and.b32  	%r933, %r932, -2146435072;
	add.s32 	%r934, %r933, 2146435072;
	or.b32  	%r935, %r934, -2147483648;
	selp.b32	%r936, %r935, %r934, %p7;
	mov.u32 	%r937, 0;
	mov.b64 	%fd2023, {%r937, %r936};

BB36_195:
	setp.eq.f64	%p244, %fd175, 0d0000000000000000;
	setp.eq.f64	%p245, %fd155, 0d3FF0000000000000;
	or.pred  	%p246, %p245, %p244;
	selp.f64	%fd2026, 0d3FF0000000000000, %fd2023, %p246;

BB36_197:
	add.f64 	%fd1073, %fd2026, 0dBFF0000000000000;
	mul.f64 	%fd2027, %fd1073, 0d4059000000000000;

BB36_198:
	and.b16  	%rs24, %rs43, 255;
	setp.eq.s16	%p247, %rs24, 0;
	@%p247 bra 	BB36_223;
	bra.uni 	BB36_199;

BB36_223:
	setp.eq.s32	%p276, %r518, 0;
	@%p276 bra 	BB36_225;
	bra.uni 	BB36_224;

BB36_225:
	setp.lt.s32	%p277, %r128, 30;
	setp.eq.s32	%p278, %r886, 31;
	and.pred  	%p279, %p278, %p277;
	selp.b32	%r990, 1, %r886, %p279;
	selp.u32	%r991, 1, 0, %p279;
	sub.s32 	%r992, %r883, %r129;
	sub.s32 	%r993, %r885, %r127;
	add.s32 	%r994, %r993, %r991;
	mul.lo.s32 	%r995, %r994, 30;
	sub.s32 	%r997, %r868, %r128;
	mov.u32 	%r998, 0;
	max.s32 	%r999, %r998, %r997;
	min.s32 	%r1000, %r868, %r990;
	mad.lo.s32 	%r1001, %r992, 360, %r995;
	add.s32 	%r1002, %r1001, %r999;
	add.s32 	%r1003, %r1002, %r1000;
	add.s32 	%r2095, %r1003, -30;
	bra.uni 	BB36_226;

BB36_199:
	setp.eq.s32	%p248, %r518, 0;
	@%p248 bra 	BB36_201;
	bra.uni 	BB36_200;

BB36_201:
	setp.lt.s32	%p249, %r525, 30;
	setp.eq.s32	%p250, %r886, 31;
	and.pred  	%p251, %p250, %p249;
	selp.b32	%r943, 1, %r886, %p251;
	selp.u32	%r944, 1, 0, %p251;
	sub.s32 	%r945, %r883, %r526;
	sub.s32 	%r946, %r885, %r524;
	add.s32 	%r947, %r946, %r944;
	mul.lo.s32 	%r948, %r947, 30;
	min.s32 	%r950, %r868, %r943;
	mad.lo.s32 	%r951, %r945, 360, %r948;
	mov.u32 	%r952, 0;
	max.s32 	%r953, %r952, %r106;
	add.s32 	%r954, %r951, %r953;
	add.s32 	%r955, %r954, %r950;
	add.s32 	%r2094, %r955, -30;
	bra.uni 	BB36_202;

BB36_224:
	sub.s32 	%r2095, %r884, %r130;

BB36_226:
	cvt.rn.f64.s32	%fd1112, %r2095;
	div.rn.f64 	%fd213, %fd1112, 0d4076800000000000;
	setp.eq.s32	%p280, %r519, 0;
	@%p280 bra 	BB36_246;
	bra.uni 	BB36_227;

BB36_246:
	fma.rn.f64 	%fd2042, %fd2279, %fd213, 0d3FF0000000000000;
	bra.uni 	BB36_247;

BB36_200:
	sub.s32 	%r2094, %r884, %r527;

BB36_202:
	cvt.rn.f64.s32	%fd1074, %r2094;
	div.rn.f64 	%fd193, %fd1074, 0d4076800000000000;
	setp.eq.s32	%p252, %r519, 0;
	@%p252 bra 	BB36_222;
	bra.uni 	BB36_203;

BB36_222:
	fma.rn.f64 	%fd2042, %fd2279, %fd193, 0d3FF0000000000000;
	bra.uni 	BB36_247;

BB36_227:
	setp.eq.s32	%p281, %r519, 1;
	@%p281 bra 	BB36_232;
	bra.uni 	BB36_228;

BB36_232:
	mul.f64 	%fd218, %fd213, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd218;
	}
	bfe.u32 	%r1016, %r166, 20, 11;
	add.s32 	%r1017, %r1016, -1012;
	mov.b64 	 %rd63, %fd218;
	shl.b64 	%rd14, %rd63, %r1017;
	setp.eq.s64	%p286, %rd14, -9223372036854775808;
	abs.f64 	%fd219, %fd166;
	// Callseq Start 91
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd219;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd218;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2041, [retval0+0];
	
	//{
	}// Callseq End 91
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd166;
	}
	setp.lt.s32	%p287, %r167, 0;
	and.pred  	%p9, %p287, %p286;
	@!%p9 bra 	BB36_234;
	bra.uni 	BB36_233;

BB36_233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1018}, %fd2041;
	}
	xor.b32  	%r1019, %r1018, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1020, %temp}, %fd2041;
	}
	mov.b64 	%fd2041, {%r1020, %r1019};

BB36_234:
	mov.f64 	%fd2040, %fd2041;
	setp.eq.f64	%p288, %fd166, 0d0000000000000000;
	@%p288 bra 	BB36_237;
	bra.uni 	BB36_235;

BB36_237:
	selp.b32	%r1021, %r167, 0, %p286;
	or.b32  	%r1022, %r1021, 2146435072;
	setp.lt.s32	%p292, %r166, 0;
	selp.b32	%r1023, %r1022, %r1021, %p292;
	mov.u32 	%r1024, 0;
	mov.b64 	%fd2040, {%r1024, %r1023};
	bra.uni 	BB36_238;

BB36_203:
	setp.eq.s32	%p253, %r519, 1;
	@%p253 bra 	BB36_208;
	bra.uni 	BB36_204;

BB36_208:
	mul.f64 	%fd198, %fd193, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd198;
	}
	bfe.u32 	%r968, %r158, 20, 11;
	add.s32 	%r969, %r968, -1012;
	mov.b64 	 %rd62, %fd198;
	shl.b64 	%rd13, %rd62, %r969;
	setp.eq.s64	%p258, %rd13, -9223372036854775808;
	abs.f64 	%fd199, %fd166;
	// Callseq Start 90
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd199;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd198;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2034, [retval0+0];
	
	//{
	}// Callseq End 90
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r159}, %fd166;
	}
	setp.lt.s32	%p259, %r159, 0;
	and.pred  	%p8, %p259, %p258;
	@!%p8 bra 	BB36_210;
	bra.uni 	BB36_209;

BB36_209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r970}, %fd2034;
	}
	xor.b32  	%r971, %r970, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r972, %temp}, %fd2034;
	}
	mov.b64 	%fd2034, {%r972, %r971};

BB36_210:
	mov.f64 	%fd2033, %fd2034;
	setp.eq.f64	%p260, %fd166, 0d0000000000000000;
	@%p260 bra 	BB36_213;
	bra.uni 	BB36_211;

BB36_213:
	selp.b32	%r973, %r159, 0, %p258;
	or.b32  	%r974, %r973, 2146435072;
	setp.lt.s32	%p264, %r158, 0;
	selp.b32	%r975, %r974, %r973, %p264;
	mov.u32 	%r976, 0;
	mov.b64 	%fd2033, {%r976, %r975};
	bra.uni 	BB36_214;

BB36_228:
	mov.f64 	%fd2042, 0d0000000000000000;
	setp.ne.s32	%p282, %r519, 2;
	@%p282 bra 	BB36_247;

	mul.f64 	%fd214, %fd2279, %fd213;
	mov.f64 	%fd1114, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1115, %fd214, %fd1114;
	mov.f64 	%fd1116, 0d4338000000000000;
	add.rn.f64 	%fd1117, %fd1115, %fd1116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r163, %temp}, %fd1117;
	}
	mov.f64 	%fd1118, 0dC338000000000000;
	add.rn.f64 	%fd1119, %fd1117, %fd1118;
	mov.f64 	%fd1120, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1121, %fd1119, %fd1120, %fd214;
	mov.f64 	%fd1122, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1123, %fd1119, %fd1122, %fd1121;
	mov.f64 	%fd1124, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1125, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1126, %fd1125, %fd1123, %fd1124;
	mov.f64 	%fd1127, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1128, %fd1126, %fd1123, %fd1127;
	mov.f64 	%fd1129, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1130, %fd1128, %fd1123, %fd1129;
	mov.f64 	%fd1131, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1132, %fd1130, %fd1123, %fd1131;
	mov.f64 	%fd1133, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1134, %fd1132, %fd1123, %fd1133;
	mov.f64 	%fd1135, 0d3F81111111122322;
	fma.rn.f64 	%fd1136, %fd1134, %fd1123, %fd1135;
	mov.f64 	%fd1137, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1138, %fd1136, %fd1123, %fd1137;
	mov.f64 	%fd1139, 0d3FC5555555555511;
	fma.rn.f64 	%fd1140, %fd1138, %fd1123, %fd1139;
	mov.f64 	%fd1141, 0d3FE000000000000B;
	fma.rn.f64 	%fd1142, %fd1140, %fd1123, %fd1141;
	mov.f64 	%fd1143, 0d3FF0000000000000;
	fma.rn.f64 	%fd1144, %fd1142, %fd1123, %fd1143;
	fma.rn.f64 	%fd1145, %fd1144, %fd1123, %fd1143;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r164, %temp}, %fd1145;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd1145;
	}
	shl.b32 	%r1004, %r163, 20;
	add.s32 	%r1005, %r165, %r1004;
	mov.b64 	%fd2042, {%r164, %r1005};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1006}, %fd214;
	}
	mov.b32 	 %f37, %r1006;
	abs.f32 	%f9, %f37;
	setp.lt.f32	%p283, %f9, 0f4086232B;
	@%p283 bra 	BB36_247;

	setp.lt.f64	%p284, %fd214, 0d0000000000000000;
	add.f64 	%fd1146, %fd214, 0d7FF0000000000000;
	selp.f64	%fd2042, 0d0000000000000000, %fd1146, %p284;
	setp.geu.f32	%p285, %f9, 0f40874800;
	@%p285 bra 	BB36_247;

	shr.u32 	%r1007, %r163, 31;
	add.s32 	%r1008, %r163, %r1007;
	shr.s32 	%r1009, %r1008, 1;
	shl.b32 	%r1010, %r1009, 20;
	add.s32 	%r1011, %r1010, %r165;
	mov.b64 	%fd1147, {%r164, %r1011};
	sub.s32 	%r1012, %r163, %r1009;
	shl.b32 	%r1013, %r1012, 20;
	add.s32 	%r1014, %r1013, 1072693248;
	mov.u32 	%r1015, 0;
	mov.b64 	%fd1148, {%r1015, %r1014};
	mul.f64 	%fd2042, %fd1147, %fd1148;
	bra.uni 	BB36_247;

BB36_204:
	mov.f64 	%fd2042, 0d0000000000000000;
	setp.ne.s32	%p254, %r519, 2;
	@%p254 bra 	BB36_247;

	mul.f64 	%fd194, %fd2279, %fd193;
	mov.f64 	%fd1076, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1077, %fd194, %fd1076;
	mov.f64 	%fd1078, 0d4338000000000000;
	add.rn.f64 	%fd1079, %fd1077, %fd1078;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r155, %temp}, %fd1079;
	}
	mov.f64 	%fd1080, 0dC338000000000000;
	add.rn.f64 	%fd1081, %fd1079, %fd1080;
	mov.f64 	%fd1082, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1083, %fd1081, %fd1082, %fd194;
	mov.f64 	%fd1084, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1085, %fd1081, %fd1084, %fd1083;
	mov.f64 	%fd1086, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1087, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1088, %fd1087, %fd1085, %fd1086;
	mov.f64 	%fd1089, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1090, %fd1088, %fd1085, %fd1089;
	mov.f64 	%fd1091, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1092, %fd1090, %fd1085, %fd1091;
	mov.f64 	%fd1093, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1094, %fd1092, %fd1085, %fd1093;
	mov.f64 	%fd1095, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1096, %fd1094, %fd1085, %fd1095;
	mov.f64 	%fd1097, 0d3F81111111122322;
	fma.rn.f64 	%fd1098, %fd1096, %fd1085, %fd1097;
	mov.f64 	%fd1099, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1100, %fd1098, %fd1085, %fd1099;
	mov.f64 	%fd1101, 0d3FC5555555555511;
	fma.rn.f64 	%fd1102, %fd1100, %fd1085, %fd1101;
	mov.f64 	%fd1103, 0d3FE000000000000B;
	fma.rn.f64 	%fd1104, %fd1102, %fd1085, %fd1103;
	mov.f64 	%fd1105, 0d3FF0000000000000;
	fma.rn.f64 	%fd1106, %fd1104, %fd1085, %fd1105;
	fma.rn.f64 	%fd1107, %fd1106, %fd1085, %fd1105;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r156, %temp}, %fd1107;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r157}, %fd1107;
	}
	shl.b32 	%r956, %r155, 20;
	add.s32 	%r957, %r157, %r956;
	mov.b64 	%fd2042, {%r156, %r957};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r958}, %fd194;
	}
	mov.b32 	 %f36, %r958;
	abs.f32 	%f8, %f36;
	setp.lt.f32	%p255, %f8, 0f4086232B;
	@%p255 bra 	BB36_247;

	setp.lt.f64	%p256, %fd194, 0d0000000000000000;
	add.f64 	%fd1108, %fd194, 0d7FF0000000000000;
	selp.f64	%fd2042, 0d0000000000000000, %fd1108, %p256;
	setp.geu.f32	%p257, %f8, 0f40874800;
	@%p257 bra 	BB36_247;

	shr.u32 	%r959, %r155, 31;
	add.s32 	%r960, %r155, %r959;
	shr.s32 	%r961, %r960, 1;
	shl.b32 	%r962, %r961, 20;
	add.s32 	%r963, %r962, %r157;
	mov.b64 	%fd1109, {%r156, %r963};
	sub.s32 	%r964, %r155, %r961;
	shl.b32 	%r965, %r964, 20;
	add.s32 	%r966, %r965, 1072693248;
	mov.u32 	%r967, 0;
	mov.b64 	%fd1110, {%r967, %r966};
	mul.f64 	%fd2042, %fd1109, %fd1110;
	bra.uni 	BB36_247;

BB36_235:
	setp.gt.s32	%p289, %r167, -1;
	@%p289 bra 	BB36_238;

	cvt.rzi.f64.f64	%fd1149, %fd218;
	setp.neu.f64	%p290, %fd1149, %fd218;
	selp.f64	%fd2040, 0dFFF8000000000000, %fd2040, %p290;

BB36_238:
	mov.f64 	%fd225, %fd2040;
	add.f64 	%fd226, %fd218, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1025}, %fd226;
	}
	and.b32  	%r1026, %r1025, 2146435072;
	setp.ne.s32	%p293, %r1026, 2146435072;
	mov.f64 	%fd2039, %fd225;
	@%p293 bra 	BB36_245;

	setp.gtu.f64	%p294, %fd219, 0d7FF0000000000000;
	mov.f64 	%fd2039, %fd226;
	@%p294 bra 	BB36_245;

	abs.f64 	%fd227, %fd218;
	setp.gtu.f64	%p295, %fd227, 0d7FF0000000000000;
	mov.f64 	%fd2038, %fd226;
	mov.f64 	%fd2039, %fd2038;
	@%p295 bra 	BB36_245;

	setp.eq.f64	%p296, %fd227, 0d7FF0000000000000;
	@%p296 bra 	BB36_244;
	bra.uni 	BB36_242;

BB36_244:
	setp.eq.f64	%p298, %fd166, 0dBFF0000000000000;
	setp.gt.f64	%p299, %fd219, 0d3FF0000000000000;
	selp.b32	%r1033, 2146435072, 0, %p299;
	xor.b32  	%r1034, %r1033, 2146435072;
	setp.lt.s32	%p300, %r166, 0;
	selp.b32	%r1035, %r1034, %r1033, %p300;
	selp.b32	%r1036, 1072693248, %r1035, %p298;
	mov.u32 	%r1037, 0;
	mov.b64 	%fd2039, {%r1037, %r1036};
	bra.uni 	BB36_245;

BB36_211:
	setp.gt.s32	%p261, %r159, -1;
	@%p261 bra 	BB36_214;

	cvt.rzi.f64.f64	%fd1111, %fd198;
	setp.neu.f64	%p262, %fd1111, %fd198;
	selp.f64	%fd2033, 0dFFF8000000000000, %fd2033, %p262;

BB36_214:
	mov.f64 	%fd205, %fd2033;
	add.f64 	%fd206, %fd198, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r977}, %fd206;
	}
	and.b32  	%r978, %r977, 2146435072;
	setp.ne.s32	%p265, %r978, 2146435072;
	mov.f64 	%fd2032, %fd205;
	@%p265 bra 	BB36_221;

	setp.gtu.f64	%p266, %fd199, 0d7FF0000000000000;
	mov.f64 	%fd2032, %fd206;
	@%p266 bra 	BB36_221;

	abs.f64 	%fd207, %fd198;
	setp.gtu.f64	%p267, %fd207, 0d7FF0000000000000;
	mov.f64 	%fd2031, %fd206;
	mov.f64 	%fd2032, %fd2031;
	@%p267 bra 	BB36_221;

	setp.eq.f64	%p268, %fd207, 0d7FF0000000000000;
	@%p268 bra 	BB36_220;
	bra.uni 	BB36_218;

BB36_220:
	setp.eq.f64	%p270, %fd166, 0dBFF0000000000000;
	setp.gt.f64	%p271, %fd199, 0d3FF0000000000000;
	selp.b32	%r985, 2146435072, 0, %p271;
	xor.b32  	%r986, %r985, 2146435072;
	setp.lt.s32	%p272, %r158, 0;
	selp.b32	%r987, %r986, %r985, %p272;
	selp.b32	%r988, 1072693248, %r987, %p270;
	mov.u32 	%r989, 0;
	mov.b64 	%fd2032, {%r989, %r988};
	bra.uni 	BB36_221;

BB36_242:
	setp.neu.f64	%p297, %fd219, 0d7FF0000000000000;
	mov.f64 	%fd2039, %fd225;
	@%p297 bra 	BB36_245;

	shr.s32 	%r1027, %r166, 31;
	and.b32  	%r1028, %r1027, -2146435072;
	add.s32 	%r1029, %r1028, 2146435072;
	or.b32  	%r1030, %r1029, -2147483648;
	selp.b32	%r1031, %r1030, %r1029, %p9;
	mov.u32 	%r1032, 0;
	mov.b64 	%fd2039, {%r1032, %r1031};

BB36_245:
	setp.eq.f64	%p301, %fd218, 0d0000000000000000;
	setp.eq.f64	%p302, %fd166, 0d3FF0000000000000;
	or.pred  	%p303, %p302, %p301;
	selp.f64	%fd2042, 0d3FF0000000000000, %fd2039, %p303;
	bra.uni 	BB36_247;

BB36_218:
	setp.neu.f64	%p269, %fd199, 0d7FF0000000000000;
	mov.f64 	%fd2032, %fd205;
	@%p269 bra 	BB36_221;

	shr.s32 	%r979, %r158, 31;
	and.b32  	%r980, %r979, -2146435072;
	add.s32 	%r981, %r980, 2146435072;
	or.b32  	%r982, %r981, -2147483648;
	selp.b32	%r983, %r982, %r981, %p8;
	mov.u32 	%r984, 0;
	mov.b64 	%fd2032, {%r984, %r983};

BB36_221:
	setp.eq.f64	%p273, %fd198, 0d0000000000000000;
	setp.eq.f64	%p274, %fd166, 0d3FF0000000000000;
	or.pred  	%p275, %p274, %p273;
	selp.f64	%fd2042, 0d3FF0000000000000, %fd2032, %p275;

BB36_247:
	rcp.rn.f64 	%fd1150, %fd2042;
	mul.f64 	%fd2018, %fd2018, %fd1150;
	fma.rn.f64 	%fd2105, %fd2027, %fd2018, %fd2105;
	mov.u16 	%rs43, 0;
	mov.u32 	%r2080, %r131;
	mov.u32 	%r2084, %r132;
	mov.u32 	%r2088, %r133;
	mov.u32 	%r2092, %r134;

BB36_248:
	mov.f64 	%fd2104, %fd2105;
	mov.u32 	%r2091, %r2092;
	mov.u32 	%r2087, %r2088;
	mov.u32 	%r2083, %r2084;
	mov.u32 	%r2079, %r2080;
	add.s32 	%r2076, %r2076, 1;
	setp.lt.s32	%p304, %r2076, %r528;
	mov.f64 	%fd2090, %fd2104;
	mov.f64 	%fd2103, %fd2090;
	@%p304 bra 	BB36_171;

BB36_249:
	mov.f64 	%fd238, %fd2103;
	mov.f64 	%fd2060, %fd1030;
	mov.f64 	%fd2100, %fd1030;
	@%p29 bra 	BB36_314;

	div.rn.f64 	%fd1155, %fd2279, %fd769;
	add.f64 	%fd239, %fd1155, 0d3FF0000000000000;
	rcp.rn.f64 	%fd240, %fd769;
	mov.f64 	%fd2101, 0d0000000000000000;
	mov.f64 	%fd2060, %fd2101;
	mov.u32 	%r2096, 0;

BB36_251:
	mov.f64 	%fd2085, %fd2101;
	mov.f64 	%fd2102, %fd2085;
	mul.wide.s32 	%rd64, %r2096, 56;
	add.s64 	%rd65, %rd48, %rd64;
	add.s64 	%rd16, %rd65, 12;
	ld.u32 	%r1039, [%rd65+12];
	setp.gt.s32	%p306, %r523, %r1039;
	@%p306 bra 	BB36_313;

	setp.eq.s32	%p307, %r518, 0;
	ld.v2.u32 	{%r1040, %r1041}, [%rd16+-4];
	ld.v2.u32 	{%r1042, %r1043}, [%rd16+-12];
	@%p307 bra 	BB36_254;
	bra.uni 	BB36_253;

BB36_254:
	setp.lt.s32	%p308, %r525, 30;
	setp.eq.s32	%p309, %r1043, 31;
	and.pred  	%p310, %p309, %p308;
	selp.b32	%r1044, 1, %r1043, %p310;
	selp.u32	%r1045, 1, 0, %p310;
	sub.s32 	%r1046, %r1040, %r526;
	sub.s32 	%r1047, %r1042, %r524;
	add.s32 	%r1048, %r1047, %r1045;
	mul.lo.s32 	%r1049, %r1048, 30;
	min.s32 	%r1051, %r868, %r1044;
	mad.lo.s32 	%r1052, %r1046, 360, %r1049;
	mov.u32 	%r1053, 0;
	max.s32 	%r1054, %r1053, %r106;
	add.s32 	%r1055, %r1052, %r1054;
	add.s32 	%r1056, %r1055, %r1051;
	add.s32 	%r2097, %r1056, -30;
	bra.uni 	BB36_255;

BB36_253:
	sub.s32 	%r2097, %r1041, %r527;

BB36_255:
	cvt.rn.f64.s32	%fd1156, %r2097;
	div.rn.f64 	%fd243, %fd1156, 0d4076800000000000;
	ld.f64 	%fd2051, [%rd16+36];
	setp.neu.f64	%p311, %fd2051, 0dBFF0000000000000;
	@%p311 bra 	BB36_281;

	setp.eq.s32	%p312, %r517, 0;
	ld.v2.u32 	{%r1057, %r1058}, [%rd16+12];
	ld.v2.u32 	{%r1059, %r1060}, [%rd16+4];
	ld.v2.u32 	{%r1061, %r1062}, [%rd16+28];
	ld.v2.u32 	{%r1063, %r1064}, [%rd16+20];
	@%p312 bra 	BB36_258;
	bra.uni 	BB36_257;

BB36_258:
	setp.lt.s32	%p313, %r1060, 30;
	setp.eq.s32	%p314, %r1064, 31;
	and.pred  	%p315, %p314, %p313;
	selp.b32	%r1065, 1, %r1064, %p315;
	selp.u32	%r1066, 1, 0, %p315;
	sub.s32 	%r1067, %r1061, %r1057;
	sub.s32 	%r1068, %r1063, %r1059;
	add.s32 	%r1069, %r1068, %r1066;
	mul.lo.s32 	%r1070, %r1069, 30;
	sub.s32 	%r1072, %r868, %r1060;
	mov.u32 	%r1073, 0;
	max.s32 	%r1074, %r1073, %r1072;
	min.s32 	%r1075, %r868, %r1065;
	mad.lo.s32 	%r1076, %r1067, 360, %r1070;
	add.s32 	%r1077, %r1076, %r1074;
	add.s32 	%r1078, %r1077, %r1075;
	add.s32 	%r2098, %r1078, -30;
	bra.uni 	BB36_259;

BB36_257:
	sub.s32 	%r2098, %r1062, %r1058;

BB36_259:
	cvt.rn.f64.s32	%fd1157, %r2098;
	div.rn.f64 	%fd245, %fd1157, 0d4076800000000000;
	setp.eq.s32	%p316, %r1, 0;
	@%p316 bra 	BB36_279;
	bra.uni 	BB36_260;

BB36_279:
	fma.rn.f64 	%fd2050, %fd1, %fd245, 0d3FF0000000000000;
	bra.uni 	BB36_280;

BB36_260:
	setp.eq.s32	%p317, %r1, 1;
	@%p317 bra 	BB36_265;
	bra.uni 	BB36_261;

BB36_265:
	mul.f64 	%fd250, %fd2, %fd245;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd250;
	}
	bfe.u32 	%r1091, %r195, 20, 11;
	add.s32 	%r1092, %r1091, -1012;
	mov.b64 	 %rd66, %fd250;
	shl.b64 	%rd17, %rd66, %r1092;
	setp.eq.s64	%p322, %rd17, -9223372036854775808;
	abs.f64 	%fd251, %fd155;
	// Callseq Start 92
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd251;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd250;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2049, [retval0+0];
	
	//{
	}// Callseq End 92
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r196}, %fd155;
	}
	setp.lt.s32	%p323, %r196, 0;
	and.pred  	%p10, %p323, %p322;
	@!%p10 bra 	BB36_267;
	bra.uni 	BB36_266;

BB36_266:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1093}, %fd2049;
	}
	xor.b32  	%r1094, %r1093, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1095, %temp}, %fd2049;
	}
	mov.b64 	%fd2049, {%r1095, %r1094};

BB36_267:
	mov.f64 	%fd2048, %fd2049;
	setp.eq.f64	%p324, %fd155, 0d0000000000000000;
	@%p324 bra 	BB36_270;
	bra.uni 	BB36_268;

BB36_270:
	selp.b32	%r1096, %r196, 0, %p322;
	or.b32  	%r1097, %r1096, 2146435072;
	setp.lt.s32	%p328, %r195, 0;
	selp.b32	%r1098, %r1097, %r1096, %p328;
	mov.u32 	%r1099, 0;
	mov.b64 	%fd2048, {%r1099, %r1098};
	bra.uni 	BB36_271;

BB36_261:
	mov.f64 	%fd2050, 0d0000000000000000;
	setp.ne.s32	%p318, %r1, 2;
	@%p318 bra 	BB36_280;

	mul.f64 	%fd246, %fd1, %fd245;
	mov.f64 	%fd1159, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1160, %fd246, %fd1159;
	mov.f64 	%fd1161, 0d4338000000000000;
	add.rn.f64 	%fd1162, %fd1160, %fd1161;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r192, %temp}, %fd1162;
	}
	mov.f64 	%fd1163, 0dC338000000000000;
	add.rn.f64 	%fd1164, %fd1162, %fd1163;
	mov.f64 	%fd1165, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1166, %fd1164, %fd1165, %fd246;
	mov.f64 	%fd1167, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1168, %fd1164, %fd1167, %fd1166;
	mov.f64 	%fd1169, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1170, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1171, %fd1170, %fd1168, %fd1169;
	mov.f64 	%fd1172, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1173, %fd1171, %fd1168, %fd1172;
	mov.f64 	%fd1174, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1175, %fd1173, %fd1168, %fd1174;
	mov.f64 	%fd1176, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1177, %fd1175, %fd1168, %fd1176;
	mov.f64 	%fd1178, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1179, %fd1177, %fd1168, %fd1178;
	mov.f64 	%fd1180, 0d3F81111111122322;
	fma.rn.f64 	%fd1181, %fd1179, %fd1168, %fd1180;
	mov.f64 	%fd1182, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1183, %fd1181, %fd1168, %fd1182;
	mov.f64 	%fd1184, 0d3FC5555555555511;
	fma.rn.f64 	%fd1185, %fd1183, %fd1168, %fd1184;
	mov.f64 	%fd1186, 0d3FE000000000000B;
	fma.rn.f64 	%fd1187, %fd1185, %fd1168, %fd1186;
	mov.f64 	%fd1188, 0d3FF0000000000000;
	fma.rn.f64 	%fd1189, %fd1187, %fd1168, %fd1188;
	fma.rn.f64 	%fd1190, %fd1189, %fd1168, %fd1188;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r193, %temp}, %fd1190;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r194}, %fd1190;
	}
	shl.b32 	%r1079, %r192, 20;
	add.s32 	%r1080, %r194, %r1079;
	mov.b64 	%fd2050, {%r193, %r1080};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1081}, %fd246;
	}
	mov.b32 	 %f38, %r1081;
	abs.f32 	%f10, %f38;
	setp.lt.f32	%p319, %f10, 0f4086232B;
	@%p319 bra 	BB36_280;

	setp.lt.f64	%p320, %fd246, 0d0000000000000000;
	add.f64 	%fd1191, %fd246, 0d7FF0000000000000;
	selp.f64	%fd2050, 0d0000000000000000, %fd1191, %p320;
	setp.geu.f32	%p321, %f10, 0f40874800;
	@%p321 bra 	BB36_280;

	shr.u32 	%r1082, %r192, 31;
	add.s32 	%r1083, %r192, %r1082;
	shr.s32 	%r1084, %r1083, 1;
	shl.b32 	%r1085, %r1084, 20;
	add.s32 	%r1086, %r1085, %r194;
	mov.b64 	%fd1192, {%r193, %r1086};
	sub.s32 	%r1087, %r192, %r1084;
	shl.b32 	%r1088, %r1087, 20;
	add.s32 	%r1089, %r1088, 1072693248;
	mov.u32 	%r1090, 0;
	mov.b64 	%fd1193, {%r1090, %r1089};
	mul.f64 	%fd2050, %fd1192, %fd1193;
	bra.uni 	BB36_280;

BB36_268:
	setp.gt.s32	%p325, %r196, -1;
	@%p325 bra 	BB36_271;

	cvt.rzi.f64.f64	%fd1194, %fd250;
	setp.neu.f64	%p326, %fd1194, %fd250;
	selp.f64	%fd2048, 0dFFF8000000000000, %fd2048, %p326;

BB36_271:
	mov.f64 	%fd257, %fd2048;
	add.f64 	%fd258, %fd250, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1100}, %fd258;
	}
	and.b32  	%r1101, %r1100, 2146435072;
	setp.ne.s32	%p329, %r1101, 2146435072;
	mov.f64 	%fd2047, %fd257;
	@%p329 bra 	BB36_278;

	setp.gtu.f64	%p330, %fd251, 0d7FF0000000000000;
	mov.f64 	%fd2047, %fd258;
	@%p330 bra 	BB36_278;

	abs.f64 	%fd259, %fd250;
	setp.gtu.f64	%p331, %fd259, 0d7FF0000000000000;
	mov.f64 	%fd2046, %fd258;
	mov.f64 	%fd2047, %fd2046;
	@%p331 bra 	BB36_278;

	setp.eq.f64	%p332, %fd259, 0d7FF0000000000000;
	@%p332 bra 	BB36_277;
	bra.uni 	BB36_275;

BB36_277:
	setp.eq.f64	%p334, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p335, %fd251, 0d3FF0000000000000;
	selp.b32	%r1108, 2146435072, 0, %p335;
	xor.b32  	%r1109, %r1108, 2146435072;
	setp.lt.s32	%p336, %r195, 0;
	selp.b32	%r1110, %r1109, %r1108, %p336;
	selp.b32	%r1111, 1072693248, %r1110, %p334;
	mov.u32 	%r1112, 0;
	mov.b64 	%fd2047, {%r1112, %r1111};
	bra.uni 	BB36_278;

BB36_275:
	setp.neu.f64	%p333, %fd251, 0d7FF0000000000000;
	mov.f64 	%fd2047, %fd257;
	@%p333 bra 	BB36_278;

	shr.s32 	%r1102, %r195, 31;
	and.b32  	%r1103, %r1102, -2146435072;
	add.s32 	%r1104, %r1103, 2146435072;
	or.b32  	%r1105, %r1104, -2147483648;
	selp.b32	%r1106, %r1105, %r1104, %p10;
	mov.u32 	%r1107, 0;
	mov.b64 	%fd2047, {%r1107, %r1106};

BB36_278:
	setp.eq.f64	%p337, %fd250, 0d0000000000000000;
	setp.eq.f64	%p338, %fd155, 0d3FF0000000000000;
	or.pred  	%p339, %p338, %p337;
	selp.f64	%fd2050, 0d3FF0000000000000, %fd2047, %p339;

BB36_280:
	add.f64 	%fd1195, %fd2050, 0dBFF0000000000000;
	mul.f64 	%fd2051, %fd1195, 0d4059000000000000;

BB36_281:
	setp.eq.s32	%p340, %r519, 0;
	@%p340 bra 	BB36_301;
	bra.uni 	BB36_282;

BB36_301:
	fma.rn.f64 	%fd2059, %fd2279, %fd243, 0d3FF0000000000000;
	bra.uni 	BB36_302;

BB36_282:
	setp.eq.s32	%p341, %r519, 1;
	@%p341 bra 	BB36_287;
	bra.uni 	BB36_283;

BB36_287:
	mul.f64 	%fd272, %fd243, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r200}, %fd272;
	}
	bfe.u32 	%r1125, %r200, 20, 11;
	add.s32 	%r1126, %r1125, -1012;
	mov.b64 	 %rd67, %fd272;
	shl.b64 	%rd18, %rd67, %r1126;
	setp.eq.s64	%p346, %rd18, -9223372036854775808;
	abs.f64 	%fd273, %fd239;
	// Callseq Start 93
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd273;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd272;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2058, [retval0+0];
	
	//{
	}// Callseq End 93
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r201}, %fd239;
	}
	setp.lt.s32	%p347, %r201, 0;
	and.pred  	%p11, %p347, %p346;
	@!%p11 bra 	BB36_289;
	bra.uni 	BB36_288;

BB36_288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1127}, %fd2058;
	}
	xor.b32  	%r1128, %r1127, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1129, %temp}, %fd2058;
	}
	mov.b64 	%fd2058, {%r1129, %r1128};

BB36_289:
	mov.f64 	%fd2057, %fd2058;
	setp.eq.f64	%p348, %fd239, 0d0000000000000000;
	@%p348 bra 	BB36_292;
	bra.uni 	BB36_290;

BB36_292:
	selp.b32	%r1130, %r201, 0, %p346;
	or.b32  	%r1131, %r1130, 2146435072;
	setp.lt.s32	%p352, %r200, 0;
	selp.b32	%r1132, %r1131, %r1130, %p352;
	mov.u32 	%r1133, 0;
	mov.b64 	%fd2057, {%r1133, %r1132};
	bra.uni 	BB36_293;

BB36_283:
	mov.f64 	%fd2059, 0d0000000000000000;
	setp.ne.s32	%p342, %r519, 2;
	@%p342 bra 	BB36_302;

	mul.f64 	%fd268, %fd2279, %fd243;
	mov.f64 	%fd1197, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1198, %fd268, %fd1197;
	mov.f64 	%fd1199, 0d4338000000000000;
	add.rn.f64 	%fd1200, %fd1198, %fd1199;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r197, %temp}, %fd1200;
	}
	mov.f64 	%fd1201, 0dC338000000000000;
	add.rn.f64 	%fd1202, %fd1200, %fd1201;
	mov.f64 	%fd1203, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1204, %fd1202, %fd1203, %fd268;
	mov.f64 	%fd1205, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1206, %fd1202, %fd1205, %fd1204;
	mov.f64 	%fd1207, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1208, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1209, %fd1208, %fd1206, %fd1207;
	mov.f64 	%fd1210, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1211, %fd1209, %fd1206, %fd1210;
	mov.f64 	%fd1212, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1213, %fd1211, %fd1206, %fd1212;
	mov.f64 	%fd1214, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1215, %fd1213, %fd1206, %fd1214;
	mov.f64 	%fd1216, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1217, %fd1215, %fd1206, %fd1216;
	mov.f64 	%fd1218, 0d3F81111111122322;
	fma.rn.f64 	%fd1219, %fd1217, %fd1206, %fd1218;
	mov.f64 	%fd1220, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1221, %fd1219, %fd1206, %fd1220;
	mov.f64 	%fd1222, 0d3FC5555555555511;
	fma.rn.f64 	%fd1223, %fd1221, %fd1206, %fd1222;
	mov.f64 	%fd1224, 0d3FE000000000000B;
	fma.rn.f64 	%fd1225, %fd1223, %fd1206, %fd1224;
	mov.f64 	%fd1226, 0d3FF0000000000000;
	fma.rn.f64 	%fd1227, %fd1225, %fd1206, %fd1226;
	fma.rn.f64 	%fd1228, %fd1227, %fd1206, %fd1226;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r198, %temp}, %fd1228;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r199}, %fd1228;
	}
	shl.b32 	%r1113, %r197, 20;
	add.s32 	%r1114, %r199, %r1113;
	mov.b64 	%fd2059, {%r198, %r1114};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1115}, %fd268;
	}
	mov.b32 	 %f39, %r1115;
	abs.f32 	%f11, %f39;
	setp.lt.f32	%p343, %f11, 0f4086232B;
	@%p343 bra 	BB36_302;

	setp.lt.f64	%p344, %fd268, 0d0000000000000000;
	add.f64 	%fd1229, %fd268, 0d7FF0000000000000;
	selp.f64	%fd2059, 0d0000000000000000, %fd1229, %p344;
	setp.geu.f32	%p345, %f11, 0f40874800;
	@%p345 bra 	BB36_302;

	shr.u32 	%r1116, %r197, 31;
	add.s32 	%r1117, %r197, %r1116;
	shr.s32 	%r1118, %r1117, 1;
	shl.b32 	%r1119, %r1118, 20;
	add.s32 	%r1120, %r1119, %r199;
	mov.b64 	%fd1230, {%r198, %r1120};
	sub.s32 	%r1121, %r197, %r1118;
	shl.b32 	%r1122, %r1121, 20;
	add.s32 	%r1123, %r1122, 1072693248;
	mov.u32 	%r1124, 0;
	mov.b64 	%fd1231, {%r1124, %r1123};
	mul.f64 	%fd2059, %fd1230, %fd1231;
	bra.uni 	BB36_302;

BB36_290:
	setp.gt.s32	%p349, %r201, -1;
	@%p349 bra 	BB36_293;

	cvt.rzi.f64.f64	%fd1232, %fd272;
	setp.neu.f64	%p350, %fd1232, %fd272;
	selp.f64	%fd2057, 0dFFF8000000000000, %fd2057, %p350;

BB36_293:
	mov.f64 	%fd279, %fd2057;
	add.f64 	%fd280, %fd272, %fd239;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1134}, %fd280;
	}
	and.b32  	%r1135, %r1134, 2146435072;
	setp.ne.s32	%p353, %r1135, 2146435072;
	mov.f64 	%fd2056, %fd279;
	@%p353 bra 	BB36_300;

	setp.gtu.f64	%p354, %fd273, 0d7FF0000000000000;
	mov.f64 	%fd2056, %fd280;
	@%p354 bra 	BB36_300;

	abs.f64 	%fd281, %fd272;
	setp.gtu.f64	%p355, %fd281, 0d7FF0000000000000;
	mov.f64 	%fd2055, %fd280;
	mov.f64 	%fd2056, %fd2055;
	@%p355 bra 	BB36_300;

	setp.eq.f64	%p356, %fd281, 0d7FF0000000000000;
	@%p356 bra 	BB36_299;
	bra.uni 	BB36_297;

BB36_299:
	setp.eq.f64	%p358, %fd239, 0dBFF0000000000000;
	setp.gt.f64	%p359, %fd273, 0d3FF0000000000000;
	selp.b32	%r1142, 2146435072, 0, %p359;
	xor.b32  	%r1143, %r1142, 2146435072;
	setp.lt.s32	%p360, %r200, 0;
	selp.b32	%r1144, %r1143, %r1142, %p360;
	selp.b32	%r1145, 1072693248, %r1144, %p358;
	mov.u32 	%r1146, 0;
	mov.b64 	%fd2056, {%r1146, %r1145};
	bra.uni 	BB36_300;

BB36_297:
	setp.neu.f64	%p357, %fd273, 0d7FF0000000000000;
	mov.f64 	%fd2056, %fd279;
	@%p357 bra 	BB36_300;

	shr.s32 	%r1136, %r200, 31;
	and.b32  	%r1137, %r1136, -2146435072;
	add.s32 	%r1138, %r1137, 2146435072;
	or.b32  	%r1139, %r1138, -2147483648;
	selp.b32	%r1140, %r1139, %r1138, %p11;
	mov.u32 	%r1141, 0;
	mov.b64 	%fd2056, {%r1141, %r1140};

BB36_300:
	setp.eq.f64	%p361, %fd272, 0d0000000000000000;
	setp.eq.f64	%p362, %fd239, 0d3FF0000000000000;
	or.pred  	%p363, %p362, %p361;
	selp.f64	%fd2059, 0d3FF0000000000000, %fd2056, %p363;

BB36_302:
	rcp.rn.f64 	%fd288, %fd2059;
	mul.f64 	%fd289, %fd2051, %fd288;
	add.f64 	%fd2102, %fd2102, %fd289;
	@%p340 bra 	BB36_311;
	bra.uni 	BB36_303;

BB36_311:
	mul.f64 	%fd1240, %fd288, %fd289;
	mul.f64 	%fd1241, %fd243, %fd1240;
	sub.f64 	%fd2060, %fd2060, %fd1241;
	bra.uni 	BB36_312;

BB36_303:
	setp.eq.s32	%p365, %r519, 1;
	@%p365 bra 	BB36_310;
	bra.uni 	BB36_304;

BB36_310:
	mul.f64 	%fd1237, %fd243, %fd2051;
	mul.f64 	%fd1238, %fd1237, %fd288;
	div.rn.f64 	%fd1239, %fd1238, %fd239;
	sub.f64 	%fd2060, %fd2060, %fd1239;
	bra.uni 	BB36_312;

BB36_304:
	setp.eq.s32	%p366, %r519, 2;
	@%p366 bra 	BB36_309;
	bra.uni 	BB36_305;

BB36_309:
	mul.f64 	%fd1236, %fd243, %fd289;
	sub.f64 	%fd2060, %fd2060, %fd1236;
	bra.uni 	BB36_312;

BB36_305:
	setp.ne.s32	%p367, %r519, 3;
	@%p367 bra 	BB36_313;

	setp.gtu.f64	%p368, %fd243, %fd240;
	@%p368 bra 	BB36_308;
	bra.uni 	BB36_307;

BB36_308:
	mul.f64 	%fd1234, %fd243, %fd2051;
	mul.f64 	%fd1235, %fd1234, %fd288;
	div.rn.f64 	%fd292, %fd1235, %fd239;
	sub.f64 	%fd2060, %fd2060, %fd292;
	bra.uni 	BB36_312;

BB36_307:
	mul.f64 	%fd1233, %fd288, %fd289;
	mul.f64 	%fd291, %fd243, %fd1233;
	sub.f64 	%fd2060, %fd2060, %fd291;

BB36_312:

BB36_313:
	mov.f64 	%fd2101, %fd2102;
	add.s32 	%r2096, %r2096, 1;
	setp.lt.s32	%p369, %r2096, %r528;
	mov.f64 	%fd2100, %fd2101;
	@%p369 bra 	BB36_251;

BB36_314:
	setp.eq.f64	%p370, %fd2100, 0d0000000000000000;
	mov.f64 	%fd2099, %fd1030;
	@%p370 bra 	BB36_316;

	neg.f64 	%fd1243, %fd2060;
	div.rn.f64 	%fd2099, %fd1243, %fd2100;

BB36_316:
	mov.f64 	%fd2097, %fd2099;
	setp.ge.s32	%p371, %r2423, %r529;
	@%p371 bra 	BB36_802;

	ld.param.f64 	%fd1963, [_Z20getCashFlowsYieldGpu15cashFlowsStructdiidb14repoDateStructS0_idid_param_9];
	sub.f64 	%fd2112, %fd768, %fd238;
	rcp.rn.f64 	%fd305, %fd769;
	setp.gt.f64	%p372, %fd1963, 0d3C32725DE0000000;
	selp.f64	%fd306, %fd1963, 0d3C32725DE0000000, %p372;
	mov.f64 	%fd2067, %fd2066;
	mov.u32 	%r2424, %r2423;
	mov.f64 	%fd2283, %fd2279;

BB36_318:
	mov.u32 	%r2138, %r2139;
	mov.u32 	%r2128, %r2129;
	mov.u32 	%r2118, %r2119;
	mov.u32 	%r2108, %r2109;
	mov.f64 	%fd309, %fd2066;
	mov.f64 	%fd2066, %fd2067;
	add.s32 	%r2424, %r2424, 1;
	sub.f64 	%fd1244, %fd2283, %fd2062;
	mul.f64 	%fd1245, %fd2097, %fd1244;
	sub.f64 	%fd1246, %fd1245, %fd2112;
	sub.f64 	%fd1247, %fd2283, %fd2061;
	mul.f64 	%fd1248, %fd2097, %fd1247;
	sub.f64 	%fd1249, %fd1248, %fd2112;
	mul.f64 	%fd1250, %fd1246, %fd1249;
	setp.gt.f64	%p373, %fd1250, 0d0000000000000000;
	@%p373 bra 	BB36_321;

	add.f64 	%fd1251, %fd2112, %fd2112;
	abs.f64 	%fd1252, %fd1251;
	mul.f64 	%fd1253, %fd2097, %fd309;
	abs.f64 	%fd1254, %fd1253;
	setp.gt.f64	%p374, %fd1252, %fd1254;
	@%p374 bra 	BB36_321;
	bra.uni 	BB36_320;

BB36_321:
	sub.f64 	%fd1255, %fd2062, %fd2061;
	mul.f64 	%fd2068, %fd1255, 0d3FE0000000000000;
	add.f64 	%fd2284, %fd2061, %fd2068;
	bra.uni 	BB36_322;

BB36_320:
	div.rn.f64 	%fd2068, %fd2112, %fd2097;
	sub.f64 	%fd2284, %fd2283, %fd2068;

BB36_322:
	mov.f64 	%fd2283, %fd2284;
	mov.f64 	%fd2067, %fd2068;
	abs.f64 	%fd1256, %fd2067;
	setp.lt.f64	%p375, %fd1256, %fd306;
	mov.f64 	%fd2279, %fd2283;
	@%p375 bra 	BB36_802;

	mov.f64 	%fd1257, 0d0000000000000000;
	mov.f64 	%fd2109, %fd1257;
	@%p29 bra 	BB36_403;

	div.rn.f64 	%fd1260, %fd2283, %fd769;
	add.f64 	%fd320, %fd1260, 0d3FF0000000000000;
	mov.f64 	%fd2110, 0d0000000000000000;
	mov.f64 	%fd2113, 0d3FF0000000000000;
	mov.u16 	%rs44, 1;
	mov.u32 	%r2099, 0;
	mov.u32 	%r2106, %r2108;
	mov.u32 	%r2116, %r2118;
	mov.u32 	%r2126, %r2128;
	mov.u32 	%r2136, %r2138;

BB36_325:
	mov.u32 	%r2130, %r2136;
	mov.u32 	%r213, %r2130;
	mov.u32 	%r2120, %r2126;
	mov.u32 	%r212, %r2120;
	mov.u32 	%r2110, %r2116;
	mov.u32 	%r211, %r2110;
	mov.u32 	%r2100, %r2106;
	mov.u32 	%r210, %r2100;
	mov.f64 	%fd2094, %fd2110;
	mov.f64 	%fd2111, %fd2094;
	mul.wide.s32 	%rd68, %r2099, 56;
	add.s64 	%rd69, %rd48, %rd68;
	add.s64 	%rd20, %rd69, 12;
	ld.u32 	%r1156, [%rd69+12];
	setp.gt.s32	%p377, %r523, %r1156;
	mov.u32 	%r2107, %r210;
	mov.u32 	%r2117, %r211;
	mov.u32 	%r2127, %r212;
	mov.u32 	%r2137, %r213;
	@%p377 bra 	BB36_402;

	ld.v2.u32 	{%r1157, %r1158}, [%rd20+-4];
	mov.u32 	%r217, %r1158;
	mov.u32 	%r216, %r1157;
	ld.v2.u32 	{%r1159, %r1160}, [%rd20+-12];
	mov.u32 	%r215, %r1160;
	mov.u32 	%r214, %r1159;
	ld.f64 	%fd2122, [%rd20+36];
	setp.neu.f64	%p378, %fd2122, 0dBFF0000000000000;
	@%p378 bra 	BB36_352;

	setp.eq.s32	%p379, %r517, 0;
	ld.v2.u32 	{%r1161, %r1162}, [%rd20+12];
	ld.v2.u32 	{%r1163, %r1164}, [%rd20+4];
	ld.v2.u32 	{%r1165, %r1166}, [%rd20+28];
	ld.v2.u32 	{%r1167, %r1168}, [%rd20+20];
	@%p379 bra 	BB36_329;
	bra.uni 	BB36_328;

BB36_329:
	setp.lt.s32	%p380, %r1164, 30;
	setp.eq.s32	%p381, %r1168, 31;
	and.pred  	%p382, %p381, %p380;
	selp.b32	%r1169, 1, %r1168, %p382;
	selp.u32	%r1170, 1, 0, %p382;
	sub.s32 	%r1171, %r1165, %r1161;
	sub.s32 	%r1172, %r1167, %r1163;
	add.s32 	%r1173, %r1172, %r1170;
	mul.lo.s32 	%r1174, %r1173, 30;
	sub.s32 	%r1176, %r868, %r1164;
	mov.u32 	%r1177, 0;
	max.s32 	%r1178, %r1177, %r1176;
	min.s32 	%r1179, %r868, %r1169;
	mad.lo.s32 	%r1180, %r1171, 360, %r1174;
	add.s32 	%r1181, %r1180, %r1178;
	add.s32 	%r1182, %r1181, %r1179;
	add.s32 	%r2140, %r1182, -30;
	bra.uni 	BB36_330;

BB36_328:
	sub.s32 	%r2140, %r1166, %r1162;

BB36_330:
	cvt.rn.f64.s32	%fd1261, %r2140;
	div.rn.f64 	%fd324, %fd1261, 0d4076800000000000;
	setp.eq.s32	%p383, %r1, 0;
	@%p383 bra 	BB36_350;
	bra.uni 	BB36_331;

BB36_350:
	fma.rn.f64 	%fd2121, %fd1, %fd324, 0d3FF0000000000000;
	bra.uni 	BB36_351;

BB36_331:
	setp.eq.s32	%p384, %r1, 1;
	@%p384 bra 	BB36_336;
	bra.uni 	BB36_332;

BB36_336:
	mul.f64 	%fd329, %fd2, %fd324;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r232}, %fd329;
	}
	bfe.u32 	%r1195, %r232, 20, 11;
	add.s32 	%r1196, %r1195, -1012;
	mov.b64 	 %rd70, %fd329;
	shl.b64 	%rd21, %rd70, %r1196;
	setp.eq.s64	%p389, %rd21, -9223372036854775808;
	abs.f64 	%fd330, %fd155;
	// Callseq Start 94
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd330;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd329;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2120, [retval0+0];
	
	//{
	}// Callseq End 94
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r233}, %fd155;
	}
	setp.lt.s32	%p390, %r233, 0;
	and.pred  	%p12, %p390, %p389;
	@!%p12 bra 	BB36_338;
	bra.uni 	BB36_337;

BB36_337:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1197}, %fd2120;
	}
	xor.b32  	%r1198, %r1197, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1199, %temp}, %fd2120;
	}
	mov.b64 	%fd2120, {%r1199, %r1198};

BB36_338:
	mov.f64 	%fd2119, %fd2120;
	setp.eq.f64	%p391, %fd155, 0d0000000000000000;
	@%p391 bra 	BB36_341;
	bra.uni 	BB36_339;

BB36_341:
	selp.b32	%r1200, %r233, 0, %p389;
	or.b32  	%r1201, %r1200, 2146435072;
	setp.lt.s32	%p395, %r232, 0;
	selp.b32	%r1202, %r1201, %r1200, %p395;
	mov.u32 	%r1203, 0;
	mov.b64 	%fd2119, {%r1203, %r1202};
	bra.uni 	BB36_342;

BB36_332:
	mov.f64 	%fd2121, 0d0000000000000000;
	setp.ne.s32	%p385, %r1, 2;
	@%p385 bra 	BB36_351;

	mul.f64 	%fd325, %fd1, %fd324;
	mov.f64 	%fd1263, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1264, %fd325, %fd1263;
	mov.f64 	%fd1265, 0d4338000000000000;
	add.rn.f64 	%fd1266, %fd1264, %fd1265;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r229, %temp}, %fd1266;
	}
	mov.f64 	%fd1267, 0dC338000000000000;
	add.rn.f64 	%fd1268, %fd1266, %fd1267;
	mov.f64 	%fd1269, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1270, %fd1268, %fd1269, %fd325;
	mov.f64 	%fd1271, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1272, %fd1268, %fd1271, %fd1270;
	mov.f64 	%fd1273, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1274, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1275, %fd1274, %fd1272, %fd1273;
	mov.f64 	%fd1276, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1277, %fd1275, %fd1272, %fd1276;
	mov.f64 	%fd1278, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1279, %fd1277, %fd1272, %fd1278;
	mov.f64 	%fd1280, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1281, %fd1279, %fd1272, %fd1280;
	mov.f64 	%fd1282, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1283, %fd1281, %fd1272, %fd1282;
	mov.f64 	%fd1284, 0d3F81111111122322;
	fma.rn.f64 	%fd1285, %fd1283, %fd1272, %fd1284;
	mov.f64 	%fd1286, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1287, %fd1285, %fd1272, %fd1286;
	mov.f64 	%fd1288, 0d3FC5555555555511;
	fma.rn.f64 	%fd1289, %fd1287, %fd1272, %fd1288;
	mov.f64 	%fd1290, 0d3FE000000000000B;
	fma.rn.f64 	%fd1291, %fd1289, %fd1272, %fd1290;
	mov.f64 	%fd1292, 0d3FF0000000000000;
	fma.rn.f64 	%fd1293, %fd1291, %fd1272, %fd1292;
	fma.rn.f64 	%fd1294, %fd1293, %fd1272, %fd1292;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r230, %temp}, %fd1294;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r231}, %fd1294;
	}
	shl.b32 	%r1183, %r229, 20;
	add.s32 	%r1184, %r231, %r1183;
	mov.b64 	%fd2121, {%r230, %r1184};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1185}, %fd325;
	}
	mov.b32 	 %f40, %r1185;
	abs.f32 	%f12, %f40;
	setp.lt.f32	%p386, %f12, 0f4086232B;
	@%p386 bra 	BB36_351;

	setp.lt.f64	%p387, %fd325, 0d0000000000000000;
	add.f64 	%fd1295, %fd325, 0d7FF0000000000000;
	selp.f64	%fd2121, 0d0000000000000000, %fd1295, %p387;
	setp.geu.f32	%p388, %f12, 0f40874800;
	@%p388 bra 	BB36_351;

	shr.u32 	%r1186, %r229, 31;
	add.s32 	%r1187, %r229, %r1186;
	shr.s32 	%r1188, %r1187, 1;
	shl.b32 	%r1189, %r1188, 20;
	add.s32 	%r1190, %r1189, %r231;
	mov.b64 	%fd1296, {%r230, %r1190};
	sub.s32 	%r1191, %r229, %r1188;
	shl.b32 	%r1192, %r1191, 20;
	add.s32 	%r1193, %r1192, 1072693248;
	mov.u32 	%r1194, 0;
	mov.b64 	%fd1297, {%r1194, %r1193};
	mul.f64 	%fd2121, %fd1296, %fd1297;
	bra.uni 	BB36_351;

BB36_339:
	setp.gt.s32	%p392, %r233, -1;
	@%p392 bra 	BB36_342;

	cvt.rzi.f64.f64	%fd1298, %fd329;
	setp.neu.f64	%p393, %fd1298, %fd329;
	selp.f64	%fd2119, 0dFFF8000000000000, %fd2119, %p393;

BB36_342:
	mov.f64 	%fd336, %fd2119;
	add.f64 	%fd337, %fd329, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1204}, %fd337;
	}
	and.b32  	%r1205, %r1204, 2146435072;
	setp.ne.s32	%p396, %r1205, 2146435072;
	mov.f64 	%fd2118, %fd336;
	@%p396 bra 	BB36_349;

	setp.gtu.f64	%p397, %fd330, 0d7FF0000000000000;
	mov.f64 	%fd2118, %fd337;
	@%p397 bra 	BB36_349;

	abs.f64 	%fd338, %fd329;
	setp.gtu.f64	%p398, %fd338, 0d7FF0000000000000;
	mov.f64 	%fd2117, %fd337;
	mov.f64 	%fd2118, %fd2117;
	@%p398 bra 	BB36_349;

	setp.eq.f64	%p399, %fd338, 0d7FF0000000000000;
	@%p399 bra 	BB36_348;
	bra.uni 	BB36_346;

BB36_348:
	setp.eq.f64	%p401, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p402, %fd330, 0d3FF0000000000000;
	selp.b32	%r1212, 2146435072, 0, %p402;
	xor.b32  	%r1213, %r1212, 2146435072;
	setp.lt.s32	%p403, %r232, 0;
	selp.b32	%r1214, %r1213, %r1212, %p403;
	selp.b32	%r1215, 1072693248, %r1214, %p401;
	mov.u32 	%r1216, 0;
	mov.b64 	%fd2118, {%r1216, %r1215};
	bra.uni 	BB36_349;

BB36_346:
	setp.neu.f64	%p400, %fd330, 0d7FF0000000000000;
	mov.f64 	%fd2118, %fd336;
	@%p400 bra 	BB36_349;

	shr.s32 	%r1206, %r232, 31;
	and.b32  	%r1207, %r1206, -2146435072;
	add.s32 	%r1208, %r1207, 2146435072;
	or.b32  	%r1209, %r1208, -2147483648;
	selp.b32	%r1210, %r1209, %r1208, %p12;
	mov.u32 	%r1211, 0;
	mov.b64 	%fd2118, {%r1211, %r1210};

BB36_349:
	setp.eq.f64	%p404, %fd329, 0d0000000000000000;
	setp.eq.f64	%p405, %fd155, 0d3FF0000000000000;
	or.pred  	%p406, %p405, %p404;
	selp.f64	%fd2121, 0d3FF0000000000000, %fd2118, %p406;

BB36_351:
	add.f64 	%fd1299, %fd2121, 0dBFF0000000000000;
	mul.f64 	%fd2122, %fd1299, 0d4059000000000000;

BB36_352:
	and.b16  	%rs27, %rs44, 255;
	setp.eq.s16	%p407, %rs27, 0;
	@%p407 bra 	BB36_377;
	bra.uni 	BB36_353;

BB36_377:
	setp.eq.s32	%p436, %r518, 0;
	@%p436 bra 	BB36_379;
	bra.uni 	BB36_378;

BB36_379:
	setp.lt.s32	%p437, %r211, 30;
	setp.eq.s32	%p438, %r1160, 31;
	and.pred  	%p439, %p438, %p437;
	selp.b32	%r1264, 1, %r1160, %p439;
	selp.u32	%r1265, 1, 0, %p439;
	sub.s32 	%r1266, %r1157, %r212;
	sub.s32 	%r1267, %r1159, %r210;
	add.s32 	%r1268, %r1267, %r1265;
	mul.lo.s32 	%r1269, %r1268, 30;
	sub.s32 	%r1271, %r868, %r211;
	mov.u32 	%r1272, 0;
	max.s32 	%r1273, %r1272, %r1271;
	min.s32 	%r1274, %r868, %r1264;
	mad.lo.s32 	%r1275, %r1266, 360, %r1269;
	add.s32 	%r1276, %r1275, %r1273;
	add.s32 	%r1277, %r1276, %r1274;
	add.s32 	%r2142, %r1277, -30;
	bra.uni 	BB36_380;

BB36_353:
	setp.eq.s32	%p408, %r518, 0;
	@%p408 bra 	BB36_355;
	bra.uni 	BB36_354;

BB36_355:
	setp.lt.s32	%p409, %r525, 30;
	setp.eq.s32	%p410, %r1160, 31;
	and.pred  	%p411, %p410, %p409;
	selp.b32	%r1217, 1, %r1160, %p411;
	selp.u32	%r1218, 1, 0, %p411;
	sub.s32 	%r1219, %r1157, %r526;
	sub.s32 	%r1220, %r1159, %r524;
	add.s32 	%r1221, %r1220, %r1218;
	mul.lo.s32 	%r1222, %r1221, 30;
	min.s32 	%r1224, %r868, %r1217;
	mad.lo.s32 	%r1225, %r1219, 360, %r1222;
	mov.u32 	%r1226, 0;
	max.s32 	%r1227, %r1226, %r106;
	add.s32 	%r1228, %r1225, %r1227;
	add.s32 	%r1229, %r1228, %r1224;
	add.s32 	%r2141, %r1229, -30;
	bra.uni 	BB36_356;

BB36_378:
	sub.s32 	%r2142, %r1158, %r213;

BB36_380:
	cvt.rn.f64.s32	%fd1338, %r2142;
	div.rn.f64 	%fd367, %fd1338, 0d4076800000000000;
	setp.eq.s32	%p440, %r519, 0;
	@%p440 bra 	BB36_400;
	bra.uni 	BB36_381;

BB36_400:
	fma.rn.f64 	%fd2137, %fd2283, %fd367, 0d3FF0000000000000;
	bra.uni 	BB36_401;

BB36_354:
	sub.s32 	%r2141, %r1158, %r527;

BB36_356:
	cvt.rn.f64.s32	%fd1300, %r2141;
	div.rn.f64 	%fd347, %fd1300, 0d4076800000000000;
	setp.eq.s32	%p412, %r519, 0;
	@%p412 bra 	BB36_376;
	bra.uni 	BB36_357;

BB36_376:
	fma.rn.f64 	%fd2137, %fd2283, %fd347, 0d3FF0000000000000;
	bra.uni 	BB36_401;

BB36_381:
	setp.eq.s32	%p441, %r519, 1;
	@%p441 bra 	BB36_386;
	bra.uni 	BB36_382;

BB36_386:
	mul.f64 	%fd372, %fd367, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r249}, %fd372;
	}
	bfe.u32 	%r1290, %r249, 20, 11;
	add.s32 	%r1291, %r1290, -1012;
	mov.b64 	 %rd72, %fd372;
	shl.b64 	%rd23, %rd72, %r1291;
	setp.eq.s64	%p446, %rd23, -9223372036854775808;
	abs.f64 	%fd373, %fd320;
	// Callseq Start 96
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd373;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd372;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2136, [retval0+0];
	
	//{
	}// Callseq End 96
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r250}, %fd320;
	}
	setp.lt.s32	%p447, %r250, 0;
	and.pred  	%p14, %p447, %p446;
	@!%p14 bra 	BB36_388;
	bra.uni 	BB36_387;

BB36_387:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1292}, %fd2136;
	}
	xor.b32  	%r1293, %r1292, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1294, %temp}, %fd2136;
	}
	mov.b64 	%fd2136, {%r1294, %r1293};

BB36_388:
	mov.f64 	%fd2135, %fd2136;
	setp.eq.f64	%p448, %fd320, 0d0000000000000000;
	@%p448 bra 	BB36_391;
	bra.uni 	BB36_389;

BB36_391:
	selp.b32	%r1295, %r250, 0, %p446;
	or.b32  	%r1296, %r1295, 2146435072;
	setp.lt.s32	%p452, %r249, 0;
	selp.b32	%r1297, %r1296, %r1295, %p452;
	mov.u32 	%r1298, 0;
	mov.b64 	%fd2135, {%r1298, %r1297};
	bra.uni 	BB36_392;

BB36_357:
	setp.eq.s32	%p413, %r519, 1;
	@%p413 bra 	BB36_362;
	bra.uni 	BB36_358;

BB36_362:
	mul.f64 	%fd352, %fd347, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r241}, %fd352;
	}
	bfe.u32 	%r1242, %r241, 20, 11;
	add.s32 	%r1243, %r1242, -1012;
	mov.b64 	 %rd71, %fd352;
	shl.b64 	%rd22, %rd71, %r1243;
	setp.eq.s64	%p418, %rd22, -9223372036854775808;
	abs.f64 	%fd353, %fd320;
	// Callseq Start 95
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd353;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd352;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2129, [retval0+0];
	
	//{
	}// Callseq End 95
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r242}, %fd320;
	}
	setp.lt.s32	%p419, %r242, 0;
	and.pred  	%p13, %p419, %p418;
	@!%p13 bra 	BB36_364;
	bra.uni 	BB36_363;

BB36_363:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1244}, %fd2129;
	}
	xor.b32  	%r1245, %r1244, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1246, %temp}, %fd2129;
	}
	mov.b64 	%fd2129, {%r1246, %r1245};

BB36_364:
	mov.f64 	%fd2128, %fd2129;
	setp.eq.f64	%p420, %fd320, 0d0000000000000000;
	@%p420 bra 	BB36_367;
	bra.uni 	BB36_365;

BB36_367:
	selp.b32	%r1247, %r242, 0, %p418;
	or.b32  	%r1248, %r1247, 2146435072;
	setp.lt.s32	%p424, %r241, 0;
	selp.b32	%r1249, %r1248, %r1247, %p424;
	mov.u32 	%r1250, 0;
	mov.b64 	%fd2128, {%r1250, %r1249};
	bra.uni 	BB36_368;

BB36_382:
	mov.f64 	%fd2137, 0d0000000000000000;
	setp.ne.s32	%p442, %r519, 2;
	@%p442 bra 	BB36_401;

	mul.f64 	%fd368, %fd2283, %fd367;
	mov.f64 	%fd1340, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1341, %fd368, %fd1340;
	mov.f64 	%fd1342, 0d4338000000000000;
	add.rn.f64 	%fd1343, %fd1341, %fd1342;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r246, %temp}, %fd1343;
	}
	mov.f64 	%fd1344, 0dC338000000000000;
	add.rn.f64 	%fd1345, %fd1343, %fd1344;
	mov.f64 	%fd1346, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1347, %fd1345, %fd1346, %fd368;
	mov.f64 	%fd1348, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1349, %fd1345, %fd1348, %fd1347;
	mov.f64 	%fd1350, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1351, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1352, %fd1351, %fd1349, %fd1350;
	mov.f64 	%fd1353, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1354, %fd1352, %fd1349, %fd1353;
	mov.f64 	%fd1355, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1356, %fd1354, %fd1349, %fd1355;
	mov.f64 	%fd1357, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1358, %fd1356, %fd1349, %fd1357;
	mov.f64 	%fd1359, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1360, %fd1358, %fd1349, %fd1359;
	mov.f64 	%fd1361, 0d3F81111111122322;
	fma.rn.f64 	%fd1362, %fd1360, %fd1349, %fd1361;
	mov.f64 	%fd1363, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1364, %fd1362, %fd1349, %fd1363;
	mov.f64 	%fd1365, 0d3FC5555555555511;
	fma.rn.f64 	%fd1366, %fd1364, %fd1349, %fd1365;
	mov.f64 	%fd1367, 0d3FE000000000000B;
	fma.rn.f64 	%fd1368, %fd1366, %fd1349, %fd1367;
	mov.f64 	%fd1369, 0d3FF0000000000000;
	fma.rn.f64 	%fd1370, %fd1368, %fd1349, %fd1369;
	fma.rn.f64 	%fd1371, %fd1370, %fd1349, %fd1369;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r247, %temp}, %fd1371;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r248}, %fd1371;
	}
	shl.b32 	%r1278, %r246, 20;
	add.s32 	%r1279, %r248, %r1278;
	mov.b64 	%fd2137, {%r247, %r1279};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1280}, %fd368;
	}
	mov.b32 	 %f42, %r1280;
	abs.f32 	%f14, %f42;
	setp.lt.f32	%p443, %f14, 0f4086232B;
	@%p443 bra 	BB36_401;

	setp.lt.f64	%p444, %fd368, 0d0000000000000000;
	add.f64 	%fd1372, %fd368, 0d7FF0000000000000;
	selp.f64	%fd2137, 0d0000000000000000, %fd1372, %p444;
	setp.geu.f32	%p445, %f14, 0f40874800;
	@%p445 bra 	BB36_401;

	shr.u32 	%r1281, %r246, 31;
	add.s32 	%r1282, %r246, %r1281;
	shr.s32 	%r1283, %r1282, 1;
	shl.b32 	%r1284, %r1283, 20;
	add.s32 	%r1285, %r1284, %r248;
	mov.b64 	%fd1373, {%r247, %r1285};
	sub.s32 	%r1286, %r246, %r1283;
	shl.b32 	%r1287, %r1286, 20;
	add.s32 	%r1288, %r1287, 1072693248;
	mov.u32 	%r1289, 0;
	mov.b64 	%fd1374, {%r1289, %r1288};
	mul.f64 	%fd2137, %fd1373, %fd1374;
	bra.uni 	BB36_401;

BB36_358:
	mov.f64 	%fd2137, 0d0000000000000000;
	setp.ne.s32	%p414, %r519, 2;
	@%p414 bra 	BB36_401;

	mul.f64 	%fd348, %fd2283, %fd347;
	mov.f64 	%fd1302, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1303, %fd348, %fd1302;
	mov.f64 	%fd1304, 0d4338000000000000;
	add.rn.f64 	%fd1305, %fd1303, %fd1304;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r238, %temp}, %fd1305;
	}
	mov.f64 	%fd1306, 0dC338000000000000;
	add.rn.f64 	%fd1307, %fd1305, %fd1306;
	mov.f64 	%fd1308, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1309, %fd1307, %fd1308, %fd348;
	mov.f64 	%fd1310, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1311, %fd1307, %fd1310, %fd1309;
	mov.f64 	%fd1312, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1313, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1314, %fd1313, %fd1311, %fd1312;
	mov.f64 	%fd1315, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1316, %fd1314, %fd1311, %fd1315;
	mov.f64 	%fd1317, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1318, %fd1316, %fd1311, %fd1317;
	mov.f64 	%fd1319, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1320, %fd1318, %fd1311, %fd1319;
	mov.f64 	%fd1321, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1322, %fd1320, %fd1311, %fd1321;
	mov.f64 	%fd1323, 0d3F81111111122322;
	fma.rn.f64 	%fd1324, %fd1322, %fd1311, %fd1323;
	mov.f64 	%fd1325, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1326, %fd1324, %fd1311, %fd1325;
	mov.f64 	%fd1327, 0d3FC5555555555511;
	fma.rn.f64 	%fd1328, %fd1326, %fd1311, %fd1327;
	mov.f64 	%fd1329, 0d3FE000000000000B;
	fma.rn.f64 	%fd1330, %fd1328, %fd1311, %fd1329;
	mov.f64 	%fd1331, 0d3FF0000000000000;
	fma.rn.f64 	%fd1332, %fd1330, %fd1311, %fd1331;
	fma.rn.f64 	%fd1333, %fd1332, %fd1311, %fd1331;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r239, %temp}, %fd1333;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd1333;
	}
	shl.b32 	%r1230, %r238, 20;
	add.s32 	%r1231, %r240, %r1230;
	mov.b64 	%fd2137, {%r239, %r1231};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1232}, %fd348;
	}
	mov.b32 	 %f41, %r1232;
	abs.f32 	%f13, %f41;
	setp.lt.f32	%p415, %f13, 0f4086232B;
	@%p415 bra 	BB36_401;

	setp.lt.f64	%p416, %fd348, 0d0000000000000000;
	add.f64 	%fd1334, %fd348, 0d7FF0000000000000;
	selp.f64	%fd2137, 0d0000000000000000, %fd1334, %p416;
	setp.geu.f32	%p417, %f13, 0f40874800;
	@%p417 bra 	BB36_401;

	shr.u32 	%r1233, %r238, 31;
	add.s32 	%r1234, %r238, %r1233;
	shr.s32 	%r1235, %r1234, 1;
	shl.b32 	%r1236, %r1235, 20;
	add.s32 	%r1237, %r1236, %r240;
	mov.b64 	%fd1335, {%r239, %r1237};
	sub.s32 	%r1238, %r238, %r1235;
	shl.b32 	%r1239, %r1238, 20;
	add.s32 	%r1240, %r1239, 1072693248;
	mov.u32 	%r1241, 0;
	mov.b64 	%fd1336, {%r1241, %r1240};
	mul.f64 	%fd2137, %fd1335, %fd1336;
	bra.uni 	BB36_401;

BB36_389:
	setp.gt.s32	%p449, %r250, -1;
	@%p449 bra 	BB36_392;

	cvt.rzi.f64.f64	%fd1375, %fd372;
	setp.neu.f64	%p450, %fd1375, %fd372;
	selp.f64	%fd2135, 0dFFF8000000000000, %fd2135, %p450;

BB36_392:
	mov.f64 	%fd379, %fd2135;
	add.f64 	%fd380, %fd372, %fd320;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1299}, %fd380;
	}
	and.b32  	%r1300, %r1299, 2146435072;
	setp.ne.s32	%p453, %r1300, 2146435072;
	mov.f64 	%fd2134, %fd379;
	@%p453 bra 	BB36_399;

	setp.gtu.f64	%p454, %fd373, 0d7FF0000000000000;
	mov.f64 	%fd2134, %fd380;
	@%p454 bra 	BB36_399;

	abs.f64 	%fd381, %fd372;
	setp.gtu.f64	%p455, %fd381, 0d7FF0000000000000;
	mov.f64 	%fd2133, %fd380;
	mov.f64 	%fd2134, %fd2133;
	@%p455 bra 	BB36_399;

	setp.eq.f64	%p456, %fd381, 0d7FF0000000000000;
	@%p456 bra 	BB36_398;
	bra.uni 	BB36_396;

BB36_398:
	setp.eq.f64	%p458, %fd320, 0dBFF0000000000000;
	setp.gt.f64	%p459, %fd373, 0d3FF0000000000000;
	selp.b32	%r1307, 2146435072, 0, %p459;
	xor.b32  	%r1308, %r1307, 2146435072;
	setp.lt.s32	%p460, %r249, 0;
	selp.b32	%r1309, %r1308, %r1307, %p460;
	selp.b32	%r1310, 1072693248, %r1309, %p458;
	mov.u32 	%r1311, 0;
	mov.b64 	%fd2134, {%r1311, %r1310};
	bra.uni 	BB36_399;

BB36_365:
	setp.gt.s32	%p421, %r242, -1;
	@%p421 bra 	BB36_368;

	cvt.rzi.f64.f64	%fd1337, %fd352;
	setp.neu.f64	%p422, %fd1337, %fd352;
	selp.f64	%fd2128, 0dFFF8000000000000, %fd2128, %p422;

BB36_368:
	mov.f64 	%fd359, %fd2128;
	add.f64 	%fd360, %fd352, %fd320;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1251}, %fd360;
	}
	and.b32  	%r1252, %r1251, 2146435072;
	setp.ne.s32	%p425, %r1252, 2146435072;
	mov.f64 	%fd2127, %fd359;
	@%p425 bra 	BB36_375;

	setp.gtu.f64	%p426, %fd353, 0d7FF0000000000000;
	mov.f64 	%fd2127, %fd360;
	@%p426 bra 	BB36_375;

	abs.f64 	%fd361, %fd352;
	setp.gtu.f64	%p427, %fd361, 0d7FF0000000000000;
	mov.f64 	%fd2126, %fd360;
	mov.f64 	%fd2127, %fd2126;
	@%p427 bra 	BB36_375;

	setp.eq.f64	%p428, %fd361, 0d7FF0000000000000;
	@%p428 bra 	BB36_374;
	bra.uni 	BB36_372;

BB36_374:
	setp.eq.f64	%p430, %fd320, 0dBFF0000000000000;
	setp.gt.f64	%p431, %fd353, 0d3FF0000000000000;
	selp.b32	%r1259, 2146435072, 0, %p431;
	xor.b32  	%r1260, %r1259, 2146435072;
	setp.lt.s32	%p432, %r241, 0;
	selp.b32	%r1261, %r1260, %r1259, %p432;
	selp.b32	%r1262, 1072693248, %r1261, %p430;
	mov.u32 	%r1263, 0;
	mov.b64 	%fd2127, {%r1263, %r1262};
	bra.uni 	BB36_375;

BB36_396:
	setp.neu.f64	%p457, %fd373, 0d7FF0000000000000;
	mov.f64 	%fd2134, %fd379;
	@%p457 bra 	BB36_399;

	shr.s32 	%r1301, %r249, 31;
	and.b32  	%r1302, %r1301, -2146435072;
	add.s32 	%r1303, %r1302, 2146435072;
	or.b32  	%r1304, %r1303, -2147483648;
	selp.b32	%r1305, %r1304, %r1303, %p14;
	mov.u32 	%r1306, 0;
	mov.b64 	%fd2134, {%r1306, %r1305};

BB36_399:
	setp.eq.f64	%p461, %fd372, 0d0000000000000000;
	setp.eq.f64	%p462, %fd320, 0d3FF0000000000000;
	or.pred  	%p463, %p462, %p461;
	selp.f64	%fd2137, 0d3FF0000000000000, %fd2134, %p463;
	bra.uni 	BB36_401;

BB36_372:
	setp.neu.f64	%p429, %fd353, 0d7FF0000000000000;
	mov.f64 	%fd2127, %fd359;
	@%p429 bra 	BB36_375;

	shr.s32 	%r1253, %r241, 31;
	and.b32  	%r1254, %r1253, -2146435072;
	add.s32 	%r1255, %r1254, 2146435072;
	or.b32  	%r1256, %r1255, -2147483648;
	selp.b32	%r1257, %r1256, %r1255, %p13;
	mov.u32 	%r1258, 0;
	mov.b64 	%fd2127, {%r1258, %r1257};

BB36_375:
	setp.eq.f64	%p433, %fd352, 0d0000000000000000;
	setp.eq.f64	%p434, %fd320, 0d3FF0000000000000;
	or.pred  	%p435, %p434, %p433;
	selp.f64	%fd2137, 0d3FF0000000000000, %fd2127, %p435;

BB36_401:
	rcp.rn.f64 	%fd1376, %fd2137;
	mul.f64 	%fd2113, %fd2113, %fd1376;
	fma.rn.f64 	%fd2111, %fd2122, %fd2113, %fd2111;
	mov.u16 	%rs44, 0;
	mov.u32 	%r2107, %r214;
	mov.u32 	%r2117, %r215;
	mov.u32 	%r2127, %r216;
	mov.u32 	%r2137, %r217;

BB36_402:
	mov.u32 	%r2136, %r2137;
	mov.u32 	%r2126, %r2127;
	mov.u32 	%r2116, %r2117;
	mov.u32 	%r2106, %r2107;
	mov.f64 	%fd2110, %fd2111;
	add.s32 	%r2099, %r2099, 1;
	setp.lt.s32	%p464, %r2099, %r528;
	mov.f64 	%fd2096, %fd2110;
	mov.f64 	%fd2109, %fd2096;
	mov.u32 	%r2108, %r2106;
	mov.u32 	%r2118, %r2116;
	mov.u32 	%r2128, %r2126;
	mov.u32 	%r2138, %r2136;
	@%p464 bra 	BB36_325;

BB36_403:
	mov.u32 	%r2139, %r2138;
	mov.u32 	%r2129, %r2128;
	mov.u32 	%r2119, %r2118;
	mov.u32 	%r2109, %r2108;
	mov.f64 	%fd392, %fd2109;
	sub.f64 	%fd2112, %fd768, %fd392;
	mov.f64 	%fd2155, %fd1257;
	mov.f64 	%fd2106, %fd1257;
	@%p29 bra 	BB36_468;

	div.rn.f64 	%fd1381, %fd2283, %fd769;
	add.f64 	%fd394, %fd1381, 0d3FF0000000000000;
	mov.f64 	%fd2107, 0d0000000000000000;
	mov.f64 	%fd2155, %fd2107;
	mov.u32 	%r2143, 0;

BB36_405:
	mov.f64 	%fd2091, %fd2107;
	mov.f64 	%fd2108, %fd2091;
	mul.wide.s32 	%rd73, %r2143, 56;
	add.s64 	%rd74, %rd48, %rd73;
	add.s64 	%rd25, %rd74, 12;
	ld.u32 	%r1313, [%rd74+12];
	setp.gt.s32	%p466, %r523, %r1313;
	@%p466 bra 	BB36_467;

	setp.eq.s32	%p467, %r518, 0;
	ld.v2.u32 	{%r1314, %r1315}, [%rd25+-4];
	ld.v2.u32 	{%r1316, %r1317}, [%rd25+-12];
	@%p467 bra 	BB36_408;
	bra.uni 	BB36_407;

BB36_408:
	setp.lt.s32	%p468, %r525, 30;
	setp.eq.s32	%p469, %r1317, 31;
	and.pred  	%p470, %p469, %p468;
	selp.b32	%r1318, 1, %r1317, %p470;
	selp.u32	%r1319, 1, 0, %p470;
	sub.s32 	%r1320, %r1314, %r526;
	sub.s32 	%r1321, %r1316, %r524;
	add.s32 	%r1322, %r1321, %r1319;
	mul.lo.s32 	%r1323, %r1322, 30;
	min.s32 	%r1325, %r868, %r1318;
	mad.lo.s32 	%r1326, %r1320, 360, %r1323;
	mov.u32 	%r1327, 0;
	max.s32 	%r1328, %r1327, %r106;
	add.s32 	%r1329, %r1326, %r1328;
	add.s32 	%r1330, %r1329, %r1325;
	add.s32 	%r2144, %r1330, -30;
	bra.uni 	BB36_409;

BB36_407:
	sub.s32 	%r2144, %r1315, %r527;

BB36_409:
	cvt.rn.f64.s32	%fd1382, %r2144;
	div.rn.f64 	%fd397, %fd1382, 0d4076800000000000;
	ld.f64 	%fd2146, [%rd25+36];
	setp.neu.f64	%p471, %fd2146, 0dBFF0000000000000;
	@%p471 bra 	BB36_435;

	setp.eq.s32	%p472, %r517, 0;
	ld.v2.u32 	{%r1331, %r1332}, [%rd25+12];
	ld.v2.u32 	{%r1333, %r1334}, [%rd25+4];
	ld.v2.u32 	{%r1335, %r1336}, [%rd25+28];
	ld.v2.u32 	{%r1337, %r1338}, [%rd25+20];
	@%p472 bra 	BB36_412;
	bra.uni 	BB36_411;

BB36_412:
	setp.lt.s32	%p473, %r1334, 30;
	setp.eq.s32	%p474, %r1338, 31;
	and.pred  	%p475, %p474, %p473;
	selp.b32	%r1339, 1, %r1338, %p475;
	selp.u32	%r1340, 1, 0, %p475;
	sub.s32 	%r1341, %r1335, %r1331;
	sub.s32 	%r1342, %r1337, %r1333;
	add.s32 	%r1343, %r1342, %r1340;
	mul.lo.s32 	%r1344, %r1343, 30;
	sub.s32 	%r1346, %r868, %r1334;
	mov.u32 	%r1347, 0;
	max.s32 	%r1348, %r1347, %r1346;
	min.s32 	%r1349, %r868, %r1339;
	mad.lo.s32 	%r1350, %r1341, 360, %r1344;
	add.s32 	%r1351, %r1350, %r1348;
	add.s32 	%r1352, %r1351, %r1349;
	add.s32 	%r2145, %r1352, -30;
	bra.uni 	BB36_413;

BB36_411:
	sub.s32 	%r2145, %r1336, %r1332;

BB36_413:
	cvt.rn.f64.s32	%fd1383, %r2145;
	div.rn.f64 	%fd399, %fd1383, 0d4076800000000000;
	setp.eq.s32	%p476, %r1, 0;
	@%p476 bra 	BB36_433;
	bra.uni 	BB36_414;

BB36_433:
	fma.rn.f64 	%fd2145, %fd1, %fd399, 0d3FF0000000000000;
	bra.uni 	BB36_434;

BB36_414:
	setp.eq.s32	%p477, %r1, 1;
	@%p477 bra 	BB36_419;
	bra.uni 	BB36_415;

BB36_419:
	mul.f64 	%fd404, %fd2, %fd399;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r282}, %fd404;
	}
	bfe.u32 	%r1365, %r282, 20, 11;
	add.s32 	%r1366, %r1365, -1012;
	mov.b64 	 %rd75, %fd404;
	shl.b64 	%rd26, %rd75, %r1366;
	setp.eq.s64	%p482, %rd26, -9223372036854775808;
	abs.f64 	%fd405, %fd155;
	// Callseq Start 97
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd405;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd404;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2144, [retval0+0];
	
	//{
	}// Callseq End 97
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r283}, %fd155;
	}
	setp.lt.s32	%p483, %r283, 0;
	and.pred  	%p15, %p483, %p482;
	@!%p15 bra 	BB36_421;
	bra.uni 	BB36_420;

BB36_420:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1367}, %fd2144;
	}
	xor.b32  	%r1368, %r1367, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1369, %temp}, %fd2144;
	}
	mov.b64 	%fd2144, {%r1369, %r1368};

BB36_421:
	mov.f64 	%fd2143, %fd2144;
	setp.eq.f64	%p484, %fd155, 0d0000000000000000;
	@%p484 bra 	BB36_424;
	bra.uni 	BB36_422;

BB36_424:
	selp.b32	%r1370, %r283, 0, %p482;
	or.b32  	%r1371, %r1370, 2146435072;
	setp.lt.s32	%p488, %r282, 0;
	selp.b32	%r1372, %r1371, %r1370, %p488;
	mov.u32 	%r1373, 0;
	mov.b64 	%fd2143, {%r1373, %r1372};
	bra.uni 	BB36_425;

BB36_415:
	mov.f64 	%fd2145, 0d0000000000000000;
	setp.ne.s32	%p478, %r1, 2;
	@%p478 bra 	BB36_434;

	mul.f64 	%fd400, %fd1, %fd399;
	mov.f64 	%fd1385, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1386, %fd400, %fd1385;
	mov.f64 	%fd1387, 0d4338000000000000;
	add.rn.f64 	%fd1388, %fd1386, %fd1387;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r279, %temp}, %fd1388;
	}
	mov.f64 	%fd1389, 0dC338000000000000;
	add.rn.f64 	%fd1390, %fd1388, %fd1389;
	mov.f64 	%fd1391, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1392, %fd1390, %fd1391, %fd400;
	mov.f64 	%fd1393, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1394, %fd1390, %fd1393, %fd1392;
	mov.f64 	%fd1395, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1396, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1397, %fd1396, %fd1394, %fd1395;
	mov.f64 	%fd1398, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1399, %fd1397, %fd1394, %fd1398;
	mov.f64 	%fd1400, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1401, %fd1399, %fd1394, %fd1400;
	mov.f64 	%fd1402, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1403, %fd1401, %fd1394, %fd1402;
	mov.f64 	%fd1404, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1405, %fd1403, %fd1394, %fd1404;
	mov.f64 	%fd1406, 0d3F81111111122322;
	fma.rn.f64 	%fd1407, %fd1405, %fd1394, %fd1406;
	mov.f64 	%fd1408, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1409, %fd1407, %fd1394, %fd1408;
	mov.f64 	%fd1410, 0d3FC5555555555511;
	fma.rn.f64 	%fd1411, %fd1409, %fd1394, %fd1410;
	mov.f64 	%fd1412, 0d3FE000000000000B;
	fma.rn.f64 	%fd1413, %fd1411, %fd1394, %fd1412;
	mov.f64 	%fd1414, 0d3FF0000000000000;
	fma.rn.f64 	%fd1415, %fd1413, %fd1394, %fd1414;
	fma.rn.f64 	%fd1416, %fd1415, %fd1394, %fd1414;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r280, %temp}, %fd1416;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r281}, %fd1416;
	}
	shl.b32 	%r1353, %r279, 20;
	add.s32 	%r1354, %r281, %r1353;
	mov.b64 	%fd2145, {%r280, %r1354};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1355}, %fd400;
	}
	mov.b32 	 %f43, %r1355;
	abs.f32 	%f15, %f43;
	setp.lt.f32	%p479, %f15, 0f4086232B;
	@%p479 bra 	BB36_434;

	setp.lt.f64	%p480, %fd400, 0d0000000000000000;
	add.f64 	%fd1417, %fd400, 0d7FF0000000000000;
	selp.f64	%fd2145, 0d0000000000000000, %fd1417, %p480;
	setp.geu.f32	%p481, %f15, 0f40874800;
	@%p481 bra 	BB36_434;

	shr.u32 	%r1356, %r279, 31;
	add.s32 	%r1357, %r279, %r1356;
	shr.s32 	%r1358, %r1357, 1;
	shl.b32 	%r1359, %r1358, 20;
	add.s32 	%r1360, %r1359, %r281;
	mov.b64 	%fd1418, {%r280, %r1360};
	sub.s32 	%r1361, %r279, %r1358;
	shl.b32 	%r1362, %r1361, 20;
	add.s32 	%r1363, %r1362, 1072693248;
	mov.u32 	%r1364, 0;
	mov.b64 	%fd1419, {%r1364, %r1363};
	mul.f64 	%fd2145, %fd1418, %fd1419;
	bra.uni 	BB36_434;

BB36_422:
	setp.gt.s32	%p485, %r283, -1;
	@%p485 bra 	BB36_425;

	cvt.rzi.f64.f64	%fd1420, %fd404;
	setp.neu.f64	%p486, %fd1420, %fd404;
	selp.f64	%fd2143, 0dFFF8000000000000, %fd2143, %p486;

BB36_425:
	mov.f64 	%fd411, %fd2143;
	add.f64 	%fd412, %fd404, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1374}, %fd412;
	}
	and.b32  	%r1375, %r1374, 2146435072;
	setp.ne.s32	%p489, %r1375, 2146435072;
	mov.f64 	%fd2142, %fd411;
	@%p489 bra 	BB36_432;

	setp.gtu.f64	%p490, %fd405, 0d7FF0000000000000;
	mov.f64 	%fd2142, %fd412;
	@%p490 bra 	BB36_432;

	abs.f64 	%fd413, %fd404;
	setp.gtu.f64	%p491, %fd413, 0d7FF0000000000000;
	mov.f64 	%fd2141, %fd412;
	mov.f64 	%fd2142, %fd2141;
	@%p491 bra 	BB36_432;

	setp.eq.f64	%p492, %fd413, 0d7FF0000000000000;
	@%p492 bra 	BB36_431;
	bra.uni 	BB36_429;

BB36_431:
	setp.eq.f64	%p494, %fd155, 0dBFF0000000000000;
	setp.gt.f64	%p495, %fd405, 0d3FF0000000000000;
	selp.b32	%r1382, 2146435072, 0, %p495;
	xor.b32  	%r1383, %r1382, 2146435072;
	setp.lt.s32	%p496, %r282, 0;
	selp.b32	%r1384, %r1383, %r1382, %p496;
	selp.b32	%r1385, 1072693248, %r1384, %p494;
	mov.u32 	%r1386, 0;
	mov.b64 	%fd2142, {%r1386, %r1385};
	bra.uni 	BB36_432;

BB36_429:
	setp.neu.f64	%p493, %fd405, 0d7FF0000000000000;
	mov.f64 	%fd2142, %fd411;
	@%p493 bra 	BB36_432;

	shr.s32 	%r1376, %r282, 31;
	and.b32  	%r1377, %r1376, -2146435072;
	add.s32 	%r1378, %r1377, 2146435072;
	or.b32  	%r1379, %r1378, -2147483648;
	selp.b32	%r1380, %r1379, %r1378, %p15;
	mov.u32 	%r1381, 0;
	mov.b64 	%fd2142, {%r1381, %r1380};

BB36_432:
	setp.eq.f64	%p497, %fd404, 0d0000000000000000;
	setp.eq.f64	%p498, %fd155, 0d3FF0000000000000;
	or.pred  	%p499, %p498, %p497;
	selp.f64	%fd2145, 0d3FF0000000000000, %fd2142, %p499;

BB36_434:
	add.f64 	%fd1421, %fd2145, 0dBFF0000000000000;
	mul.f64 	%fd2146, %fd1421, 0d4059000000000000;

BB36_435:
	setp.eq.s32	%p500, %r519, 0;
	@%p500 bra 	BB36_455;
	bra.uni 	BB36_436;

BB36_455:
	fma.rn.f64 	%fd2154, %fd2283, %fd397, 0d3FF0000000000000;
	bra.uni 	BB36_456;

BB36_436:
	setp.eq.s32	%p501, %r519, 1;
	@%p501 bra 	BB36_441;
	bra.uni 	BB36_437;

BB36_441:
	mul.f64 	%fd426, %fd397, %fd769;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r287}, %fd426;
	}
	bfe.u32 	%r1399, %r287, 20, 11;
	add.s32 	%r1400, %r1399, -1012;
	mov.b64 	 %rd76, %fd426;
	shl.b64 	%rd27, %rd76, %r1400;
	setp.eq.s64	%p506, %rd27, -9223372036854775808;
	abs.f64 	%fd427, %fd394;
	// Callseq Start 98
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd427;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd426;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2153, [retval0+0];
	
	//{
	}// Callseq End 98
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r288}, %fd394;
	}
	setp.lt.s32	%p507, %r288, 0;
	and.pred  	%p16, %p507, %p506;
	@!%p16 bra 	BB36_443;
	bra.uni 	BB36_442;

BB36_442:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1401}, %fd2153;
	}
	xor.b32  	%r1402, %r1401, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1403, %temp}, %fd2153;
	}
	mov.b64 	%fd2153, {%r1403, %r1402};

BB36_443:
	mov.f64 	%fd2152, %fd2153;
	setp.eq.f64	%p508, %fd394, 0d0000000000000000;
	@%p508 bra 	BB36_446;
	bra.uni 	BB36_444;

BB36_446:
	selp.b32	%r1404, %r288, 0, %p506;
	or.b32  	%r1405, %r1404, 2146435072;
	setp.lt.s32	%p512, %r287, 0;
	selp.b32	%r1406, %r1405, %r1404, %p512;
	mov.u32 	%r1407, 0;
	mov.b64 	%fd2152, {%r1407, %r1406};
	bra.uni 	BB36_447;

BB36_437:
	mov.f64 	%fd2154, 0d0000000000000000;
	setp.ne.s32	%p502, %r519, 2;
	@%p502 bra 	BB36_456;

	mul.f64 	%fd422, %fd2283, %fd397;
	mov.f64 	%fd1423, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1424, %fd422, %fd1423;
	mov.f64 	%fd1425, 0d4338000000000000;
	add.rn.f64 	%fd1426, %fd1424, %fd1425;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r284, %temp}, %fd1426;
	}
	mov.f64 	%fd1427, 0dC338000000000000;
	add.rn.f64 	%fd1428, %fd1426, %fd1427;
	mov.f64 	%fd1429, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1430, %fd1428, %fd1429, %fd422;
	mov.f64 	%fd1431, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1432, %fd1428, %fd1431, %fd1430;
	mov.f64 	%fd1433, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1434, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1435, %fd1434, %fd1432, %fd1433;
	mov.f64 	%fd1436, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1437, %fd1435, %fd1432, %fd1436;
	mov.f64 	%fd1438, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1439, %fd1437, %fd1432, %fd1438;
	mov.f64 	%fd1440, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1441, %fd1439, %fd1432, %fd1440;
	mov.f64 	%fd1442, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1443, %fd1441, %fd1432, %fd1442;
	mov.f64 	%fd1444, 0d3F81111111122322;
	fma.rn.f64 	%fd1445, %fd1443, %fd1432, %fd1444;
	mov.f64 	%fd1446, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1447, %fd1445, %fd1432, %fd1446;
	mov.f64 	%fd1448, 0d3FC5555555555511;
	fma.rn.f64 	%fd1449, %fd1447, %fd1432, %fd1448;
	mov.f64 	%fd1450, 0d3FE000000000000B;
	fma.rn.f64 	%fd1451, %fd1449, %fd1432, %fd1450;
	mov.f64 	%fd1452, 0d3FF0000000000000;
	fma.rn.f64 	%fd1453, %fd1451, %fd1432, %fd1452;
	fma.rn.f64 	%fd1454, %fd1453, %fd1432, %fd1452;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r285, %temp}, %fd1454;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd1454;
	}
	shl.b32 	%r1387, %r284, 20;
	add.s32 	%r1388, %r286, %r1387;
	mov.b64 	%fd2154, {%r285, %r1388};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1389}, %fd422;
	}
	mov.b32 	 %f44, %r1389;
	abs.f32 	%f16, %f44;
	setp.lt.f32	%p503, %f16, 0f4086232B;
	@%p503 bra 	BB36_456;

	setp.lt.f64	%p504, %fd422, 0d0000000000000000;
	add.f64 	%fd1455, %fd422, 0d7FF0000000000000;
	selp.f64	%fd2154, 0d0000000000000000, %fd1455, %p504;
	setp.geu.f32	%p505, %f16, 0f40874800;
	@%p505 bra 	BB36_456;

	shr.u32 	%r1390, %r284, 31;
	add.s32 	%r1391, %r284, %r1390;
	shr.s32 	%r1392, %r1391, 1;
	shl.b32 	%r1393, %r1392, 20;
	add.s32 	%r1394, %r1393, %r286;
	mov.b64 	%fd1456, {%r285, %r1394};
	sub.s32 	%r1395, %r284, %r1392;
	shl.b32 	%r1396, %r1395, 20;
	add.s32 	%r1397, %r1396, 1072693248;
	mov.u32 	%r1398, 0;
	mov.b64 	%fd1457, {%r1398, %r1397};
	mul.f64 	%fd2154, %fd1456, %fd1457;
	bra.uni 	BB36_456;

BB36_444:
	setp.gt.s32	%p509, %r288, -1;
	@%p509 bra 	BB36_447;

	cvt.rzi.f64.f64	%fd1458, %fd426;
	setp.neu.f64	%p510, %fd1458, %fd426;
	selp.f64	%fd2152, 0dFFF8000000000000, %fd2152, %p510;

BB36_447:
	mov.f64 	%fd433, %fd2152;
	add.f64 	%fd434, %fd426, %fd394;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1408}, %fd434;
	}
	and.b32  	%r1409, %r1408, 2146435072;
	setp.ne.s32	%p513, %r1409, 2146435072;
	mov.f64 	%fd2151, %fd433;
	@%p513 bra 	BB36_454;

	setp.gtu.f64	%p514, %fd427, 0d7FF0000000000000;
	mov.f64 	%fd2151, %fd434;
	@%p514 bra 	BB36_454;

	abs.f64 	%fd435, %fd426;
	setp.gtu.f64	%p515, %fd435, 0d7FF0000000000000;
	mov.f64 	%fd2150, %fd434;
	mov.f64 	%fd2151, %fd2150;
	@%p515 bra 	BB36_454;

	setp.eq.f64	%p516, %fd435, 0d7FF0000000000000;
	@%p516 bra 	BB36_453;
	bra.uni 	BB36_451;

BB36_453:
	setp.eq.f64	%p518, %fd394, 0dBFF0000000000000;
	setp.gt.f64	%p519, %fd427, 0d3FF0000000000000;
	selp.b32	%r1416, 2146435072, 0, %p519;
	xor.b32  	%r1417, %r1416, 2146435072;
	setp.lt.s32	%p520, %r287, 0;
	selp.b32	%r1418, %r1417, %r1416, %p520;
	selp.b32	%r1419, 1072693248, %r1418, %p518;
	mov.u32 	%r1420, 0;
	mov.b64 	%fd2151, {%r1420, %r1419};
	bra.uni 	BB36_454;

BB36_451:
	setp.neu.f64	%p517, %fd427, 0d7FF0000000000000;
	mov.f64 	%fd2151, %fd433;
	@%p517 bra 	BB36_454;

	shr.s32 	%r1410, %r287, 31;
	and.b32  	%r1411, %r1410, -2146435072;
	add.s32 	%r1412, %r1411, 2146435072;
	or.b32  	%r1413, %r1412, -2147483648;
	selp.b32	%r1414, %r1413, %r1412, %p16;
	mov.u32 	%r1415, 0;
	mov.b64 	%fd2151, {%r1415, %r1414};

BB36_454:
	setp.eq.f64	%p521, %fd426, 0d0000000000000000;
	setp.eq.f64	%p522, %fd394, 0d3FF0000000000000;
	or.pred  	%p523, %p522, %p521;
	selp.f64	%fd2154, 0d3FF0000000000000, %fd2151, %p523;

BB36_456:
	rcp.rn.f64 	%fd442, %fd2154;
	mul.f64 	%fd443, %fd2146, %fd442;
	add.f64 	%fd2108, %fd2108, %fd443;
	@%p500 bra 	BB36_465;
	bra.uni 	BB36_457;

BB36_465:
	mul.f64 	%fd1466, %fd442, %fd443;
	mul.f64 	%fd1467, %fd397, %fd1466;
	sub.f64 	%fd2155, %fd2155, %fd1467;
	bra.uni 	BB36_466;

BB36_457:
	setp.eq.s32	%p525, %r519, 1;
	@%p525 bra 	BB36_464;
	bra.uni 	BB36_458;

BB36_464:
	mul.f64 	%fd1463, %fd397, %fd2146;
	mul.f64 	%fd1464, %fd1463, %fd442;
	div.rn.f64 	%fd1465, %fd1464, %fd394;
	sub.f64 	%fd2155, %fd2155, %fd1465;
	bra.uni 	BB36_466;

BB36_458:
	setp.eq.s32	%p526, %r519, 2;
	@%p526 bra 	BB36_463;
	bra.uni 	BB36_459;

BB36_463:
	mul.f64 	%fd1462, %fd397, %fd443;
	sub.f64 	%fd2155, %fd2155, %fd1462;
	bra.uni 	BB36_466;

BB36_459:
	setp.ne.s32	%p527, %r519, 3;
	@%p527 bra 	BB36_467;

	setp.gtu.f64	%p528, %fd397, %fd305;
	@%p528 bra 	BB36_462;
	bra.uni 	BB36_461;

BB36_462:
	mul.f64 	%fd1460, %fd397, %fd2146;
	mul.f64 	%fd1461, %fd1460, %fd442;
	div.rn.f64 	%fd446, %fd1461, %fd394;
	sub.f64 	%fd2155, %fd2155, %fd446;
	bra.uni 	BB36_466;

BB36_461:
	mul.f64 	%fd1459, %fd442, %fd443;
	mul.f64 	%fd445, %fd397, %fd1459;
	sub.f64 	%fd2155, %fd2155, %fd445;

BB36_466:

BB36_467:
	mov.f64 	%fd2107, %fd2108;
	add.s32 	%r2143, %r2143, 1;
	setp.lt.s32	%p529, %r2143, %r528;
	mov.f64 	%fd2106, %fd2107;
	@%p529 bra 	BB36_405;

BB36_468:
	setp.eq.f64	%p530, %fd2106, 0d0000000000000000;
	mov.f64 	%fd2098, %fd1257;
	@%p530 bra 	BB36_470;

	neg.f64 	%fd1469, %fd2155;
	div.rn.f64 	%fd2098, %fd1469, %fd2106;

BB36_470:
	mov.f64 	%fd2097, %fd2098;
	setp.lt.f64	%p531, %fd2112, 0d0000000000000000;
	selp.f64	%fd2062, %fd2062, %fd2283, %p531;
	selp.f64	%fd2061, %fd2283, %fd2061, %p531;
	setp.lt.s32	%p532, %r2424, %r529;
	mov.f64 	%fd2279, %fd2283;
	@%p532 bra 	BB36_318;

BB36_802:
	st.param.f64	[func_retval0+0], %fd2279;
	ret;
}

	// .globl	_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi(
	.param .align 8 .b8 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_0[72],
	.param .align 8 .b8 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1[64],
	.param .b64 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_2,
	.param .b64 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_3,
	.param .b64 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_4,
	.param .align 8 .b8 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5[40],
	.param .b32 _Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_6
)
{
	.reg .pred 	%p<894>;
	.reg .b16 	%rs<62>;
	.reg .f32 	%f<57>;
	.reg .b32 	%r<2429>;
	.reg .f64 	%fd<2298>;
	.reg .b64 	%rd<97>;


	ld.param.u32 	%r516, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_0+40];
	ld.param.u32 	%r527, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+56];
	ld.param.u32 	%r526, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+52];
	ld.param.u32 	%r3, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+48];
	ld.param.u32 	%r524, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+44];
	ld.param.u32 	%r523, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+40];
	ld.param.f64 	%fd1, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+16];
	ld.param.u32 	%r2, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r1, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1+8];
	ld.param.f64 	%fd774, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_1];
	ld.param.f64 	%fd2288, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_3];
	ld.param.u32 	%r531, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+36];
	ld.param.u32 	%r4, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+24];
	ld.param.f64 	%fd3, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+16];
	ld.param.f64 	%fd2, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5+8];
	ld.param.u64 	%rd48, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_5];
	ld.param.u32 	%r532, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_6];
	mov.f64 	%fd1999, 0d0000000000000000;
	setp.lt.s32	%p29, %r532, 1;
	@%p29 bra 	BB37_80;

	div.rn.f64 	%fd784, %fd2, %fd3;
	add.f64 	%fd4, %fd784, 0d3FF0000000000000;
	div.rn.f64 	%fd785, %fd2288, %fd1;
	add.f64 	%fd5, %fd785, 0d3FF0000000000000;
	mov.f64 	%fd1999, 0d0000000000000000;
	mov.f64 	%fd1974, 0d3FF0000000000000;
	mov.u16 	%rs54, 1;
	mov.u32 	%r2062, 0;

BB37_2:
	mul.wide.s32 	%rd49, %r2062, 56;
	add.s64 	%rd50, %rd48, %rd49;
	add.s64 	%rd1, %rd50, 12;
	ld.u32 	%r542, [%rd50+12];
	setp.gt.s32	%p30, %r523, %r542;
	@%p30 bra 	BB37_79;

	ld.v2.u32 	{%r543, %r544}, [%rd1+-4];
	ld.v2.u32 	{%r545, %r546}, [%rd1+-12];
	ld.f64 	%fd1983, [%rd1+36];
	setp.neu.f64	%p31, %fd1983, 0dBFF0000000000000;
	@%p31 bra 	BB37_29;

	setp.eq.s32	%p32, %r531, 0;
	ld.v2.u32 	{%r547, %r548}, [%rd1+12];
	ld.v2.u32 	{%r549, %r550}, [%rd1+4];
	ld.v2.u32 	{%r551, %r552}, [%rd1+28];
	ld.v2.u32 	{%r553, %r554}, [%rd1+20];
	@%p32 bra 	BB37_6;
	bra.uni 	BB37_5;

BB37_6:
	setp.lt.s32	%p33, %r550, 30;
	setp.eq.s32	%p34, %r554, 31;
	and.pred  	%p35, %p34, %p33;
	selp.b32	%r555, 1, %r554, %p35;
	selp.u32	%r556, 1, 0, %p35;
	sub.s32 	%r557, %r551, %r547;
	sub.s32 	%r558, %r553, %r549;
	add.s32 	%r559, %r558, %r556;
	mul.lo.s32 	%r560, %r559, 30;
	mov.u32 	%r561, 30;
	sub.s32 	%r562, %r561, %r550;
	mov.u32 	%r563, 0;
	max.s32 	%r564, %r563, %r562;
	min.s32 	%r565, %r561, %r555;
	mad.lo.s32 	%r566, %r557, 360, %r560;
	add.s32 	%r567, %r566, %r564;
	add.s32 	%r568, %r567, %r565;
	add.s32 	%r2067, %r568, -30;
	bra.uni 	BB37_7;

BB37_5:
	sub.s32 	%r2067, %r552, %r548;

BB37_7:
	cvt.rn.f64.s32	%fd786, %r2067;
	div.rn.f64 	%fd9, %fd786, 0d4076800000000000;
	setp.eq.s32	%p36, %r4, 0;
	@%p36 bra 	BB37_27;
	bra.uni 	BB37_8;

BB37_27:
	fma.rn.f64 	%fd1982, %fd2, %fd9, 0d3FF0000000000000;
	bra.uni 	BB37_28;

BB37_8:
	setp.eq.s32	%p37, %r4, 1;
	@%p37 bra 	BB37_13;
	bra.uni 	BB37_9;

BB37_13:
	mul.f64 	%fd14, %fd3, %fd9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd14;
	}
	bfe.u32 	%r581, %r28, 20, 11;
	add.s32 	%r582, %r581, -1012;
	mov.b64 	 %rd51, %fd14;
	shl.b64 	%rd2, %rd51, %r582;
	setp.eq.s64	%p42, %rd2, -9223372036854775808;
	abs.f64 	%fd15, %fd4;
	// Callseq Start 111
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd15;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd14;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1981, [retval0+0];
	
	//{
	}// Callseq End 111
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd4;
	}
	setp.lt.s32	%p43, %r29, 0;
	and.pred  	%p1, %p43, %p42;
	@!%p1 bra 	BB37_15;
	bra.uni 	BB37_14;

BB37_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r583}, %fd1981;
	}
	xor.b32  	%r584, %r583, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r585, %temp}, %fd1981;
	}
	mov.b64 	%fd1981, {%r585, %r584};

BB37_15:
	mov.f64 	%fd1980, %fd1981;
	setp.eq.f64	%p44, %fd4, 0d0000000000000000;
	@%p44 bra 	BB37_18;
	bra.uni 	BB37_16;

BB37_18:
	selp.b32	%r586, %r29, 0, %p42;
	or.b32  	%r587, %r586, 2146435072;
	setp.lt.s32	%p48, %r28, 0;
	selp.b32	%r588, %r587, %r586, %p48;
	mov.u32 	%r589, 0;
	mov.b64 	%fd1980, {%r589, %r588};
	bra.uni 	BB37_19;

BB37_9:
	mov.f64 	%fd1982, 0d0000000000000000;
	setp.ne.s32	%p38, %r4, 2;
	@%p38 bra 	BB37_28;

	mul.f64 	%fd10, %fd2, %fd9;
	mov.f64 	%fd788, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd789, %fd10, %fd788;
	mov.f64 	%fd790, 0d4338000000000000;
	add.rn.f64 	%fd791, %fd789, %fd790;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd791;
	}
	mov.f64 	%fd792, 0dC338000000000000;
	add.rn.f64 	%fd793, %fd791, %fd792;
	mov.f64 	%fd794, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd795, %fd793, %fd794, %fd10;
	mov.f64 	%fd796, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd797, %fd793, %fd796, %fd795;
	mov.f64 	%fd798, 0d3E928AF3FCA213EA;
	mov.f64 	%fd799, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd800, %fd799, %fd797, %fd798;
	mov.f64 	%fd801, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd802, %fd800, %fd797, %fd801;
	mov.f64 	%fd803, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd804, %fd802, %fd797, %fd803;
	mov.f64 	%fd805, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd806, %fd804, %fd797, %fd805;
	mov.f64 	%fd807, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd808, %fd806, %fd797, %fd807;
	mov.f64 	%fd809, 0d3F81111111122322;
	fma.rn.f64 	%fd810, %fd808, %fd797, %fd809;
	mov.f64 	%fd811, 0d3FA55555555502A1;
	fma.rn.f64 	%fd812, %fd810, %fd797, %fd811;
	mov.f64 	%fd813, 0d3FC5555555555511;
	fma.rn.f64 	%fd814, %fd812, %fd797, %fd813;
	mov.f64 	%fd815, 0d3FE000000000000B;
	fma.rn.f64 	%fd816, %fd814, %fd797, %fd815;
	mov.f64 	%fd817, 0d3FF0000000000000;
	fma.rn.f64 	%fd818, %fd816, %fd797, %fd817;
	fma.rn.f64 	%fd819, %fd818, %fd797, %fd817;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd819;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd819;
	}
	shl.b32 	%r569, %r25, 20;
	add.s32 	%r570, %r27, %r569;
	mov.b64 	%fd1982, {%r26, %r570};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r571}, %fd10;
	}
	mov.b32 	 %f29, %r571;
	abs.f32 	%f1, %f29;
	setp.lt.f32	%p39, %f1, 0f4086232B;
	@%p39 bra 	BB37_28;

	setp.lt.f64	%p40, %fd10, 0d0000000000000000;
	add.f64 	%fd820, %fd10, 0d7FF0000000000000;
	selp.f64	%fd1982, 0d0000000000000000, %fd820, %p40;
	setp.geu.f32	%p41, %f1, 0f40874800;
	@%p41 bra 	BB37_28;

	shr.u32 	%r572, %r25, 31;
	add.s32 	%r573, %r25, %r572;
	shr.s32 	%r574, %r573, 1;
	shl.b32 	%r575, %r574, 20;
	add.s32 	%r576, %r575, %r27;
	mov.b64 	%fd821, {%r26, %r576};
	sub.s32 	%r577, %r25, %r574;
	shl.b32 	%r578, %r577, 20;
	add.s32 	%r579, %r578, 1072693248;
	mov.u32 	%r580, 0;
	mov.b64 	%fd822, {%r580, %r579};
	mul.f64 	%fd1982, %fd821, %fd822;
	bra.uni 	BB37_28;

BB37_16:
	setp.gt.s32	%p45, %r29, -1;
	@%p45 bra 	BB37_19;

	cvt.rzi.f64.f64	%fd823, %fd14;
	setp.neu.f64	%p46, %fd823, %fd14;
	selp.f64	%fd1980, 0dFFF8000000000000, %fd1980, %p46;

BB37_19:
	mov.f64 	%fd21, %fd1980;
	add.f64 	%fd22, %fd14, %fd4;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r590}, %fd22;
	}
	and.b32  	%r591, %r590, 2146435072;
	setp.ne.s32	%p49, %r591, 2146435072;
	mov.f64 	%fd1979, %fd21;
	@%p49 bra 	BB37_26;

	setp.gtu.f64	%p50, %fd15, 0d7FF0000000000000;
	mov.f64 	%fd1979, %fd22;
	@%p50 bra 	BB37_26;

	abs.f64 	%fd23, %fd14;
	setp.gtu.f64	%p51, %fd23, 0d7FF0000000000000;
	mov.f64 	%fd1978, %fd22;
	mov.f64 	%fd1979, %fd1978;
	@%p51 bra 	BB37_26;

	setp.eq.f64	%p52, %fd23, 0d7FF0000000000000;
	@%p52 bra 	BB37_25;
	bra.uni 	BB37_23;

BB37_25:
	setp.eq.f64	%p54, %fd4, 0dBFF0000000000000;
	setp.gt.f64	%p55, %fd15, 0d3FF0000000000000;
	selp.b32	%r598, 2146435072, 0, %p55;
	xor.b32  	%r599, %r598, 2146435072;
	setp.lt.s32	%p56, %r28, 0;
	selp.b32	%r600, %r599, %r598, %p56;
	selp.b32	%r601, 1072693248, %r600, %p54;
	mov.u32 	%r602, 0;
	mov.b64 	%fd1979, {%r602, %r601};
	bra.uni 	BB37_26;

BB37_23:
	setp.neu.f64	%p53, %fd15, 0d7FF0000000000000;
	mov.f64 	%fd1979, %fd21;
	@%p53 bra 	BB37_26;

	shr.s32 	%r592, %r28, 31;
	and.b32  	%r593, %r592, -2146435072;
	add.s32 	%r594, %r593, 2146435072;
	or.b32  	%r595, %r594, -2147483648;
	selp.b32	%r596, %r595, %r594, %p1;
	mov.u32 	%r597, 0;
	mov.b64 	%fd1979, {%r597, %r596};

BB37_26:
	setp.eq.f64	%p57, %fd14, 0d0000000000000000;
	setp.eq.f64	%p58, %fd4, 0d3FF0000000000000;
	or.pred  	%p59, %p58, %p57;
	selp.f64	%fd1982, 0d3FF0000000000000, %fd1979, %p59;

BB37_28:
	add.f64 	%fd824, %fd1982, 0dBFF0000000000000;
	mul.f64 	%fd1983, %fd824, 0d4059000000000000;

BB37_29:
	and.b16  	%rs31, %rs54, 255;
	setp.eq.s16	%p60, %rs31, 0;
	@%p60 bra 	BB37_54;
	bra.uni 	BB37_30;

BB37_54:
	setp.eq.s32	%p89, %r1, 0;
	@%p89 bra 	BB37_56;
	bra.uni 	BB37_55;

BB37_56:
	setp.lt.s32	%p90, %r2064, 30;
	setp.eq.s32	%p91, %r546, 31;
	and.pred  	%p92, %p91, %p90;
	selp.b32	%r651, 1, %r546, %p92;
	selp.u32	%r652, 1, 0, %p92;
	sub.s32 	%r653, %r543, %r2065;
	sub.s32 	%r654, %r545, %r2063;
	add.s32 	%r655, %r654, %r652;
	mul.lo.s32 	%r656, %r655, 30;
	mov.u32 	%r657, 30;
	sub.s32 	%r658, %r657, %r2064;
	mov.u32 	%r659, 0;
	max.s32 	%r660, %r659, %r658;
	min.s32 	%r661, %r657, %r651;
	mad.lo.s32 	%r662, %r653, 360, %r656;
	add.s32 	%r663, %r662, %r660;
	add.s32 	%r664, %r663, %r661;
	add.s32 	%r2069, %r664, -30;
	bra.uni 	BB37_57;

BB37_30:
	setp.eq.s32	%p61, %r1, 0;
	@%p61 bra 	BB37_32;
	bra.uni 	BB37_31;

BB37_32:
	setp.lt.s32	%p62, %r3, 30;
	setp.eq.s32	%p63, %r546, 31;
	and.pred  	%p64, %p63, %p62;
	selp.b32	%r603, 1, %r546, %p64;
	selp.u32	%r604, 1, 0, %p64;
	sub.s32 	%r605, %r543, %r526;
	sub.s32 	%r606, %r545, %r524;
	add.s32 	%r607, %r606, %r604;
	mul.lo.s32 	%r608, %r607, 30;
	mov.u32 	%r609, 30;
	sub.s32 	%r610, %r609, %r3;
	mov.u32 	%r611, 0;
	max.s32 	%r612, %r611, %r610;
	min.s32 	%r613, %r609, %r603;
	mad.lo.s32 	%r614, %r605, 360, %r608;
	add.s32 	%r615, %r614, %r612;
	add.s32 	%r616, %r615, %r613;
	add.s32 	%r2068, %r616, -30;
	bra.uni 	BB37_33;

BB37_55:
	sub.s32 	%r2069, %r544, %r2066;

BB37_57:
	cvt.rn.f64.s32	%fd863, %r2069;
	div.rn.f64 	%fd52, %fd863, 0d4076800000000000;
	setp.eq.s32	%p93, %r2, 0;
	@%p93 bra 	BB37_77;
	bra.uni 	BB37_58;

BB37_77:
	fma.rn.f64 	%fd1998, %fd52, %fd2288, 0d3FF0000000000000;
	bra.uni 	BB37_78;

BB37_31:
	sub.s32 	%r2068, %r544, %r527;

BB37_33:
	cvt.rn.f64.s32	%fd825, %r2068;
	div.rn.f64 	%fd32, %fd825, 0d4076800000000000;
	setp.eq.s32	%p65, %r2, 0;
	@%p65 bra 	BB37_53;
	bra.uni 	BB37_34;

BB37_53:
	fma.rn.f64 	%fd1998, %fd32, %fd2288, 0d3FF0000000000000;
	bra.uni 	BB37_78;

BB37_58:
	setp.eq.s32	%p94, %r2, 1;
	@%p94 bra 	BB37_63;
	bra.uni 	BB37_59;

BB37_63:
	mul.f64 	%fd57, %fd1, %fd52;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd57;
	}
	bfe.u32 	%r677, %r45, 20, 11;
	add.s32 	%r678, %r677, -1012;
	mov.b64 	 %rd53, %fd57;
	shl.b64 	%rd4, %rd53, %r678;
	setp.eq.s64	%p99, %rd4, -9223372036854775808;
	abs.f64 	%fd58, %fd5;
	// Callseq Start 113
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd58;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd57;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1997, [retval0+0];
	
	//{
	}// Callseq End 113
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd5;
	}
	setp.lt.s32	%p100, %r46, 0;
	and.pred  	%p3, %p100, %p99;
	@!%p3 bra 	BB37_65;
	bra.uni 	BB37_64;

BB37_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r679}, %fd1997;
	}
	xor.b32  	%r680, %r679, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r681, %temp}, %fd1997;
	}
	mov.b64 	%fd1997, {%r681, %r680};

BB37_65:
	mov.f64 	%fd1996, %fd1997;
	setp.eq.f64	%p101, %fd5, 0d0000000000000000;
	@%p101 bra 	BB37_68;
	bra.uni 	BB37_66;

BB37_68:
	selp.b32	%r682, %r46, 0, %p99;
	or.b32  	%r683, %r682, 2146435072;
	setp.lt.s32	%p105, %r45, 0;
	selp.b32	%r684, %r683, %r682, %p105;
	mov.u32 	%r685, 0;
	mov.b64 	%fd1996, {%r685, %r684};
	bra.uni 	BB37_69;

BB37_34:
	setp.eq.s32	%p66, %r2, 1;
	@%p66 bra 	BB37_39;
	bra.uni 	BB37_35;

BB37_39:
	mul.f64 	%fd37, %fd1, %fd32;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd37;
	}
	bfe.u32 	%r629, %r37, 20, 11;
	add.s32 	%r630, %r629, -1012;
	mov.b64 	 %rd52, %fd37;
	shl.b64 	%rd3, %rd52, %r630;
	setp.eq.s64	%p71, %rd3, -9223372036854775808;
	abs.f64 	%fd38, %fd5;
	// Callseq Start 112
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd38;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd37;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1990, [retval0+0];
	
	//{
	}// Callseq End 112
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r38}, %fd5;
	}
	setp.lt.s32	%p72, %r38, 0;
	and.pred  	%p2, %p72, %p71;
	@!%p2 bra 	BB37_41;
	bra.uni 	BB37_40;

BB37_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r631}, %fd1990;
	}
	xor.b32  	%r632, %r631, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r633, %temp}, %fd1990;
	}
	mov.b64 	%fd1990, {%r633, %r632};

BB37_41:
	mov.f64 	%fd1989, %fd1990;
	setp.eq.f64	%p73, %fd5, 0d0000000000000000;
	@%p73 bra 	BB37_44;
	bra.uni 	BB37_42;

BB37_44:
	selp.b32	%r634, %r38, 0, %p71;
	or.b32  	%r635, %r634, 2146435072;
	setp.lt.s32	%p77, %r37, 0;
	selp.b32	%r636, %r635, %r634, %p77;
	mov.u32 	%r637, 0;
	mov.b64 	%fd1989, {%r637, %r636};
	bra.uni 	BB37_45;

BB37_59:
	mov.f64 	%fd1998, 0d0000000000000000;
	setp.ne.s32	%p95, %r2, 2;
	@%p95 bra 	BB37_78;

	mul.f64 	%fd53, %fd52, %fd2288;
	mov.f64 	%fd865, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd866, %fd53, %fd865;
	mov.f64 	%fd867, 0d4338000000000000;
	add.rn.f64 	%fd868, %fd866, %fd867;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r42, %temp}, %fd868;
	}
	mov.f64 	%fd869, 0dC338000000000000;
	add.rn.f64 	%fd870, %fd868, %fd869;
	mov.f64 	%fd871, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd872, %fd870, %fd871, %fd53;
	mov.f64 	%fd873, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd874, %fd870, %fd873, %fd872;
	mov.f64 	%fd875, 0d3E928AF3FCA213EA;
	mov.f64 	%fd876, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd877, %fd876, %fd874, %fd875;
	mov.f64 	%fd878, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd879, %fd877, %fd874, %fd878;
	mov.f64 	%fd880, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd881, %fd879, %fd874, %fd880;
	mov.f64 	%fd882, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd883, %fd881, %fd874, %fd882;
	mov.f64 	%fd884, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd885, %fd883, %fd874, %fd884;
	mov.f64 	%fd886, 0d3F81111111122322;
	fma.rn.f64 	%fd887, %fd885, %fd874, %fd886;
	mov.f64 	%fd888, 0d3FA55555555502A1;
	fma.rn.f64 	%fd889, %fd887, %fd874, %fd888;
	mov.f64 	%fd890, 0d3FC5555555555511;
	fma.rn.f64 	%fd891, %fd889, %fd874, %fd890;
	mov.f64 	%fd892, 0d3FE000000000000B;
	fma.rn.f64 	%fd893, %fd891, %fd874, %fd892;
	mov.f64 	%fd894, 0d3FF0000000000000;
	fma.rn.f64 	%fd895, %fd893, %fd874, %fd894;
	fma.rn.f64 	%fd896, %fd895, %fd874, %fd894;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r43, %temp}, %fd896;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd896;
	}
	shl.b32 	%r665, %r42, 20;
	add.s32 	%r666, %r44, %r665;
	mov.b64 	%fd1998, {%r43, %r666};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r667}, %fd53;
	}
	mov.b32 	 %f31, %r667;
	abs.f32 	%f3, %f31;
	setp.lt.f32	%p96, %f3, 0f4086232B;
	@%p96 bra 	BB37_78;

	setp.lt.f64	%p97, %fd53, 0d0000000000000000;
	add.f64 	%fd897, %fd53, 0d7FF0000000000000;
	selp.f64	%fd1998, 0d0000000000000000, %fd897, %p97;
	setp.geu.f32	%p98, %f3, 0f40874800;
	@%p98 bra 	BB37_78;

	shr.u32 	%r668, %r42, 31;
	add.s32 	%r669, %r42, %r668;
	shr.s32 	%r670, %r669, 1;
	shl.b32 	%r671, %r670, 20;
	add.s32 	%r672, %r671, %r44;
	mov.b64 	%fd898, {%r43, %r672};
	sub.s32 	%r673, %r42, %r670;
	shl.b32 	%r674, %r673, 20;
	add.s32 	%r675, %r674, 1072693248;
	mov.u32 	%r676, 0;
	mov.b64 	%fd899, {%r676, %r675};
	mul.f64 	%fd1998, %fd898, %fd899;
	bra.uni 	BB37_78;

BB37_35:
	mov.f64 	%fd1998, 0d0000000000000000;
	setp.ne.s32	%p67, %r2, 2;
	@%p67 bra 	BB37_78;

	mul.f64 	%fd33, %fd32, %fd2288;
	mov.f64 	%fd827, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd828, %fd33, %fd827;
	mov.f64 	%fd829, 0d4338000000000000;
	add.rn.f64 	%fd830, %fd828, %fd829;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd830;
	}
	mov.f64 	%fd831, 0dC338000000000000;
	add.rn.f64 	%fd832, %fd830, %fd831;
	mov.f64 	%fd833, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd834, %fd832, %fd833, %fd33;
	mov.f64 	%fd835, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd836, %fd832, %fd835, %fd834;
	mov.f64 	%fd837, 0d3E928AF3FCA213EA;
	mov.f64 	%fd838, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd839, %fd838, %fd836, %fd837;
	mov.f64 	%fd840, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd841, %fd839, %fd836, %fd840;
	mov.f64 	%fd842, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd843, %fd841, %fd836, %fd842;
	mov.f64 	%fd844, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd845, %fd843, %fd836, %fd844;
	mov.f64 	%fd846, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd847, %fd845, %fd836, %fd846;
	mov.f64 	%fd848, 0d3F81111111122322;
	fma.rn.f64 	%fd849, %fd847, %fd836, %fd848;
	mov.f64 	%fd850, 0d3FA55555555502A1;
	fma.rn.f64 	%fd851, %fd849, %fd836, %fd850;
	mov.f64 	%fd852, 0d3FC5555555555511;
	fma.rn.f64 	%fd853, %fd851, %fd836, %fd852;
	mov.f64 	%fd854, 0d3FE000000000000B;
	fma.rn.f64 	%fd855, %fd853, %fd836, %fd854;
	mov.f64 	%fd856, 0d3FF0000000000000;
	fma.rn.f64 	%fd857, %fd855, %fd836, %fd856;
	fma.rn.f64 	%fd858, %fd857, %fd836, %fd856;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r35, %temp}, %fd858;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd858;
	}
	shl.b32 	%r617, %r34, 20;
	add.s32 	%r618, %r36, %r617;
	mov.b64 	%fd1998, {%r35, %r618};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r619}, %fd33;
	}
	mov.b32 	 %f30, %r619;
	abs.f32 	%f2, %f30;
	setp.lt.f32	%p68, %f2, 0f4086232B;
	@%p68 bra 	BB37_78;

	setp.lt.f64	%p69, %fd33, 0d0000000000000000;
	add.f64 	%fd859, %fd33, 0d7FF0000000000000;
	selp.f64	%fd1998, 0d0000000000000000, %fd859, %p69;
	setp.geu.f32	%p70, %f2, 0f40874800;
	@%p70 bra 	BB37_78;

	shr.u32 	%r620, %r34, 31;
	add.s32 	%r621, %r34, %r620;
	shr.s32 	%r622, %r621, 1;
	shl.b32 	%r623, %r622, 20;
	add.s32 	%r624, %r623, %r36;
	mov.b64 	%fd860, {%r35, %r624};
	sub.s32 	%r625, %r34, %r622;
	shl.b32 	%r626, %r625, 20;
	add.s32 	%r627, %r626, 1072693248;
	mov.u32 	%r628, 0;
	mov.b64 	%fd861, {%r628, %r627};
	mul.f64 	%fd1998, %fd860, %fd861;
	bra.uni 	BB37_78;

BB37_66:
	setp.gt.s32	%p102, %r46, -1;
	@%p102 bra 	BB37_69;

	cvt.rzi.f64.f64	%fd900, %fd57;
	setp.neu.f64	%p103, %fd900, %fd57;
	selp.f64	%fd1996, 0dFFF8000000000000, %fd1996, %p103;

BB37_69:
	mov.f64 	%fd64, %fd1996;
	add.f64 	%fd65, %fd57, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r686}, %fd65;
	}
	and.b32  	%r687, %r686, 2146435072;
	setp.ne.s32	%p106, %r687, 2146435072;
	mov.f64 	%fd1995, %fd64;
	@%p106 bra 	BB37_76;

	setp.gtu.f64	%p107, %fd58, 0d7FF0000000000000;
	mov.f64 	%fd1995, %fd65;
	@%p107 bra 	BB37_76;

	abs.f64 	%fd66, %fd57;
	setp.gtu.f64	%p108, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd1994, %fd65;
	mov.f64 	%fd1995, %fd1994;
	@%p108 bra 	BB37_76;

	setp.eq.f64	%p109, %fd66, 0d7FF0000000000000;
	@%p109 bra 	BB37_75;
	bra.uni 	BB37_73;

BB37_75:
	setp.eq.f64	%p111, %fd5, 0dBFF0000000000000;
	setp.gt.f64	%p112, %fd58, 0d3FF0000000000000;
	selp.b32	%r694, 2146435072, 0, %p112;
	xor.b32  	%r695, %r694, 2146435072;
	setp.lt.s32	%p113, %r45, 0;
	selp.b32	%r696, %r695, %r694, %p113;
	selp.b32	%r697, 1072693248, %r696, %p111;
	mov.u32 	%r698, 0;
	mov.b64 	%fd1995, {%r698, %r697};
	bra.uni 	BB37_76;

BB37_42:
	setp.gt.s32	%p74, %r38, -1;
	@%p74 bra 	BB37_45;

	cvt.rzi.f64.f64	%fd862, %fd37;
	setp.neu.f64	%p75, %fd862, %fd37;
	selp.f64	%fd1989, 0dFFF8000000000000, %fd1989, %p75;

BB37_45:
	mov.f64 	%fd44, %fd1989;
	add.f64 	%fd45, %fd37, %fd5;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r638}, %fd45;
	}
	and.b32  	%r639, %r638, 2146435072;
	setp.ne.s32	%p78, %r639, 2146435072;
	mov.f64 	%fd1988, %fd44;
	@%p78 bra 	BB37_52;

	setp.gtu.f64	%p79, %fd38, 0d7FF0000000000000;
	mov.f64 	%fd1988, %fd45;
	@%p79 bra 	BB37_52;

	abs.f64 	%fd46, %fd37;
	setp.gtu.f64	%p80, %fd46, 0d7FF0000000000000;
	mov.f64 	%fd1987, %fd45;
	mov.f64 	%fd1988, %fd1987;
	@%p80 bra 	BB37_52;

	setp.eq.f64	%p81, %fd46, 0d7FF0000000000000;
	@%p81 bra 	BB37_51;
	bra.uni 	BB37_49;

BB37_51:
	setp.eq.f64	%p83, %fd5, 0dBFF0000000000000;
	setp.gt.f64	%p84, %fd38, 0d3FF0000000000000;
	selp.b32	%r646, 2146435072, 0, %p84;
	xor.b32  	%r647, %r646, 2146435072;
	setp.lt.s32	%p85, %r37, 0;
	selp.b32	%r648, %r647, %r646, %p85;
	selp.b32	%r649, 1072693248, %r648, %p83;
	mov.u32 	%r650, 0;
	mov.b64 	%fd1988, {%r650, %r649};
	bra.uni 	BB37_52;

BB37_73:
	setp.neu.f64	%p110, %fd58, 0d7FF0000000000000;
	mov.f64 	%fd1995, %fd64;
	@%p110 bra 	BB37_76;

	shr.s32 	%r688, %r45, 31;
	and.b32  	%r689, %r688, -2146435072;
	add.s32 	%r690, %r689, 2146435072;
	or.b32  	%r691, %r690, -2147483648;
	selp.b32	%r692, %r691, %r690, %p3;
	mov.u32 	%r693, 0;
	mov.b64 	%fd1995, {%r693, %r692};

BB37_76:
	setp.eq.f64	%p114, %fd57, 0d0000000000000000;
	setp.eq.f64	%p115, %fd5, 0d3FF0000000000000;
	or.pred  	%p116, %p115, %p114;
	selp.f64	%fd1998, 0d3FF0000000000000, %fd1995, %p116;
	bra.uni 	BB37_78;

BB37_49:
	setp.neu.f64	%p82, %fd38, 0d7FF0000000000000;
	mov.f64 	%fd1988, %fd44;
	@%p82 bra 	BB37_52;

	shr.s32 	%r640, %r37, 31;
	and.b32  	%r641, %r640, -2146435072;
	add.s32 	%r642, %r641, 2146435072;
	or.b32  	%r643, %r642, -2147483648;
	selp.b32	%r644, %r643, %r642, %p2;
	mov.u32 	%r645, 0;
	mov.b64 	%fd1988, {%r645, %r644};

BB37_52:
	setp.eq.f64	%p86, %fd37, 0d0000000000000000;
	setp.eq.f64	%p87, %fd5, 0d3FF0000000000000;
	or.pred  	%p88, %p87, %p86;
	selp.f64	%fd1998, 0d3FF0000000000000, %fd1988, %p88;

BB37_78:
	mov.u32 	%r2066, %r544;
	mov.u32 	%r2065, %r543;
	mov.u32 	%r2064, %r546;
	mov.u32 	%r2063, %r545;
	rcp.rn.f64 	%fd901, %fd1998;
	mul.f64 	%fd1974, %fd1974, %fd901;
	fma.rn.f64 	%fd1999, %fd1983, %fd1974, %fd1999;
	mov.u16 	%rs54, 0;

BB37_79:
	add.s32 	%r2062, %r2062, 1;
	setp.lt.s32	%p117, %r2062, %r532;
	@%p117 bra 	BB37_2;

BB37_80:
	sub.f64 	%fd2025, %fd774, %fd1999;
	abs.f64 	%fd79, %fd2025;
	mul.f64 	%fd902, %fd79, 0d3C88361B40000000;
	setp.gtu.f64	%p118, %fd79, %fd902;
	@%p118 bra 	BB37_82;

	mov.f64 	%fd903, 0d0000000000000000;
	abs.f64 	%fd904, %fd903;
	mul.f64 	%fd905, %fd904, 0d3C88361B40000000;
	setp.le.f64	%p119, %fd79, %fd905;
	@%p119 bra 	BB37_802;

BB37_82:
	ld.param.f64 	%fd1971, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_4];
	add.f64 	%fd2294, %fd2288, %fd1971;
	mov.f64 	%fd906, 0d0000000000000000;
	mov.f64 	%fd2289, %fd906;
	@%p29 bra 	BB37_162;

	div.rn.f64 	%fd909, %fd2, %fd3;
	add.f64 	%fd81, %fd909, 0d3FF0000000000000;
	div.rn.f64 	%fd910, %fd2294, %fd1;
	add.f64 	%fd82, %fd910, 0d3FF0000000000000;
	mov.u32 	%r704, 30;
	sub.s32 	%r52, %r704, %r3;
	mov.f64 	%fd2290, 0d0000000000000000;
	mov.f64 	%fd2000, 0d3FF0000000000000;
	mov.u16 	%rs55, 1;
	mov.u32 	%r2070, 0;

BB37_84:
	mov.f64 	%fd2275, %fd2290;
	mov.f64 	%fd2291, %fd2275;
	mul.wide.s32 	%rd54, %r2070, 56;
	add.s64 	%rd55, %rd48, %rd54;
	add.s64 	%rd6, %rd55, 12;
	ld.u32 	%r709, [%rd55+12];
	setp.gt.s32	%p121, %r523, %r709;
	@%p121 bra 	BB37_161;

	ld.v2.u32 	{%r710, %r711}, [%rd6+-4];
	ld.v2.u32 	{%r712, %r713}, [%rd6+-12];
	ld.f64 	%fd2009, [%rd6+36];
	setp.neu.f64	%p122, %fd2009, 0dBFF0000000000000;
	@%p122 bra 	BB37_111;

	setp.eq.s32	%p123, %r531, 0;
	ld.v2.u32 	{%r714, %r715}, [%rd6+12];
	ld.v2.u32 	{%r716, %r717}, [%rd6+4];
	ld.v2.u32 	{%r718, %r719}, [%rd6+28];
	ld.v2.u32 	{%r720, %r721}, [%rd6+20];
	@%p123 bra 	BB37_88;
	bra.uni 	BB37_87;

BB37_88:
	setp.lt.s32	%p124, %r717, 30;
	setp.eq.s32	%p125, %r721, 31;
	and.pred  	%p126, %p125, %p124;
	selp.b32	%r722, 1, %r721, %p126;
	selp.u32	%r723, 1, 0, %p126;
	sub.s32 	%r724, %r718, %r714;
	sub.s32 	%r725, %r720, %r716;
	add.s32 	%r726, %r725, %r723;
	mul.lo.s32 	%r727, %r726, 30;
	sub.s32 	%r729, %r704, %r717;
	mov.u32 	%r730, 0;
	max.s32 	%r731, %r730, %r729;
	min.s32 	%r732, %r704, %r722;
	mad.lo.s32 	%r733, %r724, 360, %r727;
	add.s32 	%r734, %r733, %r731;
	add.s32 	%r735, %r734, %r732;
	add.s32 	%r2075, %r735, -30;
	bra.uni 	BB37_89;

BB37_87:
	sub.s32 	%r2075, %r719, %r715;

BB37_89:
	cvt.rn.f64.s32	%fd911, %r2075;
	div.rn.f64 	%fd86, %fd911, 0d4076800000000000;
	setp.eq.s32	%p127, %r4, 0;
	@%p127 bra 	BB37_109;
	bra.uni 	BB37_90;

BB37_109:
	fma.rn.f64 	%fd2008, %fd2, %fd86, 0d3FF0000000000000;
	bra.uni 	BB37_110;

BB37_90:
	setp.eq.s32	%p128, %r4, 1;
	@%p128 bra 	BB37_95;
	bra.uni 	BB37_91;

BB37_95:
	mul.f64 	%fd91, %fd3, %fd86;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r77}, %fd91;
	}
	bfe.u32 	%r748, %r77, 20, 11;
	add.s32 	%r749, %r748, -1012;
	mov.b64 	 %rd56, %fd91;
	shl.b64 	%rd7, %rd56, %r749;
	setp.eq.s64	%p133, %rd7, -9223372036854775808;
	abs.f64 	%fd92, %fd81;
	// Callseq Start 114
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd92;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd91;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2007, [retval0+0];
	
	//{
	}// Callseq End 114
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd81;
	}
	setp.lt.s32	%p134, %r78, 0;
	and.pred  	%p4, %p134, %p133;
	@!%p4 bra 	BB37_97;
	bra.uni 	BB37_96;

BB37_96:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r750}, %fd2007;
	}
	xor.b32  	%r751, %r750, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r752, %temp}, %fd2007;
	}
	mov.b64 	%fd2007, {%r752, %r751};

BB37_97:
	mov.f64 	%fd2006, %fd2007;
	setp.eq.f64	%p135, %fd81, 0d0000000000000000;
	@%p135 bra 	BB37_100;
	bra.uni 	BB37_98;

BB37_100:
	selp.b32	%r753, %r78, 0, %p133;
	or.b32  	%r754, %r753, 2146435072;
	setp.lt.s32	%p139, %r77, 0;
	selp.b32	%r755, %r754, %r753, %p139;
	mov.u32 	%r756, 0;
	mov.b64 	%fd2006, {%r756, %r755};
	bra.uni 	BB37_101;

BB37_91:
	mov.f64 	%fd2008, 0d0000000000000000;
	setp.ne.s32	%p129, %r4, 2;
	@%p129 bra 	BB37_110;

	mul.f64 	%fd87, %fd2, %fd86;
	mov.f64 	%fd913, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd914, %fd87, %fd913;
	mov.f64 	%fd915, 0d4338000000000000;
	add.rn.f64 	%fd916, %fd914, %fd915;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r74, %temp}, %fd916;
	}
	mov.f64 	%fd917, 0dC338000000000000;
	add.rn.f64 	%fd918, %fd916, %fd917;
	mov.f64 	%fd919, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd920, %fd918, %fd919, %fd87;
	mov.f64 	%fd921, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd922, %fd918, %fd921, %fd920;
	mov.f64 	%fd923, 0d3E928AF3FCA213EA;
	mov.f64 	%fd924, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd925, %fd924, %fd922, %fd923;
	mov.f64 	%fd926, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd927, %fd925, %fd922, %fd926;
	mov.f64 	%fd928, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd929, %fd927, %fd922, %fd928;
	mov.f64 	%fd930, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd931, %fd929, %fd922, %fd930;
	mov.f64 	%fd932, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd933, %fd931, %fd922, %fd932;
	mov.f64 	%fd934, 0d3F81111111122322;
	fma.rn.f64 	%fd935, %fd933, %fd922, %fd934;
	mov.f64 	%fd936, 0d3FA55555555502A1;
	fma.rn.f64 	%fd937, %fd935, %fd922, %fd936;
	mov.f64 	%fd938, 0d3FC5555555555511;
	fma.rn.f64 	%fd939, %fd937, %fd922, %fd938;
	mov.f64 	%fd940, 0d3FE000000000000B;
	fma.rn.f64 	%fd941, %fd939, %fd922, %fd940;
	mov.f64 	%fd942, 0d3FF0000000000000;
	fma.rn.f64 	%fd943, %fd941, %fd922, %fd942;
	fma.rn.f64 	%fd944, %fd943, %fd922, %fd942;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r75, %temp}, %fd944;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r76}, %fd944;
	}
	shl.b32 	%r736, %r74, 20;
	add.s32 	%r737, %r76, %r736;
	mov.b64 	%fd2008, {%r75, %r737};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r738}, %fd87;
	}
	mov.b32 	 %f32, %r738;
	abs.f32 	%f4, %f32;
	setp.lt.f32	%p130, %f4, 0f4086232B;
	@%p130 bra 	BB37_110;

	setp.lt.f64	%p131, %fd87, 0d0000000000000000;
	add.f64 	%fd945, %fd87, 0d7FF0000000000000;
	selp.f64	%fd2008, 0d0000000000000000, %fd945, %p131;
	setp.geu.f32	%p132, %f4, 0f40874800;
	@%p132 bra 	BB37_110;

	shr.u32 	%r739, %r74, 31;
	add.s32 	%r740, %r74, %r739;
	shr.s32 	%r741, %r740, 1;
	shl.b32 	%r742, %r741, 20;
	add.s32 	%r743, %r742, %r76;
	mov.b64 	%fd946, {%r75, %r743};
	sub.s32 	%r744, %r74, %r741;
	shl.b32 	%r745, %r744, 20;
	add.s32 	%r746, %r745, 1072693248;
	mov.u32 	%r747, 0;
	mov.b64 	%fd947, {%r747, %r746};
	mul.f64 	%fd2008, %fd946, %fd947;
	bra.uni 	BB37_110;

BB37_98:
	setp.gt.s32	%p136, %r78, -1;
	@%p136 bra 	BB37_101;

	cvt.rzi.f64.f64	%fd948, %fd91;
	setp.neu.f64	%p137, %fd948, %fd91;
	selp.f64	%fd2006, 0dFFF8000000000000, %fd2006, %p137;

BB37_101:
	mov.f64 	%fd98, %fd2006;
	add.f64 	%fd99, %fd91, %fd81;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r757}, %fd99;
	}
	and.b32  	%r758, %r757, 2146435072;
	setp.ne.s32	%p140, %r758, 2146435072;
	mov.f64 	%fd2005, %fd98;
	@%p140 bra 	BB37_108;

	setp.gtu.f64	%p141, %fd92, 0d7FF0000000000000;
	mov.f64 	%fd2005, %fd99;
	@%p141 bra 	BB37_108;

	abs.f64 	%fd100, %fd91;
	setp.gtu.f64	%p142, %fd100, 0d7FF0000000000000;
	mov.f64 	%fd2004, %fd99;
	mov.f64 	%fd2005, %fd2004;
	@%p142 bra 	BB37_108;

	setp.eq.f64	%p143, %fd100, 0d7FF0000000000000;
	@%p143 bra 	BB37_107;
	bra.uni 	BB37_105;

BB37_107:
	setp.eq.f64	%p145, %fd81, 0dBFF0000000000000;
	setp.gt.f64	%p146, %fd92, 0d3FF0000000000000;
	selp.b32	%r765, 2146435072, 0, %p146;
	xor.b32  	%r766, %r765, 2146435072;
	setp.lt.s32	%p147, %r77, 0;
	selp.b32	%r767, %r766, %r765, %p147;
	selp.b32	%r768, 1072693248, %r767, %p145;
	mov.u32 	%r769, 0;
	mov.b64 	%fd2005, {%r769, %r768};
	bra.uni 	BB37_108;

BB37_105:
	setp.neu.f64	%p144, %fd92, 0d7FF0000000000000;
	mov.f64 	%fd2005, %fd98;
	@%p144 bra 	BB37_108;

	shr.s32 	%r759, %r77, 31;
	and.b32  	%r760, %r759, -2146435072;
	add.s32 	%r761, %r760, 2146435072;
	or.b32  	%r762, %r761, -2147483648;
	selp.b32	%r763, %r762, %r761, %p4;
	mov.u32 	%r764, 0;
	mov.b64 	%fd2005, {%r764, %r763};

BB37_108:
	setp.eq.f64	%p148, %fd91, 0d0000000000000000;
	setp.eq.f64	%p149, %fd81, 0d3FF0000000000000;
	or.pred  	%p150, %p149, %p148;
	selp.f64	%fd2008, 0d3FF0000000000000, %fd2005, %p150;

BB37_110:
	add.f64 	%fd949, %fd2008, 0dBFF0000000000000;
	mul.f64 	%fd2009, %fd949, 0d4059000000000000;

BB37_111:
	and.b16  	%rs34, %rs55, 255;
	setp.eq.s16	%p151, %rs34, 0;
	@%p151 bra 	BB37_136;
	bra.uni 	BB37_112;

BB37_136:
	setp.eq.s32	%p180, %r1, 0;
	@%p180 bra 	BB37_138;
	bra.uni 	BB37_137;

BB37_138:
	setp.lt.s32	%p181, %r2072, 30;
	setp.eq.s32	%p182, %r713, 31;
	and.pred  	%p183, %p182, %p181;
	selp.b32	%r817, 1, %r713, %p183;
	selp.u32	%r818, 1, 0, %p183;
	sub.s32 	%r819, %r710, %r2073;
	sub.s32 	%r820, %r712, %r2071;
	add.s32 	%r821, %r820, %r818;
	mul.lo.s32 	%r822, %r821, 30;
	sub.s32 	%r824, %r704, %r2072;
	mov.u32 	%r825, 0;
	max.s32 	%r826, %r825, %r824;
	min.s32 	%r827, %r704, %r817;
	mad.lo.s32 	%r828, %r819, 360, %r822;
	add.s32 	%r829, %r828, %r826;
	add.s32 	%r830, %r829, %r827;
	add.s32 	%r2077, %r830, -30;
	bra.uni 	BB37_139;

BB37_112:
	setp.eq.s32	%p152, %r1, 0;
	@%p152 bra 	BB37_114;
	bra.uni 	BB37_113;

BB37_114:
	setp.lt.s32	%p153, %r3, 30;
	setp.eq.s32	%p154, %r713, 31;
	and.pred  	%p155, %p154, %p153;
	selp.b32	%r770, 1, %r713, %p155;
	selp.u32	%r771, 1, 0, %p155;
	sub.s32 	%r772, %r710, %r526;
	sub.s32 	%r773, %r712, %r524;
	add.s32 	%r774, %r773, %r771;
	mul.lo.s32 	%r775, %r774, 30;
	min.s32 	%r777, %r704, %r770;
	mad.lo.s32 	%r778, %r772, 360, %r775;
	mov.u32 	%r779, 0;
	max.s32 	%r780, %r779, %r52;
	add.s32 	%r781, %r778, %r780;
	add.s32 	%r782, %r781, %r777;
	add.s32 	%r2076, %r782, -30;
	bra.uni 	BB37_115;

BB37_137:
	sub.s32 	%r2077, %r711, %r2074;

BB37_139:
	cvt.rn.f64.s32	%fd988, %r2077;
	div.rn.f64 	%fd129, %fd988, 0d4076800000000000;
	setp.eq.s32	%p184, %r2, 0;
	@%p184 bra 	BB37_159;
	bra.uni 	BB37_140;

BB37_159:
	fma.rn.f64 	%fd2024, %fd2294, %fd129, 0d3FF0000000000000;
	bra.uni 	BB37_160;

BB37_113:
	sub.s32 	%r2076, %r711, %r527;

BB37_115:
	cvt.rn.f64.s32	%fd950, %r2076;
	div.rn.f64 	%fd109, %fd950, 0d4076800000000000;
	setp.eq.s32	%p156, %r2, 0;
	@%p156 bra 	BB37_135;
	bra.uni 	BB37_116;

BB37_135:
	fma.rn.f64 	%fd2024, %fd2294, %fd109, 0d3FF0000000000000;
	bra.uni 	BB37_160;

BB37_140:
	setp.eq.s32	%p185, %r2, 1;
	@%p185 bra 	BB37_145;
	bra.uni 	BB37_141;

BB37_145:
	mul.f64 	%fd134, %fd1, %fd129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r94}, %fd134;
	}
	bfe.u32 	%r843, %r94, 20, 11;
	add.s32 	%r844, %r843, -1012;
	mov.b64 	 %rd58, %fd134;
	shl.b64 	%rd9, %rd58, %r844;
	setp.eq.s64	%p190, %rd9, -9223372036854775808;
	abs.f64 	%fd135, %fd82;
	// Callseq Start 116
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd135;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd134;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2023, [retval0+0];
	
	//{
	}// Callseq End 116
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r95}, %fd82;
	}
	setp.lt.s32	%p191, %r95, 0;
	and.pred  	%p6, %p191, %p190;
	@!%p6 bra 	BB37_147;
	bra.uni 	BB37_146;

BB37_146:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r845}, %fd2023;
	}
	xor.b32  	%r846, %r845, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r847, %temp}, %fd2023;
	}
	mov.b64 	%fd2023, {%r847, %r846};

BB37_147:
	mov.f64 	%fd2022, %fd2023;
	setp.eq.f64	%p192, %fd82, 0d0000000000000000;
	@%p192 bra 	BB37_150;
	bra.uni 	BB37_148;

BB37_150:
	selp.b32	%r848, %r95, 0, %p190;
	or.b32  	%r849, %r848, 2146435072;
	setp.lt.s32	%p196, %r94, 0;
	selp.b32	%r850, %r849, %r848, %p196;
	mov.u32 	%r851, 0;
	mov.b64 	%fd2022, {%r851, %r850};
	bra.uni 	BB37_151;

BB37_116:
	setp.eq.s32	%p157, %r2, 1;
	@%p157 bra 	BB37_121;
	bra.uni 	BB37_117;

BB37_121:
	mul.f64 	%fd114, %fd1, %fd109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd114;
	}
	bfe.u32 	%r795, %r86, 20, 11;
	add.s32 	%r796, %r795, -1012;
	mov.b64 	 %rd57, %fd114;
	shl.b64 	%rd8, %rd57, %r796;
	setp.eq.s64	%p162, %rd8, -9223372036854775808;
	abs.f64 	%fd115, %fd82;
	// Callseq Start 115
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd115;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd114;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2016, [retval0+0];
	
	//{
	}// Callseq End 115
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r87}, %fd82;
	}
	setp.lt.s32	%p163, %r87, 0;
	and.pred  	%p5, %p163, %p162;
	@!%p5 bra 	BB37_123;
	bra.uni 	BB37_122;

BB37_122:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r797}, %fd2016;
	}
	xor.b32  	%r798, %r797, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r799, %temp}, %fd2016;
	}
	mov.b64 	%fd2016, {%r799, %r798};

BB37_123:
	mov.f64 	%fd2015, %fd2016;
	setp.eq.f64	%p164, %fd82, 0d0000000000000000;
	@%p164 bra 	BB37_126;
	bra.uni 	BB37_124;

BB37_126:
	selp.b32	%r800, %r87, 0, %p162;
	or.b32  	%r801, %r800, 2146435072;
	setp.lt.s32	%p168, %r86, 0;
	selp.b32	%r802, %r801, %r800, %p168;
	mov.u32 	%r803, 0;
	mov.b64 	%fd2015, {%r803, %r802};
	bra.uni 	BB37_127;

BB37_141:
	mov.f64 	%fd2024, 0d0000000000000000;
	setp.ne.s32	%p186, %r2, 2;
	@%p186 bra 	BB37_160;

	mul.f64 	%fd130, %fd2294, %fd129;
	mov.f64 	%fd990, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd991, %fd130, %fd990;
	mov.f64 	%fd992, 0d4338000000000000;
	add.rn.f64 	%fd993, %fd991, %fd992;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r91, %temp}, %fd993;
	}
	mov.f64 	%fd994, 0dC338000000000000;
	add.rn.f64 	%fd995, %fd993, %fd994;
	mov.f64 	%fd996, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd997, %fd995, %fd996, %fd130;
	mov.f64 	%fd998, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd999, %fd995, %fd998, %fd997;
	mov.f64 	%fd1000, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1001, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1002, %fd1001, %fd999, %fd1000;
	mov.f64 	%fd1003, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1004, %fd1002, %fd999, %fd1003;
	mov.f64 	%fd1005, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1006, %fd1004, %fd999, %fd1005;
	mov.f64 	%fd1007, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1008, %fd1006, %fd999, %fd1007;
	mov.f64 	%fd1009, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1010, %fd1008, %fd999, %fd1009;
	mov.f64 	%fd1011, 0d3F81111111122322;
	fma.rn.f64 	%fd1012, %fd1010, %fd999, %fd1011;
	mov.f64 	%fd1013, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1014, %fd1012, %fd999, %fd1013;
	mov.f64 	%fd1015, 0d3FC5555555555511;
	fma.rn.f64 	%fd1016, %fd1014, %fd999, %fd1015;
	mov.f64 	%fd1017, 0d3FE000000000000B;
	fma.rn.f64 	%fd1018, %fd1016, %fd999, %fd1017;
	mov.f64 	%fd1019, 0d3FF0000000000000;
	fma.rn.f64 	%fd1020, %fd1018, %fd999, %fd1019;
	fma.rn.f64 	%fd1021, %fd1020, %fd999, %fd1019;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r92, %temp}, %fd1021;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r93}, %fd1021;
	}
	shl.b32 	%r831, %r91, 20;
	add.s32 	%r832, %r93, %r831;
	mov.b64 	%fd2024, {%r92, %r832};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r833}, %fd130;
	}
	mov.b32 	 %f34, %r833;
	abs.f32 	%f6, %f34;
	setp.lt.f32	%p187, %f6, 0f4086232B;
	@%p187 bra 	BB37_160;

	setp.lt.f64	%p188, %fd130, 0d0000000000000000;
	add.f64 	%fd1022, %fd130, 0d7FF0000000000000;
	selp.f64	%fd2024, 0d0000000000000000, %fd1022, %p188;
	setp.geu.f32	%p189, %f6, 0f40874800;
	@%p189 bra 	BB37_160;

	shr.u32 	%r834, %r91, 31;
	add.s32 	%r835, %r91, %r834;
	shr.s32 	%r836, %r835, 1;
	shl.b32 	%r837, %r836, 20;
	add.s32 	%r838, %r837, %r93;
	mov.b64 	%fd1023, {%r92, %r838};
	sub.s32 	%r839, %r91, %r836;
	shl.b32 	%r840, %r839, 20;
	add.s32 	%r841, %r840, 1072693248;
	mov.u32 	%r842, 0;
	mov.b64 	%fd1024, {%r842, %r841};
	mul.f64 	%fd2024, %fd1023, %fd1024;
	bra.uni 	BB37_160;

BB37_117:
	mov.f64 	%fd2024, 0d0000000000000000;
	setp.ne.s32	%p158, %r2, 2;
	@%p158 bra 	BB37_160;

	mul.f64 	%fd110, %fd2294, %fd109;
	mov.f64 	%fd952, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd953, %fd110, %fd952;
	mov.f64 	%fd954, 0d4338000000000000;
	add.rn.f64 	%fd955, %fd953, %fd954;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r83, %temp}, %fd955;
	}
	mov.f64 	%fd956, 0dC338000000000000;
	add.rn.f64 	%fd957, %fd955, %fd956;
	mov.f64 	%fd958, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd959, %fd957, %fd958, %fd110;
	mov.f64 	%fd960, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd961, %fd957, %fd960, %fd959;
	mov.f64 	%fd962, 0d3E928AF3FCA213EA;
	mov.f64 	%fd963, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd964, %fd963, %fd961, %fd962;
	mov.f64 	%fd965, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd966, %fd964, %fd961, %fd965;
	mov.f64 	%fd967, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd968, %fd966, %fd961, %fd967;
	mov.f64 	%fd969, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd970, %fd968, %fd961, %fd969;
	mov.f64 	%fd971, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd972, %fd970, %fd961, %fd971;
	mov.f64 	%fd973, 0d3F81111111122322;
	fma.rn.f64 	%fd974, %fd972, %fd961, %fd973;
	mov.f64 	%fd975, 0d3FA55555555502A1;
	fma.rn.f64 	%fd976, %fd974, %fd961, %fd975;
	mov.f64 	%fd977, 0d3FC5555555555511;
	fma.rn.f64 	%fd978, %fd976, %fd961, %fd977;
	mov.f64 	%fd979, 0d3FE000000000000B;
	fma.rn.f64 	%fd980, %fd978, %fd961, %fd979;
	mov.f64 	%fd981, 0d3FF0000000000000;
	fma.rn.f64 	%fd982, %fd980, %fd961, %fd981;
	fma.rn.f64 	%fd983, %fd982, %fd961, %fd981;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r84, %temp}, %fd983;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd983;
	}
	shl.b32 	%r783, %r83, 20;
	add.s32 	%r784, %r85, %r783;
	mov.b64 	%fd2024, {%r84, %r784};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r785}, %fd110;
	}
	mov.b32 	 %f33, %r785;
	abs.f32 	%f5, %f33;
	setp.lt.f32	%p159, %f5, 0f4086232B;
	@%p159 bra 	BB37_160;

	setp.lt.f64	%p160, %fd110, 0d0000000000000000;
	add.f64 	%fd984, %fd110, 0d7FF0000000000000;
	selp.f64	%fd2024, 0d0000000000000000, %fd984, %p160;
	setp.geu.f32	%p161, %f5, 0f40874800;
	@%p161 bra 	BB37_160;

	shr.u32 	%r786, %r83, 31;
	add.s32 	%r787, %r83, %r786;
	shr.s32 	%r788, %r787, 1;
	shl.b32 	%r789, %r788, 20;
	add.s32 	%r790, %r789, %r85;
	mov.b64 	%fd985, {%r84, %r790};
	sub.s32 	%r791, %r83, %r788;
	shl.b32 	%r792, %r791, 20;
	add.s32 	%r793, %r792, 1072693248;
	mov.u32 	%r794, 0;
	mov.b64 	%fd986, {%r794, %r793};
	mul.f64 	%fd2024, %fd985, %fd986;
	bra.uni 	BB37_160;

BB37_148:
	setp.gt.s32	%p193, %r95, -1;
	@%p193 bra 	BB37_151;

	cvt.rzi.f64.f64	%fd1025, %fd134;
	setp.neu.f64	%p194, %fd1025, %fd134;
	selp.f64	%fd2022, 0dFFF8000000000000, %fd2022, %p194;

BB37_151:
	mov.f64 	%fd141, %fd2022;
	add.f64 	%fd142, %fd134, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r852}, %fd142;
	}
	and.b32  	%r853, %r852, 2146435072;
	setp.ne.s32	%p197, %r853, 2146435072;
	mov.f64 	%fd2021, %fd141;
	@%p197 bra 	BB37_158;

	setp.gtu.f64	%p198, %fd135, 0d7FF0000000000000;
	mov.f64 	%fd2021, %fd142;
	@%p198 bra 	BB37_158;

	abs.f64 	%fd143, %fd134;
	setp.gtu.f64	%p199, %fd143, 0d7FF0000000000000;
	mov.f64 	%fd2020, %fd142;
	mov.f64 	%fd2021, %fd2020;
	@%p199 bra 	BB37_158;

	setp.eq.f64	%p200, %fd143, 0d7FF0000000000000;
	@%p200 bra 	BB37_157;
	bra.uni 	BB37_155;

BB37_157:
	setp.eq.f64	%p202, %fd82, 0dBFF0000000000000;
	setp.gt.f64	%p203, %fd135, 0d3FF0000000000000;
	selp.b32	%r860, 2146435072, 0, %p203;
	xor.b32  	%r861, %r860, 2146435072;
	setp.lt.s32	%p204, %r94, 0;
	selp.b32	%r862, %r861, %r860, %p204;
	selp.b32	%r863, 1072693248, %r862, %p202;
	mov.u32 	%r864, 0;
	mov.b64 	%fd2021, {%r864, %r863};
	bra.uni 	BB37_158;

BB37_124:
	setp.gt.s32	%p165, %r87, -1;
	@%p165 bra 	BB37_127;

	cvt.rzi.f64.f64	%fd987, %fd114;
	setp.neu.f64	%p166, %fd987, %fd114;
	selp.f64	%fd2015, 0dFFF8000000000000, %fd2015, %p166;

BB37_127:
	mov.f64 	%fd121, %fd2015;
	add.f64 	%fd122, %fd114, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r804}, %fd122;
	}
	and.b32  	%r805, %r804, 2146435072;
	setp.ne.s32	%p169, %r805, 2146435072;
	mov.f64 	%fd2014, %fd121;
	@%p169 bra 	BB37_134;

	setp.gtu.f64	%p170, %fd115, 0d7FF0000000000000;
	mov.f64 	%fd2014, %fd122;
	@%p170 bra 	BB37_134;

	abs.f64 	%fd123, %fd114;
	setp.gtu.f64	%p171, %fd123, 0d7FF0000000000000;
	mov.f64 	%fd2013, %fd122;
	mov.f64 	%fd2014, %fd2013;
	@%p171 bra 	BB37_134;

	setp.eq.f64	%p172, %fd123, 0d7FF0000000000000;
	@%p172 bra 	BB37_133;
	bra.uni 	BB37_131;

BB37_133:
	setp.eq.f64	%p174, %fd82, 0dBFF0000000000000;
	setp.gt.f64	%p175, %fd115, 0d3FF0000000000000;
	selp.b32	%r812, 2146435072, 0, %p175;
	xor.b32  	%r813, %r812, 2146435072;
	setp.lt.s32	%p176, %r86, 0;
	selp.b32	%r814, %r813, %r812, %p176;
	selp.b32	%r815, 1072693248, %r814, %p174;
	mov.u32 	%r816, 0;
	mov.b64 	%fd2014, {%r816, %r815};
	bra.uni 	BB37_134;

BB37_155:
	setp.neu.f64	%p201, %fd135, 0d7FF0000000000000;
	mov.f64 	%fd2021, %fd141;
	@%p201 bra 	BB37_158;

	shr.s32 	%r854, %r94, 31;
	and.b32  	%r855, %r854, -2146435072;
	add.s32 	%r856, %r855, 2146435072;
	or.b32  	%r857, %r856, -2147483648;
	selp.b32	%r858, %r857, %r856, %p6;
	mov.u32 	%r859, 0;
	mov.b64 	%fd2021, {%r859, %r858};

BB37_158:
	setp.eq.f64	%p205, %fd134, 0d0000000000000000;
	setp.eq.f64	%p206, %fd82, 0d3FF0000000000000;
	or.pred  	%p207, %p206, %p205;
	selp.f64	%fd2024, 0d3FF0000000000000, %fd2021, %p207;
	bra.uni 	BB37_160;

BB37_131:
	setp.neu.f64	%p173, %fd115, 0d7FF0000000000000;
	mov.f64 	%fd2014, %fd121;
	@%p173 bra 	BB37_134;

	shr.s32 	%r806, %r86, 31;
	and.b32  	%r807, %r806, -2146435072;
	add.s32 	%r808, %r807, 2146435072;
	or.b32  	%r809, %r808, -2147483648;
	selp.b32	%r810, %r809, %r808, %p5;
	mov.u32 	%r811, 0;
	mov.b64 	%fd2014, {%r811, %r810};

BB37_134:
	setp.eq.f64	%p177, %fd114, 0d0000000000000000;
	setp.eq.f64	%p178, %fd82, 0d3FF0000000000000;
	or.pred  	%p179, %p178, %p177;
	selp.f64	%fd2024, 0d3FF0000000000000, %fd2014, %p179;

BB37_160:
	mov.u32 	%r2074, %r711;
	mov.u32 	%r2073, %r710;
	mov.u32 	%r2072, %r713;
	mov.u32 	%r2071, %r712;
	rcp.rn.f64 	%fd1026, %fd2024;
	mul.f64 	%fd2000, %fd2000, %fd1026;
	fma.rn.f64 	%fd2291, %fd2009, %fd2000, %fd2291;
	mov.u16 	%rs55, 0;

BB37_161:
	mov.f64 	%fd2290, %fd2291;
	add.s32 	%r2070, %r2070, 1;
	setp.lt.s32	%p208, %r2070, %r532;
	mov.f64 	%fd2277, %fd2290;
	mov.f64 	%fd2289, %fd2277;
	@%p208 bra 	BB37_84;

BB37_162:
	mov.f64 	%fd154, %fd2289;
	setp.lt.s32	%p209, %r516, 2;
	mov.f64 	%fd2288, %fd906;
	@%p209 bra 	BB37_802;

	ld.param.f64 	%fd2296, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_3];
	sub.f64 	%fd2026, %fd774, %fd154;
	div.rn.f64 	%fd1028, %fd2, %fd3;
	add.f64 	%fd156, %fd1028, 0d3FF0000000000000;
	mov.u32 	%r871, 30;
	sub.s32 	%r101, %r871, %r3;
	mov.u32 	%r2428, 2;
	mov.u32 	%r2078, -1;

BB37_164:
	mov.f64 	%fd2283, %fd2296;
	mov.f64 	%fd2278, %fd2294;
	mov.f64 	%fd2297, %fd2283;
	mov.f64 	%fd2295, %fd2278;
	mov.u32 	%r2421, %r2428;
	mov.u32 	%r2426, %r2421;
	mov.u32 	%r2409, %r2420;
	mov.u32 	%r2417, %r2409;
	mov.u32 	%r2393, %r2404;
	mov.u32 	%r2401, %r2393;
	mov.u32 	%r2377, %r2388;
	mov.u32 	%r2385, %r2377;
	mov.u32 	%r2361, %r2372;
	mov.u32 	%r2369, %r2361;
	mov.u32 	%r2341, %r2352;
	mov.u32 	%r2349, %r2341;
	mov.u32 	%r2325, %r2336;
	mov.u32 	%r2333, %r2325;
	mov.u32 	%r2309, %r2320;
	mov.u32 	%r2317, %r2309;
	mov.u32 	%r2293, %r2304;
	mov.u32 	%r2301, %r2293;
	mov.u32 	%r2273, %r2284;
	mov.u32 	%r2281, %r2273;
	mov.u32 	%r2257, %r2268;
	mov.u32 	%r2265, %r2257;
	mov.u32 	%r2241, %r2252;
	mov.u32 	%r2249, %r2241;
	mov.u32 	%r2225, %r2236;
	mov.u32 	%r2233, %r2225;
	mov.u32 	%r2205, %r2216;
	mov.u32 	%r2213, %r2205;
	mov.u32 	%r2189, %r2200;
	mov.u32 	%r2197, %r2189;
	mov.u32 	%r2173, %r2184;
	mov.u32 	%r2181, %r2173;
	mov.u32 	%r2157, %r2168;
	mov.u32 	%r2165, %r2157;
	mul.f64 	%fd1029, %fd2026, %fd2025;
	setp.gtu.f64	%p210, %fd1029, 0d0000000000000000;
	abs.f64 	%fd161, %fd2025;
	@%p210 bra 	BB37_471;
	bra.uni 	BB37_165;

BB37_471:
	abs.f64 	%fd461, %fd2026;
	setp.lt.f64	%p533, %fd161, %fd461;
	@%p533 bra 	BB37_719;
	bra.uni 	BB37_472;

BB37_719:
	sub.f64 	%fd1842, %fd2297, %fd2295;
	fma.rn.f64 	%fd2297, %fd1842, 0d3FF999999999999A, %fd2297;
	mov.f64 	%fd2268, 0d0000000000000000;
	mov.u32 	%r2368, %r2369;
	mov.u32 	%r2384, %r2385;
	mov.u32 	%r2400, %r2401;
	mov.u32 	%r2416, %r2417;
	@%p29 bra 	BB37_799;

	div.rn.f64 	%fd1845, %fd2297, %fd1;
	add.f64 	%fd688, %fd1845, 0d3FF0000000000000;
	mov.f64 	%fd2268, 0d0000000000000000;
	mov.f64 	%fd2243, 0d3FF0000000000000;
	mov.u16 	%rs61, 1;
	mov.u32 	%r2353, 0;
	mov.u32 	%r2370, %r2369;
	mov.u32 	%r2386, %r2385;
	mov.u32 	%r2402, %r2401;
	mov.u32 	%r2418, %r2417;

BB37_721:
	mov.u32 	%r2406, %r2418;
	mov.u32 	%r450, %r2406;
	mov.u32 	%r2390, %r2402;
	mov.u32 	%r449, %r2390;
	mov.u32 	%r2374, %r2386;
	mov.u32 	%r448, %r2374;
	mov.u32 	%r2358, %r2370;
	mov.u32 	%r447, %r2358;
	mul.wide.s32 	%rd92, %r2353, 56;
	add.s64 	%rd93, %rd48, %rd92;
	add.s64 	%rd44, %rd93, 12;
	ld.u32 	%r1898, [%rd93+12];
	setp.gt.s32	%p805, %r523, %r1898;
	mov.u32 	%r2371, %r447;
	mov.u32 	%r2387, %r448;
	mov.u32 	%r2403, %r449;
	mov.u32 	%r2419, %r450;
	@%p805 bra 	BB37_798;

	ld.v2.u32 	{%r1899, %r1900}, [%rd44+-4];
	mov.u32 	%r454, %r1900;
	mov.u32 	%r453, %r1899;
	ld.v2.u32 	{%r1901, %r1902}, [%rd44+-12];
	mov.u32 	%r452, %r1902;
	mov.u32 	%r451, %r1901;
	ld.f64 	%fd2252, [%rd44+36];
	setp.neu.f64	%p806, %fd2252, 0dBFF0000000000000;
	@%p806 bra 	BB37_748;

	setp.eq.s32	%p807, %r531, 0;
	ld.v2.u32 	{%r1903, %r1904}, [%rd44+12];
	ld.v2.u32 	{%r1905, %r1906}, [%rd44+4];
	ld.v2.u32 	{%r1907, %r1908}, [%rd44+28];
	ld.v2.u32 	{%r1909, %r1910}, [%rd44+20];
	@%p807 bra 	BB37_725;
	bra.uni 	BB37_724;

BB37_725:
	setp.lt.s32	%p808, %r1906, 30;
	setp.eq.s32	%p809, %r1910, 31;
	and.pred  	%p810, %p809, %p808;
	selp.b32	%r1911, 1, %r1910, %p810;
	selp.u32	%r1912, 1, 0, %p810;
	sub.s32 	%r1913, %r1907, %r1903;
	sub.s32 	%r1914, %r1909, %r1905;
	add.s32 	%r1915, %r1914, %r1912;
	mul.lo.s32 	%r1916, %r1915, 30;
	sub.s32 	%r1918, %r871, %r1906;
	mov.u32 	%r1919, 0;
	max.s32 	%r1920, %r1919, %r1918;
	min.s32 	%r1921, %r871, %r1911;
	mad.lo.s32 	%r1922, %r1913, 360, %r1916;
	add.s32 	%r1923, %r1922, %r1920;
	add.s32 	%r1924, %r1923, %r1921;
	add.s32 	%r2354, %r1924, -30;
	bra.uni 	BB37_726;

BB37_724:
	sub.s32 	%r2354, %r1908, %r1904;

BB37_726:
	cvt.rn.f64.s32	%fd1846, %r2354;
	div.rn.f64 	%fd692, %fd1846, 0d4076800000000000;
	setp.eq.s32	%p811, %r4, 0;
	@%p811 bra 	BB37_746;
	bra.uni 	BB37_727;

BB37_746:
	fma.rn.f64 	%fd2251, %fd2, %fd692, 0d3FF0000000000000;
	bra.uni 	BB37_747;

BB37_727:
	setp.eq.s32	%p812, %r4, 1;
	@%p812 bra 	BB37_732;
	bra.uni 	BB37_728;

BB37_732:
	mul.f64 	%fd697, %fd3, %fd692;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r469}, %fd697;
	}
	bfe.u32 	%r1937, %r469, 20, 11;
	add.s32 	%r1938, %r1937, -1012;
	mov.b64 	 %rd94, %fd697;
	shl.b64 	%rd45, %rd94, %r1938;
	setp.eq.s64	%p817, %rd45, -9223372036854775808;
	abs.f64 	%fd698, %fd156;
	// Callseq Start 136
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd698;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd697;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2250, [retval0+0];
	
	//{
	}// Callseq End 136
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r470}, %fd156;
	}
	setp.lt.s32	%p818, %r470, 0;
	and.pred  	%p26, %p818, %p817;
	@!%p26 bra 	BB37_734;
	bra.uni 	BB37_733;

BB37_733:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1939}, %fd2250;
	}
	xor.b32  	%r1940, %r1939, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1941, %temp}, %fd2250;
	}
	mov.b64 	%fd2250, {%r1941, %r1940};

BB37_734:
	mov.f64 	%fd2249, %fd2250;
	setp.eq.f64	%p819, %fd156, 0d0000000000000000;
	@%p819 bra 	BB37_737;
	bra.uni 	BB37_735;

BB37_737:
	selp.b32	%r1942, %r470, 0, %p817;
	or.b32  	%r1943, %r1942, 2146435072;
	setp.lt.s32	%p823, %r469, 0;
	selp.b32	%r1944, %r1943, %r1942, %p823;
	mov.u32 	%r1945, 0;
	mov.b64 	%fd2249, {%r1945, %r1944};
	bra.uni 	BB37_738;

BB37_728:
	mov.f64 	%fd2251, 0d0000000000000000;
	setp.ne.s32	%p813, %r4, 2;
	@%p813 bra 	BB37_747;

	mul.f64 	%fd693, %fd2, %fd692;
	mov.f64 	%fd1848, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1849, %fd693, %fd1848;
	mov.f64 	%fd1850, 0d4338000000000000;
	add.rn.f64 	%fd1851, %fd1849, %fd1850;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r466, %temp}, %fd1851;
	}
	mov.f64 	%fd1852, 0dC338000000000000;
	add.rn.f64 	%fd1853, %fd1851, %fd1852;
	mov.f64 	%fd1854, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1855, %fd1853, %fd1854, %fd693;
	mov.f64 	%fd1856, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1857, %fd1853, %fd1856, %fd1855;
	mov.f64 	%fd1858, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1859, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1860, %fd1859, %fd1857, %fd1858;
	mov.f64 	%fd1861, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1862, %fd1860, %fd1857, %fd1861;
	mov.f64 	%fd1863, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1864, %fd1862, %fd1857, %fd1863;
	mov.f64 	%fd1865, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1866, %fd1864, %fd1857, %fd1865;
	mov.f64 	%fd1867, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1868, %fd1866, %fd1857, %fd1867;
	mov.f64 	%fd1869, 0d3F81111111122322;
	fma.rn.f64 	%fd1870, %fd1868, %fd1857, %fd1869;
	mov.f64 	%fd1871, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1872, %fd1870, %fd1857, %fd1871;
	mov.f64 	%fd1873, 0d3FC5555555555511;
	fma.rn.f64 	%fd1874, %fd1872, %fd1857, %fd1873;
	mov.f64 	%fd1875, 0d3FE000000000000B;
	fma.rn.f64 	%fd1876, %fd1874, %fd1857, %fd1875;
	mov.f64 	%fd1877, 0d3FF0000000000000;
	fma.rn.f64 	%fd1878, %fd1876, %fd1857, %fd1877;
	fma.rn.f64 	%fd1879, %fd1878, %fd1857, %fd1877;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r467, %temp}, %fd1879;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r468}, %fd1879;
	}
	shl.b32 	%r1925, %r466, 20;
	add.s32 	%r1926, %r468, %r1925;
	mov.b64 	%fd2251, {%r467, %r1926};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1927}, %fd693;
	}
	mov.b32 	 %f54, %r1927;
	abs.f32 	%f26, %f54;
	setp.lt.f32	%p814, %f26, 0f4086232B;
	@%p814 bra 	BB37_747;

	setp.lt.f64	%p815, %fd693, 0d0000000000000000;
	add.f64 	%fd1880, %fd693, 0d7FF0000000000000;
	selp.f64	%fd2251, 0d0000000000000000, %fd1880, %p815;
	setp.geu.f32	%p816, %f26, 0f40874800;
	@%p816 bra 	BB37_747;

	shr.u32 	%r1928, %r466, 31;
	add.s32 	%r1929, %r466, %r1928;
	shr.s32 	%r1930, %r1929, 1;
	shl.b32 	%r1931, %r1930, 20;
	add.s32 	%r1932, %r1931, %r468;
	mov.b64 	%fd1881, {%r467, %r1932};
	sub.s32 	%r1933, %r466, %r1930;
	shl.b32 	%r1934, %r1933, 20;
	add.s32 	%r1935, %r1934, 1072693248;
	mov.u32 	%r1936, 0;
	mov.b64 	%fd1882, {%r1936, %r1935};
	mul.f64 	%fd2251, %fd1881, %fd1882;
	bra.uni 	BB37_747;

BB37_735:
	setp.gt.s32	%p820, %r470, -1;
	@%p820 bra 	BB37_738;

	cvt.rzi.f64.f64	%fd1883, %fd697;
	setp.neu.f64	%p821, %fd1883, %fd697;
	selp.f64	%fd2249, 0dFFF8000000000000, %fd2249, %p821;

BB37_738:
	mov.f64 	%fd704, %fd2249;
	add.f64 	%fd705, %fd697, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1946}, %fd705;
	}
	and.b32  	%r1947, %r1946, 2146435072;
	setp.ne.s32	%p824, %r1947, 2146435072;
	mov.f64 	%fd2248, %fd704;
	@%p824 bra 	BB37_745;

	setp.gtu.f64	%p825, %fd698, 0d7FF0000000000000;
	mov.f64 	%fd2248, %fd705;
	@%p825 bra 	BB37_745;

	abs.f64 	%fd706, %fd697;
	setp.gtu.f64	%p826, %fd706, 0d7FF0000000000000;
	mov.f64 	%fd2247, %fd705;
	mov.f64 	%fd2248, %fd2247;
	@%p826 bra 	BB37_745;

	setp.eq.f64	%p827, %fd706, 0d7FF0000000000000;
	@%p827 bra 	BB37_744;
	bra.uni 	BB37_742;

BB37_744:
	setp.eq.f64	%p829, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p830, %fd698, 0d3FF0000000000000;
	selp.b32	%r1954, 2146435072, 0, %p830;
	xor.b32  	%r1955, %r1954, 2146435072;
	setp.lt.s32	%p831, %r469, 0;
	selp.b32	%r1956, %r1955, %r1954, %p831;
	selp.b32	%r1957, 1072693248, %r1956, %p829;
	mov.u32 	%r1958, 0;
	mov.b64 	%fd2248, {%r1958, %r1957};
	bra.uni 	BB37_745;

BB37_742:
	setp.neu.f64	%p828, %fd698, 0d7FF0000000000000;
	mov.f64 	%fd2248, %fd704;
	@%p828 bra 	BB37_745;

	shr.s32 	%r1948, %r469, 31;
	and.b32  	%r1949, %r1948, -2146435072;
	add.s32 	%r1950, %r1949, 2146435072;
	or.b32  	%r1951, %r1950, -2147483648;
	selp.b32	%r1952, %r1951, %r1950, %p26;
	mov.u32 	%r1953, 0;
	mov.b64 	%fd2248, {%r1953, %r1952};

BB37_745:
	setp.eq.f64	%p832, %fd697, 0d0000000000000000;
	setp.eq.f64	%p833, %fd156, 0d3FF0000000000000;
	or.pred  	%p834, %p833, %p832;
	selp.f64	%fd2251, 0d3FF0000000000000, %fd2248, %p834;

BB37_747:
	add.f64 	%fd1884, %fd2251, 0dBFF0000000000000;
	mul.f64 	%fd2252, %fd1884, 0d4059000000000000;

BB37_748:
	and.b16  	%rs52, %rs61, 255;
	setp.eq.s16	%p835, %rs52, 0;
	@%p835 bra 	BB37_773;
	bra.uni 	BB37_749;

BB37_773:
	setp.eq.s32	%p864, %r1, 0;
	@%p864 bra 	BB37_775;
	bra.uni 	BB37_774;

BB37_775:
	setp.lt.s32	%p865, %r448, 30;
	setp.eq.s32	%p866, %r1902, 31;
	and.pred  	%p867, %p866, %p865;
	selp.b32	%r2006, 1, %r1902, %p867;
	selp.u32	%r2007, 1, 0, %p867;
	sub.s32 	%r2008, %r1899, %r449;
	sub.s32 	%r2009, %r1901, %r447;
	add.s32 	%r2010, %r2009, %r2007;
	mul.lo.s32 	%r2011, %r2010, 30;
	sub.s32 	%r2013, %r871, %r448;
	mov.u32 	%r2014, 0;
	max.s32 	%r2015, %r2014, %r2013;
	min.s32 	%r2016, %r871, %r2006;
	mad.lo.s32 	%r2017, %r2008, 360, %r2011;
	add.s32 	%r2018, %r2017, %r2015;
	add.s32 	%r2019, %r2018, %r2016;
	add.s32 	%r2356, %r2019, -30;
	bra.uni 	BB37_776;

BB37_749:
	setp.eq.s32	%p836, %r1, 0;
	@%p836 bra 	BB37_751;
	bra.uni 	BB37_750;

BB37_751:
	setp.lt.s32	%p837, %r3, 30;
	setp.eq.s32	%p838, %r1902, 31;
	and.pred  	%p839, %p838, %p837;
	selp.b32	%r1959, 1, %r1902, %p839;
	selp.u32	%r1960, 1, 0, %p839;
	sub.s32 	%r1961, %r1899, %r526;
	sub.s32 	%r1962, %r1901, %r524;
	add.s32 	%r1963, %r1962, %r1960;
	mul.lo.s32 	%r1964, %r1963, 30;
	min.s32 	%r1966, %r871, %r1959;
	mad.lo.s32 	%r1967, %r1961, 360, %r1964;
	mov.u32 	%r1968, 0;
	max.s32 	%r1969, %r1968, %r101;
	add.s32 	%r1970, %r1967, %r1969;
	add.s32 	%r1971, %r1970, %r1966;
	add.s32 	%r2355, %r1971, -30;
	bra.uni 	BB37_752;

BB37_774:
	sub.s32 	%r2356, %r1900, %r450;

BB37_776:
	cvt.rn.f64.s32	%fd1923, %r2356;
	div.rn.f64 	%fd735, %fd1923, 0d4076800000000000;
	setp.eq.s32	%p868, %r2, 0;
	@%p868 bra 	BB37_796;
	bra.uni 	BB37_777;

BB37_796:
	fma.rn.f64 	%fd2267, %fd2297, %fd735, 0d3FF0000000000000;
	bra.uni 	BB37_797;

BB37_750:
	sub.s32 	%r2355, %r1900, %r527;

BB37_752:
	cvt.rn.f64.s32	%fd1885, %r2355;
	div.rn.f64 	%fd715, %fd1885, 0d4076800000000000;
	setp.eq.s32	%p840, %r2, 0;
	@%p840 bra 	BB37_772;
	bra.uni 	BB37_753;

BB37_772:
	fma.rn.f64 	%fd2267, %fd2297, %fd715, 0d3FF0000000000000;
	bra.uni 	BB37_797;

BB37_777:
	setp.eq.s32	%p869, %r2, 1;
	@%p869 bra 	BB37_782;
	bra.uni 	BB37_778;

BB37_782:
	mul.f64 	%fd740, %fd1, %fd735;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r486}, %fd740;
	}
	bfe.u32 	%r2032, %r486, 20, 11;
	add.s32 	%r2033, %r2032, -1012;
	mov.b64 	 %rd96, %fd740;
	shl.b64 	%rd47, %rd96, %r2033;
	setp.eq.s64	%p874, %rd47, -9223372036854775808;
	abs.f64 	%fd741, %fd688;
	// Callseq Start 138
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd741;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd740;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2266, [retval0+0];
	
	//{
	}// Callseq End 138
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r487}, %fd688;
	}
	setp.lt.s32	%p875, %r487, 0;
	and.pred  	%p28, %p875, %p874;
	@!%p28 bra 	BB37_784;
	bra.uni 	BB37_783;

BB37_783:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2034}, %fd2266;
	}
	xor.b32  	%r2035, %r2034, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2036, %temp}, %fd2266;
	}
	mov.b64 	%fd2266, {%r2036, %r2035};

BB37_784:
	mov.f64 	%fd2265, %fd2266;
	setp.eq.f64	%p876, %fd688, 0d0000000000000000;
	@%p876 bra 	BB37_787;
	bra.uni 	BB37_785;

BB37_787:
	selp.b32	%r2037, %r487, 0, %p874;
	or.b32  	%r2038, %r2037, 2146435072;
	setp.lt.s32	%p880, %r486, 0;
	selp.b32	%r2039, %r2038, %r2037, %p880;
	mov.u32 	%r2040, 0;
	mov.b64 	%fd2265, {%r2040, %r2039};
	bra.uni 	BB37_788;

BB37_753:
	setp.eq.s32	%p841, %r2, 1;
	@%p841 bra 	BB37_758;
	bra.uni 	BB37_754;

BB37_758:
	mul.f64 	%fd720, %fd1, %fd715;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r478}, %fd720;
	}
	bfe.u32 	%r1984, %r478, 20, 11;
	add.s32 	%r1985, %r1984, -1012;
	mov.b64 	 %rd95, %fd720;
	shl.b64 	%rd46, %rd95, %r1985;
	setp.eq.s64	%p846, %rd46, -9223372036854775808;
	abs.f64 	%fd721, %fd688;
	// Callseq Start 137
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd721;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd720;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2259, [retval0+0];
	
	//{
	}// Callseq End 137
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r479}, %fd688;
	}
	setp.lt.s32	%p847, %r479, 0;
	and.pred  	%p27, %p847, %p846;
	@!%p27 bra 	BB37_760;
	bra.uni 	BB37_759;

BB37_759:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1986}, %fd2259;
	}
	xor.b32  	%r1987, %r1986, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1988, %temp}, %fd2259;
	}
	mov.b64 	%fd2259, {%r1988, %r1987};

BB37_760:
	mov.f64 	%fd2258, %fd2259;
	setp.eq.f64	%p848, %fd688, 0d0000000000000000;
	@%p848 bra 	BB37_763;
	bra.uni 	BB37_761;

BB37_763:
	selp.b32	%r1989, %r479, 0, %p846;
	or.b32  	%r1990, %r1989, 2146435072;
	setp.lt.s32	%p852, %r478, 0;
	selp.b32	%r1991, %r1990, %r1989, %p852;
	mov.u32 	%r1992, 0;
	mov.b64 	%fd2258, {%r1992, %r1991};
	bra.uni 	BB37_764;

BB37_778:
	mov.f64 	%fd2267, 0d0000000000000000;
	setp.ne.s32	%p870, %r2, 2;
	@%p870 bra 	BB37_797;

	mul.f64 	%fd736, %fd2297, %fd735;
	mov.f64 	%fd1925, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1926, %fd736, %fd1925;
	mov.f64 	%fd1927, 0d4338000000000000;
	add.rn.f64 	%fd1928, %fd1926, %fd1927;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r483, %temp}, %fd1928;
	}
	mov.f64 	%fd1929, 0dC338000000000000;
	add.rn.f64 	%fd1930, %fd1928, %fd1929;
	mov.f64 	%fd1931, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1932, %fd1930, %fd1931, %fd736;
	mov.f64 	%fd1933, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1934, %fd1930, %fd1933, %fd1932;
	mov.f64 	%fd1935, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1936, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1937, %fd1936, %fd1934, %fd1935;
	mov.f64 	%fd1938, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1939, %fd1937, %fd1934, %fd1938;
	mov.f64 	%fd1940, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1941, %fd1939, %fd1934, %fd1940;
	mov.f64 	%fd1942, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1943, %fd1941, %fd1934, %fd1942;
	mov.f64 	%fd1944, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1945, %fd1943, %fd1934, %fd1944;
	mov.f64 	%fd1946, 0d3F81111111122322;
	fma.rn.f64 	%fd1947, %fd1945, %fd1934, %fd1946;
	mov.f64 	%fd1948, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1949, %fd1947, %fd1934, %fd1948;
	mov.f64 	%fd1950, 0d3FC5555555555511;
	fma.rn.f64 	%fd1951, %fd1949, %fd1934, %fd1950;
	mov.f64 	%fd1952, 0d3FE000000000000B;
	fma.rn.f64 	%fd1953, %fd1951, %fd1934, %fd1952;
	mov.f64 	%fd1954, 0d3FF0000000000000;
	fma.rn.f64 	%fd1955, %fd1953, %fd1934, %fd1954;
	fma.rn.f64 	%fd1956, %fd1955, %fd1934, %fd1954;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r484, %temp}, %fd1956;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r485}, %fd1956;
	}
	shl.b32 	%r2020, %r483, 20;
	add.s32 	%r2021, %r485, %r2020;
	mov.b64 	%fd2267, {%r484, %r2021};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2022}, %fd736;
	}
	mov.b32 	 %f56, %r2022;
	abs.f32 	%f28, %f56;
	setp.lt.f32	%p871, %f28, 0f4086232B;
	@%p871 bra 	BB37_797;

	setp.lt.f64	%p872, %fd736, 0d0000000000000000;
	add.f64 	%fd1957, %fd736, 0d7FF0000000000000;
	selp.f64	%fd2267, 0d0000000000000000, %fd1957, %p872;
	setp.geu.f32	%p873, %f28, 0f40874800;
	@%p873 bra 	BB37_797;

	shr.u32 	%r2023, %r483, 31;
	add.s32 	%r2024, %r483, %r2023;
	shr.s32 	%r2025, %r2024, 1;
	shl.b32 	%r2026, %r2025, 20;
	add.s32 	%r2027, %r2026, %r485;
	mov.b64 	%fd1958, {%r484, %r2027};
	sub.s32 	%r2028, %r483, %r2025;
	shl.b32 	%r2029, %r2028, 20;
	add.s32 	%r2030, %r2029, 1072693248;
	mov.u32 	%r2031, 0;
	mov.b64 	%fd1959, {%r2031, %r2030};
	mul.f64 	%fd2267, %fd1958, %fd1959;
	bra.uni 	BB37_797;

BB37_754:
	mov.f64 	%fd2267, 0d0000000000000000;
	setp.ne.s32	%p842, %r2, 2;
	@%p842 bra 	BB37_797;

	mul.f64 	%fd716, %fd2297, %fd715;
	mov.f64 	%fd1887, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1888, %fd716, %fd1887;
	mov.f64 	%fd1889, 0d4338000000000000;
	add.rn.f64 	%fd1890, %fd1888, %fd1889;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r475, %temp}, %fd1890;
	}
	mov.f64 	%fd1891, 0dC338000000000000;
	add.rn.f64 	%fd1892, %fd1890, %fd1891;
	mov.f64 	%fd1893, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1894, %fd1892, %fd1893, %fd716;
	mov.f64 	%fd1895, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1896, %fd1892, %fd1895, %fd1894;
	mov.f64 	%fd1897, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1898, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1899, %fd1898, %fd1896, %fd1897;
	mov.f64 	%fd1900, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1901, %fd1899, %fd1896, %fd1900;
	mov.f64 	%fd1902, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1903, %fd1901, %fd1896, %fd1902;
	mov.f64 	%fd1904, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1905, %fd1903, %fd1896, %fd1904;
	mov.f64 	%fd1906, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1907, %fd1905, %fd1896, %fd1906;
	mov.f64 	%fd1908, 0d3F81111111122322;
	fma.rn.f64 	%fd1909, %fd1907, %fd1896, %fd1908;
	mov.f64 	%fd1910, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1911, %fd1909, %fd1896, %fd1910;
	mov.f64 	%fd1912, 0d3FC5555555555511;
	fma.rn.f64 	%fd1913, %fd1911, %fd1896, %fd1912;
	mov.f64 	%fd1914, 0d3FE000000000000B;
	fma.rn.f64 	%fd1915, %fd1913, %fd1896, %fd1914;
	mov.f64 	%fd1916, 0d3FF0000000000000;
	fma.rn.f64 	%fd1917, %fd1915, %fd1896, %fd1916;
	fma.rn.f64 	%fd1918, %fd1917, %fd1896, %fd1916;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r476, %temp}, %fd1918;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r477}, %fd1918;
	}
	shl.b32 	%r1972, %r475, 20;
	add.s32 	%r1973, %r477, %r1972;
	mov.b64 	%fd2267, {%r476, %r1973};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1974}, %fd716;
	}
	mov.b32 	 %f55, %r1974;
	abs.f32 	%f27, %f55;
	setp.lt.f32	%p843, %f27, 0f4086232B;
	@%p843 bra 	BB37_797;

	setp.lt.f64	%p844, %fd716, 0d0000000000000000;
	add.f64 	%fd1919, %fd716, 0d7FF0000000000000;
	selp.f64	%fd2267, 0d0000000000000000, %fd1919, %p844;
	setp.geu.f32	%p845, %f27, 0f40874800;
	@%p845 bra 	BB37_797;

	shr.u32 	%r1975, %r475, 31;
	add.s32 	%r1976, %r475, %r1975;
	shr.s32 	%r1977, %r1976, 1;
	shl.b32 	%r1978, %r1977, 20;
	add.s32 	%r1979, %r1978, %r477;
	mov.b64 	%fd1920, {%r476, %r1979};
	sub.s32 	%r1980, %r475, %r1977;
	shl.b32 	%r1981, %r1980, 20;
	add.s32 	%r1982, %r1981, 1072693248;
	mov.u32 	%r1983, 0;
	mov.b64 	%fd1921, {%r1983, %r1982};
	mul.f64 	%fd2267, %fd1920, %fd1921;
	bra.uni 	BB37_797;

BB37_785:
	setp.gt.s32	%p877, %r487, -1;
	@%p877 bra 	BB37_788;

	cvt.rzi.f64.f64	%fd1960, %fd740;
	setp.neu.f64	%p878, %fd1960, %fd740;
	selp.f64	%fd2265, 0dFFF8000000000000, %fd2265, %p878;

BB37_788:
	mov.f64 	%fd747, %fd2265;
	add.f64 	%fd748, %fd740, %fd688;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2041}, %fd748;
	}
	and.b32  	%r2042, %r2041, 2146435072;
	setp.ne.s32	%p881, %r2042, 2146435072;
	mov.f64 	%fd2264, %fd747;
	@%p881 bra 	BB37_795;

	setp.gtu.f64	%p882, %fd741, 0d7FF0000000000000;
	mov.f64 	%fd2264, %fd748;
	@%p882 bra 	BB37_795;

	abs.f64 	%fd749, %fd740;
	setp.gtu.f64	%p883, %fd749, 0d7FF0000000000000;
	mov.f64 	%fd2263, %fd748;
	mov.f64 	%fd2264, %fd2263;
	@%p883 bra 	BB37_795;

	setp.eq.f64	%p884, %fd749, 0d7FF0000000000000;
	@%p884 bra 	BB37_794;
	bra.uni 	BB37_792;

BB37_794:
	setp.eq.f64	%p886, %fd688, 0dBFF0000000000000;
	setp.gt.f64	%p887, %fd741, 0d3FF0000000000000;
	selp.b32	%r2049, 2146435072, 0, %p887;
	xor.b32  	%r2050, %r2049, 2146435072;
	setp.lt.s32	%p888, %r486, 0;
	selp.b32	%r2051, %r2050, %r2049, %p888;
	selp.b32	%r2052, 1072693248, %r2051, %p886;
	mov.u32 	%r2053, 0;
	mov.b64 	%fd2264, {%r2053, %r2052};
	bra.uni 	BB37_795;

BB37_761:
	setp.gt.s32	%p849, %r479, -1;
	@%p849 bra 	BB37_764;

	cvt.rzi.f64.f64	%fd1922, %fd720;
	setp.neu.f64	%p850, %fd1922, %fd720;
	selp.f64	%fd2258, 0dFFF8000000000000, %fd2258, %p850;

BB37_764:
	mov.f64 	%fd727, %fd2258;
	add.f64 	%fd728, %fd720, %fd688;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1993}, %fd728;
	}
	and.b32  	%r1994, %r1993, 2146435072;
	setp.ne.s32	%p853, %r1994, 2146435072;
	mov.f64 	%fd2257, %fd727;
	@%p853 bra 	BB37_771;

	setp.gtu.f64	%p854, %fd721, 0d7FF0000000000000;
	mov.f64 	%fd2257, %fd728;
	@%p854 bra 	BB37_771;

	abs.f64 	%fd729, %fd720;
	setp.gtu.f64	%p855, %fd729, 0d7FF0000000000000;
	mov.f64 	%fd2256, %fd728;
	mov.f64 	%fd2257, %fd2256;
	@%p855 bra 	BB37_771;

	setp.eq.f64	%p856, %fd729, 0d7FF0000000000000;
	@%p856 bra 	BB37_770;
	bra.uni 	BB37_768;

BB37_770:
	setp.eq.f64	%p858, %fd688, 0dBFF0000000000000;
	setp.gt.f64	%p859, %fd721, 0d3FF0000000000000;
	selp.b32	%r2001, 2146435072, 0, %p859;
	xor.b32  	%r2002, %r2001, 2146435072;
	setp.lt.s32	%p860, %r478, 0;
	selp.b32	%r2003, %r2002, %r2001, %p860;
	selp.b32	%r2004, 1072693248, %r2003, %p858;
	mov.u32 	%r2005, 0;
	mov.b64 	%fd2257, {%r2005, %r2004};
	bra.uni 	BB37_771;

BB37_792:
	setp.neu.f64	%p885, %fd741, 0d7FF0000000000000;
	mov.f64 	%fd2264, %fd747;
	@%p885 bra 	BB37_795;

	shr.s32 	%r2043, %r486, 31;
	and.b32  	%r2044, %r2043, -2146435072;
	add.s32 	%r2045, %r2044, 2146435072;
	or.b32  	%r2046, %r2045, -2147483648;
	selp.b32	%r2047, %r2046, %r2045, %p28;
	mov.u32 	%r2048, 0;
	mov.b64 	%fd2264, {%r2048, %r2047};

BB37_795:
	setp.eq.f64	%p889, %fd740, 0d0000000000000000;
	setp.eq.f64	%p890, %fd688, 0d3FF0000000000000;
	or.pred  	%p891, %p890, %p889;
	selp.f64	%fd2267, 0d3FF0000000000000, %fd2264, %p891;
	bra.uni 	BB37_797;

BB37_768:
	setp.neu.f64	%p857, %fd721, 0d7FF0000000000000;
	mov.f64 	%fd2257, %fd727;
	@%p857 bra 	BB37_771;

	shr.s32 	%r1995, %r478, 31;
	and.b32  	%r1996, %r1995, -2146435072;
	add.s32 	%r1997, %r1996, 2146435072;
	or.b32  	%r1998, %r1997, -2147483648;
	selp.b32	%r1999, %r1998, %r1997, %p27;
	mov.u32 	%r2000, 0;
	mov.b64 	%fd2257, {%r2000, %r1999};

BB37_771:
	setp.eq.f64	%p861, %fd720, 0d0000000000000000;
	setp.eq.f64	%p862, %fd688, 0d3FF0000000000000;
	or.pred  	%p863, %p862, %p861;
	selp.f64	%fd2267, 0d3FF0000000000000, %fd2257, %p863;

BB37_797:
	rcp.rn.f64 	%fd1961, %fd2267;
	mul.f64 	%fd2243, %fd2243, %fd1961;
	fma.rn.f64 	%fd2268, %fd2252, %fd2243, %fd2268;
	mov.u16 	%rs61, 0;
	mov.u32 	%r2371, %r451;
	mov.u32 	%r2387, %r452;
	mov.u32 	%r2403, %r453;
	mov.u32 	%r2419, %r454;

BB37_798:
	mov.u32 	%r2418, %r2419;
	mov.u32 	%r2402, %r2403;
	mov.u32 	%r2386, %r2387;
	mov.u32 	%r2370, %r2371;
	add.s32 	%r2353, %r2353, 1;
	setp.lt.s32	%p892, %r2353, %r532;
	mov.u32 	%r2368, %r2370;
	mov.u32 	%r2384, %r2386;
	mov.u32 	%r2400, %r2402;
	mov.u32 	%r2416, %r2418;
	@%p892 bra 	BB37_721;

BB37_799:
	mov.u32 	%r2417, %r2416;
	mov.u32 	%r2401, %r2400;
	mov.u32 	%r2385, %r2384;
	mov.u32 	%r2369, %r2368;
	sub.f64 	%fd2025, %fd774, %fd2268;
	bra.uni 	BB37_800;

BB37_472:
	setp.gt.f64	%p534, %fd161, %fd461;
	@%p534 bra 	BB37_637;
	bra.uni 	BB37_473;

BB37_637:
	sub.f64 	%fd1721, %fd2295, %fd2297;
	fma.rn.f64 	%fd2295, %fd1721, 0d3FF999999999999A, %fd2295;
	mov.f64 	%fd2242, 0d0000000000000000;
	mov.u32 	%r2300, %r2301;
	mov.u32 	%r2316, %r2317;
	mov.u32 	%r2332, %r2333;
	mov.u32 	%r2348, %r2349;
	@%p29 bra 	BB37_717;

	div.rn.f64 	%fd1724, %fd2295, %fd1;
	add.f64 	%fd613, %fd1724, 0d3FF0000000000000;
	mov.f64 	%fd2242, 0d0000000000000000;
	mov.f64 	%fd2217, 0d3FF0000000000000;
	mov.u16 	%rs60, 1;
	mov.u32 	%r2285, 0;
	mov.u32 	%r2302, %r2301;
	mov.u32 	%r2318, %r2317;
	mov.u32 	%r2334, %r2333;
	mov.u32 	%r2350, %r2349;

BB37_639:
	mov.u32 	%r2338, %r2350;
	mov.u32 	%r398, %r2338;
	mov.u32 	%r2322, %r2334;
	mov.u32 	%r397, %r2322;
	mov.u32 	%r2306, %r2318;
	mov.u32 	%r396, %r2306;
	mov.u32 	%r2290, %r2302;
	mov.u32 	%r395, %r2290;
	mul.wide.s32 	%rd87, %r2285, 56;
	add.s64 	%rd88, %rd48, %rd87;
	add.s64 	%rd39, %rd88, 12;
	ld.u32 	%r1741, [%rd88+12];
	setp.gt.s32	%p716, %r523, %r1741;
	mov.u32 	%r2303, %r395;
	mov.u32 	%r2319, %r396;
	mov.u32 	%r2335, %r397;
	mov.u32 	%r2351, %r398;
	@%p716 bra 	BB37_716;

	ld.v2.u32 	{%r1742, %r1743}, [%rd39+-4];
	mov.u32 	%r402, %r1743;
	mov.u32 	%r401, %r1742;
	ld.v2.u32 	{%r1744, %r1745}, [%rd39+-12];
	mov.u32 	%r400, %r1745;
	mov.u32 	%r399, %r1744;
	ld.f64 	%fd2226, [%rd39+36];
	setp.neu.f64	%p717, %fd2226, 0dBFF0000000000000;
	@%p717 bra 	BB37_666;

	setp.eq.s32	%p718, %r531, 0;
	ld.v2.u32 	{%r1746, %r1747}, [%rd39+12];
	ld.v2.u32 	{%r1748, %r1749}, [%rd39+4];
	ld.v2.u32 	{%r1750, %r1751}, [%rd39+28];
	ld.v2.u32 	{%r1752, %r1753}, [%rd39+20];
	@%p718 bra 	BB37_643;
	bra.uni 	BB37_642;

BB37_643:
	setp.lt.s32	%p719, %r1749, 30;
	setp.eq.s32	%p720, %r1753, 31;
	and.pred  	%p721, %p720, %p719;
	selp.b32	%r1754, 1, %r1753, %p721;
	selp.u32	%r1755, 1, 0, %p721;
	sub.s32 	%r1756, %r1750, %r1746;
	sub.s32 	%r1757, %r1752, %r1748;
	add.s32 	%r1758, %r1757, %r1755;
	mul.lo.s32 	%r1759, %r1758, 30;
	sub.s32 	%r1761, %r871, %r1749;
	mov.u32 	%r1762, 0;
	max.s32 	%r1763, %r1762, %r1761;
	min.s32 	%r1764, %r871, %r1754;
	mad.lo.s32 	%r1765, %r1756, 360, %r1759;
	add.s32 	%r1766, %r1765, %r1763;
	add.s32 	%r1767, %r1766, %r1764;
	add.s32 	%r2286, %r1767, -30;
	bra.uni 	BB37_644;

BB37_642:
	sub.s32 	%r2286, %r1751, %r1747;

BB37_644:
	cvt.rn.f64.s32	%fd1725, %r2286;
	div.rn.f64 	%fd617, %fd1725, 0d4076800000000000;
	setp.eq.s32	%p722, %r4, 0;
	@%p722 bra 	BB37_664;
	bra.uni 	BB37_645;

BB37_664:
	fma.rn.f64 	%fd2225, %fd2, %fd617, 0d3FF0000000000000;
	bra.uni 	BB37_665;

BB37_645:
	setp.eq.s32	%p723, %r4, 1;
	@%p723 bra 	BB37_650;
	bra.uni 	BB37_646;

BB37_650:
	mul.f64 	%fd622, %fd3, %fd617;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r417}, %fd622;
	}
	bfe.u32 	%r1780, %r417, 20, 11;
	add.s32 	%r1781, %r1780, -1012;
	mov.b64 	 %rd89, %fd622;
	shl.b64 	%rd40, %rd89, %r1781;
	setp.eq.s64	%p728, %rd40, -9223372036854775808;
	abs.f64 	%fd623, %fd156;
	// Callseq Start 133
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd623;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd622;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2224, [retval0+0];
	
	//{
	}// Callseq End 133
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r418}, %fd156;
	}
	setp.lt.s32	%p729, %r418, 0;
	and.pred  	%p23, %p729, %p728;
	@!%p23 bra 	BB37_652;
	bra.uni 	BB37_651;

BB37_651:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1782}, %fd2224;
	}
	xor.b32  	%r1783, %r1782, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1784, %temp}, %fd2224;
	}
	mov.b64 	%fd2224, {%r1784, %r1783};

BB37_652:
	mov.f64 	%fd2223, %fd2224;
	setp.eq.f64	%p730, %fd156, 0d0000000000000000;
	@%p730 bra 	BB37_655;
	bra.uni 	BB37_653;

BB37_655:
	selp.b32	%r1785, %r418, 0, %p728;
	or.b32  	%r1786, %r1785, 2146435072;
	setp.lt.s32	%p734, %r417, 0;
	selp.b32	%r1787, %r1786, %r1785, %p734;
	mov.u32 	%r1788, 0;
	mov.b64 	%fd2223, {%r1788, %r1787};
	bra.uni 	BB37_656;

BB37_646:
	mov.f64 	%fd2225, 0d0000000000000000;
	setp.ne.s32	%p724, %r4, 2;
	@%p724 bra 	BB37_665;

	mul.f64 	%fd618, %fd2, %fd617;
	mov.f64 	%fd1727, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1728, %fd618, %fd1727;
	mov.f64 	%fd1729, 0d4338000000000000;
	add.rn.f64 	%fd1730, %fd1728, %fd1729;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd1730;
	}
	mov.f64 	%fd1731, 0dC338000000000000;
	add.rn.f64 	%fd1732, %fd1730, %fd1731;
	mov.f64 	%fd1733, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1734, %fd1732, %fd1733, %fd618;
	mov.f64 	%fd1735, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1736, %fd1732, %fd1735, %fd1734;
	mov.f64 	%fd1737, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1738, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1739, %fd1738, %fd1736, %fd1737;
	mov.f64 	%fd1740, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1741, %fd1739, %fd1736, %fd1740;
	mov.f64 	%fd1742, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1743, %fd1741, %fd1736, %fd1742;
	mov.f64 	%fd1744, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1745, %fd1743, %fd1736, %fd1744;
	mov.f64 	%fd1746, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1747, %fd1745, %fd1736, %fd1746;
	mov.f64 	%fd1748, 0d3F81111111122322;
	fma.rn.f64 	%fd1749, %fd1747, %fd1736, %fd1748;
	mov.f64 	%fd1750, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1751, %fd1749, %fd1736, %fd1750;
	mov.f64 	%fd1752, 0d3FC5555555555511;
	fma.rn.f64 	%fd1753, %fd1751, %fd1736, %fd1752;
	mov.f64 	%fd1754, 0d3FE000000000000B;
	fma.rn.f64 	%fd1755, %fd1753, %fd1736, %fd1754;
	mov.f64 	%fd1756, 0d3FF0000000000000;
	fma.rn.f64 	%fd1757, %fd1755, %fd1736, %fd1756;
	fma.rn.f64 	%fd1758, %fd1757, %fd1736, %fd1756;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r415, %temp}, %fd1758;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r416}, %fd1758;
	}
	shl.b32 	%r1768, %r414, 20;
	add.s32 	%r1769, %r416, %r1768;
	mov.b64 	%fd2225, {%r415, %r1769};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1770}, %fd618;
	}
	mov.b32 	 %f51, %r1770;
	abs.f32 	%f23, %f51;
	setp.lt.f32	%p725, %f23, 0f4086232B;
	@%p725 bra 	BB37_665;

	setp.lt.f64	%p726, %fd618, 0d0000000000000000;
	add.f64 	%fd1759, %fd618, 0d7FF0000000000000;
	selp.f64	%fd2225, 0d0000000000000000, %fd1759, %p726;
	setp.geu.f32	%p727, %f23, 0f40874800;
	@%p727 bra 	BB37_665;

	shr.u32 	%r1771, %r414, 31;
	add.s32 	%r1772, %r414, %r1771;
	shr.s32 	%r1773, %r1772, 1;
	shl.b32 	%r1774, %r1773, 20;
	add.s32 	%r1775, %r1774, %r416;
	mov.b64 	%fd1760, {%r415, %r1775};
	sub.s32 	%r1776, %r414, %r1773;
	shl.b32 	%r1777, %r1776, 20;
	add.s32 	%r1778, %r1777, 1072693248;
	mov.u32 	%r1779, 0;
	mov.b64 	%fd1761, {%r1779, %r1778};
	mul.f64 	%fd2225, %fd1760, %fd1761;
	bra.uni 	BB37_665;

BB37_653:
	setp.gt.s32	%p731, %r418, -1;
	@%p731 bra 	BB37_656;

	cvt.rzi.f64.f64	%fd1762, %fd622;
	setp.neu.f64	%p732, %fd1762, %fd622;
	selp.f64	%fd2223, 0dFFF8000000000000, %fd2223, %p732;

BB37_656:
	mov.f64 	%fd629, %fd2223;
	add.f64 	%fd630, %fd622, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1789}, %fd630;
	}
	and.b32  	%r1790, %r1789, 2146435072;
	setp.ne.s32	%p735, %r1790, 2146435072;
	mov.f64 	%fd2222, %fd629;
	@%p735 bra 	BB37_663;

	setp.gtu.f64	%p736, %fd623, 0d7FF0000000000000;
	mov.f64 	%fd2222, %fd630;
	@%p736 bra 	BB37_663;

	abs.f64 	%fd631, %fd622;
	setp.gtu.f64	%p737, %fd631, 0d7FF0000000000000;
	mov.f64 	%fd2221, %fd630;
	mov.f64 	%fd2222, %fd2221;
	@%p737 bra 	BB37_663;

	setp.eq.f64	%p738, %fd631, 0d7FF0000000000000;
	@%p738 bra 	BB37_662;
	bra.uni 	BB37_660;

BB37_662:
	setp.eq.f64	%p740, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p741, %fd623, 0d3FF0000000000000;
	selp.b32	%r1797, 2146435072, 0, %p741;
	xor.b32  	%r1798, %r1797, 2146435072;
	setp.lt.s32	%p742, %r417, 0;
	selp.b32	%r1799, %r1798, %r1797, %p742;
	selp.b32	%r1800, 1072693248, %r1799, %p740;
	mov.u32 	%r1801, 0;
	mov.b64 	%fd2222, {%r1801, %r1800};
	bra.uni 	BB37_663;

BB37_660:
	setp.neu.f64	%p739, %fd623, 0d7FF0000000000000;
	mov.f64 	%fd2222, %fd629;
	@%p739 bra 	BB37_663;

	shr.s32 	%r1791, %r417, 31;
	and.b32  	%r1792, %r1791, -2146435072;
	add.s32 	%r1793, %r1792, 2146435072;
	or.b32  	%r1794, %r1793, -2147483648;
	selp.b32	%r1795, %r1794, %r1793, %p23;
	mov.u32 	%r1796, 0;
	mov.b64 	%fd2222, {%r1796, %r1795};

BB37_663:
	setp.eq.f64	%p743, %fd622, 0d0000000000000000;
	setp.eq.f64	%p744, %fd156, 0d3FF0000000000000;
	or.pred  	%p745, %p744, %p743;
	selp.f64	%fd2225, 0d3FF0000000000000, %fd2222, %p745;

BB37_665:
	add.f64 	%fd1763, %fd2225, 0dBFF0000000000000;
	mul.f64 	%fd2226, %fd1763, 0d4059000000000000;

BB37_666:
	and.b16  	%rs49, %rs60, 255;
	setp.eq.s16	%p746, %rs49, 0;
	@%p746 bra 	BB37_691;
	bra.uni 	BB37_667;

BB37_691:
	setp.eq.s32	%p775, %r1, 0;
	@%p775 bra 	BB37_693;
	bra.uni 	BB37_692;

BB37_693:
	setp.lt.s32	%p776, %r396, 30;
	setp.eq.s32	%p777, %r1745, 31;
	and.pred  	%p778, %p777, %p776;
	selp.b32	%r1849, 1, %r1745, %p778;
	selp.u32	%r1850, 1, 0, %p778;
	sub.s32 	%r1851, %r1742, %r397;
	sub.s32 	%r1852, %r1744, %r395;
	add.s32 	%r1853, %r1852, %r1850;
	mul.lo.s32 	%r1854, %r1853, 30;
	sub.s32 	%r1856, %r871, %r396;
	mov.u32 	%r1857, 0;
	max.s32 	%r1858, %r1857, %r1856;
	min.s32 	%r1859, %r871, %r1849;
	mad.lo.s32 	%r1860, %r1851, 360, %r1854;
	add.s32 	%r1861, %r1860, %r1858;
	add.s32 	%r1862, %r1861, %r1859;
	add.s32 	%r2288, %r1862, -30;
	bra.uni 	BB37_694;

BB37_667:
	setp.eq.s32	%p747, %r1, 0;
	@%p747 bra 	BB37_669;
	bra.uni 	BB37_668;

BB37_669:
	setp.lt.s32	%p748, %r3, 30;
	setp.eq.s32	%p749, %r1745, 31;
	and.pred  	%p750, %p749, %p748;
	selp.b32	%r1802, 1, %r1745, %p750;
	selp.u32	%r1803, 1, 0, %p750;
	sub.s32 	%r1804, %r1742, %r526;
	sub.s32 	%r1805, %r1744, %r524;
	add.s32 	%r1806, %r1805, %r1803;
	mul.lo.s32 	%r1807, %r1806, 30;
	min.s32 	%r1809, %r871, %r1802;
	mad.lo.s32 	%r1810, %r1804, 360, %r1807;
	mov.u32 	%r1811, 0;
	max.s32 	%r1812, %r1811, %r101;
	add.s32 	%r1813, %r1810, %r1812;
	add.s32 	%r1814, %r1813, %r1809;
	add.s32 	%r2287, %r1814, -30;
	bra.uni 	BB37_670;

BB37_692:
	sub.s32 	%r2288, %r1743, %r398;

BB37_694:
	cvt.rn.f64.s32	%fd1802, %r2288;
	div.rn.f64 	%fd660, %fd1802, 0d4076800000000000;
	setp.eq.s32	%p779, %r2, 0;
	@%p779 bra 	BB37_714;
	bra.uni 	BB37_695;

BB37_714:
	fma.rn.f64 	%fd2241, %fd2295, %fd660, 0d3FF0000000000000;
	bra.uni 	BB37_715;

BB37_668:
	sub.s32 	%r2287, %r1743, %r527;

BB37_670:
	cvt.rn.f64.s32	%fd1764, %r2287;
	div.rn.f64 	%fd640, %fd1764, 0d4076800000000000;
	setp.eq.s32	%p751, %r2, 0;
	@%p751 bra 	BB37_690;
	bra.uni 	BB37_671;

BB37_690:
	fma.rn.f64 	%fd2241, %fd2295, %fd640, 0d3FF0000000000000;
	bra.uni 	BB37_715;

BB37_695:
	setp.eq.s32	%p780, %r2, 1;
	@%p780 bra 	BB37_700;
	bra.uni 	BB37_696;

BB37_700:
	mul.f64 	%fd665, %fd1, %fd660;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd665;
	}
	bfe.u32 	%r1875, %r434, 20, 11;
	add.s32 	%r1876, %r1875, -1012;
	mov.b64 	 %rd91, %fd665;
	shl.b64 	%rd42, %rd91, %r1876;
	setp.eq.s64	%p785, %rd42, -9223372036854775808;
	abs.f64 	%fd666, %fd613;
	// Callseq Start 135
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd666;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd665;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2240, [retval0+0];
	
	//{
	}// Callseq End 135
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r435}, %fd613;
	}
	setp.lt.s32	%p786, %r435, 0;
	and.pred  	%p25, %p786, %p785;
	@!%p25 bra 	BB37_702;
	bra.uni 	BB37_701;

BB37_701:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1877}, %fd2240;
	}
	xor.b32  	%r1878, %r1877, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1879, %temp}, %fd2240;
	}
	mov.b64 	%fd2240, {%r1879, %r1878};

BB37_702:
	mov.f64 	%fd2239, %fd2240;
	setp.eq.f64	%p787, %fd613, 0d0000000000000000;
	@%p787 bra 	BB37_705;
	bra.uni 	BB37_703;

BB37_705:
	selp.b32	%r1880, %r435, 0, %p785;
	or.b32  	%r1881, %r1880, 2146435072;
	setp.lt.s32	%p791, %r434, 0;
	selp.b32	%r1882, %r1881, %r1880, %p791;
	mov.u32 	%r1883, 0;
	mov.b64 	%fd2239, {%r1883, %r1882};
	bra.uni 	BB37_706;

BB37_671:
	setp.eq.s32	%p752, %r2, 1;
	@%p752 bra 	BB37_676;
	bra.uni 	BB37_672;

BB37_676:
	mul.f64 	%fd645, %fd1, %fd640;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r426}, %fd645;
	}
	bfe.u32 	%r1827, %r426, 20, 11;
	add.s32 	%r1828, %r1827, -1012;
	mov.b64 	 %rd90, %fd645;
	shl.b64 	%rd41, %rd90, %r1828;
	setp.eq.s64	%p757, %rd41, -9223372036854775808;
	abs.f64 	%fd646, %fd613;
	// Callseq Start 134
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd646;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd645;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2233, [retval0+0];
	
	//{
	}// Callseq End 134
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r427}, %fd613;
	}
	setp.lt.s32	%p758, %r427, 0;
	and.pred  	%p24, %p758, %p757;
	@!%p24 bra 	BB37_678;
	bra.uni 	BB37_677;

BB37_677:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1829}, %fd2233;
	}
	xor.b32  	%r1830, %r1829, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1831, %temp}, %fd2233;
	}
	mov.b64 	%fd2233, {%r1831, %r1830};

BB37_678:
	mov.f64 	%fd2232, %fd2233;
	setp.eq.f64	%p759, %fd613, 0d0000000000000000;
	@%p759 bra 	BB37_681;
	bra.uni 	BB37_679;

BB37_681:
	selp.b32	%r1832, %r427, 0, %p757;
	or.b32  	%r1833, %r1832, 2146435072;
	setp.lt.s32	%p763, %r426, 0;
	selp.b32	%r1834, %r1833, %r1832, %p763;
	mov.u32 	%r1835, 0;
	mov.b64 	%fd2232, {%r1835, %r1834};
	bra.uni 	BB37_682;

BB37_696:
	mov.f64 	%fd2241, 0d0000000000000000;
	setp.ne.s32	%p781, %r2, 2;
	@%p781 bra 	BB37_715;

	mul.f64 	%fd661, %fd2295, %fd660;
	mov.f64 	%fd1804, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1805, %fd661, %fd1804;
	mov.f64 	%fd1806, 0d4338000000000000;
	add.rn.f64 	%fd1807, %fd1805, %fd1806;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r431, %temp}, %fd1807;
	}
	mov.f64 	%fd1808, 0dC338000000000000;
	add.rn.f64 	%fd1809, %fd1807, %fd1808;
	mov.f64 	%fd1810, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1811, %fd1809, %fd1810, %fd661;
	mov.f64 	%fd1812, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1813, %fd1809, %fd1812, %fd1811;
	mov.f64 	%fd1814, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1815, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1816, %fd1815, %fd1813, %fd1814;
	mov.f64 	%fd1817, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1818, %fd1816, %fd1813, %fd1817;
	mov.f64 	%fd1819, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1820, %fd1818, %fd1813, %fd1819;
	mov.f64 	%fd1821, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1822, %fd1820, %fd1813, %fd1821;
	mov.f64 	%fd1823, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1824, %fd1822, %fd1813, %fd1823;
	mov.f64 	%fd1825, 0d3F81111111122322;
	fma.rn.f64 	%fd1826, %fd1824, %fd1813, %fd1825;
	mov.f64 	%fd1827, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1828, %fd1826, %fd1813, %fd1827;
	mov.f64 	%fd1829, 0d3FC5555555555511;
	fma.rn.f64 	%fd1830, %fd1828, %fd1813, %fd1829;
	mov.f64 	%fd1831, 0d3FE000000000000B;
	fma.rn.f64 	%fd1832, %fd1830, %fd1813, %fd1831;
	mov.f64 	%fd1833, 0d3FF0000000000000;
	fma.rn.f64 	%fd1834, %fd1832, %fd1813, %fd1833;
	fma.rn.f64 	%fd1835, %fd1834, %fd1813, %fd1833;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r432, %temp}, %fd1835;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r433}, %fd1835;
	}
	shl.b32 	%r1863, %r431, 20;
	add.s32 	%r1864, %r433, %r1863;
	mov.b64 	%fd2241, {%r432, %r1864};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1865}, %fd661;
	}
	mov.b32 	 %f53, %r1865;
	abs.f32 	%f25, %f53;
	setp.lt.f32	%p782, %f25, 0f4086232B;
	@%p782 bra 	BB37_715;

	setp.lt.f64	%p783, %fd661, 0d0000000000000000;
	add.f64 	%fd1836, %fd661, 0d7FF0000000000000;
	selp.f64	%fd2241, 0d0000000000000000, %fd1836, %p783;
	setp.geu.f32	%p784, %f25, 0f40874800;
	@%p784 bra 	BB37_715;

	shr.u32 	%r1866, %r431, 31;
	add.s32 	%r1867, %r431, %r1866;
	shr.s32 	%r1868, %r1867, 1;
	shl.b32 	%r1869, %r1868, 20;
	add.s32 	%r1870, %r1869, %r433;
	mov.b64 	%fd1837, {%r432, %r1870};
	sub.s32 	%r1871, %r431, %r1868;
	shl.b32 	%r1872, %r1871, 20;
	add.s32 	%r1873, %r1872, 1072693248;
	mov.u32 	%r1874, 0;
	mov.b64 	%fd1838, {%r1874, %r1873};
	mul.f64 	%fd2241, %fd1837, %fd1838;
	bra.uni 	BB37_715;

BB37_672:
	mov.f64 	%fd2241, 0d0000000000000000;
	setp.ne.s32	%p753, %r2, 2;
	@%p753 bra 	BB37_715;

	mul.f64 	%fd641, %fd2295, %fd640;
	mov.f64 	%fd1766, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1767, %fd641, %fd1766;
	mov.f64 	%fd1768, 0d4338000000000000;
	add.rn.f64 	%fd1769, %fd1767, %fd1768;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r423, %temp}, %fd1769;
	}
	mov.f64 	%fd1770, 0dC338000000000000;
	add.rn.f64 	%fd1771, %fd1769, %fd1770;
	mov.f64 	%fd1772, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1773, %fd1771, %fd1772, %fd641;
	mov.f64 	%fd1774, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1775, %fd1771, %fd1774, %fd1773;
	mov.f64 	%fd1776, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1777, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1778, %fd1777, %fd1775, %fd1776;
	mov.f64 	%fd1779, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1780, %fd1778, %fd1775, %fd1779;
	mov.f64 	%fd1781, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1782, %fd1780, %fd1775, %fd1781;
	mov.f64 	%fd1783, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1784, %fd1782, %fd1775, %fd1783;
	mov.f64 	%fd1785, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1786, %fd1784, %fd1775, %fd1785;
	mov.f64 	%fd1787, 0d3F81111111122322;
	fma.rn.f64 	%fd1788, %fd1786, %fd1775, %fd1787;
	mov.f64 	%fd1789, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1790, %fd1788, %fd1775, %fd1789;
	mov.f64 	%fd1791, 0d3FC5555555555511;
	fma.rn.f64 	%fd1792, %fd1790, %fd1775, %fd1791;
	mov.f64 	%fd1793, 0d3FE000000000000B;
	fma.rn.f64 	%fd1794, %fd1792, %fd1775, %fd1793;
	mov.f64 	%fd1795, 0d3FF0000000000000;
	fma.rn.f64 	%fd1796, %fd1794, %fd1775, %fd1795;
	fma.rn.f64 	%fd1797, %fd1796, %fd1775, %fd1795;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r424, %temp}, %fd1797;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r425}, %fd1797;
	}
	shl.b32 	%r1815, %r423, 20;
	add.s32 	%r1816, %r425, %r1815;
	mov.b64 	%fd2241, {%r424, %r1816};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1817}, %fd641;
	}
	mov.b32 	 %f52, %r1817;
	abs.f32 	%f24, %f52;
	setp.lt.f32	%p754, %f24, 0f4086232B;
	@%p754 bra 	BB37_715;

	setp.lt.f64	%p755, %fd641, 0d0000000000000000;
	add.f64 	%fd1798, %fd641, 0d7FF0000000000000;
	selp.f64	%fd2241, 0d0000000000000000, %fd1798, %p755;
	setp.geu.f32	%p756, %f24, 0f40874800;
	@%p756 bra 	BB37_715;

	shr.u32 	%r1818, %r423, 31;
	add.s32 	%r1819, %r423, %r1818;
	shr.s32 	%r1820, %r1819, 1;
	shl.b32 	%r1821, %r1820, 20;
	add.s32 	%r1822, %r1821, %r425;
	mov.b64 	%fd1799, {%r424, %r1822};
	sub.s32 	%r1823, %r423, %r1820;
	shl.b32 	%r1824, %r1823, 20;
	add.s32 	%r1825, %r1824, 1072693248;
	mov.u32 	%r1826, 0;
	mov.b64 	%fd1800, {%r1826, %r1825};
	mul.f64 	%fd2241, %fd1799, %fd1800;
	bra.uni 	BB37_715;

BB37_703:
	setp.gt.s32	%p788, %r435, -1;
	@%p788 bra 	BB37_706;

	cvt.rzi.f64.f64	%fd1839, %fd665;
	setp.neu.f64	%p789, %fd1839, %fd665;
	selp.f64	%fd2239, 0dFFF8000000000000, %fd2239, %p789;

BB37_706:
	mov.f64 	%fd672, %fd2239;
	add.f64 	%fd673, %fd665, %fd613;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1884}, %fd673;
	}
	and.b32  	%r1885, %r1884, 2146435072;
	setp.ne.s32	%p792, %r1885, 2146435072;
	mov.f64 	%fd2238, %fd672;
	@%p792 bra 	BB37_713;

	setp.gtu.f64	%p793, %fd666, 0d7FF0000000000000;
	mov.f64 	%fd2238, %fd673;
	@%p793 bra 	BB37_713;

	abs.f64 	%fd674, %fd665;
	setp.gtu.f64	%p794, %fd674, 0d7FF0000000000000;
	mov.f64 	%fd2237, %fd673;
	mov.f64 	%fd2238, %fd2237;
	@%p794 bra 	BB37_713;

	setp.eq.f64	%p795, %fd674, 0d7FF0000000000000;
	@%p795 bra 	BB37_712;
	bra.uni 	BB37_710;

BB37_712:
	setp.eq.f64	%p797, %fd613, 0dBFF0000000000000;
	setp.gt.f64	%p798, %fd666, 0d3FF0000000000000;
	selp.b32	%r1892, 2146435072, 0, %p798;
	xor.b32  	%r1893, %r1892, 2146435072;
	setp.lt.s32	%p799, %r434, 0;
	selp.b32	%r1894, %r1893, %r1892, %p799;
	selp.b32	%r1895, 1072693248, %r1894, %p797;
	mov.u32 	%r1896, 0;
	mov.b64 	%fd2238, {%r1896, %r1895};
	bra.uni 	BB37_713;

BB37_679:
	setp.gt.s32	%p760, %r427, -1;
	@%p760 bra 	BB37_682;

	cvt.rzi.f64.f64	%fd1801, %fd645;
	setp.neu.f64	%p761, %fd1801, %fd645;
	selp.f64	%fd2232, 0dFFF8000000000000, %fd2232, %p761;

BB37_682:
	mov.f64 	%fd652, %fd2232;
	add.f64 	%fd653, %fd645, %fd613;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1836}, %fd653;
	}
	and.b32  	%r1837, %r1836, 2146435072;
	setp.ne.s32	%p764, %r1837, 2146435072;
	mov.f64 	%fd2231, %fd652;
	@%p764 bra 	BB37_689;

	setp.gtu.f64	%p765, %fd646, 0d7FF0000000000000;
	mov.f64 	%fd2231, %fd653;
	@%p765 bra 	BB37_689;

	abs.f64 	%fd654, %fd645;
	setp.gtu.f64	%p766, %fd654, 0d7FF0000000000000;
	mov.f64 	%fd2230, %fd653;
	mov.f64 	%fd2231, %fd2230;
	@%p766 bra 	BB37_689;

	setp.eq.f64	%p767, %fd654, 0d7FF0000000000000;
	@%p767 bra 	BB37_688;
	bra.uni 	BB37_686;

BB37_688:
	setp.eq.f64	%p769, %fd613, 0dBFF0000000000000;
	setp.gt.f64	%p770, %fd646, 0d3FF0000000000000;
	selp.b32	%r1844, 2146435072, 0, %p770;
	xor.b32  	%r1845, %r1844, 2146435072;
	setp.lt.s32	%p771, %r426, 0;
	selp.b32	%r1846, %r1845, %r1844, %p771;
	selp.b32	%r1847, 1072693248, %r1846, %p769;
	mov.u32 	%r1848, 0;
	mov.b64 	%fd2231, {%r1848, %r1847};
	bra.uni 	BB37_689;

BB37_710:
	setp.neu.f64	%p796, %fd666, 0d7FF0000000000000;
	mov.f64 	%fd2238, %fd672;
	@%p796 bra 	BB37_713;

	shr.s32 	%r1886, %r434, 31;
	and.b32  	%r1887, %r1886, -2146435072;
	add.s32 	%r1888, %r1887, 2146435072;
	or.b32  	%r1889, %r1888, -2147483648;
	selp.b32	%r1890, %r1889, %r1888, %p25;
	mov.u32 	%r1891, 0;
	mov.b64 	%fd2238, {%r1891, %r1890};

BB37_713:
	setp.eq.f64	%p800, %fd665, 0d0000000000000000;
	setp.eq.f64	%p801, %fd613, 0d3FF0000000000000;
	or.pred  	%p802, %p801, %p800;
	selp.f64	%fd2241, 0d3FF0000000000000, %fd2238, %p802;
	bra.uni 	BB37_715;

BB37_686:
	setp.neu.f64	%p768, %fd646, 0d7FF0000000000000;
	mov.f64 	%fd2231, %fd652;
	@%p768 bra 	BB37_689;

	shr.s32 	%r1838, %r426, 31;
	and.b32  	%r1839, %r1838, -2146435072;
	add.s32 	%r1840, %r1839, 2146435072;
	or.b32  	%r1841, %r1840, -2147483648;
	selp.b32	%r1842, %r1841, %r1840, %p24;
	mov.u32 	%r1843, 0;
	mov.b64 	%fd2231, {%r1843, %r1842};

BB37_689:
	setp.eq.f64	%p772, %fd645, 0d0000000000000000;
	setp.eq.f64	%p773, %fd613, 0d3FF0000000000000;
	or.pred  	%p774, %p773, %p772;
	selp.f64	%fd2241, 0d3FF0000000000000, %fd2231, %p774;

BB37_715:
	rcp.rn.f64 	%fd1840, %fd2241;
	mul.f64 	%fd2217, %fd2217, %fd1840;
	fma.rn.f64 	%fd2242, %fd2226, %fd2217, %fd2242;
	mov.u16 	%rs60, 0;
	mov.u32 	%r2303, %r399;
	mov.u32 	%r2319, %r400;
	mov.u32 	%r2335, %r401;
	mov.u32 	%r2351, %r402;

BB37_716:
	mov.u32 	%r2350, %r2351;
	mov.u32 	%r2334, %r2335;
	mov.u32 	%r2318, %r2319;
	mov.u32 	%r2302, %r2303;
	add.s32 	%r2285, %r2285, 1;
	setp.lt.s32	%p803, %r2285, %r532;
	mov.u32 	%r2300, %r2302;
	mov.u32 	%r2316, %r2318;
	mov.u32 	%r2332, %r2334;
	mov.u32 	%r2348, %r2350;
	@%p803 bra 	BB37_639;

BB37_717:
	mov.u32 	%r2349, %r2348;
	mov.u32 	%r2333, %r2332;
	mov.u32 	%r2317, %r2316;
	mov.u32 	%r2301, %r2300;
	sub.f64 	%fd2026, %fd774, %fd2242;
	bra.uni 	BB37_718;

BB37_473:
	setp.eq.s32	%p535, %r2078, -1;
	@%p535 bra 	BB37_556;
	bra.uni 	BB37_474;

BB37_556:
	sub.f64 	%fd1600, %fd2297, %fd2295;
	fma.rn.f64 	%fd2297, %fd1600, 0d3FF999999999999A, %fd2297;
	mov.f64 	%fd2216, 0d0000000000000000;
	mov.u32 	%r2232, %r2233;
	mov.u32 	%r2248, %r2249;
	mov.u32 	%r2264, %r2265;
	mov.u32 	%r2280, %r2281;
	@%p29 bra 	BB37_636;

	div.rn.f64 	%fd1603, %fd2297, %fd1;
	add.f64 	%fd538, %fd1603, 0d3FF0000000000000;
	mov.u32 	%r2217, 0;
	mov.u16 	%rs59, 1;
	mov.f64 	%fd2191, 0d3FF0000000000000;
	mov.f64 	%fd2216, 0d0000000000000000;
	mov.u32 	%r2234, %r2233;
	mov.u32 	%r2250, %r2249;
	mov.u32 	%r2266, %r2265;
	mov.u32 	%r2282, %r2281;

BB37_558:
	mov.u32 	%r2270, %r2282;
	mov.u32 	%r344, %r2270;
	mov.u32 	%r2254, %r2266;
	mov.u32 	%r343, %r2254;
	mov.u32 	%r2238, %r2250;
	mov.u32 	%r342, %r2238;
	mov.u32 	%r2222, %r2234;
	mov.u32 	%r341, %r2222;
	mul.wide.s32 	%rd82, %r2217, 56;
	add.s64 	%rd83, %rd48, %rd82;
	add.s64 	%rd34, %rd83, 12;
	ld.u32 	%r1583, [%rd83+12];
	setp.gt.s32	%p627, %r523, %r1583;
	mov.u32 	%r2235, %r341;
	mov.u32 	%r2251, %r342;
	mov.u32 	%r2267, %r343;
	mov.u32 	%r2283, %r344;
	@%p627 bra 	BB37_635;

	ld.v2.u32 	{%r1584, %r1585}, [%rd34+-4];
	mov.u32 	%r349, %r1585;
	mov.u32 	%r348, %r1584;
	ld.v2.u32 	{%r1586, %r1587}, [%rd34+-12];
	mov.u32 	%r347, %r1587;
	mov.u32 	%r346, %r1586;
	ld.f64 	%fd2200, [%rd34+36];
	setp.neu.f64	%p628, %fd2200, 0dBFF0000000000000;
	@%p628 bra 	BB37_585;

	setp.eq.s32	%p629, %r531, 0;
	ld.v2.u32 	{%r1588, %r1589}, [%rd34+12];
	ld.v2.u32 	{%r1590, %r1591}, [%rd34+4];
	ld.v2.u32 	{%r1592, %r1593}, [%rd34+28];
	ld.v2.u32 	{%r1594, %r1595}, [%rd34+20];
	@%p629 bra 	BB37_562;
	bra.uni 	BB37_561;

BB37_562:
	setp.lt.s32	%p630, %r1591, 30;
	setp.eq.s32	%p631, %r1595, 31;
	and.pred  	%p632, %p631, %p630;
	selp.b32	%r1596, 1, %r1595, %p632;
	selp.u32	%r1597, 1, 0, %p632;
	sub.s32 	%r1598, %r1592, %r1588;
	sub.s32 	%r1599, %r1594, %r1590;
	add.s32 	%r1600, %r1599, %r1597;
	mul.lo.s32 	%r1601, %r1600, 30;
	sub.s32 	%r1603, %r871, %r1591;
	mov.u32 	%r1604, 0;
	max.s32 	%r1605, %r1604, %r1603;
	min.s32 	%r1606, %r871, %r1596;
	mad.lo.s32 	%r1607, %r1598, 360, %r1601;
	add.s32 	%r1608, %r1607, %r1605;
	add.s32 	%r1609, %r1608, %r1606;
	add.s32 	%r2218, %r1609, -30;
	bra.uni 	BB37_563;

BB37_561:
	sub.s32 	%r2218, %r1593, %r1589;

BB37_563:
	cvt.rn.f64.s32	%fd1604, %r2218;
	div.rn.f64 	%fd542, %fd1604, 0d4076800000000000;
	setp.eq.s32	%p633, %r4, 0;
	@%p633 bra 	BB37_583;
	bra.uni 	BB37_564;

BB37_583:
	fma.rn.f64 	%fd2199, %fd2, %fd542, 0d3FF0000000000000;
	bra.uni 	BB37_584;

BB37_564:
	setp.eq.s32	%p634, %r4, 1;
	@%p634 bra 	BB37_569;
	bra.uni 	BB37_565;

BB37_569:
	mul.f64 	%fd547, %fd3, %fd542;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r364}, %fd547;
	}
	bfe.u32 	%r1622, %r364, 20, 11;
	add.s32 	%r1623, %r1622, -1012;
	mov.b64 	 %rd84, %fd547;
	shl.b64 	%rd35, %rd84, %r1623;
	setp.eq.s64	%p639, %rd35, -9223372036854775808;
	abs.f64 	%fd548, %fd156;
	// Callseq Start 130
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd548;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd547;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2198, [retval0+0];
	
	//{
	}// Callseq End 130
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r365}, %fd156;
	}
	setp.lt.s32	%p640, %r365, 0;
	and.pred  	%p20, %p640, %p639;
	@!%p20 bra 	BB37_571;
	bra.uni 	BB37_570;

BB37_570:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1624}, %fd2198;
	}
	xor.b32  	%r1625, %r1624, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1626, %temp}, %fd2198;
	}
	mov.b64 	%fd2198, {%r1626, %r1625};

BB37_571:
	mov.f64 	%fd2197, %fd2198;
	setp.eq.f64	%p641, %fd156, 0d0000000000000000;
	@%p641 bra 	BB37_574;
	bra.uni 	BB37_572;

BB37_574:
	selp.b32	%r1627, %r365, 0, %p639;
	or.b32  	%r1628, %r1627, 2146435072;
	setp.lt.s32	%p645, %r364, 0;
	selp.b32	%r1629, %r1628, %r1627, %p645;
	mov.u32 	%r1630, 0;
	mov.b64 	%fd2197, {%r1630, %r1629};
	bra.uni 	BB37_575;

BB37_565:
	mov.f64 	%fd2199, 0d0000000000000000;
	setp.ne.s32	%p635, %r4, 2;
	@%p635 bra 	BB37_584;

	mul.f64 	%fd543, %fd2, %fd542;
	mov.f64 	%fd1606, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1607, %fd543, %fd1606;
	mov.f64 	%fd1608, 0d4338000000000000;
	add.rn.f64 	%fd1609, %fd1607, %fd1608;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r361, %temp}, %fd1609;
	}
	mov.f64 	%fd1610, 0dC338000000000000;
	add.rn.f64 	%fd1611, %fd1609, %fd1610;
	mov.f64 	%fd1612, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1613, %fd1611, %fd1612, %fd543;
	mov.f64 	%fd1614, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1615, %fd1611, %fd1614, %fd1613;
	mov.f64 	%fd1616, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1617, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1618, %fd1617, %fd1615, %fd1616;
	mov.f64 	%fd1619, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1620, %fd1618, %fd1615, %fd1619;
	mov.f64 	%fd1621, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1622, %fd1620, %fd1615, %fd1621;
	mov.f64 	%fd1623, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1624, %fd1622, %fd1615, %fd1623;
	mov.f64 	%fd1625, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1626, %fd1624, %fd1615, %fd1625;
	mov.f64 	%fd1627, 0d3F81111111122322;
	fma.rn.f64 	%fd1628, %fd1626, %fd1615, %fd1627;
	mov.f64 	%fd1629, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1630, %fd1628, %fd1615, %fd1629;
	mov.f64 	%fd1631, 0d3FC5555555555511;
	fma.rn.f64 	%fd1632, %fd1630, %fd1615, %fd1631;
	mov.f64 	%fd1633, 0d3FE000000000000B;
	fma.rn.f64 	%fd1634, %fd1632, %fd1615, %fd1633;
	mov.f64 	%fd1635, 0d3FF0000000000000;
	fma.rn.f64 	%fd1636, %fd1634, %fd1615, %fd1635;
	fma.rn.f64 	%fd1637, %fd1636, %fd1615, %fd1635;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r362, %temp}, %fd1637;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r363}, %fd1637;
	}
	shl.b32 	%r1610, %r361, 20;
	add.s32 	%r1611, %r363, %r1610;
	mov.b64 	%fd2199, {%r362, %r1611};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1612}, %fd543;
	}
	mov.b32 	 %f48, %r1612;
	abs.f32 	%f20, %f48;
	setp.lt.f32	%p636, %f20, 0f4086232B;
	@%p636 bra 	BB37_584;

	setp.lt.f64	%p637, %fd543, 0d0000000000000000;
	add.f64 	%fd1638, %fd543, 0d7FF0000000000000;
	selp.f64	%fd2199, 0d0000000000000000, %fd1638, %p637;
	setp.geu.f32	%p638, %f20, 0f40874800;
	@%p638 bra 	BB37_584;

	shr.u32 	%r1613, %r361, 31;
	add.s32 	%r1614, %r361, %r1613;
	shr.s32 	%r1615, %r1614, 1;
	shl.b32 	%r1616, %r1615, 20;
	add.s32 	%r1617, %r1616, %r363;
	mov.b64 	%fd1639, {%r362, %r1617};
	sub.s32 	%r1618, %r361, %r1615;
	shl.b32 	%r1619, %r1618, 20;
	add.s32 	%r1620, %r1619, 1072693248;
	mov.u32 	%r1621, 0;
	mov.b64 	%fd1640, {%r1621, %r1620};
	mul.f64 	%fd2199, %fd1639, %fd1640;
	bra.uni 	BB37_584;

BB37_572:
	setp.gt.s32	%p642, %r365, -1;
	@%p642 bra 	BB37_575;

	cvt.rzi.f64.f64	%fd1641, %fd547;
	setp.neu.f64	%p643, %fd1641, %fd547;
	selp.f64	%fd2197, 0dFFF8000000000000, %fd2197, %p643;

BB37_575:
	mov.f64 	%fd554, %fd2197;
	add.f64 	%fd555, %fd547, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1631}, %fd555;
	}
	and.b32  	%r1632, %r1631, 2146435072;
	setp.ne.s32	%p646, %r1632, 2146435072;
	mov.f64 	%fd2196, %fd554;
	@%p646 bra 	BB37_582;

	setp.gtu.f64	%p647, %fd548, 0d7FF0000000000000;
	mov.f64 	%fd2196, %fd555;
	@%p647 bra 	BB37_582;

	abs.f64 	%fd556, %fd547;
	setp.gtu.f64	%p648, %fd556, 0d7FF0000000000000;
	mov.f64 	%fd2195, %fd555;
	mov.f64 	%fd2196, %fd2195;
	@%p648 bra 	BB37_582;

	setp.eq.f64	%p649, %fd556, 0d7FF0000000000000;
	@%p649 bra 	BB37_581;
	bra.uni 	BB37_579;

BB37_581:
	setp.eq.f64	%p651, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p652, %fd548, 0d3FF0000000000000;
	selp.b32	%r1639, 2146435072, 0, %p652;
	xor.b32  	%r1640, %r1639, 2146435072;
	setp.lt.s32	%p653, %r364, 0;
	selp.b32	%r1641, %r1640, %r1639, %p653;
	selp.b32	%r1642, 1072693248, %r1641, %p651;
	mov.u32 	%r1643, 0;
	mov.b64 	%fd2196, {%r1643, %r1642};
	bra.uni 	BB37_582;

BB37_579:
	setp.neu.f64	%p650, %fd548, 0d7FF0000000000000;
	mov.f64 	%fd2196, %fd554;
	@%p650 bra 	BB37_582;

	shr.s32 	%r1633, %r364, 31;
	and.b32  	%r1634, %r1633, -2146435072;
	add.s32 	%r1635, %r1634, 2146435072;
	or.b32  	%r1636, %r1635, -2147483648;
	selp.b32	%r1637, %r1636, %r1635, %p20;
	mov.u32 	%r1638, 0;
	mov.b64 	%fd2196, {%r1638, %r1637};

BB37_582:
	setp.eq.f64	%p654, %fd547, 0d0000000000000000;
	setp.eq.f64	%p655, %fd156, 0d3FF0000000000000;
	or.pred  	%p656, %p655, %p654;
	selp.f64	%fd2199, 0d3FF0000000000000, %fd2196, %p656;

BB37_584:
	add.f64 	%fd1642, %fd2199, 0dBFF0000000000000;
	mul.f64 	%fd2200, %fd1642, 0d4059000000000000;

BB37_585:
	and.b16  	%rs46, %rs59, 255;
	setp.eq.s16	%p657, %rs46, 0;
	@%p657 bra 	BB37_610;
	bra.uni 	BB37_586;

BB37_610:
	setp.eq.s32	%p686, %r1, 0;
	@%p686 bra 	BB37_612;
	bra.uni 	BB37_611;

BB37_612:
	setp.lt.s32	%p687, %r342, 30;
	setp.eq.s32	%p688, %r1587, 31;
	and.pred  	%p689, %p688, %p687;
	selp.b32	%r1691, 1, %r1587, %p689;
	selp.u32	%r1692, 1, 0, %p689;
	sub.s32 	%r1693, %r1584, %r343;
	sub.s32 	%r1694, %r1586, %r341;
	add.s32 	%r1695, %r1694, %r1692;
	mul.lo.s32 	%r1696, %r1695, 30;
	sub.s32 	%r1698, %r871, %r342;
	mov.u32 	%r1699, 0;
	max.s32 	%r1700, %r1699, %r1698;
	min.s32 	%r1701, %r871, %r1691;
	mad.lo.s32 	%r1702, %r1693, 360, %r1696;
	add.s32 	%r1703, %r1702, %r1700;
	add.s32 	%r1704, %r1703, %r1701;
	add.s32 	%r2220, %r1704, -30;
	bra.uni 	BB37_613;

BB37_586:
	setp.eq.s32	%p658, %r1, 0;
	@%p658 bra 	BB37_588;
	bra.uni 	BB37_587;

BB37_588:
	setp.lt.s32	%p659, %r3, 30;
	setp.eq.s32	%p660, %r1587, 31;
	and.pred  	%p661, %p660, %p659;
	selp.b32	%r1644, 1, %r1587, %p661;
	selp.u32	%r1645, 1, 0, %p661;
	sub.s32 	%r1646, %r1584, %r526;
	sub.s32 	%r1647, %r1586, %r524;
	add.s32 	%r1648, %r1647, %r1645;
	mul.lo.s32 	%r1649, %r1648, 30;
	min.s32 	%r1651, %r871, %r1644;
	mad.lo.s32 	%r1652, %r1646, 360, %r1649;
	mov.u32 	%r1653, 0;
	max.s32 	%r1654, %r1653, %r101;
	add.s32 	%r1655, %r1652, %r1654;
	add.s32 	%r1656, %r1655, %r1651;
	add.s32 	%r2219, %r1656, -30;
	bra.uni 	BB37_589;

BB37_611:
	sub.s32 	%r2220, %r1585, %r344;

BB37_613:
	cvt.rn.f64.s32	%fd1681, %r2220;
	div.rn.f64 	%fd585, %fd1681, 0d4076800000000000;
	setp.eq.s32	%p690, %r2, 0;
	@%p690 bra 	BB37_633;
	bra.uni 	BB37_614;

BB37_633:
	fma.rn.f64 	%fd2215, %fd2297, %fd585, 0d3FF0000000000000;
	bra.uni 	BB37_634;

BB37_587:
	sub.s32 	%r2219, %r1585, %r527;

BB37_589:
	cvt.rn.f64.s32	%fd1643, %r2219;
	div.rn.f64 	%fd565, %fd1643, 0d4076800000000000;
	setp.eq.s32	%p662, %r2, 0;
	@%p662 bra 	BB37_609;
	bra.uni 	BB37_590;

BB37_609:
	fma.rn.f64 	%fd2215, %fd2297, %fd565, 0d3FF0000000000000;
	bra.uni 	BB37_634;

BB37_614:
	setp.eq.s32	%p691, %r2, 1;
	@%p691 bra 	BB37_619;
	bra.uni 	BB37_615;

BB37_619:
	mul.f64 	%fd590, %fd1, %fd585;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r381}, %fd590;
	}
	bfe.u32 	%r1717, %r381, 20, 11;
	add.s32 	%r1718, %r1717, -1012;
	mov.b64 	 %rd86, %fd590;
	shl.b64 	%rd37, %rd86, %r1718;
	setp.eq.s64	%p696, %rd37, -9223372036854775808;
	abs.f64 	%fd591, %fd538;
	// Callseq Start 132
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd591;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd590;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2214, [retval0+0];
	
	//{
	}// Callseq End 132
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r382}, %fd538;
	}
	setp.lt.s32	%p697, %r382, 0;
	and.pred  	%p22, %p697, %p696;
	@!%p22 bra 	BB37_621;
	bra.uni 	BB37_620;

BB37_620:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1719}, %fd2214;
	}
	xor.b32  	%r1720, %r1719, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1721, %temp}, %fd2214;
	}
	mov.b64 	%fd2214, {%r1721, %r1720};

BB37_621:
	mov.f64 	%fd2213, %fd2214;
	setp.eq.f64	%p698, %fd538, 0d0000000000000000;
	@%p698 bra 	BB37_624;
	bra.uni 	BB37_622;

BB37_624:
	selp.b32	%r1722, %r382, 0, %p696;
	or.b32  	%r1723, %r1722, 2146435072;
	setp.lt.s32	%p702, %r381, 0;
	selp.b32	%r1724, %r1723, %r1722, %p702;
	mov.u32 	%r1725, 0;
	mov.b64 	%fd2213, {%r1725, %r1724};
	bra.uni 	BB37_625;

BB37_590:
	setp.eq.s32	%p663, %r2, 1;
	@%p663 bra 	BB37_595;
	bra.uni 	BB37_591;

BB37_595:
	mul.f64 	%fd570, %fd1, %fd565;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r373}, %fd570;
	}
	bfe.u32 	%r1669, %r373, 20, 11;
	add.s32 	%r1670, %r1669, -1012;
	mov.b64 	 %rd85, %fd570;
	shl.b64 	%rd36, %rd85, %r1670;
	setp.eq.s64	%p668, %rd36, -9223372036854775808;
	abs.f64 	%fd571, %fd538;
	// Callseq Start 131
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd571;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd570;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2207, [retval0+0];
	
	//{
	}// Callseq End 131
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r374}, %fd538;
	}
	setp.lt.s32	%p669, %r374, 0;
	and.pred  	%p21, %p669, %p668;
	@!%p21 bra 	BB37_597;
	bra.uni 	BB37_596;

BB37_596:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1671}, %fd2207;
	}
	xor.b32  	%r1672, %r1671, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1673, %temp}, %fd2207;
	}
	mov.b64 	%fd2207, {%r1673, %r1672};

BB37_597:
	mov.f64 	%fd2206, %fd2207;
	setp.eq.f64	%p670, %fd538, 0d0000000000000000;
	@%p670 bra 	BB37_600;
	bra.uni 	BB37_598;

BB37_600:
	selp.b32	%r1674, %r374, 0, %p668;
	or.b32  	%r1675, %r1674, 2146435072;
	setp.lt.s32	%p674, %r373, 0;
	selp.b32	%r1676, %r1675, %r1674, %p674;
	mov.u32 	%r1677, 0;
	mov.b64 	%fd2206, {%r1677, %r1676};
	bra.uni 	BB37_601;

BB37_615:
	mov.f64 	%fd2215, 0d0000000000000000;
	setp.ne.s32	%p692, %r2, 2;
	@%p692 bra 	BB37_634;

	mul.f64 	%fd586, %fd2297, %fd585;
	mov.f64 	%fd1683, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1684, %fd586, %fd1683;
	mov.f64 	%fd1685, 0d4338000000000000;
	add.rn.f64 	%fd1686, %fd1684, %fd1685;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r378, %temp}, %fd1686;
	}
	mov.f64 	%fd1687, 0dC338000000000000;
	add.rn.f64 	%fd1688, %fd1686, %fd1687;
	mov.f64 	%fd1689, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1690, %fd1688, %fd1689, %fd586;
	mov.f64 	%fd1691, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1692, %fd1688, %fd1691, %fd1690;
	mov.f64 	%fd1693, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1694, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1695, %fd1694, %fd1692, %fd1693;
	mov.f64 	%fd1696, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1697, %fd1695, %fd1692, %fd1696;
	mov.f64 	%fd1698, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1699, %fd1697, %fd1692, %fd1698;
	mov.f64 	%fd1700, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1701, %fd1699, %fd1692, %fd1700;
	mov.f64 	%fd1702, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1703, %fd1701, %fd1692, %fd1702;
	mov.f64 	%fd1704, 0d3F81111111122322;
	fma.rn.f64 	%fd1705, %fd1703, %fd1692, %fd1704;
	mov.f64 	%fd1706, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1707, %fd1705, %fd1692, %fd1706;
	mov.f64 	%fd1708, 0d3FC5555555555511;
	fma.rn.f64 	%fd1709, %fd1707, %fd1692, %fd1708;
	mov.f64 	%fd1710, 0d3FE000000000000B;
	fma.rn.f64 	%fd1711, %fd1709, %fd1692, %fd1710;
	mov.f64 	%fd1712, 0d3FF0000000000000;
	fma.rn.f64 	%fd1713, %fd1711, %fd1692, %fd1712;
	fma.rn.f64 	%fd1714, %fd1713, %fd1692, %fd1712;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r379, %temp}, %fd1714;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r380}, %fd1714;
	}
	shl.b32 	%r1705, %r378, 20;
	add.s32 	%r1706, %r380, %r1705;
	mov.b64 	%fd2215, {%r379, %r1706};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1707}, %fd586;
	}
	mov.b32 	 %f50, %r1707;
	abs.f32 	%f22, %f50;
	setp.lt.f32	%p693, %f22, 0f4086232B;
	@%p693 bra 	BB37_634;

	setp.lt.f64	%p694, %fd586, 0d0000000000000000;
	add.f64 	%fd1715, %fd586, 0d7FF0000000000000;
	selp.f64	%fd2215, 0d0000000000000000, %fd1715, %p694;
	setp.geu.f32	%p695, %f22, 0f40874800;
	@%p695 bra 	BB37_634;

	shr.u32 	%r1708, %r378, 31;
	add.s32 	%r1709, %r378, %r1708;
	shr.s32 	%r1710, %r1709, 1;
	shl.b32 	%r1711, %r1710, 20;
	add.s32 	%r1712, %r1711, %r380;
	mov.b64 	%fd1716, {%r379, %r1712};
	sub.s32 	%r1713, %r378, %r1710;
	shl.b32 	%r1714, %r1713, 20;
	add.s32 	%r1715, %r1714, 1072693248;
	mov.u32 	%r1716, 0;
	mov.b64 	%fd1717, {%r1716, %r1715};
	mul.f64 	%fd2215, %fd1716, %fd1717;
	bra.uni 	BB37_634;

BB37_591:
	mov.f64 	%fd2215, 0d0000000000000000;
	setp.ne.s32	%p664, %r2, 2;
	@%p664 bra 	BB37_634;

	mul.f64 	%fd566, %fd2297, %fd565;
	mov.f64 	%fd1645, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1646, %fd566, %fd1645;
	mov.f64 	%fd1647, 0d4338000000000000;
	add.rn.f64 	%fd1648, %fd1646, %fd1647;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r370, %temp}, %fd1648;
	}
	mov.f64 	%fd1649, 0dC338000000000000;
	add.rn.f64 	%fd1650, %fd1648, %fd1649;
	mov.f64 	%fd1651, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1652, %fd1650, %fd1651, %fd566;
	mov.f64 	%fd1653, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1654, %fd1650, %fd1653, %fd1652;
	mov.f64 	%fd1655, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1656, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1657, %fd1656, %fd1654, %fd1655;
	mov.f64 	%fd1658, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1659, %fd1657, %fd1654, %fd1658;
	mov.f64 	%fd1660, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1661, %fd1659, %fd1654, %fd1660;
	mov.f64 	%fd1662, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1663, %fd1661, %fd1654, %fd1662;
	mov.f64 	%fd1664, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1665, %fd1663, %fd1654, %fd1664;
	mov.f64 	%fd1666, 0d3F81111111122322;
	fma.rn.f64 	%fd1667, %fd1665, %fd1654, %fd1666;
	mov.f64 	%fd1668, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1669, %fd1667, %fd1654, %fd1668;
	mov.f64 	%fd1670, 0d3FC5555555555511;
	fma.rn.f64 	%fd1671, %fd1669, %fd1654, %fd1670;
	mov.f64 	%fd1672, 0d3FE000000000000B;
	fma.rn.f64 	%fd1673, %fd1671, %fd1654, %fd1672;
	mov.f64 	%fd1674, 0d3FF0000000000000;
	fma.rn.f64 	%fd1675, %fd1673, %fd1654, %fd1674;
	fma.rn.f64 	%fd1676, %fd1675, %fd1654, %fd1674;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r371, %temp}, %fd1676;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r372}, %fd1676;
	}
	shl.b32 	%r1657, %r370, 20;
	add.s32 	%r1658, %r372, %r1657;
	mov.b64 	%fd2215, {%r371, %r1658};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1659}, %fd566;
	}
	mov.b32 	 %f49, %r1659;
	abs.f32 	%f21, %f49;
	setp.lt.f32	%p665, %f21, 0f4086232B;
	@%p665 bra 	BB37_634;

	setp.lt.f64	%p666, %fd566, 0d0000000000000000;
	add.f64 	%fd1677, %fd566, 0d7FF0000000000000;
	selp.f64	%fd2215, 0d0000000000000000, %fd1677, %p666;
	setp.geu.f32	%p667, %f21, 0f40874800;
	@%p667 bra 	BB37_634;

	shr.u32 	%r1660, %r370, 31;
	add.s32 	%r1661, %r370, %r1660;
	shr.s32 	%r1662, %r1661, 1;
	shl.b32 	%r1663, %r1662, 20;
	add.s32 	%r1664, %r1663, %r372;
	mov.b64 	%fd1678, {%r371, %r1664};
	sub.s32 	%r1665, %r370, %r1662;
	shl.b32 	%r1666, %r1665, 20;
	add.s32 	%r1667, %r1666, 1072693248;
	mov.u32 	%r1668, 0;
	mov.b64 	%fd1679, {%r1668, %r1667};
	mul.f64 	%fd2215, %fd1678, %fd1679;
	bra.uni 	BB37_634;

BB37_622:
	setp.gt.s32	%p699, %r382, -1;
	@%p699 bra 	BB37_625;

	cvt.rzi.f64.f64	%fd1718, %fd590;
	setp.neu.f64	%p700, %fd1718, %fd590;
	selp.f64	%fd2213, 0dFFF8000000000000, %fd2213, %p700;

BB37_625:
	mov.f64 	%fd597, %fd2213;
	add.f64 	%fd598, %fd590, %fd538;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1726}, %fd598;
	}
	and.b32  	%r1727, %r1726, 2146435072;
	setp.ne.s32	%p703, %r1727, 2146435072;
	mov.f64 	%fd2212, %fd597;
	@%p703 bra 	BB37_632;

	setp.gtu.f64	%p704, %fd591, 0d7FF0000000000000;
	mov.f64 	%fd2212, %fd598;
	@%p704 bra 	BB37_632;

	abs.f64 	%fd599, %fd590;
	setp.gtu.f64	%p705, %fd599, 0d7FF0000000000000;
	mov.f64 	%fd2211, %fd598;
	mov.f64 	%fd2212, %fd2211;
	@%p705 bra 	BB37_632;

	setp.eq.f64	%p706, %fd599, 0d7FF0000000000000;
	@%p706 bra 	BB37_631;
	bra.uni 	BB37_629;

BB37_631:
	setp.eq.f64	%p708, %fd538, 0dBFF0000000000000;
	setp.gt.f64	%p709, %fd591, 0d3FF0000000000000;
	selp.b32	%r1734, 2146435072, 0, %p709;
	xor.b32  	%r1735, %r1734, 2146435072;
	setp.lt.s32	%p710, %r381, 0;
	selp.b32	%r1736, %r1735, %r1734, %p710;
	selp.b32	%r1737, 1072693248, %r1736, %p708;
	mov.u32 	%r1738, 0;
	mov.b64 	%fd2212, {%r1738, %r1737};
	bra.uni 	BB37_632;

BB37_598:
	setp.gt.s32	%p671, %r374, -1;
	@%p671 bra 	BB37_601;

	cvt.rzi.f64.f64	%fd1680, %fd570;
	setp.neu.f64	%p672, %fd1680, %fd570;
	selp.f64	%fd2206, 0dFFF8000000000000, %fd2206, %p672;

BB37_601:
	mov.f64 	%fd577, %fd2206;
	add.f64 	%fd578, %fd570, %fd538;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1678}, %fd578;
	}
	and.b32  	%r1679, %r1678, 2146435072;
	setp.ne.s32	%p675, %r1679, 2146435072;
	mov.f64 	%fd2205, %fd577;
	@%p675 bra 	BB37_608;

	setp.gtu.f64	%p676, %fd571, 0d7FF0000000000000;
	mov.f64 	%fd2205, %fd578;
	@%p676 bra 	BB37_608;

	abs.f64 	%fd579, %fd570;
	setp.gtu.f64	%p677, %fd579, 0d7FF0000000000000;
	mov.f64 	%fd2204, %fd578;
	mov.f64 	%fd2205, %fd2204;
	@%p677 bra 	BB37_608;

	setp.eq.f64	%p678, %fd579, 0d7FF0000000000000;
	@%p678 bra 	BB37_607;
	bra.uni 	BB37_605;

BB37_607:
	setp.eq.f64	%p680, %fd538, 0dBFF0000000000000;
	setp.gt.f64	%p681, %fd571, 0d3FF0000000000000;
	selp.b32	%r1686, 2146435072, 0, %p681;
	xor.b32  	%r1687, %r1686, 2146435072;
	setp.lt.s32	%p682, %r373, 0;
	selp.b32	%r1688, %r1687, %r1686, %p682;
	selp.b32	%r1689, 1072693248, %r1688, %p680;
	mov.u32 	%r1690, 0;
	mov.b64 	%fd2205, {%r1690, %r1689};
	bra.uni 	BB37_608;

BB37_629:
	setp.neu.f64	%p707, %fd591, 0d7FF0000000000000;
	mov.f64 	%fd2212, %fd597;
	@%p707 bra 	BB37_632;

	shr.s32 	%r1728, %r381, 31;
	and.b32  	%r1729, %r1728, -2146435072;
	add.s32 	%r1730, %r1729, 2146435072;
	or.b32  	%r1731, %r1730, -2147483648;
	selp.b32	%r1732, %r1731, %r1730, %p22;
	mov.u32 	%r1733, 0;
	mov.b64 	%fd2212, {%r1733, %r1732};

BB37_632:
	setp.eq.f64	%p711, %fd590, 0d0000000000000000;
	setp.eq.f64	%p712, %fd538, 0d3FF0000000000000;
	or.pred  	%p713, %p712, %p711;
	selp.f64	%fd2215, 0d3FF0000000000000, %fd2212, %p713;
	bra.uni 	BB37_634;

BB37_605:
	setp.neu.f64	%p679, %fd571, 0d7FF0000000000000;
	mov.f64 	%fd2205, %fd577;
	@%p679 bra 	BB37_608;

	shr.s32 	%r1680, %r373, 31;
	and.b32  	%r1681, %r1680, -2146435072;
	add.s32 	%r1682, %r1681, 2146435072;
	or.b32  	%r1683, %r1682, -2147483648;
	selp.b32	%r1684, %r1683, %r1682, %p21;
	mov.u32 	%r1685, 0;
	mov.b64 	%fd2205, {%r1685, %r1684};

BB37_608:
	setp.eq.f64	%p683, %fd570, 0d0000000000000000;
	setp.eq.f64	%p684, %fd538, 0d3FF0000000000000;
	or.pred  	%p685, %p684, %p683;
	selp.f64	%fd2215, 0d3FF0000000000000, %fd2205, %p685;

BB37_634:
	rcp.rn.f64 	%fd1719, %fd2215;
	mul.f64 	%fd2191, %fd2191, %fd1719;
	fma.rn.f64 	%fd2216, %fd2200, %fd2191, %fd2216;
	mov.u16 	%rs59, 0;
	mov.u32 	%r2235, %r346;
	mov.u32 	%r2251, %r347;
	mov.u32 	%r2267, %r348;
	mov.u32 	%r2283, %r349;

BB37_635:
	mov.u32 	%r2282, %r2283;
	mov.u32 	%r2266, %r2267;
	mov.u32 	%r2250, %r2251;
	mov.u32 	%r2234, %r2235;
	add.s32 	%r2217, %r2217, 1;
	setp.lt.s32	%p714, %r2217, %r532;
	mov.u32 	%r2232, %r2234;
	mov.u32 	%r2248, %r2250;
	mov.u32 	%r2264, %r2266;
	mov.u32 	%r2280, %r2282;
	@%p714 bra 	BB37_558;

BB37_636:
	mov.u32 	%r2281, %r2280;
	mov.u32 	%r2265, %r2264;
	mov.u32 	%r2249, %r2248;
	mov.u32 	%r2233, %r2232;
	sub.f64 	%fd2025, %fd774, %fd2216;
	add.s32 	%r2426, %r2426, 1;
	mov.u32 	%r2078, 1;

BB37_800:
	bra.uni 	BB37_801;

BB37_474:
	setp.ne.s32	%p536, %r2078, 1;
	@%p536 bra 	BB37_801;

	sub.f64 	%fd1479, %fd2295, %fd2297;
	fma.rn.f64 	%fd2295, %fd1479, 0d3FF999999999999A, %fd2295;
	mov.f64 	%fd2190, 0d0000000000000000;
	mov.u32 	%r2164, %r2165;
	mov.u32 	%r2180, %r2181;
	mov.u32 	%r2196, %r2197;
	mov.u32 	%r2212, %r2213;
	@%p29 bra 	BB37_555;

	div.rn.f64 	%fd1482, %fd2295, %fd1;
	add.f64 	%fd463, %fd1482, 0d3FF0000000000000;
	mov.u32 	%r2149, 0;
	mov.u16 	%rs58, 1;
	mov.f64 	%fd2165, 0d3FF0000000000000;
	mov.f64 	%fd2190, 0d0000000000000000;
	mov.u32 	%r2166, %r2165;
	mov.u32 	%r2182, %r2181;
	mov.u32 	%r2198, %r2197;
	mov.u32 	%r2214, %r2213;

BB37_477:
	mov.u32 	%r2202, %r2214;
	mov.u32 	%r292, %r2202;
	mov.u32 	%r2186, %r2198;
	mov.u32 	%r291, %r2186;
	mov.u32 	%r2170, %r2182;
	mov.u32 	%r290, %r2170;
	mov.u32 	%r2154, %r2166;
	mov.u32 	%r289, %r2154;
	mul.wide.s32 	%rd77, %r2149, 56;
	add.s64 	%rd78, %rd48, %rd77;
	add.s64 	%rd29, %rd78, 12;
	ld.u32 	%r1425, [%rd78+12];
	setp.gt.s32	%p538, %r523, %r1425;
	mov.u32 	%r2167, %r289;
	mov.u32 	%r2183, %r290;
	mov.u32 	%r2199, %r291;
	mov.u32 	%r2215, %r292;
	@%p538 bra 	BB37_554;

	ld.v2.u32 	{%r1426, %r1427}, [%rd29+-4];
	mov.u32 	%r297, %r1427;
	mov.u32 	%r296, %r1426;
	ld.v2.u32 	{%r1428, %r1429}, [%rd29+-12];
	mov.u32 	%r295, %r1429;
	mov.u32 	%r294, %r1428;
	ld.f64 	%fd2174, [%rd29+36];
	setp.neu.f64	%p539, %fd2174, 0dBFF0000000000000;
	@%p539 bra 	BB37_504;

	setp.eq.s32	%p540, %r531, 0;
	ld.v2.u32 	{%r1430, %r1431}, [%rd29+12];
	ld.v2.u32 	{%r1432, %r1433}, [%rd29+4];
	ld.v2.u32 	{%r1434, %r1435}, [%rd29+28];
	ld.v2.u32 	{%r1436, %r1437}, [%rd29+20];
	@%p540 bra 	BB37_481;
	bra.uni 	BB37_480;

BB37_481:
	setp.lt.s32	%p541, %r1433, 30;
	setp.eq.s32	%p542, %r1437, 31;
	and.pred  	%p543, %p542, %p541;
	selp.b32	%r1438, 1, %r1437, %p543;
	selp.u32	%r1439, 1, 0, %p543;
	sub.s32 	%r1440, %r1434, %r1430;
	sub.s32 	%r1441, %r1436, %r1432;
	add.s32 	%r1442, %r1441, %r1439;
	mul.lo.s32 	%r1443, %r1442, 30;
	sub.s32 	%r1445, %r871, %r1433;
	mov.u32 	%r1446, 0;
	max.s32 	%r1447, %r1446, %r1445;
	min.s32 	%r1448, %r871, %r1438;
	mad.lo.s32 	%r1449, %r1440, 360, %r1443;
	add.s32 	%r1450, %r1449, %r1447;
	add.s32 	%r1451, %r1450, %r1448;
	add.s32 	%r2150, %r1451, -30;
	bra.uni 	BB37_482;

BB37_480:
	sub.s32 	%r2150, %r1435, %r1431;

BB37_482:
	cvt.rn.f64.s32	%fd1483, %r2150;
	div.rn.f64 	%fd467, %fd1483, 0d4076800000000000;
	setp.eq.s32	%p544, %r4, 0;
	@%p544 bra 	BB37_502;
	bra.uni 	BB37_483;

BB37_502:
	fma.rn.f64 	%fd2173, %fd2, %fd467, 0d3FF0000000000000;
	bra.uni 	BB37_503;

BB37_483:
	setp.eq.s32	%p545, %r4, 1;
	@%p545 bra 	BB37_488;
	bra.uni 	BB37_484;

BB37_488:
	mul.f64 	%fd472, %fd3, %fd467;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r312}, %fd472;
	}
	bfe.u32 	%r1464, %r312, 20, 11;
	add.s32 	%r1465, %r1464, -1012;
	mov.b64 	 %rd79, %fd472;
	shl.b64 	%rd30, %rd79, %r1465;
	setp.eq.s64	%p550, %rd30, -9223372036854775808;
	abs.f64 	%fd473, %fd156;
	// Callseq Start 127
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd473;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd472;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2172, [retval0+0];
	
	//{
	}// Callseq End 127
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r313}, %fd156;
	}
	setp.lt.s32	%p551, %r313, 0;
	and.pred  	%p17, %p551, %p550;
	@!%p17 bra 	BB37_490;
	bra.uni 	BB37_489;

BB37_489:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1466}, %fd2172;
	}
	xor.b32  	%r1467, %r1466, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1468, %temp}, %fd2172;
	}
	mov.b64 	%fd2172, {%r1468, %r1467};

BB37_490:
	mov.f64 	%fd2171, %fd2172;
	setp.eq.f64	%p552, %fd156, 0d0000000000000000;
	@%p552 bra 	BB37_493;
	bra.uni 	BB37_491;

BB37_493:
	selp.b32	%r1469, %r313, 0, %p550;
	or.b32  	%r1470, %r1469, 2146435072;
	setp.lt.s32	%p556, %r312, 0;
	selp.b32	%r1471, %r1470, %r1469, %p556;
	mov.u32 	%r1472, 0;
	mov.b64 	%fd2171, {%r1472, %r1471};
	bra.uni 	BB37_494;

BB37_484:
	mov.f64 	%fd2173, 0d0000000000000000;
	setp.ne.s32	%p546, %r4, 2;
	@%p546 bra 	BB37_503;

	mul.f64 	%fd468, %fd2, %fd467;
	mov.f64 	%fd1485, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1486, %fd468, %fd1485;
	mov.f64 	%fd1487, 0d4338000000000000;
	add.rn.f64 	%fd1488, %fd1486, %fd1487;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r309, %temp}, %fd1488;
	}
	mov.f64 	%fd1489, 0dC338000000000000;
	add.rn.f64 	%fd1490, %fd1488, %fd1489;
	mov.f64 	%fd1491, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1492, %fd1490, %fd1491, %fd468;
	mov.f64 	%fd1493, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1494, %fd1490, %fd1493, %fd1492;
	mov.f64 	%fd1495, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1496, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1497, %fd1496, %fd1494, %fd1495;
	mov.f64 	%fd1498, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1499, %fd1497, %fd1494, %fd1498;
	mov.f64 	%fd1500, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1501, %fd1499, %fd1494, %fd1500;
	mov.f64 	%fd1502, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1503, %fd1501, %fd1494, %fd1502;
	mov.f64 	%fd1504, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1505, %fd1503, %fd1494, %fd1504;
	mov.f64 	%fd1506, 0d3F81111111122322;
	fma.rn.f64 	%fd1507, %fd1505, %fd1494, %fd1506;
	mov.f64 	%fd1508, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1509, %fd1507, %fd1494, %fd1508;
	mov.f64 	%fd1510, 0d3FC5555555555511;
	fma.rn.f64 	%fd1511, %fd1509, %fd1494, %fd1510;
	mov.f64 	%fd1512, 0d3FE000000000000B;
	fma.rn.f64 	%fd1513, %fd1511, %fd1494, %fd1512;
	mov.f64 	%fd1514, 0d3FF0000000000000;
	fma.rn.f64 	%fd1515, %fd1513, %fd1494, %fd1514;
	fma.rn.f64 	%fd1516, %fd1515, %fd1494, %fd1514;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r310, %temp}, %fd1516;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r311}, %fd1516;
	}
	shl.b32 	%r1452, %r309, 20;
	add.s32 	%r1453, %r311, %r1452;
	mov.b64 	%fd2173, {%r310, %r1453};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1454}, %fd468;
	}
	mov.b32 	 %f45, %r1454;
	abs.f32 	%f17, %f45;
	setp.lt.f32	%p547, %f17, 0f4086232B;
	@%p547 bra 	BB37_503;

	setp.lt.f64	%p548, %fd468, 0d0000000000000000;
	add.f64 	%fd1517, %fd468, 0d7FF0000000000000;
	selp.f64	%fd2173, 0d0000000000000000, %fd1517, %p548;
	setp.geu.f32	%p549, %f17, 0f40874800;
	@%p549 bra 	BB37_503;

	shr.u32 	%r1455, %r309, 31;
	add.s32 	%r1456, %r309, %r1455;
	shr.s32 	%r1457, %r1456, 1;
	shl.b32 	%r1458, %r1457, 20;
	add.s32 	%r1459, %r1458, %r311;
	mov.b64 	%fd1518, {%r310, %r1459};
	sub.s32 	%r1460, %r309, %r1457;
	shl.b32 	%r1461, %r1460, 20;
	add.s32 	%r1462, %r1461, 1072693248;
	mov.u32 	%r1463, 0;
	mov.b64 	%fd1519, {%r1463, %r1462};
	mul.f64 	%fd2173, %fd1518, %fd1519;
	bra.uni 	BB37_503;

BB37_491:
	setp.gt.s32	%p553, %r313, -1;
	@%p553 bra 	BB37_494;

	cvt.rzi.f64.f64	%fd1520, %fd472;
	setp.neu.f64	%p554, %fd1520, %fd472;
	selp.f64	%fd2171, 0dFFF8000000000000, %fd2171, %p554;

BB37_494:
	mov.f64 	%fd479, %fd2171;
	add.f64 	%fd480, %fd472, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1473}, %fd480;
	}
	and.b32  	%r1474, %r1473, 2146435072;
	setp.ne.s32	%p557, %r1474, 2146435072;
	mov.f64 	%fd2170, %fd479;
	@%p557 bra 	BB37_501;

	setp.gtu.f64	%p558, %fd473, 0d7FF0000000000000;
	mov.f64 	%fd2170, %fd480;
	@%p558 bra 	BB37_501;

	abs.f64 	%fd481, %fd472;
	setp.gtu.f64	%p559, %fd481, 0d7FF0000000000000;
	mov.f64 	%fd2169, %fd480;
	mov.f64 	%fd2170, %fd2169;
	@%p559 bra 	BB37_501;

	setp.eq.f64	%p560, %fd481, 0d7FF0000000000000;
	@%p560 bra 	BB37_500;
	bra.uni 	BB37_498;

BB37_500:
	setp.eq.f64	%p562, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p563, %fd473, 0d3FF0000000000000;
	selp.b32	%r1481, 2146435072, 0, %p563;
	xor.b32  	%r1482, %r1481, 2146435072;
	setp.lt.s32	%p564, %r312, 0;
	selp.b32	%r1483, %r1482, %r1481, %p564;
	selp.b32	%r1484, 1072693248, %r1483, %p562;
	mov.u32 	%r1485, 0;
	mov.b64 	%fd2170, {%r1485, %r1484};
	bra.uni 	BB37_501;

BB37_498:
	setp.neu.f64	%p561, %fd473, 0d7FF0000000000000;
	mov.f64 	%fd2170, %fd479;
	@%p561 bra 	BB37_501;

	shr.s32 	%r1475, %r312, 31;
	and.b32  	%r1476, %r1475, -2146435072;
	add.s32 	%r1477, %r1476, 2146435072;
	or.b32  	%r1478, %r1477, -2147483648;
	selp.b32	%r1479, %r1478, %r1477, %p17;
	mov.u32 	%r1480, 0;
	mov.b64 	%fd2170, {%r1480, %r1479};

BB37_501:
	setp.eq.f64	%p565, %fd472, 0d0000000000000000;
	setp.eq.f64	%p566, %fd156, 0d3FF0000000000000;
	or.pred  	%p567, %p566, %p565;
	selp.f64	%fd2173, 0d3FF0000000000000, %fd2170, %p567;

BB37_503:
	add.f64 	%fd1521, %fd2173, 0dBFF0000000000000;
	mul.f64 	%fd2174, %fd1521, 0d4059000000000000;

BB37_504:
	and.b16  	%rs43, %rs58, 255;
	setp.eq.s16	%p568, %rs43, 0;
	@%p568 bra 	BB37_529;
	bra.uni 	BB37_505;

BB37_529:
	setp.eq.s32	%p597, %r1, 0;
	@%p597 bra 	BB37_531;
	bra.uni 	BB37_530;

BB37_531:
	setp.lt.s32	%p598, %r290, 30;
	setp.eq.s32	%p599, %r1429, 31;
	and.pred  	%p600, %p599, %p598;
	selp.b32	%r1533, 1, %r1429, %p600;
	selp.u32	%r1534, 1, 0, %p600;
	sub.s32 	%r1535, %r1426, %r291;
	sub.s32 	%r1536, %r1428, %r289;
	add.s32 	%r1537, %r1536, %r1534;
	mul.lo.s32 	%r1538, %r1537, 30;
	sub.s32 	%r1540, %r871, %r290;
	mov.u32 	%r1541, 0;
	max.s32 	%r1542, %r1541, %r1540;
	min.s32 	%r1543, %r871, %r1533;
	mad.lo.s32 	%r1544, %r1535, 360, %r1538;
	add.s32 	%r1545, %r1544, %r1542;
	add.s32 	%r1546, %r1545, %r1543;
	add.s32 	%r2152, %r1546, -30;
	bra.uni 	BB37_532;

BB37_505:
	setp.eq.s32	%p569, %r1, 0;
	@%p569 bra 	BB37_507;
	bra.uni 	BB37_506;

BB37_507:
	setp.lt.s32	%p570, %r3, 30;
	setp.eq.s32	%p571, %r1429, 31;
	and.pred  	%p572, %p571, %p570;
	selp.b32	%r1486, 1, %r1429, %p572;
	selp.u32	%r1487, 1, 0, %p572;
	sub.s32 	%r1488, %r1426, %r526;
	sub.s32 	%r1489, %r1428, %r524;
	add.s32 	%r1490, %r1489, %r1487;
	mul.lo.s32 	%r1491, %r1490, 30;
	min.s32 	%r1493, %r871, %r1486;
	mad.lo.s32 	%r1494, %r1488, 360, %r1491;
	mov.u32 	%r1495, 0;
	max.s32 	%r1496, %r1495, %r101;
	add.s32 	%r1497, %r1494, %r1496;
	add.s32 	%r1498, %r1497, %r1493;
	add.s32 	%r2151, %r1498, -30;
	bra.uni 	BB37_508;

BB37_530:
	sub.s32 	%r2152, %r1427, %r292;

BB37_532:
	cvt.rn.f64.s32	%fd1560, %r2152;
	div.rn.f64 	%fd510, %fd1560, 0d4076800000000000;
	setp.eq.s32	%p601, %r2, 0;
	@%p601 bra 	BB37_552;
	bra.uni 	BB37_533;

BB37_552:
	fma.rn.f64 	%fd2189, %fd2295, %fd510, 0d3FF0000000000000;
	bra.uni 	BB37_553;

BB37_506:
	sub.s32 	%r2151, %r1427, %r527;

BB37_508:
	cvt.rn.f64.s32	%fd1522, %r2151;
	div.rn.f64 	%fd490, %fd1522, 0d4076800000000000;
	setp.eq.s32	%p573, %r2, 0;
	@%p573 bra 	BB37_528;
	bra.uni 	BB37_509;

BB37_528:
	fma.rn.f64 	%fd2189, %fd2295, %fd490, 0d3FF0000000000000;
	bra.uni 	BB37_553;

BB37_533:
	setp.eq.s32	%p602, %r2, 1;
	@%p602 bra 	BB37_538;
	bra.uni 	BB37_534;

BB37_538:
	mul.f64 	%fd515, %fd1, %fd510;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r329}, %fd515;
	}
	bfe.u32 	%r1559, %r329, 20, 11;
	add.s32 	%r1560, %r1559, -1012;
	mov.b64 	 %rd81, %fd515;
	shl.b64 	%rd32, %rd81, %r1560;
	setp.eq.s64	%p607, %rd32, -9223372036854775808;
	abs.f64 	%fd516, %fd463;
	// Callseq Start 129
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd516;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd515;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2188, [retval0+0];
	
	//{
	}// Callseq End 129
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r330}, %fd463;
	}
	setp.lt.s32	%p608, %r330, 0;
	and.pred  	%p19, %p608, %p607;
	@!%p19 bra 	BB37_540;
	bra.uni 	BB37_539;

BB37_539:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1561}, %fd2188;
	}
	xor.b32  	%r1562, %r1561, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1563, %temp}, %fd2188;
	}
	mov.b64 	%fd2188, {%r1563, %r1562};

BB37_540:
	mov.f64 	%fd2187, %fd2188;
	setp.eq.f64	%p609, %fd463, 0d0000000000000000;
	@%p609 bra 	BB37_543;
	bra.uni 	BB37_541;

BB37_543:
	selp.b32	%r1564, %r330, 0, %p607;
	or.b32  	%r1565, %r1564, 2146435072;
	setp.lt.s32	%p613, %r329, 0;
	selp.b32	%r1566, %r1565, %r1564, %p613;
	mov.u32 	%r1567, 0;
	mov.b64 	%fd2187, {%r1567, %r1566};
	bra.uni 	BB37_544;

BB37_509:
	setp.eq.s32	%p574, %r2, 1;
	@%p574 bra 	BB37_514;
	bra.uni 	BB37_510;

BB37_514:
	mul.f64 	%fd495, %fd1, %fd490;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r321}, %fd495;
	}
	bfe.u32 	%r1511, %r321, 20, 11;
	add.s32 	%r1512, %r1511, -1012;
	mov.b64 	 %rd80, %fd495;
	shl.b64 	%rd31, %rd80, %r1512;
	setp.eq.s64	%p579, %rd31, -9223372036854775808;
	abs.f64 	%fd496, %fd463;
	// Callseq Start 128
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd496;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd495;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2181, [retval0+0];
	
	//{
	}// Callseq End 128
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r322}, %fd463;
	}
	setp.lt.s32	%p580, %r322, 0;
	and.pred  	%p18, %p580, %p579;
	@!%p18 bra 	BB37_516;
	bra.uni 	BB37_515;

BB37_515:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1513}, %fd2181;
	}
	xor.b32  	%r1514, %r1513, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1515, %temp}, %fd2181;
	}
	mov.b64 	%fd2181, {%r1515, %r1514};

BB37_516:
	mov.f64 	%fd2180, %fd2181;
	setp.eq.f64	%p581, %fd463, 0d0000000000000000;
	@%p581 bra 	BB37_519;
	bra.uni 	BB37_517;

BB37_519:
	selp.b32	%r1516, %r322, 0, %p579;
	or.b32  	%r1517, %r1516, 2146435072;
	setp.lt.s32	%p585, %r321, 0;
	selp.b32	%r1518, %r1517, %r1516, %p585;
	mov.u32 	%r1519, 0;
	mov.b64 	%fd2180, {%r1519, %r1518};
	bra.uni 	BB37_520;

BB37_534:
	mov.f64 	%fd2189, 0d0000000000000000;
	setp.ne.s32	%p603, %r2, 2;
	@%p603 bra 	BB37_553;

	mul.f64 	%fd511, %fd2295, %fd510;
	mov.f64 	%fd1562, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1563, %fd511, %fd1562;
	mov.f64 	%fd1564, 0d4338000000000000;
	add.rn.f64 	%fd1565, %fd1563, %fd1564;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r326, %temp}, %fd1565;
	}
	mov.f64 	%fd1566, 0dC338000000000000;
	add.rn.f64 	%fd1567, %fd1565, %fd1566;
	mov.f64 	%fd1568, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1569, %fd1567, %fd1568, %fd511;
	mov.f64 	%fd1570, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1571, %fd1567, %fd1570, %fd1569;
	mov.f64 	%fd1572, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1573, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1574, %fd1573, %fd1571, %fd1572;
	mov.f64 	%fd1575, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1576, %fd1574, %fd1571, %fd1575;
	mov.f64 	%fd1577, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1578, %fd1576, %fd1571, %fd1577;
	mov.f64 	%fd1579, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1580, %fd1578, %fd1571, %fd1579;
	mov.f64 	%fd1581, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1582, %fd1580, %fd1571, %fd1581;
	mov.f64 	%fd1583, 0d3F81111111122322;
	fma.rn.f64 	%fd1584, %fd1582, %fd1571, %fd1583;
	mov.f64 	%fd1585, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1586, %fd1584, %fd1571, %fd1585;
	mov.f64 	%fd1587, 0d3FC5555555555511;
	fma.rn.f64 	%fd1588, %fd1586, %fd1571, %fd1587;
	mov.f64 	%fd1589, 0d3FE000000000000B;
	fma.rn.f64 	%fd1590, %fd1588, %fd1571, %fd1589;
	mov.f64 	%fd1591, 0d3FF0000000000000;
	fma.rn.f64 	%fd1592, %fd1590, %fd1571, %fd1591;
	fma.rn.f64 	%fd1593, %fd1592, %fd1571, %fd1591;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r327, %temp}, %fd1593;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r328}, %fd1593;
	}
	shl.b32 	%r1547, %r326, 20;
	add.s32 	%r1548, %r328, %r1547;
	mov.b64 	%fd2189, {%r327, %r1548};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1549}, %fd511;
	}
	mov.b32 	 %f47, %r1549;
	abs.f32 	%f19, %f47;
	setp.lt.f32	%p604, %f19, 0f4086232B;
	@%p604 bra 	BB37_553;

	setp.lt.f64	%p605, %fd511, 0d0000000000000000;
	add.f64 	%fd1594, %fd511, 0d7FF0000000000000;
	selp.f64	%fd2189, 0d0000000000000000, %fd1594, %p605;
	setp.geu.f32	%p606, %f19, 0f40874800;
	@%p606 bra 	BB37_553;

	shr.u32 	%r1550, %r326, 31;
	add.s32 	%r1551, %r326, %r1550;
	shr.s32 	%r1552, %r1551, 1;
	shl.b32 	%r1553, %r1552, 20;
	add.s32 	%r1554, %r1553, %r328;
	mov.b64 	%fd1595, {%r327, %r1554};
	sub.s32 	%r1555, %r326, %r1552;
	shl.b32 	%r1556, %r1555, 20;
	add.s32 	%r1557, %r1556, 1072693248;
	mov.u32 	%r1558, 0;
	mov.b64 	%fd1596, {%r1558, %r1557};
	mul.f64 	%fd2189, %fd1595, %fd1596;
	bra.uni 	BB37_553;

BB37_510:
	mov.f64 	%fd2189, 0d0000000000000000;
	setp.ne.s32	%p575, %r2, 2;
	@%p575 bra 	BB37_553;

	mul.f64 	%fd491, %fd2295, %fd490;
	mov.f64 	%fd1524, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1525, %fd491, %fd1524;
	mov.f64 	%fd1526, 0d4338000000000000;
	add.rn.f64 	%fd1527, %fd1525, %fd1526;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r318, %temp}, %fd1527;
	}
	mov.f64 	%fd1528, 0dC338000000000000;
	add.rn.f64 	%fd1529, %fd1527, %fd1528;
	mov.f64 	%fd1530, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1531, %fd1529, %fd1530, %fd491;
	mov.f64 	%fd1532, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1533, %fd1529, %fd1532, %fd1531;
	mov.f64 	%fd1534, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1535, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1536, %fd1535, %fd1533, %fd1534;
	mov.f64 	%fd1537, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1538, %fd1536, %fd1533, %fd1537;
	mov.f64 	%fd1539, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1540, %fd1538, %fd1533, %fd1539;
	mov.f64 	%fd1541, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1542, %fd1540, %fd1533, %fd1541;
	mov.f64 	%fd1543, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1544, %fd1542, %fd1533, %fd1543;
	mov.f64 	%fd1545, 0d3F81111111122322;
	fma.rn.f64 	%fd1546, %fd1544, %fd1533, %fd1545;
	mov.f64 	%fd1547, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1548, %fd1546, %fd1533, %fd1547;
	mov.f64 	%fd1549, 0d3FC5555555555511;
	fma.rn.f64 	%fd1550, %fd1548, %fd1533, %fd1549;
	mov.f64 	%fd1551, 0d3FE000000000000B;
	fma.rn.f64 	%fd1552, %fd1550, %fd1533, %fd1551;
	mov.f64 	%fd1553, 0d3FF0000000000000;
	fma.rn.f64 	%fd1554, %fd1552, %fd1533, %fd1553;
	fma.rn.f64 	%fd1555, %fd1554, %fd1533, %fd1553;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r319, %temp}, %fd1555;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r320}, %fd1555;
	}
	shl.b32 	%r1499, %r318, 20;
	add.s32 	%r1500, %r320, %r1499;
	mov.b64 	%fd2189, {%r319, %r1500};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1501}, %fd491;
	}
	mov.b32 	 %f46, %r1501;
	abs.f32 	%f18, %f46;
	setp.lt.f32	%p576, %f18, 0f4086232B;
	@%p576 bra 	BB37_553;

	setp.lt.f64	%p577, %fd491, 0d0000000000000000;
	add.f64 	%fd1556, %fd491, 0d7FF0000000000000;
	selp.f64	%fd2189, 0d0000000000000000, %fd1556, %p577;
	setp.geu.f32	%p578, %f18, 0f40874800;
	@%p578 bra 	BB37_553;

	shr.u32 	%r1502, %r318, 31;
	add.s32 	%r1503, %r318, %r1502;
	shr.s32 	%r1504, %r1503, 1;
	shl.b32 	%r1505, %r1504, 20;
	add.s32 	%r1506, %r1505, %r320;
	mov.b64 	%fd1557, {%r319, %r1506};
	sub.s32 	%r1507, %r318, %r1504;
	shl.b32 	%r1508, %r1507, 20;
	add.s32 	%r1509, %r1508, 1072693248;
	mov.u32 	%r1510, 0;
	mov.b64 	%fd1558, {%r1510, %r1509};
	mul.f64 	%fd2189, %fd1557, %fd1558;
	bra.uni 	BB37_553;

BB37_541:
	setp.gt.s32	%p610, %r330, -1;
	@%p610 bra 	BB37_544;

	cvt.rzi.f64.f64	%fd1597, %fd515;
	setp.neu.f64	%p611, %fd1597, %fd515;
	selp.f64	%fd2187, 0dFFF8000000000000, %fd2187, %p611;

BB37_544:
	mov.f64 	%fd522, %fd2187;
	add.f64 	%fd523, %fd515, %fd463;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1568}, %fd523;
	}
	and.b32  	%r1569, %r1568, 2146435072;
	setp.ne.s32	%p614, %r1569, 2146435072;
	mov.f64 	%fd2186, %fd522;
	@%p614 bra 	BB37_551;

	setp.gtu.f64	%p615, %fd516, 0d7FF0000000000000;
	mov.f64 	%fd2186, %fd523;
	@%p615 bra 	BB37_551;

	abs.f64 	%fd524, %fd515;
	setp.gtu.f64	%p616, %fd524, 0d7FF0000000000000;
	mov.f64 	%fd2185, %fd523;
	mov.f64 	%fd2186, %fd2185;
	@%p616 bra 	BB37_551;

	setp.eq.f64	%p617, %fd524, 0d7FF0000000000000;
	@%p617 bra 	BB37_550;
	bra.uni 	BB37_548;

BB37_550:
	setp.eq.f64	%p619, %fd463, 0dBFF0000000000000;
	setp.gt.f64	%p620, %fd516, 0d3FF0000000000000;
	selp.b32	%r1576, 2146435072, 0, %p620;
	xor.b32  	%r1577, %r1576, 2146435072;
	setp.lt.s32	%p621, %r329, 0;
	selp.b32	%r1578, %r1577, %r1576, %p621;
	selp.b32	%r1579, 1072693248, %r1578, %p619;
	mov.u32 	%r1580, 0;
	mov.b64 	%fd2186, {%r1580, %r1579};
	bra.uni 	BB37_551;

BB37_517:
	setp.gt.s32	%p582, %r322, -1;
	@%p582 bra 	BB37_520;

	cvt.rzi.f64.f64	%fd1559, %fd495;
	setp.neu.f64	%p583, %fd1559, %fd495;
	selp.f64	%fd2180, 0dFFF8000000000000, %fd2180, %p583;

BB37_520:
	mov.f64 	%fd502, %fd2180;
	add.f64 	%fd503, %fd495, %fd463;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1520}, %fd503;
	}
	and.b32  	%r1521, %r1520, 2146435072;
	setp.ne.s32	%p586, %r1521, 2146435072;
	mov.f64 	%fd2179, %fd502;
	@%p586 bra 	BB37_527;

	setp.gtu.f64	%p587, %fd496, 0d7FF0000000000000;
	mov.f64 	%fd2179, %fd503;
	@%p587 bra 	BB37_527;

	abs.f64 	%fd504, %fd495;
	setp.gtu.f64	%p588, %fd504, 0d7FF0000000000000;
	mov.f64 	%fd2178, %fd503;
	mov.f64 	%fd2179, %fd2178;
	@%p588 bra 	BB37_527;

	setp.eq.f64	%p589, %fd504, 0d7FF0000000000000;
	@%p589 bra 	BB37_526;
	bra.uni 	BB37_524;

BB37_526:
	setp.eq.f64	%p591, %fd463, 0dBFF0000000000000;
	setp.gt.f64	%p592, %fd496, 0d3FF0000000000000;
	selp.b32	%r1528, 2146435072, 0, %p592;
	xor.b32  	%r1529, %r1528, 2146435072;
	setp.lt.s32	%p593, %r321, 0;
	selp.b32	%r1530, %r1529, %r1528, %p593;
	selp.b32	%r1531, 1072693248, %r1530, %p591;
	mov.u32 	%r1532, 0;
	mov.b64 	%fd2179, {%r1532, %r1531};
	bra.uni 	BB37_527;

BB37_548:
	setp.neu.f64	%p618, %fd516, 0d7FF0000000000000;
	mov.f64 	%fd2186, %fd522;
	@%p618 bra 	BB37_551;

	shr.s32 	%r1570, %r329, 31;
	and.b32  	%r1571, %r1570, -2146435072;
	add.s32 	%r1572, %r1571, 2146435072;
	or.b32  	%r1573, %r1572, -2147483648;
	selp.b32	%r1574, %r1573, %r1572, %p19;
	mov.u32 	%r1575, 0;
	mov.b64 	%fd2186, {%r1575, %r1574};

BB37_551:
	setp.eq.f64	%p622, %fd515, 0d0000000000000000;
	setp.eq.f64	%p623, %fd463, 0d3FF0000000000000;
	or.pred  	%p624, %p623, %p622;
	selp.f64	%fd2189, 0d3FF0000000000000, %fd2186, %p624;
	bra.uni 	BB37_553;

BB37_524:
	setp.neu.f64	%p590, %fd496, 0d7FF0000000000000;
	mov.f64 	%fd2179, %fd502;
	@%p590 bra 	BB37_527;

	shr.s32 	%r1522, %r321, 31;
	and.b32  	%r1523, %r1522, -2146435072;
	add.s32 	%r1524, %r1523, 2146435072;
	or.b32  	%r1525, %r1524, -2147483648;
	selp.b32	%r1526, %r1525, %r1524, %p18;
	mov.u32 	%r1527, 0;
	mov.b64 	%fd2179, {%r1527, %r1526};

BB37_527:
	setp.eq.f64	%p594, %fd495, 0d0000000000000000;
	setp.eq.f64	%p595, %fd463, 0d3FF0000000000000;
	or.pred  	%p596, %p595, %p594;
	selp.f64	%fd2189, 0d3FF0000000000000, %fd2179, %p596;

BB37_553:
	rcp.rn.f64 	%fd1598, %fd2189;
	mul.f64 	%fd2165, %fd2165, %fd1598;
	fma.rn.f64 	%fd2190, %fd2174, %fd2165, %fd2190;
	mov.u16 	%rs58, 0;
	mov.u32 	%r2167, %r294;
	mov.u32 	%r2183, %r295;
	mov.u32 	%r2199, %r296;
	mov.u32 	%r2215, %r297;

BB37_554:
	mov.u32 	%r2214, %r2215;
	mov.u32 	%r2198, %r2199;
	mov.u32 	%r2182, %r2183;
	mov.u32 	%r2166, %r2167;
	add.s32 	%r2149, %r2149, 1;
	setp.lt.s32	%p625, %r2149, %r532;
	mov.u32 	%r2164, %r2166;
	mov.u32 	%r2180, %r2182;
	mov.u32 	%r2196, %r2198;
	mov.u32 	%r2212, %r2214;
	@%p625 bra 	BB37_477;

BB37_555:
	mov.u32 	%r2213, %r2212;
	mov.u32 	%r2197, %r2196;
	mov.u32 	%r2181, %r2180;
	mov.u32 	%r2165, %r2164;
	sub.f64 	%fd2026, %fd774, %fd2190;
	mov.u32 	%r2078, -1;

BB37_718:

BB37_801:
	mov.f64 	%fd2296, %fd2297;
	mov.f64 	%fd2294, %fd2295;
	mov.u32 	%r2420, %r2417;
	mov.u32 	%r2404, %r2401;
	mov.u32 	%r2388, %r2385;
	mov.u32 	%r2372, %r2369;
	mov.u32 	%r2352, %r2349;
	mov.u32 	%r2336, %r2333;
	mov.u32 	%r2320, %r2317;
	mov.u32 	%r2304, %r2301;
	mov.u32 	%r2284, %r2281;
	mov.u32 	%r2268, %r2265;
	mov.u32 	%r2252, %r2249;
	mov.u32 	%r2236, %r2233;
	mov.u32 	%r2216, %r2213;
	mov.u32 	%r2200, %r2197;
	mov.u32 	%r2184, %r2181;
	mov.u32 	%r2168, %r2165;
	add.s32 	%r2428, %r2426, 1;
	setp.lt.s32	%p893, %r2426, %r516;
	mov.f64 	%fd2288, %fd906;
	@%p893 bra 	BB37_164;
	bra.uni 	BB37_802;

BB37_165:
	mul.f64 	%fd1030, %fd161, 0d3C88361B40000000;
	setp.gtu.f64	%p211, %fd161, %fd1030;
	@%p211 bra 	BB37_167;

	mov.f64 	%fd1031, 0d0000000000000000;
	abs.f64 	%fd1032, %fd1031;
	mul.f64 	%fd1033, %fd1032, 0d3C88361B40000000;
	setp.le.f64	%p212, %fd161, %fd1033;
	mov.f64 	%fd2288, %fd2297;
	@%p212 bra 	BB37_802;

BB37_167:
	abs.f64 	%fd162, %fd2026;
	mul.f64 	%fd1034, %fd162, 0d3C88361B40000000;
	setp.gtu.f64	%p213, %fd162, %fd1034;
	@%p213 bra 	BB37_169;

	mov.f64 	%fd1035, 0d0000000000000000;
	abs.f64 	%fd1036, %fd1035;
	mul.f64 	%fd1037, %fd1036, 0d3C88361B40000000;
	setp.le.f64	%p214, %fd162, %fd1037;
	mov.f64 	%fd2288, %fd2295;
	@%p214 bra 	BB37_802;

BB37_169:
	add.f64 	%fd1039, %fd2295, %fd2297;
	mul.f64 	%fd2288, %fd1039, 0d3FE0000000000000;
	setp.lt.f64	%p215, %fd2025, 0d0000000000000000;
	selp.f64	%fd2071, %fd2295, %fd2297, %p215;
	selp.f64	%fd2070, %fd2297, %fd2295, %p215;
	sub.f64 	%fd2075, %fd2295, %fd2297;
	mov.f64 	%fd1038, 0d0000000000000000;
	mov.f64 	%fd2112, %fd1038;
	@%p29 bra 	BB37_249;

	div.rn.f64 	%fd1042, %fd2288, %fd1;
	add.f64 	%fd167, %fd1042, 0d3FF0000000000000;
	mov.f64 	%fd2113, 0d0000000000000000;
	mov.f64 	%fd2027, 0d3FF0000000000000;
	mov.u16 	%rs56, 1;
	mov.u32 	%r2079, 0;

BB37_171:
	mov.f64 	%fd2097, %fd2113;
	mov.f64 	%fd2114, %fd2097;
	mov.u32 	%r2092, %r2094;
	mov.u32 	%r125, %r2092;
	mov.u32 	%r2088, %r2090;
	mov.u32 	%r124, %r2088;
	mov.u32 	%r2084, %r2086;
	mov.u32 	%r123, %r2084;
	mov.u32 	%r2080, %r2082;
	mov.u32 	%r122, %r2080;
	mul.wide.s32 	%rd59, %r2079, 56;
	add.s64 	%rd60, %rd48, %rd59;
	add.s64 	%rd11, %rd60, 12;
	ld.u32 	%r885, [%rd60+12];
	setp.gt.s32	%p217, %r523, %r885;
	mov.u32 	%r2083, %r122;
	mov.u32 	%r2087, %r123;
	mov.u32 	%r2091, %r124;
	mov.u32 	%r2095, %r125;
	@%p217 bra 	BB37_248;

	ld.v2.u32 	{%r886, %r887}, [%rd11+-4];
	mov.u32 	%r129, %r887;
	mov.u32 	%r128, %r886;
	ld.v2.u32 	{%r888, %r889}, [%rd11+-12];
	mov.u32 	%r127, %r889;
	mov.u32 	%r126, %r888;
	ld.f64 	%fd2036, [%rd11+36];
	setp.neu.f64	%p218, %fd2036, 0dBFF0000000000000;
	@%p218 bra 	BB37_198;

	setp.eq.s32	%p219, %r531, 0;
	ld.v2.u32 	{%r890, %r891}, [%rd11+12];
	ld.v2.u32 	{%r892, %r893}, [%rd11+4];
	ld.v2.u32 	{%r894, %r895}, [%rd11+28];
	ld.v2.u32 	{%r896, %r897}, [%rd11+20];
	@%p219 bra 	BB37_175;
	bra.uni 	BB37_174;

BB37_175:
	setp.lt.s32	%p220, %r893, 30;
	setp.eq.s32	%p221, %r897, 31;
	and.pred  	%p222, %p221, %p220;
	selp.b32	%r898, 1, %r897, %p222;
	selp.u32	%r899, 1, 0, %p222;
	sub.s32 	%r900, %r894, %r890;
	sub.s32 	%r901, %r896, %r892;
	add.s32 	%r902, %r901, %r899;
	mul.lo.s32 	%r903, %r902, 30;
	sub.s32 	%r905, %r871, %r893;
	mov.u32 	%r906, 0;
	max.s32 	%r907, %r906, %r905;
	min.s32 	%r908, %r871, %r898;
	mad.lo.s32 	%r909, %r900, 360, %r903;
	add.s32 	%r910, %r909, %r907;
	add.s32 	%r911, %r910, %r908;
	add.s32 	%r2096, %r911, -30;
	bra.uni 	BB37_176;

BB37_174:
	sub.s32 	%r2096, %r895, %r891;

BB37_176:
	cvt.rn.f64.s32	%fd1043, %r2096;
	div.rn.f64 	%fd171, %fd1043, 0d4076800000000000;
	setp.eq.s32	%p223, %r4, 0;
	@%p223 bra 	BB37_196;
	bra.uni 	BB37_177;

BB37_196:
	fma.rn.f64 	%fd2035, %fd2, %fd171, 0d3FF0000000000000;
	bra.uni 	BB37_197;

BB37_177:
	setp.eq.s32	%p224, %r4, 1;
	@%p224 bra 	BB37_182;
	bra.uni 	BB37_178;

BB37_182:
	mul.f64 	%fd176, %fd3, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd176;
	}
	bfe.u32 	%r924, %r144, 20, 11;
	add.s32 	%r925, %r924, -1012;
	mov.b64 	 %rd61, %fd176;
	shl.b64 	%rd12, %rd61, %r925;
	setp.eq.s64	%p229, %rd12, -9223372036854775808;
	abs.f64 	%fd177, %fd156;
	// Callseq Start 117
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd177;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd176;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2034, [retval0+0];
	
	//{
	}// Callseq End 117
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r145}, %fd156;
	}
	setp.lt.s32	%p230, %r145, 0;
	and.pred  	%p7, %p230, %p229;
	@!%p7 bra 	BB37_184;
	bra.uni 	BB37_183;

BB37_183:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r926}, %fd2034;
	}
	xor.b32  	%r927, %r926, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r928, %temp}, %fd2034;
	}
	mov.b64 	%fd2034, {%r928, %r927};

BB37_184:
	mov.f64 	%fd2033, %fd2034;
	setp.eq.f64	%p231, %fd156, 0d0000000000000000;
	@%p231 bra 	BB37_187;
	bra.uni 	BB37_185;

BB37_187:
	selp.b32	%r929, %r145, 0, %p229;
	or.b32  	%r930, %r929, 2146435072;
	setp.lt.s32	%p235, %r144, 0;
	selp.b32	%r931, %r930, %r929, %p235;
	mov.u32 	%r932, 0;
	mov.b64 	%fd2033, {%r932, %r931};
	bra.uni 	BB37_188;

BB37_178:
	mov.f64 	%fd2035, 0d0000000000000000;
	setp.ne.s32	%p225, %r4, 2;
	@%p225 bra 	BB37_197;

	mul.f64 	%fd172, %fd2, %fd171;
	mov.f64 	%fd1045, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1046, %fd172, %fd1045;
	mov.f64 	%fd1047, 0d4338000000000000;
	add.rn.f64 	%fd1048, %fd1046, %fd1047;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r141, %temp}, %fd1048;
	}
	mov.f64 	%fd1049, 0dC338000000000000;
	add.rn.f64 	%fd1050, %fd1048, %fd1049;
	mov.f64 	%fd1051, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1052, %fd1050, %fd1051, %fd172;
	mov.f64 	%fd1053, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1054, %fd1050, %fd1053, %fd1052;
	mov.f64 	%fd1055, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1056, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1057, %fd1056, %fd1054, %fd1055;
	mov.f64 	%fd1058, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1059, %fd1057, %fd1054, %fd1058;
	mov.f64 	%fd1060, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1061, %fd1059, %fd1054, %fd1060;
	mov.f64 	%fd1062, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1063, %fd1061, %fd1054, %fd1062;
	mov.f64 	%fd1064, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1065, %fd1063, %fd1054, %fd1064;
	mov.f64 	%fd1066, 0d3F81111111122322;
	fma.rn.f64 	%fd1067, %fd1065, %fd1054, %fd1066;
	mov.f64 	%fd1068, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1069, %fd1067, %fd1054, %fd1068;
	mov.f64 	%fd1070, 0d3FC5555555555511;
	fma.rn.f64 	%fd1071, %fd1069, %fd1054, %fd1070;
	mov.f64 	%fd1072, 0d3FE000000000000B;
	fma.rn.f64 	%fd1073, %fd1071, %fd1054, %fd1072;
	mov.f64 	%fd1074, 0d3FF0000000000000;
	fma.rn.f64 	%fd1075, %fd1073, %fd1054, %fd1074;
	fma.rn.f64 	%fd1076, %fd1075, %fd1054, %fd1074;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r142, %temp}, %fd1076;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd1076;
	}
	shl.b32 	%r912, %r141, 20;
	add.s32 	%r913, %r143, %r912;
	mov.b64 	%fd2035, {%r142, %r913};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r914}, %fd172;
	}
	mov.b32 	 %f35, %r914;
	abs.f32 	%f7, %f35;
	setp.lt.f32	%p226, %f7, 0f4086232B;
	@%p226 bra 	BB37_197;

	setp.lt.f64	%p227, %fd172, 0d0000000000000000;
	add.f64 	%fd1077, %fd172, 0d7FF0000000000000;
	selp.f64	%fd2035, 0d0000000000000000, %fd1077, %p227;
	setp.geu.f32	%p228, %f7, 0f40874800;
	@%p228 bra 	BB37_197;

	shr.u32 	%r915, %r141, 31;
	add.s32 	%r916, %r141, %r915;
	shr.s32 	%r917, %r916, 1;
	shl.b32 	%r918, %r917, 20;
	add.s32 	%r919, %r918, %r143;
	mov.b64 	%fd1078, {%r142, %r919};
	sub.s32 	%r920, %r141, %r917;
	shl.b32 	%r921, %r920, 20;
	add.s32 	%r922, %r921, 1072693248;
	mov.u32 	%r923, 0;
	mov.b64 	%fd1079, {%r923, %r922};
	mul.f64 	%fd2035, %fd1078, %fd1079;
	bra.uni 	BB37_197;

BB37_185:
	setp.gt.s32	%p232, %r145, -1;
	@%p232 bra 	BB37_188;

	cvt.rzi.f64.f64	%fd1080, %fd176;
	setp.neu.f64	%p233, %fd1080, %fd176;
	selp.f64	%fd2033, 0dFFF8000000000000, %fd2033, %p233;

BB37_188:
	mov.f64 	%fd183, %fd2033;
	add.f64 	%fd184, %fd176, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r933}, %fd184;
	}
	and.b32  	%r934, %r933, 2146435072;
	setp.ne.s32	%p236, %r934, 2146435072;
	mov.f64 	%fd2032, %fd183;
	@%p236 bra 	BB37_195;

	setp.gtu.f64	%p237, %fd177, 0d7FF0000000000000;
	mov.f64 	%fd2032, %fd184;
	@%p237 bra 	BB37_195;

	abs.f64 	%fd185, %fd176;
	setp.gtu.f64	%p238, %fd185, 0d7FF0000000000000;
	mov.f64 	%fd2031, %fd184;
	mov.f64 	%fd2032, %fd2031;
	@%p238 bra 	BB37_195;

	setp.eq.f64	%p239, %fd185, 0d7FF0000000000000;
	@%p239 bra 	BB37_194;
	bra.uni 	BB37_192;

BB37_194:
	setp.eq.f64	%p241, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p242, %fd177, 0d3FF0000000000000;
	selp.b32	%r941, 2146435072, 0, %p242;
	xor.b32  	%r942, %r941, 2146435072;
	setp.lt.s32	%p243, %r144, 0;
	selp.b32	%r943, %r942, %r941, %p243;
	selp.b32	%r944, 1072693248, %r943, %p241;
	mov.u32 	%r945, 0;
	mov.b64 	%fd2032, {%r945, %r944};
	bra.uni 	BB37_195;

BB37_192:
	setp.neu.f64	%p240, %fd177, 0d7FF0000000000000;
	mov.f64 	%fd2032, %fd183;
	@%p240 bra 	BB37_195;

	shr.s32 	%r935, %r144, 31;
	and.b32  	%r936, %r935, -2146435072;
	add.s32 	%r937, %r936, 2146435072;
	or.b32  	%r938, %r937, -2147483648;
	selp.b32	%r939, %r938, %r937, %p7;
	mov.u32 	%r940, 0;
	mov.b64 	%fd2032, {%r940, %r939};

BB37_195:
	setp.eq.f64	%p244, %fd176, 0d0000000000000000;
	setp.eq.f64	%p245, %fd156, 0d3FF0000000000000;
	or.pred  	%p246, %p245, %p244;
	selp.f64	%fd2035, 0d3FF0000000000000, %fd2032, %p246;

BB37_197:
	add.f64 	%fd1081, %fd2035, 0dBFF0000000000000;
	mul.f64 	%fd2036, %fd1081, 0d4059000000000000;

BB37_198:
	and.b16  	%rs37, %rs56, 255;
	setp.eq.s16	%p247, %rs37, 0;
	@%p247 bra 	BB37_223;
	bra.uni 	BB37_199;

BB37_223:
	setp.eq.s32	%p276, %r1, 0;
	@%p276 bra 	BB37_225;
	bra.uni 	BB37_224;

BB37_225:
	setp.lt.s32	%p277, %r123, 30;
	setp.eq.s32	%p278, %r889, 31;
	and.pred  	%p279, %p278, %p277;
	selp.b32	%r993, 1, %r889, %p279;
	selp.u32	%r994, 1, 0, %p279;
	sub.s32 	%r995, %r886, %r124;
	sub.s32 	%r996, %r888, %r122;
	add.s32 	%r997, %r996, %r994;
	mul.lo.s32 	%r998, %r997, 30;
	sub.s32 	%r1000, %r871, %r123;
	mov.u32 	%r1001, 0;
	max.s32 	%r1002, %r1001, %r1000;
	min.s32 	%r1003, %r871, %r993;
	mad.lo.s32 	%r1004, %r995, 360, %r998;
	add.s32 	%r1005, %r1004, %r1002;
	add.s32 	%r1006, %r1005, %r1003;
	add.s32 	%r2098, %r1006, -30;
	bra.uni 	BB37_226;

BB37_199:
	setp.eq.s32	%p248, %r1, 0;
	@%p248 bra 	BB37_201;
	bra.uni 	BB37_200;

BB37_201:
	setp.lt.s32	%p249, %r3, 30;
	setp.eq.s32	%p250, %r889, 31;
	and.pred  	%p251, %p250, %p249;
	selp.b32	%r946, 1, %r889, %p251;
	selp.u32	%r947, 1, 0, %p251;
	sub.s32 	%r948, %r886, %r526;
	sub.s32 	%r949, %r888, %r524;
	add.s32 	%r950, %r949, %r947;
	mul.lo.s32 	%r951, %r950, 30;
	min.s32 	%r953, %r871, %r946;
	mad.lo.s32 	%r954, %r948, 360, %r951;
	mov.u32 	%r955, 0;
	max.s32 	%r956, %r955, %r101;
	add.s32 	%r957, %r954, %r956;
	add.s32 	%r958, %r957, %r953;
	add.s32 	%r2097, %r958, -30;
	bra.uni 	BB37_202;

BB37_224:
	sub.s32 	%r2098, %r887, %r125;

BB37_226:
	cvt.rn.f64.s32	%fd1120, %r2098;
	div.rn.f64 	%fd214, %fd1120, 0d4076800000000000;
	setp.eq.s32	%p280, %r2, 0;
	@%p280 bra 	BB37_246;
	bra.uni 	BB37_227;

BB37_246:
	fma.rn.f64 	%fd2051, %fd2288, %fd214, 0d3FF0000000000000;
	bra.uni 	BB37_247;

BB37_200:
	sub.s32 	%r2097, %r887, %r527;

BB37_202:
	cvt.rn.f64.s32	%fd1082, %r2097;
	div.rn.f64 	%fd194, %fd1082, 0d4076800000000000;
	setp.eq.s32	%p252, %r2, 0;
	@%p252 bra 	BB37_222;
	bra.uni 	BB37_203;

BB37_222:
	fma.rn.f64 	%fd2051, %fd2288, %fd194, 0d3FF0000000000000;
	bra.uni 	BB37_247;

BB37_227:
	setp.eq.s32	%p281, %r2, 1;
	@%p281 bra 	BB37_232;
	bra.uni 	BB37_228;

BB37_232:
	mul.f64 	%fd219, %fd1, %fd214;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd219;
	}
	bfe.u32 	%r1019, %r161, 20, 11;
	add.s32 	%r1020, %r1019, -1012;
	mov.b64 	 %rd63, %fd219;
	shl.b64 	%rd14, %rd63, %r1020;
	setp.eq.s64	%p286, %rd14, -9223372036854775808;
	abs.f64 	%fd220, %fd167;
	// Callseq Start 119
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd220;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd219;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2050, [retval0+0];
	
	//{
	}// Callseq End 119
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r162}, %fd167;
	}
	setp.lt.s32	%p287, %r162, 0;
	and.pred  	%p9, %p287, %p286;
	@!%p9 bra 	BB37_234;
	bra.uni 	BB37_233;

BB37_233:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1021}, %fd2050;
	}
	xor.b32  	%r1022, %r1021, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1023, %temp}, %fd2050;
	}
	mov.b64 	%fd2050, {%r1023, %r1022};

BB37_234:
	mov.f64 	%fd2049, %fd2050;
	setp.eq.f64	%p288, %fd167, 0d0000000000000000;
	@%p288 bra 	BB37_237;
	bra.uni 	BB37_235;

BB37_237:
	selp.b32	%r1024, %r162, 0, %p286;
	or.b32  	%r1025, %r1024, 2146435072;
	setp.lt.s32	%p292, %r161, 0;
	selp.b32	%r1026, %r1025, %r1024, %p292;
	mov.u32 	%r1027, 0;
	mov.b64 	%fd2049, {%r1027, %r1026};
	bra.uni 	BB37_238;

BB37_203:
	setp.eq.s32	%p253, %r2, 1;
	@%p253 bra 	BB37_208;
	bra.uni 	BB37_204;

BB37_208:
	mul.f64 	%fd199, %fd1, %fd194;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r153}, %fd199;
	}
	bfe.u32 	%r971, %r153, 20, 11;
	add.s32 	%r972, %r971, -1012;
	mov.b64 	 %rd62, %fd199;
	shl.b64 	%rd13, %rd62, %r972;
	setp.eq.s64	%p258, %rd13, -9223372036854775808;
	abs.f64 	%fd200, %fd167;
	// Callseq Start 118
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd200;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd199;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2043, [retval0+0];
	
	//{
	}// Callseq End 118
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r154}, %fd167;
	}
	setp.lt.s32	%p259, %r154, 0;
	and.pred  	%p8, %p259, %p258;
	@!%p8 bra 	BB37_210;
	bra.uni 	BB37_209;

BB37_209:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r973}, %fd2043;
	}
	xor.b32  	%r974, %r973, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r975, %temp}, %fd2043;
	}
	mov.b64 	%fd2043, {%r975, %r974};

BB37_210:
	mov.f64 	%fd2042, %fd2043;
	setp.eq.f64	%p260, %fd167, 0d0000000000000000;
	@%p260 bra 	BB37_213;
	bra.uni 	BB37_211;

BB37_213:
	selp.b32	%r976, %r154, 0, %p258;
	or.b32  	%r977, %r976, 2146435072;
	setp.lt.s32	%p264, %r153, 0;
	selp.b32	%r978, %r977, %r976, %p264;
	mov.u32 	%r979, 0;
	mov.b64 	%fd2042, {%r979, %r978};
	bra.uni 	BB37_214;

BB37_228:
	mov.f64 	%fd2051, 0d0000000000000000;
	setp.ne.s32	%p282, %r2, 2;
	@%p282 bra 	BB37_247;

	mul.f64 	%fd215, %fd2288, %fd214;
	mov.f64 	%fd1122, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1123, %fd215, %fd1122;
	mov.f64 	%fd1124, 0d4338000000000000;
	add.rn.f64 	%fd1125, %fd1123, %fd1124;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r158, %temp}, %fd1125;
	}
	mov.f64 	%fd1126, 0dC338000000000000;
	add.rn.f64 	%fd1127, %fd1125, %fd1126;
	mov.f64 	%fd1128, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1129, %fd1127, %fd1128, %fd215;
	mov.f64 	%fd1130, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1131, %fd1127, %fd1130, %fd1129;
	mov.f64 	%fd1132, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1133, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1134, %fd1133, %fd1131, %fd1132;
	mov.f64 	%fd1135, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1136, %fd1134, %fd1131, %fd1135;
	mov.f64 	%fd1137, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1138, %fd1136, %fd1131, %fd1137;
	mov.f64 	%fd1139, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1140, %fd1138, %fd1131, %fd1139;
	mov.f64 	%fd1141, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1142, %fd1140, %fd1131, %fd1141;
	mov.f64 	%fd1143, 0d3F81111111122322;
	fma.rn.f64 	%fd1144, %fd1142, %fd1131, %fd1143;
	mov.f64 	%fd1145, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1146, %fd1144, %fd1131, %fd1145;
	mov.f64 	%fd1147, 0d3FC5555555555511;
	fma.rn.f64 	%fd1148, %fd1146, %fd1131, %fd1147;
	mov.f64 	%fd1149, 0d3FE000000000000B;
	fma.rn.f64 	%fd1150, %fd1148, %fd1131, %fd1149;
	mov.f64 	%fd1151, 0d3FF0000000000000;
	fma.rn.f64 	%fd1152, %fd1150, %fd1131, %fd1151;
	fma.rn.f64 	%fd1153, %fd1152, %fd1131, %fd1151;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r159, %temp}, %fd1153;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r160}, %fd1153;
	}
	shl.b32 	%r1007, %r158, 20;
	add.s32 	%r1008, %r160, %r1007;
	mov.b64 	%fd2051, {%r159, %r1008};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1009}, %fd215;
	}
	mov.b32 	 %f37, %r1009;
	abs.f32 	%f9, %f37;
	setp.lt.f32	%p283, %f9, 0f4086232B;
	@%p283 bra 	BB37_247;

	setp.lt.f64	%p284, %fd215, 0d0000000000000000;
	add.f64 	%fd1154, %fd215, 0d7FF0000000000000;
	selp.f64	%fd2051, 0d0000000000000000, %fd1154, %p284;
	setp.geu.f32	%p285, %f9, 0f40874800;
	@%p285 bra 	BB37_247;

	shr.u32 	%r1010, %r158, 31;
	add.s32 	%r1011, %r158, %r1010;
	shr.s32 	%r1012, %r1011, 1;
	shl.b32 	%r1013, %r1012, 20;
	add.s32 	%r1014, %r1013, %r160;
	mov.b64 	%fd1155, {%r159, %r1014};
	sub.s32 	%r1015, %r158, %r1012;
	shl.b32 	%r1016, %r1015, 20;
	add.s32 	%r1017, %r1016, 1072693248;
	mov.u32 	%r1018, 0;
	mov.b64 	%fd1156, {%r1018, %r1017};
	mul.f64 	%fd2051, %fd1155, %fd1156;
	bra.uni 	BB37_247;

BB37_204:
	mov.f64 	%fd2051, 0d0000000000000000;
	setp.ne.s32	%p254, %r2, 2;
	@%p254 bra 	BB37_247;

	mul.f64 	%fd195, %fd2288, %fd194;
	mov.f64 	%fd1084, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1085, %fd195, %fd1084;
	mov.f64 	%fd1086, 0d4338000000000000;
	add.rn.f64 	%fd1087, %fd1085, %fd1086;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r150, %temp}, %fd1087;
	}
	mov.f64 	%fd1088, 0dC338000000000000;
	add.rn.f64 	%fd1089, %fd1087, %fd1088;
	mov.f64 	%fd1090, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1091, %fd1089, %fd1090, %fd195;
	mov.f64 	%fd1092, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1093, %fd1089, %fd1092, %fd1091;
	mov.f64 	%fd1094, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1095, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1096, %fd1095, %fd1093, %fd1094;
	mov.f64 	%fd1097, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1098, %fd1096, %fd1093, %fd1097;
	mov.f64 	%fd1099, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1100, %fd1098, %fd1093, %fd1099;
	mov.f64 	%fd1101, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1102, %fd1100, %fd1093, %fd1101;
	mov.f64 	%fd1103, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1104, %fd1102, %fd1093, %fd1103;
	mov.f64 	%fd1105, 0d3F81111111122322;
	fma.rn.f64 	%fd1106, %fd1104, %fd1093, %fd1105;
	mov.f64 	%fd1107, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1108, %fd1106, %fd1093, %fd1107;
	mov.f64 	%fd1109, 0d3FC5555555555511;
	fma.rn.f64 	%fd1110, %fd1108, %fd1093, %fd1109;
	mov.f64 	%fd1111, 0d3FE000000000000B;
	fma.rn.f64 	%fd1112, %fd1110, %fd1093, %fd1111;
	mov.f64 	%fd1113, 0d3FF0000000000000;
	fma.rn.f64 	%fd1114, %fd1112, %fd1093, %fd1113;
	fma.rn.f64 	%fd1115, %fd1114, %fd1093, %fd1113;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r151, %temp}, %fd1115;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r152}, %fd1115;
	}
	shl.b32 	%r959, %r150, 20;
	add.s32 	%r960, %r152, %r959;
	mov.b64 	%fd2051, {%r151, %r960};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r961}, %fd195;
	}
	mov.b32 	 %f36, %r961;
	abs.f32 	%f8, %f36;
	setp.lt.f32	%p255, %f8, 0f4086232B;
	@%p255 bra 	BB37_247;

	setp.lt.f64	%p256, %fd195, 0d0000000000000000;
	add.f64 	%fd1116, %fd195, 0d7FF0000000000000;
	selp.f64	%fd2051, 0d0000000000000000, %fd1116, %p256;
	setp.geu.f32	%p257, %f8, 0f40874800;
	@%p257 bra 	BB37_247;

	shr.u32 	%r962, %r150, 31;
	add.s32 	%r963, %r150, %r962;
	shr.s32 	%r964, %r963, 1;
	shl.b32 	%r965, %r964, 20;
	add.s32 	%r966, %r965, %r152;
	mov.b64 	%fd1117, {%r151, %r966};
	sub.s32 	%r967, %r150, %r964;
	shl.b32 	%r968, %r967, 20;
	add.s32 	%r969, %r968, 1072693248;
	mov.u32 	%r970, 0;
	mov.b64 	%fd1118, {%r970, %r969};
	mul.f64 	%fd2051, %fd1117, %fd1118;
	bra.uni 	BB37_247;

BB37_235:
	setp.gt.s32	%p289, %r162, -1;
	@%p289 bra 	BB37_238;

	cvt.rzi.f64.f64	%fd1157, %fd219;
	setp.neu.f64	%p290, %fd1157, %fd219;
	selp.f64	%fd2049, 0dFFF8000000000000, %fd2049, %p290;

BB37_238:
	mov.f64 	%fd226, %fd2049;
	add.f64 	%fd227, %fd219, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1028}, %fd227;
	}
	and.b32  	%r1029, %r1028, 2146435072;
	setp.ne.s32	%p293, %r1029, 2146435072;
	mov.f64 	%fd2048, %fd226;
	@%p293 bra 	BB37_245;

	setp.gtu.f64	%p294, %fd220, 0d7FF0000000000000;
	mov.f64 	%fd2048, %fd227;
	@%p294 bra 	BB37_245;

	abs.f64 	%fd228, %fd219;
	setp.gtu.f64	%p295, %fd228, 0d7FF0000000000000;
	mov.f64 	%fd2047, %fd227;
	mov.f64 	%fd2048, %fd2047;
	@%p295 bra 	BB37_245;

	setp.eq.f64	%p296, %fd228, 0d7FF0000000000000;
	@%p296 bra 	BB37_244;
	bra.uni 	BB37_242;

BB37_244:
	setp.eq.f64	%p298, %fd167, 0dBFF0000000000000;
	setp.gt.f64	%p299, %fd220, 0d3FF0000000000000;
	selp.b32	%r1036, 2146435072, 0, %p299;
	xor.b32  	%r1037, %r1036, 2146435072;
	setp.lt.s32	%p300, %r161, 0;
	selp.b32	%r1038, %r1037, %r1036, %p300;
	selp.b32	%r1039, 1072693248, %r1038, %p298;
	mov.u32 	%r1040, 0;
	mov.b64 	%fd2048, {%r1040, %r1039};
	bra.uni 	BB37_245;

BB37_211:
	setp.gt.s32	%p261, %r154, -1;
	@%p261 bra 	BB37_214;

	cvt.rzi.f64.f64	%fd1119, %fd199;
	setp.neu.f64	%p262, %fd1119, %fd199;
	selp.f64	%fd2042, 0dFFF8000000000000, %fd2042, %p262;

BB37_214:
	mov.f64 	%fd206, %fd2042;
	add.f64 	%fd207, %fd199, %fd167;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r980}, %fd207;
	}
	and.b32  	%r981, %r980, 2146435072;
	setp.ne.s32	%p265, %r981, 2146435072;
	mov.f64 	%fd2041, %fd206;
	@%p265 bra 	BB37_221;

	setp.gtu.f64	%p266, %fd200, 0d7FF0000000000000;
	mov.f64 	%fd2041, %fd207;
	@%p266 bra 	BB37_221;

	abs.f64 	%fd208, %fd199;
	setp.gtu.f64	%p267, %fd208, 0d7FF0000000000000;
	mov.f64 	%fd2040, %fd207;
	mov.f64 	%fd2041, %fd2040;
	@%p267 bra 	BB37_221;

	setp.eq.f64	%p268, %fd208, 0d7FF0000000000000;
	@%p268 bra 	BB37_220;
	bra.uni 	BB37_218;

BB37_220:
	setp.eq.f64	%p270, %fd167, 0dBFF0000000000000;
	setp.gt.f64	%p271, %fd200, 0d3FF0000000000000;
	selp.b32	%r988, 2146435072, 0, %p271;
	xor.b32  	%r989, %r988, 2146435072;
	setp.lt.s32	%p272, %r153, 0;
	selp.b32	%r990, %r989, %r988, %p272;
	selp.b32	%r991, 1072693248, %r990, %p270;
	mov.u32 	%r992, 0;
	mov.b64 	%fd2041, {%r992, %r991};
	bra.uni 	BB37_221;

BB37_242:
	setp.neu.f64	%p297, %fd220, 0d7FF0000000000000;
	mov.f64 	%fd2048, %fd226;
	@%p297 bra 	BB37_245;

	shr.s32 	%r1030, %r161, 31;
	and.b32  	%r1031, %r1030, -2146435072;
	add.s32 	%r1032, %r1031, 2146435072;
	or.b32  	%r1033, %r1032, -2147483648;
	selp.b32	%r1034, %r1033, %r1032, %p9;
	mov.u32 	%r1035, 0;
	mov.b64 	%fd2048, {%r1035, %r1034};

BB37_245:
	setp.eq.f64	%p301, %fd219, 0d0000000000000000;
	setp.eq.f64	%p302, %fd167, 0d3FF0000000000000;
	or.pred  	%p303, %p302, %p301;
	selp.f64	%fd2051, 0d3FF0000000000000, %fd2048, %p303;
	bra.uni 	BB37_247;

BB37_218:
	setp.neu.f64	%p269, %fd200, 0d7FF0000000000000;
	mov.f64 	%fd2041, %fd206;
	@%p269 bra 	BB37_221;

	shr.s32 	%r982, %r153, 31;
	and.b32  	%r983, %r982, -2146435072;
	add.s32 	%r984, %r983, 2146435072;
	or.b32  	%r985, %r984, -2147483648;
	selp.b32	%r986, %r985, %r984, %p8;
	mov.u32 	%r987, 0;
	mov.b64 	%fd2041, {%r987, %r986};

BB37_221:
	setp.eq.f64	%p273, %fd199, 0d0000000000000000;
	setp.eq.f64	%p274, %fd167, 0d3FF0000000000000;
	or.pred  	%p275, %p274, %p273;
	selp.f64	%fd2051, 0d3FF0000000000000, %fd2041, %p275;

BB37_247:
	rcp.rn.f64 	%fd1158, %fd2051;
	mul.f64 	%fd2027, %fd2027, %fd1158;
	fma.rn.f64 	%fd2114, %fd2036, %fd2027, %fd2114;
	mov.u16 	%rs56, 0;
	mov.u32 	%r2083, %r126;
	mov.u32 	%r2087, %r127;
	mov.u32 	%r2091, %r128;
	mov.u32 	%r2095, %r129;

BB37_248:
	mov.f64 	%fd2113, %fd2114;
	mov.u32 	%r2094, %r2095;
	mov.u32 	%r2090, %r2091;
	mov.u32 	%r2086, %r2087;
	mov.u32 	%r2082, %r2083;
	add.s32 	%r2079, %r2079, 1;
	setp.lt.s32	%p304, %r2079, %r532;
	mov.f64 	%fd2099, %fd2113;
	mov.f64 	%fd2112, %fd2099;
	@%p304 bra 	BB37_171;

BB37_249:
	mov.f64 	%fd239, %fd2112;
	mov.f64 	%fd2069, %fd1038;
	mov.f64 	%fd2109, %fd1038;
	@%p29 bra 	BB37_314;

	div.rn.f64 	%fd1163, %fd2288, %fd1;
	add.f64 	%fd240, %fd1163, 0d3FF0000000000000;
	rcp.rn.f64 	%fd241, %fd1;
	mov.f64 	%fd2110, 0d0000000000000000;
	mov.f64 	%fd2069, %fd2110;
	mov.u32 	%r2099, 0;

BB37_251:
	mov.f64 	%fd2094, %fd2110;
	mov.f64 	%fd2111, %fd2094;
	mul.wide.s32 	%rd64, %r2099, 56;
	add.s64 	%rd65, %rd48, %rd64;
	add.s64 	%rd16, %rd65, 12;
	ld.u32 	%r1042, [%rd65+12];
	setp.gt.s32	%p306, %r523, %r1042;
	@%p306 bra 	BB37_313;

	setp.eq.s32	%p307, %r1, 0;
	ld.v2.u32 	{%r1043, %r1044}, [%rd16+-4];
	ld.v2.u32 	{%r1045, %r1046}, [%rd16+-12];
	@%p307 bra 	BB37_254;
	bra.uni 	BB37_253;

BB37_254:
	setp.lt.s32	%p308, %r3, 30;
	setp.eq.s32	%p309, %r1046, 31;
	and.pred  	%p310, %p309, %p308;
	selp.b32	%r1047, 1, %r1046, %p310;
	selp.u32	%r1048, 1, 0, %p310;
	sub.s32 	%r1049, %r1043, %r526;
	sub.s32 	%r1050, %r1045, %r524;
	add.s32 	%r1051, %r1050, %r1048;
	mul.lo.s32 	%r1052, %r1051, 30;
	min.s32 	%r1054, %r871, %r1047;
	mad.lo.s32 	%r1055, %r1049, 360, %r1052;
	mov.u32 	%r1056, 0;
	max.s32 	%r1057, %r1056, %r101;
	add.s32 	%r1058, %r1055, %r1057;
	add.s32 	%r1059, %r1058, %r1054;
	add.s32 	%r2100, %r1059, -30;
	bra.uni 	BB37_255;

BB37_253:
	sub.s32 	%r2100, %r1044, %r527;

BB37_255:
	cvt.rn.f64.s32	%fd1164, %r2100;
	div.rn.f64 	%fd244, %fd1164, 0d4076800000000000;
	ld.f64 	%fd2060, [%rd16+36];
	setp.neu.f64	%p311, %fd2060, 0dBFF0000000000000;
	@%p311 bra 	BB37_281;

	setp.eq.s32	%p312, %r531, 0;
	ld.v2.u32 	{%r1060, %r1061}, [%rd16+12];
	ld.v2.u32 	{%r1062, %r1063}, [%rd16+4];
	ld.v2.u32 	{%r1064, %r1065}, [%rd16+28];
	ld.v2.u32 	{%r1066, %r1067}, [%rd16+20];
	@%p312 bra 	BB37_258;
	bra.uni 	BB37_257;

BB37_258:
	setp.lt.s32	%p313, %r1063, 30;
	setp.eq.s32	%p314, %r1067, 31;
	and.pred  	%p315, %p314, %p313;
	selp.b32	%r1068, 1, %r1067, %p315;
	selp.u32	%r1069, 1, 0, %p315;
	sub.s32 	%r1070, %r1064, %r1060;
	sub.s32 	%r1071, %r1066, %r1062;
	add.s32 	%r1072, %r1071, %r1069;
	mul.lo.s32 	%r1073, %r1072, 30;
	sub.s32 	%r1075, %r871, %r1063;
	mov.u32 	%r1076, 0;
	max.s32 	%r1077, %r1076, %r1075;
	min.s32 	%r1078, %r871, %r1068;
	mad.lo.s32 	%r1079, %r1070, 360, %r1073;
	add.s32 	%r1080, %r1079, %r1077;
	add.s32 	%r1081, %r1080, %r1078;
	add.s32 	%r2101, %r1081, -30;
	bra.uni 	BB37_259;

BB37_257:
	sub.s32 	%r2101, %r1065, %r1061;

BB37_259:
	cvt.rn.f64.s32	%fd1165, %r2101;
	div.rn.f64 	%fd246, %fd1165, 0d4076800000000000;
	setp.eq.s32	%p316, %r4, 0;
	@%p316 bra 	BB37_279;
	bra.uni 	BB37_260;

BB37_279:
	fma.rn.f64 	%fd2059, %fd2, %fd246, 0d3FF0000000000000;
	bra.uni 	BB37_280;

BB37_260:
	setp.eq.s32	%p317, %r4, 1;
	@%p317 bra 	BB37_265;
	bra.uni 	BB37_261;

BB37_265:
	mul.f64 	%fd251, %fd3, %fd246;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r191}, %fd251;
	}
	bfe.u32 	%r1094, %r191, 20, 11;
	add.s32 	%r1095, %r1094, -1012;
	mov.b64 	 %rd66, %fd251;
	shl.b64 	%rd17, %rd66, %r1095;
	setp.eq.s64	%p322, %rd17, -9223372036854775808;
	abs.f64 	%fd252, %fd156;
	// Callseq Start 120
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd252;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd251;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2058, [retval0+0];
	
	//{
	}// Callseq End 120
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r192}, %fd156;
	}
	setp.lt.s32	%p323, %r192, 0;
	and.pred  	%p10, %p323, %p322;
	@!%p10 bra 	BB37_267;
	bra.uni 	BB37_266;

BB37_266:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1096}, %fd2058;
	}
	xor.b32  	%r1097, %r1096, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1098, %temp}, %fd2058;
	}
	mov.b64 	%fd2058, {%r1098, %r1097};

BB37_267:
	mov.f64 	%fd2057, %fd2058;
	setp.eq.f64	%p324, %fd156, 0d0000000000000000;
	@%p324 bra 	BB37_270;
	bra.uni 	BB37_268;

BB37_270:
	selp.b32	%r1099, %r192, 0, %p322;
	or.b32  	%r1100, %r1099, 2146435072;
	setp.lt.s32	%p328, %r191, 0;
	selp.b32	%r1101, %r1100, %r1099, %p328;
	mov.u32 	%r1102, 0;
	mov.b64 	%fd2057, {%r1102, %r1101};
	bra.uni 	BB37_271;

BB37_261:
	mov.f64 	%fd2059, 0d0000000000000000;
	setp.ne.s32	%p318, %r4, 2;
	@%p318 bra 	BB37_280;

	mul.f64 	%fd247, %fd2, %fd246;
	mov.f64 	%fd1167, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1168, %fd247, %fd1167;
	mov.f64 	%fd1169, 0d4338000000000000;
	add.rn.f64 	%fd1170, %fd1168, %fd1169;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r188, %temp}, %fd1170;
	}
	mov.f64 	%fd1171, 0dC338000000000000;
	add.rn.f64 	%fd1172, %fd1170, %fd1171;
	mov.f64 	%fd1173, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1174, %fd1172, %fd1173, %fd247;
	mov.f64 	%fd1175, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1176, %fd1172, %fd1175, %fd1174;
	mov.f64 	%fd1177, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1178, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1179, %fd1178, %fd1176, %fd1177;
	mov.f64 	%fd1180, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1181, %fd1179, %fd1176, %fd1180;
	mov.f64 	%fd1182, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1183, %fd1181, %fd1176, %fd1182;
	mov.f64 	%fd1184, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1185, %fd1183, %fd1176, %fd1184;
	mov.f64 	%fd1186, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1187, %fd1185, %fd1176, %fd1186;
	mov.f64 	%fd1188, 0d3F81111111122322;
	fma.rn.f64 	%fd1189, %fd1187, %fd1176, %fd1188;
	mov.f64 	%fd1190, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1191, %fd1189, %fd1176, %fd1190;
	mov.f64 	%fd1192, 0d3FC5555555555511;
	fma.rn.f64 	%fd1193, %fd1191, %fd1176, %fd1192;
	mov.f64 	%fd1194, 0d3FE000000000000B;
	fma.rn.f64 	%fd1195, %fd1193, %fd1176, %fd1194;
	mov.f64 	%fd1196, 0d3FF0000000000000;
	fma.rn.f64 	%fd1197, %fd1195, %fd1176, %fd1196;
	fma.rn.f64 	%fd1198, %fd1197, %fd1176, %fd1196;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r189, %temp}, %fd1198;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r190}, %fd1198;
	}
	shl.b32 	%r1082, %r188, 20;
	add.s32 	%r1083, %r190, %r1082;
	mov.b64 	%fd2059, {%r189, %r1083};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1084}, %fd247;
	}
	mov.b32 	 %f38, %r1084;
	abs.f32 	%f10, %f38;
	setp.lt.f32	%p319, %f10, 0f4086232B;
	@%p319 bra 	BB37_280;

	setp.lt.f64	%p320, %fd247, 0d0000000000000000;
	add.f64 	%fd1199, %fd247, 0d7FF0000000000000;
	selp.f64	%fd2059, 0d0000000000000000, %fd1199, %p320;
	setp.geu.f32	%p321, %f10, 0f40874800;
	@%p321 bra 	BB37_280;

	shr.u32 	%r1085, %r188, 31;
	add.s32 	%r1086, %r188, %r1085;
	shr.s32 	%r1087, %r1086, 1;
	shl.b32 	%r1088, %r1087, 20;
	add.s32 	%r1089, %r1088, %r190;
	mov.b64 	%fd1200, {%r189, %r1089};
	sub.s32 	%r1090, %r188, %r1087;
	shl.b32 	%r1091, %r1090, 20;
	add.s32 	%r1092, %r1091, 1072693248;
	mov.u32 	%r1093, 0;
	mov.b64 	%fd1201, {%r1093, %r1092};
	mul.f64 	%fd2059, %fd1200, %fd1201;
	bra.uni 	BB37_280;

BB37_268:
	setp.gt.s32	%p325, %r192, -1;
	@%p325 bra 	BB37_271;

	cvt.rzi.f64.f64	%fd1202, %fd251;
	setp.neu.f64	%p326, %fd1202, %fd251;
	selp.f64	%fd2057, 0dFFF8000000000000, %fd2057, %p326;

BB37_271:
	mov.f64 	%fd258, %fd2057;
	add.f64 	%fd259, %fd251, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1103}, %fd259;
	}
	and.b32  	%r1104, %r1103, 2146435072;
	setp.ne.s32	%p329, %r1104, 2146435072;
	mov.f64 	%fd2056, %fd258;
	@%p329 bra 	BB37_278;

	setp.gtu.f64	%p330, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd2056, %fd259;
	@%p330 bra 	BB37_278;

	abs.f64 	%fd260, %fd251;
	setp.gtu.f64	%p331, %fd260, 0d7FF0000000000000;
	mov.f64 	%fd2055, %fd259;
	mov.f64 	%fd2056, %fd2055;
	@%p331 bra 	BB37_278;

	setp.eq.f64	%p332, %fd260, 0d7FF0000000000000;
	@%p332 bra 	BB37_277;
	bra.uni 	BB37_275;

BB37_277:
	setp.eq.f64	%p334, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p335, %fd252, 0d3FF0000000000000;
	selp.b32	%r1111, 2146435072, 0, %p335;
	xor.b32  	%r1112, %r1111, 2146435072;
	setp.lt.s32	%p336, %r191, 0;
	selp.b32	%r1113, %r1112, %r1111, %p336;
	selp.b32	%r1114, 1072693248, %r1113, %p334;
	mov.u32 	%r1115, 0;
	mov.b64 	%fd2056, {%r1115, %r1114};
	bra.uni 	BB37_278;

BB37_275:
	setp.neu.f64	%p333, %fd252, 0d7FF0000000000000;
	mov.f64 	%fd2056, %fd258;
	@%p333 bra 	BB37_278;

	shr.s32 	%r1105, %r191, 31;
	and.b32  	%r1106, %r1105, -2146435072;
	add.s32 	%r1107, %r1106, 2146435072;
	or.b32  	%r1108, %r1107, -2147483648;
	selp.b32	%r1109, %r1108, %r1107, %p10;
	mov.u32 	%r1110, 0;
	mov.b64 	%fd2056, {%r1110, %r1109};

BB37_278:
	setp.eq.f64	%p337, %fd251, 0d0000000000000000;
	setp.eq.f64	%p338, %fd156, 0d3FF0000000000000;
	or.pred  	%p339, %p338, %p337;
	selp.f64	%fd2059, 0d3FF0000000000000, %fd2056, %p339;

BB37_280:
	add.f64 	%fd1203, %fd2059, 0dBFF0000000000000;
	mul.f64 	%fd2060, %fd1203, 0d4059000000000000;

BB37_281:
	setp.eq.s32	%p340, %r2, 0;
	@%p340 bra 	BB37_301;
	bra.uni 	BB37_282;

BB37_301:
	fma.rn.f64 	%fd2068, %fd2288, %fd244, 0d3FF0000000000000;
	bra.uni 	BB37_302;

BB37_282:
	setp.eq.s32	%p341, %r2, 1;
	@%p341 bra 	BB37_287;
	bra.uni 	BB37_283;

BB37_287:
	mul.f64 	%fd273, %fd1, %fd244;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r196}, %fd273;
	}
	bfe.u32 	%r1128, %r196, 20, 11;
	add.s32 	%r1129, %r1128, -1012;
	mov.b64 	 %rd67, %fd273;
	shl.b64 	%rd18, %rd67, %r1129;
	setp.eq.s64	%p346, %rd18, -9223372036854775808;
	abs.f64 	%fd274, %fd240;
	// Callseq Start 121
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd274;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd273;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2067, [retval0+0];
	
	//{
	}// Callseq End 121
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd240;
	}
	setp.lt.s32	%p347, %r197, 0;
	and.pred  	%p11, %p347, %p346;
	@!%p11 bra 	BB37_289;
	bra.uni 	BB37_288;

BB37_288:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1130}, %fd2067;
	}
	xor.b32  	%r1131, %r1130, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1132, %temp}, %fd2067;
	}
	mov.b64 	%fd2067, {%r1132, %r1131};

BB37_289:
	mov.f64 	%fd2066, %fd2067;
	setp.eq.f64	%p348, %fd240, 0d0000000000000000;
	@%p348 bra 	BB37_292;
	bra.uni 	BB37_290;

BB37_292:
	selp.b32	%r1133, %r197, 0, %p346;
	or.b32  	%r1134, %r1133, 2146435072;
	setp.lt.s32	%p352, %r196, 0;
	selp.b32	%r1135, %r1134, %r1133, %p352;
	mov.u32 	%r1136, 0;
	mov.b64 	%fd2066, {%r1136, %r1135};
	bra.uni 	BB37_293;

BB37_283:
	mov.f64 	%fd2068, 0d0000000000000000;
	setp.ne.s32	%p342, %r2, 2;
	@%p342 bra 	BB37_302;

	mul.f64 	%fd269, %fd2288, %fd244;
	mov.f64 	%fd1205, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1206, %fd269, %fd1205;
	mov.f64 	%fd1207, 0d4338000000000000;
	add.rn.f64 	%fd1208, %fd1206, %fd1207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r193, %temp}, %fd1208;
	}
	mov.f64 	%fd1209, 0dC338000000000000;
	add.rn.f64 	%fd1210, %fd1208, %fd1209;
	mov.f64 	%fd1211, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1212, %fd1210, %fd1211, %fd269;
	mov.f64 	%fd1213, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1214, %fd1210, %fd1213, %fd1212;
	mov.f64 	%fd1215, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1216, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1217, %fd1216, %fd1214, %fd1215;
	mov.f64 	%fd1218, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1219, %fd1217, %fd1214, %fd1218;
	mov.f64 	%fd1220, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1221, %fd1219, %fd1214, %fd1220;
	mov.f64 	%fd1222, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1223, %fd1221, %fd1214, %fd1222;
	mov.f64 	%fd1224, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1225, %fd1223, %fd1214, %fd1224;
	mov.f64 	%fd1226, 0d3F81111111122322;
	fma.rn.f64 	%fd1227, %fd1225, %fd1214, %fd1226;
	mov.f64 	%fd1228, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1229, %fd1227, %fd1214, %fd1228;
	mov.f64 	%fd1230, 0d3FC5555555555511;
	fma.rn.f64 	%fd1231, %fd1229, %fd1214, %fd1230;
	mov.f64 	%fd1232, 0d3FE000000000000B;
	fma.rn.f64 	%fd1233, %fd1231, %fd1214, %fd1232;
	mov.f64 	%fd1234, 0d3FF0000000000000;
	fma.rn.f64 	%fd1235, %fd1233, %fd1214, %fd1234;
	fma.rn.f64 	%fd1236, %fd1235, %fd1214, %fd1234;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r194, %temp}, %fd1236;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r195}, %fd1236;
	}
	shl.b32 	%r1116, %r193, 20;
	add.s32 	%r1117, %r195, %r1116;
	mov.b64 	%fd2068, {%r194, %r1117};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1118}, %fd269;
	}
	mov.b32 	 %f39, %r1118;
	abs.f32 	%f11, %f39;
	setp.lt.f32	%p343, %f11, 0f4086232B;
	@%p343 bra 	BB37_302;

	setp.lt.f64	%p344, %fd269, 0d0000000000000000;
	add.f64 	%fd1237, %fd269, 0d7FF0000000000000;
	selp.f64	%fd2068, 0d0000000000000000, %fd1237, %p344;
	setp.geu.f32	%p345, %f11, 0f40874800;
	@%p345 bra 	BB37_302;

	shr.u32 	%r1119, %r193, 31;
	add.s32 	%r1120, %r193, %r1119;
	shr.s32 	%r1121, %r1120, 1;
	shl.b32 	%r1122, %r1121, 20;
	add.s32 	%r1123, %r1122, %r195;
	mov.b64 	%fd1238, {%r194, %r1123};
	sub.s32 	%r1124, %r193, %r1121;
	shl.b32 	%r1125, %r1124, 20;
	add.s32 	%r1126, %r1125, 1072693248;
	mov.u32 	%r1127, 0;
	mov.b64 	%fd1239, {%r1127, %r1126};
	mul.f64 	%fd2068, %fd1238, %fd1239;
	bra.uni 	BB37_302;

BB37_290:
	setp.gt.s32	%p349, %r197, -1;
	@%p349 bra 	BB37_293;

	cvt.rzi.f64.f64	%fd1240, %fd273;
	setp.neu.f64	%p350, %fd1240, %fd273;
	selp.f64	%fd2066, 0dFFF8000000000000, %fd2066, %p350;

BB37_293:
	mov.f64 	%fd280, %fd2066;
	add.f64 	%fd281, %fd273, %fd240;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1137}, %fd281;
	}
	and.b32  	%r1138, %r1137, 2146435072;
	setp.ne.s32	%p353, %r1138, 2146435072;
	mov.f64 	%fd2065, %fd280;
	@%p353 bra 	BB37_300;

	setp.gtu.f64	%p354, %fd274, 0d7FF0000000000000;
	mov.f64 	%fd2065, %fd281;
	@%p354 bra 	BB37_300;

	abs.f64 	%fd282, %fd273;
	setp.gtu.f64	%p355, %fd282, 0d7FF0000000000000;
	mov.f64 	%fd2064, %fd281;
	mov.f64 	%fd2065, %fd2064;
	@%p355 bra 	BB37_300;

	setp.eq.f64	%p356, %fd282, 0d7FF0000000000000;
	@%p356 bra 	BB37_299;
	bra.uni 	BB37_297;

BB37_299:
	setp.eq.f64	%p358, %fd240, 0dBFF0000000000000;
	setp.gt.f64	%p359, %fd274, 0d3FF0000000000000;
	selp.b32	%r1145, 2146435072, 0, %p359;
	xor.b32  	%r1146, %r1145, 2146435072;
	setp.lt.s32	%p360, %r196, 0;
	selp.b32	%r1147, %r1146, %r1145, %p360;
	selp.b32	%r1148, 1072693248, %r1147, %p358;
	mov.u32 	%r1149, 0;
	mov.b64 	%fd2065, {%r1149, %r1148};
	bra.uni 	BB37_300;

BB37_297:
	setp.neu.f64	%p357, %fd274, 0d7FF0000000000000;
	mov.f64 	%fd2065, %fd280;
	@%p357 bra 	BB37_300;

	shr.s32 	%r1139, %r196, 31;
	and.b32  	%r1140, %r1139, -2146435072;
	add.s32 	%r1141, %r1140, 2146435072;
	or.b32  	%r1142, %r1141, -2147483648;
	selp.b32	%r1143, %r1142, %r1141, %p11;
	mov.u32 	%r1144, 0;
	mov.b64 	%fd2065, {%r1144, %r1143};

BB37_300:
	setp.eq.f64	%p361, %fd273, 0d0000000000000000;
	setp.eq.f64	%p362, %fd240, 0d3FF0000000000000;
	or.pred  	%p363, %p362, %p361;
	selp.f64	%fd2068, 0d3FF0000000000000, %fd2065, %p363;

BB37_302:
	rcp.rn.f64 	%fd289, %fd2068;
	mul.f64 	%fd290, %fd2060, %fd289;
	add.f64 	%fd2111, %fd2111, %fd290;
	@%p340 bra 	BB37_311;
	bra.uni 	BB37_303;

BB37_311:
	mul.f64 	%fd1248, %fd289, %fd290;
	mul.f64 	%fd1249, %fd244, %fd1248;
	sub.f64 	%fd2069, %fd2069, %fd1249;
	bra.uni 	BB37_312;

BB37_303:
	setp.eq.s32	%p365, %r2, 1;
	@%p365 bra 	BB37_310;
	bra.uni 	BB37_304;

BB37_310:
	mul.f64 	%fd1245, %fd244, %fd2060;
	mul.f64 	%fd1246, %fd1245, %fd289;
	div.rn.f64 	%fd1247, %fd1246, %fd240;
	sub.f64 	%fd2069, %fd2069, %fd1247;
	bra.uni 	BB37_312;

BB37_304:
	setp.eq.s32	%p366, %r2, 2;
	@%p366 bra 	BB37_309;
	bra.uni 	BB37_305;

BB37_309:
	mul.f64 	%fd1244, %fd244, %fd290;
	sub.f64 	%fd2069, %fd2069, %fd1244;
	bra.uni 	BB37_312;

BB37_305:
	setp.ne.s32	%p367, %r2, 3;
	@%p367 bra 	BB37_313;

	setp.gtu.f64	%p368, %fd244, %fd241;
	@%p368 bra 	BB37_308;
	bra.uni 	BB37_307;

BB37_308:
	mul.f64 	%fd1242, %fd244, %fd2060;
	mul.f64 	%fd1243, %fd1242, %fd289;
	div.rn.f64 	%fd293, %fd1243, %fd240;
	sub.f64 	%fd2069, %fd2069, %fd293;
	bra.uni 	BB37_312;

BB37_307:
	mul.f64 	%fd1241, %fd289, %fd290;
	mul.f64 	%fd292, %fd244, %fd1241;
	sub.f64 	%fd2069, %fd2069, %fd292;

BB37_312:

BB37_313:
	mov.f64 	%fd2110, %fd2111;
	add.s32 	%r2099, %r2099, 1;
	setp.lt.s32	%p369, %r2099, %r532;
	mov.f64 	%fd2109, %fd2110;
	@%p369 bra 	BB37_251;

BB37_314:
	setp.eq.f64	%p370, %fd2109, 0d0000000000000000;
	mov.f64 	%fd2108, %fd1038;
	@%p370 bra 	BB37_316;

	neg.f64 	%fd1251, %fd2069;
	div.rn.f64 	%fd2108, %fd1251, %fd2109;

BB37_316:
	mov.f64 	%fd2106, %fd2108;
	setp.ge.s32	%p371, %r2426, %r516;
	@%p371 bra 	BB37_802;

	ld.param.f64 	%fd1972, [_Z14solverSolveGpu12solverStruct15irrFinderStructddd15cashFlowsStructi_param_2];
	sub.f64 	%fd2121, %fd774, %fd239;
	rcp.rn.f64 	%fd306, %fd1;
	setp.gt.f64	%p372, %fd1972, 0d3C32725DE0000000;
	selp.f64	%fd307, %fd1972, 0d3C32725DE0000000, %p372;
	mov.f64 	%fd2076, %fd2075;
	mov.u32 	%r2427, %r2426;
	mov.f64 	%fd2292, %fd2288;

BB37_318:
	mov.u32 	%r2141, %r2142;
	mov.u32 	%r2131, %r2132;
	mov.u32 	%r2121, %r2122;
	mov.u32 	%r2111, %r2112;
	mov.f64 	%fd310, %fd2075;
	mov.f64 	%fd2075, %fd2076;
	add.s32 	%r2427, %r2427, 1;
	sub.f64 	%fd1252, %fd2292, %fd2071;
	mul.f64 	%fd1253, %fd2106, %fd1252;
	sub.f64 	%fd1254, %fd1253, %fd2121;
	sub.f64 	%fd1255, %fd2292, %fd2070;
	mul.f64 	%fd1256, %fd2106, %fd1255;
	sub.f64 	%fd1257, %fd1256, %fd2121;
	mul.f64 	%fd1258, %fd1254, %fd1257;
	setp.gt.f64	%p373, %fd1258, 0d0000000000000000;
	@%p373 bra 	BB37_321;

	add.f64 	%fd1259, %fd2121, %fd2121;
	abs.f64 	%fd1260, %fd1259;
	mul.f64 	%fd1261, %fd2106, %fd310;
	abs.f64 	%fd1262, %fd1261;
	setp.gt.f64	%p374, %fd1260, %fd1262;
	@%p374 bra 	BB37_321;
	bra.uni 	BB37_320;

BB37_321:
	sub.f64 	%fd1263, %fd2071, %fd2070;
	mul.f64 	%fd2077, %fd1263, 0d3FE0000000000000;
	add.f64 	%fd2293, %fd2070, %fd2077;
	bra.uni 	BB37_322;

BB37_320:
	div.rn.f64 	%fd2077, %fd2121, %fd2106;
	sub.f64 	%fd2293, %fd2292, %fd2077;

BB37_322:
	mov.f64 	%fd2292, %fd2293;
	mov.f64 	%fd2076, %fd2077;
	abs.f64 	%fd1264, %fd2076;
	setp.lt.f64	%p375, %fd1264, %fd307;
	mov.f64 	%fd2288, %fd2292;
	@%p375 bra 	BB37_802;

	mov.f64 	%fd1265, 0d0000000000000000;
	mov.f64 	%fd2118, %fd1265;
	@%p29 bra 	BB37_403;

	div.rn.f64 	%fd1268, %fd2292, %fd1;
	add.f64 	%fd321, %fd1268, 0d3FF0000000000000;
	mov.f64 	%fd2119, 0d0000000000000000;
	mov.f64 	%fd2122, 0d3FF0000000000000;
	mov.u16 	%rs57, 1;
	mov.u32 	%r2102, 0;
	mov.u32 	%r2109, %r2111;
	mov.u32 	%r2119, %r2121;
	mov.u32 	%r2129, %r2131;
	mov.u32 	%r2139, %r2141;

BB37_325:
	mov.u32 	%r2133, %r2139;
	mov.u32 	%r210, %r2133;
	mov.u32 	%r2123, %r2129;
	mov.u32 	%r209, %r2123;
	mov.u32 	%r2113, %r2119;
	mov.u32 	%r208, %r2113;
	mov.u32 	%r2103, %r2109;
	mov.u32 	%r207, %r2103;
	mov.f64 	%fd2103, %fd2119;
	mov.f64 	%fd2120, %fd2103;
	mul.wide.s32 	%rd68, %r2102, 56;
	add.s64 	%rd69, %rd48, %rd68;
	add.s64 	%rd20, %rd69, 12;
	ld.u32 	%r1159, [%rd69+12];
	setp.gt.s32	%p377, %r523, %r1159;
	mov.u32 	%r2110, %r207;
	mov.u32 	%r2120, %r208;
	mov.u32 	%r2130, %r209;
	mov.u32 	%r2140, %r210;
	@%p377 bra 	BB37_402;

	ld.v2.u32 	{%r1160, %r1161}, [%rd20+-4];
	mov.u32 	%r214, %r1161;
	mov.u32 	%r213, %r1160;
	ld.v2.u32 	{%r1162, %r1163}, [%rd20+-12];
	mov.u32 	%r212, %r1163;
	mov.u32 	%r211, %r1162;
	ld.f64 	%fd2131, [%rd20+36];
	setp.neu.f64	%p378, %fd2131, 0dBFF0000000000000;
	@%p378 bra 	BB37_352;

	setp.eq.s32	%p379, %r531, 0;
	ld.v2.u32 	{%r1164, %r1165}, [%rd20+12];
	ld.v2.u32 	{%r1166, %r1167}, [%rd20+4];
	ld.v2.u32 	{%r1168, %r1169}, [%rd20+28];
	ld.v2.u32 	{%r1170, %r1171}, [%rd20+20];
	@%p379 bra 	BB37_329;
	bra.uni 	BB37_328;

BB37_329:
	setp.lt.s32	%p380, %r1167, 30;
	setp.eq.s32	%p381, %r1171, 31;
	and.pred  	%p382, %p381, %p380;
	selp.b32	%r1172, 1, %r1171, %p382;
	selp.u32	%r1173, 1, 0, %p382;
	sub.s32 	%r1174, %r1168, %r1164;
	sub.s32 	%r1175, %r1170, %r1166;
	add.s32 	%r1176, %r1175, %r1173;
	mul.lo.s32 	%r1177, %r1176, 30;
	sub.s32 	%r1179, %r871, %r1167;
	mov.u32 	%r1180, 0;
	max.s32 	%r1181, %r1180, %r1179;
	min.s32 	%r1182, %r871, %r1172;
	mad.lo.s32 	%r1183, %r1174, 360, %r1177;
	add.s32 	%r1184, %r1183, %r1181;
	add.s32 	%r1185, %r1184, %r1182;
	add.s32 	%r2143, %r1185, -30;
	bra.uni 	BB37_330;

BB37_328:
	sub.s32 	%r2143, %r1169, %r1165;

BB37_330:
	cvt.rn.f64.s32	%fd1269, %r2143;
	div.rn.f64 	%fd325, %fd1269, 0d4076800000000000;
	setp.eq.s32	%p383, %r4, 0;
	@%p383 bra 	BB37_350;
	bra.uni 	BB37_331;

BB37_350:
	fma.rn.f64 	%fd2130, %fd2, %fd325, 0d3FF0000000000000;
	bra.uni 	BB37_351;

BB37_331:
	setp.eq.s32	%p384, %r4, 1;
	@%p384 bra 	BB37_336;
	bra.uni 	BB37_332;

BB37_336:
	mul.f64 	%fd330, %fd3, %fd325;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r229}, %fd330;
	}
	bfe.u32 	%r1198, %r229, 20, 11;
	add.s32 	%r1199, %r1198, -1012;
	mov.b64 	 %rd70, %fd330;
	shl.b64 	%rd21, %rd70, %r1199;
	setp.eq.s64	%p389, %rd21, -9223372036854775808;
	abs.f64 	%fd331, %fd156;
	// Callseq Start 122
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd331;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd330;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2129, [retval0+0];
	
	//{
	}// Callseq End 122
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r230}, %fd156;
	}
	setp.lt.s32	%p390, %r230, 0;
	and.pred  	%p12, %p390, %p389;
	@!%p12 bra 	BB37_338;
	bra.uni 	BB37_337;

BB37_337:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1200}, %fd2129;
	}
	xor.b32  	%r1201, %r1200, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1202, %temp}, %fd2129;
	}
	mov.b64 	%fd2129, {%r1202, %r1201};

BB37_338:
	mov.f64 	%fd2128, %fd2129;
	setp.eq.f64	%p391, %fd156, 0d0000000000000000;
	@%p391 bra 	BB37_341;
	bra.uni 	BB37_339;

BB37_341:
	selp.b32	%r1203, %r230, 0, %p389;
	or.b32  	%r1204, %r1203, 2146435072;
	setp.lt.s32	%p395, %r229, 0;
	selp.b32	%r1205, %r1204, %r1203, %p395;
	mov.u32 	%r1206, 0;
	mov.b64 	%fd2128, {%r1206, %r1205};
	bra.uni 	BB37_342;

BB37_332:
	mov.f64 	%fd2130, 0d0000000000000000;
	setp.ne.s32	%p385, %r4, 2;
	@%p385 bra 	BB37_351;

	mul.f64 	%fd326, %fd2, %fd325;
	mov.f64 	%fd1271, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1272, %fd326, %fd1271;
	mov.f64 	%fd1273, 0d4338000000000000;
	add.rn.f64 	%fd1274, %fd1272, %fd1273;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r226, %temp}, %fd1274;
	}
	mov.f64 	%fd1275, 0dC338000000000000;
	add.rn.f64 	%fd1276, %fd1274, %fd1275;
	mov.f64 	%fd1277, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1278, %fd1276, %fd1277, %fd326;
	mov.f64 	%fd1279, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1280, %fd1276, %fd1279, %fd1278;
	mov.f64 	%fd1281, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1282, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1283, %fd1282, %fd1280, %fd1281;
	mov.f64 	%fd1284, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1285, %fd1283, %fd1280, %fd1284;
	mov.f64 	%fd1286, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1287, %fd1285, %fd1280, %fd1286;
	mov.f64 	%fd1288, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1289, %fd1287, %fd1280, %fd1288;
	mov.f64 	%fd1290, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1291, %fd1289, %fd1280, %fd1290;
	mov.f64 	%fd1292, 0d3F81111111122322;
	fma.rn.f64 	%fd1293, %fd1291, %fd1280, %fd1292;
	mov.f64 	%fd1294, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1295, %fd1293, %fd1280, %fd1294;
	mov.f64 	%fd1296, 0d3FC5555555555511;
	fma.rn.f64 	%fd1297, %fd1295, %fd1280, %fd1296;
	mov.f64 	%fd1298, 0d3FE000000000000B;
	fma.rn.f64 	%fd1299, %fd1297, %fd1280, %fd1298;
	mov.f64 	%fd1300, 0d3FF0000000000000;
	fma.rn.f64 	%fd1301, %fd1299, %fd1280, %fd1300;
	fma.rn.f64 	%fd1302, %fd1301, %fd1280, %fd1300;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r227, %temp}, %fd1302;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r228}, %fd1302;
	}
	shl.b32 	%r1186, %r226, 20;
	add.s32 	%r1187, %r228, %r1186;
	mov.b64 	%fd2130, {%r227, %r1187};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1188}, %fd326;
	}
	mov.b32 	 %f40, %r1188;
	abs.f32 	%f12, %f40;
	setp.lt.f32	%p386, %f12, 0f4086232B;
	@%p386 bra 	BB37_351;

	setp.lt.f64	%p387, %fd326, 0d0000000000000000;
	add.f64 	%fd1303, %fd326, 0d7FF0000000000000;
	selp.f64	%fd2130, 0d0000000000000000, %fd1303, %p387;
	setp.geu.f32	%p388, %f12, 0f40874800;
	@%p388 bra 	BB37_351;

	shr.u32 	%r1189, %r226, 31;
	add.s32 	%r1190, %r226, %r1189;
	shr.s32 	%r1191, %r1190, 1;
	shl.b32 	%r1192, %r1191, 20;
	add.s32 	%r1193, %r1192, %r228;
	mov.b64 	%fd1304, {%r227, %r1193};
	sub.s32 	%r1194, %r226, %r1191;
	shl.b32 	%r1195, %r1194, 20;
	add.s32 	%r1196, %r1195, 1072693248;
	mov.u32 	%r1197, 0;
	mov.b64 	%fd1305, {%r1197, %r1196};
	mul.f64 	%fd2130, %fd1304, %fd1305;
	bra.uni 	BB37_351;

BB37_339:
	setp.gt.s32	%p392, %r230, -1;
	@%p392 bra 	BB37_342;

	cvt.rzi.f64.f64	%fd1306, %fd330;
	setp.neu.f64	%p393, %fd1306, %fd330;
	selp.f64	%fd2128, 0dFFF8000000000000, %fd2128, %p393;

BB37_342:
	mov.f64 	%fd337, %fd2128;
	add.f64 	%fd338, %fd330, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1207}, %fd338;
	}
	and.b32  	%r1208, %r1207, 2146435072;
	setp.ne.s32	%p396, %r1208, 2146435072;
	mov.f64 	%fd2127, %fd337;
	@%p396 bra 	BB37_349;

	setp.gtu.f64	%p397, %fd331, 0d7FF0000000000000;
	mov.f64 	%fd2127, %fd338;
	@%p397 bra 	BB37_349;

	abs.f64 	%fd339, %fd330;
	setp.gtu.f64	%p398, %fd339, 0d7FF0000000000000;
	mov.f64 	%fd2126, %fd338;
	mov.f64 	%fd2127, %fd2126;
	@%p398 bra 	BB37_349;

	setp.eq.f64	%p399, %fd339, 0d7FF0000000000000;
	@%p399 bra 	BB37_348;
	bra.uni 	BB37_346;

BB37_348:
	setp.eq.f64	%p401, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p402, %fd331, 0d3FF0000000000000;
	selp.b32	%r1215, 2146435072, 0, %p402;
	xor.b32  	%r1216, %r1215, 2146435072;
	setp.lt.s32	%p403, %r229, 0;
	selp.b32	%r1217, %r1216, %r1215, %p403;
	selp.b32	%r1218, 1072693248, %r1217, %p401;
	mov.u32 	%r1219, 0;
	mov.b64 	%fd2127, {%r1219, %r1218};
	bra.uni 	BB37_349;

BB37_346:
	setp.neu.f64	%p400, %fd331, 0d7FF0000000000000;
	mov.f64 	%fd2127, %fd337;
	@%p400 bra 	BB37_349;

	shr.s32 	%r1209, %r229, 31;
	and.b32  	%r1210, %r1209, -2146435072;
	add.s32 	%r1211, %r1210, 2146435072;
	or.b32  	%r1212, %r1211, -2147483648;
	selp.b32	%r1213, %r1212, %r1211, %p12;
	mov.u32 	%r1214, 0;
	mov.b64 	%fd2127, {%r1214, %r1213};

BB37_349:
	setp.eq.f64	%p404, %fd330, 0d0000000000000000;
	setp.eq.f64	%p405, %fd156, 0d3FF0000000000000;
	or.pred  	%p406, %p405, %p404;
	selp.f64	%fd2130, 0d3FF0000000000000, %fd2127, %p406;

BB37_351:
	add.f64 	%fd1307, %fd2130, 0dBFF0000000000000;
	mul.f64 	%fd2131, %fd1307, 0d4059000000000000;

BB37_352:
	and.b16  	%rs40, %rs57, 255;
	setp.eq.s16	%p407, %rs40, 0;
	@%p407 bra 	BB37_377;
	bra.uni 	BB37_353;

BB37_377:
	setp.eq.s32	%p436, %r1, 0;
	@%p436 bra 	BB37_379;
	bra.uni 	BB37_378;

BB37_379:
	setp.lt.s32	%p437, %r208, 30;
	setp.eq.s32	%p438, %r1163, 31;
	and.pred  	%p439, %p438, %p437;
	selp.b32	%r1267, 1, %r1163, %p439;
	selp.u32	%r1268, 1, 0, %p439;
	sub.s32 	%r1269, %r1160, %r209;
	sub.s32 	%r1270, %r1162, %r207;
	add.s32 	%r1271, %r1270, %r1268;
	mul.lo.s32 	%r1272, %r1271, 30;
	sub.s32 	%r1274, %r871, %r208;
	mov.u32 	%r1275, 0;
	max.s32 	%r1276, %r1275, %r1274;
	min.s32 	%r1277, %r871, %r1267;
	mad.lo.s32 	%r1278, %r1269, 360, %r1272;
	add.s32 	%r1279, %r1278, %r1276;
	add.s32 	%r1280, %r1279, %r1277;
	add.s32 	%r2145, %r1280, -30;
	bra.uni 	BB37_380;

BB37_353:
	setp.eq.s32	%p408, %r1, 0;
	@%p408 bra 	BB37_355;
	bra.uni 	BB37_354;

BB37_355:
	setp.lt.s32	%p409, %r3, 30;
	setp.eq.s32	%p410, %r1163, 31;
	and.pred  	%p411, %p410, %p409;
	selp.b32	%r1220, 1, %r1163, %p411;
	selp.u32	%r1221, 1, 0, %p411;
	sub.s32 	%r1222, %r1160, %r526;
	sub.s32 	%r1223, %r1162, %r524;
	add.s32 	%r1224, %r1223, %r1221;
	mul.lo.s32 	%r1225, %r1224, 30;
	min.s32 	%r1227, %r871, %r1220;
	mad.lo.s32 	%r1228, %r1222, 360, %r1225;
	mov.u32 	%r1229, 0;
	max.s32 	%r1230, %r1229, %r101;
	add.s32 	%r1231, %r1228, %r1230;
	add.s32 	%r1232, %r1231, %r1227;
	add.s32 	%r2144, %r1232, -30;
	bra.uni 	BB37_356;

BB37_378:
	sub.s32 	%r2145, %r1161, %r210;

BB37_380:
	cvt.rn.f64.s32	%fd1346, %r2145;
	div.rn.f64 	%fd368, %fd1346, 0d4076800000000000;
	setp.eq.s32	%p440, %r2, 0;
	@%p440 bra 	BB37_400;
	bra.uni 	BB37_381;

BB37_400:
	fma.rn.f64 	%fd2146, %fd2292, %fd368, 0d3FF0000000000000;
	bra.uni 	BB37_401;

BB37_354:
	sub.s32 	%r2144, %r1161, %r527;

BB37_356:
	cvt.rn.f64.s32	%fd1308, %r2144;
	div.rn.f64 	%fd348, %fd1308, 0d4076800000000000;
	setp.eq.s32	%p412, %r2, 0;
	@%p412 bra 	BB37_376;
	bra.uni 	BB37_357;

BB37_376:
	fma.rn.f64 	%fd2146, %fd2292, %fd348, 0d3FF0000000000000;
	bra.uni 	BB37_401;

BB37_381:
	setp.eq.s32	%p441, %r2, 1;
	@%p441 bra 	BB37_386;
	bra.uni 	BB37_382;

BB37_386:
	mul.f64 	%fd373, %fd1, %fd368;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r246}, %fd373;
	}
	bfe.u32 	%r1293, %r246, 20, 11;
	add.s32 	%r1294, %r1293, -1012;
	mov.b64 	 %rd72, %fd373;
	shl.b64 	%rd23, %rd72, %r1294;
	setp.eq.s64	%p446, %rd23, -9223372036854775808;
	abs.f64 	%fd374, %fd321;
	// Callseq Start 124
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd374;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd373;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2145, [retval0+0];
	
	//{
	}// Callseq End 124
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd321;
	}
	setp.lt.s32	%p447, %r247, 0;
	and.pred  	%p14, %p447, %p446;
	@!%p14 bra 	BB37_388;
	bra.uni 	BB37_387;

BB37_387:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1295}, %fd2145;
	}
	xor.b32  	%r1296, %r1295, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1297, %temp}, %fd2145;
	}
	mov.b64 	%fd2145, {%r1297, %r1296};

BB37_388:
	mov.f64 	%fd2144, %fd2145;
	setp.eq.f64	%p448, %fd321, 0d0000000000000000;
	@%p448 bra 	BB37_391;
	bra.uni 	BB37_389;

BB37_391:
	selp.b32	%r1298, %r247, 0, %p446;
	or.b32  	%r1299, %r1298, 2146435072;
	setp.lt.s32	%p452, %r246, 0;
	selp.b32	%r1300, %r1299, %r1298, %p452;
	mov.u32 	%r1301, 0;
	mov.b64 	%fd2144, {%r1301, %r1300};
	bra.uni 	BB37_392;

BB37_357:
	setp.eq.s32	%p413, %r2, 1;
	@%p413 bra 	BB37_362;
	bra.uni 	BB37_358;

BB37_362:
	mul.f64 	%fd353, %fd1, %fd348;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r238}, %fd353;
	}
	bfe.u32 	%r1245, %r238, 20, 11;
	add.s32 	%r1246, %r1245, -1012;
	mov.b64 	 %rd71, %fd353;
	shl.b64 	%rd22, %rd71, %r1246;
	setp.eq.s64	%p418, %rd22, -9223372036854775808;
	abs.f64 	%fd354, %fd321;
	// Callseq Start 123
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd354;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd353;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2138, [retval0+0];
	
	//{
	}// Callseq End 123
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r239}, %fd321;
	}
	setp.lt.s32	%p419, %r239, 0;
	and.pred  	%p13, %p419, %p418;
	@!%p13 bra 	BB37_364;
	bra.uni 	BB37_363;

BB37_363:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1247}, %fd2138;
	}
	xor.b32  	%r1248, %r1247, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1249, %temp}, %fd2138;
	}
	mov.b64 	%fd2138, {%r1249, %r1248};

BB37_364:
	mov.f64 	%fd2137, %fd2138;
	setp.eq.f64	%p420, %fd321, 0d0000000000000000;
	@%p420 bra 	BB37_367;
	bra.uni 	BB37_365;

BB37_367:
	selp.b32	%r1250, %r239, 0, %p418;
	or.b32  	%r1251, %r1250, 2146435072;
	setp.lt.s32	%p424, %r238, 0;
	selp.b32	%r1252, %r1251, %r1250, %p424;
	mov.u32 	%r1253, 0;
	mov.b64 	%fd2137, {%r1253, %r1252};
	bra.uni 	BB37_368;

BB37_382:
	mov.f64 	%fd2146, 0d0000000000000000;
	setp.ne.s32	%p442, %r2, 2;
	@%p442 bra 	BB37_401;

	mul.f64 	%fd369, %fd2292, %fd368;
	mov.f64 	%fd1348, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1349, %fd369, %fd1348;
	mov.f64 	%fd1350, 0d4338000000000000;
	add.rn.f64 	%fd1351, %fd1349, %fd1350;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r243, %temp}, %fd1351;
	}
	mov.f64 	%fd1352, 0dC338000000000000;
	add.rn.f64 	%fd1353, %fd1351, %fd1352;
	mov.f64 	%fd1354, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1355, %fd1353, %fd1354, %fd369;
	mov.f64 	%fd1356, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1357, %fd1353, %fd1356, %fd1355;
	mov.f64 	%fd1358, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1359, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1360, %fd1359, %fd1357, %fd1358;
	mov.f64 	%fd1361, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1362, %fd1360, %fd1357, %fd1361;
	mov.f64 	%fd1363, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1364, %fd1362, %fd1357, %fd1363;
	mov.f64 	%fd1365, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1366, %fd1364, %fd1357, %fd1365;
	mov.f64 	%fd1367, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1368, %fd1366, %fd1357, %fd1367;
	mov.f64 	%fd1369, 0d3F81111111122322;
	fma.rn.f64 	%fd1370, %fd1368, %fd1357, %fd1369;
	mov.f64 	%fd1371, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1372, %fd1370, %fd1357, %fd1371;
	mov.f64 	%fd1373, 0d3FC5555555555511;
	fma.rn.f64 	%fd1374, %fd1372, %fd1357, %fd1373;
	mov.f64 	%fd1375, 0d3FE000000000000B;
	fma.rn.f64 	%fd1376, %fd1374, %fd1357, %fd1375;
	mov.f64 	%fd1377, 0d3FF0000000000000;
	fma.rn.f64 	%fd1378, %fd1376, %fd1357, %fd1377;
	fma.rn.f64 	%fd1379, %fd1378, %fd1357, %fd1377;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r244, %temp}, %fd1379;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r245}, %fd1379;
	}
	shl.b32 	%r1281, %r243, 20;
	add.s32 	%r1282, %r245, %r1281;
	mov.b64 	%fd2146, {%r244, %r1282};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1283}, %fd369;
	}
	mov.b32 	 %f42, %r1283;
	abs.f32 	%f14, %f42;
	setp.lt.f32	%p443, %f14, 0f4086232B;
	@%p443 bra 	BB37_401;

	setp.lt.f64	%p444, %fd369, 0d0000000000000000;
	add.f64 	%fd1380, %fd369, 0d7FF0000000000000;
	selp.f64	%fd2146, 0d0000000000000000, %fd1380, %p444;
	setp.geu.f32	%p445, %f14, 0f40874800;
	@%p445 bra 	BB37_401;

	shr.u32 	%r1284, %r243, 31;
	add.s32 	%r1285, %r243, %r1284;
	shr.s32 	%r1286, %r1285, 1;
	shl.b32 	%r1287, %r1286, 20;
	add.s32 	%r1288, %r1287, %r245;
	mov.b64 	%fd1381, {%r244, %r1288};
	sub.s32 	%r1289, %r243, %r1286;
	shl.b32 	%r1290, %r1289, 20;
	add.s32 	%r1291, %r1290, 1072693248;
	mov.u32 	%r1292, 0;
	mov.b64 	%fd1382, {%r1292, %r1291};
	mul.f64 	%fd2146, %fd1381, %fd1382;
	bra.uni 	BB37_401;

BB37_358:
	mov.f64 	%fd2146, 0d0000000000000000;
	setp.ne.s32	%p414, %r2, 2;
	@%p414 bra 	BB37_401;

	mul.f64 	%fd349, %fd2292, %fd348;
	mov.f64 	%fd1310, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1311, %fd349, %fd1310;
	mov.f64 	%fd1312, 0d4338000000000000;
	add.rn.f64 	%fd1313, %fd1311, %fd1312;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r235, %temp}, %fd1313;
	}
	mov.f64 	%fd1314, 0dC338000000000000;
	add.rn.f64 	%fd1315, %fd1313, %fd1314;
	mov.f64 	%fd1316, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1317, %fd1315, %fd1316, %fd349;
	mov.f64 	%fd1318, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1319, %fd1315, %fd1318, %fd1317;
	mov.f64 	%fd1320, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1321, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1322, %fd1321, %fd1319, %fd1320;
	mov.f64 	%fd1323, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1324, %fd1322, %fd1319, %fd1323;
	mov.f64 	%fd1325, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1326, %fd1324, %fd1319, %fd1325;
	mov.f64 	%fd1327, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1328, %fd1326, %fd1319, %fd1327;
	mov.f64 	%fd1329, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1330, %fd1328, %fd1319, %fd1329;
	mov.f64 	%fd1331, 0d3F81111111122322;
	fma.rn.f64 	%fd1332, %fd1330, %fd1319, %fd1331;
	mov.f64 	%fd1333, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1334, %fd1332, %fd1319, %fd1333;
	mov.f64 	%fd1335, 0d3FC5555555555511;
	fma.rn.f64 	%fd1336, %fd1334, %fd1319, %fd1335;
	mov.f64 	%fd1337, 0d3FE000000000000B;
	fma.rn.f64 	%fd1338, %fd1336, %fd1319, %fd1337;
	mov.f64 	%fd1339, 0d3FF0000000000000;
	fma.rn.f64 	%fd1340, %fd1338, %fd1319, %fd1339;
	fma.rn.f64 	%fd1341, %fd1340, %fd1319, %fd1339;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r236, %temp}, %fd1341;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r237}, %fd1341;
	}
	shl.b32 	%r1233, %r235, 20;
	add.s32 	%r1234, %r237, %r1233;
	mov.b64 	%fd2146, {%r236, %r1234};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1235}, %fd349;
	}
	mov.b32 	 %f41, %r1235;
	abs.f32 	%f13, %f41;
	setp.lt.f32	%p415, %f13, 0f4086232B;
	@%p415 bra 	BB37_401;

	setp.lt.f64	%p416, %fd349, 0d0000000000000000;
	add.f64 	%fd1342, %fd349, 0d7FF0000000000000;
	selp.f64	%fd2146, 0d0000000000000000, %fd1342, %p416;
	setp.geu.f32	%p417, %f13, 0f40874800;
	@%p417 bra 	BB37_401;

	shr.u32 	%r1236, %r235, 31;
	add.s32 	%r1237, %r235, %r1236;
	shr.s32 	%r1238, %r1237, 1;
	shl.b32 	%r1239, %r1238, 20;
	add.s32 	%r1240, %r1239, %r237;
	mov.b64 	%fd1343, {%r236, %r1240};
	sub.s32 	%r1241, %r235, %r1238;
	shl.b32 	%r1242, %r1241, 20;
	add.s32 	%r1243, %r1242, 1072693248;
	mov.u32 	%r1244, 0;
	mov.b64 	%fd1344, {%r1244, %r1243};
	mul.f64 	%fd2146, %fd1343, %fd1344;
	bra.uni 	BB37_401;

BB37_389:
	setp.gt.s32	%p449, %r247, -1;
	@%p449 bra 	BB37_392;

	cvt.rzi.f64.f64	%fd1383, %fd373;
	setp.neu.f64	%p450, %fd1383, %fd373;
	selp.f64	%fd2144, 0dFFF8000000000000, %fd2144, %p450;

BB37_392:
	mov.f64 	%fd380, %fd2144;
	add.f64 	%fd381, %fd373, %fd321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1302}, %fd381;
	}
	and.b32  	%r1303, %r1302, 2146435072;
	setp.ne.s32	%p453, %r1303, 2146435072;
	mov.f64 	%fd2143, %fd380;
	@%p453 bra 	BB37_399;

	setp.gtu.f64	%p454, %fd374, 0d7FF0000000000000;
	mov.f64 	%fd2143, %fd381;
	@%p454 bra 	BB37_399;

	abs.f64 	%fd382, %fd373;
	setp.gtu.f64	%p455, %fd382, 0d7FF0000000000000;
	mov.f64 	%fd2142, %fd381;
	mov.f64 	%fd2143, %fd2142;
	@%p455 bra 	BB37_399;

	setp.eq.f64	%p456, %fd382, 0d7FF0000000000000;
	@%p456 bra 	BB37_398;
	bra.uni 	BB37_396;

BB37_398:
	setp.eq.f64	%p458, %fd321, 0dBFF0000000000000;
	setp.gt.f64	%p459, %fd374, 0d3FF0000000000000;
	selp.b32	%r1310, 2146435072, 0, %p459;
	xor.b32  	%r1311, %r1310, 2146435072;
	setp.lt.s32	%p460, %r246, 0;
	selp.b32	%r1312, %r1311, %r1310, %p460;
	selp.b32	%r1313, 1072693248, %r1312, %p458;
	mov.u32 	%r1314, 0;
	mov.b64 	%fd2143, {%r1314, %r1313};
	bra.uni 	BB37_399;

BB37_365:
	setp.gt.s32	%p421, %r239, -1;
	@%p421 bra 	BB37_368;

	cvt.rzi.f64.f64	%fd1345, %fd353;
	setp.neu.f64	%p422, %fd1345, %fd353;
	selp.f64	%fd2137, 0dFFF8000000000000, %fd2137, %p422;

BB37_368:
	mov.f64 	%fd360, %fd2137;
	add.f64 	%fd361, %fd353, %fd321;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1254}, %fd361;
	}
	and.b32  	%r1255, %r1254, 2146435072;
	setp.ne.s32	%p425, %r1255, 2146435072;
	mov.f64 	%fd2136, %fd360;
	@%p425 bra 	BB37_375;

	setp.gtu.f64	%p426, %fd354, 0d7FF0000000000000;
	mov.f64 	%fd2136, %fd361;
	@%p426 bra 	BB37_375;

	abs.f64 	%fd362, %fd353;
	setp.gtu.f64	%p427, %fd362, 0d7FF0000000000000;
	mov.f64 	%fd2135, %fd361;
	mov.f64 	%fd2136, %fd2135;
	@%p427 bra 	BB37_375;

	setp.eq.f64	%p428, %fd362, 0d7FF0000000000000;
	@%p428 bra 	BB37_374;
	bra.uni 	BB37_372;

BB37_374:
	setp.eq.f64	%p430, %fd321, 0dBFF0000000000000;
	setp.gt.f64	%p431, %fd354, 0d3FF0000000000000;
	selp.b32	%r1262, 2146435072, 0, %p431;
	xor.b32  	%r1263, %r1262, 2146435072;
	setp.lt.s32	%p432, %r238, 0;
	selp.b32	%r1264, %r1263, %r1262, %p432;
	selp.b32	%r1265, 1072693248, %r1264, %p430;
	mov.u32 	%r1266, 0;
	mov.b64 	%fd2136, {%r1266, %r1265};
	bra.uni 	BB37_375;

BB37_396:
	setp.neu.f64	%p457, %fd374, 0d7FF0000000000000;
	mov.f64 	%fd2143, %fd380;
	@%p457 bra 	BB37_399;

	shr.s32 	%r1304, %r246, 31;
	and.b32  	%r1305, %r1304, -2146435072;
	add.s32 	%r1306, %r1305, 2146435072;
	or.b32  	%r1307, %r1306, -2147483648;
	selp.b32	%r1308, %r1307, %r1306, %p14;
	mov.u32 	%r1309, 0;
	mov.b64 	%fd2143, {%r1309, %r1308};

BB37_399:
	setp.eq.f64	%p461, %fd373, 0d0000000000000000;
	setp.eq.f64	%p462, %fd321, 0d3FF0000000000000;
	or.pred  	%p463, %p462, %p461;
	selp.f64	%fd2146, 0d3FF0000000000000, %fd2143, %p463;
	bra.uni 	BB37_401;

BB37_372:
	setp.neu.f64	%p429, %fd354, 0d7FF0000000000000;
	mov.f64 	%fd2136, %fd360;
	@%p429 bra 	BB37_375;

	shr.s32 	%r1256, %r238, 31;
	and.b32  	%r1257, %r1256, -2146435072;
	add.s32 	%r1258, %r1257, 2146435072;
	or.b32  	%r1259, %r1258, -2147483648;
	selp.b32	%r1260, %r1259, %r1258, %p13;
	mov.u32 	%r1261, 0;
	mov.b64 	%fd2136, {%r1261, %r1260};

BB37_375:
	setp.eq.f64	%p433, %fd353, 0d0000000000000000;
	setp.eq.f64	%p434, %fd321, 0d3FF0000000000000;
	or.pred  	%p435, %p434, %p433;
	selp.f64	%fd2146, 0d3FF0000000000000, %fd2136, %p435;

BB37_401:
	rcp.rn.f64 	%fd1384, %fd2146;
	mul.f64 	%fd2122, %fd2122, %fd1384;
	fma.rn.f64 	%fd2120, %fd2131, %fd2122, %fd2120;
	mov.u16 	%rs57, 0;
	mov.u32 	%r2110, %r211;
	mov.u32 	%r2120, %r212;
	mov.u32 	%r2130, %r213;
	mov.u32 	%r2140, %r214;

BB37_402:
	mov.u32 	%r2139, %r2140;
	mov.u32 	%r2129, %r2130;
	mov.u32 	%r2119, %r2120;
	mov.u32 	%r2109, %r2110;
	mov.f64 	%fd2119, %fd2120;
	add.s32 	%r2102, %r2102, 1;
	setp.lt.s32	%p464, %r2102, %r532;
	mov.f64 	%fd2105, %fd2119;
	mov.f64 	%fd2118, %fd2105;
	mov.u32 	%r2111, %r2109;
	mov.u32 	%r2121, %r2119;
	mov.u32 	%r2131, %r2129;
	mov.u32 	%r2141, %r2139;
	@%p464 bra 	BB37_325;

BB37_403:
	mov.u32 	%r2142, %r2141;
	mov.u32 	%r2132, %r2131;
	mov.u32 	%r2122, %r2121;
	mov.u32 	%r2112, %r2111;
	mov.f64 	%fd393, %fd2118;
	sub.f64 	%fd2121, %fd774, %fd393;
	mov.f64 	%fd2164, %fd1265;
	mov.f64 	%fd2115, %fd1265;
	@%p29 bra 	BB37_468;

	div.rn.f64 	%fd1389, %fd2292, %fd1;
	add.f64 	%fd395, %fd1389, 0d3FF0000000000000;
	mov.f64 	%fd2116, 0d0000000000000000;
	mov.f64 	%fd2164, %fd2116;
	mov.u32 	%r2146, 0;

BB37_405:
	mov.f64 	%fd2100, %fd2116;
	mov.f64 	%fd2117, %fd2100;
	mul.wide.s32 	%rd73, %r2146, 56;
	add.s64 	%rd74, %rd48, %rd73;
	add.s64 	%rd25, %rd74, 12;
	ld.u32 	%r1316, [%rd74+12];
	setp.gt.s32	%p466, %r523, %r1316;
	@%p466 bra 	BB37_467;

	setp.eq.s32	%p467, %r1, 0;
	ld.v2.u32 	{%r1317, %r1318}, [%rd25+-4];
	ld.v2.u32 	{%r1319, %r1320}, [%rd25+-12];
	@%p467 bra 	BB37_408;
	bra.uni 	BB37_407;

BB37_408:
	setp.lt.s32	%p468, %r3, 30;
	setp.eq.s32	%p469, %r1320, 31;
	and.pred  	%p470, %p469, %p468;
	selp.b32	%r1321, 1, %r1320, %p470;
	selp.u32	%r1322, 1, 0, %p470;
	sub.s32 	%r1323, %r1317, %r526;
	sub.s32 	%r1324, %r1319, %r524;
	add.s32 	%r1325, %r1324, %r1322;
	mul.lo.s32 	%r1326, %r1325, 30;
	min.s32 	%r1328, %r871, %r1321;
	mad.lo.s32 	%r1329, %r1323, 360, %r1326;
	mov.u32 	%r1330, 0;
	max.s32 	%r1331, %r1330, %r101;
	add.s32 	%r1332, %r1329, %r1331;
	add.s32 	%r1333, %r1332, %r1328;
	add.s32 	%r2147, %r1333, -30;
	bra.uni 	BB37_409;

BB37_407:
	sub.s32 	%r2147, %r1318, %r527;

BB37_409:
	cvt.rn.f64.s32	%fd1390, %r2147;
	div.rn.f64 	%fd398, %fd1390, 0d4076800000000000;
	ld.f64 	%fd2155, [%rd25+36];
	setp.neu.f64	%p471, %fd2155, 0dBFF0000000000000;
	@%p471 bra 	BB37_435;

	setp.eq.s32	%p472, %r531, 0;
	ld.v2.u32 	{%r1334, %r1335}, [%rd25+12];
	ld.v2.u32 	{%r1336, %r1337}, [%rd25+4];
	ld.v2.u32 	{%r1338, %r1339}, [%rd25+28];
	ld.v2.u32 	{%r1340, %r1341}, [%rd25+20];
	@%p472 bra 	BB37_412;
	bra.uni 	BB37_411;

BB37_412:
	setp.lt.s32	%p473, %r1337, 30;
	setp.eq.s32	%p474, %r1341, 31;
	and.pred  	%p475, %p474, %p473;
	selp.b32	%r1342, 1, %r1341, %p475;
	selp.u32	%r1343, 1, 0, %p475;
	sub.s32 	%r1344, %r1338, %r1334;
	sub.s32 	%r1345, %r1340, %r1336;
	add.s32 	%r1346, %r1345, %r1343;
	mul.lo.s32 	%r1347, %r1346, 30;
	sub.s32 	%r1349, %r871, %r1337;
	mov.u32 	%r1350, 0;
	max.s32 	%r1351, %r1350, %r1349;
	min.s32 	%r1352, %r871, %r1342;
	mad.lo.s32 	%r1353, %r1344, 360, %r1347;
	add.s32 	%r1354, %r1353, %r1351;
	add.s32 	%r1355, %r1354, %r1352;
	add.s32 	%r2148, %r1355, -30;
	bra.uni 	BB37_413;

BB37_411:
	sub.s32 	%r2148, %r1339, %r1335;

BB37_413:
	cvt.rn.f64.s32	%fd1391, %r2148;
	div.rn.f64 	%fd400, %fd1391, 0d4076800000000000;
	setp.eq.s32	%p476, %r4, 0;
	@%p476 bra 	BB37_433;
	bra.uni 	BB37_414;

BB37_433:
	fma.rn.f64 	%fd2154, %fd2, %fd400, 0d3FF0000000000000;
	bra.uni 	BB37_434;

BB37_414:
	setp.eq.s32	%p477, %r4, 1;
	@%p477 bra 	BB37_419;
	bra.uni 	BB37_415;

BB37_419:
	mul.f64 	%fd405, %fd3, %fd400;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r280}, %fd405;
	}
	bfe.u32 	%r1368, %r280, 20, 11;
	add.s32 	%r1369, %r1368, -1012;
	mov.b64 	 %rd75, %fd405;
	shl.b64 	%rd26, %rd75, %r1369;
	setp.eq.s64	%p482, %rd26, -9223372036854775808;
	abs.f64 	%fd406, %fd156;
	// Callseq Start 125
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd406;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd405;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2153, [retval0+0];
	
	//{
	}// Callseq End 125
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r281}, %fd156;
	}
	setp.lt.s32	%p483, %r281, 0;
	and.pred  	%p15, %p483, %p482;
	@!%p15 bra 	BB37_421;
	bra.uni 	BB37_420;

BB37_420:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1370}, %fd2153;
	}
	xor.b32  	%r1371, %r1370, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1372, %temp}, %fd2153;
	}
	mov.b64 	%fd2153, {%r1372, %r1371};

BB37_421:
	mov.f64 	%fd2152, %fd2153;
	setp.eq.f64	%p484, %fd156, 0d0000000000000000;
	@%p484 bra 	BB37_424;
	bra.uni 	BB37_422;

BB37_424:
	selp.b32	%r1373, %r281, 0, %p482;
	or.b32  	%r1374, %r1373, 2146435072;
	setp.lt.s32	%p488, %r280, 0;
	selp.b32	%r1375, %r1374, %r1373, %p488;
	mov.u32 	%r1376, 0;
	mov.b64 	%fd2152, {%r1376, %r1375};
	bra.uni 	BB37_425;

BB37_415:
	mov.f64 	%fd2154, 0d0000000000000000;
	setp.ne.s32	%p478, %r4, 2;
	@%p478 bra 	BB37_434;

	mul.f64 	%fd401, %fd2, %fd400;
	mov.f64 	%fd1393, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1394, %fd401, %fd1393;
	mov.f64 	%fd1395, 0d4338000000000000;
	add.rn.f64 	%fd1396, %fd1394, %fd1395;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r277, %temp}, %fd1396;
	}
	mov.f64 	%fd1397, 0dC338000000000000;
	add.rn.f64 	%fd1398, %fd1396, %fd1397;
	mov.f64 	%fd1399, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1400, %fd1398, %fd1399, %fd401;
	mov.f64 	%fd1401, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1402, %fd1398, %fd1401, %fd1400;
	mov.f64 	%fd1403, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1404, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1405, %fd1404, %fd1402, %fd1403;
	mov.f64 	%fd1406, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1407, %fd1405, %fd1402, %fd1406;
	mov.f64 	%fd1408, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1409, %fd1407, %fd1402, %fd1408;
	mov.f64 	%fd1410, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1411, %fd1409, %fd1402, %fd1410;
	mov.f64 	%fd1412, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1413, %fd1411, %fd1402, %fd1412;
	mov.f64 	%fd1414, 0d3F81111111122322;
	fma.rn.f64 	%fd1415, %fd1413, %fd1402, %fd1414;
	mov.f64 	%fd1416, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1417, %fd1415, %fd1402, %fd1416;
	mov.f64 	%fd1418, 0d3FC5555555555511;
	fma.rn.f64 	%fd1419, %fd1417, %fd1402, %fd1418;
	mov.f64 	%fd1420, 0d3FE000000000000B;
	fma.rn.f64 	%fd1421, %fd1419, %fd1402, %fd1420;
	mov.f64 	%fd1422, 0d3FF0000000000000;
	fma.rn.f64 	%fd1423, %fd1421, %fd1402, %fd1422;
	fma.rn.f64 	%fd1424, %fd1423, %fd1402, %fd1422;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r278, %temp}, %fd1424;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r279}, %fd1424;
	}
	shl.b32 	%r1356, %r277, 20;
	add.s32 	%r1357, %r279, %r1356;
	mov.b64 	%fd2154, {%r278, %r1357};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1358}, %fd401;
	}
	mov.b32 	 %f43, %r1358;
	abs.f32 	%f15, %f43;
	setp.lt.f32	%p479, %f15, 0f4086232B;
	@%p479 bra 	BB37_434;

	setp.lt.f64	%p480, %fd401, 0d0000000000000000;
	add.f64 	%fd1425, %fd401, 0d7FF0000000000000;
	selp.f64	%fd2154, 0d0000000000000000, %fd1425, %p480;
	setp.geu.f32	%p481, %f15, 0f40874800;
	@%p481 bra 	BB37_434;

	shr.u32 	%r1359, %r277, 31;
	add.s32 	%r1360, %r277, %r1359;
	shr.s32 	%r1361, %r1360, 1;
	shl.b32 	%r1362, %r1361, 20;
	add.s32 	%r1363, %r1362, %r279;
	mov.b64 	%fd1426, {%r278, %r1363};
	sub.s32 	%r1364, %r277, %r1361;
	shl.b32 	%r1365, %r1364, 20;
	add.s32 	%r1366, %r1365, 1072693248;
	mov.u32 	%r1367, 0;
	mov.b64 	%fd1427, {%r1367, %r1366};
	mul.f64 	%fd2154, %fd1426, %fd1427;
	bra.uni 	BB37_434;

BB37_422:
	setp.gt.s32	%p485, %r281, -1;
	@%p485 bra 	BB37_425;

	cvt.rzi.f64.f64	%fd1428, %fd405;
	setp.neu.f64	%p486, %fd1428, %fd405;
	selp.f64	%fd2152, 0dFFF8000000000000, %fd2152, %p486;

BB37_425:
	mov.f64 	%fd412, %fd2152;
	add.f64 	%fd413, %fd405, %fd156;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1377}, %fd413;
	}
	and.b32  	%r1378, %r1377, 2146435072;
	setp.ne.s32	%p489, %r1378, 2146435072;
	mov.f64 	%fd2151, %fd412;
	@%p489 bra 	BB37_432;

	setp.gtu.f64	%p490, %fd406, 0d7FF0000000000000;
	mov.f64 	%fd2151, %fd413;
	@%p490 bra 	BB37_432;

	abs.f64 	%fd414, %fd405;
	setp.gtu.f64	%p491, %fd414, 0d7FF0000000000000;
	mov.f64 	%fd2150, %fd413;
	mov.f64 	%fd2151, %fd2150;
	@%p491 bra 	BB37_432;

	setp.eq.f64	%p492, %fd414, 0d7FF0000000000000;
	@%p492 bra 	BB37_431;
	bra.uni 	BB37_429;

BB37_431:
	setp.eq.f64	%p494, %fd156, 0dBFF0000000000000;
	setp.gt.f64	%p495, %fd406, 0d3FF0000000000000;
	selp.b32	%r1385, 2146435072, 0, %p495;
	xor.b32  	%r1386, %r1385, 2146435072;
	setp.lt.s32	%p496, %r280, 0;
	selp.b32	%r1387, %r1386, %r1385, %p496;
	selp.b32	%r1388, 1072693248, %r1387, %p494;
	mov.u32 	%r1389, 0;
	mov.b64 	%fd2151, {%r1389, %r1388};
	bra.uni 	BB37_432;

BB37_429:
	setp.neu.f64	%p493, %fd406, 0d7FF0000000000000;
	mov.f64 	%fd2151, %fd412;
	@%p493 bra 	BB37_432;

	shr.s32 	%r1379, %r280, 31;
	and.b32  	%r1380, %r1379, -2146435072;
	add.s32 	%r1381, %r1380, 2146435072;
	or.b32  	%r1382, %r1381, -2147483648;
	selp.b32	%r1383, %r1382, %r1381, %p15;
	mov.u32 	%r1384, 0;
	mov.b64 	%fd2151, {%r1384, %r1383};

BB37_432:
	setp.eq.f64	%p497, %fd405, 0d0000000000000000;
	setp.eq.f64	%p498, %fd156, 0d3FF0000000000000;
	or.pred  	%p499, %p498, %p497;
	selp.f64	%fd2154, 0d3FF0000000000000, %fd2151, %p499;

BB37_434:
	add.f64 	%fd1429, %fd2154, 0dBFF0000000000000;
	mul.f64 	%fd2155, %fd1429, 0d4059000000000000;

BB37_435:
	setp.eq.s32	%p500, %r2, 0;
	@%p500 bra 	BB37_455;
	bra.uni 	BB37_436;

BB37_455:
	fma.rn.f64 	%fd2163, %fd2292, %fd398, 0d3FF0000000000000;
	bra.uni 	BB37_456;

BB37_436:
	setp.eq.s32	%p501, %r2, 1;
	@%p501 bra 	BB37_441;
	bra.uni 	BB37_437;

BB37_441:
	mul.f64 	%fd427, %fd1, %fd398;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r285}, %fd427;
	}
	bfe.u32 	%r1402, %r285, 20, 11;
	add.s32 	%r1403, %r1402, -1012;
	mov.b64 	 %rd76, %fd427;
	shl.b64 	%rd27, %rd76, %r1403;
	setp.eq.s64	%p506, %rd27, -9223372036854775808;
	abs.f64 	%fd428, %fd395;
	// Callseq Start 126
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd428;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd427;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd2162, [retval0+0];
	
	//{
	}// Callseq End 126
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd395;
	}
	setp.lt.s32	%p507, %r286, 0;
	and.pred  	%p16, %p507, %p506;
	@!%p16 bra 	BB37_443;
	bra.uni 	BB37_442;

BB37_442:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1404}, %fd2162;
	}
	xor.b32  	%r1405, %r1404, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1406, %temp}, %fd2162;
	}
	mov.b64 	%fd2162, {%r1406, %r1405};

BB37_443:
	mov.f64 	%fd2161, %fd2162;
	setp.eq.f64	%p508, %fd395, 0d0000000000000000;
	@%p508 bra 	BB37_446;
	bra.uni 	BB37_444;

BB37_446:
	selp.b32	%r1407, %r286, 0, %p506;
	or.b32  	%r1408, %r1407, 2146435072;
	setp.lt.s32	%p512, %r285, 0;
	selp.b32	%r1409, %r1408, %r1407, %p512;
	mov.u32 	%r1410, 0;
	mov.b64 	%fd2161, {%r1410, %r1409};
	bra.uni 	BB37_447;

BB37_437:
	mov.f64 	%fd2163, 0d0000000000000000;
	setp.ne.s32	%p502, %r2, 2;
	@%p502 bra 	BB37_456;

	mul.f64 	%fd423, %fd2292, %fd398;
	mov.f64 	%fd1431, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1432, %fd423, %fd1431;
	mov.f64 	%fd1433, 0d4338000000000000;
	add.rn.f64 	%fd1434, %fd1432, %fd1433;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r282, %temp}, %fd1434;
	}
	mov.f64 	%fd1435, 0dC338000000000000;
	add.rn.f64 	%fd1436, %fd1434, %fd1435;
	mov.f64 	%fd1437, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1438, %fd1436, %fd1437, %fd423;
	mov.f64 	%fd1439, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1440, %fd1436, %fd1439, %fd1438;
	mov.f64 	%fd1441, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1442, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1443, %fd1442, %fd1440, %fd1441;
	mov.f64 	%fd1444, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1445, %fd1443, %fd1440, %fd1444;
	mov.f64 	%fd1446, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1447, %fd1445, %fd1440, %fd1446;
	mov.f64 	%fd1448, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1449, %fd1447, %fd1440, %fd1448;
	mov.f64 	%fd1450, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1451, %fd1449, %fd1440, %fd1450;
	mov.f64 	%fd1452, 0d3F81111111122322;
	fma.rn.f64 	%fd1453, %fd1451, %fd1440, %fd1452;
	mov.f64 	%fd1454, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1455, %fd1453, %fd1440, %fd1454;
	mov.f64 	%fd1456, 0d3FC5555555555511;
	fma.rn.f64 	%fd1457, %fd1455, %fd1440, %fd1456;
	mov.f64 	%fd1458, 0d3FE000000000000B;
	fma.rn.f64 	%fd1459, %fd1457, %fd1440, %fd1458;
	mov.f64 	%fd1460, 0d3FF0000000000000;
	fma.rn.f64 	%fd1461, %fd1459, %fd1440, %fd1460;
	fma.rn.f64 	%fd1462, %fd1461, %fd1440, %fd1460;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r283, %temp}, %fd1462;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r284}, %fd1462;
	}
	shl.b32 	%r1390, %r282, 20;
	add.s32 	%r1391, %r284, %r1390;
	mov.b64 	%fd2163, {%r283, %r1391};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1392}, %fd423;
	}
	mov.b32 	 %f44, %r1392;
	abs.f32 	%f16, %f44;
	setp.lt.f32	%p503, %f16, 0f4086232B;
	@%p503 bra 	BB37_456;

	setp.lt.f64	%p504, %fd423, 0d0000000000000000;
	add.f64 	%fd1463, %fd423, 0d7FF0000000000000;
	selp.f64	%fd2163, 0d0000000000000000, %fd1463, %p504;
	setp.geu.f32	%p505, %f16, 0f40874800;
	@%p505 bra 	BB37_456;

	shr.u32 	%r1393, %r282, 31;
	add.s32 	%r1394, %r282, %r1393;
	shr.s32 	%r1395, %r1394, 1;
	shl.b32 	%r1396, %r1395, 20;
	add.s32 	%r1397, %r1396, %r284;
	mov.b64 	%fd1464, {%r283, %r1397};
	sub.s32 	%r1398, %r282, %r1395;
	shl.b32 	%r1399, %r1398, 20;
	add.s32 	%r1400, %r1399, 1072693248;
	mov.u32 	%r1401, 0;
	mov.b64 	%fd1465, {%r1401, %r1400};
	mul.f64 	%fd2163, %fd1464, %fd1465;
	bra.uni 	BB37_456;

BB37_444:
	setp.gt.s32	%p509, %r286, -1;
	@%p509 bra 	BB37_447;

	cvt.rzi.f64.f64	%fd1466, %fd427;
	setp.neu.f64	%p510, %fd1466, %fd427;
	selp.f64	%fd2161, 0dFFF8000000000000, %fd2161, %p510;

BB37_447:
	mov.f64 	%fd434, %fd2161;
	add.f64 	%fd435, %fd427, %fd395;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1411}, %fd435;
	}
	and.b32  	%r1412, %r1411, 2146435072;
	setp.ne.s32	%p513, %r1412, 2146435072;
	mov.f64 	%fd2160, %fd434;
	@%p513 bra 	BB37_454;

	setp.gtu.f64	%p514, %fd428, 0d7FF0000000000000;
	mov.f64 	%fd2160, %fd435;
	@%p514 bra 	BB37_454;

	abs.f64 	%fd436, %fd427;
	setp.gtu.f64	%p515, %fd436, 0d7FF0000000000000;
	mov.f64 	%fd2159, %fd435;
	mov.f64 	%fd2160, %fd2159;
	@%p515 bra 	BB37_454;

	setp.eq.f64	%p516, %fd436, 0d7FF0000000000000;
	@%p516 bra 	BB37_453;
	bra.uni 	BB37_451;

BB37_453:
	setp.eq.f64	%p518, %fd395, 0dBFF0000000000000;
	setp.gt.f64	%p519, %fd428, 0d3FF0000000000000;
	selp.b32	%r1419, 2146435072, 0, %p519;
	xor.b32  	%r1420, %r1419, 2146435072;
	setp.lt.s32	%p520, %r285, 0;
	selp.b32	%r1421, %r1420, %r1419, %p520;
	selp.b32	%r1422, 1072693248, %r1421, %p518;
	mov.u32 	%r1423, 0;
	mov.b64 	%fd2160, {%r1423, %r1422};
	bra.uni 	BB37_454;

BB37_451:
	setp.neu.f64	%p517, %fd428, 0d7FF0000000000000;
	mov.f64 	%fd2160, %fd434;
	@%p517 bra 	BB37_454;

	shr.s32 	%r1413, %r285, 31;
	and.b32  	%r1414, %r1413, -2146435072;
	add.s32 	%r1415, %r1414, 2146435072;
	or.b32  	%r1416, %r1415, -2147483648;
	selp.b32	%r1417, %r1416, %r1415, %p16;
	mov.u32 	%r1418, 0;
	mov.b64 	%fd2160, {%r1418, %r1417};

BB37_454:
	setp.eq.f64	%p521, %fd427, 0d0000000000000000;
	setp.eq.f64	%p522, %fd395, 0d3FF0000000000000;
	or.pred  	%p523, %p522, %p521;
	selp.f64	%fd2163, 0d3FF0000000000000, %fd2160, %p523;

BB37_456:
	rcp.rn.f64 	%fd443, %fd2163;
	mul.f64 	%fd444, %fd2155, %fd443;
	add.f64 	%fd2117, %fd2117, %fd444;
	@%p500 bra 	BB37_465;
	bra.uni 	BB37_457;

BB37_465:
	mul.f64 	%fd1474, %fd443, %fd444;
	mul.f64 	%fd1475, %fd398, %fd1474;
	sub.f64 	%fd2164, %fd2164, %fd1475;
	bra.uni 	BB37_466;

BB37_457:
	setp.eq.s32	%p525, %r2, 1;
	@%p525 bra 	BB37_464;
	bra.uni 	BB37_458;

BB37_464:
	mul.f64 	%fd1471, %fd398, %fd2155;
	mul.f64 	%fd1472, %fd1471, %fd443;
	div.rn.f64 	%fd1473, %fd1472, %fd395;
	sub.f64 	%fd2164, %fd2164, %fd1473;
	bra.uni 	BB37_466;

BB37_458:
	setp.eq.s32	%p526, %r2, 2;
	@%p526 bra 	BB37_463;
	bra.uni 	BB37_459;

BB37_463:
	mul.f64 	%fd1470, %fd398, %fd444;
	sub.f64 	%fd2164, %fd2164, %fd1470;
	bra.uni 	BB37_466;

BB37_459:
	setp.ne.s32	%p527, %r2, 3;
	@%p527 bra 	BB37_467;

	setp.gtu.f64	%p528, %fd398, %fd306;
	@%p528 bra 	BB37_462;
	bra.uni 	BB37_461;

BB37_462:
	mul.f64 	%fd1468, %fd398, %fd2155;
	mul.f64 	%fd1469, %fd1468, %fd443;
	div.rn.f64 	%fd447, %fd1469, %fd395;
	sub.f64 	%fd2164, %fd2164, %fd447;
	bra.uni 	BB37_466;

BB37_461:
	mul.f64 	%fd1467, %fd443, %fd444;
	mul.f64 	%fd446, %fd398, %fd1467;
	sub.f64 	%fd2164, %fd2164, %fd446;

BB37_466:

BB37_467:
	mov.f64 	%fd2116, %fd2117;
	add.s32 	%r2146, %r2146, 1;
	setp.lt.s32	%p529, %r2146, %r532;
	mov.f64 	%fd2115, %fd2116;
	@%p529 bra 	BB37_405;

BB37_468:
	setp.eq.f64	%p530, %fd2115, 0d0000000000000000;
	mov.f64 	%fd2107, %fd1265;
	@%p530 bra 	BB37_470;

	neg.f64 	%fd1477, %fd2164;
	div.rn.f64 	%fd2107, %fd1477, %fd2115;

BB37_470:
	mov.f64 	%fd2106, %fd2107;
	setp.lt.f64	%p531, %fd2121, 0d0000000000000000;
	selp.f64	%fd2071, %fd2071, %fd2292, %p531;
	selp.f64	%fd2070, %fd2292, %fd2070, %p531;
	setp.lt.s32	%p532, %r2427, %r516;
	mov.f64 	%fd2288, %fd2292;
	@%p532 bra 	BB37_318;

BB37_802:
	st.param.f64	[func_retval0+0], %fd2288;
	ret;
}

	// .globl	_Z6fOpGpu15irrFinderStructd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z6fOpGpu15irrFinderStructd15cashFlowsStructi(
	.param .align 8 .b8 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0[64],
	.param .b64 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2[40],
	.param .b32 _Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<93>;
	.reg .b16 	%rs<12>;
	.reg .f32 	%f<7>;
	.reg .b32 	%r<248>;
	.reg .f64 	%fd<230>;
	.reg .b64 	%rd<12>;


	ld.param.f64 	%fd76, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r49, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+12];
	ld.param.u32 	%r48, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+8];
	ld.param.f64 	%fd77, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_1];
	ld.param.u32 	%r58, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd79, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd78, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+8];
	ld.param.u32 	%r62, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_3];
	mov.f64 	%fd229, 0d0000000000000000;
	setp.lt.s32	%p4, %r62, 1;
	@%p4 bra 	BB38_80;

	div.rn.f64 	%fd83, %fd78, %fd79;
	add.f64 	%fd1, %fd83, 0d3FF0000000000000;
	div.rn.f64 	%fd84, %fd77, %fd76;
	add.f64 	%fd2, %fd84, 0d3FF0000000000000;
	mov.f64 	%fd229, 0d0000000000000000;
	mov.f64 	%fd204, 0d3FF0000000000000;
	mov.u16 	%rs11, 1;
	mov.u32 	%r240, 0;

BB38_2:
	ld.param.u32 	%r234, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+40];
	ld.param.u64 	%rd11, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2];
	mul.wide.s32 	%rd6, %r240, 56;
	add.s64 	%rd7, %rd11, %rd6;
	add.s64 	%rd1, %rd7, 12;
	ld.u32 	%r72, [%rd7+12];
	setp.gt.s32	%p5, %r234, %r72;
	@%p5 bra 	BB38_79;

	ld.v2.u32 	{%r73, %r74}, [%rd1+-4];
	ld.v2.u32 	{%r75, %r76}, [%rd1+-12];
	ld.f64 	%fd213, [%rd1+36];
	setp.neu.f64	%p6, %fd213, 0dBFF0000000000000;
	@%p6 bra 	BB38_29;

	ld.param.u32 	%r235, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+36];
	setp.eq.s32	%p7, %r235, 0;
	ld.v2.u32 	{%r77, %r78}, [%rd1+12];
	ld.v2.u32 	{%r79, %r80}, [%rd1+4];
	ld.v2.u32 	{%r81, %r82}, [%rd1+28];
	ld.v2.u32 	{%r83, %r84}, [%rd1+20];
	@%p7 bra 	BB38_6;
	bra.uni 	BB38_5;

BB38_6:
	setp.lt.s32	%p8, %r80, 30;
	setp.eq.s32	%p9, %r84, 31;
	and.pred  	%p10, %p9, %p8;
	selp.b32	%r85, 1, %r84, %p10;
	selp.u32	%r86, 1, 0, %p10;
	sub.s32 	%r87, %r81, %r77;
	sub.s32 	%r88, %r83, %r79;
	add.s32 	%r89, %r88, %r86;
	mul.lo.s32 	%r90, %r89, 30;
	mov.u32 	%r91, 30;
	sub.s32 	%r92, %r91, %r80;
	mov.u32 	%r93, 0;
	max.s32 	%r94, %r93, %r92;
	min.s32 	%r95, %r91, %r85;
	mad.lo.s32 	%r96, %r87, 360, %r90;
	add.s32 	%r97, %r96, %r94;
	add.s32 	%r98, %r97, %r95;
	add.s32 	%r245, %r98, -30;
	bra.uni 	BB38_7;

BB38_5:
	sub.s32 	%r245, %r82, %r78;

BB38_7:
	setp.eq.s32	%p11, %r58, 0;
	cvt.rn.f64.s32	%fd85, %r245;
	div.rn.f64 	%fd6, %fd85, 0d4076800000000000;
	@%p11 bra 	BB38_27;
	bra.uni 	BB38_8;

BB38_27:
	fma.rn.f64 	%fd212, %fd78, %fd6, 0d3FF0000000000000;
	bra.uni 	BB38_28;

BB38_8:
	setp.eq.s32	%p12, %r58, 1;
	@%p12 bra 	BB38_13;
	bra.uni 	BB38_9;

BB38_13:
	ld.param.f64 	%fd202, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	mul.f64 	%fd11, %fd202, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd11;
	}
	bfe.u32 	%r111, %r24, 20, 11;
	add.s32 	%r112, %r111, -1012;
	mov.b64 	 %rd8, %fd11;
	shl.b64 	%rd2, %rd8, %r112;
	setp.eq.s64	%p17, %rd2, -9223372036854775808;
	abs.f64 	%fd12, %fd1;
	// Callseq Start 139
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd12;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd211, [retval0+0];
	
	//{
	}// Callseq End 139
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd1;
	}
	setp.lt.s32	%p18, %r25, 0;
	and.pred  	%p1, %p18, %p17;
	@!%p1 bra 	BB38_15;
	bra.uni 	BB38_14;

BB38_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd211;
	}
	xor.b32  	%r114, %r113, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r115, %temp}, %fd211;
	}
	mov.b64 	%fd211, {%r115, %r114};

BB38_15:
	mov.f64 	%fd210, %fd211;
	setp.eq.f64	%p19, %fd1, 0d0000000000000000;
	@%p19 bra 	BB38_18;
	bra.uni 	BB38_16;

BB38_18:
	selp.b32	%r116, %r25, 0, %p17;
	or.b32  	%r117, %r116, 2146435072;
	setp.lt.s32	%p23, %r24, 0;
	selp.b32	%r118, %r117, %r116, %p23;
	mov.u32 	%r119, 0;
	mov.b64 	%fd210, {%r119, %r118};
	bra.uni 	BB38_19;

BB38_9:
	mov.f64 	%fd212, 0d0000000000000000;
	setp.ne.s32	%p13, %r58, 2;
	@%p13 bra 	BB38_28;

	mul.f64 	%fd7, %fd78, %fd6;
	mov.f64 	%fd87, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd88, %fd7, %fd87;
	mov.f64 	%fd89, 0d4338000000000000;
	add.rn.f64 	%fd90, %fd88, %fd89;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd90;
	}
	mov.f64 	%fd91, 0dC338000000000000;
	add.rn.f64 	%fd92, %fd90, %fd91;
	mov.f64 	%fd93, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd94, %fd92, %fd93, %fd7;
	mov.f64 	%fd95, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd96, %fd92, %fd95, %fd94;
	mov.f64 	%fd97, 0d3E928AF3FCA213EA;
	mov.f64 	%fd98, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd99, %fd98, %fd96, %fd97;
	mov.f64 	%fd100, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd101, %fd99, %fd96, %fd100;
	mov.f64 	%fd102, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd103, %fd101, %fd96, %fd102;
	mov.f64 	%fd104, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd105, %fd103, %fd96, %fd104;
	mov.f64 	%fd106, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd107, %fd105, %fd96, %fd106;
	mov.f64 	%fd108, 0d3F81111111122322;
	fma.rn.f64 	%fd109, %fd107, %fd96, %fd108;
	mov.f64 	%fd110, 0d3FA55555555502A1;
	fma.rn.f64 	%fd111, %fd109, %fd96, %fd110;
	mov.f64 	%fd112, 0d3FC5555555555511;
	fma.rn.f64 	%fd113, %fd111, %fd96, %fd112;
	mov.f64 	%fd114, 0d3FE000000000000B;
	fma.rn.f64 	%fd115, %fd113, %fd96, %fd114;
	mov.f64 	%fd116, 0d3FF0000000000000;
	fma.rn.f64 	%fd117, %fd115, %fd96, %fd116;
	fma.rn.f64 	%fd118, %fd117, %fd96, %fd116;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd118;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd118;
	}
	shl.b32 	%r99, %r21, 20;
	add.s32 	%r100, %r23, %r99;
	mov.b64 	%fd212, {%r22, %r100};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r101}, %fd7;
	}
	mov.b32 	 %f4, %r101;
	abs.f32 	%f1, %f4;
	setp.lt.f32	%p14, %f1, 0f4086232B;
	@%p14 bra 	BB38_28;

	setp.lt.f64	%p15, %fd7, 0d0000000000000000;
	add.f64 	%fd119, %fd7, 0d7FF0000000000000;
	selp.f64	%fd212, 0d0000000000000000, %fd119, %p15;
	setp.geu.f32	%p16, %f1, 0f40874800;
	@%p16 bra 	BB38_28;

	shr.u32 	%r102, %r21, 31;
	add.s32 	%r103, %r21, %r102;
	shr.s32 	%r104, %r103, 1;
	shl.b32 	%r105, %r104, 20;
	add.s32 	%r106, %r105, %r23;
	mov.b64 	%fd120, {%r22, %r106};
	sub.s32 	%r107, %r21, %r104;
	shl.b32 	%r108, %r107, 20;
	add.s32 	%r109, %r108, 1072693248;
	mov.u32 	%r110, 0;
	mov.b64 	%fd121, {%r110, %r109};
	mul.f64 	%fd212, %fd120, %fd121;
	bra.uni 	BB38_28;

BB38_16:
	setp.gt.s32	%p20, %r25, -1;
	@%p20 bra 	BB38_19;

	cvt.rzi.f64.f64	%fd122, %fd11;
	setp.neu.f64	%p21, %fd122, %fd11;
	selp.f64	%fd210, 0dFFF8000000000000, %fd210, %p21;

BB38_19:
	mov.f64 	%fd18, %fd210;
	add.f64 	%fd19, %fd11, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r120}, %fd19;
	}
	and.b32  	%r121, %r120, 2146435072;
	setp.ne.s32	%p24, %r121, 2146435072;
	mov.f64 	%fd209, %fd18;
	@%p24 bra 	BB38_26;

	setp.gtu.f64	%p25, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd209, %fd19;
	@%p25 bra 	BB38_26;

	abs.f64 	%fd20, %fd11;
	setp.gtu.f64	%p26, %fd20, 0d7FF0000000000000;
	mov.f64 	%fd208, %fd19;
	mov.f64 	%fd209, %fd208;
	@%p26 bra 	BB38_26;

	setp.eq.f64	%p27, %fd20, 0d7FF0000000000000;
	@%p27 bra 	BB38_25;
	bra.uni 	BB38_23;

BB38_25:
	setp.eq.f64	%p29, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p30, %fd12, 0d3FF0000000000000;
	selp.b32	%r128, 2146435072, 0, %p30;
	xor.b32  	%r129, %r128, 2146435072;
	setp.lt.s32	%p31, %r24, 0;
	selp.b32	%r130, %r129, %r128, %p31;
	selp.b32	%r131, 1072693248, %r130, %p29;
	mov.u32 	%r132, 0;
	mov.b64 	%fd209, {%r132, %r131};
	bra.uni 	BB38_26;

BB38_23:
	setp.neu.f64	%p28, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd209, %fd18;
	@%p28 bra 	BB38_26;

	shr.s32 	%r122, %r24, 31;
	and.b32  	%r123, %r122, -2146435072;
	add.s32 	%r124, %r123, 2146435072;
	or.b32  	%r125, %r124, -2147483648;
	selp.b32	%r126, %r125, %r124, %p1;
	mov.u32 	%r127, 0;
	mov.b64 	%fd209, {%r127, %r126};

BB38_26:
	setp.eq.f64	%p32, %fd11, 0d0000000000000000;
	setp.eq.f64	%p33, %fd1, 0d3FF0000000000000;
	or.pred  	%p34, %p33, %p32;
	selp.f64	%fd212, 0d3FF0000000000000, %fd209, %p34;

BB38_28:
	add.f64 	%fd123, %fd212, 0dBFF0000000000000;
	mul.f64 	%fd213, %fd123, 0d4059000000000000;

BB38_29:
	and.b16  	%rs9, %rs11, 255;
	setp.eq.s16	%p35, %rs9, 0;
	@%p35 bra 	BB38_54;
	bra.uni 	BB38_30;

BB38_54:
	setp.eq.s32	%p64, %r48, 0;
	@%p64 bra 	BB38_56;
	bra.uni 	BB38_55;

BB38_56:
	setp.lt.s32	%p65, %r242, 30;
	setp.eq.s32	%p66, %r76, 31;
	and.pred  	%p67, %p66, %p65;
	selp.b32	%r181, 1, %r76, %p67;
	selp.u32	%r182, 1, 0, %p67;
	sub.s32 	%r183, %r73, %r243;
	sub.s32 	%r184, %r75, %r241;
	add.s32 	%r185, %r184, %r182;
	mul.lo.s32 	%r186, %r185, 30;
	mov.u32 	%r187, 30;
	sub.s32 	%r188, %r187, %r242;
	mov.u32 	%r189, 0;
	max.s32 	%r190, %r189, %r188;
	min.s32 	%r191, %r187, %r181;
	mad.lo.s32 	%r192, %r183, 360, %r186;
	add.s32 	%r193, %r192, %r190;
	add.s32 	%r194, %r193, %r191;
	add.s32 	%r247, %r194, -30;
	bra.uni 	BB38_57;

BB38_30:
	setp.eq.s32	%p36, %r48, 0;
	@%p36 bra 	BB38_32;
	bra.uni 	BB38_31;

BB38_32:
	ld.param.u32 	%r238, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+44];
	ld.param.u32 	%r237, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+52];
	ld.param.u32 	%r236, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+48];
	setp.lt.s32	%p37, %r236, 30;
	setp.eq.s32	%p38, %r76, 31;
	and.pred  	%p39, %p38, %p37;
	selp.b32	%r133, 1, %r76, %p39;
	selp.u32	%r134, 1, 0, %p39;
	sub.s32 	%r135, %r73, %r237;
	sub.s32 	%r136, %r75, %r238;
	add.s32 	%r137, %r136, %r134;
	mul.lo.s32 	%r138, %r137, 30;
	mov.u32 	%r139, 30;
	sub.s32 	%r140, %r139, %r236;
	mov.u32 	%r141, 0;
	max.s32 	%r142, %r141, %r140;
	min.s32 	%r143, %r139, %r133;
	mad.lo.s32 	%r144, %r135, 360, %r138;
	add.s32 	%r145, %r144, %r142;
	add.s32 	%r146, %r145, %r143;
	add.s32 	%r246, %r146, -30;
	bra.uni 	BB38_33;

BB38_55:
	sub.s32 	%r247, %r74, %r244;

BB38_57:
	setp.eq.s32	%p68, %r49, 0;
	cvt.rn.f64.s32	%fd162, %r247;
	div.rn.f64 	%fd49, %fd162, 0d4076800000000000;
	@%p68 bra 	BB38_77;
	bra.uni 	BB38_58;

BB38_77:
	fma.rn.f64 	%fd228, %fd49, %fd77, 0d3FF0000000000000;
	bra.uni 	BB38_78;

BB38_31:
	ld.param.u32 	%r229, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0+56];
	sub.s32 	%r246, %r74, %r229;

BB38_33:
	setp.eq.s32	%p40, %r49, 0;
	cvt.rn.f64.s32	%fd124, %r246;
	div.rn.f64 	%fd29, %fd124, 0d4076800000000000;
	@%p40 bra 	BB38_53;
	bra.uni 	BB38_34;

BB38_53:
	fma.rn.f64 	%fd228, %fd29, %fd77, 0d3FF0000000000000;
	bra.uni 	BB38_78;

BB38_58:
	setp.eq.s32	%p69, %r49, 1;
	@%p69 bra 	BB38_63;
	bra.uni 	BB38_59;

BB38_63:
	mul.f64 	%fd54, %fd76, %fd49;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r41}, %fd54;
	}
	bfe.u32 	%r207, %r41, 20, 11;
	add.s32 	%r208, %r207, -1012;
	mov.b64 	 %rd10, %fd54;
	shl.b64 	%rd4, %rd10, %r208;
	setp.eq.s64	%p74, %rd4, -9223372036854775808;
	abs.f64 	%fd55, %fd2;
	// Callseq Start 141
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd55;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd54;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd227, [retval0+0];
	
	//{
	}// Callseq End 141
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd2;
	}
	setp.lt.s32	%p75, %r42, 0;
	and.pred  	%p3, %p75, %p74;
	@!%p3 bra 	BB38_65;
	bra.uni 	BB38_64;

BB38_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r209}, %fd227;
	}
	xor.b32  	%r210, %r209, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r211, %temp}, %fd227;
	}
	mov.b64 	%fd227, {%r211, %r210};

BB38_65:
	mov.f64 	%fd226, %fd227;
	setp.eq.f64	%p76, %fd2, 0d0000000000000000;
	@%p76 bra 	BB38_68;
	bra.uni 	BB38_66;

BB38_68:
	selp.b32	%r212, %r42, 0, %p74;
	or.b32  	%r213, %r212, 2146435072;
	setp.lt.s32	%p80, %r41, 0;
	selp.b32	%r214, %r213, %r212, %p80;
	mov.u32 	%r215, 0;
	mov.b64 	%fd226, {%r215, %r214};
	bra.uni 	BB38_69;

BB38_34:
	setp.eq.s32	%p41, %r49, 1;
	@%p41 bra 	BB38_39;
	bra.uni 	BB38_35;

BB38_39:
	mul.f64 	%fd34, %fd76, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r33}, %fd34;
	}
	bfe.u32 	%r159, %r33, 20, 11;
	add.s32 	%r160, %r159, -1012;
	mov.b64 	 %rd9, %fd34;
	shl.b64 	%rd3, %rd9, %r160;
	setp.eq.s64	%p46, %rd3, -9223372036854775808;
	abs.f64 	%fd35, %fd2;
	// Callseq Start 140
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd35;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd220, [retval0+0];
	
	//{
	}// Callseq End 140
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd2;
	}
	setp.lt.s32	%p47, %r34, 0;
	and.pred  	%p2, %p47, %p46;
	@!%p2 bra 	BB38_41;
	bra.uni 	BB38_40;

BB38_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r161}, %fd220;
	}
	xor.b32  	%r162, %r161, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r163, %temp}, %fd220;
	}
	mov.b64 	%fd220, {%r163, %r162};

BB38_41:
	mov.f64 	%fd219, %fd220;
	setp.eq.f64	%p48, %fd2, 0d0000000000000000;
	@%p48 bra 	BB38_44;
	bra.uni 	BB38_42;

BB38_44:
	selp.b32	%r164, %r34, 0, %p46;
	or.b32  	%r165, %r164, 2146435072;
	setp.lt.s32	%p52, %r33, 0;
	selp.b32	%r166, %r165, %r164, %p52;
	mov.u32 	%r167, 0;
	mov.b64 	%fd219, {%r167, %r166};
	bra.uni 	BB38_45;

BB38_59:
	mov.f64 	%fd228, 0d0000000000000000;
	setp.ne.s32	%p70, %r49, 2;
	@%p70 bra 	BB38_78;

	mul.f64 	%fd50, %fd49, %fd77;
	mov.f64 	%fd164, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd165, %fd50, %fd164;
	mov.f64 	%fd166, 0d4338000000000000;
	add.rn.f64 	%fd167, %fd165, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r38, %temp}, %fd167;
	}
	mov.f64 	%fd168, 0dC338000000000000;
	add.rn.f64 	%fd169, %fd167, %fd168;
	mov.f64 	%fd170, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd171, %fd169, %fd170, %fd50;
	mov.f64 	%fd172, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd173, %fd169, %fd172, %fd171;
	mov.f64 	%fd174, 0d3E928AF3FCA213EA;
	mov.f64 	%fd175, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd176, %fd175, %fd173, %fd174;
	mov.f64 	%fd177, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd178, %fd176, %fd173, %fd177;
	mov.f64 	%fd179, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd180, %fd178, %fd173, %fd179;
	mov.f64 	%fd181, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd182, %fd180, %fd173, %fd181;
	mov.f64 	%fd183, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd184, %fd182, %fd173, %fd183;
	mov.f64 	%fd185, 0d3F81111111122322;
	fma.rn.f64 	%fd186, %fd184, %fd173, %fd185;
	mov.f64 	%fd187, 0d3FA55555555502A1;
	fma.rn.f64 	%fd188, %fd186, %fd173, %fd187;
	mov.f64 	%fd189, 0d3FC5555555555511;
	fma.rn.f64 	%fd190, %fd188, %fd173, %fd189;
	mov.f64 	%fd191, 0d3FE000000000000B;
	fma.rn.f64 	%fd192, %fd190, %fd173, %fd191;
	mov.f64 	%fd193, 0d3FF0000000000000;
	fma.rn.f64 	%fd194, %fd192, %fd173, %fd193;
	fma.rn.f64 	%fd195, %fd194, %fd173, %fd193;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r39, %temp}, %fd195;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r40}, %fd195;
	}
	shl.b32 	%r195, %r38, 20;
	add.s32 	%r196, %r40, %r195;
	mov.b64 	%fd228, {%r39, %r196};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r197}, %fd50;
	}
	mov.b32 	 %f6, %r197;
	abs.f32 	%f3, %f6;
	setp.lt.f32	%p71, %f3, 0f4086232B;
	@%p71 bra 	BB38_78;

	setp.lt.f64	%p72, %fd50, 0d0000000000000000;
	add.f64 	%fd196, %fd50, 0d7FF0000000000000;
	selp.f64	%fd228, 0d0000000000000000, %fd196, %p72;
	setp.geu.f32	%p73, %f3, 0f40874800;
	@%p73 bra 	BB38_78;

	shr.u32 	%r198, %r38, 31;
	add.s32 	%r199, %r38, %r198;
	shr.s32 	%r200, %r199, 1;
	shl.b32 	%r201, %r200, 20;
	add.s32 	%r202, %r201, %r40;
	mov.b64 	%fd197, {%r39, %r202};
	sub.s32 	%r203, %r38, %r200;
	shl.b32 	%r204, %r203, 20;
	add.s32 	%r205, %r204, 1072693248;
	mov.u32 	%r206, 0;
	mov.b64 	%fd198, {%r206, %r205};
	mul.f64 	%fd228, %fd197, %fd198;
	bra.uni 	BB38_78;

BB38_35:
	mov.f64 	%fd228, 0d0000000000000000;
	setp.ne.s32	%p42, %r49, 2;
	@%p42 bra 	BB38_78;

	mul.f64 	%fd30, %fd29, %fd77;
	mov.f64 	%fd126, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd127, %fd30, %fd126;
	mov.f64 	%fd128, 0d4338000000000000;
	add.rn.f64 	%fd129, %fd127, %fd128;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r30, %temp}, %fd129;
	}
	mov.f64 	%fd130, 0dC338000000000000;
	add.rn.f64 	%fd131, %fd129, %fd130;
	mov.f64 	%fd132, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd133, %fd131, %fd132, %fd30;
	mov.f64 	%fd134, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd135, %fd131, %fd134, %fd133;
	mov.f64 	%fd136, 0d3E928AF3FCA213EA;
	mov.f64 	%fd137, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd138, %fd137, %fd135, %fd136;
	mov.f64 	%fd139, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd140, %fd138, %fd135, %fd139;
	mov.f64 	%fd141, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd142, %fd140, %fd135, %fd141;
	mov.f64 	%fd143, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd144, %fd142, %fd135, %fd143;
	mov.f64 	%fd145, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd146, %fd144, %fd135, %fd145;
	mov.f64 	%fd147, 0d3F81111111122322;
	fma.rn.f64 	%fd148, %fd146, %fd135, %fd147;
	mov.f64 	%fd149, 0d3FA55555555502A1;
	fma.rn.f64 	%fd150, %fd148, %fd135, %fd149;
	mov.f64 	%fd151, 0d3FC5555555555511;
	fma.rn.f64 	%fd152, %fd150, %fd135, %fd151;
	mov.f64 	%fd153, 0d3FE000000000000B;
	fma.rn.f64 	%fd154, %fd152, %fd135, %fd153;
	mov.f64 	%fd155, 0d3FF0000000000000;
	fma.rn.f64 	%fd156, %fd154, %fd135, %fd155;
	fma.rn.f64 	%fd157, %fd156, %fd135, %fd155;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r31, %temp}, %fd157;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r32}, %fd157;
	}
	shl.b32 	%r147, %r30, 20;
	add.s32 	%r148, %r32, %r147;
	mov.b64 	%fd228, {%r31, %r148};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r149}, %fd30;
	}
	mov.b32 	 %f5, %r149;
	abs.f32 	%f2, %f5;
	setp.lt.f32	%p43, %f2, 0f4086232B;
	@%p43 bra 	BB38_78;

	setp.lt.f64	%p44, %fd30, 0d0000000000000000;
	add.f64 	%fd158, %fd30, 0d7FF0000000000000;
	selp.f64	%fd228, 0d0000000000000000, %fd158, %p44;
	setp.geu.f32	%p45, %f2, 0f40874800;
	@%p45 bra 	BB38_78;

	shr.u32 	%r150, %r30, 31;
	add.s32 	%r151, %r30, %r150;
	shr.s32 	%r152, %r151, 1;
	shl.b32 	%r153, %r152, 20;
	add.s32 	%r154, %r153, %r32;
	mov.b64 	%fd159, {%r31, %r154};
	sub.s32 	%r155, %r30, %r152;
	shl.b32 	%r156, %r155, 20;
	add.s32 	%r157, %r156, 1072693248;
	mov.u32 	%r158, 0;
	mov.b64 	%fd160, {%r158, %r157};
	mul.f64 	%fd228, %fd159, %fd160;
	bra.uni 	BB38_78;

BB38_66:
	setp.gt.s32	%p77, %r42, -1;
	@%p77 bra 	BB38_69;

	cvt.rzi.f64.f64	%fd199, %fd54;
	setp.neu.f64	%p78, %fd199, %fd54;
	selp.f64	%fd226, 0dFFF8000000000000, %fd226, %p78;

BB38_69:
	mov.f64 	%fd61, %fd226;
	add.f64 	%fd62, %fd54, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r216}, %fd62;
	}
	and.b32  	%r217, %r216, 2146435072;
	setp.ne.s32	%p81, %r217, 2146435072;
	mov.f64 	%fd225, %fd61;
	@%p81 bra 	BB38_76;

	setp.gtu.f64	%p82, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd225, %fd62;
	@%p82 bra 	BB38_76;

	abs.f64 	%fd63, %fd54;
	setp.gtu.f64	%p83, %fd63, 0d7FF0000000000000;
	mov.f64 	%fd224, %fd62;
	mov.f64 	%fd225, %fd224;
	@%p83 bra 	BB38_76;

	setp.eq.f64	%p84, %fd63, 0d7FF0000000000000;
	@%p84 bra 	BB38_75;
	bra.uni 	BB38_73;

BB38_75:
	setp.eq.f64	%p86, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p87, %fd55, 0d3FF0000000000000;
	selp.b32	%r224, 2146435072, 0, %p87;
	xor.b32  	%r225, %r224, 2146435072;
	setp.lt.s32	%p88, %r41, 0;
	selp.b32	%r226, %r225, %r224, %p88;
	selp.b32	%r227, 1072693248, %r226, %p86;
	mov.u32 	%r228, 0;
	mov.b64 	%fd225, {%r228, %r227};
	bra.uni 	BB38_76;

BB38_42:
	setp.gt.s32	%p49, %r34, -1;
	@%p49 bra 	BB38_45;

	cvt.rzi.f64.f64	%fd161, %fd34;
	setp.neu.f64	%p50, %fd161, %fd34;
	selp.f64	%fd219, 0dFFF8000000000000, %fd219, %p50;

BB38_45:
	mov.f64 	%fd41, %fd219;
	add.f64 	%fd42, %fd34, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd42;
	}
	and.b32  	%r169, %r168, 2146435072;
	setp.ne.s32	%p53, %r169, 2146435072;
	mov.f64 	%fd218, %fd41;
	@%p53 bra 	BB38_52;

	setp.gtu.f64	%p54, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd218, %fd42;
	@%p54 bra 	BB38_52;

	abs.f64 	%fd43, %fd34;
	setp.gtu.f64	%p55, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd217, %fd42;
	mov.f64 	%fd218, %fd217;
	@%p55 bra 	BB38_52;

	setp.eq.f64	%p56, %fd43, 0d7FF0000000000000;
	@%p56 bra 	BB38_51;
	bra.uni 	BB38_49;

BB38_51:
	setp.eq.f64	%p58, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p59, %fd35, 0d3FF0000000000000;
	selp.b32	%r176, 2146435072, 0, %p59;
	xor.b32  	%r177, %r176, 2146435072;
	setp.lt.s32	%p60, %r33, 0;
	selp.b32	%r178, %r177, %r176, %p60;
	selp.b32	%r179, 1072693248, %r178, %p58;
	mov.u32 	%r180, 0;
	mov.b64 	%fd218, {%r180, %r179};
	bra.uni 	BB38_52;

BB38_73:
	setp.neu.f64	%p85, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd225, %fd61;
	@%p85 bra 	BB38_76;

	shr.s32 	%r218, %r41, 31;
	and.b32  	%r219, %r218, -2146435072;
	add.s32 	%r220, %r219, 2146435072;
	or.b32  	%r221, %r220, -2147483648;
	selp.b32	%r222, %r221, %r220, %p3;
	mov.u32 	%r223, 0;
	mov.b64 	%fd225, {%r223, %r222};

BB38_76:
	setp.eq.f64	%p89, %fd54, 0d0000000000000000;
	setp.eq.f64	%p90, %fd2, 0d3FF0000000000000;
	or.pred  	%p91, %p90, %p89;
	selp.f64	%fd228, 0d3FF0000000000000, %fd225, %p91;
	bra.uni 	BB38_78;

BB38_49:
	setp.neu.f64	%p57, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd218, %fd41;
	@%p57 bra 	BB38_52;

	shr.s32 	%r170, %r33, 31;
	and.b32  	%r171, %r170, -2146435072;
	add.s32 	%r172, %r171, 2146435072;
	or.b32  	%r173, %r172, -2147483648;
	selp.b32	%r174, %r173, %r172, %p2;
	mov.u32 	%r175, 0;
	mov.b64 	%fd218, {%r175, %r174};

BB38_52:
	setp.eq.f64	%p61, %fd34, 0d0000000000000000;
	setp.eq.f64	%p62, %fd2, 0d3FF0000000000000;
	or.pred  	%p63, %p62, %p61;
	selp.f64	%fd228, 0d3FF0000000000000, %fd218, %p63;

BB38_78:
	mov.u32 	%r244, %r74;
	mov.u32 	%r243, %r73;
	mov.u32 	%r242, %r76;
	mov.u32 	%r241, %r75;
	rcp.rn.f64 	%fd200, %fd228;
	mul.f64 	%fd204, %fd204, %fd200;
	fma.rn.f64 	%fd229, %fd213, %fd204, %fd229;
	mov.u16 	%rs11, 0;

BB38_79:
	ld.param.u32 	%r239, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_3];
	add.s32 	%r240, %r240, 1;
	setp.lt.s32	%p92, %r240, %r239;
	@%p92 bra 	BB38_2;

BB38_80:
	ld.param.f64 	%fd203, [_Z6fOpGpu15irrFinderStructd15cashFlowsStructi_param_0];
	sub.f64 	%fd201, %fd203, %fd229;
	st.param.f64	[func_retval0+0], %fd201;
	ret;
}

	// .globl	_Z8closeGpudd
.visible .func  (.param .b32 func_retval0) _Z8closeGpudd(
	.param .b64 _Z8closeGpudd_param_0,
	.param .b64 _Z8closeGpudd_param_1
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<2>;
	.reg .f64 	%fd<9>;


	ld.param.f64 	%fd3, [_Z8closeGpudd_param_0];
	ld.param.f64 	%fd2, [_Z8closeGpudd_param_1];
	sub.f64 	%fd4, %fd3, %fd2;
	abs.f64 	%fd1, %fd4;
	abs.f64 	%fd5, %fd3;
	mul.f64 	%fd6, %fd5, 0d3C88361B40000000;
	setp.gtu.f64	%p1, %fd1, %fd6;
	mov.u16 	%rs4, 0;
	@%p1 bra 	BB39_2;

	abs.f64 	%fd7, %fd2;
	mul.f64 	%fd8, %fd7, 0d3C88361B40000000;
	setp.le.f64	%p2, %fd1, %fd8;
	selp.u16	%rs4, 1, 0, %p2;

BB39_2:
	cvt.u32.u16	%r1, %rs4;
	st.param.b32	[func_retval0+0], %r1;
	ret;
}

	// .globl	_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi(
	.param .align 8 .b8 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0[72],
	.param .align 8 .b8 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1[64],
	.param .b64 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_2,
	.param .align 8 .b8 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3[40],
	.param .b32 _Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_4
)
{
	.reg .pred 	%p<328>;
	.reg .b16 	%rs<26>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<806>;
	.reg .f64 	%fd<889>;
	.reg .b64 	%rd<37>;


	ld.param.u32 	%r173, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+40];
	ld.param.f64 	%fd303, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0];
	ld.param.u32 	%r184, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+56];
	ld.param.u32 	%r183, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+52];
	ld.param.u32 	%r182, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+48];
	ld.param.u32 	%r181, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+44];
	ld.param.u32 	%r180, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+40];
	ld.param.f64 	%fd311, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+16];
	ld.param.u32 	%r1, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+12];
	ld.param.u32 	%r175, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1+8];
	ld.param.f64 	%fd310, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_1];
	ld.param.u32 	%r188, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+36];
	ld.param.u32 	%r2, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+24];
	ld.param.f64 	%fd314, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+16];
	ld.param.f64 	%fd313, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3+8];
	ld.param.u64 	%rd18, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_3];
	ld.param.u32 	%r189, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_4];
	mov.f64 	%fd796, 0d0000000000000000;
	setp.lt.s32	%p11, %r189, 1;
	@%p11 bra 	BB40_80;

	div.rn.f64 	%fd318, %fd313, %fd314;
	add.f64 	%fd1, %fd318, 0d3FF0000000000000;
	div.rn.f64 	%fd319, %fd303, %fd311;
	add.f64 	%fd2, %fd319, 0d3FF0000000000000;
	mov.f64 	%fd796, 0d0000000000000000;
	mov.f64 	%fd771, 0d3FF0000000000000;
	mov.u16 	%rs24, 1;
	mov.u32 	%r747, 0;

BB40_2:
	mul.wide.s32 	%rd19, %r747, 56;
	add.s64 	%rd20, %rd18, %rd19;
	add.s64 	%rd1, %rd20, 12;
	ld.u32 	%r199, [%rd20+12];
	setp.gt.s32	%p12, %r180, %r199;
	@%p12 bra 	BB40_79;

	ld.v2.u32 	{%r200, %r201}, [%rd1+-4];
	ld.v2.u32 	{%r202, %r203}, [%rd1+-12];
	ld.f64 	%fd780, [%rd1+36];
	setp.neu.f64	%p13, %fd780, 0dBFF0000000000000;
	@%p13 bra 	BB40_29;

	setp.eq.s32	%p14, %r188, 0;
	ld.v2.u32 	{%r204, %r205}, [%rd1+12];
	ld.v2.u32 	{%r206, %r207}, [%rd1+4];
	ld.v2.u32 	{%r208, %r209}, [%rd1+28];
	ld.v2.u32 	{%r210, %r211}, [%rd1+20];
	@%p14 bra 	BB40_6;
	bra.uni 	BB40_5;

BB40_6:
	setp.lt.s32	%p15, %r207, 30;
	setp.eq.s32	%p16, %r211, 31;
	and.pred  	%p17, %p16, %p15;
	selp.b32	%r212, 1, %r211, %p17;
	selp.u32	%r213, 1, 0, %p17;
	sub.s32 	%r214, %r208, %r204;
	sub.s32 	%r215, %r210, %r206;
	add.s32 	%r216, %r215, %r213;
	mul.lo.s32 	%r217, %r216, 30;
	mov.u32 	%r218, 30;
	sub.s32 	%r219, %r218, %r207;
	mov.u32 	%r220, 0;
	max.s32 	%r221, %r220, %r219;
	min.s32 	%r222, %r218, %r212;
	mad.lo.s32 	%r223, %r214, 360, %r217;
	add.s32 	%r224, %r223, %r221;
	add.s32 	%r225, %r224, %r222;
	add.s32 	%r752, %r225, -30;
	bra.uni 	BB40_7;

BB40_5:
	sub.s32 	%r752, %r209, %r205;

BB40_7:
	cvt.rn.f64.s32	%fd320, %r752;
	div.rn.f64 	%fd6, %fd320, 0d4076800000000000;
	setp.eq.s32	%p18, %r2, 0;
	@%p18 bra 	BB40_27;
	bra.uni 	BB40_8;

BB40_27:
	fma.rn.f64 	%fd779, %fd313, %fd6, 0d3FF0000000000000;
	bra.uni 	BB40_28;

BB40_8:
	setp.eq.s32	%p19, %r2, 1;
	@%p19 bra 	BB40_13;
	bra.uni 	BB40_9;

BB40_13:
	mul.f64 	%fd11, %fd314, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r26}, %fd11;
	}
	bfe.u32 	%r238, %r26, 20, 11;
	add.s32 	%r239, %r238, -1012;
	mov.b64 	 %rd21, %fd11;
	shl.b64 	%rd2, %rd21, %r239;
	setp.eq.s64	%p24, %rd2, -9223372036854775808;
	abs.f64 	%fd12, %fd1;
	// Callseq Start 142
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd12;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd778, [retval0+0];
	
	//{
	}// Callseq End 142
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd1;
	}
	setp.lt.s32	%p25, %r27, 0;
	and.pred  	%p1, %p25, %p24;
	@!%p1 bra 	BB40_15;
	bra.uni 	BB40_14;

BB40_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r240}, %fd778;
	}
	xor.b32  	%r241, %r240, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r242, %temp}, %fd778;
	}
	mov.b64 	%fd778, {%r242, %r241};

BB40_15:
	mov.f64 	%fd777, %fd778;
	setp.eq.f64	%p26, %fd1, 0d0000000000000000;
	@%p26 bra 	BB40_18;
	bra.uni 	BB40_16;

BB40_18:
	selp.b32	%r243, %r27, 0, %p24;
	or.b32  	%r244, %r243, 2146435072;
	setp.lt.s32	%p30, %r26, 0;
	selp.b32	%r245, %r244, %r243, %p30;
	mov.u32 	%r246, 0;
	mov.b64 	%fd777, {%r246, %r245};
	bra.uni 	BB40_19;

BB40_9:
	mov.f64 	%fd779, 0d0000000000000000;
	setp.ne.s32	%p20, %r2, 2;
	@%p20 bra 	BB40_28;

	mul.f64 	%fd7, %fd313, %fd6;
	mov.f64 	%fd322, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd323, %fd7, %fd322;
	mov.f64 	%fd324, 0d4338000000000000;
	add.rn.f64 	%fd325, %fd323, %fd324;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r23, %temp}, %fd325;
	}
	mov.f64 	%fd326, 0dC338000000000000;
	add.rn.f64 	%fd327, %fd325, %fd326;
	mov.f64 	%fd328, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd329, %fd327, %fd328, %fd7;
	mov.f64 	%fd330, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd331, %fd327, %fd330, %fd329;
	mov.f64 	%fd332, 0d3E928AF3FCA213EA;
	mov.f64 	%fd333, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd334, %fd333, %fd331, %fd332;
	mov.f64 	%fd335, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd336, %fd334, %fd331, %fd335;
	mov.f64 	%fd337, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd338, %fd336, %fd331, %fd337;
	mov.f64 	%fd339, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd340, %fd338, %fd331, %fd339;
	mov.f64 	%fd341, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd342, %fd340, %fd331, %fd341;
	mov.f64 	%fd343, 0d3F81111111122322;
	fma.rn.f64 	%fd344, %fd342, %fd331, %fd343;
	mov.f64 	%fd345, 0d3FA55555555502A1;
	fma.rn.f64 	%fd346, %fd344, %fd331, %fd345;
	mov.f64 	%fd347, 0d3FC5555555555511;
	fma.rn.f64 	%fd348, %fd346, %fd331, %fd347;
	mov.f64 	%fd349, 0d3FE000000000000B;
	fma.rn.f64 	%fd350, %fd348, %fd331, %fd349;
	mov.f64 	%fd351, 0d3FF0000000000000;
	fma.rn.f64 	%fd352, %fd350, %fd331, %fd351;
	fma.rn.f64 	%fd353, %fd352, %fd331, %fd351;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r24, %temp}, %fd353;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd353;
	}
	shl.b32 	%r226, %r23, 20;
	add.s32 	%r227, %r25, %r226;
	mov.b64 	%fd779, {%r24, %r227};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r228}, %fd7;
	}
	mov.b32 	 %f11, %r228;
	abs.f32 	%f1, %f11;
	setp.lt.f32	%p21, %f1, 0f4086232B;
	@%p21 bra 	BB40_28;

	setp.lt.f64	%p22, %fd7, 0d0000000000000000;
	add.f64 	%fd354, %fd7, 0d7FF0000000000000;
	selp.f64	%fd779, 0d0000000000000000, %fd354, %p22;
	setp.geu.f32	%p23, %f1, 0f40874800;
	@%p23 bra 	BB40_28;

	shr.u32 	%r229, %r23, 31;
	add.s32 	%r230, %r23, %r229;
	shr.s32 	%r231, %r230, 1;
	shl.b32 	%r232, %r231, 20;
	add.s32 	%r233, %r232, %r25;
	mov.b64 	%fd355, {%r24, %r233};
	sub.s32 	%r234, %r23, %r231;
	shl.b32 	%r235, %r234, 20;
	add.s32 	%r236, %r235, 1072693248;
	mov.u32 	%r237, 0;
	mov.b64 	%fd356, {%r237, %r236};
	mul.f64 	%fd779, %fd355, %fd356;
	bra.uni 	BB40_28;

BB40_16:
	setp.gt.s32	%p27, %r27, -1;
	@%p27 bra 	BB40_19;

	cvt.rzi.f64.f64	%fd357, %fd11;
	setp.neu.f64	%p28, %fd357, %fd11;
	selp.f64	%fd777, 0dFFF8000000000000, %fd777, %p28;

BB40_19:
	mov.f64 	%fd18, %fd777;
	add.f64 	%fd19, %fd11, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r247}, %fd19;
	}
	and.b32  	%r248, %r247, 2146435072;
	setp.ne.s32	%p31, %r248, 2146435072;
	mov.f64 	%fd776, %fd18;
	@%p31 bra 	BB40_26;

	setp.gtu.f64	%p32, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd776, %fd19;
	@%p32 bra 	BB40_26;

	abs.f64 	%fd20, %fd11;
	setp.gtu.f64	%p33, %fd20, 0d7FF0000000000000;
	mov.f64 	%fd775, %fd19;
	mov.f64 	%fd776, %fd775;
	@%p33 bra 	BB40_26;

	setp.eq.f64	%p34, %fd20, 0d7FF0000000000000;
	@%p34 bra 	BB40_25;
	bra.uni 	BB40_23;

BB40_25:
	setp.eq.f64	%p36, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p37, %fd12, 0d3FF0000000000000;
	selp.b32	%r255, 2146435072, 0, %p37;
	xor.b32  	%r256, %r255, 2146435072;
	setp.lt.s32	%p38, %r26, 0;
	selp.b32	%r257, %r256, %r255, %p38;
	selp.b32	%r258, 1072693248, %r257, %p36;
	mov.u32 	%r259, 0;
	mov.b64 	%fd776, {%r259, %r258};
	bra.uni 	BB40_26;

BB40_23:
	setp.neu.f64	%p35, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd776, %fd18;
	@%p35 bra 	BB40_26;

	shr.s32 	%r249, %r26, 31;
	and.b32  	%r250, %r249, -2146435072;
	add.s32 	%r251, %r250, 2146435072;
	or.b32  	%r252, %r251, -2147483648;
	selp.b32	%r253, %r252, %r251, %p1;
	mov.u32 	%r254, 0;
	mov.b64 	%fd776, {%r254, %r253};

BB40_26:
	setp.eq.f64	%p39, %fd11, 0d0000000000000000;
	setp.eq.f64	%p40, %fd1, 0d3FF0000000000000;
	or.pred  	%p41, %p40, %p39;
	selp.f64	%fd779, 0d3FF0000000000000, %fd776, %p41;

BB40_28:
	add.f64 	%fd358, %fd779, 0dBFF0000000000000;
	mul.f64 	%fd780, %fd358, 0d4059000000000000;

BB40_29:
	and.b16  	%rs19, %rs24, 255;
	setp.eq.s16	%p42, %rs19, 0;
	@%p42 bra 	BB40_54;
	bra.uni 	BB40_30;

BB40_54:
	setp.eq.s32	%p71, %r175, 0;
	@%p71 bra 	BB40_56;
	bra.uni 	BB40_55;

BB40_56:
	setp.lt.s32	%p72, %r749, 30;
	setp.eq.s32	%p73, %r203, 31;
	and.pred  	%p74, %p73, %p72;
	selp.b32	%r308, 1, %r203, %p74;
	selp.u32	%r309, 1, 0, %p74;
	sub.s32 	%r310, %r200, %r750;
	sub.s32 	%r311, %r202, %r748;
	add.s32 	%r312, %r311, %r309;
	mul.lo.s32 	%r313, %r312, 30;
	mov.u32 	%r314, 30;
	sub.s32 	%r315, %r314, %r749;
	mov.u32 	%r316, 0;
	max.s32 	%r317, %r316, %r315;
	min.s32 	%r318, %r314, %r308;
	mad.lo.s32 	%r319, %r310, 360, %r313;
	add.s32 	%r320, %r319, %r317;
	add.s32 	%r321, %r320, %r318;
	add.s32 	%r754, %r321, -30;
	bra.uni 	BB40_57;

BB40_30:
	setp.eq.s32	%p43, %r175, 0;
	@%p43 bra 	BB40_32;
	bra.uni 	BB40_31;

BB40_32:
	setp.lt.s32	%p44, %r182, 30;
	setp.eq.s32	%p45, %r203, 31;
	and.pred  	%p46, %p45, %p44;
	selp.b32	%r260, 1, %r203, %p46;
	selp.u32	%r261, 1, 0, %p46;
	sub.s32 	%r262, %r200, %r183;
	sub.s32 	%r263, %r202, %r181;
	add.s32 	%r264, %r263, %r261;
	mul.lo.s32 	%r265, %r264, 30;
	mov.u32 	%r266, 30;
	sub.s32 	%r267, %r266, %r182;
	mov.u32 	%r268, 0;
	max.s32 	%r269, %r268, %r267;
	min.s32 	%r270, %r266, %r260;
	mad.lo.s32 	%r271, %r262, 360, %r265;
	add.s32 	%r272, %r271, %r269;
	add.s32 	%r273, %r272, %r270;
	add.s32 	%r753, %r273, -30;
	bra.uni 	BB40_33;

BB40_55:
	sub.s32 	%r754, %r201, %r751;

BB40_57:
	cvt.rn.f64.s32	%fd397, %r754;
	div.rn.f64 	%fd49, %fd397, 0d4076800000000000;
	setp.eq.s32	%p75, %r1, 0;
	@%p75 bra 	BB40_77;
	bra.uni 	BB40_58;

BB40_77:
	fma.rn.f64 	%fd795, %fd303, %fd49, 0d3FF0000000000000;
	bra.uni 	BB40_78;

BB40_31:
	sub.s32 	%r753, %r201, %r184;

BB40_33:
	cvt.rn.f64.s32	%fd359, %r753;
	div.rn.f64 	%fd29, %fd359, 0d4076800000000000;
	setp.eq.s32	%p47, %r1, 0;
	@%p47 bra 	BB40_53;
	bra.uni 	BB40_34;

BB40_53:
	fma.rn.f64 	%fd795, %fd303, %fd29, 0d3FF0000000000000;
	bra.uni 	BB40_78;

BB40_58:
	setp.eq.s32	%p76, %r1, 1;
	@%p76 bra 	BB40_63;
	bra.uni 	BB40_59;

BB40_63:
	mul.f64 	%fd54, %fd311, %fd49;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd54;
	}
	bfe.u32 	%r334, %r43, 20, 11;
	add.s32 	%r335, %r334, -1012;
	mov.b64 	 %rd23, %fd54;
	shl.b64 	%rd4, %rd23, %r335;
	setp.eq.s64	%p81, %rd4, -9223372036854775808;
	abs.f64 	%fd55, %fd2;
	// Callseq Start 144
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd55;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd54;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd794, [retval0+0];
	
	//{
	}// Callseq End 144
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r44}, %fd2;
	}
	setp.lt.s32	%p82, %r44, 0;
	and.pred  	%p3, %p82, %p81;
	@!%p3 bra 	BB40_65;
	bra.uni 	BB40_64;

BB40_64:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r336}, %fd794;
	}
	xor.b32  	%r337, %r336, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r338, %temp}, %fd794;
	}
	mov.b64 	%fd794, {%r338, %r337};

BB40_65:
	mov.f64 	%fd793, %fd794;
	setp.eq.f64	%p83, %fd2, 0d0000000000000000;
	@%p83 bra 	BB40_68;
	bra.uni 	BB40_66;

BB40_68:
	selp.b32	%r339, %r44, 0, %p81;
	or.b32  	%r340, %r339, 2146435072;
	setp.lt.s32	%p87, %r43, 0;
	selp.b32	%r341, %r340, %r339, %p87;
	mov.u32 	%r342, 0;
	mov.b64 	%fd793, {%r342, %r341};
	bra.uni 	BB40_69;

BB40_34:
	setp.eq.s32	%p48, %r1, 1;
	@%p48 bra 	BB40_39;
	bra.uni 	BB40_35;

BB40_39:
	mul.f64 	%fd34, %fd311, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd34;
	}
	bfe.u32 	%r286, %r35, 20, 11;
	add.s32 	%r287, %r286, -1012;
	mov.b64 	 %rd22, %fd34;
	shl.b64 	%rd3, %rd22, %r287;
	setp.eq.s64	%p53, %rd3, -9223372036854775808;
	abs.f64 	%fd35, %fd2;
	// Callseq Start 143
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd35;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd787, [retval0+0];
	
	//{
	}// Callseq End 143
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd2;
	}
	setp.lt.s32	%p54, %r36, 0;
	and.pred  	%p2, %p54, %p53;
	@!%p2 bra 	BB40_41;
	bra.uni 	BB40_40;

BB40_40:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r288}, %fd787;
	}
	xor.b32  	%r289, %r288, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r290, %temp}, %fd787;
	}
	mov.b64 	%fd787, {%r290, %r289};

BB40_41:
	mov.f64 	%fd786, %fd787;
	setp.eq.f64	%p55, %fd2, 0d0000000000000000;
	@%p55 bra 	BB40_44;
	bra.uni 	BB40_42;

BB40_44:
	selp.b32	%r291, %r36, 0, %p53;
	or.b32  	%r292, %r291, 2146435072;
	setp.lt.s32	%p59, %r35, 0;
	selp.b32	%r293, %r292, %r291, %p59;
	mov.u32 	%r294, 0;
	mov.b64 	%fd786, {%r294, %r293};
	bra.uni 	BB40_45;

BB40_59:
	mov.f64 	%fd795, 0d0000000000000000;
	setp.ne.s32	%p77, %r1, 2;
	@%p77 bra 	BB40_78;

	mul.f64 	%fd50, %fd303, %fd49;
	mov.f64 	%fd399, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd400, %fd50, %fd399;
	mov.f64 	%fd401, 0d4338000000000000;
	add.rn.f64 	%fd402, %fd400, %fd401;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r40, %temp}, %fd402;
	}
	mov.f64 	%fd403, 0dC338000000000000;
	add.rn.f64 	%fd404, %fd402, %fd403;
	mov.f64 	%fd405, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd406, %fd404, %fd405, %fd50;
	mov.f64 	%fd407, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd408, %fd404, %fd407, %fd406;
	mov.f64 	%fd409, 0d3E928AF3FCA213EA;
	mov.f64 	%fd410, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd411, %fd410, %fd408, %fd409;
	mov.f64 	%fd412, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd413, %fd411, %fd408, %fd412;
	mov.f64 	%fd414, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd415, %fd413, %fd408, %fd414;
	mov.f64 	%fd416, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd417, %fd415, %fd408, %fd416;
	mov.f64 	%fd418, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd419, %fd417, %fd408, %fd418;
	mov.f64 	%fd420, 0d3F81111111122322;
	fma.rn.f64 	%fd421, %fd419, %fd408, %fd420;
	mov.f64 	%fd422, 0d3FA55555555502A1;
	fma.rn.f64 	%fd423, %fd421, %fd408, %fd422;
	mov.f64 	%fd424, 0d3FC5555555555511;
	fma.rn.f64 	%fd425, %fd423, %fd408, %fd424;
	mov.f64 	%fd426, 0d3FE000000000000B;
	fma.rn.f64 	%fd427, %fd425, %fd408, %fd426;
	mov.f64 	%fd428, 0d3FF0000000000000;
	fma.rn.f64 	%fd429, %fd427, %fd408, %fd428;
	fma.rn.f64 	%fd430, %fd429, %fd408, %fd428;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r41, %temp}, %fd430;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r42}, %fd430;
	}
	shl.b32 	%r322, %r40, 20;
	add.s32 	%r323, %r42, %r322;
	mov.b64 	%fd795, {%r41, %r323};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r324}, %fd50;
	}
	mov.b32 	 %f13, %r324;
	abs.f32 	%f3, %f13;
	setp.lt.f32	%p78, %f3, 0f4086232B;
	@%p78 bra 	BB40_78;

	setp.lt.f64	%p79, %fd50, 0d0000000000000000;
	add.f64 	%fd431, %fd50, 0d7FF0000000000000;
	selp.f64	%fd795, 0d0000000000000000, %fd431, %p79;
	setp.geu.f32	%p80, %f3, 0f40874800;
	@%p80 bra 	BB40_78;

	shr.u32 	%r325, %r40, 31;
	add.s32 	%r326, %r40, %r325;
	shr.s32 	%r327, %r326, 1;
	shl.b32 	%r328, %r327, 20;
	add.s32 	%r329, %r328, %r42;
	mov.b64 	%fd432, {%r41, %r329};
	sub.s32 	%r330, %r40, %r327;
	shl.b32 	%r331, %r330, 20;
	add.s32 	%r332, %r331, 1072693248;
	mov.u32 	%r333, 0;
	mov.b64 	%fd433, {%r333, %r332};
	mul.f64 	%fd795, %fd432, %fd433;
	bra.uni 	BB40_78;

BB40_35:
	mov.f64 	%fd795, 0d0000000000000000;
	setp.ne.s32	%p49, %r1, 2;
	@%p49 bra 	BB40_78;

	mul.f64 	%fd30, %fd303, %fd29;
	mov.f64 	%fd361, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd362, %fd30, %fd361;
	mov.f64 	%fd363, 0d4338000000000000;
	add.rn.f64 	%fd364, %fd362, %fd363;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd364;
	}
	mov.f64 	%fd365, 0dC338000000000000;
	add.rn.f64 	%fd366, %fd364, %fd365;
	mov.f64 	%fd367, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd368, %fd366, %fd367, %fd30;
	mov.f64 	%fd369, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd370, %fd366, %fd369, %fd368;
	mov.f64 	%fd371, 0d3E928AF3FCA213EA;
	mov.f64 	%fd372, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd373, %fd372, %fd370, %fd371;
	mov.f64 	%fd374, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd375, %fd373, %fd370, %fd374;
	mov.f64 	%fd376, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd377, %fd375, %fd370, %fd376;
	mov.f64 	%fd378, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd379, %fd377, %fd370, %fd378;
	mov.f64 	%fd380, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd381, %fd379, %fd370, %fd380;
	mov.f64 	%fd382, 0d3F81111111122322;
	fma.rn.f64 	%fd383, %fd381, %fd370, %fd382;
	mov.f64 	%fd384, 0d3FA55555555502A1;
	fma.rn.f64 	%fd385, %fd383, %fd370, %fd384;
	mov.f64 	%fd386, 0d3FC5555555555511;
	fma.rn.f64 	%fd387, %fd385, %fd370, %fd386;
	mov.f64 	%fd388, 0d3FE000000000000B;
	fma.rn.f64 	%fd389, %fd387, %fd370, %fd388;
	mov.f64 	%fd390, 0d3FF0000000000000;
	fma.rn.f64 	%fd391, %fd389, %fd370, %fd390;
	fma.rn.f64 	%fd392, %fd391, %fd370, %fd390;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd392;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r34}, %fd392;
	}
	shl.b32 	%r274, %r32, 20;
	add.s32 	%r275, %r34, %r274;
	mov.b64 	%fd795, {%r33, %r275};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r276}, %fd30;
	}
	mov.b32 	 %f12, %r276;
	abs.f32 	%f2, %f12;
	setp.lt.f32	%p50, %f2, 0f4086232B;
	@%p50 bra 	BB40_78;

	setp.lt.f64	%p51, %fd30, 0d0000000000000000;
	add.f64 	%fd393, %fd30, 0d7FF0000000000000;
	selp.f64	%fd795, 0d0000000000000000, %fd393, %p51;
	setp.geu.f32	%p52, %f2, 0f40874800;
	@%p52 bra 	BB40_78;

	shr.u32 	%r277, %r32, 31;
	add.s32 	%r278, %r32, %r277;
	shr.s32 	%r279, %r278, 1;
	shl.b32 	%r280, %r279, 20;
	add.s32 	%r281, %r280, %r34;
	mov.b64 	%fd394, {%r33, %r281};
	sub.s32 	%r282, %r32, %r279;
	shl.b32 	%r283, %r282, 20;
	add.s32 	%r284, %r283, 1072693248;
	mov.u32 	%r285, 0;
	mov.b64 	%fd395, {%r285, %r284};
	mul.f64 	%fd795, %fd394, %fd395;
	bra.uni 	BB40_78;

BB40_66:
	setp.gt.s32	%p84, %r44, -1;
	@%p84 bra 	BB40_69;

	cvt.rzi.f64.f64	%fd434, %fd54;
	setp.neu.f64	%p85, %fd434, %fd54;
	selp.f64	%fd793, 0dFFF8000000000000, %fd793, %p85;

BB40_69:
	mov.f64 	%fd61, %fd793;
	add.f64 	%fd62, %fd54, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r343}, %fd62;
	}
	and.b32  	%r344, %r343, 2146435072;
	setp.ne.s32	%p88, %r344, 2146435072;
	mov.f64 	%fd792, %fd61;
	@%p88 bra 	BB40_76;

	setp.gtu.f64	%p89, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd792, %fd62;
	@%p89 bra 	BB40_76;

	abs.f64 	%fd63, %fd54;
	setp.gtu.f64	%p90, %fd63, 0d7FF0000000000000;
	mov.f64 	%fd791, %fd62;
	mov.f64 	%fd792, %fd791;
	@%p90 bra 	BB40_76;

	setp.eq.f64	%p91, %fd63, 0d7FF0000000000000;
	@%p91 bra 	BB40_75;
	bra.uni 	BB40_73;

BB40_75:
	setp.eq.f64	%p93, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p94, %fd55, 0d3FF0000000000000;
	selp.b32	%r351, 2146435072, 0, %p94;
	xor.b32  	%r352, %r351, 2146435072;
	setp.lt.s32	%p95, %r43, 0;
	selp.b32	%r353, %r352, %r351, %p95;
	selp.b32	%r354, 1072693248, %r353, %p93;
	mov.u32 	%r355, 0;
	mov.b64 	%fd792, {%r355, %r354};
	bra.uni 	BB40_76;

BB40_42:
	setp.gt.s32	%p56, %r36, -1;
	@%p56 bra 	BB40_45;

	cvt.rzi.f64.f64	%fd396, %fd34;
	setp.neu.f64	%p57, %fd396, %fd34;
	selp.f64	%fd786, 0dFFF8000000000000, %fd786, %p57;

BB40_45:
	mov.f64 	%fd41, %fd786;
	add.f64 	%fd42, %fd34, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r295}, %fd42;
	}
	and.b32  	%r296, %r295, 2146435072;
	setp.ne.s32	%p60, %r296, 2146435072;
	mov.f64 	%fd785, %fd41;
	@%p60 bra 	BB40_52;

	setp.gtu.f64	%p61, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd785, %fd42;
	@%p61 bra 	BB40_52;

	abs.f64 	%fd43, %fd34;
	setp.gtu.f64	%p62, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd784, %fd42;
	mov.f64 	%fd785, %fd784;
	@%p62 bra 	BB40_52;

	setp.eq.f64	%p63, %fd43, 0d7FF0000000000000;
	@%p63 bra 	BB40_51;
	bra.uni 	BB40_49;

BB40_51:
	setp.eq.f64	%p65, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p66, %fd35, 0d3FF0000000000000;
	selp.b32	%r303, 2146435072, 0, %p66;
	xor.b32  	%r304, %r303, 2146435072;
	setp.lt.s32	%p67, %r35, 0;
	selp.b32	%r305, %r304, %r303, %p67;
	selp.b32	%r306, 1072693248, %r305, %p65;
	mov.u32 	%r307, 0;
	mov.b64 	%fd785, {%r307, %r306};
	bra.uni 	BB40_52;

BB40_73:
	setp.neu.f64	%p92, %fd55, 0d7FF0000000000000;
	mov.f64 	%fd792, %fd61;
	@%p92 bra 	BB40_76;

	shr.s32 	%r345, %r43, 31;
	and.b32  	%r346, %r345, -2146435072;
	add.s32 	%r347, %r346, 2146435072;
	or.b32  	%r348, %r347, -2147483648;
	selp.b32	%r349, %r348, %r347, %p3;
	mov.u32 	%r350, 0;
	mov.b64 	%fd792, {%r350, %r349};

BB40_76:
	setp.eq.f64	%p96, %fd54, 0d0000000000000000;
	setp.eq.f64	%p97, %fd2, 0d3FF0000000000000;
	or.pred  	%p98, %p97, %p96;
	selp.f64	%fd795, 0d3FF0000000000000, %fd792, %p98;
	bra.uni 	BB40_78;

BB40_49:
	setp.neu.f64	%p64, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd785, %fd41;
	@%p64 bra 	BB40_52;

	shr.s32 	%r297, %r35, 31;
	and.b32  	%r298, %r297, -2146435072;
	add.s32 	%r299, %r298, 2146435072;
	or.b32  	%r300, %r299, -2147483648;
	selp.b32	%r301, %r300, %r299, %p2;
	mov.u32 	%r302, 0;
	mov.b64 	%fd785, {%r302, %r301};

BB40_52:
	setp.eq.f64	%p68, %fd34, 0d0000000000000000;
	setp.eq.f64	%p69, %fd2, 0d3FF0000000000000;
	or.pred  	%p70, %p69, %p68;
	selp.f64	%fd795, 0d3FF0000000000000, %fd785, %p70;

BB40_78:
	mov.u32 	%r751, %r201;
	mov.u32 	%r750, %r200;
	mov.u32 	%r749, %r203;
	mov.u32 	%r748, %r202;
	rcp.rn.f64 	%fd435, %fd795;
	mul.f64 	%fd771, %fd771, %fd435;
	fma.rn.f64 	%fd796, %fd780, %fd771, %fd796;
	mov.u16 	%rs24, 0;

BB40_79:
	add.s32 	%r747, %r747, 1;
	setp.lt.s32	%p99, %r747, %r189;
	@%p99 bra 	BB40_2;

BB40_80:
	mov.f64 	%fd815, 0d0000000000000000;
	mov.f64 	%fd814, %fd815;
	@%p11 bra 	BB40_144;

	mov.u32 	%r357, 30;
	sub.s32 	%r50, %r357, %r182;
	div.rn.f64 	%fd440, %fd313, %fd314;
	add.f64 	%fd75, %fd440, 0d3FF0000000000000;
	div.rn.f64 	%fd441, %fd303, %fd311;
	add.f64 	%fd76, %fd441, 0d3FF0000000000000;
	rcp.rn.f64 	%fd77, %fd311;
	mov.f64 	%fd815, 0d0000000000000000;
	mov.f64 	%fd814, %fd815;
	mov.u32 	%r755, 0;

BB40_82:
	mul.wide.s32 	%rd24, %r755, 56;
	add.s64 	%rd25, %rd18, %rd24;
	add.s64 	%rd6, %rd25, 12;
	ld.u32 	%r358, [%rd25+12];
	setp.gt.s32	%p101, %r180, %r358;
	@%p101 bra 	BB40_143;

	setp.eq.s32	%p102, %r175, 0;
	ld.v2.u32 	{%r359, %r360}, [%rd6+-4];
	ld.v2.u32 	{%r361, %r362}, [%rd6+-12];
	@%p102 bra 	BB40_85;
	bra.uni 	BB40_84;

BB40_85:
	setp.lt.s32	%p103, %r182, 30;
	setp.eq.s32	%p104, %r362, 31;
	and.pred  	%p105, %p104, %p103;
	selp.b32	%r363, 1, %r362, %p105;
	selp.u32	%r364, 1, 0, %p105;
	sub.s32 	%r365, %r359, %r183;
	sub.s32 	%r366, %r361, %r181;
	add.s32 	%r367, %r366, %r364;
	mul.lo.s32 	%r368, %r367, 30;
	min.s32 	%r370, %r357, %r363;
	mad.lo.s32 	%r371, %r365, 360, %r368;
	mov.u32 	%r372, 0;
	max.s32 	%r373, %r372, %r50;
	add.s32 	%r374, %r371, %r373;
	add.s32 	%r375, %r374, %r370;
	add.s32 	%r756, %r375, -30;
	bra.uni 	BB40_86;

BB40_84:
	sub.s32 	%r756, %r360, %r184;

BB40_86:
	cvt.rn.f64.s32	%fd442, %r756;
	div.rn.f64 	%fd80, %fd442, 0d4076800000000000;
	ld.f64 	%fd805, [%rd6+36];
	setp.neu.f64	%p106, %fd805, 0dBFF0000000000000;
	@%p106 bra 	BB40_112;

	setp.eq.s32	%p107, %r188, 0;
	ld.v2.u32 	{%r376, %r377}, [%rd6+12];
	ld.v2.u32 	{%r378, %r379}, [%rd6+4];
	ld.v2.u32 	{%r380, %r381}, [%rd6+28];
	ld.v2.u32 	{%r382, %r383}, [%rd6+20];
	@%p107 bra 	BB40_89;
	bra.uni 	BB40_88;

BB40_89:
	setp.lt.s32	%p108, %r379, 30;
	setp.eq.s32	%p109, %r383, 31;
	and.pred  	%p110, %p109, %p108;
	selp.b32	%r384, 1, %r383, %p110;
	selp.u32	%r385, 1, 0, %p110;
	sub.s32 	%r386, %r380, %r376;
	sub.s32 	%r387, %r382, %r378;
	add.s32 	%r388, %r387, %r385;
	mul.lo.s32 	%r389, %r388, 30;
	sub.s32 	%r391, %r357, %r379;
	mov.u32 	%r392, 0;
	max.s32 	%r393, %r392, %r391;
	min.s32 	%r394, %r357, %r384;
	mad.lo.s32 	%r395, %r386, 360, %r389;
	add.s32 	%r396, %r395, %r393;
	add.s32 	%r397, %r396, %r394;
	add.s32 	%r757, %r397, -30;
	bra.uni 	BB40_90;

BB40_88:
	sub.s32 	%r757, %r381, %r377;

BB40_90:
	cvt.rn.f64.s32	%fd443, %r757;
	div.rn.f64 	%fd82, %fd443, 0d4076800000000000;
	setp.eq.s32	%p111, %r2, 0;
	@%p111 bra 	BB40_110;
	bra.uni 	BB40_91;

BB40_110:
	fma.rn.f64 	%fd804, %fd313, %fd82, 0d3FF0000000000000;
	bra.uni 	BB40_111;

BB40_91:
	setp.eq.s32	%p112, %r2, 1;
	@%p112 bra 	BB40_96;
	bra.uni 	BB40_92;

BB40_96:
	mul.f64 	%fd87, %fd314, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r74}, %fd87;
	}
	bfe.u32 	%r410, %r74, 20, 11;
	add.s32 	%r411, %r410, -1012;
	mov.b64 	 %rd26, %fd87;
	shl.b64 	%rd7, %rd26, %r411;
	setp.eq.s64	%p117, %rd7, -9223372036854775808;
	abs.f64 	%fd88, %fd75;
	// Callseq Start 145
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd88;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd87;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd803, [retval0+0];
	
	//{
	}// Callseq End 145
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r75}, %fd75;
	}
	setp.lt.s32	%p118, %r75, 0;
	and.pred  	%p4, %p118, %p117;
	@!%p4 bra 	BB40_98;
	bra.uni 	BB40_97;

BB40_97:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r412}, %fd803;
	}
	xor.b32  	%r413, %r412, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r414, %temp}, %fd803;
	}
	mov.b64 	%fd803, {%r414, %r413};

BB40_98:
	mov.f64 	%fd802, %fd803;
	setp.eq.f64	%p119, %fd75, 0d0000000000000000;
	@%p119 bra 	BB40_101;
	bra.uni 	BB40_99;

BB40_101:
	selp.b32	%r415, %r75, 0, %p117;
	or.b32  	%r416, %r415, 2146435072;
	setp.lt.s32	%p123, %r74, 0;
	selp.b32	%r417, %r416, %r415, %p123;
	mov.u32 	%r418, 0;
	mov.b64 	%fd802, {%r418, %r417};
	bra.uni 	BB40_102;

BB40_92:
	mov.f64 	%fd804, 0d0000000000000000;
	setp.ne.s32	%p113, %r2, 2;
	@%p113 bra 	BB40_111;

	mul.f64 	%fd83, %fd313, %fd82;
	mov.f64 	%fd445, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd446, %fd83, %fd445;
	mov.f64 	%fd447, 0d4338000000000000;
	add.rn.f64 	%fd448, %fd446, %fd447;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r71, %temp}, %fd448;
	}
	mov.f64 	%fd449, 0dC338000000000000;
	add.rn.f64 	%fd450, %fd448, %fd449;
	mov.f64 	%fd451, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd452, %fd450, %fd451, %fd83;
	mov.f64 	%fd453, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd454, %fd450, %fd453, %fd452;
	mov.f64 	%fd455, 0d3E928AF3FCA213EA;
	mov.f64 	%fd456, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd457, %fd456, %fd454, %fd455;
	mov.f64 	%fd458, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd459, %fd457, %fd454, %fd458;
	mov.f64 	%fd460, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd461, %fd459, %fd454, %fd460;
	mov.f64 	%fd462, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd463, %fd461, %fd454, %fd462;
	mov.f64 	%fd464, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd465, %fd463, %fd454, %fd464;
	mov.f64 	%fd466, 0d3F81111111122322;
	fma.rn.f64 	%fd467, %fd465, %fd454, %fd466;
	mov.f64 	%fd468, 0d3FA55555555502A1;
	fma.rn.f64 	%fd469, %fd467, %fd454, %fd468;
	mov.f64 	%fd470, 0d3FC5555555555511;
	fma.rn.f64 	%fd471, %fd469, %fd454, %fd470;
	mov.f64 	%fd472, 0d3FE000000000000B;
	fma.rn.f64 	%fd473, %fd471, %fd454, %fd472;
	mov.f64 	%fd474, 0d3FF0000000000000;
	fma.rn.f64 	%fd475, %fd473, %fd454, %fd474;
	fma.rn.f64 	%fd476, %fd475, %fd454, %fd474;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r72, %temp}, %fd476;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r73}, %fd476;
	}
	shl.b32 	%r398, %r71, 20;
	add.s32 	%r399, %r73, %r398;
	mov.b64 	%fd804, {%r72, %r399};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r400}, %fd83;
	}
	mov.b32 	 %f14, %r400;
	abs.f32 	%f4, %f14;
	setp.lt.f32	%p114, %f4, 0f4086232B;
	@%p114 bra 	BB40_111;

	setp.lt.f64	%p115, %fd83, 0d0000000000000000;
	add.f64 	%fd477, %fd83, 0d7FF0000000000000;
	selp.f64	%fd804, 0d0000000000000000, %fd477, %p115;
	setp.geu.f32	%p116, %f4, 0f40874800;
	@%p116 bra 	BB40_111;

	shr.u32 	%r401, %r71, 31;
	add.s32 	%r402, %r71, %r401;
	shr.s32 	%r403, %r402, 1;
	shl.b32 	%r404, %r403, 20;
	add.s32 	%r405, %r404, %r73;
	mov.b64 	%fd478, {%r72, %r405};
	sub.s32 	%r406, %r71, %r403;
	shl.b32 	%r407, %r406, 20;
	add.s32 	%r408, %r407, 1072693248;
	mov.u32 	%r409, 0;
	mov.b64 	%fd479, {%r409, %r408};
	mul.f64 	%fd804, %fd478, %fd479;
	bra.uni 	BB40_111;

BB40_99:
	setp.gt.s32	%p120, %r75, -1;
	@%p120 bra 	BB40_102;

	cvt.rzi.f64.f64	%fd480, %fd87;
	setp.neu.f64	%p121, %fd480, %fd87;
	selp.f64	%fd802, 0dFFF8000000000000, %fd802, %p121;

BB40_102:
	mov.f64 	%fd94, %fd802;
	add.f64 	%fd95, %fd87, %fd75;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r419}, %fd95;
	}
	and.b32  	%r420, %r419, 2146435072;
	setp.ne.s32	%p124, %r420, 2146435072;
	mov.f64 	%fd801, %fd94;
	@%p124 bra 	BB40_109;

	setp.gtu.f64	%p125, %fd88, 0d7FF0000000000000;
	mov.f64 	%fd801, %fd95;
	@%p125 bra 	BB40_109;

	abs.f64 	%fd96, %fd87;
	setp.gtu.f64	%p126, %fd96, 0d7FF0000000000000;
	mov.f64 	%fd800, %fd95;
	mov.f64 	%fd801, %fd800;
	@%p126 bra 	BB40_109;

	setp.eq.f64	%p127, %fd96, 0d7FF0000000000000;
	@%p127 bra 	BB40_108;
	bra.uni 	BB40_106;

BB40_108:
	setp.eq.f64	%p129, %fd75, 0dBFF0000000000000;
	setp.gt.f64	%p130, %fd88, 0d3FF0000000000000;
	selp.b32	%r427, 2146435072, 0, %p130;
	xor.b32  	%r428, %r427, 2146435072;
	setp.lt.s32	%p131, %r74, 0;
	selp.b32	%r429, %r428, %r427, %p131;
	selp.b32	%r430, 1072693248, %r429, %p129;
	mov.u32 	%r431, 0;
	mov.b64 	%fd801, {%r431, %r430};
	bra.uni 	BB40_109;

BB40_106:
	setp.neu.f64	%p128, %fd88, 0d7FF0000000000000;
	mov.f64 	%fd801, %fd94;
	@%p128 bra 	BB40_109;

	shr.s32 	%r421, %r74, 31;
	and.b32  	%r422, %r421, -2146435072;
	add.s32 	%r423, %r422, 2146435072;
	or.b32  	%r424, %r423, -2147483648;
	selp.b32	%r425, %r424, %r423, %p4;
	mov.u32 	%r426, 0;
	mov.b64 	%fd801, {%r426, %r425};

BB40_109:
	setp.eq.f64	%p132, %fd87, 0d0000000000000000;
	setp.eq.f64	%p133, %fd75, 0d3FF0000000000000;
	or.pred  	%p134, %p133, %p132;
	selp.f64	%fd804, 0d3FF0000000000000, %fd801, %p134;

BB40_111:
	add.f64 	%fd481, %fd804, 0dBFF0000000000000;
	mul.f64 	%fd805, %fd481, 0d4059000000000000;

BB40_112:
	setp.eq.s32	%p135, %r1, 0;
	@%p135 bra 	BB40_132;
	bra.uni 	BB40_113;

BB40_132:
	fma.rn.f64 	%fd813, %fd303, %fd80, 0d3FF0000000000000;
	bra.uni 	BB40_133;

BB40_113:
	setp.eq.s32	%p136, %r1, 1;
	@%p136 bra 	BB40_118;
	bra.uni 	BB40_114;

BB40_118:
	mul.f64 	%fd109, %fd311, %fd80;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r79}, %fd109;
	}
	bfe.u32 	%r444, %r79, 20, 11;
	add.s32 	%r445, %r444, -1012;
	mov.b64 	 %rd27, %fd109;
	shl.b64 	%rd8, %rd27, %r445;
	setp.eq.s64	%p141, %rd8, -9223372036854775808;
	abs.f64 	%fd110, %fd76;
	// Callseq Start 146
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd110;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd109;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd812, [retval0+0];
	
	//{
	}// Callseq End 146
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd76;
	}
	setp.lt.s32	%p142, %r80, 0;
	and.pred  	%p5, %p142, %p141;
	@!%p5 bra 	BB40_120;
	bra.uni 	BB40_119;

BB40_119:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r446}, %fd812;
	}
	xor.b32  	%r447, %r446, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r448, %temp}, %fd812;
	}
	mov.b64 	%fd812, {%r448, %r447};

BB40_120:
	mov.f64 	%fd811, %fd812;
	setp.eq.f64	%p143, %fd76, 0d0000000000000000;
	@%p143 bra 	BB40_123;
	bra.uni 	BB40_121;

BB40_123:
	selp.b32	%r449, %r80, 0, %p141;
	or.b32  	%r450, %r449, 2146435072;
	setp.lt.s32	%p147, %r79, 0;
	selp.b32	%r451, %r450, %r449, %p147;
	mov.u32 	%r452, 0;
	mov.b64 	%fd811, {%r452, %r451};
	bra.uni 	BB40_124;

BB40_114:
	mov.f64 	%fd813, 0d0000000000000000;
	setp.ne.s32	%p137, %r1, 2;
	@%p137 bra 	BB40_133;

	mul.f64 	%fd105, %fd303, %fd80;
	mov.f64 	%fd483, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd484, %fd105, %fd483;
	mov.f64 	%fd485, 0d4338000000000000;
	add.rn.f64 	%fd486, %fd484, %fd485;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r76, %temp}, %fd486;
	}
	mov.f64 	%fd487, 0dC338000000000000;
	add.rn.f64 	%fd488, %fd486, %fd487;
	mov.f64 	%fd489, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd490, %fd488, %fd489, %fd105;
	mov.f64 	%fd491, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd492, %fd488, %fd491, %fd490;
	mov.f64 	%fd493, 0d3E928AF3FCA213EA;
	mov.f64 	%fd494, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd495, %fd494, %fd492, %fd493;
	mov.f64 	%fd496, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd497, %fd495, %fd492, %fd496;
	mov.f64 	%fd498, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd499, %fd497, %fd492, %fd498;
	mov.f64 	%fd500, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd501, %fd499, %fd492, %fd500;
	mov.f64 	%fd502, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd503, %fd501, %fd492, %fd502;
	mov.f64 	%fd504, 0d3F81111111122322;
	fma.rn.f64 	%fd505, %fd503, %fd492, %fd504;
	mov.f64 	%fd506, 0d3FA55555555502A1;
	fma.rn.f64 	%fd507, %fd505, %fd492, %fd506;
	mov.f64 	%fd508, 0d3FC5555555555511;
	fma.rn.f64 	%fd509, %fd507, %fd492, %fd508;
	mov.f64 	%fd510, 0d3FE000000000000B;
	fma.rn.f64 	%fd511, %fd509, %fd492, %fd510;
	mov.f64 	%fd512, 0d3FF0000000000000;
	fma.rn.f64 	%fd513, %fd511, %fd492, %fd512;
	fma.rn.f64 	%fd514, %fd513, %fd492, %fd512;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r77, %temp}, %fd514;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r78}, %fd514;
	}
	shl.b32 	%r432, %r76, 20;
	add.s32 	%r433, %r78, %r432;
	mov.b64 	%fd813, {%r77, %r433};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r434}, %fd105;
	}
	mov.b32 	 %f15, %r434;
	abs.f32 	%f5, %f15;
	setp.lt.f32	%p138, %f5, 0f4086232B;
	@%p138 bra 	BB40_133;

	setp.lt.f64	%p139, %fd105, 0d0000000000000000;
	add.f64 	%fd515, %fd105, 0d7FF0000000000000;
	selp.f64	%fd813, 0d0000000000000000, %fd515, %p139;
	setp.geu.f32	%p140, %f5, 0f40874800;
	@%p140 bra 	BB40_133;

	shr.u32 	%r435, %r76, 31;
	add.s32 	%r436, %r76, %r435;
	shr.s32 	%r437, %r436, 1;
	shl.b32 	%r438, %r437, 20;
	add.s32 	%r439, %r438, %r78;
	mov.b64 	%fd516, {%r77, %r439};
	sub.s32 	%r440, %r76, %r437;
	shl.b32 	%r441, %r440, 20;
	add.s32 	%r442, %r441, 1072693248;
	mov.u32 	%r443, 0;
	mov.b64 	%fd517, {%r443, %r442};
	mul.f64 	%fd813, %fd516, %fd517;
	bra.uni 	BB40_133;

BB40_121:
	setp.gt.s32	%p144, %r80, -1;
	@%p144 bra 	BB40_124;

	cvt.rzi.f64.f64	%fd518, %fd109;
	setp.neu.f64	%p145, %fd518, %fd109;
	selp.f64	%fd811, 0dFFF8000000000000, %fd811, %p145;

BB40_124:
	mov.f64 	%fd116, %fd811;
	add.f64 	%fd117, %fd109, %fd76;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r453}, %fd117;
	}
	and.b32  	%r454, %r453, 2146435072;
	setp.ne.s32	%p148, %r454, 2146435072;
	mov.f64 	%fd810, %fd116;
	@%p148 bra 	BB40_131;

	setp.gtu.f64	%p149, %fd110, 0d7FF0000000000000;
	mov.f64 	%fd810, %fd117;
	@%p149 bra 	BB40_131;

	abs.f64 	%fd118, %fd109;
	setp.gtu.f64	%p150, %fd118, 0d7FF0000000000000;
	mov.f64 	%fd809, %fd117;
	mov.f64 	%fd810, %fd809;
	@%p150 bra 	BB40_131;

	setp.eq.f64	%p151, %fd118, 0d7FF0000000000000;
	@%p151 bra 	BB40_130;
	bra.uni 	BB40_128;

BB40_130:
	setp.eq.f64	%p153, %fd76, 0dBFF0000000000000;
	setp.gt.f64	%p154, %fd110, 0d3FF0000000000000;
	selp.b32	%r461, 2146435072, 0, %p154;
	xor.b32  	%r462, %r461, 2146435072;
	setp.lt.s32	%p155, %r79, 0;
	selp.b32	%r463, %r462, %r461, %p155;
	selp.b32	%r464, 1072693248, %r463, %p153;
	mov.u32 	%r465, 0;
	mov.b64 	%fd810, {%r465, %r464};
	bra.uni 	BB40_131;

BB40_128:
	setp.neu.f64	%p152, %fd110, 0d7FF0000000000000;
	mov.f64 	%fd810, %fd116;
	@%p152 bra 	BB40_131;

	shr.s32 	%r455, %r79, 31;
	and.b32  	%r456, %r455, -2146435072;
	add.s32 	%r457, %r456, 2146435072;
	or.b32  	%r458, %r457, -2147483648;
	selp.b32	%r459, %r458, %r457, %p5;
	mov.u32 	%r460, 0;
	mov.b64 	%fd810, {%r460, %r459};

BB40_131:
	setp.eq.f64	%p156, %fd109, 0d0000000000000000;
	setp.eq.f64	%p157, %fd76, 0d3FF0000000000000;
	or.pred  	%p158, %p157, %p156;
	selp.f64	%fd813, 0d3FF0000000000000, %fd810, %p158;

BB40_133:
	rcp.rn.f64 	%fd125, %fd813;
	mul.f64 	%fd126, %fd805, %fd125;
	add.f64 	%fd815, %fd815, %fd126;
	@%p135 bra 	BB40_142;
	bra.uni 	BB40_134;

BB40_142:
	mul.f64 	%fd526, %fd125, %fd126;
	mul.f64 	%fd527, %fd80, %fd526;
	sub.f64 	%fd814, %fd814, %fd527;
	bra.uni 	BB40_143;

BB40_134:
	setp.eq.s32	%p160, %r1, 1;
	@%p160 bra 	BB40_141;
	bra.uni 	BB40_135;

BB40_141:
	mul.f64 	%fd523, %fd80, %fd805;
	mul.f64 	%fd524, %fd523, %fd125;
	div.rn.f64 	%fd525, %fd524, %fd76;
	sub.f64 	%fd814, %fd814, %fd525;
	bra.uni 	BB40_143;

BB40_135:
	setp.eq.s32	%p161, %r1, 2;
	@%p161 bra 	BB40_140;
	bra.uni 	BB40_136;

BB40_140:
	mul.f64 	%fd522, %fd80, %fd126;
	sub.f64 	%fd814, %fd814, %fd522;
	bra.uni 	BB40_143;

BB40_136:
	setp.ne.s32	%p162, %r1, 3;
	@%p162 bra 	BB40_143;

	setp.gtu.f64	%p163, %fd80, %fd77;
	@%p163 bra 	BB40_139;
	bra.uni 	BB40_138;

BB40_139:
	mul.f64 	%fd520, %fd80, %fd805;
	mul.f64 	%fd521, %fd520, %fd125;
	div.rn.f64 	%fd129, %fd521, %fd76;
	sub.f64 	%fd814, %fd814, %fd129;
	bra.uni 	BB40_143;

BB40_138:
	mul.f64 	%fd519, %fd125, %fd126;
	mul.f64 	%fd128, %fd80, %fd519;
	sub.f64 	%fd814, %fd814, %fd128;

BB40_143:
	add.s32 	%r755, %r755, 1;
	setp.lt.s32	%p164, %r755, %r189;
	@%p164 bra 	BB40_82;

BB40_144:
	mov.f64 	%fd837, 0d0000000000000000;
	setp.eq.f64	%p165, %fd815, 0d0000000000000000;
	@%p165 bra 	BB40_146;

	neg.f64 	%fd529, %fd814;
	div.rn.f64 	%fd837, %fd529, %fd815;

BB40_146:
	mov.f64 	%fd835, %fd837;
	ld.param.u32 	%r745, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+44];
	mov.f64 	%fd888, %fd303;
	setp.ge.s32	%p166, %r745, %r173;
	@%p166 bra 	BB40_300;

	ld.param.f64 	%fd769, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+16];
	ld.param.f64 	%fd768, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+8];
	ld.param.f64 	%fd767, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+24];
	ld.param.u32 	%r746, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_0+44];
	sub.f64 	%fd844, %fd310, %fd796;
	mov.u32 	%r470, 30;
	sub.s32 	%r82, %r470, %r182;
	div.rn.f64 	%fd530, %fd313, %fd314;
	add.f64 	%fd143, %fd530, 0d3FF0000000000000;
	rcp.rn.f64 	%fd144, %fd311;
	mov.f64 	%fd888, %fd303;
	mov.u32 	%r758, %r746;
	setp.lt.f64	%p167, %fd767, 0d0000000000000000;
	selp.f64	%fd816, %fd768, %fd769, %p167;
	selp.f64	%fd817, %fd769, %fd768, %p167;
	sub.f64 	%fd821, %fd769, %fd768;
	mov.f64 	%fd822, %fd821;

BB40_148:
	mov.u32 	%r798, %r799;
	mov.u32 	%r788, %r789;
	mov.u32 	%r778, %r779;
	mov.u32 	%r768, %r769;
	mov.f64 	%fd151, %fd821;
	mov.f64 	%fd821, %fd822;
	add.s32 	%r758, %r758, 1;
	sub.f64 	%fd531, %fd888, %fd817;
	mul.f64 	%fd532, %fd835, %fd531;
	sub.f64 	%fd533, %fd532, %fd844;
	sub.f64 	%fd534, %fd888, %fd816;
	mul.f64 	%fd535, %fd835, %fd534;
	sub.f64 	%fd536, %fd535, %fd844;
	mul.f64 	%fd537, %fd533, %fd536;
	setp.gt.f64	%p168, %fd537, 0d0000000000000000;
	@%p168 bra 	BB40_151;

	add.f64 	%fd538, %fd844, %fd844;
	abs.f64 	%fd539, %fd538;
	mul.f64 	%fd540, %fd835, %fd151;
	abs.f64 	%fd541, %fd540;
	setp.gt.f64	%p169, %fd539, %fd541;
	@%p169 bra 	BB40_151;
	bra.uni 	BB40_150;

BB40_151:
	sub.f64 	%fd542, %fd817, %fd816;
	mul.f64 	%fd823, %fd542, 0d3FE0000000000000;
	add.f64 	%fd888, %fd816, %fd823;
	bra.uni 	BB40_152;

BB40_150:
	div.rn.f64 	%fd823, %fd844, %fd835;
	sub.f64 	%fd888, %fd888, %fd823;

BB40_152:
	mov.f64 	%fd822, %fd823;
	ld.param.f64 	%fd770, [_Z12solveImplGpu12solverStruct15irrFinderStructd15cashFlowsStructi_param_2];
	abs.f64 	%fd543, %fd822;
	setp.lt.f64	%p170, %fd543, %fd770;
	@%p170 bra 	BB40_300;

	mov.f64 	%fd544, 0d0000000000000000;
	mov.f64 	%fd841, %fd544;
	@%p11 bra 	BB40_233;

	div.rn.f64 	%fd547, %fd888, %fd311;
	add.f64 	%fd162, %fd547, 0d3FF0000000000000;
	mov.f64 	%fd842, 0d0000000000000000;
	mov.f64 	%fd845, 0d3FF0000000000000;
	mov.u16 	%rs25, 1;
	mov.u32 	%r759, 0;
	mov.u32 	%r766, %r768;
	mov.u32 	%r776, %r778;
	mov.u32 	%r786, %r788;
	mov.u32 	%r796, %r798;

BB40_155:
	mov.u32 	%r790, %r796;
	mov.u32 	%r95, %r790;
	mov.u32 	%r780, %r786;
	mov.u32 	%r94, %r780;
	mov.u32 	%r770, %r776;
	mov.u32 	%r93, %r770;
	mov.u32 	%r760, %r766;
	mov.u32 	%r92, %r760;
	mov.f64 	%fd832, %fd842;
	mov.f64 	%fd843, %fd832;
	mul.wide.s32 	%rd28, %r759, 56;
	add.s64 	%rd29, %rd18, %rd28;
	add.s64 	%rd10, %rd29, 12;
	ld.u32 	%r476, [%rd29+12];
	setp.gt.s32	%p172, %r180, %r476;
	mov.u32 	%r767, %r92;
	mov.u32 	%r777, %r93;
	mov.u32 	%r787, %r94;
	mov.u32 	%r797, %r95;
	@%p172 bra 	BB40_232;

	ld.v2.u32 	{%r477, %r478}, [%rd10+-4];
	mov.u32 	%r99, %r478;
	mov.u32 	%r98, %r477;
	ld.v2.u32 	{%r479, %r480}, [%rd10+-12];
	mov.u32 	%r97, %r480;
	mov.u32 	%r96, %r479;
	ld.f64 	%fd854, [%rd10+36];
	setp.neu.f64	%p173, %fd854, 0dBFF0000000000000;
	@%p173 bra 	BB40_182;

	setp.eq.s32	%p174, %r188, 0;
	ld.v2.u32 	{%r481, %r482}, [%rd10+12];
	ld.v2.u32 	{%r483, %r484}, [%rd10+4];
	ld.v2.u32 	{%r485, %r486}, [%rd10+28];
	ld.v2.u32 	{%r487, %r488}, [%rd10+20];
	@%p174 bra 	BB40_159;
	bra.uni 	BB40_158;

BB40_159:
	setp.lt.s32	%p175, %r484, 30;
	setp.eq.s32	%p176, %r488, 31;
	and.pred  	%p177, %p176, %p175;
	selp.b32	%r489, 1, %r488, %p177;
	selp.u32	%r490, 1, 0, %p177;
	sub.s32 	%r491, %r485, %r481;
	sub.s32 	%r492, %r487, %r483;
	add.s32 	%r493, %r492, %r490;
	mul.lo.s32 	%r494, %r493, 30;
	sub.s32 	%r496, %r470, %r484;
	mov.u32 	%r497, 0;
	max.s32 	%r498, %r497, %r496;
	min.s32 	%r499, %r470, %r489;
	mad.lo.s32 	%r500, %r491, 360, %r494;
	add.s32 	%r501, %r500, %r498;
	add.s32 	%r502, %r501, %r499;
	add.s32 	%r800, %r502, -30;
	bra.uni 	BB40_160;

BB40_158:
	sub.s32 	%r800, %r486, %r482;

BB40_160:
	cvt.rn.f64.s32	%fd548, %r800;
	div.rn.f64 	%fd166, %fd548, 0d4076800000000000;
	setp.eq.s32	%p178, %r2, 0;
	@%p178 bra 	BB40_180;
	bra.uni 	BB40_161;

BB40_180:
	fma.rn.f64 	%fd853, %fd313, %fd166, 0d3FF0000000000000;
	bra.uni 	BB40_181;

BB40_161:
	setp.eq.s32	%p179, %r2, 1;
	@%p179 bra 	BB40_166;
	bra.uni 	BB40_162;

BB40_166:
	mul.f64 	%fd171, %fd314, %fd166;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r114}, %fd171;
	}
	bfe.u32 	%r515, %r114, 20, 11;
	add.s32 	%r516, %r515, -1012;
	mov.b64 	 %rd30, %fd171;
	shl.b64 	%rd11, %rd30, %r516;
	setp.eq.s64	%p184, %rd11, -9223372036854775808;
	abs.f64 	%fd172, %fd143;
	// Callseq Start 147
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd172;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd171;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd852, [retval0+0];
	
	//{
	}// Callseq End 147
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd143;
	}
	setp.lt.s32	%p185, %r115, 0;
	and.pred  	%p6, %p185, %p184;
	@!%p6 bra 	BB40_168;
	bra.uni 	BB40_167;

BB40_167:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r517}, %fd852;
	}
	xor.b32  	%r518, %r517, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r519, %temp}, %fd852;
	}
	mov.b64 	%fd852, {%r519, %r518};

BB40_168:
	mov.f64 	%fd851, %fd852;
	setp.eq.f64	%p186, %fd143, 0d0000000000000000;
	@%p186 bra 	BB40_171;
	bra.uni 	BB40_169;

BB40_171:
	selp.b32	%r520, %r115, 0, %p184;
	or.b32  	%r521, %r520, 2146435072;
	setp.lt.s32	%p190, %r114, 0;
	selp.b32	%r522, %r521, %r520, %p190;
	mov.u32 	%r523, 0;
	mov.b64 	%fd851, {%r523, %r522};
	bra.uni 	BB40_172;

BB40_162:
	mov.f64 	%fd853, 0d0000000000000000;
	setp.ne.s32	%p180, %r2, 2;
	@%p180 bra 	BB40_181;

	mul.f64 	%fd167, %fd313, %fd166;
	mov.f64 	%fd550, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd551, %fd167, %fd550;
	mov.f64 	%fd552, 0d4338000000000000;
	add.rn.f64 	%fd553, %fd551, %fd552;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r111, %temp}, %fd553;
	}
	mov.f64 	%fd554, 0dC338000000000000;
	add.rn.f64 	%fd555, %fd553, %fd554;
	mov.f64 	%fd556, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd557, %fd555, %fd556, %fd167;
	mov.f64 	%fd558, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd559, %fd555, %fd558, %fd557;
	mov.f64 	%fd560, 0d3E928AF3FCA213EA;
	mov.f64 	%fd561, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd562, %fd561, %fd559, %fd560;
	mov.f64 	%fd563, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd564, %fd562, %fd559, %fd563;
	mov.f64 	%fd565, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd566, %fd564, %fd559, %fd565;
	mov.f64 	%fd567, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd568, %fd566, %fd559, %fd567;
	mov.f64 	%fd569, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd570, %fd568, %fd559, %fd569;
	mov.f64 	%fd571, 0d3F81111111122322;
	fma.rn.f64 	%fd572, %fd570, %fd559, %fd571;
	mov.f64 	%fd573, 0d3FA55555555502A1;
	fma.rn.f64 	%fd574, %fd572, %fd559, %fd573;
	mov.f64 	%fd575, 0d3FC5555555555511;
	fma.rn.f64 	%fd576, %fd574, %fd559, %fd575;
	mov.f64 	%fd577, 0d3FE000000000000B;
	fma.rn.f64 	%fd578, %fd576, %fd559, %fd577;
	mov.f64 	%fd579, 0d3FF0000000000000;
	fma.rn.f64 	%fd580, %fd578, %fd559, %fd579;
	fma.rn.f64 	%fd581, %fd580, %fd559, %fd579;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r112, %temp}, %fd581;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r113}, %fd581;
	}
	shl.b32 	%r503, %r111, 20;
	add.s32 	%r504, %r113, %r503;
	mov.b64 	%fd853, {%r112, %r504};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r505}, %fd167;
	}
	mov.b32 	 %f16, %r505;
	abs.f32 	%f6, %f16;
	setp.lt.f32	%p181, %f6, 0f4086232B;
	@%p181 bra 	BB40_181;

	setp.lt.f64	%p182, %fd167, 0d0000000000000000;
	add.f64 	%fd582, %fd167, 0d7FF0000000000000;
	selp.f64	%fd853, 0d0000000000000000, %fd582, %p182;
	setp.geu.f32	%p183, %f6, 0f40874800;
	@%p183 bra 	BB40_181;

	shr.u32 	%r506, %r111, 31;
	add.s32 	%r507, %r111, %r506;
	shr.s32 	%r508, %r507, 1;
	shl.b32 	%r509, %r508, 20;
	add.s32 	%r510, %r509, %r113;
	mov.b64 	%fd583, {%r112, %r510};
	sub.s32 	%r511, %r111, %r508;
	shl.b32 	%r512, %r511, 20;
	add.s32 	%r513, %r512, 1072693248;
	mov.u32 	%r514, 0;
	mov.b64 	%fd584, {%r514, %r513};
	mul.f64 	%fd853, %fd583, %fd584;
	bra.uni 	BB40_181;

BB40_169:
	setp.gt.s32	%p187, %r115, -1;
	@%p187 bra 	BB40_172;

	cvt.rzi.f64.f64	%fd585, %fd171;
	setp.neu.f64	%p188, %fd585, %fd171;
	selp.f64	%fd851, 0dFFF8000000000000, %fd851, %p188;

BB40_172:
	mov.f64 	%fd178, %fd851;
	add.f64 	%fd179, %fd171, %fd143;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r524}, %fd179;
	}
	and.b32  	%r525, %r524, 2146435072;
	setp.ne.s32	%p191, %r525, 2146435072;
	mov.f64 	%fd850, %fd178;
	@%p191 bra 	BB40_179;

	setp.gtu.f64	%p192, %fd172, 0d7FF0000000000000;
	mov.f64 	%fd850, %fd179;
	@%p192 bra 	BB40_179;

	abs.f64 	%fd180, %fd171;
	setp.gtu.f64	%p193, %fd180, 0d7FF0000000000000;
	mov.f64 	%fd849, %fd179;
	mov.f64 	%fd850, %fd849;
	@%p193 bra 	BB40_179;

	setp.eq.f64	%p194, %fd180, 0d7FF0000000000000;
	@%p194 bra 	BB40_178;
	bra.uni 	BB40_176;

BB40_178:
	setp.eq.f64	%p196, %fd143, 0dBFF0000000000000;
	setp.gt.f64	%p197, %fd172, 0d3FF0000000000000;
	selp.b32	%r532, 2146435072, 0, %p197;
	xor.b32  	%r533, %r532, 2146435072;
	setp.lt.s32	%p198, %r114, 0;
	selp.b32	%r534, %r533, %r532, %p198;
	selp.b32	%r535, 1072693248, %r534, %p196;
	mov.u32 	%r536, 0;
	mov.b64 	%fd850, {%r536, %r535};
	bra.uni 	BB40_179;

BB40_176:
	setp.neu.f64	%p195, %fd172, 0d7FF0000000000000;
	mov.f64 	%fd850, %fd178;
	@%p195 bra 	BB40_179;

	shr.s32 	%r526, %r114, 31;
	and.b32  	%r527, %r526, -2146435072;
	add.s32 	%r528, %r527, 2146435072;
	or.b32  	%r529, %r528, -2147483648;
	selp.b32	%r530, %r529, %r528, %p6;
	mov.u32 	%r531, 0;
	mov.b64 	%fd850, {%r531, %r530};

BB40_179:
	setp.eq.f64	%p199, %fd171, 0d0000000000000000;
	setp.eq.f64	%p200, %fd143, 0d3FF0000000000000;
	or.pred  	%p201, %p200, %p199;
	selp.f64	%fd853, 0d3FF0000000000000, %fd850, %p201;

BB40_181:
	add.f64 	%fd586, %fd853, 0dBFF0000000000000;
	mul.f64 	%fd854, %fd586, 0d4059000000000000;

BB40_182:
	and.b16  	%rs22, %rs25, 255;
	setp.eq.s16	%p202, %rs22, 0;
	@%p202 bra 	BB40_207;
	bra.uni 	BB40_183;

BB40_207:
	setp.eq.s32	%p231, %r175, 0;
	@%p231 bra 	BB40_209;
	bra.uni 	BB40_208;

BB40_209:
	setp.lt.s32	%p232, %r93, 30;
	setp.eq.s32	%p233, %r480, 31;
	and.pred  	%p234, %p233, %p232;
	selp.b32	%r584, 1, %r480, %p234;
	selp.u32	%r585, 1, 0, %p234;
	sub.s32 	%r586, %r477, %r94;
	sub.s32 	%r587, %r479, %r92;
	add.s32 	%r588, %r587, %r585;
	mul.lo.s32 	%r589, %r588, 30;
	sub.s32 	%r591, %r470, %r93;
	mov.u32 	%r592, 0;
	max.s32 	%r593, %r592, %r591;
	min.s32 	%r594, %r470, %r584;
	mad.lo.s32 	%r595, %r586, 360, %r589;
	add.s32 	%r596, %r595, %r593;
	add.s32 	%r597, %r596, %r594;
	add.s32 	%r802, %r597, -30;
	bra.uni 	BB40_210;

BB40_183:
	setp.eq.s32	%p203, %r175, 0;
	@%p203 bra 	BB40_185;
	bra.uni 	BB40_184;

BB40_185:
	setp.lt.s32	%p204, %r182, 30;
	setp.eq.s32	%p205, %r480, 31;
	and.pred  	%p206, %p205, %p204;
	selp.b32	%r537, 1, %r480, %p206;
	selp.u32	%r538, 1, 0, %p206;
	sub.s32 	%r539, %r477, %r183;
	sub.s32 	%r540, %r479, %r181;
	add.s32 	%r541, %r540, %r538;
	mul.lo.s32 	%r542, %r541, 30;
	min.s32 	%r544, %r470, %r537;
	mad.lo.s32 	%r545, %r539, 360, %r542;
	mov.u32 	%r546, 0;
	max.s32 	%r547, %r546, %r82;
	add.s32 	%r548, %r545, %r547;
	add.s32 	%r549, %r548, %r544;
	add.s32 	%r801, %r549, -30;
	bra.uni 	BB40_186;

BB40_208:
	sub.s32 	%r802, %r478, %r95;

BB40_210:
	cvt.rn.f64.s32	%fd625, %r802;
	div.rn.f64 	%fd209, %fd625, 0d4076800000000000;
	setp.eq.s32	%p235, %r1, 0;
	@%p235 bra 	BB40_230;
	bra.uni 	BB40_211;

BB40_230:
	fma.rn.f64 	%fd869, %fd888, %fd209, 0d3FF0000000000000;
	bra.uni 	BB40_231;

BB40_184:
	sub.s32 	%r801, %r478, %r184;

BB40_186:
	cvt.rn.f64.s32	%fd587, %r801;
	div.rn.f64 	%fd189, %fd587, 0d4076800000000000;
	setp.eq.s32	%p207, %r1, 0;
	@%p207 bra 	BB40_206;
	bra.uni 	BB40_187;

BB40_206:
	fma.rn.f64 	%fd869, %fd888, %fd189, 0d3FF0000000000000;
	bra.uni 	BB40_231;

BB40_211:
	setp.eq.s32	%p236, %r1, 1;
	@%p236 bra 	BB40_216;
	bra.uni 	BB40_212;

BB40_216:
	mul.f64 	%fd214, %fd311, %fd209;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r131}, %fd214;
	}
	bfe.u32 	%r610, %r131, 20, 11;
	add.s32 	%r611, %r610, -1012;
	mov.b64 	 %rd32, %fd214;
	shl.b64 	%rd13, %rd32, %r611;
	setp.eq.s64	%p241, %rd13, -9223372036854775808;
	abs.f64 	%fd215, %fd162;
	// Callseq Start 149
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd215;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd214;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd868, [retval0+0];
	
	//{
	}// Callseq End 149
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r132}, %fd162;
	}
	setp.lt.s32	%p242, %r132, 0;
	and.pred  	%p8, %p242, %p241;
	@!%p8 bra 	BB40_218;
	bra.uni 	BB40_217;

BB40_217:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r612}, %fd868;
	}
	xor.b32  	%r613, %r612, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r614, %temp}, %fd868;
	}
	mov.b64 	%fd868, {%r614, %r613};

BB40_218:
	mov.f64 	%fd867, %fd868;
	setp.eq.f64	%p243, %fd162, 0d0000000000000000;
	@%p243 bra 	BB40_221;
	bra.uni 	BB40_219;

BB40_221:
	selp.b32	%r615, %r132, 0, %p241;
	or.b32  	%r616, %r615, 2146435072;
	setp.lt.s32	%p247, %r131, 0;
	selp.b32	%r617, %r616, %r615, %p247;
	mov.u32 	%r618, 0;
	mov.b64 	%fd867, {%r618, %r617};
	bra.uni 	BB40_222;

BB40_187:
	setp.eq.s32	%p208, %r1, 1;
	@%p208 bra 	BB40_192;
	bra.uni 	BB40_188;

BB40_192:
	mul.f64 	%fd194, %fd311, %fd189;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r123}, %fd194;
	}
	bfe.u32 	%r562, %r123, 20, 11;
	add.s32 	%r563, %r562, -1012;
	mov.b64 	 %rd31, %fd194;
	shl.b64 	%rd12, %rd31, %r563;
	setp.eq.s64	%p213, %rd12, -9223372036854775808;
	abs.f64 	%fd195, %fd162;
	// Callseq Start 148
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd195;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd194;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd861, [retval0+0];
	
	//{
	}// Callseq End 148
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd162;
	}
	setp.lt.s32	%p214, %r124, 0;
	and.pred  	%p7, %p214, %p213;
	@!%p7 bra 	BB40_194;
	bra.uni 	BB40_193;

BB40_193:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r564}, %fd861;
	}
	xor.b32  	%r565, %r564, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r566, %temp}, %fd861;
	}
	mov.b64 	%fd861, {%r566, %r565};

BB40_194:
	mov.f64 	%fd860, %fd861;
	setp.eq.f64	%p215, %fd162, 0d0000000000000000;
	@%p215 bra 	BB40_197;
	bra.uni 	BB40_195;

BB40_197:
	selp.b32	%r567, %r124, 0, %p213;
	or.b32  	%r568, %r567, 2146435072;
	setp.lt.s32	%p219, %r123, 0;
	selp.b32	%r569, %r568, %r567, %p219;
	mov.u32 	%r570, 0;
	mov.b64 	%fd860, {%r570, %r569};
	bra.uni 	BB40_198;

BB40_212:
	mov.f64 	%fd869, 0d0000000000000000;
	setp.ne.s32	%p237, %r1, 2;
	@%p237 bra 	BB40_231;

	mul.f64 	%fd210, %fd888, %fd209;
	mov.f64 	%fd627, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd628, %fd210, %fd627;
	mov.f64 	%fd629, 0d4338000000000000;
	add.rn.f64 	%fd630, %fd628, %fd629;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r128, %temp}, %fd630;
	}
	mov.f64 	%fd631, 0dC338000000000000;
	add.rn.f64 	%fd632, %fd630, %fd631;
	mov.f64 	%fd633, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd634, %fd632, %fd633, %fd210;
	mov.f64 	%fd635, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd636, %fd632, %fd635, %fd634;
	mov.f64 	%fd637, 0d3E928AF3FCA213EA;
	mov.f64 	%fd638, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd639, %fd638, %fd636, %fd637;
	mov.f64 	%fd640, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd641, %fd639, %fd636, %fd640;
	mov.f64 	%fd642, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd643, %fd641, %fd636, %fd642;
	mov.f64 	%fd644, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd645, %fd643, %fd636, %fd644;
	mov.f64 	%fd646, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd647, %fd645, %fd636, %fd646;
	mov.f64 	%fd648, 0d3F81111111122322;
	fma.rn.f64 	%fd649, %fd647, %fd636, %fd648;
	mov.f64 	%fd650, 0d3FA55555555502A1;
	fma.rn.f64 	%fd651, %fd649, %fd636, %fd650;
	mov.f64 	%fd652, 0d3FC5555555555511;
	fma.rn.f64 	%fd653, %fd651, %fd636, %fd652;
	mov.f64 	%fd654, 0d3FE000000000000B;
	fma.rn.f64 	%fd655, %fd653, %fd636, %fd654;
	mov.f64 	%fd656, 0d3FF0000000000000;
	fma.rn.f64 	%fd657, %fd655, %fd636, %fd656;
	fma.rn.f64 	%fd658, %fd657, %fd636, %fd656;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r129, %temp}, %fd658;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r130}, %fd658;
	}
	shl.b32 	%r598, %r128, 20;
	add.s32 	%r599, %r130, %r598;
	mov.b64 	%fd869, {%r129, %r599};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r600}, %fd210;
	}
	mov.b32 	 %f18, %r600;
	abs.f32 	%f8, %f18;
	setp.lt.f32	%p238, %f8, 0f4086232B;
	@%p238 bra 	BB40_231;

	setp.lt.f64	%p239, %fd210, 0d0000000000000000;
	add.f64 	%fd659, %fd210, 0d7FF0000000000000;
	selp.f64	%fd869, 0d0000000000000000, %fd659, %p239;
	setp.geu.f32	%p240, %f8, 0f40874800;
	@%p240 bra 	BB40_231;

	shr.u32 	%r601, %r128, 31;
	add.s32 	%r602, %r128, %r601;
	shr.s32 	%r603, %r602, 1;
	shl.b32 	%r604, %r603, 20;
	add.s32 	%r605, %r604, %r130;
	mov.b64 	%fd660, {%r129, %r605};
	sub.s32 	%r606, %r128, %r603;
	shl.b32 	%r607, %r606, 20;
	add.s32 	%r608, %r607, 1072693248;
	mov.u32 	%r609, 0;
	mov.b64 	%fd661, {%r609, %r608};
	mul.f64 	%fd869, %fd660, %fd661;
	bra.uni 	BB40_231;

BB40_188:
	mov.f64 	%fd869, 0d0000000000000000;
	setp.ne.s32	%p209, %r1, 2;
	@%p209 bra 	BB40_231;

	mul.f64 	%fd190, %fd888, %fd189;
	mov.f64 	%fd589, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd590, %fd190, %fd589;
	mov.f64 	%fd591, 0d4338000000000000;
	add.rn.f64 	%fd592, %fd590, %fd591;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r120, %temp}, %fd592;
	}
	mov.f64 	%fd593, 0dC338000000000000;
	add.rn.f64 	%fd594, %fd592, %fd593;
	mov.f64 	%fd595, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd596, %fd594, %fd595, %fd190;
	mov.f64 	%fd597, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd598, %fd594, %fd597, %fd596;
	mov.f64 	%fd599, 0d3E928AF3FCA213EA;
	mov.f64 	%fd600, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd601, %fd600, %fd598, %fd599;
	mov.f64 	%fd602, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd603, %fd601, %fd598, %fd602;
	mov.f64 	%fd604, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd605, %fd603, %fd598, %fd604;
	mov.f64 	%fd606, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd607, %fd605, %fd598, %fd606;
	mov.f64 	%fd608, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd609, %fd607, %fd598, %fd608;
	mov.f64 	%fd610, 0d3F81111111122322;
	fma.rn.f64 	%fd611, %fd609, %fd598, %fd610;
	mov.f64 	%fd612, 0d3FA55555555502A1;
	fma.rn.f64 	%fd613, %fd611, %fd598, %fd612;
	mov.f64 	%fd614, 0d3FC5555555555511;
	fma.rn.f64 	%fd615, %fd613, %fd598, %fd614;
	mov.f64 	%fd616, 0d3FE000000000000B;
	fma.rn.f64 	%fd617, %fd615, %fd598, %fd616;
	mov.f64 	%fd618, 0d3FF0000000000000;
	fma.rn.f64 	%fd619, %fd617, %fd598, %fd618;
	fma.rn.f64 	%fd620, %fd619, %fd598, %fd618;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r121, %temp}, %fd620;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r122}, %fd620;
	}
	shl.b32 	%r550, %r120, 20;
	add.s32 	%r551, %r122, %r550;
	mov.b64 	%fd869, {%r121, %r551};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r552}, %fd190;
	}
	mov.b32 	 %f17, %r552;
	abs.f32 	%f7, %f17;
	setp.lt.f32	%p210, %f7, 0f4086232B;
	@%p210 bra 	BB40_231;

	setp.lt.f64	%p211, %fd190, 0d0000000000000000;
	add.f64 	%fd621, %fd190, 0d7FF0000000000000;
	selp.f64	%fd869, 0d0000000000000000, %fd621, %p211;
	setp.geu.f32	%p212, %f7, 0f40874800;
	@%p212 bra 	BB40_231;

	shr.u32 	%r553, %r120, 31;
	add.s32 	%r554, %r120, %r553;
	shr.s32 	%r555, %r554, 1;
	shl.b32 	%r556, %r555, 20;
	add.s32 	%r557, %r556, %r122;
	mov.b64 	%fd622, {%r121, %r557};
	sub.s32 	%r558, %r120, %r555;
	shl.b32 	%r559, %r558, 20;
	add.s32 	%r560, %r559, 1072693248;
	mov.u32 	%r561, 0;
	mov.b64 	%fd623, {%r561, %r560};
	mul.f64 	%fd869, %fd622, %fd623;
	bra.uni 	BB40_231;

BB40_219:
	setp.gt.s32	%p244, %r132, -1;
	@%p244 bra 	BB40_222;

	cvt.rzi.f64.f64	%fd662, %fd214;
	setp.neu.f64	%p245, %fd662, %fd214;
	selp.f64	%fd867, 0dFFF8000000000000, %fd867, %p245;

BB40_222:
	mov.f64 	%fd221, %fd867;
	add.f64 	%fd222, %fd214, %fd162;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r619}, %fd222;
	}
	and.b32  	%r620, %r619, 2146435072;
	setp.ne.s32	%p248, %r620, 2146435072;
	mov.f64 	%fd866, %fd221;
	@%p248 bra 	BB40_229;

	setp.gtu.f64	%p249, %fd215, 0d7FF0000000000000;
	mov.f64 	%fd866, %fd222;
	@%p249 bra 	BB40_229;

	abs.f64 	%fd223, %fd214;
	setp.gtu.f64	%p250, %fd223, 0d7FF0000000000000;
	mov.f64 	%fd865, %fd222;
	mov.f64 	%fd866, %fd865;
	@%p250 bra 	BB40_229;

	setp.eq.f64	%p251, %fd223, 0d7FF0000000000000;
	@%p251 bra 	BB40_228;
	bra.uni 	BB40_226;

BB40_228:
	setp.eq.f64	%p253, %fd162, 0dBFF0000000000000;
	setp.gt.f64	%p254, %fd215, 0d3FF0000000000000;
	selp.b32	%r627, 2146435072, 0, %p254;
	xor.b32  	%r628, %r627, 2146435072;
	setp.lt.s32	%p255, %r131, 0;
	selp.b32	%r629, %r628, %r627, %p255;
	selp.b32	%r630, 1072693248, %r629, %p253;
	mov.u32 	%r631, 0;
	mov.b64 	%fd866, {%r631, %r630};
	bra.uni 	BB40_229;

BB40_195:
	setp.gt.s32	%p216, %r124, -1;
	@%p216 bra 	BB40_198;

	cvt.rzi.f64.f64	%fd624, %fd194;
	setp.neu.f64	%p217, %fd624, %fd194;
	selp.f64	%fd860, 0dFFF8000000000000, %fd860, %p217;

BB40_198:
	mov.f64 	%fd201, %fd860;
	add.f64 	%fd202, %fd194, %fd162;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r571}, %fd202;
	}
	and.b32  	%r572, %r571, 2146435072;
	setp.ne.s32	%p220, %r572, 2146435072;
	mov.f64 	%fd859, %fd201;
	@%p220 bra 	BB40_205;

	setp.gtu.f64	%p221, %fd195, 0d7FF0000000000000;
	mov.f64 	%fd859, %fd202;
	@%p221 bra 	BB40_205;

	abs.f64 	%fd203, %fd194;
	setp.gtu.f64	%p222, %fd203, 0d7FF0000000000000;
	mov.f64 	%fd858, %fd202;
	mov.f64 	%fd859, %fd858;
	@%p222 bra 	BB40_205;

	setp.eq.f64	%p223, %fd203, 0d7FF0000000000000;
	@%p223 bra 	BB40_204;
	bra.uni 	BB40_202;

BB40_204:
	setp.eq.f64	%p225, %fd162, 0dBFF0000000000000;
	setp.gt.f64	%p226, %fd195, 0d3FF0000000000000;
	selp.b32	%r579, 2146435072, 0, %p226;
	xor.b32  	%r580, %r579, 2146435072;
	setp.lt.s32	%p227, %r123, 0;
	selp.b32	%r581, %r580, %r579, %p227;
	selp.b32	%r582, 1072693248, %r581, %p225;
	mov.u32 	%r583, 0;
	mov.b64 	%fd859, {%r583, %r582};
	bra.uni 	BB40_205;

BB40_226:
	setp.neu.f64	%p252, %fd215, 0d7FF0000000000000;
	mov.f64 	%fd866, %fd221;
	@%p252 bra 	BB40_229;

	shr.s32 	%r621, %r131, 31;
	and.b32  	%r622, %r621, -2146435072;
	add.s32 	%r623, %r622, 2146435072;
	or.b32  	%r624, %r623, -2147483648;
	selp.b32	%r625, %r624, %r623, %p8;
	mov.u32 	%r626, 0;
	mov.b64 	%fd866, {%r626, %r625};

BB40_229:
	setp.eq.f64	%p256, %fd214, 0d0000000000000000;
	setp.eq.f64	%p257, %fd162, 0d3FF0000000000000;
	or.pred  	%p258, %p257, %p256;
	selp.f64	%fd869, 0d3FF0000000000000, %fd866, %p258;
	bra.uni 	BB40_231;

BB40_202:
	setp.neu.f64	%p224, %fd195, 0d7FF0000000000000;
	mov.f64 	%fd859, %fd201;
	@%p224 bra 	BB40_205;

	shr.s32 	%r573, %r123, 31;
	and.b32  	%r574, %r573, -2146435072;
	add.s32 	%r575, %r574, 2146435072;
	or.b32  	%r576, %r575, -2147483648;
	selp.b32	%r577, %r576, %r575, %p7;
	mov.u32 	%r578, 0;
	mov.b64 	%fd859, {%r578, %r577};

BB40_205:
	setp.eq.f64	%p228, %fd194, 0d0000000000000000;
	setp.eq.f64	%p229, %fd162, 0d3FF0000000000000;
	or.pred  	%p230, %p229, %p228;
	selp.f64	%fd869, 0d3FF0000000000000, %fd859, %p230;

BB40_231:
	rcp.rn.f64 	%fd663, %fd869;
	mul.f64 	%fd845, %fd845, %fd663;
	fma.rn.f64 	%fd843, %fd854, %fd845, %fd843;
	mov.u16 	%rs25, 0;
	mov.u32 	%r767, %r96;
	mov.u32 	%r777, %r97;
	mov.u32 	%r787, %r98;
	mov.u32 	%r797, %r99;

BB40_232:
	mov.u32 	%r796, %r797;
	mov.u32 	%r786, %r787;
	mov.u32 	%r776, %r777;
	mov.u32 	%r766, %r767;
	mov.f64 	%fd842, %fd843;
	add.s32 	%r759, %r759, 1;
	setp.lt.s32	%p259, %r759, %r189;
	mov.f64 	%fd834, %fd842;
	mov.f64 	%fd841, %fd834;
	mov.u32 	%r768, %r766;
	mov.u32 	%r778, %r776;
	mov.u32 	%r788, %r786;
	mov.u32 	%r798, %r796;
	@%p259 bra 	BB40_155;

BB40_233:
	mov.u32 	%r799, %r798;
	mov.u32 	%r789, %r788;
	mov.u32 	%r779, %r778;
	mov.u32 	%r769, %r768;
	mov.f64 	%fd234, %fd841;
	sub.f64 	%fd844, %fd310, %fd234;
	mov.f64 	%fd887, %fd544;
	mov.f64 	%fd838, %fd544;
	@%p11 bra 	BB40_297;

	div.rn.f64 	%fd668, %fd888, %fd311;
	add.f64 	%fd236, %fd668, 0d3FF0000000000000;
	mov.u32 	%r803, 0;
	mov.f64 	%fd839, 0d0000000000000000;
	mov.f64 	%fd887, %fd839;

BB40_235:
	mov.f64 	%fd828, %fd839;
	mov.f64 	%fd238, %fd828;
	mul.wide.s32 	%rd33, %r803, 56;
	add.s64 	%rd34, %rd18, %rd33;
	add.s64 	%rd15, %rd34, 12;
	ld.u32 	%r633, [%rd34+12];
	setp.gt.s32	%p261, %r180, %r633;
	mov.f64 	%fd840, %fd238;
	@%p261 bra 	BB40_296;

	setp.eq.s32	%p262, %r175, 0;
	ld.v2.u32 	{%r634, %r635}, [%rd15+-4];
	ld.v2.u32 	{%r636, %r637}, [%rd15+-12];
	@%p262 bra 	BB40_238;
	bra.uni 	BB40_237;

BB40_238:
	setp.lt.s32	%p263, %r182, 30;
	setp.eq.s32	%p264, %r637, 31;
	and.pred  	%p265, %p264, %p263;
	selp.b32	%r638, 1, %r637, %p265;
	selp.u32	%r639, 1, 0, %p265;
	sub.s32 	%r640, %r634, %r183;
	sub.s32 	%r641, %r636, %r181;
	add.s32 	%r642, %r641, %r639;
	mul.lo.s32 	%r643, %r642, 30;
	min.s32 	%r645, %r470, %r638;
	mad.lo.s32 	%r646, %r640, 360, %r643;
	mov.u32 	%r647, 0;
	max.s32 	%r648, %r647, %r82;
	add.s32 	%r649, %r646, %r648;
	add.s32 	%r650, %r649, %r645;
	add.s32 	%r804, %r650, -30;
	bra.uni 	BB40_239;

BB40_237:
	sub.s32 	%r804, %r635, %r184;

BB40_239:
	cvt.rn.f64.s32	%fd669, %r804;
	div.rn.f64 	%fd239, %fd669, 0d4076800000000000;
	ld.f64 	%fd878, [%rd15+36];
	setp.neu.f64	%p266, %fd878, 0dBFF0000000000000;
	@%p266 bra 	BB40_265;

	setp.eq.s32	%p267, %r188, 0;
	ld.v2.u32 	{%r651, %r652}, [%rd15+12];
	ld.v2.u32 	{%r653, %r654}, [%rd15+4];
	ld.v2.u32 	{%r655, %r656}, [%rd15+28];
	ld.v2.u32 	{%r657, %r658}, [%rd15+20];
	@%p267 bra 	BB40_242;
	bra.uni 	BB40_241;

BB40_242:
	setp.lt.s32	%p268, %r654, 30;
	setp.eq.s32	%p269, %r658, 31;
	and.pred  	%p270, %p269, %p268;
	selp.b32	%r659, 1, %r658, %p270;
	selp.u32	%r660, 1, 0, %p270;
	sub.s32 	%r661, %r655, %r651;
	sub.s32 	%r662, %r657, %r653;
	add.s32 	%r663, %r662, %r660;
	mul.lo.s32 	%r664, %r663, 30;
	sub.s32 	%r666, %r470, %r654;
	mov.u32 	%r667, 0;
	max.s32 	%r668, %r667, %r666;
	min.s32 	%r669, %r470, %r659;
	mad.lo.s32 	%r670, %r661, 360, %r664;
	add.s32 	%r671, %r670, %r668;
	add.s32 	%r672, %r671, %r669;
	add.s32 	%r805, %r672, -30;
	bra.uni 	BB40_243;

BB40_241:
	sub.s32 	%r805, %r656, %r652;

BB40_243:
	cvt.rn.f64.s32	%fd670, %r805;
	div.rn.f64 	%fd241, %fd670, 0d4076800000000000;
	setp.eq.s32	%p271, %r2, 0;
	@%p271 bra 	BB40_263;
	bra.uni 	BB40_244;

BB40_263:
	fma.rn.f64 	%fd877, %fd313, %fd241, 0d3FF0000000000000;
	bra.uni 	BB40_264;

BB40_244:
	setp.eq.s32	%p272, %r2, 1;
	@%p272 bra 	BB40_249;
	bra.uni 	BB40_245;

BB40_249:
	mul.f64 	%fd246, %fd314, %fd241;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd246;
	}
	bfe.u32 	%r685, %r165, 20, 11;
	add.s32 	%r686, %r685, -1012;
	mov.b64 	 %rd35, %fd246;
	shl.b64 	%rd16, %rd35, %r686;
	setp.eq.s64	%p277, %rd16, -9223372036854775808;
	abs.f64 	%fd247, %fd143;
	// Callseq Start 150
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd247;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd246;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd876, [retval0+0];
	
	//{
	}// Callseq End 150
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r166}, %fd143;
	}
	setp.lt.s32	%p278, %r166, 0;
	and.pred  	%p9, %p278, %p277;
	@!%p9 bra 	BB40_251;
	bra.uni 	BB40_250;

BB40_250:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r687}, %fd876;
	}
	xor.b32  	%r688, %r687, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r689, %temp}, %fd876;
	}
	mov.b64 	%fd876, {%r689, %r688};

BB40_251:
	mov.f64 	%fd875, %fd876;
	setp.eq.f64	%p279, %fd143, 0d0000000000000000;
	@%p279 bra 	BB40_254;
	bra.uni 	BB40_252;

BB40_254:
	selp.b32	%r690, %r166, 0, %p277;
	or.b32  	%r691, %r690, 2146435072;
	setp.lt.s32	%p283, %r165, 0;
	selp.b32	%r692, %r691, %r690, %p283;
	mov.u32 	%r693, 0;
	mov.b64 	%fd875, {%r693, %r692};
	bra.uni 	BB40_255;

BB40_245:
	mov.f64 	%fd877, 0d0000000000000000;
	setp.ne.s32	%p273, %r2, 2;
	@%p273 bra 	BB40_264;

	mul.f64 	%fd242, %fd313, %fd241;
	mov.f64 	%fd672, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd673, %fd242, %fd672;
	mov.f64 	%fd674, 0d4338000000000000;
	add.rn.f64 	%fd675, %fd673, %fd674;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r162, %temp}, %fd675;
	}
	mov.f64 	%fd676, 0dC338000000000000;
	add.rn.f64 	%fd677, %fd675, %fd676;
	mov.f64 	%fd678, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd679, %fd677, %fd678, %fd242;
	mov.f64 	%fd680, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd681, %fd677, %fd680, %fd679;
	mov.f64 	%fd682, 0d3E928AF3FCA213EA;
	mov.f64 	%fd683, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd684, %fd683, %fd681, %fd682;
	mov.f64 	%fd685, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd686, %fd684, %fd681, %fd685;
	mov.f64 	%fd687, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd688, %fd686, %fd681, %fd687;
	mov.f64 	%fd689, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd690, %fd688, %fd681, %fd689;
	mov.f64 	%fd691, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd692, %fd690, %fd681, %fd691;
	mov.f64 	%fd693, 0d3F81111111122322;
	fma.rn.f64 	%fd694, %fd692, %fd681, %fd693;
	mov.f64 	%fd695, 0d3FA55555555502A1;
	fma.rn.f64 	%fd696, %fd694, %fd681, %fd695;
	mov.f64 	%fd697, 0d3FC5555555555511;
	fma.rn.f64 	%fd698, %fd696, %fd681, %fd697;
	mov.f64 	%fd699, 0d3FE000000000000B;
	fma.rn.f64 	%fd700, %fd698, %fd681, %fd699;
	mov.f64 	%fd701, 0d3FF0000000000000;
	fma.rn.f64 	%fd702, %fd700, %fd681, %fd701;
	fma.rn.f64 	%fd703, %fd702, %fd681, %fd701;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r163, %temp}, %fd703;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r164}, %fd703;
	}
	shl.b32 	%r673, %r162, 20;
	add.s32 	%r674, %r164, %r673;
	mov.b64 	%fd877, {%r163, %r674};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r675}, %fd242;
	}
	mov.b32 	 %f19, %r675;
	abs.f32 	%f9, %f19;
	setp.lt.f32	%p274, %f9, 0f4086232B;
	@%p274 bra 	BB40_264;

	setp.lt.f64	%p275, %fd242, 0d0000000000000000;
	add.f64 	%fd704, %fd242, 0d7FF0000000000000;
	selp.f64	%fd877, 0d0000000000000000, %fd704, %p275;
	setp.geu.f32	%p276, %f9, 0f40874800;
	@%p276 bra 	BB40_264;

	shr.u32 	%r676, %r162, 31;
	add.s32 	%r677, %r162, %r676;
	shr.s32 	%r678, %r677, 1;
	shl.b32 	%r679, %r678, 20;
	add.s32 	%r680, %r679, %r164;
	mov.b64 	%fd705, {%r163, %r680};
	sub.s32 	%r681, %r162, %r678;
	shl.b32 	%r682, %r681, 20;
	add.s32 	%r683, %r682, 1072693248;
	mov.u32 	%r684, 0;
	mov.b64 	%fd706, {%r684, %r683};
	mul.f64 	%fd877, %fd705, %fd706;
	bra.uni 	BB40_264;

BB40_252:
	setp.gt.s32	%p280, %r166, -1;
	@%p280 bra 	BB40_255;

	cvt.rzi.f64.f64	%fd707, %fd246;
	setp.neu.f64	%p281, %fd707, %fd246;
	selp.f64	%fd875, 0dFFF8000000000000, %fd875, %p281;

BB40_255:
	mov.f64 	%fd253, %fd875;
	add.f64 	%fd254, %fd246, %fd143;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r694}, %fd254;
	}
	and.b32  	%r695, %r694, 2146435072;
	setp.ne.s32	%p284, %r695, 2146435072;
	mov.f64 	%fd874, %fd253;
	@%p284 bra 	BB40_262;

	setp.gtu.f64	%p285, %fd247, 0d7FF0000000000000;
	mov.f64 	%fd874, %fd254;
	@%p285 bra 	BB40_262;

	abs.f64 	%fd255, %fd246;
	setp.gtu.f64	%p286, %fd255, 0d7FF0000000000000;
	mov.f64 	%fd873, %fd254;
	mov.f64 	%fd874, %fd873;
	@%p286 bra 	BB40_262;

	setp.eq.f64	%p287, %fd255, 0d7FF0000000000000;
	@%p287 bra 	BB40_261;
	bra.uni 	BB40_259;

BB40_261:
	setp.eq.f64	%p289, %fd143, 0dBFF0000000000000;
	setp.gt.f64	%p290, %fd247, 0d3FF0000000000000;
	selp.b32	%r702, 2146435072, 0, %p290;
	xor.b32  	%r703, %r702, 2146435072;
	setp.lt.s32	%p291, %r165, 0;
	selp.b32	%r704, %r703, %r702, %p291;
	selp.b32	%r705, 1072693248, %r704, %p289;
	mov.u32 	%r706, 0;
	mov.b64 	%fd874, {%r706, %r705};
	bra.uni 	BB40_262;

BB40_259:
	setp.neu.f64	%p288, %fd247, 0d7FF0000000000000;
	mov.f64 	%fd874, %fd253;
	@%p288 bra 	BB40_262;

	shr.s32 	%r696, %r165, 31;
	and.b32  	%r697, %r696, -2146435072;
	add.s32 	%r698, %r697, 2146435072;
	or.b32  	%r699, %r698, -2147483648;
	selp.b32	%r700, %r699, %r698, %p9;
	mov.u32 	%r701, 0;
	mov.b64 	%fd874, {%r701, %r700};

BB40_262:
	setp.eq.f64	%p292, %fd246, 0d0000000000000000;
	setp.eq.f64	%p293, %fd143, 0d3FF0000000000000;
	or.pred  	%p294, %p293, %p292;
	selp.f64	%fd877, 0d3FF0000000000000, %fd874, %p294;

BB40_264:
	add.f64 	%fd708, %fd877, 0dBFF0000000000000;
	mul.f64 	%fd878, %fd708, 0d4059000000000000;

BB40_265:
	setp.eq.s32	%p295, %r1, 0;
	@%p295 bra 	BB40_285;
	bra.uni 	BB40_266;

BB40_285:
	fma.rn.f64 	%fd886, %fd888, %fd239, 0d3FF0000000000000;
	bra.uni 	BB40_286;

BB40_266:
	setp.eq.s32	%p296, %r1, 1;
	@%p296 bra 	BB40_271;
	bra.uni 	BB40_267;

BB40_271:
	mul.f64 	%fd268, %fd311, %fd239;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r170}, %fd268;
	}
	bfe.u32 	%r719, %r170, 20, 11;
	add.s32 	%r720, %r719, -1012;
	mov.b64 	 %rd36, %fd268;
	shl.b64 	%rd17, %rd36, %r720;
	setp.eq.s64	%p301, %rd17, -9223372036854775808;
	abs.f64 	%fd269, %fd236;
	// Callseq Start 151
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd269;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd268;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd885, [retval0+0];
	
	//{
	}// Callseq End 151
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r171}, %fd236;
	}
	setp.lt.s32	%p302, %r171, 0;
	and.pred  	%p10, %p302, %p301;
	@!%p10 bra 	BB40_273;
	bra.uni 	BB40_272;

BB40_272:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r721}, %fd885;
	}
	xor.b32  	%r722, %r721, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r723, %temp}, %fd885;
	}
	mov.b64 	%fd885, {%r723, %r722};

BB40_273:
	mov.f64 	%fd884, %fd885;
	setp.eq.f64	%p303, %fd236, 0d0000000000000000;
	@%p303 bra 	BB40_276;
	bra.uni 	BB40_274;

BB40_276:
	selp.b32	%r724, %r171, 0, %p301;
	or.b32  	%r725, %r724, 2146435072;
	setp.lt.s32	%p307, %r170, 0;
	selp.b32	%r726, %r725, %r724, %p307;
	mov.u32 	%r727, 0;
	mov.b64 	%fd884, {%r727, %r726};
	bra.uni 	BB40_277;

BB40_267:
	mov.f64 	%fd886, 0d0000000000000000;
	setp.ne.s32	%p297, %r1, 2;
	@%p297 bra 	BB40_286;

	mul.f64 	%fd264, %fd888, %fd239;
	mov.f64 	%fd710, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd711, %fd264, %fd710;
	mov.f64 	%fd712, 0d4338000000000000;
	add.rn.f64 	%fd713, %fd711, %fd712;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r167, %temp}, %fd713;
	}
	mov.f64 	%fd714, 0dC338000000000000;
	add.rn.f64 	%fd715, %fd713, %fd714;
	mov.f64 	%fd716, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd717, %fd715, %fd716, %fd264;
	mov.f64 	%fd718, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd719, %fd715, %fd718, %fd717;
	mov.f64 	%fd720, 0d3E928AF3FCA213EA;
	mov.f64 	%fd721, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd722, %fd721, %fd719, %fd720;
	mov.f64 	%fd723, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd724, %fd722, %fd719, %fd723;
	mov.f64 	%fd725, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd726, %fd724, %fd719, %fd725;
	mov.f64 	%fd727, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd728, %fd726, %fd719, %fd727;
	mov.f64 	%fd729, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd730, %fd728, %fd719, %fd729;
	mov.f64 	%fd731, 0d3F81111111122322;
	fma.rn.f64 	%fd732, %fd730, %fd719, %fd731;
	mov.f64 	%fd733, 0d3FA55555555502A1;
	fma.rn.f64 	%fd734, %fd732, %fd719, %fd733;
	mov.f64 	%fd735, 0d3FC5555555555511;
	fma.rn.f64 	%fd736, %fd734, %fd719, %fd735;
	mov.f64 	%fd737, 0d3FE000000000000B;
	fma.rn.f64 	%fd738, %fd736, %fd719, %fd737;
	mov.f64 	%fd739, 0d3FF0000000000000;
	fma.rn.f64 	%fd740, %fd738, %fd719, %fd739;
	fma.rn.f64 	%fd741, %fd740, %fd719, %fd739;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r168, %temp}, %fd741;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r169}, %fd741;
	}
	shl.b32 	%r707, %r167, 20;
	add.s32 	%r708, %r169, %r707;
	mov.b64 	%fd886, {%r168, %r708};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r709}, %fd264;
	}
	mov.b32 	 %f20, %r709;
	abs.f32 	%f10, %f20;
	setp.lt.f32	%p298, %f10, 0f4086232B;
	@%p298 bra 	BB40_286;

	setp.lt.f64	%p299, %fd264, 0d0000000000000000;
	add.f64 	%fd742, %fd264, 0d7FF0000000000000;
	selp.f64	%fd886, 0d0000000000000000, %fd742, %p299;
	setp.geu.f32	%p300, %f10, 0f40874800;
	@%p300 bra 	BB40_286;

	shr.u32 	%r710, %r167, 31;
	add.s32 	%r711, %r167, %r710;
	shr.s32 	%r712, %r711, 1;
	shl.b32 	%r713, %r712, 20;
	add.s32 	%r714, %r713, %r169;
	mov.b64 	%fd743, {%r168, %r714};
	sub.s32 	%r715, %r167, %r712;
	shl.b32 	%r716, %r715, 20;
	add.s32 	%r717, %r716, 1072693248;
	mov.u32 	%r718, 0;
	mov.b64 	%fd744, {%r718, %r717};
	mul.f64 	%fd886, %fd743, %fd744;
	bra.uni 	BB40_286;

BB40_274:
	setp.gt.s32	%p304, %r171, -1;
	@%p304 bra 	BB40_277;

	cvt.rzi.f64.f64	%fd745, %fd268;
	setp.neu.f64	%p305, %fd745, %fd268;
	selp.f64	%fd884, 0dFFF8000000000000, %fd884, %p305;

BB40_277:
	mov.f64 	%fd275, %fd884;
	add.f64 	%fd276, %fd268, %fd236;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r728}, %fd276;
	}
	and.b32  	%r729, %r728, 2146435072;
	setp.ne.s32	%p308, %r729, 2146435072;
	mov.f64 	%fd883, %fd275;
	@%p308 bra 	BB40_284;

	setp.gtu.f64	%p309, %fd269, 0d7FF0000000000000;
	mov.f64 	%fd883, %fd276;
	@%p309 bra 	BB40_284;

	abs.f64 	%fd277, %fd268;
	setp.gtu.f64	%p310, %fd277, 0d7FF0000000000000;
	mov.f64 	%fd882, %fd276;
	mov.f64 	%fd883, %fd882;
	@%p310 bra 	BB40_284;

	setp.eq.f64	%p311, %fd277, 0d7FF0000000000000;
	@%p311 bra 	BB40_283;
	bra.uni 	BB40_281;

BB40_283:
	setp.eq.f64	%p313, %fd236, 0dBFF0000000000000;
	setp.gt.f64	%p314, %fd269, 0d3FF0000000000000;
	selp.b32	%r736, 2146435072, 0, %p314;
	xor.b32  	%r737, %r736, 2146435072;
	setp.lt.s32	%p315, %r170, 0;
	selp.b32	%r738, %r737, %r736, %p315;
	selp.b32	%r739, 1072693248, %r738, %p313;
	mov.u32 	%r740, 0;
	mov.b64 	%fd883, {%r740, %r739};
	bra.uni 	BB40_284;

BB40_281:
	setp.neu.f64	%p312, %fd269, 0d7FF0000000000000;
	mov.f64 	%fd883, %fd275;
	@%p312 bra 	BB40_284;

	shr.s32 	%r730, %r170, 31;
	and.b32  	%r731, %r730, -2146435072;
	add.s32 	%r732, %r731, 2146435072;
	or.b32  	%r733, %r732, -2147483648;
	selp.b32	%r734, %r733, %r732, %p10;
	mov.u32 	%r735, 0;
	mov.b64 	%fd883, {%r735, %r734};

BB40_284:
	setp.eq.f64	%p316, %fd268, 0d0000000000000000;
	setp.eq.f64	%p317, %fd236, 0d3FF0000000000000;
	or.pred  	%p318, %p317, %p316;
	selp.f64	%fd886, 0d3FF0000000000000, %fd883, %p318;

BB40_286:
	rcp.rn.f64 	%fd284, %fd886;
	mul.f64 	%fd285, %fd878, %fd284;
	add.f64 	%fd887, %fd887, %fd285;
	@%p295 bra 	BB40_295;
	bra.uni 	BB40_287;

BB40_295:
	mul.f64 	%fd753, %fd284, %fd285;
	mul.f64 	%fd754, %fd239, %fd753;
	sub.f64 	%fd840, %fd238, %fd754;
	bra.uni 	BB40_296;

BB40_287:
	setp.eq.s32	%p320, %r1, 1;
	@%p320 bra 	BB40_294;
	bra.uni 	BB40_288;

BB40_294:
	mul.f64 	%fd750, %fd239, %fd878;
	mul.f64 	%fd751, %fd750, %fd284;
	div.rn.f64 	%fd752, %fd751, %fd236;
	sub.f64 	%fd840, %fd238, %fd752;
	bra.uni 	BB40_296;

BB40_288:
	setp.eq.s32	%p321, %r1, 2;
	@%p321 bra 	BB40_293;
	bra.uni 	BB40_289;

BB40_293:
	mul.f64 	%fd749, %fd239, %fd285;
	sub.f64 	%fd840, %fd238, %fd749;
	bra.uni 	BB40_296;

BB40_289:
	setp.ne.s32	%p322, %r1, 3;
	mov.f64 	%fd829, %fd238;
	mov.f64 	%fd840, %fd829;
	@%p322 bra 	BB40_296;

	setp.gtu.f64	%p323, %fd239, %fd144;
	@%p323 bra 	BB40_292;
	bra.uni 	BB40_291;

BB40_292:
	mul.f64 	%fd747, %fd239, %fd878;
	mul.f64 	%fd748, %fd747, %fd284;
	div.rn.f64 	%fd288, %fd748, %fd236;
	sub.f64 	%fd840, %fd238, %fd288;
	bra.uni 	BB40_296;

BB40_291:
	mul.f64 	%fd746, %fd284, %fd285;
	mul.f64 	%fd287, %fd239, %fd746;
	sub.f64 	%fd840, %fd238, %fd287;

BB40_296:
	mov.f64 	%fd839, %fd840;
	add.s32 	%r803, %r803, 1;
	setp.lt.s32	%p324, %r803, %r189;
	mov.f64 	%fd838, %fd839;
	@%p324 bra 	BB40_235;

BB40_297:
	setp.eq.f64	%p325, %fd887, 0d0000000000000000;
	mov.f64 	%fd836, %fd544;
	@%p325 bra 	BB40_299;

	neg.f64 	%fd756, %fd838;
	div.rn.f64 	%fd836, %fd756, %fd887;

BB40_299:
	mov.f64 	%fd835, %fd836;
	setp.lt.f64	%p326, %fd844, 0d0000000000000000;
	selp.f64	%fd817, %fd817, %fd888, %p326;
	selp.f64	%fd816, %fd888, %fd816, %p326;
	setp.lt.s32	%p327, %r758, %r173;
	@%p327 bra 	BB40_148;

BB40_300:
	st.param.f64	[func_retval0+0], %fd888;
	ret;
}

	// .globl	_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i
.visible .func  (.param .b64 func_retval0) _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i(
	.param .align 8 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0[40],
	.param .align 8 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1[24],
	.param .b32 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_2,
	.param .align 4 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_3[16],
	.param .align 4 .b8 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4[16],
	.param .b32 _Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_5
)
{
	.reg .pred 	%p<64>;
	.reg .b16 	%rs<7>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<195>;
	.reg .f64 	%fd<163>;
	.reg .b64 	%rd<10>;


	ld.param.u32 	%r43, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+24];
	ld.param.f64 	%fd56, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+16];
	ld.param.f64 	%fd55, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+8];
	ld.param.u64 	%rd6, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0];
	ld.param.u32 	%r47, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+16];
	ld.param.f64 	%fd58, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+8];
	ld.param.f64 	%fd57, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1];
	ld.param.u32 	%r57, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_5];
	mov.f64 	%fd162, 0d0000000000000000;
	setp.lt.s32	%p3, %r57, 1;
	@%p3 bra 	BB41_55;

	mov.u64 	%rd9, %rd6;
	div.rn.f64 	%fd62, %fd55, %fd56;
	add.f64 	%fd1, %fd62, 0d3FF0000000000000;
	div.rn.f64 	%fd63, %fd57, %fd58;
	add.f64 	%fd2, %fd63, 0d3FF0000000000000;
	mov.f64 	%fd162, 0d0000000000000000;
	mov.f64 	%fd144, 0d3FF0000000000000;
	mov.u16 	%rs6, 1;
	mov.u32 	%r188, 0;

BB41_2:
	ld.param.u32 	%r185, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_3+12];
	ld.u32 	%r67, [%rd9+12];
	setp.gt.s32	%p4, %r185, %r67;
	@%p4 bra 	BB41_54;

	ld.v2.u32 	{%r68, %r69}, [%rd9+8];
	ld.v2.u32 	{%r70, %r71}, [%rd9];
	ld.f64 	%fd153, [%rd9+48];
	setp.neu.f64	%p5, %fd153, 0dBFF0000000000000;
	@%p5 bra 	BB41_29;

	ld.param.u32 	%r187, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+36];
	setp.eq.s32	%p6, %r187, 0;
	ld.v2.u32 	{%r72, %r73}, [%rd9+24];
	ld.v2.u32 	{%r74, %r75}, [%rd9+16];
	ld.v2.u32 	{%r76, %r77}, [%rd9+40];
	ld.v2.u32 	{%r78, %r79}, [%rd9+32];
	@%p6 bra 	BB41_6;
	bra.uni 	BB41_5;

BB41_6:
	setp.lt.s32	%p7, %r75, 30;
	setp.eq.s32	%p8, %r79, 31;
	and.pred  	%p9, %p8, %p7;
	selp.b32	%r80, 1, %r79, %p9;
	selp.u32	%r81, 1, 0, %p9;
	sub.s32 	%r82, %r76, %r72;
	sub.s32 	%r83, %r78, %r74;
	add.s32 	%r84, %r83, %r81;
	mul.lo.s32 	%r85, %r84, 30;
	mov.u32 	%r86, 30;
	sub.s32 	%r87, %r86, %r75;
	mov.u32 	%r88, 0;
	max.s32 	%r89, %r88, %r87;
	min.s32 	%r90, %r86, %r80;
	mad.lo.s32 	%r91, %r82, 360, %r85;
	add.s32 	%r92, %r91, %r89;
	add.s32 	%r93, %r92, %r90;
	add.s32 	%r193, %r93, -30;
	bra.uni 	BB41_7;

BB41_5:
	sub.s32 	%r193, %r77, %r73;

BB41_7:
	setp.eq.s32	%p10, %r43, 0;
	cvt.rn.f64.s32	%fd64, %r193;
	div.rn.f64 	%fd6, %fd64, 0d4076800000000000;
	@%p10 bra 	BB41_27;
	bra.uni 	BB41_8;

BB41_27:
	fma.rn.f64 	%fd152, %fd55, %fd6, 0d3FF0000000000000;
	bra.uni 	BB41_28;

BB41_8:
	setp.eq.s32	%p11, %r43, 1;
	@%p11 bra 	BB41_13;
	bra.uni 	BB41_9;

BB41_13:
	ld.param.f64 	%fd142, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+16];
	mul.f64 	%fd11, %fd142, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd11;
	}
	bfe.u32 	%r106, %r24, 20, 11;
	add.s32 	%r107, %r106, -1012;
	mov.b64 	 %rd7, %fd11;
	shl.b64 	%rd3, %rd7, %r107;
	setp.eq.s64	%p16, %rd3, -9223372036854775808;
	abs.f64 	%fd12, %fd1;
	// Callseq Start 152
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd12;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd11;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd151, [retval0+0];
	
	//{
	}// Callseq End 152
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r25}, %fd1;
	}
	setp.lt.s32	%p17, %r25, 0;
	and.pred  	%p1, %p17, %p16;
	@!%p1 bra 	BB41_15;
	bra.uni 	BB41_14;

BB41_14:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r108}, %fd151;
	}
	xor.b32  	%r109, %r108, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r110, %temp}, %fd151;
	}
	mov.b64 	%fd151, {%r110, %r109};

BB41_15:
	mov.f64 	%fd150, %fd151;
	setp.eq.f64	%p18, %fd1, 0d0000000000000000;
	@%p18 bra 	BB41_18;
	bra.uni 	BB41_16;

BB41_18:
	selp.b32	%r111, %r25, 0, %p16;
	or.b32  	%r112, %r111, 2146435072;
	setp.lt.s32	%p22, %r24, 0;
	selp.b32	%r113, %r112, %r111, %p22;
	mov.u32 	%r114, 0;
	mov.b64 	%fd150, {%r114, %r113};
	bra.uni 	BB41_19;

BB41_9:
	mov.f64 	%fd152, 0d0000000000000000;
	setp.ne.s32	%p12, %r43, 2;
	@%p12 bra 	BB41_28;

	mul.f64 	%fd7, %fd55, %fd6;
	mov.f64 	%fd66, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd67, %fd7, %fd66;
	mov.f64 	%fd68, 0d4338000000000000;
	add.rn.f64 	%fd69, %fd67, %fd68;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd69;
	}
	mov.f64 	%fd70, 0dC338000000000000;
	add.rn.f64 	%fd71, %fd69, %fd70;
	mov.f64 	%fd72, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd73, %fd71, %fd72, %fd7;
	mov.f64 	%fd74, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd75, %fd71, %fd74, %fd73;
	mov.f64 	%fd76, 0d3E928AF3FCA213EA;
	mov.f64 	%fd77, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd78, %fd77, %fd75, %fd76;
	mov.f64 	%fd79, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd80, %fd78, %fd75, %fd79;
	mov.f64 	%fd81, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd82, %fd80, %fd75, %fd81;
	mov.f64 	%fd83, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd84, %fd82, %fd75, %fd83;
	mov.f64 	%fd85, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd86, %fd84, %fd75, %fd85;
	mov.f64 	%fd87, 0d3F81111111122322;
	fma.rn.f64 	%fd88, %fd86, %fd75, %fd87;
	mov.f64 	%fd89, 0d3FA55555555502A1;
	fma.rn.f64 	%fd90, %fd88, %fd75, %fd89;
	mov.f64 	%fd91, 0d3FC5555555555511;
	fma.rn.f64 	%fd92, %fd90, %fd75, %fd91;
	mov.f64 	%fd93, 0d3FE000000000000B;
	fma.rn.f64 	%fd94, %fd92, %fd75, %fd93;
	mov.f64 	%fd95, 0d3FF0000000000000;
	fma.rn.f64 	%fd96, %fd94, %fd75, %fd95;
	fma.rn.f64 	%fd97, %fd96, %fd75, %fd95;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd97;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd97;
	}
	shl.b32 	%r94, %r21, 20;
	add.s32 	%r95, %r23, %r94;
	mov.b64 	%fd152, {%r22, %r95};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r96}, %fd7;
	}
	mov.b32 	 %f3, %r96;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p13, %f1, 0f4086232B;
	@%p13 bra 	BB41_28;

	setp.lt.f64	%p14, %fd7, 0d0000000000000000;
	add.f64 	%fd98, %fd7, 0d7FF0000000000000;
	selp.f64	%fd152, 0d0000000000000000, %fd98, %p14;
	setp.geu.f32	%p15, %f1, 0f40874800;
	@%p15 bra 	BB41_28;

	shr.u32 	%r97, %r21, 31;
	add.s32 	%r98, %r21, %r97;
	shr.s32 	%r99, %r98, 1;
	shl.b32 	%r100, %r99, 20;
	add.s32 	%r101, %r100, %r23;
	mov.b64 	%fd99, {%r22, %r101};
	sub.s32 	%r102, %r21, %r99;
	shl.b32 	%r103, %r102, 20;
	add.s32 	%r104, %r103, 1072693248;
	mov.u32 	%r105, 0;
	mov.b64 	%fd100, {%r105, %r104};
	mul.f64 	%fd152, %fd99, %fd100;
	bra.uni 	BB41_28;

BB41_16:
	setp.gt.s32	%p19, %r25, -1;
	@%p19 bra 	BB41_19;

	cvt.rzi.f64.f64	%fd101, %fd11;
	setp.neu.f64	%p20, %fd101, %fd11;
	selp.f64	%fd150, 0dFFF8000000000000, %fd150, %p20;

BB41_19:
	mov.f64 	%fd18, %fd150;
	add.f64 	%fd19, %fd11, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r115}, %fd19;
	}
	and.b32  	%r116, %r115, 2146435072;
	setp.ne.s32	%p23, %r116, 2146435072;
	mov.f64 	%fd149, %fd18;
	@%p23 bra 	BB41_26;

	setp.gtu.f64	%p24, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd149, %fd19;
	@%p24 bra 	BB41_26;

	abs.f64 	%fd20, %fd11;
	setp.gtu.f64	%p25, %fd20, 0d7FF0000000000000;
	mov.f64 	%fd148, %fd19;
	mov.f64 	%fd149, %fd148;
	@%p25 bra 	BB41_26;

	setp.eq.f64	%p26, %fd20, 0d7FF0000000000000;
	@%p26 bra 	BB41_25;
	bra.uni 	BB41_23;

BB41_25:
	setp.eq.f64	%p28, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p29, %fd12, 0d3FF0000000000000;
	selp.b32	%r123, 2146435072, 0, %p29;
	xor.b32  	%r124, %r123, 2146435072;
	setp.lt.s32	%p30, %r24, 0;
	selp.b32	%r125, %r124, %r123, %p30;
	selp.b32	%r126, 1072693248, %r125, %p28;
	mov.u32 	%r127, 0;
	mov.b64 	%fd149, {%r127, %r126};
	bra.uni 	BB41_26;

BB41_23:
	setp.neu.f64	%p27, %fd12, 0d7FF0000000000000;
	mov.f64 	%fd149, %fd18;
	@%p27 bra 	BB41_26;

	shr.s32 	%r117, %r24, 31;
	and.b32  	%r118, %r117, -2146435072;
	add.s32 	%r119, %r118, 2146435072;
	or.b32  	%r120, %r119, -2147483648;
	selp.b32	%r121, %r120, %r119, %p1;
	mov.u32 	%r122, 0;
	mov.b64 	%fd149, {%r122, %r121};

BB41_26:
	setp.eq.f64	%p31, %fd11, 0d0000000000000000;
	setp.eq.f64	%p32, %fd1, 0d3FF0000000000000;
	or.pred  	%p33, %p32, %p31;
	selp.f64	%fd152, 0d3FF0000000000000, %fd149, %p33;

BB41_28:
	add.f64 	%fd102, %fd152, 0dBFF0000000000000;
	mul.f64 	%fd153, %fd102, 0d4059000000000000;

BB41_29:
	ld.param.u32 	%r180, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4+12];
	ld.param.u32 	%r179, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4];
	ld.param.u32 	%r178, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4+4];
	ld.param.u32 	%r177, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4+8];
	ld.param.u32 	%r176, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+20];
	setp.eq.s32	%p34, %r176, 0;
	and.b16  	%rs4, %rs6, 255;
	setp.eq.s16	%p35, %rs4, 0;
	selp.b32	%r28, %r191, %r177, %p35;
	selp.b32	%r27, %r190, %r178, %p35;
	selp.b32	%r26, %r189, %r179, %p35;
	selp.b32	%r29, %r192, %r180, %p35;
	@%p34 bra 	BB41_31;
	bra.uni 	BB41_30;

BB41_31:
	setp.lt.s32	%p36, %r27, 30;
	setp.eq.s32	%p37, %r71, 31;
	and.pred  	%p38, %p37, %p36;
	selp.b32	%r128, 1, %r71, %p38;
	selp.u32	%r129, 1, 0, %p38;
	sub.s32 	%r130, %r68, %r28;
	sub.s32 	%r131, %r70, %r26;
	add.s32 	%r132, %r131, %r129;
	mul.lo.s32 	%r133, %r132, 30;
	mov.u32 	%r134, 30;
	sub.s32 	%r135, %r134, %r27;
	mov.u32 	%r136, 0;
	max.s32 	%r137, %r136, %r135;
	min.s32 	%r138, %r134, %r128;
	mad.lo.s32 	%r139, %r130, 360, %r133;
	add.s32 	%r140, %r139, %r137;
	add.s32 	%r141, %r140, %r138;
	add.s32 	%r194, %r141, -30;
	bra.uni 	BB41_32;

BB41_30:
	sub.s32 	%r194, %r69, %r29;

BB41_32:
	setp.eq.s32	%p39, %r47, 0;
	cvt.rn.f64.s32	%fd103, %r194;
	div.rn.f64 	%fd29, %fd103, 0d4076800000000000;
	@%p39 bra 	BB41_52;
	bra.uni 	BB41_33;

BB41_52:
	fma.rn.f64 	%fd161, %fd57, %fd29, 0d3FF0000000000000;
	bra.uni 	BB41_53;

BB41_33:
	setp.eq.s32	%p40, %r47, 1;
	@%p40 bra 	BB41_38;
	bra.uni 	BB41_34;

BB41_38:
	ld.param.f64 	%fd143, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+8];
	mul.f64 	%fd34, %fd143, %fd29;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r36}, %fd34;
	}
	bfe.u32 	%r154, %r36, 20, 11;
	add.s32 	%r155, %r154, -1012;
	mov.b64 	 %rd8, %fd34;
	shl.b64 	%rd4, %rd8, %r155;
	setp.eq.s64	%p45, %rd4, -9223372036854775808;
	abs.f64 	%fd35, %fd2;
	// Callseq Start 153
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd35;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd34;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd160, [retval0+0];
	
	//{
	}// Callseq End 153
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r37}, %fd2;
	}
	setp.lt.s32	%p46, %r37, 0;
	and.pred  	%p2, %p46, %p45;
	@!%p2 bra 	BB41_40;
	bra.uni 	BB41_39;

BB41_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r156}, %fd160;
	}
	xor.b32  	%r157, %r156, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r158, %temp}, %fd160;
	}
	mov.b64 	%fd160, {%r158, %r157};

BB41_40:
	mov.f64 	%fd159, %fd160;
	setp.eq.f64	%p47, %fd2, 0d0000000000000000;
	@%p47 bra 	BB41_43;
	bra.uni 	BB41_41;

BB41_43:
	selp.b32	%r159, %r37, 0, %p45;
	or.b32  	%r160, %r159, 2146435072;
	setp.lt.s32	%p51, %r36, 0;
	selp.b32	%r161, %r160, %r159, %p51;
	mov.u32 	%r162, 0;
	mov.b64 	%fd159, {%r162, %r161};
	bra.uni 	BB41_44;

BB41_34:
	mov.f64 	%fd161, 0d0000000000000000;
	setp.ne.s32	%p41, %r47, 2;
	@%p41 bra 	BB41_53;

	mul.f64 	%fd30, %fd57, %fd29;
	mov.f64 	%fd105, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd106, %fd30, %fd105;
	mov.f64 	%fd107, 0d4338000000000000;
	add.rn.f64 	%fd108, %fd106, %fd107;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r33, %temp}, %fd108;
	}
	mov.f64 	%fd109, 0dC338000000000000;
	add.rn.f64 	%fd110, %fd108, %fd109;
	mov.f64 	%fd111, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd112, %fd110, %fd111, %fd30;
	mov.f64 	%fd113, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd114, %fd110, %fd113, %fd112;
	mov.f64 	%fd115, 0d3E928AF3FCA213EA;
	mov.f64 	%fd116, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd117, %fd116, %fd114, %fd115;
	mov.f64 	%fd118, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd119, %fd117, %fd114, %fd118;
	mov.f64 	%fd120, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd121, %fd119, %fd114, %fd120;
	mov.f64 	%fd122, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd123, %fd121, %fd114, %fd122;
	mov.f64 	%fd124, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd125, %fd123, %fd114, %fd124;
	mov.f64 	%fd126, 0d3F81111111122322;
	fma.rn.f64 	%fd127, %fd125, %fd114, %fd126;
	mov.f64 	%fd128, 0d3FA55555555502A1;
	fma.rn.f64 	%fd129, %fd127, %fd114, %fd128;
	mov.f64 	%fd130, 0d3FC5555555555511;
	fma.rn.f64 	%fd131, %fd129, %fd114, %fd130;
	mov.f64 	%fd132, 0d3FE000000000000B;
	fma.rn.f64 	%fd133, %fd131, %fd114, %fd132;
	mov.f64 	%fd134, 0d3FF0000000000000;
	fma.rn.f64 	%fd135, %fd133, %fd114, %fd134;
	fma.rn.f64 	%fd136, %fd135, %fd114, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r34, %temp}, %fd136;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd136;
	}
	shl.b32 	%r142, %r33, 20;
	add.s32 	%r143, %r35, %r142;
	mov.b64 	%fd161, {%r34, %r143};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd30;
	}
	mov.b32 	 %f4, %r144;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p42, %f2, 0f4086232B;
	@%p42 bra 	BB41_53;

	setp.lt.f64	%p43, %fd30, 0d0000000000000000;
	add.f64 	%fd137, %fd30, 0d7FF0000000000000;
	selp.f64	%fd161, 0d0000000000000000, %fd137, %p43;
	setp.geu.f32	%p44, %f2, 0f40874800;
	@%p44 bra 	BB41_53;

	shr.u32 	%r145, %r33, 31;
	add.s32 	%r146, %r33, %r145;
	shr.s32 	%r147, %r146, 1;
	shl.b32 	%r148, %r147, 20;
	add.s32 	%r149, %r148, %r35;
	mov.b64 	%fd138, {%r34, %r149};
	sub.s32 	%r150, %r33, %r147;
	shl.b32 	%r151, %r150, 20;
	add.s32 	%r152, %r151, 1072693248;
	mov.u32 	%r153, 0;
	mov.b64 	%fd139, {%r153, %r152};
	mul.f64 	%fd161, %fd138, %fd139;
	bra.uni 	BB41_53;

BB41_41:
	setp.gt.s32	%p48, %r37, -1;
	@%p48 bra 	BB41_44;

	cvt.rzi.f64.f64	%fd140, %fd34;
	setp.neu.f64	%p49, %fd140, %fd34;
	selp.f64	%fd159, 0dFFF8000000000000, %fd159, %p49;

BB41_44:
	mov.f64 	%fd41, %fd159;
	add.f64 	%fd42, %fd34, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r163}, %fd42;
	}
	and.b32  	%r164, %r163, 2146435072;
	setp.ne.s32	%p52, %r164, 2146435072;
	mov.f64 	%fd158, %fd41;
	@%p52 bra 	BB41_51;

	setp.gtu.f64	%p53, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd158, %fd42;
	@%p53 bra 	BB41_51;

	abs.f64 	%fd43, %fd34;
	setp.gtu.f64	%p54, %fd43, 0d7FF0000000000000;
	mov.f64 	%fd157, %fd42;
	mov.f64 	%fd158, %fd157;
	@%p54 bra 	BB41_51;

	setp.eq.f64	%p55, %fd43, 0d7FF0000000000000;
	@%p55 bra 	BB41_50;
	bra.uni 	BB41_48;

BB41_50:
	setp.eq.f64	%p57, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p58, %fd35, 0d3FF0000000000000;
	selp.b32	%r171, 2146435072, 0, %p58;
	xor.b32  	%r172, %r171, 2146435072;
	setp.lt.s32	%p59, %r36, 0;
	selp.b32	%r173, %r172, %r171, %p59;
	selp.b32	%r174, 1072693248, %r173, %p57;
	mov.u32 	%r175, 0;
	mov.b64 	%fd158, {%r175, %r174};
	bra.uni 	BB41_51;

BB41_48:
	setp.neu.f64	%p56, %fd35, 0d7FF0000000000000;
	mov.f64 	%fd158, %fd41;
	@%p56 bra 	BB41_51;

	shr.s32 	%r165, %r36, 31;
	and.b32  	%r166, %r165, -2146435072;
	add.s32 	%r167, %r166, 2146435072;
	or.b32  	%r168, %r167, -2147483648;
	selp.b32	%r169, %r168, %r167, %p2;
	mov.u32 	%r170, 0;
	mov.b64 	%fd158, {%r170, %r169};

BB41_51:
	setp.eq.f64	%p60, %fd34, 0d0000000000000000;
	setp.eq.f64	%p61, %fd2, 0d3FF0000000000000;
	or.pred  	%p62, %p61, %p60;
	selp.f64	%fd161, 0d3FF0000000000000, %fd158, %p62;

BB41_53:
	mov.u32 	%r192, %r69;
	mov.u32 	%r191, %r68;
	mov.u32 	%r190, %r71;
	mov.u32 	%r189, %r70;
	rcp.rn.f64 	%fd141, %fd161;
	mul.f64 	%fd144, %fd144, %fd141;
	fma.rn.f64 	%fd162, %fd153, %fd144, %fd162;
	mov.u16 	%rs6, 0;

BB41_54:
	ld.param.u32 	%r186, [_Z20cashFlowsNpvYieldGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_5];
	add.s64 	%rd9, %rd9, 56;
	add.s32 	%r188, %r188, 1;
	setp.lt.s32	%p63, %r188, %r186;
	@%p63 bra 	BB41_2;

BB41_55:
	st.param.f64	[func_retval0+0], %fd162;
	ret;
}

	// .globl	_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi
.visible .func  (.param .b64 func_retval0) _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi(
	.param .align 8 .b8 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0[64],
	.param .b64 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_1,
	.param .align 8 .b8 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2[40],
	.param .b32 _Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_3
)
{
	.reg .pred 	%p<69>;
	.reg .b16 	%rs<6>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<167>;
	.reg .f64 	%fd<193>;
	.reg .b64 	%rd<10>;


	ld.param.f64 	%fd68, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+16];
	ld.param.u32 	%r32, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+12];
	ld.param.f64 	%fd69, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_1];
	ld.param.u32 	%r41, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+24];
	ld.param.f64 	%fd71, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	ld.param.f64 	%fd70, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+8];
	ld.param.u64 	%rd6, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2];
	ld.param.u32 	%r45, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_3];
	mov.f64 	%fd191, 0d0000000000000000;
	mov.f64 	%fd190, %fd191;
	setp.lt.s32	%p3, %r45, 1;
	@%p3 bra 	BB42_64;

	mov.u64 	%rd9, %rd6;
	div.rn.f64 	%fd76, %fd70, %fd71;
	add.f64 	%fd1, %fd76, 0d3FF0000000000000;
	div.rn.f64 	%fd77, %fd69, %fd68;
	add.f64 	%fd2, %fd77, 0d3FF0000000000000;
	rcp.rn.f64 	%fd3, %fd68;
	mov.f64 	%fd191, 0d0000000000000000;
	mov.f64 	%fd190, %fd191;
	mov.u32 	%r164, 0;

BB42_2:
	ld.param.u32 	%r157, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+40];
	ld.u32 	%r47, [%rd9+12];
	setp.gt.s32	%p4, %r157, %r47;
	@%p4 bra 	BB42_63;

	ld.param.u32 	%r158, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+8];
	setp.eq.s32	%p5, %r158, 0;
	ld.v2.u32 	{%r48, %r49}, [%rd9+8];
	ld.v2.u32 	{%r50, %r51}, [%rd9];
	@%p5 bra 	BB42_5;
	bra.uni 	BB42_4;

BB42_5:
	ld.param.u32 	%r163, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+44];
	ld.param.u32 	%r162, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+52];
	ld.param.u32 	%r161, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+48];
	setp.lt.s32	%p6, %r161, 30;
	setp.eq.s32	%p7, %r51, 31;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r52, 1, %r51, %p8;
	selp.u32	%r53, 1, 0, %p8;
	sub.s32 	%r54, %r48, %r162;
	sub.s32 	%r55, %r50, %r163;
	add.s32 	%r56, %r55, %r53;
	mul.lo.s32 	%r57, %r56, 30;
	mov.u32 	%r58, 30;
	sub.s32 	%r59, %r58, %r161;
	mov.u32 	%r60, 0;
	max.s32 	%r61, %r60, %r59;
	min.s32 	%r62, %r58, %r52;
	mad.lo.s32 	%r63, %r54, 360, %r57;
	add.s32 	%r64, %r63, %r61;
	add.s32 	%r65, %r64, %r62;
	add.s32 	%r165, %r65, -30;
	bra.uni 	BB42_6;

BB42_4:
	ld.param.u32 	%r159, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+56];
	sub.s32 	%r165, %r49, %r159;

BB42_6:
	cvt.rn.f64.s32	%fd78, %r165;
	div.rn.f64 	%fd6, %fd78, 0d4076800000000000;
	ld.f64 	%fd181, [%rd9+48];
	setp.neu.f64	%p9, %fd181, 0dBFF0000000000000;
	@%p9 bra 	BB42_32;

	ld.param.u32 	%r160, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+36];
	setp.eq.s32	%p10, %r160, 0;
	ld.v2.u32 	{%r66, %r67}, [%rd9+24];
	ld.v2.u32 	{%r68, %r69}, [%rd9+16];
	ld.v2.u32 	{%r70, %r71}, [%rd9+40];
	ld.v2.u32 	{%r72, %r73}, [%rd9+32];
	@%p10 bra 	BB42_9;
	bra.uni 	BB42_8;

BB42_9:
	setp.lt.s32	%p11, %r69, 30;
	setp.eq.s32	%p12, %r73, 31;
	and.pred  	%p13, %p12, %p11;
	selp.b32	%r74, 1, %r73, %p13;
	selp.u32	%r75, 1, 0, %p13;
	sub.s32 	%r76, %r70, %r66;
	sub.s32 	%r77, %r72, %r68;
	add.s32 	%r78, %r77, %r75;
	mul.lo.s32 	%r79, %r78, 30;
	mov.u32 	%r80, 30;
	sub.s32 	%r81, %r80, %r69;
	mov.u32 	%r82, 0;
	max.s32 	%r83, %r82, %r81;
	min.s32 	%r84, %r80, %r74;
	mad.lo.s32 	%r85, %r76, 360, %r79;
	add.s32 	%r86, %r85, %r83;
	add.s32 	%r87, %r86, %r84;
	add.s32 	%r166, %r87, -30;
	bra.uni 	BB42_10;

BB42_8:
	sub.s32 	%r166, %r71, %r67;

BB42_10:
	setp.eq.s32	%p14, %r41, 0;
	cvt.rn.f64.s32	%fd79, %r166;
	div.rn.f64 	%fd8, %fd79, 0d4076800000000000;
	@%p14 bra 	BB42_30;
	bra.uni 	BB42_11;

BB42_30:
	fma.rn.f64 	%fd180, %fd70, %fd8, 0d3FF0000000000000;
	bra.uni 	BB42_31;

BB42_11:
	setp.eq.s32	%p15, %r41, 1;
	@%p15 bra 	BB42_16;
	bra.uni 	BB42_12;

BB42_16:
	ld.param.f64 	%fd172, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_2+16];
	mul.f64 	%fd13, %fd172, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd13;
	}
	bfe.u32 	%r100, %r23, 20, 11;
	add.s32 	%r101, %r100, -1012;
	mov.b64 	 %rd7, %fd13;
	shl.b64 	%rd3, %rd7, %r101;
	setp.eq.s64	%p20, %rd3, -9223372036854775808;
	abs.f64 	%fd14, %fd1;
	// Callseq Start 154
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd179, [retval0+0];
	
	//{
	}// Callseq End 154
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd1;
	}
	setp.lt.s32	%p21, %r24, 0;
	and.pred  	%p1, %p21, %p20;
	@!%p1 bra 	BB42_18;
	bra.uni 	BB42_17;

BB42_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd179;
	}
	xor.b32  	%r103, %r102, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd179;
	}
	mov.b64 	%fd179, {%r104, %r103};

BB42_18:
	mov.f64 	%fd178, %fd179;
	setp.eq.f64	%p22, %fd1, 0d0000000000000000;
	@%p22 bra 	BB42_21;
	bra.uni 	BB42_19;

BB42_21:
	selp.b32	%r105, %r24, 0, %p20;
	or.b32  	%r106, %r105, 2146435072;
	setp.lt.s32	%p26, %r23, 0;
	selp.b32	%r107, %r106, %r105, %p26;
	mov.u32 	%r108, 0;
	mov.b64 	%fd178, {%r108, %r107};
	bra.uni 	BB42_22;

BB42_12:
	mov.f64 	%fd180, 0d0000000000000000;
	setp.ne.s32	%p16, %r41, 2;
	@%p16 bra 	BB42_31;

	mul.f64 	%fd9, %fd70, %fd8;
	mov.f64 	%fd81, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd82, %fd9, %fd81;
	mov.f64 	%fd83, 0d4338000000000000;
	add.rn.f64 	%fd84, %fd82, %fd83;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd84;
	}
	mov.f64 	%fd85, 0dC338000000000000;
	add.rn.f64 	%fd86, %fd84, %fd85;
	mov.f64 	%fd87, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd88, %fd86, %fd87, %fd9;
	mov.f64 	%fd89, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd90, %fd86, %fd89, %fd88;
	mov.f64 	%fd91, 0d3E928AF3FCA213EA;
	mov.f64 	%fd92, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd93, %fd92, %fd90, %fd91;
	mov.f64 	%fd94, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd95, %fd93, %fd90, %fd94;
	mov.f64 	%fd96, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd97, %fd95, %fd90, %fd96;
	mov.f64 	%fd98, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd99, %fd97, %fd90, %fd98;
	mov.f64 	%fd100, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd101, %fd99, %fd90, %fd100;
	mov.f64 	%fd102, 0d3F81111111122322;
	fma.rn.f64 	%fd103, %fd101, %fd90, %fd102;
	mov.f64 	%fd104, 0d3FA55555555502A1;
	fma.rn.f64 	%fd105, %fd103, %fd90, %fd104;
	mov.f64 	%fd106, 0d3FC5555555555511;
	fma.rn.f64 	%fd107, %fd105, %fd90, %fd106;
	mov.f64 	%fd108, 0d3FE000000000000B;
	fma.rn.f64 	%fd109, %fd107, %fd90, %fd108;
	mov.f64 	%fd110, 0d3FF0000000000000;
	fma.rn.f64 	%fd111, %fd109, %fd90, %fd110;
	fma.rn.f64 	%fd112, %fd111, %fd90, %fd110;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd112;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd112;
	}
	shl.b32 	%r88, %r20, 20;
	add.s32 	%r89, %r22, %r88;
	mov.b64 	%fd180, {%r21, %r89};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd9;
	}
	mov.b32 	 %f3, %r90;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p17, %f1, 0f4086232B;
	@%p17 bra 	BB42_31;

	setp.lt.f64	%p18, %fd9, 0d0000000000000000;
	add.f64 	%fd113, %fd9, 0d7FF0000000000000;
	selp.f64	%fd180, 0d0000000000000000, %fd113, %p18;
	setp.geu.f32	%p19, %f1, 0f40874800;
	@%p19 bra 	BB42_31;

	shr.u32 	%r91, %r20, 31;
	add.s32 	%r92, %r20, %r91;
	shr.s32 	%r93, %r92, 1;
	shl.b32 	%r94, %r93, 20;
	add.s32 	%r95, %r94, %r22;
	mov.b64 	%fd114, {%r21, %r95};
	sub.s32 	%r96, %r20, %r93;
	shl.b32 	%r97, %r96, 20;
	add.s32 	%r98, %r97, 1072693248;
	mov.u32 	%r99, 0;
	mov.b64 	%fd115, {%r99, %r98};
	mul.f64 	%fd180, %fd114, %fd115;
	bra.uni 	BB42_31;

BB42_19:
	setp.gt.s32	%p23, %r24, -1;
	@%p23 bra 	BB42_22;

	cvt.rzi.f64.f64	%fd116, %fd13;
	setp.neu.f64	%p24, %fd116, %fd13;
	selp.f64	%fd178, 0dFFF8000000000000, %fd178, %p24;

BB42_22:
	mov.f64 	%fd20, %fd178;
	add.f64 	%fd21, %fd13, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd21;
	}
	and.b32  	%r110, %r109, 2146435072;
	setp.ne.s32	%p27, %r110, 2146435072;
	mov.f64 	%fd177, %fd20;
	@%p27 bra 	BB42_29;

	setp.gtu.f64	%p28, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd177, %fd21;
	@%p28 bra 	BB42_29;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p29, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd176, %fd21;
	mov.f64 	%fd177, %fd176;
	@%p29 bra 	BB42_29;

	setp.eq.f64	%p30, %fd22, 0d7FF0000000000000;
	@%p30 bra 	BB42_28;
	bra.uni 	BB42_26;

BB42_28:
	setp.eq.f64	%p32, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p33, %fd14, 0d3FF0000000000000;
	selp.b32	%r117, 2146435072, 0, %p33;
	xor.b32  	%r118, %r117, 2146435072;
	setp.lt.s32	%p34, %r23, 0;
	selp.b32	%r119, %r118, %r117, %p34;
	selp.b32	%r120, 1072693248, %r119, %p32;
	mov.u32 	%r121, 0;
	mov.b64 	%fd177, {%r121, %r120};
	bra.uni 	BB42_29;

BB42_26:
	setp.neu.f64	%p31, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd177, %fd20;
	@%p31 bra 	BB42_29;

	shr.s32 	%r111, %r23, 31;
	and.b32  	%r112, %r111, -2146435072;
	add.s32 	%r113, %r112, 2146435072;
	or.b32  	%r114, %r113, -2147483648;
	selp.b32	%r115, %r114, %r113, %p1;
	mov.u32 	%r116, 0;
	mov.b64 	%fd177, {%r116, %r115};

BB42_29:
	setp.eq.f64	%p35, %fd13, 0d0000000000000000;
	setp.eq.f64	%p36, %fd1, 0d3FF0000000000000;
	or.pred  	%p37, %p36, %p35;
	selp.f64	%fd180, 0d3FF0000000000000, %fd177, %p37;

BB42_31:
	add.f64 	%fd117, %fd180, 0dBFF0000000000000;
	mul.f64 	%fd181, %fd117, 0d4059000000000000;

BB42_32:
	setp.eq.s32	%p38, %r32, 0;
	@%p38 bra 	BB42_52;
	bra.uni 	BB42_33;

BB42_52:
	fma.rn.f64 	%fd189, %fd6, %fd69, 0d3FF0000000000000;
	bra.uni 	BB42_53;

BB42_33:
	setp.eq.s32	%p39, %r32, 1;
	@%p39 bra 	BB42_38;
	bra.uni 	BB42_34;

BB42_38:
	ld.param.f64 	%fd171, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_0+16];
	mul.f64 	%fd35, %fd171, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd35;
	}
	bfe.u32 	%r134, %r28, 20, 11;
	add.s32 	%r135, %r134, -1012;
	mov.b64 	 %rd8, %fd35;
	shl.b64 	%rd4, %rd8, %r135;
	setp.eq.s64	%p44, %rd4, -9223372036854775808;
	abs.f64 	%fd36, %fd2;
	// Callseq Start 155
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd36;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd35;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd188, [retval0+0];
	
	//{
	}// Callseq End 155
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd2;
	}
	setp.lt.s32	%p45, %r29, 0;
	and.pred  	%p2, %p45, %p44;
	@!%p2 bra 	BB42_40;
	bra.uni 	BB42_39;

BB42_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd188;
	}
	xor.b32  	%r137, %r136, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r138, %temp}, %fd188;
	}
	mov.b64 	%fd188, {%r138, %r137};

BB42_40:
	mov.f64 	%fd187, %fd188;
	setp.eq.f64	%p46, %fd2, 0d0000000000000000;
	@%p46 bra 	BB42_43;
	bra.uni 	BB42_41;

BB42_43:
	selp.b32	%r139, %r29, 0, %p44;
	or.b32  	%r140, %r139, 2146435072;
	setp.lt.s32	%p50, %r28, 0;
	selp.b32	%r141, %r140, %r139, %p50;
	mov.u32 	%r142, 0;
	mov.b64 	%fd187, {%r142, %r141};
	bra.uni 	BB42_44;

BB42_34:
	mov.f64 	%fd189, 0d0000000000000000;
	setp.ne.s32	%p40, %r32, 2;
	@%p40 bra 	BB42_53;

	mul.f64 	%fd31, %fd6, %fd69;
	mov.f64 	%fd119, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd120, %fd31, %fd119;
	mov.f64 	%fd121, 0d4338000000000000;
	add.rn.f64 	%fd122, %fd120, %fd121;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd122;
	}
	mov.f64 	%fd123, 0dC338000000000000;
	add.rn.f64 	%fd124, %fd122, %fd123;
	mov.f64 	%fd125, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd126, %fd124, %fd125, %fd31;
	mov.f64 	%fd127, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd128, %fd124, %fd127, %fd126;
	mov.f64 	%fd129, 0d3E928AF3FCA213EA;
	mov.f64 	%fd130, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd131, %fd130, %fd128, %fd129;
	mov.f64 	%fd132, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd133, %fd131, %fd128, %fd132;
	mov.f64 	%fd134, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd135, %fd133, %fd128, %fd134;
	mov.f64 	%fd136, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd137, %fd135, %fd128, %fd136;
	mov.f64 	%fd138, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd139, %fd137, %fd128, %fd138;
	mov.f64 	%fd140, 0d3F81111111122322;
	fma.rn.f64 	%fd141, %fd139, %fd128, %fd140;
	mov.f64 	%fd142, 0d3FA55555555502A1;
	fma.rn.f64 	%fd143, %fd141, %fd128, %fd142;
	mov.f64 	%fd144, 0d3FC5555555555511;
	fma.rn.f64 	%fd145, %fd143, %fd128, %fd144;
	mov.f64 	%fd146, 0d3FE000000000000B;
	fma.rn.f64 	%fd147, %fd145, %fd128, %fd146;
	mov.f64 	%fd148, 0d3FF0000000000000;
	fma.rn.f64 	%fd149, %fd147, %fd128, %fd148;
	fma.rn.f64 	%fd150, %fd149, %fd128, %fd148;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd150;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd150;
	}
	shl.b32 	%r122, %r25, 20;
	add.s32 	%r123, %r27, %r122;
	mov.b64 	%fd189, {%r26, %r123};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd31;
	}
	mov.b32 	 %f4, %r124;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p41, %f2, 0f4086232B;
	@%p41 bra 	BB42_53;

	setp.lt.f64	%p42, %fd31, 0d0000000000000000;
	add.f64 	%fd151, %fd31, 0d7FF0000000000000;
	selp.f64	%fd189, 0d0000000000000000, %fd151, %p42;
	setp.geu.f32	%p43, %f2, 0f40874800;
	@%p43 bra 	BB42_53;

	shr.u32 	%r125, %r25, 31;
	add.s32 	%r126, %r25, %r125;
	shr.s32 	%r127, %r126, 1;
	shl.b32 	%r128, %r127, 20;
	add.s32 	%r129, %r128, %r27;
	mov.b64 	%fd152, {%r26, %r129};
	sub.s32 	%r130, %r25, %r127;
	shl.b32 	%r131, %r130, 20;
	add.s32 	%r132, %r131, 1072693248;
	mov.u32 	%r133, 0;
	mov.b64 	%fd153, {%r133, %r132};
	mul.f64 	%fd189, %fd152, %fd153;
	bra.uni 	BB42_53;

BB42_41:
	setp.gt.s32	%p47, %r29, -1;
	@%p47 bra 	BB42_44;

	cvt.rzi.f64.f64	%fd154, %fd35;
	setp.neu.f64	%p48, %fd154, %fd35;
	selp.f64	%fd187, 0dFFF8000000000000, %fd187, %p48;

BB42_44:
	mov.f64 	%fd42, %fd187;
	add.f64 	%fd43, %fd35, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd43;
	}
	and.b32  	%r144, %r143, 2146435072;
	setp.ne.s32	%p51, %r144, 2146435072;
	mov.f64 	%fd186, %fd42;
	@%p51 bra 	BB42_51;

	setp.gtu.f64	%p52, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd186, %fd43;
	@%p52 bra 	BB42_51;

	abs.f64 	%fd44, %fd35;
	setp.gtu.f64	%p53, %fd44, 0d7FF0000000000000;
	mov.f64 	%fd185, %fd43;
	mov.f64 	%fd186, %fd185;
	@%p53 bra 	BB42_51;

	setp.eq.f64	%p54, %fd44, 0d7FF0000000000000;
	@%p54 bra 	BB42_50;
	bra.uni 	BB42_48;

BB42_50:
	setp.eq.f64	%p56, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p57, %fd36, 0d3FF0000000000000;
	selp.b32	%r151, 2146435072, 0, %p57;
	xor.b32  	%r152, %r151, 2146435072;
	setp.lt.s32	%p58, %r28, 0;
	selp.b32	%r153, %r152, %r151, %p58;
	selp.b32	%r154, 1072693248, %r153, %p56;
	mov.u32 	%r155, 0;
	mov.b64 	%fd186, {%r155, %r154};
	bra.uni 	BB42_51;

BB42_48:
	setp.neu.f64	%p55, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd186, %fd42;
	@%p55 bra 	BB42_51;

	shr.s32 	%r145, %r28, 31;
	and.b32  	%r146, %r145, -2146435072;
	add.s32 	%r147, %r146, 2146435072;
	or.b32  	%r148, %r147, -2147483648;
	selp.b32	%r149, %r148, %r147, %p2;
	mov.u32 	%r150, 0;
	mov.b64 	%fd186, {%r150, %r149};

BB42_51:
	setp.eq.f64	%p59, %fd35, 0d0000000000000000;
	setp.eq.f64	%p60, %fd2, 0d3FF0000000000000;
	or.pred  	%p61, %p60, %p59;
	selp.f64	%fd189, 0d3FF0000000000000, %fd186, %p61;

BB42_53:
	rcp.rn.f64 	%fd51, %fd189;
	mul.f64 	%fd52, %fd181, %fd51;
	add.f64 	%fd191, %fd191, %fd52;
	@%p38 bra 	BB42_62;
	bra.uni 	BB42_54;

BB42_62:
	mul.f64 	%fd162, %fd51, %fd52;
	mul.f64 	%fd163, %fd6, %fd162;
	sub.f64 	%fd190, %fd190, %fd163;
	bra.uni 	BB42_63;

BB42_54:
	setp.eq.s32	%p63, %r32, 1;
	@%p63 bra 	BB42_61;
	bra.uni 	BB42_55;

BB42_61:
	mul.f64 	%fd159, %fd6, %fd181;
	mul.f64 	%fd160, %fd159, %fd51;
	div.rn.f64 	%fd161, %fd160, %fd2;
	sub.f64 	%fd190, %fd190, %fd161;
	bra.uni 	BB42_63;

BB42_55:
	setp.eq.s32	%p64, %r32, 2;
	@%p64 bra 	BB42_60;
	bra.uni 	BB42_56;

BB42_60:
	mul.f64 	%fd158, %fd6, %fd52;
	sub.f64 	%fd190, %fd190, %fd158;
	bra.uni 	BB42_63;

BB42_56:
	setp.ne.s32	%p65, %r32, 3;
	@%p65 bra 	BB42_63;

	setp.gtu.f64	%p66, %fd6, %fd3;
	@%p66 bra 	BB42_59;
	bra.uni 	BB42_58;

BB42_59:
	mul.f64 	%fd156, %fd6, %fd181;
	mul.f64 	%fd157, %fd156, %fd51;
	div.rn.f64 	%fd55, %fd157, %fd2;
	sub.f64 	%fd190, %fd190, %fd55;
	bra.uni 	BB42_63;

BB42_58:
	mul.f64 	%fd155, %fd51, %fd52;
	mul.f64 	%fd54, %fd6, %fd155;
	sub.f64 	%fd190, %fd190, %fd54;

BB42_63:
	ld.param.u32 	%r156, [_Z14fDerivativeGpu15irrFinderStructd15cashFlowsStructi_param_3];
	add.s64 	%rd9, %rd9, 56;
	add.s32 	%r164, %r164, 1;
	setp.lt.s32	%p67, %r164, %r156;
	@%p67 bra 	BB42_2;

BB42_64:
	mov.f64 	%fd192, 0d0000000000000000;
	setp.eq.f64	%p68, %fd191, 0d0000000000000000;
	@%p68 bra 	BB42_66;

	neg.f64 	%fd165, %fd190;
	div.rn.f64 	%fd192, %fd165, %fd191;

BB42_66:
	st.param.f64	[func_retval0+0], %fd192;
	ret;
}

	// .globl	_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i
.visible .func  (.param .b64 func_retval0) _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i(
	.param .align 8 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0[40],
	.param .align 8 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1[24],
	.param .b32 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_2,
	.param .align 4 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_3[16],
	.param .align 4 .b8 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4[16],
	.param .b32 _Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_5
)
{
	.reg .pred 	%p<69>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<167>;
	.reg .f64 	%fd<192>;
	.reg .b64 	%rd<10>;


	ld.param.u32 	%r31, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+24];
	ld.param.f64 	%fd68, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+16];
	ld.param.f64 	%fd67, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+8];
	ld.param.u32 	%r35, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+16];
	ld.param.f64 	%fd70, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+8];
	ld.param.f64 	%fd69, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1];
	ld.param.u32 	%r45, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_5];
	mov.f64 	%fd190, 0d0000000000000000;
	mov.f64 	%fd189, %fd190;
	setp.lt.s32	%p3, %r45, 1;
	@%p3 bra 	BB43_64;

	div.rn.f64 	%fd75, %fd67, %fd68;
	add.f64 	%fd1, %fd75, 0d3FF0000000000000;
	div.rn.f64 	%fd76, %fd69, %fd70;
	add.f64 	%fd2, %fd76, 0d3FF0000000000000;
	rcp.rn.f64 	%fd3, %fd70;
	mov.f64 	%fd190, 0d0000000000000000;
	mov.f64 	%fd189, %fd190;
	mov.u32 	%r164, 0;

BB43_2:
	ld.param.u32 	%r156, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_3+12];
	ld.param.u64 	%rd9, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0];
	mul.wide.s32 	%rd5, %r164, 56;
	add.s64 	%rd6, %rd9, %rd5;
	add.s64 	%rd1, %rd6, 12;
	ld.u32 	%r47, [%rd6+12];
	setp.gt.s32	%p4, %r156, %r47;
	@%p4 bra 	BB43_63;

	ld.param.u32 	%r157, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+20];
	setp.eq.s32	%p5, %r157, 0;
	ld.v2.u32 	{%r48, %r49}, [%rd1+-4];
	ld.v2.u32 	{%r50, %r51}, [%rd1+-12];
	@%p5 bra 	BB43_5;
	bra.uni 	BB43_4;

BB43_5:
	ld.param.u32 	%r162, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4];
	ld.param.u32 	%r161, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4+8];
	ld.param.u32 	%r160, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4+4];
	setp.lt.s32	%p6, %r160, 30;
	setp.eq.s32	%p7, %r51, 31;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r52, 1, %r51, %p8;
	selp.u32	%r53, 1, 0, %p8;
	sub.s32 	%r54, %r48, %r161;
	sub.s32 	%r55, %r50, %r162;
	add.s32 	%r56, %r55, %r53;
	mul.lo.s32 	%r57, %r56, 30;
	mov.u32 	%r58, 30;
	sub.s32 	%r59, %r58, %r160;
	mov.u32 	%r60, 0;
	max.s32 	%r61, %r60, %r59;
	min.s32 	%r62, %r58, %r52;
	mad.lo.s32 	%r63, %r54, 360, %r57;
	add.s32 	%r64, %r63, %r61;
	add.s32 	%r65, %r64, %r62;
	add.s32 	%r165, %r65, -30;
	bra.uni 	BB43_6;

BB43_4:
	ld.param.u32 	%r158, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_4+12];
	sub.s32 	%r165, %r49, %r158;

BB43_6:
	cvt.rn.f64.s32	%fd77, %r165;
	div.rn.f64 	%fd6, %fd77, 0d4076800000000000;
	ld.f64 	%fd180, [%rd1+36];
	setp.neu.f64	%p9, %fd180, 0dBFF0000000000000;
	@%p9 bra 	BB43_32;

	ld.param.u32 	%r159, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+36];
	setp.eq.s32	%p10, %r159, 0;
	ld.v2.u32 	{%r66, %r67}, [%rd1+12];
	ld.v2.u32 	{%r68, %r69}, [%rd1+4];
	ld.v2.u32 	{%r70, %r71}, [%rd1+28];
	ld.v2.u32 	{%r72, %r73}, [%rd1+20];
	@%p10 bra 	BB43_9;
	bra.uni 	BB43_8;

BB43_9:
	setp.lt.s32	%p11, %r69, 30;
	setp.eq.s32	%p12, %r73, 31;
	and.pred  	%p13, %p12, %p11;
	selp.b32	%r74, 1, %r73, %p13;
	selp.u32	%r75, 1, 0, %p13;
	sub.s32 	%r76, %r70, %r66;
	sub.s32 	%r77, %r72, %r68;
	add.s32 	%r78, %r77, %r75;
	mul.lo.s32 	%r79, %r78, 30;
	mov.u32 	%r80, 30;
	sub.s32 	%r81, %r80, %r69;
	mov.u32 	%r82, 0;
	max.s32 	%r83, %r82, %r81;
	min.s32 	%r84, %r80, %r74;
	mad.lo.s32 	%r85, %r76, 360, %r79;
	add.s32 	%r86, %r85, %r83;
	add.s32 	%r87, %r86, %r84;
	add.s32 	%r166, %r87, -30;
	bra.uni 	BB43_10;

BB43_8:
	sub.s32 	%r166, %r71, %r67;

BB43_10:
	setp.eq.s32	%p14, %r31, 0;
	cvt.rn.f64.s32	%fd78, %r166;
	div.rn.f64 	%fd8, %fd78, 0d4076800000000000;
	@%p14 bra 	BB43_30;
	bra.uni 	BB43_11;

BB43_30:
	fma.rn.f64 	%fd179, %fd67, %fd8, 0d3FF0000000000000;
	bra.uni 	BB43_31;

BB43_11:
	setp.eq.s32	%p15, %r31, 1;
	@%p15 bra 	BB43_16;
	bra.uni 	BB43_12;

BB43_16:
	ld.param.f64 	%fd171, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_0+16];
	mul.f64 	%fd13, %fd171, %fd8;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd13;
	}
	bfe.u32 	%r100, %r23, 20, 11;
	add.s32 	%r101, %r100, -1012;
	mov.b64 	 %rd7, %fd13;
	shl.b64 	%rd2, %rd7, %r101;
	setp.eq.s64	%p20, %rd2, -9223372036854775808;
	abs.f64 	%fd14, %fd1;
	// Callseq Start 156
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd14;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd178, [retval0+0];
	
	//{
	}// Callseq End 156
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r24}, %fd1;
	}
	setp.lt.s32	%p21, %r24, 0;
	and.pred  	%p1, %p21, %p20;
	@!%p1 bra 	BB43_18;
	bra.uni 	BB43_17;

BB43_17:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r102}, %fd178;
	}
	xor.b32  	%r103, %r102, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r104, %temp}, %fd178;
	}
	mov.b64 	%fd178, {%r104, %r103};

BB43_18:
	mov.f64 	%fd177, %fd178;
	setp.eq.f64	%p22, %fd1, 0d0000000000000000;
	@%p22 bra 	BB43_21;
	bra.uni 	BB43_19;

BB43_21:
	selp.b32	%r105, %r24, 0, %p20;
	or.b32  	%r106, %r105, 2146435072;
	setp.lt.s32	%p26, %r23, 0;
	selp.b32	%r107, %r106, %r105, %p26;
	mov.u32 	%r108, 0;
	mov.b64 	%fd177, {%r108, %r107};
	bra.uni 	BB43_22;

BB43_12:
	mov.f64 	%fd179, 0d0000000000000000;
	setp.ne.s32	%p16, %r31, 2;
	@%p16 bra 	BB43_31;

	mul.f64 	%fd9, %fd67, %fd8;
	mov.f64 	%fd80, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd81, %fd9, %fd80;
	mov.f64 	%fd82, 0d4338000000000000;
	add.rn.f64 	%fd83, %fd81, %fd82;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r20, %temp}, %fd83;
	}
	mov.f64 	%fd84, 0dC338000000000000;
	add.rn.f64 	%fd85, %fd83, %fd84;
	mov.f64 	%fd86, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd87, %fd85, %fd86, %fd9;
	mov.f64 	%fd88, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd85, %fd88, %fd87;
	mov.f64 	%fd90, 0d3E928AF3FCA213EA;
	mov.f64 	%fd91, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd92, %fd91, %fd89, %fd90;
	mov.f64 	%fd93, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd94, %fd92, %fd89, %fd93;
	mov.f64 	%fd95, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd96, %fd94, %fd89, %fd95;
	mov.f64 	%fd97, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd98, %fd96, %fd89, %fd97;
	mov.f64 	%fd99, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd100, %fd98, %fd89, %fd99;
	mov.f64 	%fd101, 0d3F81111111122322;
	fma.rn.f64 	%fd102, %fd100, %fd89, %fd101;
	mov.f64 	%fd103, 0d3FA55555555502A1;
	fma.rn.f64 	%fd104, %fd102, %fd89, %fd103;
	mov.f64 	%fd105, 0d3FC5555555555511;
	fma.rn.f64 	%fd106, %fd104, %fd89, %fd105;
	mov.f64 	%fd107, 0d3FE000000000000B;
	fma.rn.f64 	%fd108, %fd106, %fd89, %fd107;
	mov.f64 	%fd109, 0d3FF0000000000000;
	fma.rn.f64 	%fd110, %fd108, %fd89, %fd109;
	fma.rn.f64 	%fd111, %fd110, %fd89, %fd109;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r21, %temp}, %fd111;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r22}, %fd111;
	}
	shl.b32 	%r88, %r20, 20;
	add.s32 	%r89, %r22, %r88;
	mov.b64 	%fd179, {%r21, %r89};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r90}, %fd9;
	}
	mov.b32 	 %f3, %r90;
	abs.f32 	%f1, %f3;
	setp.lt.f32	%p17, %f1, 0f4086232B;
	@%p17 bra 	BB43_31;

	setp.lt.f64	%p18, %fd9, 0d0000000000000000;
	add.f64 	%fd112, %fd9, 0d7FF0000000000000;
	selp.f64	%fd179, 0d0000000000000000, %fd112, %p18;
	setp.geu.f32	%p19, %f1, 0f40874800;
	@%p19 bra 	BB43_31;

	shr.u32 	%r91, %r20, 31;
	add.s32 	%r92, %r20, %r91;
	shr.s32 	%r93, %r92, 1;
	shl.b32 	%r94, %r93, 20;
	add.s32 	%r95, %r94, %r22;
	mov.b64 	%fd113, {%r21, %r95};
	sub.s32 	%r96, %r20, %r93;
	shl.b32 	%r97, %r96, 20;
	add.s32 	%r98, %r97, 1072693248;
	mov.u32 	%r99, 0;
	mov.b64 	%fd114, {%r99, %r98};
	mul.f64 	%fd179, %fd113, %fd114;
	bra.uni 	BB43_31;

BB43_19:
	setp.gt.s32	%p23, %r24, -1;
	@%p23 bra 	BB43_22;

	cvt.rzi.f64.f64	%fd115, %fd13;
	setp.neu.f64	%p24, %fd115, %fd13;
	selp.f64	%fd177, 0dFFF8000000000000, %fd177, %p24;

BB43_22:
	mov.f64 	%fd20, %fd177;
	add.f64 	%fd21, %fd13, %fd1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r109}, %fd21;
	}
	and.b32  	%r110, %r109, 2146435072;
	setp.ne.s32	%p27, %r110, 2146435072;
	mov.f64 	%fd176, %fd20;
	@%p27 bra 	BB43_29;

	setp.gtu.f64	%p28, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd176, %fd21;
	@%p28 bra 	BB43_29;

	abs.f64 	%fd22, %fd13;
	setp.gtu.f64	%p29, %fd22, 0d7FF0000000000000;
	mov.f64 	%fd175, %fd21;
	mov.f64 	%fd176, %fd175;
	@%p29 bra 	BB43_29;

	setp.eq.f64	%p30, %fd22, 0d7FF0000000000000;
	@%p30 bra 	BB43_28;
	bra.uni 	BB43_26;

BB43_28:
	setp.eq.f64	%p32, %fd1, 0dBFF0000000000000;
	setp.gt.f64	%p33, %fd14, 0d3FF0000000000000;
	selp.b32	%r117, 2146435072, 0, %p33;
	xor.b32  	%r118, %r117, 2146435072;
	setp.lt.s32	%p34, %r23, 0;
	selp.b32	%r119, %r118, %r117, %p34;
	selp.b32	%r120, 1072693248, %r119, %p32;
	mov.u32 	%r121, 0;
	mov.b64 	%fd176, {%r121, %r120};
	bra.uni 	BB43_29;

BB43_26:
	setp.neu.f64	%p31, %fd14, 0d7FF0000000000000;
	mov.f64 	%fd176, %fd20;
	@%p31 bra 	BB43_29;

	shr.s32 	%r111, %r23, 31;
	and.b32  	%r112, %r111, -2146435072;
	add.s32 	%r113, %r112, 2146435072;
	or.b32  	%r114, %r113, -2147483648;
	selp.b32	%r115, %r114, %r113, %p1;
	mov.u32 	%r116, 0;
	mov.b64 	%fd176, {%r116, %r115};

BB43_29:
	setp.eq.f64	%p35, %fd13, 0d0000000000000000;
	setp.eq.f64	%p36, %fd1, 0d3FF0000000000000;
	or.pred  	%p37, %p36, %p35;
	selp.f64	%fd179, 0d3FF0000000000000, %fd176, %p37;

BB43_31:
	add.f64 	%fd116, %fd179, 0dBFF0000000000000;
	mul.f64 	%fd180, %fd116, 0d4059000000000000;

BB43_32:
	setp.eq.s32	%p38, %r35, 0;
	@%p38 bra 	BB43_52;
	bra.uni 	BB43_33;

BB43_52:
	fma.rn.f64 	%fd188, %fd69, %fd6, 0d3FF0000000000000;
	bra.uni 	BB43_53;

BB43_33:
	setp.eq.s32	%p39, %r35, 1;
	@%p39 bra 	BB43_38;
	bra.uni 	BB43_34;

BB43_38:
	ld.param.f64 	%fd170, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_1+8];
	mul.f64 	%fd35, %fd170, %fd6;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd35;
	}
	bfe.u32 	%r134, %r28, 20, 11;
	add.s32 	%r135, %r134, -1012;
	mov.b64 	 %rd8, %fd35;
	shl.b64 	%rd3, %rd8, %r135;
	setp.eq.s64	%p44, %rd3, -9223372036854775808;
	abs.f64 	%fd36, %fd2;
	// Callseq Start 157
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd36;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd35;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd187, [retval0+0];
	
	//{
	}// Callseq End 157
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r29}, %fd2;
	}
	setp.lt.s32	%p45, %r29, 0;
	and.pred  	%p2, %p45, %p44;
	@!%p2 bra 	BB43_40;
	bra.uni 	BB43_39;

BB43_39:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r136}, %fd187;
	}
	xor.b32  	%r137, %r136, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r138, %temp}, %fd187;
	}
	mov.b64 	%fd187, {%r138, %r137};

BB43_40:
	mov.f64 	%fd186, %fd187;
	setp.eq.f64	%p46, %fd2, 0d0000000000000000;
	@%p46 bra 	BB43_43;
	bra.uni 	BB43_41;

BB43_43:
	selp.b32	%r139, %r29, 0, %p44;
	or.b32  	%r140, %r139, 2146435072;
	setp.lt.s32	%p50, %r28, 0;
	selp.b32	%r141, %r140, %r139, %p50;
	mov.u32 	%r142, 0;
	mov.b64 	%fd186, {%r142, %r141};
	bra.uni 	BB43_44;

BB43_34:
	mov.f64 	%fd188, 0d0000000000000000;
	setp.ne.s32	%p40, %r35, 2;
	@%p40 bra 	BB43_53;

	mul.f64 	%fd31, %fd69, %fd6;
	mov.f64 	%fd118, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd119, %fd31, %fd118;
	mov.f64 	%fd120, 0d4338000000000000;
	add.rn.f64 	%fd121, %fd119, %fd120;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r25, %temp}, %fd121;
	}
	mov.f64 	%fd122, 0dC338000000000000;
	add.rn.f64 	%fd123, %fd121, %fd122;
	mov.f64 	%fd124, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd125, %fd123, %fd124, %fd31;
	mov.f64 	%fd126, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd127, %fd123, %fd126, %fd125;
	mov.f64 	%fd128, 0d3E928AF3FCA213EA;
	mov.f64 	%fd129, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd130, %fd129, %fd127, %fd128;
	mov.f64 	%fd131, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd132, %fd130, %fd127, %fd131;
	mov.f64 	%fd133, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd134, %fd132, %fd127, %fd133;
	mov.f64 	%fd135, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd136, %fd134, %fd127, %fd135;
	mov.f64 	%fd137, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd138, %fd136, %fd127, %fd137;
	mov.f64 	%fd139, 0d3F81111111122322;
	fma.rn.f64 	%fd140, %fd138, %fd127, %fd139;
	mov.f64 	%fd141, 0d3FA55555555502A1;
	fma.rn.f64 	%fd142, %fd140, %fd127, %fd141;
	mov.f64 	%fd143, 0d3FC5555555555511;
	fma.rn.f64 	%fd144, %fd142, %fd127, %fd143;
	mov.f64 	%fd145, 0d3FE000000000000B;
	fma.rn.f64 	%fd146, %fd144, %fd127, %fd145;
	mov.f64 	%fd147, 0d3FF0000000000000;
	fma.rn.f64 	%fd148, %fd146, %fd127, %fd147;
	fma.rn.f64 	%fd149, %fd148, %fd127, %fd147;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r26, %temp}, %fd149;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r27}, %fd149;
	}
	shl.b32 	%r122, %r25, 20;
	add.s32 	%r123, %r27, %r122;
	mov.b64 	%fd188, {%r26, %r123};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r124}, %fd31;
	}
	mov.b32 	 %f4, %r124;
	abs.f32 	%f2, %f4;
	setp.lt.f32	%p41, %f2, 0f4086232B;
	@%p41 bra 	BB43_53;

	setp.lt.f64	%p42, %fd31, 0d0000000000000000;
	add.f64 	%fd150, %fd31, 0d7FF0000000000000;
	selp.f64	%fd188, 0d0000000000000000, %fd150, %p42;
	setp.geu.f32	%p43, %f2, 0f40874800;
	@%p43 bra 	BB43_53;

	shr.u32 	%r125, %r25, 31;
	add.s32 	%r126, %r25, %r125;
	shr.s32 	%r127, %r126, 1;
	shl.b32 	%r128, %r127, 20;
	add.s32 	%r129, %r128, %r27;
	mov.b64 	%fd151, {%r26, %r129};
	sub.s32 	%r130, %r25, %r127;
	shl.b32 	%r131, %r130, 20;
	add.s32 	%r132, %r131, 1072693248;
	mov.u32 	%r133, 0;
	mov.b64 	%fd152, {%r133, %r132};
	mul.f64 	%fd188, %fd151, %fd152;
	bra.uni 	BB43_53;

BB43_41:
	setp.gt.s32	%p47, %r29, -1;
	@%p47 bra 	BB43_44;

	cvt.rzi.f64.f64	%fd153, %fd35;
	setp.neu.f64	%p48, %fd153, %fd35;
	selp.f64	%fd186, 0dFFF8000000000000, %fd186, %p48;

BB43_44:
	mov.f64 	%fd42, %fd186;
	add.f64 	%fd43, %fd35, %fd2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r143}, %fd43;
	}
	and.b32  	%r144, %r143, 2146435072;
	setp.ne.s32	%p51, %r144, 2146435072;
	mov.f64 	%fd185, %fd42;
	@%p51 bra 	BB43_51;

	setp.gtu.f64	%p52, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd185, %fd43;
	@%p52 bra 	BB43_51;

	abs.f64 	%fd44, %fd35;
	setp.gtu.f64	%p53, %fd44, 0d7FF0000000000000;
	mov.f64 	%fd184, %fd43;
	mov.f64 	%fd185, %fd184;
	@%p53 bra 	BB43_51;

	setp.eq.f64	%p54, %fd44, 0d7FF0000000000000;
	@%p54 bra 	BB43_50;
	bra.uni 	BB43_48;

BB43_50:
	setp.eq.f64	%p56, %fd2, 0dBFF0000000000000;
	setp.gt.f64	%p57, %fd36, 0d3FF0000000000000;
	selp.b32	%r151, 2146435072, 0, %p57;
	xor.b32  	%r152, %r151, 2146435072;
	setp.lt.s32	%p58, %r28, 0;
	selp.b32	%r153, %r152, %r151, %p58;
	selp.b32	%r154, 1072693248, %r153, %p56;
	mov.u32 	%r155, 0;
	mov.b64 	%fd185, {%r155, %r154};
	bra.uni 	BB43_51;

BB43_48:
	setp.neu.f64	%p55, %fd36, 0d7FF0000000000000;
	mov.f64 	%fd185, %fd42;
	@%p55 bra 	BB43_51;

	shr.s32 	%r145, %r28, 31;
	and.b32  	%r146, %r145, -2146435072;
	add.s32 	%r147, %r146, 2146435072;
	or.b32  	%r148, %r147, -2147483648;
	selp.b32	%r149, %r148, %r147, %p2;
	mov.u32 	%r150, 0;
	mov.b64 	%fd185, {%r150, %r149};

BB43_51:
	setp.eq.f64	%p59, %fd35, 0d0000000000000000;
	setp.eq.f64	%p60, %fd2, 0d3FF0000000000000;
	or.pred  	%p61, %p60, %p59;
	selp.f64	%fd188, 0d3FF0000000000000, %fd185, %p61;

BB43_53:
	rcp.rn.f64 	%fd51, %fd188;
	mul.f64 	%fd52, %fd180, %fd51;
	add.f64 	%fd190, %fd190, %fd52;
	@%p38 bra 	BB43_62;
	bra.uni 	BB43_54;

BB43_62:
	mul.f64 	%fd161, %fd51, %fd52;
	mul.f64 	%fd162, %fd6, %fd161;
	sub.f64 	%fd189, %fd189, %fd162;
	bra.uni 	BB43_63;

BB43_54:
	setp.eq.s32	%p63, %r35, 1;
	@%p63 bra 	BB43_61;
	bra.uni 	BB43_55;

BB43_61:
	mul.f64 	%fd158, %fd6, %fd180;
	mul.f64 	%fd159, %fd158, %fd51;
	div.rn.f64 	%fd160, %fd159, %fd2;
	sub.f64 	%fd189, %fd189, %fd160;
	bra.uni 	BB43_63;

BB43_55:
	setp.eq.s32	%p64, %r35, 2;
	@%p64 bra 	BB43_60;
	bra.uni 	BB43_56;

BB43_60:
	mul.f64 	%fd157, %fd6, %fd52;
	sub.f64 	%fd189, %fd189, %fd157;
	bra.uni 	BB43_63;

BB43_56:
	setp.ne.s32	%p65, %r35, 3;
	@%p65 bra 	BB43_63;

	setp.gtu.f64	%p66, %fd6, %fd3;
	@%p66 bra 	BB43_59;
	bra.uni 	BB43_58;

BB43_59:
	mul.f64 	%fd155, %fd6, %fd180;
	mul.f64 	%fd156, %fd155, %fd51;
	div.rn.f64 	%fd55, %fd156, %fd2;
	sub.f64 	%fd189, %fd189, %fd55;
	bra.uni 	BB43_63;

BB43_58:
	mul.f64 	%fd154, %fd51, %fd52;
	mul.f64 	%fd54, %fd6, %fd154;
	sub.f64 	%fd189, %fd189, %fd54;

BB43_63:
	ld.param.u32 	%r163, [_Z19modifiedDurationGpu15cashFlowsStruct13intRateStructb14repoDateStructS1_i_param_5];
	add.s32 	%r164, %r164, 1;
	setp.lt.s32	%p67, %r164, %r163;
	@%p67 bra 	BB43_2;

BB43_64:
	mov.f64 	%fd191, 0d0000000000000000;
	setp.eq.f64	%p68, %fd190, 0d0000000000000000;
	@%p68 bra 	BB43_66;

	neg.f64 	%fd164, %fd189;
	div.rn.f64 	%fd191, %fd164, %fd190;

BB43_66:
	st.param.f64	[func_retval0+0], %fd191;
	ret;
}

	// .globl	_Z17closeThreeArgsGpuddi
.visible .func  (.param .b32 func_retval0) _Z17closeThreeArgsGpuddi(
	.param .b64 _Z17closeThreeArgsGpuddi_param_0,
	.param .b64 _Z17closeThreeArgsGpuddi_param_1,
	.param .b32 _Z17closeThreeArgsGpuddi_param_2
)
{
	.reg .pred 	%p<3>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<3>;
	.reg .f64 	%fd<10>;


	ld.param.f64 	%fd4, [_Z17closeThreeArgsGpuddi_param_0];
	ld.param.f64 	%fd3, [_Z17closeThreeArgsGpuddi_param_1];
	ld.param.u32 	%r1, [_Z17closeThreeArgsGpuddi_param_2];
	sub.f64 	%fd5, %fd4, %fd3;
	abs.f64 	%fd1, %fd5;
	cvt.rn.f32.s32	%f1, %r1;
	mul.f32 	%f2, %f1, 0f219392EF;
	cvt.f64.f32	%fd2, %f2;
	abs.f64 	%fd6, %fd4;
	mul.f64 	%fd7, %fd2, %fd6;
	setp.gtu.f64	%p1, %fd1, %fd7;
	mov.u16 	%rs4, 0;
	@%p1 bra 	BB44_2;

	abs.f64 	%fd8, %fd3;
	mul.f64 	%fd9, %fd2, %fd8;
	setp.le.f64	%p2, %fd1, %fd9;
	selp.u16	%rs4, 1, 0, %p2;

BB44_2:
	cvt.u32.u16	%r2, %rs4;
	st.param.b32	[func_retval0+0], %r2;
	ret;
}

	// .globl	_Z16enforceBoundsGpud
.visible .func  (.param .b64 func_retval0) _Z16enforceBoundsGpud(
	.param .b64 _Z16enforceBoundsGpud_param_0
)
{
	.reg .f64 	%fd<2>;


	ld.param.f64 	%fd1, [_Z16enforceBoundsGpud_param_0];
	st.param.f64	[func_retval0+0], %fd1;
	ret;
}

	// .globl	_Z17getRepoResultsGpu12inArgsStruct13resultsStructi
.visible .entry _Z17getRepoResultsGpu12inArgsStruct13resultsStructi(
	.param .align 8 .b8 _Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0[72],
	.param .align 8 .b8 _Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1[96],
	.param .u32 _Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_2
)
{
	.local .align 8 .b8 	__local_depot46[1040];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<765>;
	.reg .b16 	%rs<97>;
	.reg .f32 	%f<16>;
	.reg .b32 	%r<2721>;
	.reg .f64 	%fd<1474>;
	.reg .b64 	%rd<939>;


	mov.u64 	%rd938, __local_depot46;
	cvta.local.u64 	%SP, %rd938;
	ld.param.u64 	%rd66, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+56];
	ld.param.u32 	%r594, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_2];
	add.u64 	%rd80, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd80;
	mov.u32 	%r595, %ntid.x;
	mov.u32 	%r596, %ctaid.x;
	mov.u32 	%r597, %tid.x;
	mad.lo.s32 	%r1, %r595, %r596, %r597;
	setp.ge.s32	%p25, %r1, %r594;
	@%p25 bra 	BB46_626;

	cvta.to.global.u64 	%rd81, %rd66;
	mul.wide.s32 	%rd82, %r1, 36;
	add.s64 	%rd83, %rd81, %rd82;
	ld.global.u32 	%r599, [%rd83+12];
	ld.global.u32 	%r2369, [%rd83+24];
	ld.global.u32 	%r2368, [%rd83+20];
	ld.global.u32 	%r2367, [%rd83+16];
	ld.global.u32 	%r5, [%rd83+28];
	mov.u32 	%r2370, 1;
	setp.le.s32	%p26, %r5, %r599;
	@%p26 bra 	BB46_15;

	mov.u32 	%r2364, %r2369;
	mov.u32 	%r2362, %r2368;
	mov.u32 	%r2370, 1;
	mov.u32 	%r2363, %r2367;

BB46_3:
	add.s32 	%r2363, %r2363, -6;
	setp.lt.s32	%p27, %r2363, 13;
	@%p27 bra 	BB46_5;

BB46_4:
	add.s32 	%r2364, %r2364, 1;
	add.s32 	%r2363, %r2363, -12;
	setp.gt.s32	%p28, %r2363, 12;
	@%p28 bra 	BB46_4;

BB46_5:
	setp.gt.s32	%p29, %r2363, 0;
	@%p29 bra 	BB46_7;

BB46_6:
	add.s32 	%r2364, %r2364, -1;
	add.s32 	%r2363, %r2363, 12;
	setp.lt.s32	%p30, %r2363, 1;
	@%p30 bra 	BB46_6;

BB46_7:
	add.u64 	%rd84, %SP, 556;
	cvta.to.local.u64 	%rd85, %rd84;
	add.u64 	%rd86, %SP, 504;
	cvta.to.local.u64 	%rd87, %rd86;
	mov.u64 	%rd90, 0;
	st.local.u8 	[%rd85+7], %rd90;
	st.local.u8 	[%rd85+6], %rd90;
	st.local.u8 	[%rd85+5], %rd90;
	mov.u64 	%rd91, 1;
	st.local.u8 	[%rd85+4], %rd91;
	st.local.u8 	[%rd85+3], %rd90;
	st.local.u8 	[%rd85+2], %rd90;
	st.local.u8 	[%rd85+1], %rd90;
	st.local.u8 	[%rd85], %rd91;
	st.local.u8 	[%rd85+15], %rd90;
	st.local.u8 	[%rd85+14], %rd90;
	st.local.u8 	[%rd85+13], %rd90;
	st.local.u8 	[%rd85+12], %rd91;
	st.local.u8 	[%rd85+11], %rd90;
	st.local.u8 	[%rd85+10], %rd90;
	st.local.u8 	[%rd85+9], %rd90;
	st.local.u8 	[%rd85+8], %rd91;
	st.local.u8 	[%rd85+23], %rd90;
	st.local.u8 	[%rd85+22], %rd90;
	st.local.u8 	[%rd85+21], %rd90;
	st.local.u8 	[%rd85+20], %rd91;
	st.local.u8 	[%rd85+19], %rd90;
	st.local.u8 	[%rd85+18], %rd90;
	st.local.u8 	[%rd85+17], %rd90;
	st.local.u8 	[%rd85+16], %rd91;
	st.local.u8 	[%rd85+31], %rd90;
	st.local.u8 	[%rd85+30], %rd90;
	st.local.u8 	[%rd85+29], %rd90;
	st.local.u8 	[%rd85+28], %rd91;
	st.local.u8 	[%rd85+27], %rd90;
	st.local.u8 	[%rd85+26], %rd90;
	st.local.u8 	[%rd85+25], %rd90;
	st.local.u8 	[%rd85+24], %rd91;
	st.local.u8 	[%rd85+39], %rd90;
	st.local.u8 	[%rd85+38], %rd90;
	st.local.u8 	[%rd85+37], %rd90;
	st.local.u8 	[%rd85+36], %rd91;
	st.local.u8 	[%rd85+35], %rd90;
	st.local.u8 	[%rd85+34], %rd90;
	st.local.u8 	[%rd85+33], %rd90;
	st.local.u8 	[%rd85+32], %rd91;
	st.local.u8 	[%rd85+47], %rd90;
	st.local.u8 	[%rd85+46], %rd90;
	st.local.u8 	[%rd85+45], %rd90;
	st.local.u8 	[%rd85+44], %rd91;
	st.local.u8 	[%rd85+43], %rd90;
	st.local.u8 	[%rd85+42], %rd90;
	st.local.u8 	[%rd85+41], %rd90;
	st.local.u8 	[%rd85+40], %rd91;
	st.local.u8 	[%rd85+55], %rd90;
	st.local.u8 	[%rd85+54], %rd90;
	st.local.u8 	[%rd85+53], %rd90;
	st.local.u8 	[%rd85+52], %rd91;
	st.local.u8 	[%rd85+51], %rd90;
	st.local.u8 	[%rd85+50], %rd90;
	st.local.u8 	[%rd85+49], %rd90;
	st.local.u8 	[%rd85+48], %rd91;
	st.local.u8 	[%rd85+63], %rd90;
	st.local.u8 	[%rd85+62], %rd90;
	st.local.u8 	[%rd85+61], %rd90;
	st.local.u8 	[%rd85+60], %rd91;
	st.local.u8 	[%rd85+59], %rd90;
	st.local.u8 	[%rd85+58], %rd90;
	st.local.u8 	[%rd85+57], %rd90;
	st.local.u8 	[%rd85+56], %rd91;
	st.local.u8 	[%rd85+71], %rd90;
	st.local.u8 	[%rd85+70], %rd90;
	st.local.u8 	[%rd85+69], %rd90;
	st.local.u8 	[%rd85+68], %rd91;
	st.local.u8 	[%rd85+67], %rd90;
	st.local.u8 	[%rd85+66], %rd90;
	st.local.u8 	[%rd85+65], %rd90;
	st.local.u8 	[%rd85+64], %rd91;
	st.local.u8 	[%rd85+79], %rd90;
	st.local.u8 	[%rd85+78], %rd90;
	st.local.u8 	[%rd85+77], %rd90;
	st.local.u8 	[%rd85+76], %rd91;
	st.local.u8 	[%rd85+75], %rd90;
	st.local.u8 	[%rd85+74], %rd90;
	st.local.u8 	[%rd85+73], %rd90;
	st.local.u8 	[%rd85+72], %rd91;
	st.local.u8 	[%rd85+87], %rd90;
	st.local.u8 	[%rd85+86], %rd90;
	st.local.u8 	[%rd85+85], %rd90;
	st.local.u8 	[%rd85+84], %rd91;
	st.local.u8 	[%rd85+83], %rd90;
	st.local.u8 	[%rd85+82], %rd90;
	st.local.u8 	[%rd85+81], %rd90;
	st.local.u8 	[%rd85+80], %rd91;
	st.local.u8 	[%rd85+95], %rd90;
	st.local.u8 	[%rd85+94], %rd90;
	st.local.u8 	[%rd85+93], %rd90;
	st.local.u8 	[%rd85+92], %rd91;
	st.local.u8 	[%rd85+91], %rd90;
	st.local.u8 	[%rd85+90], %rd90;
	st.local.u8 	[%rd85+89], %rd90;
	st.local.u8 	[%rd85+88], %rd91;
	st.local.u8 	[%rd85+103], %rd90;
	st.local.u8 	[%rd85+102], %rd90;
	st.local.u8 	[%rd85+101], %rd90;
	st.local.u8 	[%rd85+100], %rd91;
	st.local.u8 	[%rd85+99], %rd90;
	st.local.u8 	[%rd85+98], %rd90;
	st.local.u8 	[%rd85+97], %rd90;
	st.local.u8 	[%rd85+96], %rd91;
	st.local.u8 	[%rd85+111], %rd90;
	st.local.u8 	[%rd85+110], %rd90;
	st.local.u8 	[%rd85+109], %rd90;
	st.local.u8 	[%rd85+108], %rd91;
	st.local.u8 	[%rd85+107], %rd90;
	st.local.u8 	[%rd85+106], %rd90;
	st.local.u8 	[%rd85+105], %rd90;
	st.local.u8 	[%rd85+104], %rd91;
	st.local.u8 	[%rd85+119], %rd90;
	st.local.u8 	[%rd85+118], %rd90;
	st.local.u8 	[%rd85+117], %rd90;
	st.local.u8 	[%rd85+116], %rd91;
	st.local.u8 	[%rd85+115], %rd90;
	st.local.u8 	[%rd85+114], %rd90;
	st.local.u8 	[%rd85+113], %rd90;
	st.local.u8 	[%rd85+112], %rd91;
	mov.u16 	%rs33, 1;
	st.local.u8 	[%rd85+120], %rs33;
	add.s32 	%r26, %r2364, -1900;
	cvt.s64.s32	%rd92, %r26;
	add.s64 	%rd93, %rd85, %rd92;
	ld.local.u8 	%rs34, [%rd93];
	mov.u32 	%r601, 31;
	st.local.u32 	[%rd87], %r601;
	mov.u32 	%r602, 28;
	st.local.u32 	[%rd87+4], %r602;
	st.local.u32 	[%rd87+8], %r601;
	mov.u32 	%r603, 30;
	st.local.u32 	[%rd87+12], %r603;
	st.local.u32 	[%rd87+16], %r601;
	st.local.u32 	[%rd87+20], %r603;
	st.local.u32 	[%rd87+24], %r601;
	st.local.u32 	[%rd87+28], %r601;
	st.local.u32 	[%rd87+32], %r603;
	st.local.u32 	[%rd87+36], %r601;
	st.local.u32 	[%rd87+40], %r603;
	st.local.u32 	[%rd87+44], %r601;
	mov.u64 	%rd94, 29;
	st.local.u32 	[%rd85+4], %rd94;
	mov.u64 	%rd95, 31;
	st.local.u32 	[%rd85], %rd95;
	mov.u64 	%rd96, 30;
	st.local.u32 	[%rd85+12], %rd96;
	st.local.u32 	[%rd85+8], %rd95;
	st.local.u32 	[%rd85+20], %rd96;
	st.local.u32 	[%rd85+16], %rd95;
	st.local.u32 	[%rd85+28], %rd95;
	st.local.u32 	[%rd85+24], %rd95;
	st.local.u32 	[%rd85+36], %rd95;
	st.local.u32 	[%rd85+32], %rd96;
	st.local.u32 	[%rd85+44], %rd95;
	st.local.u32 	[%rd85+40], %rd96;
	setp.eq.s16	%p31, %rs34, 0;
	@%p31 bra 	BB46_9;
	bra.uni 	BB46_8;

BB46_9:
	add.s32 	%r605, %r2363, -1;
	mul.wide.s32 	%rd103, %r605, 4;
	add.s64 	%rd104, %rd87, %rd103;
	ld.local.u32 	%r2365, [%rd104];
	bra.uni 	BB46_10;

BB46_8:
	add.s32 	%r604, %r2363, -1;
	mul.wide.s32 	%rd99, %r604, 4;
	add.s64 	%rd100, %rd85, %rd99;
	ld.local.u32 	%r2365, [%rd100];

BB46_10:
	min.s32 	%r2362, %r2365, %r2362;
	st.local.u8 	[%rd85+7], %rd90;
	st.local.u8 	[%rd85+6], %rd90;
	st.local.u8 	[%rd85+5], %rd90;
	st.local.u8 	[%rd85+4], %rd91;
	st.local.u8 	[%rd85+3], %rd90;
	st.local.u8 	[%rd85+2], %rd90;
	st.local.u8 	[%rd85+1], %rd90;
	st.local.u8 	[%rd85], %rd91;
	st.local.u8 	[%rd85+15], %rd90;
	st.local.u8 	[%rd85+14], %rd90;
	st.local.u8 	[%rd85+13], %rd90;
	st.local.u8 	[%rd85+12], %rd91;
	st.local.u8 	[%rd85+11], %rd90;
	st.local.u8 	[%rd85+10], %rd90;
	st.local.u8 	[%rd85+9], %rd90;
	st.local.u8 	[%rd85+8], %rd91;
	st.local.u8 	[%rd85+23], %rd90;
	st.local.u8 	[%rd85+22], %rd90;
	st.local.u8 	[%rd85+21], %rd90;
	st.local.u8 	[%rd85+20], %rd91;
	st.local.u8 	[%rd85+19], %rd90;
	st.local.u8 	[%rd85+18], %rd90;
	st.local.u8 	[%rd85+17], %rd90;
	st.local.u8 	[%rd85+16], %rd91;
	st.local.u8 	[%rd85+31], %rd90;
	st.local.u8 	[%rd85+30], %rd90;
	st.local.u8 	[%rd85+29], %rd90;
	st.local.u8 	[%rd85+28], %rd91;
	st.local.u8 	[%rd85+27], %rd90;
	st.local.u8 	[%rd85+26], %rd90;
	st.local.u8 	[%rd85+25], %rd90;
	st.local.u8 	[%rd85+24], %rd91;
	st.local.u8 	[%rd85+39], %rd90;
	st.local.u8 	[%rd85+38], %rd90;
	st.local.u8 	[%rd85+37], %rd90;
	st.local.u8 	[%rd85+36], %rd91;
	st.local.u8 	[%rd85+35], %rd90;
	st.local.u8 	[%rd85+34], %rd90;
	st.local.u8 	[%rd85+33], %rd90;
	st.local.u8 	[%rd85+32], %rd91;
	st.local.u8 	[%rd85+47], %rd90;
	st.local.u8 	[%rd85+46], %rd90;
	st.local.u8 	[%rd85+45], %rd90;
	st.local.u8 	[%rd85+44], %rd91;
	st.local.u8 	[%rd85+43], %rd90;
	st.local.u8 	[%rd85+42], %rd90;
	st.local.u8 	[%rd85+41], %rd90;
	st.local.u8 	[%rd85+40], %rd91;
	st.local.u8 	[%rd85+55], %rd90;
	st.local.u8 	[%rd85+54], %rd90;
	st.local.u8 	[%rd85+53], %rd90;
	st.local.u8 	[%rd85+52], %rd91;
	st.local.u8 	[%rd85+51], %rd90;
	st.local.u8 	[%rd85+50], %rd90;
	st.local.u8 	[%rd85+49], %rd90;
	st.local.u8 	[%rd85+48], %rd91;
	st.local.u8 	[%rd85+63], %rd90;
	st.local.u8 	[%rd85+62], %rd90;
	st.local.u8 	[%rd85+61], %rd90;
	st.local.u8 	[%rd85+60], %rd91;
	st.local.u8 	[%rd85+59], %rd90;
	st.local.u8 	[%rd85+58], %rd90;
	st.local.u8 	[%rd85+57], %rd90;
	st.local.u8 	[%rd85+56], %rd91;
	st.local.u8 	[%rd85+71], %rd90;
	st.local.u8 	[%rd85+70], %rd90;
	st.local.u8 	[%rd85+69], %rd90;
	st.local.u8 	[%rd85+68], %rd91;
	st.local.u8 	[%rd85+67], %rd90;
	st.local.u8 	[%rd85+66], %rd90;
	st.local.u8 	[%rd85+65], %rd90;
	st.local.u8 	[%rd85+64], %rd91;
	st.local.u8 	[%rd85+79], %rd90;
	st.local.u8 	[%rd85+78], %rd90;
	st.local.u8 	[%rd85+77], %rd90;
	st.local.u8 	[%rd85+76], %rd91;
	st.local.u8 	[%rd85+75], %rd90;
	st.local.u8 	[%rd85+74], %rd90;
	st.local.u8 	[%rd85+73], %rd90;
	st.local.u8 	[%rd85+72], %rd91;
	st.local.u8 	[%rd85+87], %rd90;
	st.local.u8 	[%rd85+86], %rd90;
	st.local.u8 	[%rd85+85], %rd90;
	st.local.u8 	[%rd85+84], %rd91;
	st.local.u8 	[%rd85+83], %rd90;
	st.local.u8 	[%rd85+82], %rd90;
	st.local.u8 	[%rd85+81], %rd90;
	st.local.u8 	[%rd85+80], %rd91;
	st.local.u8 	[%rd85+95], %rd90;
	st.local.u8 	[%rd85+94], %rd90;
	st.local.u8 	[%rd85+93], %rd90;
	st.local.u8 	[%rd85+92], %rd91;
	st.local.u8 	[%rd85+91], %rd90;
	st.local.u8 	[%rd85+90], %rd90;
	st.local.u8 	[%rd85+89], %rd90;
	st.local.u8 	[%rd85+88], %rd91;
	st.local.u8 	[%rd85+103], %rd90;
	st.local.u8 	[%rd85+102], %rd90;
	st.local.u8 	[%rd85+101], %rd90;
	st.local.u8 	[%rd85+100], %rd91;
	st.local.u8 	[%rd85+99], %rd90;
	st.local.u8 	[%rd85+98], %rd90;
	st.local.u8 	[%rd85+97], %rd90;
	st.local.u8 	[%rd85+96], %rd91;
	st.local.u8 	[%rd85+111], %rd90;
	st.local.u8 	[%rd85+110], %rd90;
	st.local.u8 	[%rd85+109], %rd90;
	st.local.u8 	[%rd85+108], %rd91;
	st.local.u8 	[%rd85+107], %rd90;
	st.local.u8 	[%rd85+106], %rd90;
	st.local.u8 	[%rd85+105], %rd90;
	st.local.u8 	[%rd85+104], %rd91;
	st.local.u8 	[%rd85+119], %rd90;
	st.local.u8 	[%rd85+118], %rd90;
	st.local.u8 	[%rd85+117], %rd90;
	st.local.u8 	[%rd85+116], %rd91;
	st.local.u8 	[%rd85+115], %rd90;
	st.local.u8 	[%rd85+114], %rd90;
	st.local.u8 	[%rd85+113], %rd90;
	st.local.u8 	[%rd85+112], %rd91;
	st.local.u8 	[%rd85+120], %rs33;
	ld.local.u8 	%rs36, [%rd93];
	mov.u32 	%r606, 0;
	st.local.u32 	[%rd87], %r606;
	st.local.u32 	[%rd87+4], %r601;
	mov.u32 	%r608, 59;
	st.local.u32 	[%rd87+8], %r608;
	mov.u32 	%r609, 90;
	st.local.u32 	[%rd87+12], %r609;
	mov.u32 	%r610, 120;
	st.local.u32 	[%rd87+16], %r610;
	mov.u32 	%r611, 151;
	st.local.u32 	[%rd87+20], %r611;
	mov.u32 	%r612, 181;
	st.local.u32 	[%rd87+24], %r612;
	mov.u32 	%r613, 212;
	st.local.u32 	[%rd87+28], %r613;
	mov.u32 	%r614, 243;
	st.local.u32 	[%rd87+32], %r614;
	mov.u32 	%r615, 273;
	st.local.u32 	[%rd87+36], %r615;
	mov.u32 	%r616, 304;
	st.local.u32 	[%rd87+40], %r616;
	mov.u32 	%r617, 334;
	st.local.u32 	[%rd87+44], %r617;
	mov.u32 	%r618, 365;
	st.local.u32 	[%rd87+48], %r618;
	st.local.u32 	[%rd85+4], %rd95;
	st.local.u32 	[%rd85], %rd90;
	mov.u64 	%rd115, 91;
	st.local.u32 	[%rd85+12], %rd115;
	mov.u64 	%rd116, 60;
	st.local.u32 	[%rd85+8], %rd116;
	mov.u64 	%rd117, 152;
	st.local.u32 	[%rd85+20], %rd117;
	mov.u64 	%rd118, 121;
	st.local.u32 	[%rd85+16], %rd118;
	mov.u64 	%rd119, 213;
	st.local.u32 	[%rd85+28], %rd119;
	mov.u64 	%rd120, 182;
	st.local.u32 	[%rd85+24], %rd120;
	mov.u64 	%rd121, 274;
	st.local.u32 	[%rd85+36], %rd121;
	mov.u64 	%rd122, 244;
	st.local.u32 	[%rd85+32], %rd122;
	mov.u64 	%rd123, 335;
	st.local.u32 	[%rd85+44], %rd123;
	mov.u64 	%rd124, 305;
	st.local.u32 	[%rd85+40], %rd124;
	mov.u32 	%r619, 366;
	st.local.u32 	[%rd85+48], %r619;
	setp.eq.s16	%p32, %rs36, 0;
	@%p32 bra 	BB46_12;
	bra.uni 	BB46_11;

BB46_12:
	add.s32 	%r621, %r2363, -1;
	mul.wide.s32 	%rd131, %r621, 4;
	add.s64 	%rd132, %rd87, %rd131;
	ld.local.u32 	%r2366, [%rd132];
	bra.uni 	BB46_13;

BB46_11:
	add.s32 	%r620, %r2363, -1;
	mul.wide.s32 	%rd127, %r620, 4;
	add.s64 	%rd128, %rd85, %rd127;
	ld.local.u32 	%r2366, [%rd128];

BB46_13:
	mov.u64 	%rd135, 366;
	st.local.u32 	[%rd85+4], %rd135;
	st.local.u32 	[%rd85], %rd90;
	mov.u64 	%rd137, 1096;
	st.local.u32 	[%rd85+12], %rd137;
	mov.u64 	%rd138, 731;
	st.local.u32 	[%rd85+8], %rd138;
	mov.u64 	%rd139, 1827;
	st.local.u32 	[%rd85+20], %rd139;
	mov.u64 	%rd140, 1461;
	st.local.u32 	[%rd85+16], %rd140;
	mov.u64 	%rd141, 2557;
	st.local.u32 	[%rd85+28], %rd141;
	mov.u64 	%rd142, 2192;
	st.local.u32 	[%rd85+24], %rd142;
	mov.u64 	%rd143, 3288;
	st.local.u32 	[%rd85+36], %rd143;
	mov.u64 	%rd144, 2922;
	st.local.u32 	[%rd85+32], %rd144;
	mov.u64 	%rd145, 4018;
	st.local.u32 	[%rd85+44], %rd145;
	mov.u64 	%rd146, 3653;
	st.local.u32 	[%rd85+40], %rd146;
	mov.u64 	%rd147, 4749;
	st.local.u32 	[%rd85+52], %rd147;
	mov.u64 	%rd148, 4383;
	st.local.u32 	[%rd85+48], %rd148;
	mov.u64 	%rd149, 5479;
	st.local.u32 	[%rd85+60], %rd149;
	mov.u64 	%rd150, 5114;
	st.local.u32 	[%rd85+56], %rd150;
	mov.u64 	%rd151, 6210;
	st.local.u32 	[%rd85+68], %rd151;
	mov.u64 	%rd152, 5844;
	st.local.u32 	[%rd85+64], %rd152;
	mov.u64 	%rd153, 6940;
	st.local.u32 	[%rd85+76], %rd153;
	mov.u64 	%rd154, 6575;
	st.local.u32 	[%rd85+72], %rd154;
	mov.u64 	%rd155, 7671;
	st.local.u32 	[%rd85+84], %rd155;
	mov.u64 	%rd156, 7305;
	st.local.u32 	[%rd85+80], %rd156;
	mov.u64 	%rd157, 8401;
	st.local.u32 	[%rd85+92], %rd157;
	mov.u64 	%rd158, 8036;
	st.local.u32 	[%rd85+88], %rd158;
	mov.u64 	%rd159, 9132;
	st.local.u32 	[%rd85+100], %rd159;
	mov.u64 	%rd160, 8766;
	st.local.u32 	[%rd85+96], %rd160;
	mov.u64 	%rd161, 9862;
	st.local.u32 	[%rd85+108], %rd161;
	mov.u64 	%rd162, 9497;
	st.local.u32 	[%rd85+104], %rd162;
	mov.u64 	%rd163, 10593;
	st.local.u32 	[%rd85+116], %rd163;
	mov.u64 	%rd164, 10227;
	st.local.u32 	[%rd85+112], %rd164;
	mov.u64 	%rd165, 11323;
	st.local.u32 	[%rd85+124], %rd165;
	mov.u64 	%rd166, 10958;
	st.local.u32 	[%rd85+120], %rd166;
	mov.u64 	%rd167, 12054;
	st.local.u32 	[%rd85+132], %rd167;
	mov.u64 	%rd168, 11688;
	st.local.u32 	[%rd85+128], %rd168;
	mov.u64 	%rd169, 12784;
	st.local.u32 	[%rd85+140], %rd169;
	mov.u64 	%rd170, 12419;
	st.local.u32 	[%rd85+136], %rd170;
	mov.u64 	%rd171, 13515;
	st.local.u32 	[%rd85+148], %rd171;
	mov.u64 	%rd172, 13149;
	st.local.u32 	[%rd85+144], %rd172;
	mov.u64 	%rd173, 14245;
	st.local.u32 	[%rd85+156], %rd173;
	mov.u64 	%rd174, 13880;
	st.local.u32 	[%rd85+152], %rd174;
	mov.u64 	%rd175, 14976;
	st.local.u32 	[%rd85+164], %rd175;
	mov.u64 	%rd176, 14610;
	st.local.u32 	[%rd85+160], %rd176;
	mov.u64 	%rd177, 15706;
	st.local.u32 	[%rd85+172], %rd177;
	mov.u64 	%rd178, 15341;
	st.local.u32 	[%rd85+168], %rd178;
	mov.u64 	%rd179, 16437;
	st.local.u32 	[%rd85+180], %rd179;
	mov.u64 	%rd180, 16071;
	st.local.u32 	[%rd85+176], %rd180;
	mov.u64 	%rd181, 17167;
	st.local.u32 	[%rd85+188], %rd181;
	mov.u64 	%rd182, 16802;
	st.local.u32 	[%rd85+184], %rd182;
	mov.u64 	%rd183, 17898;
	st.local.u32 	[%rd85+196], %rd183;
	mov.u64 	%rd184, 17532;
	st.local.u32 	[%rd85+192], %rd184;
	mov.u64 	%rd185, 18628;
	st.local.u32 	[%rd85+204], %rd185;
	mov.u64 	%rd186, 18263;
	st.local.u32 	[%rd85+200], %rd186;
	mov.u64 	%rd187, 19359;
	st.local.u32 	[%rd85+212], %rd187;
	mov.u64 	%rd188, 18993;
	st.local.u32 	[%rd85+208], %rd188;
	mov.u64 	%rd189, 20089;
	st.local.u32 	[%rd85+220], %rd189;
	mov.u64 	%rd190, 19724;
	st.local.u32 	[%rd85+216], %rd190;
	mov.u64 	%rd191, 20820;
	st.local.u32 	[%rd85+228], %rd191;
	mov.u64 	%rd192, 20454;
	st.local.u32 	[%rd85+224], %rd192;
	mov.u64 	%rd193, 21550;
	st.local.u32 	[%rd85+236], %rd193;
	mov.u64 	%rd194, 21185;
	st.local.u32 	[%rd85+232], %rd194;
	mov.u64 	%rd195, 22281;
	st.local.u32 	[%rd85+244], %rd195;
	mov.u64 	%rd196, 21915;
	st.local.u32 	[%rd85+240], %rd196;
	mov.u64 	%rd197, 23011;
	st.local.u32 	[%rd85+252], %rd197;
	mov.u64 	%rd198, 22646;
	st.local.u32 	[%rd85+248], %rd198;
	mov.u64 	%rd199, 23742;
	st.local.u32 	[%rd85+260], %rd199;
	mov.u64 	%rd200, 23376;
	st.local.u32 	[%rd85+256], %rd200;
	mov.u64 	%rd201, 24472;
	st.local.u32 	[%rd85+268], %rd201;
	mov.u64 	%rd202, 24107;
	st.local.u32 	[%rd85+264], %rd202;
	mov.u64 	%rd203, 25203;
	st.local.u32 	[%rd85+276], %rd203;
	mov.u64 	%rd204, 24837;
	st.local.u32 	[%rd85+272], %rd204;
	mov.u64 	%rd205, 25933;
	st.local.u32 	[%rd85+284], %rd205;
	mov.u64 	%rd206, 25568;
	st.local.u32 	[%rd85+280], %rd206;
	mov.u64 	%rd207, 26664;
	st.local.u32 	[%rd85+292], %rd207;
	mov.u64 	%rd208, 26298;
	st.local.u32 	[%rd85+288], %rd208;
	mov.u64 	%rd209, 27394;
	st.local.u32 	[%rd85+300], %rd209;
	mov.u64 	%rd210, 27029;
	st.local.u32 	[%rd85+296], %rd210;
	mov.u64 	%rd211, 28125;
	st.local.u32 	[%rd85+308], %rd211;
	mov.u64 	%rd212, 27759;
	st.local.u32 	[%rd85+304], %rd212;
	mov.u64 	%rd213, 28855;
	st.local.u32 	[%rd85+316], %rd213;
	mov.u64 	%rd214, 28490;
	st.local.u32 	[%rd85+312], %rd214;
	mov.u64 	%rd215, 29586;
	st.local.u32 	[%rd85+324], %rd215;
	mov.u64 	%rd216, 29220;
	st.local.u32 	[%rd85+320], %rd216;
	mov.u64 	%rd217, 30316;
	st.local.u32 	[%rd85+332], %rd217;
	mov.u64 	%rd218, 29951;
	st.local.u32 	[%rd85+328], %rd218;
	mov.u64 	%rd219, 31047;
	st.local.u32 	[%rd85+340], %rd219;
	mov.u64 	%rd220, 30681;
	st.local.u32 	[%rd85+336], %rd220;
	mov.u64 	%rd221, 31777;
	st.local.u32 	[%rd85+348], %rd221;
	mov.u64 	%rd222, 31412;
	st.local.u32 	[%rd85+344], %rd222;
	mov.u64 	%rd223, 32508;
	st.local.u32 	[%rd85+356], %rd223;
	mov.u64 	%rd224, 32142;
	st.local.u32 	[%rd85+352], %rd224;
	mov.u64 	%rd225, 33238;
	st.local.u32 	[%rd85+364], %rd225;
	mov.u64 	%rd226, 32873;
	st.local.u32 	[%rd85+360], %rd226;
	mov.u64 	%rd227, 33969;
	st.local.u32 	[%rd85+372], %rd227;
	mov.u64 	%rd228, 33603;
	st.local.u32 	[%rd85+368], %rd228;
	mov.u64 	%rd229, 34699;
	st.local.u32 	[%rd85+380], %rd229;
	mov.u64 	%rd230, 34334;
	st.local.u32 	[%rd85+376], %rd230;
	mov.u64 	%rd231, 35430;
	st.local.u32 	[%rd85+388], %rd231;
	mov.u64 	%rd232, 35064;
	st.local.u32 	[%rd85+384], %rd232;
	mov.u64 	%rd233, 36160;
	st.local.u32 	[%rd85+396], %rd233;
	mov.u64 	%rd234, 35795;
	st.local.u32 	[%rd85+392], %rd234;
	mov.u64 	%rd235, 36891;
	st.local.u32 	[%rd85+404], %rd235;
	mov.u64 	%rd236, 36525;
	st.local.u32 	[%rd85+400], %rd236;
	mov.u64 	%rd237, 37621;
	st.local.u32 	[%rd85+412], %rd237;
	mov.u64 	%rd238, 37256;
	st.local.u32 	[%rd85+408], %rd238;
	mov.u64 	%rd239, 38352;
	st.local.u32 	[%rd85+420], %rd239;
	mov.u64 	%rd240, 37986;
	st.local.u32 	[%rd85+416], %rd240;
	mov.u64 	%rd241, 39082;
	st.local.u32 	[%rd85+428], %rd241;
	mov.u64 	%rd242, 38717;
	st.local.u32 	[%rd85+424], %rd242;
	mov.u64 	%rd243, 39813;
	st.local.u32 	[%rd85+436], %rd243;
	mov.u64 	%rd244, 39447;
	st.local.u32 	[%rd85+432], %rd244;
	mov.u64 	%rd245, 40543;
	st.local.u32 	[%rd85+444], %rd245;
	mov.u64 	%rd246, 40178;
	st.local.u32 	[%rd85+440], %rd246;
	mov.u64 	%rd247, 41274;
	st.local.u32 	[%rd85+452], %rd247;
	mov.u64 	%rd248, 40908;
	st.local.u32 	[%rd85+448], %rd248;
	mov.u64 	%rd249, 42004;
	st.local.u32 	[%rd85+460], %rd249;
	mov.u64 	%rd250, 41639;
	st.local.u32 	[%rd85+456], %rd250;
	mov.u64 	%rd251, 42735;
	st.local.u32 	[%rd85+468], %rd251;
	mov.u64 	%rd252, 42369;
	st.local.u32 	[%rd85+464], %rd252;
	st.local.u32 	[%rd85+476], %rd251;
	mov.u64 	%rd253, 43100;
	st.local.u32 	[%rd85+472], %rd253;
	mov.u32 	%r622, 43830;
	st.local.u32 	[%rd85+480], %r622;
	shl.b64 	%rd254, %rd92, 2;
	add.s64 	%rd255, %rd85, %rd254;
	ld.local.u32 	%r623, [%rd255];
	add.s32 	%r624, %r2366, %r2362;
	add.s32 	%r625, %r624, %r623;
	add.s32 	%r2370, %r2370, 1;
	ld.global.u32 	%r630, [%rd83+12];
	setp.gt.s32	%p33, %r625, %r630;
	@%p33 bra 	BB46_3;

	ld.global.u32 	%r2369, [%rd83+24];
	ld.global.u32 	%r2368, [%rd83+20];
	ld.global.u32 	%r2367, [%rd83+16];

BB46_15:
	ld.global.f32 	%f8, [%rd83+32];
	cvt.f64.f32	%fd1, %f8;
	mad.lo.s32 	%r639, %r2370, -6, %r2367;
	mov.u32 	%r2391, %r2369;
	add.s32 	%r2371, %r639, 6;
	setp.lt.s32	%p34, %r2371, 13;
	@%p34 bra 	BB46_18;

	mov.u32 	%r2392, %r2391;

BB46_17:
	add.s32 	%r2392, %r2392, 1;
	add.s32 	%r2371, %r2371, -12;
	setp.gt.s32	%p35, %r2371, 12;
	mov.u32 	%r2391, %r2392;
	@%p35 bra 	BB46_17;

BB46_18:
	mov.u32 	%r2389, %r2391;
	setp.gt.s32	%p36, %r2371, 0;
	@%p36 bra 	BB46_21;

	mov.u32 	%r2390, %r2389;

BB46_20:
	add.s32 	%r2390, %r2390, -1;
	add.s32 	%r2371, %r2371, 12;
	setp.lt.s32	%p37, %r2371, 1;
	mov.u32 	%r2389, %r2390;
	@%p37 bra 	BB46_20;

BB46_21:
	mov.u32 	%r56, %r2389;
	add.u64 	%rd265, %SP, 556;
	cvta.to.local.u64 	%rd266, %rd265;
	mov.u64 	%rd267, 0;
	st.local.u8 	[%rd266+7], %rd267;
	st.local.u8 	[%rd266+6], %rd267;
	st.local.u8 	[%rd266+5], %rd267;
	mov.u64 	%rd268, 1;
	st.local.u8 	[%rd266+4], %rd268;
	st.local.u8 	[%rd266+3], %rd267;
	st.local.u8 	[%rd266+2], %rd267;
	st.local.u8 	[%rd266+1], %rd267;
	st.local.u8 	[%rd266], %rd268;
	st.local.u8 	[%rd266+15], %rd267;
	st.local.u8 	[%rd266+14], %rd267;
	st.local.u8 	[%rd266+13], %rd267;
	st.local.u8 	[%rd266+12], %rd268;
	st.local.u8 	[%rd266+11], %rd267;
	st.local.u8 	[%rd266+10], %rd267;
	st.local.u8 	[%rd266+9], %rd267;
	st.local.u8 	[%rd266+8], %rd268;
	st.local.u8 	[%rd266+23], %rd267;
	st.local.u8 	[%rd266+22], %rd267;
	st.local.u8 	[%rd266+21], %rd267;
	st.local.u8 	[%rd266+20], %rd268;
	st.local.u8 	[%rd266+19], %rd267;
	st.local.u8 	[%rd266+18], %rd267;
	st.local.u8 	[%rd266+17], %rd267;
	st.local.u8 	[%rd266+16], %rd268;
	st.local.u8 	[%rd266+31], %rd267;
	st.local.u8 	[%rd266+30], %rd267;
	st.local.u8 	[%rd266+29], %rd267;
	st.local.u8 	[%rd266+28], %rd268;
	st.local.u8 	[%rd266+27], %rd267;
	st.local.u8 	[%rd266+26], %rd267;
	st.local.u8 	[%rd266+25], %rd267;
	st.local.u8 	[%rd266+24], %rd268;
	st.local.u8 	[%rd266+39], %rd267;
	st.local.u8 	[%rd266+38], %rd267;
	st.local.u8 	[%rd266+37], %rd267;
	st.local.u8 	[%rd266+36], %rd268;
	st.local.u8 	[%rd266+35], %rd267;
	st.local.u8 	[%rd266+34], %rd267;
	st.local.u8 	[%rd266+33], %rd267;
	st.local.u8 	[%rd266+32], %rd268;
	st.local.u8 	[%rd266+47], %rd267;
	st.local.u8 	[%rd266+46], %rd267;
	st.local.u8 	[%rd266+45], %rd267;
	st.local.u8 	[%rd266+44], %rd268;
	st.local.u8 	[%rd266+43], %rd267;
	st.local.u8 	[%rd266+42], %rd267;
	st.local.u8 	[%rd266+41], %rd267;
	st.local.u8 	[%rd266+40], %rd268;
	st.local.u8 	[%rd266+55], %rd267;
	st.local.u8 	[%rd266+54], %rd267;
	st.local.u8 	[%rd266+53], %rd267;
	st.local.u8 	[%rd266+52], %rd268;
	st.local.u8 	[%rd266+51], %rd267;
	st.local.u8 	[%rd266+50], %rd267;
	st.local.u8 	[%rd266+49], %rd267;
	st.local.u8 	[%rd266+48], %rd268;
	st.local.u8 	[%rd266+63], %rd267;
	st.local.u8 	[%rd266+62], %rd267;
	st.local.u8 	[%rd266+61], %rd267;
	st.local.u8 	[%rd266+60], %rd268;
	st.local.u8 	[%rd266+59], %rd267;
	st.local.u8 	[%rd266+58], %rd267;
	st.local.u8 	[%rd266+57], %rd267;
	st.local.u8 	[%rd266+56], %rd268;
	st.local.u8 	[%rd266+71], %rd267;
	st.local.u8 	[%rd266+70], %rd267;
	st.local.u8 	[%rd266+69], %rd267;
	st.local.u8 	[%rd266+68], %rd268;
	st.local.u8 	[%rd266+67], %rd267;
	st.local.u8 	[%rd266+66], %rd267;
	st.local.u8 	[%rd266+65], %rd267;
	st.local.u8 	[%rd266+64], %rd268;
	st.local.u8 	[%rd266+79], %rd267;
	st.local.u8 	[%rd266+78], %rd267;
	st.local.u8 	[%rd266+77], %rd267;
	st.local.u8 	[%rd266+76], %rd268;
	st.local.u8 	[%rd266+75], %rd267;
	st.local.u8 	[%rd266+74], %rd267;
	st.local.u8 	[%rd266+73], %rd267;
	st.local.u8 	[%rd266+72], %rd268;
	st.local.u8 	[%rd266+87], %rd267;
	st.local.u8 	[%rd266+86], %rd267;
	st.local.u8 	[%rd266+85], %rd267;
	st.local.u8 	[%rd266+84], %rd268;
	st.local.u8 	[%rd266+83], %rd267;
	st.local.u8 	[%rd266+82], %rd267;
	st.local.u8 	[%rd266+81], %rd267;
	st.local.u8 	[%rd266+80], %rd268;
	st.local.u8 	[%rd266+95], %rd267;
	st.local.u8 	[%rd266+94], %rd267;
	st.local.u8 	[%rd266+93], %rd267;
	st.local.u8 	[%rd266+92], %rd268;
	st.local.u8 	[%rd266+91], %rd267;
	st.local.u8 	[%rd266+90], %rd267;
	st.local.u8 	[%rd266+89], %rd267;
	st.local.u8 	[%rd266+88], %rd268;
	st.local.u8 	[%rd266+103], %rd267;
	st.local.u8 	[%rd266+102], %rd267;
	st.local.u8 	[%rd266+101], %rd267;
	st.local.u8 	[%rd266+100], %rd268;
	st.local.u8 	[%rd266+99], %rd267;
	st.local.u8 	[%rd266+98], %rd267;
	st.local.u8 	[%rd266+97], %rd267;
	st.local.u8 	[%rd266+96], %rd268;
	st.local.u8 	[%rd266+111], %rd267;
	st.local.u8 	[%rd266+110], %rd267;
	st.local.u8 	[%rd266+109], %rd267;
	st.local.u8 	[%rd266+108], %rd268;
	st.local.u8 	[%rd266+107], %rd267;
	st.local.u8 	[%rd266+106], %rd267;
	st.local.u8 	[%rd266+105], %rd267;
	st.local.u8 	[%rd266+104], %rd268;
	st.local.u8 	[%rd266+119], %rd267;
	st.local.u8 	[%rd266+118], %rd267;
	st.local.u8 	[%rd266+117], %rd267;
	st.local.u8 	[%rd266+116], %rd268;
	st.local.u8 	[%rd266+115], %rd267;
	st.local.u8 	[%rd266+114], %rd267;
	st.local.u8 	[%rd266+113], %rd267;
	st.local.u8 	[%rd266+112], %rd268;
	mov.u16 	%rs89, 1;
	st.local.u8 	[%rd266+120], %rs89;
	add.s32 	%r640, %r56, -1900;
	cvt.s64.s32	%rd269, %r640;
	add.s64 	%rd270, %rd266, %rd269;
	ld.local.u8 	%rs38, [%rd270];
	add.u64 	%rd271, %SP, 504;
	cvta.to.local.u64 	%rd272, %rd271;
	mov.u32 	%r641, 31;
	st.local.u32 	[%rd272], %r641;
	mov.u32 	%r642, 28;
	st.local.u32 	[%rd272+4], %r642;
	st.local.u32 	[%rd272+8], %r641;
	mov.u32 	%r643, 30;
	st.local.u32 	[%rd272+12], %r643;
	st.local.u32 	[%rd272+16], %r641;
	st.local.u32 	[%rd272+20], %r643;
	st.local.u32 	[%rd272+24], %r641;
	st.local.u32 	[%rd272+28], %r641;
	st.local.u32 	[%rd272+32], %r643;
	st.local.u32 	[%rd272+36], %r641;
	st.local.u32 	[%rd272+40], %r643;
	st.local.u32 	[%rd272+44], %r641;
	mov.u64 	%rd275, 29;
	st.local.u32 	[%rd266+4], %rd275;
	mov.u64 	%rd276, 31;
	st.local.u32 	[%rd266], %rd276;
	mov.u64 	%rd277, 30;
	st.local.u32 	[%rd266+12], %rd277;
	st.local.u32 	[%rd266+8], %rd276;
	st.local.u32 	[%rd266+20], %rd277;
	st.local.u32 	[%rd266+16], %rd276;
	st.local.u32 	[%rd266+28], %rd276;
	st.local.u32 	[%rd266+24], %rd276;
	st.local.u32 	[%rd266+36], %rd276;
	st.local.u32 	[%rd266+32], %rd277;
	st.local.u32 	[%rd266+44], %rd276;
	st.local.u32 	[%rd266+40], %rd277;
	setp.eq.s16	%p38, %rs38, 0;
	@%p38 bra 	BB46_23;

	add.s32 	%r644, %r2371, -1;
	mul.wide.s32 	%rd280, %r644, 4;
	add.s64 	%rd281, %rd266, %rd280;
	ld.local.u32 	%r2372, [%rd281];
	bra.uni 	BB46_24;

BB46_23:
	add.s32 	%r645, %r2371, -1;
	mul.wide.s32 	%rd284, %r645, 4;
	add.s64 	%rd285, %rd272, %rd284;
	ld.local.u32 	%r2372, [%rd285];

BB46_24:
	min.s32 	%r61, %r2372, %r2368;
	st.local.u8 	[%rd266+7], %rd267;
	st.local.u8 	[%rd266+6], %rd267;
	st.local.u8 	[%rd266+5], %rd267;
	st.local.u8 	[%rd266+4], %rd268;
	st.local.u8 	[%rd266+3], %rd267;
	st.local.u8 	[%rd266+2], %rd267;
	st.local.u8 	[%rd266+1], %rd267;
	st.local.u8 	[%rd266], %rd268;
	st.local.u8 	[%rd266+15], %rd267;
	st.local.u8 	[%rd266+14], %rd267;
	st.local.u8 	[%rd266+13], %rd267;
	st.local.u8 	[%rd266+12], %rd268;
	st.local.u8 	[%rd266+11], %rd267;
	st.local.u8 	[%rd266+10], %rd267;
	st.local.u8 	[%rd266+9], %rd267;
	st.local.u8 	[%rd266+8], %rd268;
	st.local.u8 	[%rd266+23], %rd267;
	st.local.u8 	[%rd266+22], %rd267;
	st.local.u8 	[%rd266+21], %rd267;
	st.local.u8 	[%rd266+20], %rd268;
	st.local.u8 	[%rd266+19], %rd267;
	st.local.u8 	[%rd266+18], %rd267;
	st.local.u8 	[%rd266+17], %rd267;
	st.local.u8 	[%rd266+16], %rd268;
	st.local.u8 	[%rd266+31], %rd267;
	st.local.u8 	[%rd266+30], %rd267;
	st.local.u8 	[%rd266+29], %rd267;
	st.local.u8 	[%rd266+28], %rd268;
	st.local.u8 	[%rd266+27], %rd267;
	st.local.u8 	[%rd266+26], %rd267;
	st.local.u8 	[%rd266+25], %rd267;
	st.local.u8 	[%rd266+24], %rd268;
	st.local.u8 	[%rd266+39], %rd267;
	st.local.u8 	[%rd266+38], %rd267;
	st.local.u8 	[%rd266+37], %rd267;
	st.local.u8 	[%rd266+36], %rd268;
	st.local.u8 	[%rd266+35], %rd267;
	st.local.u8 	[%rd266+34], %rd267;
	st.local.u8 	[%rd266+33], %rd267;
	st.local.u8 	[%rd266+32], %rd268;
	st.local.u8 	[%rd266+47], %rd267;
	st.local.u8 	[%rd266+46], %rd267;
	st.local.u8 	[%rd266+45], %rd267;
	st.local.u8 	[%rd266+44], %rd268;
	st.local.u8 	[%rd266+43], %rd267;
	st.local.u8 	[%rd266+42], %rd267;
	st.local.u8 	[%rd266+41], %rd267;
	st.local.u8 	[%rd266+40], %rd268;
	st.local.u8 	[%rd266+55], %rd267;
	st.local.u8 	[%rd266+54], %rd267;
	st.local.u8 	[%rd266+53], %rd267;
	st.local.u8 	[%rd266+52], %rd268;
	st.local.u8 	[%rd266+51], %rd267;
	st.local.u8 	[%rd266+50], %rd267;
	st.local.u8 	[%rd266+49], %rd267;
	st.local.u8 	[%rd266+48], %rd268;
	st.local.u8 	[%rd266+63], %rd267;
	st.local.u8 	[%rd266+62], %rd267;
	st.local.u8 	[%rd266+61], %rd267;
	st.local.u8 	[%rd266+60], %rd268;
	st.local.u8 	[%rd266+59], %rd267;
	st.local.u8 	[%rd266+58], %rd267;
	st.local.u8 	[%rd266+57], %rd267;
	st.local.u8 	[%rd266+56], %rd268;
	st.local.u8 	[%rd266+71], %rd267;
	st.local.u8 	[%rd266+70], %rd267;
	st.local.u8 	[%rd266+69], %rd267;
	st.local.u8 	[%rd266+68], %rd268;
	st.local.u8 	[%rd266+67], %rd267;
	st.local.u8 	[%rd266+66], %rd267;
	st.local.u8 	[%rd266+65], %rd267;
	st.local.u8 	[%rd266+64], %rd268;
	st.local.u8 	[%rd266+79], %rd267;
	st.local.u8 	[%rd266+78], %rd267;
	st.local.u8 	[%rd266+77], %rd267;
	st.local.u8 	[%rd266+76], %rd268;
	st.local.u8 	[%rd266+75], %rd267;
	st.local.u8 	[%rd266+74], %rd267;
	st.local.u8 	[%rd266+73], %rd267;
	st.local.u8 	[%rd266+72], %rd268;
	st.local.u8 	[%rd266+87], %rd267;
	st.local.u8 	[%rd266+86], %rd267;
	st.local.u8 	[%rd266+85], %rd267;
	st.local.u8 	[%rd266+84], %rd268;
	st.local.u8 	[%rd266+83], %rd267;
	st.local.u8 	[%rd266+82], %rd267;
	st.local.u8 	[%rd266+81], %rd267;
	st.local.u8 	[%rd266+80], %rd268;
	st.local.u8 	[%rd266+95], %rd267;
	st.local.u8 	[%rd266+94], %rd267;
	st.local.u8 	[%rd266+93], %rd267;
	st.local.u8 	[%rd266+92], %rd268;
	st.local.u8 	[%rd266+91], %rd267;
	st.local.u8 	[%rd266+90], %rd267;
	st.local.u8 	[%rd266+89], %rd267;
	st.local.u8 	[%rd266+88], %rd268;
	st.local.u8 	[%rd266+103], %rd267;
	st.local.u8 	[%rd266+102], %rd267;
	st.local.u8 	[%rd266+101], %rd267;
	st.local.u8 	[%rd266+100], %rd268;
	st.local.u8 	[%rd266+99], %rd267;
	st.local.u8 	[%rd266+98], %rd267;
	st.local.u8 	[%rd266+97], %rd267;
	st.local.u8 	[%rd266+96], %rd268;
	st.local.u8 	[%rd266+111], %rd267;
	st.local.u8 	[%rd266+110], %rd267;
	st.local.u8 	[%rd266+109], %rd267;
	st.local.u8 	[%rd266+108], %rd268;
	st.local.u8 	[%rd266+107], %rd267;
	st.local.u8 	[%rd266+106], %rd267;
	st.local.u8 	[%rd266+105], %rd267;
	st.local.u8 	[%rd266+104], %rd268;
	st.local.u8 	[%rd266+119], %rd267;
	st.local.u8 	[%rd266+118], %rd267;
	st.local.u8 	[%rd266+117], %rd267;
	st.local.u8 	[%rd266+116], %rd268;
	st.local.u8 	[%rd266+115], %rd267;
	st.local.u8 	[%rd266+114], %rd267;
	st.local.u8 	[%rd266+113], %rd267;
	st.local.u8 	[%rd266+112], %rd268;
	st.local.u8 	[%rd266+120], %rs89;
	ld.local.u8 	%rs40, [%rd270];
	mov.u32 	%r647, 0;
	st.local.u32 	[%rd272], %r647;
	st.local.u32 	[%rd272+4], %r641;
	mov.u32 	%r649, 59;
	st.local.u32 	[%rd272+8], %r649;
	mov.u32 	%r650, 90;
	st.local.u32 	[%rd272+12], %r650;
	mov.u32 	%r651, 120;
	st.local.u32 	[%rd272+16], %r651;
	mov.u32 	%r652, 151;
	st.local.u32 	[%rd272+20], %r652;
	mov.u32 	%r653, 181;
	st.local.u32 	[%rd272+24], %r653;
	mov.u32 	%r654, 212;
	st.local.u32 	[%rd272+28], %r654;
	mov.u32 	%r655, 243;
	st.local.u32 	[%rd272+32], %r655;
	mov.u32 	%r656, 273;
	st.local.u32 	[%rd272+36], %r656;
	mov.u32 	%r657, 304;
	st.local.u32 	[%rd272+40], %r657;
	mov.u32 	%r658, 334;
	st.local.u32 	[%rd272+44], %r658;
	mov.u32 	%r659, 365;
	st.local.u32 	[%rd272+48], %r659;
	st.local.u32 	[%rd266+4], %rd276;
	st.local.u32 	[%rd266], %rd267;
	mov.u64 	%rd297, 91;
	st.local.u32 	[%rd266+12], %rd297;
	mov.u64 	%rd298, 60;
	st.local.u32 	[%rd266+8], %rd298;
	mov.u64 	%rd299, 152;
	st.local.u32 	[%rd266+20], %rd299;
	mov.u64 	%rd300, 121;
	st.local.u32 	[%rd266+16], %rd300;
	mov.u64 	%rd301, 213;
	st.local.u32 	[%rd266+28], %rd301;
	mov.u64 	%rd302, 182;
	st.local.u32 	[%rd266+24], %rd302;
	mov.u64 	%rd303, 274;
	st.local.u32 	[%rd266+36], %rd303;
	mov.u64 	%rd304, 244;
	st.local.u32 	[%rd266+32], %rd304;
	mov.u64 	%rd305, 335;
	st.local.u32 	[%rd266+44], %rd305;
	mov.u64 	%rd306, 305;
	st.local.u32 	[%rd266+40], %rd306;
	mov.u32 	%r660, 366;
	st.local.u32 	[%rd266+48], %r660;
	setp.eq.s16	%p39, %rs40, 0;
	@%p39 bra 	BB46_26;

	add.s32 	%r661, %r2371, -1;
	mul.wide.s32 	%rd309, %r661, 4;
	add.s64 	%rd310, %rd266, %rd309;
	ld.local.u32 	%r2373, [%rd310];
	bra.uni 	BB46_27;

BB46_26:
	add.s32 	%r662, %r2371, -1;
	mul.wide.s32 	%rd313, %r662, 4;
	add.s64 	%rd314, %rd272, %rd313;
	ld.local.u32 	%r2373, [%rd314];

BB46_27:
	mov.u64 	%rd317, 366;
	st.local.u32 	[%rd266+4], %rd317;
	st.local.u32 	[%rd266], %rd267;
	mov.u64 	%rd319, 1096;
	st.local.u32 	[%rd266+12], %rd319;
	mov.u64 	%rd320, 731;
	st.local.u32 	[%rd266+8], %rd320;
	mov.u64 	%rd321, 1827;
	st.local.u32 	[%rd266+20], %rd321;
	mov.u64 	%rd322, 1461;
	st.local.u32 	[%rd266+16], %rd322;
	mov.u64 	%rd323, 2557;
	st.local.u32 	[%rd266+28], %rd323;
	mov.u64 	%rd324, 2192;
	st.local.u32 	[%rd266+24], %rd324;
	mov.u64 	%rd325, 3288;
	st.local.u32 	[%rd266+36], %rd325;
	mov.u64 	%rd326, 2922;
	st.local.u32 	[%rd266+32], %rd326;
	mov.u64 	%rd327, 4018;
	st.local.u32 	[%rd266+44], %rd327;
	mov.u64 	%rd328, 3653;
	st.local.u32 	[%rd266+40], %rd328;
	mov.u64 	%rd329, 4749;
	st.local.u32 	[%rd266+52], %rd329;
	mov.u64 	%rd330, 4383;
	st.local.u32 	[%rd266+48], %rd330;
	mov.u64 	%rd331, 5479;
	st.local.u32 	[%rd266+60], %rd331;
	mov.u64 	%rd332, 5114;
	st.local.u32 	[%rd266+56], %rd332;
	mov.u64 	%rd333, 6210;
	st.local.u32 	[%rd266+68], %rd333;
	mov.u64 	%rd334, 5844;
	st.local.u32 	[%rd266+64], %rd334;
	mov.u64 	%rd335, 6940;
	st.local.u32 	[%rd266+76], %rd335;
	mov.u64 	%rd336, 6575;
	st.local.u32 	[%rd266+72], %rd336;
	mov.u64 	%rd337, 7671;
	st.local.u32 	[%rd266+84], %rd337;
	mov.u64 	%rd338, 7305;
	st.local.u32 	[%rd266+80], %rd338;
	mov.u64 	%rd339, 8401;
	st.local.u32 	[%rd266+92], %rd339;
	mov.u64 	%rd340, 8036;
	st.local.u32 	[%rd266+88], %rd340;
	mov.u64 	%rd341, 9132;
	st.local.u32 	[%rd266+100], %rd341;
	mov.u64 	%rd342, 8766;
	st.local.u32 	[%rd266+96], %rd342;
	mov.u64 	%rd343, 9862;
	st.local.u32 	[%rd266+108], %rd343;
	mov.u64 	%rd344, 9497;
	st.local.u32 	[%rd266+104], %rd344;
	mov.u64 	%rd345, 10593;
	st.local.u32 	[%rd266+116], %rd345;
	mov.u64 	%rd346, 10227;
	st.local.u32 	[%rd266+112], %rd346;
	mov.u64 	%rd347, 11323;
	st.local.u32 	[%rd266+124], %rd347;
	mov.u64 	%rd348, 10958;
	st.local.u32 	[%rd266+120], %rd348;
	mov.u64 	%rd349, 12054;
	st.local.u32 	[%rd266+132], %rd349;
	mov.u64 	%rd350, 11688;
	st.local.u32 	[%rd266+128], %rd350;
	mov.u64 	%rd351, 12784;
	st.local.u32 	[%rd266+140], %rd351;
	mov.u64 	%rd352, 12419;
	st.local.u32 	[%rd266+136], %rd352;
	mov.u64 	%rd353, 13515;
	st.local.u32 	[%rd266+148], %rd353;
	mov.u64 	%rd354, 13149;
	st.local.u32 	[%rd266+144], %rd354;
	mov.u64 	%rd355, 14245;
	st.local.u32 	[%rd266+156], %rd355;
	mov.u64 	%rd356, 13880;
	st.local.u32 	[%rd266+152], %rd356;
	mov.u64 	%rd357, 14976;
	st.local.u32 	[%rd266+164], %rd357;
	mov.u64 	%rd358, 14610;
	st.local.u32 	[%rd266+160], %rd358;
	mov.u64 	%rd359, 15706;
	st.local.u32 	[%rd266+172], %rd359;
	mov.u64 	%rd360, 15341;
	st.local.u32 	[%rd266+168], %rd360;
	mov.u64 	%rd361, 16437;
	st.local.u32 	[%rd266+180], %rd361;
	mov.u64 	%rd362, 16071;
	st.local.u32 	[%rd266+176], %rd362;
	mov.u64 	%rd363, 17167;
	st.local.u32 	[%rd266+188], %rd363;
	mov.u64 	%rd364, 16802;
	st.local.u32 	[%rd266+184], %rd364;
	mov.u64 	%rd365, 17898;
	st.local.u32 	[%rd266+196], %rd365;
	mov.u64 	%rd366, 17532;
	st.local.u32 	[%rd266+192], %rd366;
	mov.u64 	%rd367, 18628;
	st.local.u32 	[%rd266+204], %rd367;
	mov.u64 	%rd368, 18263;
	st.local.u32 	[%rd266+200], %rd368;
	mov.u64 	%rd369, 19359;
	st.local.u32 	[%rd266+212], %rd369;
	mov.u64 	%rd370, 18993;
	st.local.u32 	[%rd266+208], %rd370;
	mov.u64 	%rd371, 20089;
	st.local.u32 	[%rd266+220], %rd371;
	mov.u64 	%rd372, 19724;
	st.local.u32 	[%rd266+216], %rd372;
	mov.u64 	%rd373, 20820;
	st.local.u32 	[%rd266+228], %rd373;
	mov.u64 	%rd374, 20454;
	st.local.u32 	[%rd266+224], %rd374;
	mov.u64 	%rd375, 21550;
	st.local.u32 	[%rd266+236], %rd375;
	mov.u64 	%rd376, 21185;
	st.local.u32 	[%rd266+232], %rd376;
	mov.u64 	%rd377, 22281;
	st.local.u32 	[%rd266+244], %rd377;
	mov.u64 	%rd378, 21915;
	st.local.u32 	[%rd266+240], %rd378;
	mov.u64 	%rd379, 23011;
	st.local.u32 	[%rd266+252], %rd379;
	mov.u64 	%rd380, 22646;
	st.local.u32 	[%rd266+248], %rd380;
	mov.u64 	%rd381, 23742;
	st.local.u32 	[%rd266+260], %rd381;
	mov.u64 	%rd382, 23376;
	st.local.u32 	[%rd266+256], %rd382;
	mov.u64 	%rd383, 24472;
	st.local.u32 	[%rd266+268], %rd383;
	mov.u64 	%rd384, 24107;
	st.local.u32 	[%rd266+264], %rd384;
	mov.u64 	%rd385, 25203;
	st.local.u32 	[%rd266+276], %rd385;
	mov.u64 	%rd386, 24837;
	st.local.u32 	[%rd266+272], %rd386;
	mov.u64 	%rd387, 25933;
	st.local.u32 	[%rd266+284], %rd387;
	mov.u64 	%rd388, 25568;
	st.local.u32 	[%rd266+280], %rd388;
	mov.u64 	%rd389, 26664;
	st.local.u32 	[%rd266+292], %rd389;
	mov.u64 	%rd390, 26298;
	st.local.u32 	[%rd266+288], %rd390;
	mov.u64 	%rd391, 27394;
	st.local.u32 	[%rd266+300], %rd391;
	mov.u64 	%rd392, 27029;
	st.local.u32 	[%rd266+296], %rd392;
	mov.u64 	%rd393, 28125;
	st.local.u32 	[%rd266+308], %rd393;
	mov.u64 	%rd394, 27759;
	st.local.u32 	[%rd266+304], %rd394;
	mov.u64 	%rd395, 28855;
	st.local.u32 	[%rd266+316], %rd395;
	mov.u64 	%rd396, 28490;
	st.local.u32 	[%rd266+312], %rd396;
	mov.u64 	%rd397, 29586;
	st.local.u32 	[%rd266+324], %rd397;
	mov.u64 	%rd398, 29220;
	st.local.u32 	[%rd266+320], %rd398;
	mov.u64 	%rd399, 30316;
	st.local.u32 	[%rd266+332], %rd399;
	mov.u64 	%rd400, 29951;
	st.local.u32 	[%rd266+328], %rd400;
	mov.u64 	%rd401, 31047;
	st.local.u32 	[%rd266+340], %rd401;
	mov.u64 	%rd402, 30681;
	st.local.u32 	[%rd266+336], %rd402;
	mov.u64 	%rd403, 31777;
	st.local.u32 	[%rd266+348], %rd403;
	mov.u64 	%rd404, 31412;
	st.local.u32 	[%rd266+344], %rd404;
	mov.u64 	%rd405, 32508;
	st.local.u32 	[%rd266+356], %rd405;
	mov.u64 	%rd406, 32142;
	st.local.u32 	[%rd266+352], %rd406;
	mov.u64 	%rd407, 33238;
	st.local.u32 	[%rd266+364], %rd407;
	mov.u64 	%rd408, 32873;
	st.local.u32 	[%rd266+360], %rd408;
	mov.u64 	%rd409, 33969;
	st.local.u32 	[%rd266+372], %rd409;
	mov.u64 	%rd410, 33603;
	st.local.u32 	[%rd266+368], %rd410;
	mov.u64 	%rd411, 34699;
	st.local.u32 	[%rd266+380], %rd411;
	mov.u64 	%rd412, 34334;
	st.local.u32 	[%rd266+376], %rd412;
	mov.u64 	%rd413, 35430;
	st.local.u32 	[%rd266+388], %rd413;
	mov.u64 	%rd414, 35064;
	st.local.u32 	[%rd266+384], %rd414;
	mov.u64 	%rd415, 36160;
	st.local.u32 	[%rd266+396], %rd415;
	mov.u64 	%rd416, 35795;
	st.local.u32 	[%rd266+392], %rd416;
	mov.u64 	%rd417, 36891;
	st.local.u32 	[%rd266+404], %rd417;
	mov.u64 	%rd418, 36525;
	st.local.u32 	[%rd266+400], %rd418;
	mov.u64 	%rd419, 37621;
	st.local.u32 	[%rd266+412], %rd419;
	mov.u64 	%rd420, 37256;
	st.local.u32 	[%rd266+408], %rd420;
	mov.u64 	%rd421, 38352;
	st.local.u32 	[%rd266+420], %rd421;
	mov.u64 	%rd422, 37986;
	st.local.u32 	[%rd266+416], %rd422;
	mov.u64 	%rd423, 39082;
	st.local.u32 	[%rd266+428], %rd423;
	mov.u64 	%rd424, 38717;
	st.local.u32 	[%rd266+424], %rd424;
	mov.u64 	%rd425, 39813;
	st.local.u32 	[%rd266+436], %rd425;
	mov.u64 	%rd426, 39447;
	st.local.u32 	[%rd266+432], %rd426;
	mov.u64 	%rd427, 40543;
	st.local.u32 	[%rd266+444], %rd427;
	mov.u64 	%rd428, 40178;
	st.local.u32 	[%rd266+440], %rd428;
	mov.u64 	%rd429, 41274;
	st.local.u32 	[%rd266+452], %rd429;
	mov.u64 	%rd430, 40908;
	st.local.u32 	[%rd266+448], %rd430;
	mov.u64 	%rd431, 42004;
	st.local.u32 	[%rd266+460], %rd431;
	mov.u64 	%rd432, 41639;
	st.local.u32 	[%rd266+456], %rd432;
	mov.u64 	%rd433, 42735;
	st.local.u32 	[%rd266+468], %rd433;
	mov.u64 	%rd434, 42369;
	st.local.u32 	[%rd266+464], %rd434;
	st.local.u32 	[%rd266+476], %rd433;
	mov.u64 	%rd435, 43100;
	st.local.u32 	[%rd266+472], %rd435;
	mov.u32 	%r663, 43830;
	st.local.u32 	[%rd266+480], %r663;
	mul.wide.s32 	%rd436, %r640, 4;
	add.s64 	%rd437, %rd266, %rd436;
	ld.local.u32 	%r665, [%rd437];
	add.s32 	%r666, %r2373, %r61;
	add.s32 	%r2407, %r666, %r665;
	add.s32 	%r2393, %r2371, 6;
	setp.lt.s32	%p40, %r2393, 13;
	mov.u32 	%r2387, %r56;
	@%p40 bra 	BB46_30;

	mov.u32 	%r2388, %r56;

BB46_29:
	add.s32 	%r2388, %r2388, 1;
	add.s32 	%r2393, %r2393, -12;
	setp.gt.s32	%p41, %r2393, 12;
	mov.u32 	%r2381, %r2388;
	mov.u32 	%r2387, %r2381;
	@%p41 bra 	BB46_29;

BB46_30:
	mov.u32 	%r2382, %r2387;
	mov.u32 	%r2385, %r2382;
	setp.gt.s32	%p42, %r2393, 0;
	@%p42 bra 	BB46_33;

	mov.u32 	%r2386, %r2385;

BB46_32:
	add.s32 	%r2386, %r2386, -1;
	add.s32 	%r2393, %r2393, 12;
	setp.lt.s32	%p43, %r2393, 1;
	mov.u32 	%r2385, %r2386;
	@%p43 bra 	BB46_32;

BB46_33:
	st.local.u8 	[%rd266+7], %rd267;
	st.local.u8 	[%rd266+6], %rd267;
	st.local.u8 	[%rd266+5], %rd267;
	st.local.u8 	[%rd266+4], %rd268;
	st.local.u8 	[%rd266+3], %rd267;
	st.local.u8 	[%rd266+2], %rd267;
	st.local.u8 	[%rd266+1], %rd267;
	st.local.u8 	[%rd266], %rd268;
	st.local.u8 	[%rd266+15], %rd267;
	st.local.u8 	[%rd266+14], %rd267;
	st.local.u8 	[%rd266+13], %rd267;
	st.local.u8 	[%rd266+12], %rd268;
	st.local.u8 	[%rd266+11], %rd267;
	st.local.u8 	[%rd266+10], %rd267;
	st.local.u8 	[%rd266+9], %rd267;
	st.local.u8 	[%rd266+8], %rd268;
	st.local.u8 	[%rd266+23], %rd267;
	st.local.u8 	[%rd266+22], %rd267;
	st.local.u8 	[%rd266+21], %rd267;
	st.local.u8 	[%rd266+20], %rd268;
	st.local.u8 	[%rd266+19], %rd267;
	st.local.u8 	[%rd266+18], %rd267;
	st.local.u8 	[%rd266+17], %rd267;
	st.local.u8 	[%rd266+16], %rd268;
	st.local.u8 	[%rd266+31], %rd267;
	st.local.u8 	[%rd266+30], %rd267;
	st.local.u8 	[%rd266+29], %rd267;
	st.local.u8 	[%rd266+28], %rd268;
	st.local.u8 	[%rd266+27], %rd267;
	st.local.u8 	[%rd266+26], %rd267;
	st.local.u8 	[%rd266+25], %rd267;
	st.local.u8 	[%rd266+24], %rd268;
	st.local.u8 	[%rd266+39], %rd267;
	st.local.u8 	[%rd266+38], %rd267;
	st.local.u8 	[%rd266+37], %rd267;
	st.local.u8 	[%rd266+36], %rd268;
	st.local.u8 	[%rd266+35], %rd267;
	st.local.u8 	[%rd266+34], %rd267;
	st.local.u8 	[%rd266+33], %rd267;
	st.local.u8 	[%rd266+32], %rd268;
	st.local.u8 	[%rd266+47], %rd267;
	st.local.u8 	[%rd266+46], %rd267;
	st.local.u8 	[%rd266+45], %rd267;
	st.local.u8 	[%rd266+44], %rd268;
	st.local.u8 	[%rd266+43], %rd267;
	st.local.u8 	[%rd266+42], %rd267;
	st.local.u8 	[%rd266+41], %rd267;
	st.local.u8 	[%rd266+40], %rd268;
	st.local.u8 	[%rd266+55], %rd267;
	st.local.u8 	[%rd266+54], %rd267;
	st.local.u8 	[%rd266+53], %rd267;
	st.local.u8 	[%rd266+52], %rd268;
	st.local.u8 	[%rd266+51], %rd267;
	st.local.u8 	[%rd266+50], %rd267;
	st.local.u8 	[%rd266+49], %rd267;
	st.local.u8 	[%rd266+48], %rd268;
	st.local.u8 	[%rd266+63], %rd267;
	st.local.u8 	[%rd266+62], %rd267;
	st.local.u8 	[%rd266+61], %rd267;
	st.local.u8 	[%rd266+60], %rd268;
	st.local.u8 	[%rd266+59], %rd267;
	st.local.u8 	[%rd266+58], %rd267;
	st.local.u8 	[%rd266+57], %rd267;
	st.local.u8 	[%rd266+56], %rd268;
	st.local.u8 	[%rd266+71], %rd267;
	st.local.u8 	[%rd266+70], %rd267;
	st.local.u8 	[%rd266+69], %rd267;
	st.local.u8 	[%rd266+68], %rd268;
	st.local.u8 	[%rd266+67], %rd267;
	st.local.u8 	[%rd266+66], %rd267;
	st.local.u8 	[%rd266+65], %rd267;
	st.local.u8 	[%rd266+64], %rd268;
	st.local.u8 	[%rd266+79], %rd267;
	st.local.u8 	[%rd266+78], %rd267;
	st.local.u8 	[%rd266+77], %rd267;
	st.local.u8 	[%rd266+76], %rd268;
	st.local.u8 	[%rd266+75], %rd267;
	st.local.u8 	[%rd266+74], %rd267;
	st.local.u8 	[%rd266+73], %rd267;
	st.local.u8 	[%rd266+72], %rd268;
	st.local.u8 	[%rd266+87], %rd267;
	st.local.u8 	[%rd266+86], %rd267;
	st.local.u8 	[%rd266+85], %rd267;
	st.local.u8 	[%rd266+84], %rd268;
	st.local.u8 	[%rd266+83], %rd267;
	st.local.u8 	[%rd266+82], %rd267;
	st.local.u8 	[%rd266+81], %rd267;
	st.local.u8 	[%rd266+80], %rd268;
	st.local.u8 	[%rd266+95], %rd267;
	st.local.u8 	[%rd266+94], %rd267;
	st.local.u8 	[%rd266+93], %rd267;
	st.local.u8 	[%rd266+92], %rd268;
	st.local.u8 	[%rd266+91], %rd267;
	st.local.u8 	[%rd266+90], %rd267;
	st.local.u8 	[%rd266+89], %rd267;
	st.local.u8 	[%rd266+88], %rd268;
	st.local.u8 	[%rd266+103], %rd267;
	st.local.u8 	[%rd266+102], %rd267;
	st.local.u8 	[%rd266+101], %rd267;
	st.local.u8 	[%rd266+100], %rd268;
	st.local.u8 	[%rd266+99], %rd267;
	st.local.u8 	[%rd266+98], %rd267;
	st.local.u8 	[%rd266+97], %rd267;
	st.local.u8 	[%rd266+96], %rd268;
	st.local.u8 	[%rd266+111], %rd267;
	st.local.u8 	[%rd266+110], %rd267;
	st.local.u8 	[%rd266+109], %rd267;
	st.local.u8 	[%rd266+108], %rd268;
	st.local.u8 	[%rd266+107], %rd267;
	st.local.u8 	[%rd266+106], %rd267;
	st.local.u8 	[%rd266+105], %rd267;
	st.local.u8 	[%rd266+104], %rd268;
	st.local.u8 	[%rd266+119], %rd267;
	st.local.u8 	[%rd266+118], %rd267;
	st.local.u8 	[%rd266+117], %rd267;
	st.local.u8 	[%rd266+116], %rd268;
	st.local.u8 	[%rd266+115], %rd267;
	st.local.u8 	[%rd266+114], %rd267;
	st.local.u8 	[%rd266+113], %rd267;
	st.local.u8 	[%rd266+112], %rd268;
	st.local.u8 	[%rd266+120], %rs89;
	add.s32 	%r667, %r2385, -1900;
	cvt.s64.s32	%rd442, %r667;
	add.s64 	%rd443, %rd266, %rd442;
	ld.local.u8 	%rs42, [%rd443];
	st.local.u32 	[%rd272], %r641;
	st.local.u32 	[%rd272+4], %r642;
	st.local.u32 	[%rd272+8], %r641;
	st.local.u32 	[%rd272+12], %r643;
	st.local.u32 	[%rd272+16], %r641;
	st.local.u32 	[%rd272+20], %r643;
	st.local.u32 	[%rd272+24], %r641;
	st.local.u32 	[%rd272+28], %r641;
	st.local.u32 	[%rd272+32], %r643;
	st.local.u32 	[%rd272+36], %r641;
	st.local.u32 	[%rd272+40], %r643;
	st.local.u32 	[%rd272+44], %r641;
	st.local.u32 	[%rd266+4], %rd275;
	st.local.u32 	[%rd266], %rd276;
	st.local.u32 	[%rd266+12], %rd277;
	st.local.u32 	[%rd266+8], %rd276;
	st.local.u32 	[%rd266+20], %rd277;
	st.local.u32 	[%rd266+16], %rd276;
	st.local.u32 	[%rd266+28], %rd276;
	st.local.u32 	[%rd266+24], %rd276;
	st.local.u32 	[%rd266+36], %rd276;
	st.local.u32 	[%rd266+32], %rd277;
	st.local.u32 	[%rd266+44], %rd276;
	st.local.u32 	[%rd266+40], %rd277;
	setp.eq.s16	%p44, %rs42, 0;
	@%p44 bra 	BB46_35;

	add.s32 	%r671, %r2393, -1;
	mul.wide.s32 	%rd453, %r671, 4;
	add.s64 	%rd454, %rd266, %rd453;
	ld.local.u32 	%r2394, [%rd454];
	bra.uni 	BB46_36;

BB46_35:
	add.s32 	%r672, %r2393, -1;
	mul.wide.s32 	%rd457, %r672, 4;
	add.s64 	%rd458, %rd272, %rd457;
	ld.local.u32 	%r2394, [%rd458];

BB46_36:
	mov.u32 	%r2359, 0;
	min.s32 	%r85, %r2394, %r61;
	st.local.u8 	[%rd266+7], %rd267;
	st.local.u8 	[%rd266+6], %rd267;
	st.local.u8 	[%rd266+5], %rd267;
	st.local.u8 	[%rd266+4], %rd268;
	st.local.u8 	[%rd266+3], %rd267;
	st.local.u8 	[%rd266+2], %rd267;
	st.local.u8 	[%rd266+1], %rd267;
	st.local.u8 	[%rd266], %rd268;
	st.local.u8 	[%rd266+15], %rd267;
	st.local.u8 	[%rd266+14], %rd267;
	st.local.u8 	[%rd266+13], %rd267;
	st.local.u8 	[%rd266+12], %rd268;
	st.local.u8 	[%rd266+11], %rd267;
	st.local.u8 	[%rd266+10], %rd267;
	st.local.u8 	[%rd266+9], %rd267;
	st.local.u8 	[%rd266+8], %rd268;
	st.local.u8 	[%rd266+23], %rd267;
	st.local.u8 	[%rd266+22], %rd267;
	st.local.u8 	[%rd266+21], %rd267;
	st.local.u8 	[%rd266+20], %rd268;
	st.local.u8 	[%rd266+19], %rd267;
	st.local.u8 	[%rd266+18], %rd267;
	st.local.u8 	[%rd266+17], %rd267;
	st.local.u8 	[%rd266+16], %rd268;
	st.local.u8 	[%rd266+31], %rd267;
	st.local.u8 	[%rd266+30], %rd267;
	st.local.u8 	[%rd266+29], %rd267;
	st.local.u8 	[%rd266+28], %rd268;
	st.local.u8 	[%rd266+27], %rd267;
	st.local.u8 	[%rd266+26], %rd267;
	st.local.u8 	[%rd266+25], %rd267;
	st.local.u8 	[%rd266+24], %rd268;
	st.local.u8 	[%rd266+39], %rd267;
	st.local.u8 	[%rd266+38], %rd267;
	st.local.u8 	[%rd266+37], %rd267;
	st.local.u8 	[%rd266+36], %rd268;
	st.local.u8 	[%rd266+35], %rd267;
	st.local.u8 	[%rd266+34], %rd267;
	st.local.u8 	[%rd266+33], %rd267;
	st.local.u8 	[%rd266+32], %rd268;
	st.local.u8 	[%rd266+47], %rd267;
	st.local.u8 	[%rd266+46], %rd267;
	st.local.u8 	[%rd266+45], %rd267;
	st.local.u8 	[%rd266+44], %rd268;
	st.local.u8 	[%rd266+43], %rd267;
	st.local.u8 	[%rd266+42], %rd267;
	st.local.u8 	[%rd266+41], %rd267;
	st.local.u8 	[%rd266+40], %rd268;
	st.local.u8 	[%rd266+55], %rd267;
	st.local.u8 	[%rd266+54], %rd267;
	st.local.u8 	[%rd266+53], %rd267;
	st.local.u8 	[%rd266+52], %rd268;
	st.local.u8 	[%rd266+51], %rd267;
	st.local.u8 	[%rd266+50], %rd267;
	st.local.u8 	[%rd266+49], %rd267;
	st.local.u8 	[%rd266+48], %rd268;
	st.local.u8 	[%rd266+63], %rd267;
	st.local.u8 	[%rd266+62], %rd267;
	st.local.u8 	[%rd266+61], %rd267;
	st.local.u8 	[%rd266+60], %rd268;
	st.local.u8 	[%rd266+59], %rd267;
	st.local.u8 	[%rd266+58], %rd267;
	st.local.u8 	[%rd266+57], %rd267;
	st.local.u8 	[%rd266+56], %rd268;
	st.local.u8 	[%rd266+71], %rd267;
	st.local.u8 	[%rd266+70], %rd267;
	st.local.u8 	[%rd266+69], %rd267;
	st.local.u8 	[%rd266+68], %rd268;
	st.local.u8 	[%rd266+67], %rd267;
	st.local.u8 	[%rd266+66], %rd267;
	st.local.u8 	[%rd266+65], %rd267;
	st.local.u8 	[%rd266+64], %rd268;
	st.local.u8 	[%rd266+79], %rd267;
	st.local.u8 	[%rd266+78], %rd267;
	st.local.u8 	[%rd266+77], %rd267;
	st.local.u8 	[%rd266+76], %rd268;
	st.local.u8 	[%rd266+75], %rd267;
	st.local.u8 	[%rd266+74], %rd267;
	st.local.u8 	[%rd266+73], %rd267;
	st.local.u8 	[%rd266+72], %rd268;
	st.local.u8 	[%rd266+87], %rd267;
	st.local.u8 	[%rd266+86], %rd267;
	st.local.u8 	[%rd266+85], %rd267;
	st.local.u8 	[%rd266+84], %rd268;
	st.local.u8 	[%rd266+83], %rd267;
	st.local.u8 	[%rd266+82], %rd267;
	st.local.u8 	[%rd266+81], %rd267;
	st.local.u8 	[%rd266+80], %rd268;
	st.local.u8 	[%rd266+95], %rd267;
	st.local.u8 	[%rd266+94], %rd267;
	st.local.u8 	[%rd266+93], %rd267;
	st.local.u8 	[%rd266+92], %rd268;
	st.local.u8 	[%rd266+91], %rd267;
	st.local.u8 	[%rd266+90], %rd267;
	st.local.u8 	[%rd266+89], %rd267;
	st.local.u8 	[%rd266+88], %rd268;
	st.local.u8 	[%rd266+103], %rd267;
	st.local.u8 	[%rd266+102], %rd267;
	st.local.u8 	[%rd266+101], %rd267;
	st.local.u8 	[%rd266+100], %rd268;
	st.local.u8 	[%rd266+99], %rd267;
	st.local.u8 	[%rd266+98], %rd267;
	st.local.u8 	[%rd266+97], %rd267;
	st.local.u8 	[%rd266+96], %rd268;
	st.local.u8 	[%rd266+111], %rd267;
	st.local.u8 	[%rd266+110], %rd267;
	st.local.u8 	[%rd266+109], %rd267;
	st.local.u8 	[%rd266+108], %rd268;
	st.local.u8 	[%rd266+107], %rd267;
	st.local.u8 	[%rd266+106], %rd267;
	st.local.u8 	[%rd266+105], %rd267;
	st.local.u8 	[%rd266+104], %rd268;
	st.local.u8 	[%rd266+119], %rd267;
	st.local.u8 	[%rd266+118], %rd267;
	st.local.u8 	[%rd266+117], %rd267;
	st.local.u8 	[%rd266+116], %rd268;
	st.local.u8 	[%rd266+115], %rd267;
	st.local.u8 	[%rd266+114], %rd267;
	st.local.u8 	[%rd266+113], %rd267;
	st.local.u8 	[%rd266+112], %rd268;
	st.local.u8 	[%rd266+120], %rs89;
	ld.local.u8 	%rs44, [%rd443];
	st.local.u32 	[%rd272], %r2359;
	st.local.u32 	[%rd272+4], %r641;
	st.local.u32 	[%rd272+8], %r649;
	st.local.u32 	[%rd272+12], %r650;
	st.local.u32 	[%rd272+16], %r651;
	st.local.u32 	[%rd272+20], %r652;
	st.local.u32 	[%rd272+24], %r653;
	st.local.u32 	[%rd272+28], %r654;
	st.local.u32 	[%rd272+32], %r655;
	st.local.u32 	[%rd272+36], %r656;
	st.local.u32 	[%rd272+40], %r657;
	st.local.u32 	[%rd272+44], %r658;
	st.local.u32 	[%rd272+48], %r659;
	st.local.u32 	[%rd266+4], %rd276;
	st.local.u32 	[%rd266], %rd267;
	st.local.u32 	[%rd266+12], %rd297;
	st.local.u32 	[%rd266+8], %rd298;
	st.local.u32 	[%rd266+20], %rd299;
	st.local.u32 	[%rd266+16], %rd300;
	st.local.u32 	[%rd266+28], %rd301;
	st.local.u32 	[%rd266+24], %rd302;
	st.local.u32 	[%rd266+36], %rd303;
	st.local.u32 	[%rd266+32], %rd304;
	st.local.u32 	[%rd266+44], %rd305;
	st.local.u32 	[%rd266+40], %rd306;
	st.local.u32 	[%rd266+48], %r660;
	setp.eq.s16	%p45, %rs44, 0;
	@%p45 bra 	BB46_38;

	add.s32 	%r688, %r2393, -1;
	mul.wide.s32 	%rd482, %r688, 4;
	add.s64 	%rd483, %rd266, %rd482;
	ld.local.u32 	%r2395, [%rd483];
	bra.uni 	BB46_39;

BB46_38:
	add.s32 	%r689, %r2393, -1;
	mul.wide.s32 	%rd486, %r689, 4;
	add.s64 	%rd487, %rd272, %rd486;
	ld.local.u32 	%r2395, [%rd487];

BB46_39:
	add.s32 	%r2361, %r2385, -1900;
	st.local.u32 	[%rd266+4], %rd317;
	st.local.u32 	[%rd266], %rd267;
	st.local.u32 	[%rd266+12], %rd319;
	st.local.u32 	[%rd266+8], %rd320;
	st.local.u32 	[%rd266+20], %rd321;
	st.local.u32 	[%rd266+16], %rd322;
	st.local.u32 	[%rd266+28], %rd323;
	st.local.u32 	[%rd266+24], %rd324;
	st.local.u32 	[%rd266+36], %rd325;
	st.local.u32 	[%rd266+32], %rd326;
	st.local.u32 	[%rd266+44], %rd327;
	st.local.u32 	[%rd266+40], %rd328;
	st.local.u32 	[%rd266+52], %rd329;
	st.local.u32 	[%rd266+48], %rd330;
	st.local.u32 	[%rd266+60], %rd331;
	st.local.u32 	[%rd266+56], %rd332;
	st.local.u32 	[%rd266+68], %rd333;
	st.local.u32 	[%rd266+64], %rd334;
	st.local.u32 	[%rd266+76], %rd335;
	st.local.u32 	[%rd266+72], %rd336;
	st.local.u32 	[%rd266+84], %rd337;
	st.local.u32 	[%rd266+80], %rd338;
	st.local.u32 	[%rd266+92], %rd339;
	st.local.u32 	[%rd266+88], %rd340;
	st.local.u32 	[%rd266+100], %rd341;
	st.local.u32 	[%rd266+96], %rd342;
	st.local.u32 	[%rd266+108], %rd343;
	st.local.u32 	[%rd266+104], %rd344;
	st.local.u32 	[%rd266+116], %rd345;
	st.local.u32 	[%rd266+112], %rd346;
	st.local.u32 	[%rd266+124], %rd347;
	st.local.u32 	[%rd266+120], %rd348;
	st.local.u32 	[%rd266+132], %rd349;
	st.local.u32 	[%rd266+128], %rd350;
	st.local.u32 	[%rd266+140], %rd351;
	st.local.u32 	[%rd266+136], %rd352;
	st.local.u32 	[%rd266+148], %rd353;
	st.local.u32 	[%rd266+144], %rd354;
	st.local.u32 	[%rd266+156], %rd355;
	st.local.u32 	[%rd266+152], %rd356;
	st.local.u32 	[%rd266+164], %rd357;
	st.local.u32 	[%rd266+160], %rd358;
	st.local.u32 	[%rd266+172], %rd359;
	st.local.u32 	[%rd266+168], %rd360;
	st.local.u32 	[%rd266+180], %rd361;
	st.local.u32 	[%rd266+176], %rd362;
	st.local.u32 	[%rd266+188], %rd363;
	st.local.u32 	[%rd266+184], %rd364;
	st.local.u32 	[%rd266+196], %rd365;
	st.local.u32 	[%rd266+192], %rd366;
	st.local.u32 	[%rd266+204], %rd367;
	st.local.u32 	[%rd266+200], %rd368;
	st.local.u32 	[%rd266+212], %rd369;
	st.local.u32 	[%rd266+208], %rd370;
	st.local.u32 	[%rd266+220], %rd371;
	st.local.u32 	[%rd266+216], %rd372;
	st.local.u32 	[%rd266+228], %rd373;
	st.local.u32 	[%rd266+224], %rd374;
	st.local.u32 	[%rd266+236], %rd375;
	st.local.u32 	[%rd266+232], %rd376;
	st.local.u32 	[%rd266+244], %rd377;
	st.local.u32 	[%rd266+240], %rd378;
	st.local.u32 	[%rd266+252], %rd379;
	st.local.u32 	[%rd266+248], %rd380;
	st.local.u32 	[%rd266+260], %rd381;
	st.local.u32 	[%rd266+256], %rd382;
	st.local.u32 	[%rd266+268], %rd383;
	st.local.u32 	[%rd266+264], %rd384;
	st.local.u32 	[%rd266+276], %rd385;
	st.local.u32 	[%rd266+272], %rd386;
	st.local.u32 	[%rd266+284], %rd387;
	st.local.u32 	[%rd266+280], %rd388;
	st.local.u32 	[%rd266+292], %rd389;
	st.local.u32 	[%rd266+288], %rd390;
	st.local.u32 	[%rd266+300], %rd391;
	st.local.u32 	[%rd266+296], %rd392;
	st.local.u32 	[%rd266+308], %rd393;
	st.local.u32 	[%rd266+304], %rd394;
	st.local.u32 	[%rd266+316], %rd395;
	st.local.u32 	[%rd266+312], %rd396;
	st.local.u32 	[%rd266+324], %rd397;
	st.local.u32 	[%rd266+320], %rd398;
	st.local.u32 	[%rd266+332], %rd399;
	st.local.u32 	[%rd266+328], %rd400;
	st.local.u32 	[%rd266+340], %rd401;
	st.local.u32 	[%rd266+336], %rd402;
	st.local.u32 	[%rd266+348], %rd403;
	st.local.u32 	[%rd266+344], %rd404;
	st.local.u32 	[%rd266+356], %rd405;
	st.local.u32 	[%rd266+352], %rd406;
	st.local.u32 	[%rd266+364], %rd407;
	st.local.u32 	[%rd266+360], %rd408;
	st.local.u32 	[%rd266+372], %rd409;
	st.local.u32 	[%rd266+368], %rd410;
	st.local.u32 	[%rd266+380], %rd411;
	st.local.u32 	[%rd266+376], %rd412;
	st.local.u32 	[%rd266+388], %rd413;
	st.local.u32 	[%rd266+384], %rd414;
	st.local.u32 	[%rd266+396], %rd415;
	st.local.u32 	[%rd266+392], %rd416;
	st.local.u32 	[%rd266+404], %rd417;
	st.local.u32 	[%rd266+400], %rd418;
	st.local.u32 	[%rd266+412], %rd419;
	st.local.u32 	[%rd266+408], %rd420;
	st.local.u32 	[%rd266+420], %rd421;
	st.local.u32 	[%rd266+416], %rd422;
	st.local.u32 	[%rd266+428], %rd423;
	st.local.u32 	[%rd266+424], %rd424;
	st.local.u32 	[%rd266+436], %rd425;
	st.local.u32 	[%rd266+432], %rd426;
	st.local.u32 	[%rd266+444], %rd427;
	st.local.u32 	[%rd266+440], %rd428;
	st.local.u32 	[%rd266+452], %rd429;
	st.local.u32 	[%rd266+448], %rd430;
	st.local.u32 	[%rd266+460], %rd431;
	st.local.u32 	[%rd266+456], %rd432;
	st.local.u32 	[%rd266+468], %rd433;
	st.local.u32 	[%rd266+464], %rd434;
	st.local.u32 	[%rd266+476], %rd433;
	st.local.u32 	[%rd266+472], %rd435;
	st.local.u32 	[%rd266+480], %r663;
	mul.wide.s32 	%rd609, %r2361, 4;
	add.s64 	%rd610, %rd266, %rd609;
	ld.local.u32 	%r693, [%rd610];
	add.s32 	%r694, %r2395, %r85;
	add.s32 	%r2408, %r694, %r693;
	mov.u32 	%r2405, %r2385;
	mov.u32 	%r2402, %r85;
	mov.u32 	%r2399, %r2393;
	add.s32 	%r695, %r2370, -1;
	setp.lt.s32	%p46, %r695, 1;
	@%p46 bra 	BB46_52;

	mov.u32 	%r2396, 0;
	mov.u32 	%r2398, %r2371;
	mov.u32 	%r2404, %r56;
	mov.u32 	%r2401, %r61;

BB46_41:
	mov.u32 	%r2406, %r2408;
	mov.u32 	%r101, %r2407;
	mov.u32 	%r2407, %r2406;
	mov.u32 	%r2403, %r2405;
	mov.u32 	%r100, %r2404;
	mov.u32 	%r2404, %r2403;
	mov.u32 	%r2400, %r2402;
	mov.u32 	%r99, %r2401;
	mov.u32 	%r2401, %r2400;
	mov.u32 	%r2397, %r2399;
	mov.u32 	%r98, %r2398;
	mov.u32 	%r2398, %r2397;
	mul.wide.s32 	%rd611, %r2396, 56;
	add.s64 	%rd612, %rd1, %rd611;
	st.local.v2.u32 	[%rd612], {%r2398, %r2401};
	st.local.v2.u32 	[%rd612+8], {%r2404, %r2407};
	st.local.v2.u32 	[%rd612+16], {%r98, %r99};
	st.local.v2.u32 	[%rd612+24], {%r100, %r101};
	st.local.v2.u32 	[%rd612+32], {%r2398, %r2401};
	st.local.v2.u32 	[%rd612+40], {%r2404, %r2407};
	mov.u64 	%rd613, -4616189618054758400;
	st.local.u64 	[%rd612+48], %rd613;
	mov.u32 	%r2409, %r2404;
	add.s32 	%r2410, %r2398, 6;
	setp.lt.s32	%p47, %r2410, 13;
	@%p47 bra 	BB46_43;

BB46_42:
	add.s32 	%r2409, %r2409, 1;
	add.s32 	%r2410, %r2410, -12;
	setp.gt.s32	%p48, %r2410, 12;
	@%p48 bra 	BB46_42;

BB46_43:
	setp.gt.s32	%p49, %r2410, 0;
	@%p49 bra 	BB46_45;

BB46_44:
	add.s32 	%r2409, %r2409, -1;
	add.s32 	%r2410, %r2410, 12;
	setp.lt.s32	%p50, %r2410, 1;
	@%p50 bra 	BB46_44;

BB46_45:
	st.local.u8 	[%rd266+7], %rd267;
	st.local.u8 	[%rd266+6], %rd267;
	st.local.u8 	[%rd266+5], %rd267;
	st.local.u8 	[%rd266+4], %rd268;
	st.local.u8 	[%rd266+3], %rd267;
	st.local.u8 	[%rd266+2], %rd267;
	st.local.u8 	[%rd266+1], %rd267;
	st.local.u8 	[%rd266], %rd268;
	st.local.u8 	[%rd266+15], %rd267;
	st.local.u8 	[%rd266+14], %rd267;
	st.local.u8 	[%rd266+13], %rd267;
	st.local.u8 	[%rd266+12], %rd268;
	st.local.u8 	[%rd266+11], %rd267;
	st.local.u8 	[%rd266+10], %rd267;
	st.local.u8 	[%rd266+9], %rd267;
	st.local.u8 	[%rd266+8], %rd268;
	st.local.u8 	[%rd266+23], %rd267;
	st.local.u8 	[%rd266+22], %rd267;
	st.local.u8 	[%rd266+21], %rd267;
	st.local.u8 	[%rd266+20], %rd268;
	st.local.u8 	[%rd266+19], %rd267;
	st.local.u8 	[%rd266+18], %rd267;
	st.local.u8 	[%rd266+17], %rd267;
	st.local.u8 	[%rd266+16], %rd268;
	st.local.u8 	[%rd266+31], %rd267;
	st.local.u8 	[%rd266+30], %rd267;
	st.local.u8 	[%rd266+29], %rd267;
	st.local.u8 	[%rd266+28], %rd268;
	st.local.u8 	[%rd266+27], %rd267;
	st.local.u8 	[%rd266+26], %rd267;
	st.local.u8 	[%rd266+25], %rd267;
	st.local.u8 	[%rd266+24], %rd268;
	st.local.u8 	[%rd266+39], %rd267;
	st.local.u8 	[%rd266+38], %rd267;
	st.local.u8 	[%rd266+37], %rd267;
	st.local.u8 	[%rd266+36], %rd268;
	st.local.u8 	[%rd266+35], %rd267;
	st.local.u8 	[%rd266+34], %rd267;
	st.local.u8 	[%rd266+33], %rd267;
	st.local.u8 	[%rd266+32], %rd268;
	st.local.u8 	[%rd266+47], %rd267;
	st.local.u8 	[%rd266+46], %rd267;
	st.local.u8 	[%rd266+45], %rd267;
	st.local.u8 	[%rd266+44], %rd268;
	st.local.u8 	[%rd266+43], %rd267;
	st.local.u8 	[%rd266+42], %rd267;
	st.local.u8 	[%rd266+41], %rd267;
	st.local.u8 	[%rd266+40], %rd268;
	st.local.u8 	[%rd266+55], %rd267;
	st.local.u8 	[%rd266+54], %rd267;
	st.local.u8 	[%rd266+53], %rd267;
	st.local.u8 	[%rd266+52], %rd268;
	st.local.u8 	[%rd266+51], %rd267;
	st.local.u8 	[%rd266+50], %rd267;
	st.local.u8 	[%rd266+49], %rd267;
	st.local.u8 	[%rd266+48], %rd268;
	st.local.u8 	[%rd266+63], %rd267;
	st.local.u8 	[%rd266+62], %rd267;
	st.local.u8 	[%rd266+61], %rd267;
	st.local.u8 	[%rd266+60], %rd268;
	st.local.u8 	[%rd266+59], %rd267;
	st.local.u8 	[%rd266+58], %rd267;
	st.local.u8 	[%rd266+57], %rd267;
	st.local.u8 	[%rd266+56], %rd268;
	st.local.u8 	[%rd266+71], %rd267;
	st.local.u8 	[%rd266+70], %rd267;
	st.local.u8 	[%rd266+69], %rd267;
	st.local.u8 	[%rd266+68], %rd268;
	st.local.u8 	[%rd266+67], %rd267;
	st.local.u8 	[%rd266+66], %rd267;
	st.local.u8 	[%rd266+65], %rd267;
	st.local.u8 	[%rd266+64], %rd268;
	st.local.u8 	[%rd266+79], %rd267;
	st.local.u8 	[%rd266+78], %rd267;
	st.local.u8 	[%rd266+77], %rd267;
	st.local.u8 	[%rd266+76], %rd268;
	st.local.u8 	[%rd266+75], %rd267;
	st.local.u8 	[%rd266+74], %rd267;
	st.local.u8 	[%rd266+73], %rd267;
	st.local.u8 	[%rd266+72], %rd268;
	st.local.u8 	[%rd266+87], %rd267;
	st.local.u8 	[%rd266+86], %rd267;
	st.local.u8 	[%rd266+85], %rd267;
	st.local.u8 	[%rd266+84], %rd268;
	st.local.u8 	[%rd266+83], %rd267;
	st.local.u8 	[%rd266+82], %rd267;
	st.local.u8 	[%rd266+81], %rd267;
	st.local.u8 	[%rd266+80], %rd268;
	st.local.u8 	[%rd266+95], %rd267;
	st.local.u8 	[%rd266+94], %rd267;
	st.local.u8 	[%rd266+93], %rd267;
	st.local.u8 	[%rd266+92], %rd268;
	st.local.u8 	[%rd266+91], %rd267;
	st.local.u8 	[%rd266+90], %rd267;
	st.local.u8 	[%rd266+89], %rd267;
	st.local.u8 	[%rd266+88], %rd268;
	st.local.u8 	[%rd266+103], %rd267;
	st.local.u8 	[%rd266+102], %rd267;
	st.local.u8 	[%rd266+101], %rd267;
	st.local.u8 	[%rd266+100], %rd268;
	st.local.u8 	[%rd266+99], %rd267;
	st.local.u8 	[%rd266+98], %rd267;
	st.local.u8 	[%rd266+97], %rd267;
	st.local.u8 	[%rd266+96], %rd268;
	st.local.u8 	[%rd266+111], %rd267;
	st.local.u8 	[%rd266+110], %rd267;
	st.local.u8 	[%rd266+109], %rd267;
	st.local.u8 	[%rd266+108], %rd268;
	st.local.u8 	[%rd266+107], %rd267;
	st.local.u8 	[%rd266+106], %rd267;
	st.local.u8 	[%rd266+105], %rd267;
	st.local.u8 	[%rd266+104], %rd268;
	st.local.u8 	[%rd266+119], %rd267;
	st.local.u8 	[%rd266+118], %rd267;
	st.local.u8 	[%rd266+117], %rd267;
	st.local.u8 	[%rd266+116], %rd268;
	st.local.u8 	[%rd266+115], %rd267;
	st.local.u8 	[%rd266+114], %rd267;
	st.local.u8 	[%rd266+113], %rd267;
	st.local.u8 	[%rd266+112], %rd268;
	st.local.u8 	[%rd266+120], %rs89;
	add.s32 	%r116, %r2409, -1900;
	cvt.s64.s32	%rd618, %r116;
	add.s64 	%rd619, %rd266, %rd618;
	ld.local.u8 	%rs46, [%rd619];
	st.local.u32 	[%rd272], %r641;
	st.local.u32 	[%rd272+4], %r642;
	st.local.u32 	[%rd272+8], %r641;
	st.local.u32 	[%rd272+12], %r643;
	st.local.u32 	[%rd272+16], %r641;
	st.local.u32 	[%rd272+20], %r643;
	st.local.u32 	[%rd272+24], %r641;
	st.local.u32 	[%rd272+28], %r641;
	st.local.u32 	[%rd272+32], %r643;
	st.local.u32 	[%rd272+36], %r641;
	st.local.u32 	[%rd272+40], %r643;
	st.local.u32 	[%rd272+44], %r641;
	st.local.u32 	[%rd266+4], %rd275;
	st.local.u32 	[%rd266], %rd276;
	st.local.u32 	[%rd266+12], %rd277;
	st.local.u32 	[%rd266+8], %rd276;
	st.local.u32 	[%rd266+20], %rd277;
	st.local.u32 	[%rd266+16], %rd276;
	st.local.u32 	[%rd266+28], %rd276;
	st.local.u32 	[%rd266+24], %rd276;
	st.local.u32 	[%rd266+36], %rd276;
	st.local.u32 	[%rd266+32], %rd277;
	st.local.u32 	[%rd266+44], %rd276;
	st.local.u32 	[%rd266+40], %rd277;
	setp.eq.s16	%p51, %rs46, 0;
	@%p51 bra 	BB46_47;
	bra.uni 	BB46_46;

BB46_47:
	add.s32 	%r700, %r2410, -1;
	mul.wide.s32 	%rd633, %r700, 4;
	add.s64 	%rd634, %rd272, %rd633;
	ld.local.u32 	%r2411, [%rd634];
	bra.uni 	BB46_48;

BB46_46:
	add.s32 	%r699, %r2410, -1;
	mul.wide.s32 	%rd629, %r699, 4;
	add.s64 	%rd630, %rd266, %rd629;
	ld.local.u32 	%r2411, [%rd630];

BB46_48:
	min.s32 	%r120, %r2411, %r2401;
	st.local.u8 	[%rd266+7], %rd267;
	st.local.u8 	[%rd266+6], %rd267;
	st.local.u8 	[%rd266+5], %rd267;
	st.local.u8 	[%rd266+4], %rd268;
	st.local.u8 	[%rd266+3], %rd267;
	st.local.u8 	[%rd266+2], %rd267;
	st.local.u8 	[%rd266+1], %rd267;
	st.local.u8 	[%rd266], %rd268;
	st.local.u8 	[%rd266+15], %rd267;
	st.local.u8 	[%rd266+14], %rd267;
	st.local.u8 	[%rd266+13], %rd267;
	st.local.u8 	[%rd266+12], %rd268;
	st.local.u8 	[%rd266+11], %rd267;
	st.local.u8 	[%rd266+10], %rd267;
	st.local.u8 	[%rd266+9], %rd267;
	st.local.u8 	[%rd266+8], %rd268;
	st.local.u8 	[%rd266+23], %rd267;
	st.local.u8 	[%rd266+22], %rd267;
	st.local.u8 	[%rd266+21], %rd267;
	st.local.u8 	[%rd266+20], %rd268;
	st.local.u8 	[%rd266+19], %rd267;
	st.local.u8 	[%rd266+18], %rd267;
	st.local.u8 	[%rd266+17], %rd267;
	st.local.u8 	[%rd266+16], %rd268;
	st.local.u8 	[%rd266+31], %rd267;
	st.local.u8 	[%rd266+30], %rd267;
	st.local.u8 	[%rd266+29], %rd267;
	st.local.u8 	[%rd266+28], %rd268;
	st.local.u8 	[%rd266+27], %rd267;
	st.local.u8 	[%rd266+26], %rd267;
	st.local.u8 	[%rd266+25], %rd267;
	st.local.u8 	[%rd266+24], %rd268;
	st.local.u8 	[%rd266+39], %rd267;
	st.local.u8 	[%rd266+38], %rd267;
	st.local.u8 	[%rd266+37], %rd267;
	st.local.u8 	[%rd266+36], %rd268;
	st.local.u8 	[%rd266+35], %rd267;
	st.local.u8 	[%rd266+34], %rd267;
	st.local.u8 	[%rd266+33], %rd267;
	st.local.u8 	[%rd266+32], %rd268;
	st.local.u8 	[%rd266+47], %rd267;
	st.local.u8 	[%rd266+46], %rd267;
	st.local.u8 	[%rd266+45], %rd267;
	st.local.u8 	[%rd266+44], %rd268;
	st.local.u8 	[%rd266+43], %rd267;
	st.local.u8 	[%rd266+42], %rd267;
	st.local.u8 	[%rd266+41], %rd267;
	st.local.u8 	[%rd266+40], %rd268;
	st.local.u8 	[%rd266+55], %rd267;
	st.local.u8 	[%rd266+54], %rd267;
	st.local.u8 	[%rd266+53], %rd267;
	st.local.u8 	[%rd266+52], %rd268;
	st.local.u8 	[%rd266+51], %rd267;
	st.local.u8 	[%rd266+50], %rd267;
	st.local.u8 	[%rd266+49], %rd267;
	st.local.u8 	[%rd266+48], %rd268;
	st.local.u8 	[%rd266+63], %rd267;
	st.local.u8 	[%rd266+62], %rd267;
	st.local.u8 	[%rd266+61], %rd267;
	st.local.u8 	[%rd266+60], %rd268;
	st.local.u8 	[%rd266+59], %rd267;
	st.local.u8 	[%rd266+58], %rd267;
	st.local.u8 	[%rd266+57], %rd267;
	st.local.u8 	[%rd266+56], %rd268;
	st.local.u8 	[%rd266+71], %rd267;
	st.local.u8 	[%rd266+70], %rd267;
	st.local.u8 	[%rd266+69], %rd267;
	st.local.u8 	[%rd266+68], %rd268;
	st.local.u8 	[%rd266+67], %rd267;
	st.local.u8 	[%rd266+66], %rd267;
	st.local.u8 	[%rd266+65], %rd267;
	st.local.u8 	[%rd266+64], %rd268;
	st.local.u8 	[%rd266+79], %rd267;
	st.local.u8 	[%rd266+78], %rd267;
	st.local.u8 	[%rd266+77], %rd267;
	st.local.u8 	[%rd266+76], %rd268;
	st.local.u8 	[%rd266+75], %rd267;
	st.local.u8 	[%rd266+74], %rd267;
	st.local.u8 	[%rd266+73], %rd267;
	st.local.u8 	[%rd266+72], %rd268;
	st.local.u8 	[%rd266+87], %rd267;
	st.local.u8 	[%rd266+86], %rd267;
	st.local.u8 	[%rd266+85], %rd267;
	st.local.u8 	[%rd266+84], %rd268;
	st.local.u8 	[%rd266+83], %rd267;
	st.local.u8 	[%rd266+82], %rd267;
	st.local.u8 	[%rd266+81], %rd267;
	st.local.u8 	[%rd266+80], %rd268;
	st.local.u8 	[%rd266+95], %rd267;
	st.local.u8 	[%rd266+94], %rd267;
	st.local.u8 	[%rd266+93], %rd267;
	st.local.u8 	[%rd266+92], %rd268;
	st.local.u8 	[%rd266+91], %rd267;
	st.local.u8 	[%rd266+90], %rd267;
	st.local.u8 	[%rd266+89], %rd267;
	st.local.u8 	[%rd266+88], %rd268;
	st.local.u8 	[%rd266+103], %rd267;
	st.local.u8 	[%rd266+102], %rd267;
	st.local.u8 	[%rd266+101], %rd267;
	st.local.u8 	[%rd266+100], %rd268;
	st.local.u8 	[%rd266+99], %rd267;
	st.local.u8 	[%rd266+98], %rd267;
	st.local.u8 	[%rd266+97], %rd267;
	st.local.u8 	[%rd266+96], %rd268;
	st.local.u8 	[%rd266+111], %rd267;
	st.local.u8 	[%rd266+110], %rd267;
	st.local.u8 	[%rd266+109], %rd267;
	st.local.u8 	[%rd266+108], %rd268;
	st.local.u8 	[%rd266+107], %rd267;
	st.local.u8 	[%rd266+106], %rd267;
	st.local.u8 	[%rd266+105], %rd267;
	st.local.u8 	[%rd266+104], %rd268;
	st.local.u8 	[%rd266+119], %rd267;
	st.local.u8 	[%rd266+118], %rd267;
	st.local.u8 	[%rd266+117], %rd267;
	st.local.u8 	[%rd266+116], %rd268;
	st.local.u8 	[%rd266+115], %rd267;
	st.local.u8 	[%rd266+114], %rd267;
	st.local.u8 	[%rd266+113], %rd267;
	st.local.u8 	[%rd266+112], %rd268;
	st.local.u8 	[%rd266+120], %rs89;
	ld.local.u8 	%rs48, [%rd619];
	mov.u32 	%r701, 0;
	st.local.u32 	[%rd272], %r701;
	st.local.u32 	[%rd272+4], %r641;
	st.local.u32 	[%rd272+8], %r649;
	st.local.u32 	[%rd272+12], %r650;
	st.local.u32 	[%rd272+16], %r651;
	st.local.u32 	[%rd272+20], %r652;
	st.local.u32 	[%rd272+24], %r653;
	st.local.u32 	[%rd272+28], %r654;
	st.local.u32 	[%rd272+32], %r655;
	st.local.u32 	[%rd272+36], %r656;
	st.local.u32 	[%rd272+40], %r657;
	st.local.u32 	[%rd272+44], %r658;
	st.local.u32 	[%rd272+48], %r659;
	st.local.u32 	[%rd266+4], %rd276;
	st.local.u32 	[%rd266], %rd267;
	st.local.u32 	[%rd266+12], %rd297;
	st.local.u32 	[%rd266+8], %rd298;
	st.local.u32 	[%rd266+20], %rd299;
	st.local.u32 	[%rd266+16], %rd300;
	st.local.u32 	[%rd266+28], %rd301;
	st.local.u32 	[%rd266+24], %rd302;
	st.local.u32 	[%rd266+36], %rd303;
	st.local.u32 	[%rd266+32], %rd304;
	st.local.u32 	[%rd266+44], %rd305;
	st.local.u32 	[%rd266+40], %rd306;
	st.local.u32 	[%rd266+48], %r660;
	setp.eq.s16	%p52, %rs48, 0;
	@%p52 bra 	BB46_50;
	bra.uni 	BB46_49;

BB46_50:
	add.s32 	%r716, %r2410, -1;
	mul.wide.s32 	%rd661, %r716, 4;
	add.s64 	%rd662, %rd272, %rd661;
	ld.local.u32 	%r2412, [%rd662];
	bra.uni 	BB46_51;

BB46_49:
	add.s32 	%r715, %r2410, -1;
	mul.wide.s32 	%rd657, %r715, 4;
	add.s64 	%rd658, %rd266, %rd657;
	ld.local.u32 	%r2412, [%rd658];

BB46_51:
	st.local.u32 	[%rd266+4], %rd317;
	st.local.u32 	[%rd266], %rd267;
	st.local.u32 	[%rd266+12], %rd319;
	st.local.u32 	[%rd266+8], %rd320;
	st.local.u32 	[%rd266+20], %rd321;
	st.local.u32 	[%rd266+16], %rd322;
	st.local.u32 	[%rd266+28], %rd323;
	st.local.u32 	[%rd266+24], %rd324;
	st.local.u32 	[%rd266+36], %rd325;
	st.local.u32 	[%rd266+32], %rd326;
	st.local.u32 	[%rd266+44], %rd327;
	st.local.u32 	[%rd266+40], %rd328;
	st.local.u32 	[%rd266+52], %rd329;
	st.local.u32 	[%rd266+48], %rd330;
	st.local.u32 	[%rd266+60], %rd331;
	st.local.u32 	[%rd266+56], %rd332;
	st.local.u32 	[%rd266+68], %rd333;
	st.local.u32 	[%rd266+64], %rd334;
	st.local.u32 	[%rd266+76], %rd335;
	st.local.u32 	[%rd266+72], %rd336;
	st.local.u32 	[%rd266+84], %rd337;
	st.local.u32 	[%rd266+80], %rd338;
	st.local.u32 	[%rd266+92], %rd339;
	st.local.u32 	[%rd266+88], %rd340;
	st.local.u32 	[%rd266+100], %rd341;
	st.local.u32 	[%rd266+96], %rd342;
	st.local.u32 	[%rd266+108], %rd343;
	st.local.u32 	[%rd266+104], %rd344;
	st.local.u32 	[%rd266+116], %rd345;
	st.local.u32 	[%rd266+112], %rd346;
	st.local.u32 	[%rd266+124], %rd347;
	st.local.u32 	[%rd266+120], %rd348;
	st.local.u32 	[%rd266+132], %rd349;
	st.local.u32 	[%rd266+128], %rd350;
	st.local.u32 	[%rd266+140], %rd351;
	st.local.u32 	[%rd266+136], %rd352;
	st.local.u32 	[%rd266+148], %rd353;
	st.local.u32 	[%rd266+144], %rd354;
	st.local.u32 	[%rd266+156], %rd355;
	st.local.u32 	[%rd266+152], %rd356;
	st.local.u32 	[%rd266+164], %rd357;
	st.local.u32 	[%rd266+160], %rd358;
	st.local.u32 	[%rd266+172], %rd359;
	st.local.u32 	[%rd266+168], %rd360;
	st.local.u32 	[%rd266+180], %rd361;
	st.local.u32 	[%rd266+176], %rd362;
	st.local.u32 	[%rd266+188], %rd363;
	st.local.u32 	[%rd266+184], %rd364;
	st.local.u32 	[%rd266+196], %rd365;
	st.local.u32 	[%rd266+192], %rd366;
	st.local.u32 	[%rd266+204], %rd367;
	st.local.u32 	[%rd266+200], %rd368;
	st.local.u32 	[%rd266+212], %rd369;
	st.local.u32 	[%rd266+208], %rd370;
	st.local.u32 	[%rd266+220], %rd371;
	st.local.u32 	[%rd266+216], %rd372;
	st.local.u32 	[%rd266+228], %rd373;
	st.local.u32 	[%rd266+224], %rd374;
	st.local.u32 	[%rd266+236], %rd375;
	st.local.u32 	[%rd266+232], %rd376;
	st.local.u32 	[%rd266+244], %rd377;
	st.local.u32 	[%rd266+240], %rd378;
	st.local.u32 	[%rd266+252], %rd379;
	st.local.u32 	[%rd266+248], %rd380;
	st.local.u32 	[%rd266+260], %rd381;
	st.local.u32 	[%rd266+256], %rd382;
	st.local.u32 	[%rd266+268], %rd383;
	st.local.u32 	[%rd266+264], %rd384;
	st.local.u32 	[%rd266+276], %rd385;
	st.local.u32 	[%rd266+272], %rd386;
	st.local.u32 	[%rd266+284], %rd387;
	st.local.u32 	[%rd266+280], %rd388;
	st.local.u32 	[%rd266+292], %rd389;
	st.local.u32 	[%rd266+288], %rd390;
	st.local.u32 	[%rd266+300], %rd391;
	st.local.u32 	[%rd266+296], %rd392;
	st.local.u32 	[%rd266+308], %rd393;
	st.local.u32 	[%rd266+304], %rd394;
	st.local.u32 	[%rd266+316], %rd395;
	st.local.u32 	[%rd266+312], %rd396;
	st.local.u32 	[%rd266+324], %rd397;
	st.local.u32 	[%rd266+320], %rd398;
	st.local.u32 	[%rd266+332], %rd399;
	st.local.u32 	[%rd266+328], %rd400;
	st.local.u32 	[%rd266+340], %rd401;
	st.local.u32 	[%rd266+336], %rd402;
	st.local.u32 	[%rd266+348], %rd403;
	st.local.u32 	[%rd266+344], %rd404;
	st.local.u32 	[%rd266+356], %rd405;
	st.local.u32 	[%rd266+352], %rd406;
	st.local.u32 	[%rd266+364], %rd407;
	st.local.u32 	[%rd266+360], %rd408;
	st.local.u32 	[%rd266+372], %rd409;
	st.local.u32 	[%rd266+368], %rd410;
	st.local.u32 	[%rd266+380], %rd411;
	st.local.u32 	[%rd266+376], %rd412;
	st.local.u32 	[%rd266+388], %rd413;
	st.local.u32 	[%rd266+384], %rd414;
	st.local.u32 	[%rd266+396], %rd415;
	st.local.u32 	[%rd266+392], %rd416;
	st.local.u32 	[%rd266+404], %rd417;
	st.local.u32 	[%rd266+400], %rd418;
	st.local.u32 	[%rd266+412], %rd419;
	st.local.u32 	[%rd266+408], %rd420;
	st.local.u32 	[%rd266+420], %rd421;
	st.local.u32 	[%rd266+416], %rd422;
	st.local.u32 	[%rd266+428], %rd423;
	st.local.u32 	[%rd266+424], %rd424;
	st.local.u32 	[%rd266+436], %rd425;
	st.local.u32 	[%rd266+432], %rd426;
	st.local.u32 	[%rd266+444], %rd427;
	st.local.u32 	[%rd266+440], %rd428;
	st.local.u32 	[%rd266+452], %rd429;
	st.local.u32 	[%rd266+448], %rd430;
	st.local.u32 	[%rd266+460], %rd431;
	st.local.u32 	[%rd266+456], %rd432;
	st.local.u32 	[%rd266+468], %rd433;
	st.local.u32 	[%rd266+464], %rd434;
	st.local.u32 	[%rd266+476], %rd433;
	st.local.u32 	[%rd266+472], %rd435;
	st.local.u32 	[%rd266+480], %r663;
	shl.b64 	%rd784, %rd618, 2;
	add.s64 	%rd785, %rd266, %rd784;
	ld.local.u32 	%r718, [%rd785];
	add.s32 	%r719, %r2412, %r120;
	add.s32 	%r2408, %r719, %r718;
	mov.u32 	%r2405, %r2409;
	mov.u32 	%r2402, %r120;
	mov.u32 	%r2399, %r2410;
	add.s32 	%r2396, %r2396, 1;
	setp.lt.s32	%p53, %r2396, %r695;
	@%p53 bra 	BB46_41;

BB46_52:
	ld.param.u64 	%rd916, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+48];
	ld.param.u64 	%rd915, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+16];
	mul.wide.s32 	%rd786, %r695, 56;
	add.s64 	%rd787, %rd1, %rd786;
	ld.global.u32 	%r725, [%rd83+16];
	ld.global.u32 	%r726, [%rd83+20];
	ld.global.u32 	%r727, [%rd83+28];
	ld.global.u32 	%r728, [%rd83+24];
	ld.global.u32 	%r729, [%rd83+12];
	st.local.v2.u32 	[%rd787+8], {%r728, %r727};
	st.local.v2.u32 	[%rd787], {%r725, %r726};
	cvta.to.global.u64 	%rd791, %rd915;
	mul.wide.s32 	%rd792, %r1, 16;
	add.s64 	%rd4, %rd791, %rd792;
	ld.global.u32 	%r2414, [%rd4+4];
	ld.global.u32 	%r2413, [%rd4];
	ld.global.u32 	%r2416, [%rd4+12];
	ld.global.u32 	%r2415, [%rd4+8];
	st.local.v2.u32 	[%rd787+24], {%r2415, %r2416};
	st.local.v2.u32 	[%rd787+16], {%r2413, %r2414};
	st.local.v2.u32 	[%rd787+32], {%r2413, %r2414};
	st.local.v2.u32 	[%rd787+40], {%r2415, %r2416};
	mov.u64 	%rd793, 4636737291354636288;
	st.local.u64 	[%rd787+48], %rd793;
	cvta.to.global.u64 	%rd794, %rd916;
	mul.wide.s32 	%rd795, %r1, 8;
	add.s64 	%rd796, %rd794, %rd795;
	ld.global.f64 	%fd2, [%rd796];
	setp.le.s32	%p54, %r729, %r2416;
	@%p54 bra 	BB46_54;

	ld.global.u32 	%r2413, [%rd83];
	ld.global.u32 	%r2414, [%rd83+4];
	ld.global.u32 	%r2415, [%rd83+8];
	ld.global.u32 	%r2416, [%rd83+12];

BB46_54:
	mov.u32 	%r2419, 0;

BB46_55:
	mov.u32 	%r2418, %r2419;
	mul.wide.s32 	%rd800, %r2418, 56;
	add.s64 	%rd801, %rd1, %rd800;
	ld.local.u32 	%r735, [%rd801+12];
	setp.lt.s32	%p55, %r735, %r2416;
	setp.lt.s32	%p56, %r2418, %r695;
	and.pred  	%p57, %p55, %p56;
	add.s32 	%r2419, %r2418, 1;
	@%p57 bra 	BB46_55;

	ld.param.u64 	%rd917, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+32];
	cvta.to.global.u64 	%rd802, %rd917;
	add.s64 	%rd804, %rd802, %rd792;
	add.s64 	%rd5, %rd804, 12;
	mov.f64 	%fd632, 0d0000000000000000;
	setp.ge.s32	%p58, %r2418, %r2370;
	mov.f64 	%fd1182, %fd632;
	@%p58 bra 	BB46_63;

	mov.f64 	%fd633, 0d0000000000000000;
	mov.f64 	%fd1165, %fd633;

BB46_58:
	mul.wide.s32 	%rd805, %r2418, 56;
	add.s64 	%rd806, %rd1, %rd805;
	add.s64 	%rd6, %rd806, 28;
	ld.local.u32 	%r742, [%rd806+28];
	setp.le.s32	%p59, %r2416, %r742;
	mov.f64 	%fd1164, %fd633;
	@%p59 bra 	BB46_61;

	ld.global.u32 	%r743, [%rd5];
	setp.gt.s32	%p60, %r2416, %r743;
	mov.f64 	%fd1163, %fd633;
	mov.f64 	%fd1164, %fd1163;
	@%p60 bra 	BB46_61;

	ld.local.v2.u32 	{%r744, %r745}, [%rd6+12];
	setp.lt.s32	%p61, %r2416, %r745;
	ld.local.v2.u32 	{%r748, %r749}, [%rd6+4];
	selp.b32	%r752, %r2413, %r748, %p61;
	selp.b32	%r753, %r2415, %r744, %p61;
	selp.b32	%r754, %r2414, %r749, %p61;
	setp.eq.s32	%p62, %r754, 31;
	ld.local.v2.u32 	{%r755, %r756}, [%rd6+-12];
	ld.local.u32 	%r758, [%rd6+-4];
	setp.lt.s32	%p63, %r756, 30;
	and.pred  	%p64, %p62, %p63;
	selp.b32	%r760, 1, %r754, %p64;
	selp.u32	%r761, 1, 0, %p64;
	sub.s32 	%r762, %r753, %r758;
	sub.s32 	%r763, %r752, %r755;
	add.s32 	%r764, %r763, %r761;
	sub.s32 	%r766, %r643, %r756;
	mov.u32 	%r767, 0;
	max.s32 	%r768, %r767, %r766;
	min.s32 	%r769, %r643, %r760;
	add.s32 	%r770, %r768, %r769;
	add.s32 	%r771, %r770, -30;
	mad.lo.s32 	%r772, %r762, 360, %r771;
	mad.lo.s32 	%r773, %r764, 30, %r772;
	cvt.rn.f64.s32	%fd636, %r773;
	div.rn.f64 	%fd637, %fd636, 0d4076800000000000;
	fma.rn.f64 	%fd638, %fd1, %fd637, 0d3FF0000000000000;
	add.f64 	%fd639, %fd638, 0dBFF0000000000000;
	mul.f64 	%fd4, %fd639, 0d4059000000000000;
	mov.f64 	%fd1164, %fd4;

BB46_61:
	mov.f64 	%fd5, %fd1164;
	add.f64 	%fd1165, %fd1165, %fd5;
	add.s32 	%r2418, %r2418, 1;
	setp.lt.s32	%p65, %r2418, %r2370;
	@%p65 bra 	BB46_58;

	mul.f64 	%fd7, %fd1165, 0d4059000000000000;
	mov.f64 	%fd1182, %fd7;

BB46_63:
	mov.f64 	%fd8, %fd1182;
	div.rn.f64 	%fd643, %fd8, 0d4059000000000000;
	add.f64 	%fd9, %fd2, %fd643;
	mov.f64 	%fd1180, %fd632;
	mov.f64 	%fd1166, 0d3FF0000000000000;
	mov.u32 	%r2420, 0;
	setp.lt.s32	%p66, %r2370, 1;
	mov.f64 	%fd1179, %fd632;
	@%p66 bra 	BB46_80;

BB46_64:
	mov.f64 	%fd1176, %fd1180;
	mov.f64 	%fd1181, %fd1176;
	mov.u32 	%r2429, %r2431;
	mov.u32 	%r161, %r2429;
	mov.u32 	%r2425, %r2427;
	mov.u32 	%r160, %r2425;
	mov.u32 	%r2421, %r2423;
	mov.u32 	%r159, %r2421;
	mul.wide.s32 	%rd807, %r2420, 56;
	add.s64 	%rd808, %rd1, %rd807;
	add.s64 	%rd7, %rd808, 12;
	ld.local.u32 	%r783, [%rd808+12];
	setp.gt.s32	%p67, %r2416, %r783;
	mov.u32 	%r2424, %r159;
	mov.u32 	%r2428, %r160;
	mov.u32 	%r2432, %r161;
	@%p67 bra 	BB46_79;

	ld.local.v2.u32 	{%r784, %r785}, [%rd7+-4];
	mov.u32 	%r166, %r785;
	mov.u32 	%r165, %r784;
	ld.local.v2.u32 	{%r786, %r787}, [%rd7+-12];
	mov.u32 	%r164, %r787;
	mov.u32 	%r163, %r786;
	ld.local.f64 	%fd1167, [%rd7+36];
	setp.neu.f64	%p68, %fd1167, 0dBFF0000000000000;
	@%p68 bra 	BB46_67;

	ld.local.v2.u32 	{%r788, %r789}, [%rd7+20];
	ld.local.u32 	%r791, [%rd7+28];
	setp.eq.s32	%p69, %r789, 31;
	ld.local.v2.u32 	{%r793, %r794}, [%rd7+4];
	ld.local.u32 	%r796, [%rd7+12];
	setp.lt.s32	%p70, %r794, 30;
	and.pred  	%p71, %p69, %p70;
	selp.b32	%r798, 1, %r789, %p71;
	selp.u32	%r799, 1, 0, %p71;
	sub.s32 	%r800, %r791, %r796;
	sub.s32 	%r801, %r788, %r793;
	add.s32 	%r802, %r801, %r799;
	sub.s32 	%r804, %r643, %r794;
	mov.u32 	%r805, 0;
	max.s32 	%r806, %r805, %r804;
	min.s32 	%r807, %r643, %r798;
	add.s32 	%r808, %r806, %r807;
	add.s32 	%r809, %r808, -30;
	mad.lo.s32 	%r810, %r800, 360, %r809;
	mad.lo.s32 	%r811, %r802, 30, %r810;
	cvt.rn.f64.s32	%fd644, %r811;
	div.rn.f64 	%fd645, %fd644, 0d4076800000000000;
	fma.rn.f64 	%fd646, %fd1, %fd645, 0d3FF0000000000000;
	add.f64 	%fd647, %fd646, 0dBFF0000000000000;
	mul.f64 	%fd1167, %fd647, 0d4059000000000000;

BB46_67:
	and.b16  	%rs50, %rs89, 255;
	setp.eq.s16	%p72, %rs50, 0;
	selp.b32	%r812, %r159, %r2413, %p72;
	selp.b32	%r813, %r161, %r2415, %p72;
	selp.b32	%r814, %r160, %r2414, %p72;
	setp.eq.s32	%p73, %r787, 31;
	setp.lt.s32	%p74, %r814, 30;
	and.pred  	%p75, %p73, %p74;
	selp.b32	%r815, 1, %r787, %p75;
	selp.u32	%r816, 1, 0, %p75;
	sub.s32 	%r817, %r784, %r813;
	sub.s32 	%r818, %r786, %r812;
	add.s32 	%r819, %r818, %r816;
	mul.lo.s32 	%r820, %r819, 30;
	sub.s32 	%r822, %r643, %r814;
	mov.u32 	%r823, 0;
	max.s32 	%r824, %r823, %r822;
	min.s32 	%r825, %r643, %r815;
	mad.lo.s32 	%r826, %r817, 360, %r820;
	add.s32 	%r827, %r826, %r824;
	add.s32 	%r828, %r827, %r825;
	add.s32 	%r829, %r828, -30;
	cvt.rn.f64.s32	%fd648, %r829;
	div.rn.f64 	%fd649, %fd648, 0d4076800000000000;
	add.f64 	%fd15, %fd649, %fd649;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r167}, %fd15;
	}
	bfe.u32 	%r830, %r167, 20, 11;
	add.s32 	%r831, %r830, -1012;
	mov.b64 	 %rd809, %fd15;
	shl.b64 	%rd810, %rd809, %r831;
	setp.eq.s64	%p76, %rd810, -9223372036854775808;
	mov.f64 	%fd650, 0d3FF0666666800000;
	abs.f64 	%fd16, %fd650;
	// Callseq Start 158
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd16;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd15;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1174, [retval0+0];
	
	//{
	}// Callseq End 158
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r168}, %fd650;
	}
	setp.lt.s32	%p77, %r168, 0;
	and.pred  	%p1, %p77, %p76;
	@!%p1 bra 	BB46_69;
	bra.uni 	BB46_68;

BB46_68:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r832}, %fd1174;
	}
	xor.b32  	%r833, %r832, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r834, %temp}, %fd1174;
	}
	mov.b64 	%fd1174, {%r834, %r833};

BB46_69:
	mov.f64 	%fd1173, %fd1174;
	setp.gt.s32	%p78, %r168, -1;
	@%p78 bra 	BB46_71;

	cvt.rzi.f64.f64	%fd651, %fd15;
	setp.neu.f64	%p79, %fd651, %fd15;
	selp.f64	%fd1173, 0dFFF8000000000000, %fd1173, %p79;

BB46_71:
	mov.f64 	%fd21, %fd1173;
	add.f64 	%fd22, %fd15, 0d3FF0666666800000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r835}, %fd22;
	}
	and.b32  	%r836, %r835, 2146435072;
	setp.ne.s32	%p80, %r836, 2146435072;
	mov.f64 	%fd1172, %fd21;
	@%p80 bra 	BB46_78;

	setp.gtu.f64	%p81, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd1172, %fd22;
	@%p81 bra 	BB46_78;

	abs.f64 	%fd23, %fd15;
	setp.gtu.f64	%p82, %fd23, 0d7FF0000000000000;
	mov.f64 	%fd1171, %fd22;
	mov.f64 	%fd1172, %fd1171;
	@%p82 bra 	BB46_78;

	setp.eq.f64	%p83, %fd23, 0d7FF0000000000000;
	@%p83 bra 	BB46_77;
	bra.uni 	BB46_75;

BB46_77:
	setp.gt.f64	%p85, %fd16, 0d3FF0000000000000;
	selp.b32	%r843, 2146435072, 0, %p85;
	xor.b32  	%r844, %r843, 2146435072;
	setp.lt.s32	%p86, %r167, 0;
	selp.b32	%r845, %r844, %r843, %p86;
	mov.b64 	%fd1172, {%r823, %r845};
	bra.uni 	BB46_78;

BB46_75:
	setp.neu.f64	%p84, %fd16, 0d7FF0000000000000;
	mov.f64 	%fd1172, %fd21;
	@%p84 bra 	BB46_78;

	shr.s32 	%r837, %r167, 31;
	and.b32  	%r838, %r837, -2146435072;
	add.s32 	%r839, %r838, 2146435072;
	or.b32  	%r840, %r839, -2147483648;
	selp.b32	%r841, %r840, %r839, %p1;
	mov.b64 	%fd1172, {%r823, %r841};

BB46_78:
	rcp.rn.f64 	%fd652, %fd1172;
	setp.eq.f64	%p87, %fd15, 0d0000000000000000;
	selp.f64	%fd653, 0d3FF0000000000000, %fd652, %p87;
	mul.f64 	%fd1166, %fd1166, %fd653;
	fma.rn.f64 	%fd1181, %fd1167, %fd1166, %fd1181;
	mov.u16 	%rs89, 0;
	mov.u32 	%r2424, %r163;
	mov.u32 	%r2428, %r164;
	mov.u32 	%r2432, %r165;

BB46_79:
	mov.f64 	%fd1180, %fd1181;
	mov.u32 	%r2431, %r2432;
	mov.u32 	%r2427, %r2428;
	mov.u32 	%r2423, %r2424;
	add.s32 	%r2420, %r2420, 1;
	setp.lt.s32	%p88, %r2420, %r2370;
	mov.f64 	%fd1179, %fd1180;
	@%p88 bra 	BB46_64;

BB46_80:
	sub.f64 	%fd1202, %fd9, %fd1179;
	abs.f64 	%fd33, %fd1202;
	mul.f64 	%fd654, %fd33, 0d3C88361B40000000;
	setp.gtu.f64	%p89, %fd33, %fd654;
	@%p89 bra 	BB46_82;

	mov.f64 	%fd656, 0d0000000000000000;
	abs.f64 	%fd657, %fd656;
	mul.f64 	%fd658, %fd657, 0d3C88361B40000000;
	mov.f64 	%fd1383, 0d3FA99999A0000000;
	setp.le.f64	%p90, %fd33, %fd658;
	@%p90 bra 	BB46_403;

BB46_82:
	mov.f64 	%fd1200, 0d0000000000000000;
	@%p66 bra 	BB46_118;

	sub.s32 	%r174, %r643, %r2414;
	mov.f64 	%fd1200, 0d0000000000000000;
	mov.f64 	%fd1183, 0d3FF0000000000000;
	mov.u16 	%rs90, 1;
	mov.u32 	%r2433, 0;

BB46_84:
	mov.u32 	%r2442, %r2444;
	mov.u32 	%r178, %r2442;
	mov.u32 	%r2438, %r2440;
	mov.u32 	%r177, %r2438;
	mov.u32 	%r2434, %r2436;
	mov.u32 	%r176, %r2434;
	mul.wide.s32 	%rd811, %r2433, 56;
	add.s64 	%rd812, %rd1, %rd811;
	add.s64 	%rd8, %rd812, 12;
	ld.local.u32 	%r857, [%rd812+12];
	setp.gt.s32	%p92, %r2416, %r857;
	mov.u32 	%r2437, %r176;
	mov.u32 	%r2441, %r177;
	mov.u32 	%r2445, %r178;
	@%p92 bra 	BB46_117;

	ld.local.v2.u32 	{%r858, %r859}, [%rd8+-4];
	mov.u32 	%r183, %r859;
	mov.u32 	%r182, %r858;
	ld.local.v2.u32 	{%r860, %r861}, [%rd8+-12];
	mov.u32 	%r181, %r861;
	mov.u32 	%r180, %r860;
	ld.local.f64 	%fd1184, [%rd8+36];
	setp.neu.f64	%p93, %fd1184, 0dBFF0000000000000;
	@%p93 bra 	BB46_87;

	ld.local.v2.u32 	{%r862, %r863}, [%rd8+20];
	ld.local.u32 	%r865, [%rd8+28];
	setp.eq.s32	%p94, %r863, 31;
	ld.local.v2.u32 	{%r867, %r868}, [%rd8+4];
	ld.local.u32 	%r870, [%rd8+12];
	setp.lt.s32	%p95, %r868, 30;
	and.pred  	%p96, %p94, %p95;
	selp.b32	%r872, 1, %r863, %p96;
	selp.u32	%r873, 1, 0, %p96;
	sub.s32 	%r874, %r865, %r870;
	sub.s32 	%r875, %r862, %r867;
	add.s32 	%r876, %r875, %r873;
	sub.s32 	%r878, %r643, %r868;
	mov.u32 	%r879, 0;
	max.s32 	%r880, %r879, %r878;
	min.s32 	%r881, %r643, %r872;
	add.s32 	%r882, %r880, %r881;
	add.s32 	%r883, %r882, -30;
	mad.lo.s32 	%r884, %r874, 360, %r883;
	mad.lo.s32 	%r885, %r876, 30, %r884;
	cvt.rn.f64.s32	%fd662, %r885;
	div.rn.f64 	%fd663, %fd662, 0d4076800000000000;
	fma.rn.f64 	%fd664, %fd1, %fd663, 0d3FF0000000000000;
	add.f64 	%fd665, %fd664, 0dBFF0000000000000;
	mul.f64 	%fd1184, %fd665, 0d4059000000000000;

BB46_87:
	mov.f64 	%fd666, 0d3FF070A3D7266666;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r187}, %fd666;
	}
	abs.f64 	%fd39, %fd666;
	and.b16  	%rs53, %rs90, 255;
	setp.eq.s16	%p97, %rs53, 0;
	@%p97 bra 	BB46_102;
	bra.uni 	BB46_88;

BB46_102:
	setp.lt.s32	%p116, %r187, 0;
	setp.lt.s32	%p117, %r177, 30;
	setp.eq.s32	%p118, %r861, 31;
	and.pred  	%p119, %p118, %p117;
	selp.b32	%r921, 1, %r861, %p119;
	selp.u32	%r922, 1, 0, %p119;
	sub.s32 	%r923, %r858, %r178;
	sub.s32 	%r924, %r860, %r176;
	add.s32 	%r925, %r924, %r922;
	mul.lo.s32 	%r926, %r925, 30;
	sub.s32 	%r928, %r643, %r177;
	mov.u32 	%r929, 0;
	max.s32 	%r930, %r929, %r928;
	min.s32 	%r931, %r643, %r921;
	mad.lo.s32 	%r932, %r923, 360, %r926;
	add.s32 	%r933, %r932, %r930;
	add.s32 	%r934, %r933, %r931;
	add.s32 	%r935, %r934, -30;
	cvt.rn.f64.s32	%fd670, %r935;
	div.rn.f64 	%fd671, %fd670, 0d4076800000000000;
	add.f64 	%fd53, %fd671, %fd671;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r189}, %fd53;
	}
	bfe.u32 	%r936, %r189, 20, 11;
	add.s32 	%r937, %r936, -1012;
	mov.b64 	 %rd814, %fd53;
	shl.b64 	%rd10, %rd814, %r937;
	setp.eq.s64	%p120, %rd10, -9223372036854775808;
	// Callseq Start 160
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd39;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd53;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1198, [retval0+0];
	
	//{
	}// Callseq End 160
	and.pred  	%p3, %p116, %p120;
	@!%p3 bra 	BB46_104;
	bra.uni 	BB46_103;

BB46_103:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r938}, %fd1198;
	}
	xor.b32  	%r939, %r938, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r940, %temp}, %fd1198;
	}
	mov.b64 	%fd1198, {%r940, %r939};

BB46_104:
	mov.f64 	%fd1197, %fd1198;
	mov.pred 	%p121, 0;
	@%p121 bra 	BB46_107;
	bra.uni 	BB46_105;

BB46_107:
	selp.b32	%r941, %r187, 0, %p120;
	or.b32  	%r942, %r941, 2146435072;
	setp.lt.s32	%p125, %r189, 0;
	selp.b32	%r943, %r942, %r941, %p125;
	mov.b64 	%fd1197, {%r929, %r943};
	bra.uni 	BB46_108;

BB46_88:
	setp.lt.s32	%p98, %r187, 0;
	setp.lt.s32	%p99, %r2414, 30;
	setp.eq.s32	%p100, %r861, 31;
	and.pred  	%p101, %p100, %p99;
	selp.b32	%r886, 1, %r861, %p101;
	selp.u32	%r887, 1, 0, %p101;
	sub.s32 	%r888, %r858, %r2415;
	sub.s32 	%r889, %r860, %r2413;
	add.s32 	%r890, %r889, %r887;
	mul.lo.s32 	%r891, %r890, 30;
	min.s32 	%r893, %r643, %r886;
	mad.lo.s32 	%r894, %r888, 360, %r891;
	mov.u32 	%r895, 0;
	max.s32 	%r896, %r895, %r174;
	add.s32 	%r897, %r894, %r896;
	add.s32 	%r898, %r897, %r893;
	add.s32 	%r899, %r898, -30;
	cvt.rn.f64.s32	%fd667, %r899;
	div.rn.f64 	%fd668, %fd667, 0d4076800000000000;
	add.f64 	%fd40, %fd668, %fd668;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r188}, %fd40;
	}
	bfe.u32 	%r900, %r188, 20, 11;
	add.s32 	%r901, %r900, -1012;
	mov.b64 	 %rd813, %fd40;
	shl.b64 	%rd9, %rd813, %r901;
	setp.eq.s64	%p102, %rd9, -9223372036854775808;
	// Callseq Start 159
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd39;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd40;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1191, [retval0+0];
	
	//{
	}// Callseq End 159
	and.pred  	%p2, %p98, %p102;
	@!%p2 bra 	BB46_90;
	bra.uni 	BB46_89;

BB46_89:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r902}, %fd1191;
	}
	xor.b32  	%r903, %r902, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r904, %temp}, %fd1191;
	}
	mov.b64 	%fd1191, {%r904, %r903};

BB46_90:
	mov.f64 	%fd1190, %fd1191;
	mov.pred 	%p103, 0;
	@%p103 bra 	BB46_93;
	bra.uni 	BB46_91;

BB46_93:
	selp.b32	%r905, %r187, 0, %p102;
	or.b32  	%r906, %r905, 2146435072;
	setp.lt.s32	%p107, %r188, 0;
	selp.b32	%r907, %r906, %r905, %p107;
	mov.b64 	%fd1190, {%r895, %r907};
	bra.uni 	BB46_94;

BB46_105:
	setp.gt.s32	%p122, %r187, -1;
	@%p122 bra 	BB46_108;

	cvt.rzi.f64.f64	%fd672, %fd53;
	setp.neu.f64	%p123, %fd672, %fd53;
	selp.f64	%fd1197, 0dFFF8000000000000, %fd1197, %p123;

BB46_108:
	mov.f64 	%fd59, %fd1197;
	add.f64 	%fd60, %fd53, 0d3FF070A3D7266666;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r945}, %fd60;
	}
	and.b32  	%r946, %r945, 2146435072;
	setp.ne.s32	%p126, %r946, 2146435072;
	mov.f64 	%fd1196, %fd59;
	@%p126 bra 	BB46_115;

	setp.gtu.f64	%p127, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd1196, %fd60;
	@%p127 bra 	BB46_115;

	abs.f64 	%fd61, %fd53;
	setp.gtu.f64	%p128, %fd61, 0d7FF0000000000000;
	mov.f64 	%fd1195, %fd60;
	mov.f64 	%fd1196, %fd1195;
	@%p128 bra 	BB46_115;

	setp.eq.f64	%p129, %fd61, 0d7FF0000000000000;
	@%p129 bra 	BB46_114;
	bra.uni 	BB46_112;

BB46_114:
	setp.gt.f64	%p131, %fd39, 0d3FF0000000000000;
	selp.b32	%r953, 2146435072, 0, %p131;
	xor.b32  	%r954, %r953, 2146435072;
	setp.lt.s32	%p132, %r189, 0;
	selp.b32	%r955, %r954, %r953, %p132;
	mov.b64 	%fd1196, {%r929, %r955};
	bra.uni 	BB46_115;

BB46_91:
	setp.gt.s32	%p104, %r187, -1;
	@%p104 bra 	BB46_94;

	cvt.rzi.f64.f64	%fd669, %fd40;
	setp.neu.f64	%p105, %fd669, %fd40;
	selp.f64	%fd1190, 0dFFF8000000000000, %fd1190, %p105;

BB46_94:
	mov.f64 	%fd46, %fd1190;
	add.f64 	%fd47, %fd40, 0d3FF070A3D7266666;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r909}, %fd47;
	}
	and.b32  	%r910, %r909, 2146435072;
	setp.ne.s32	%p108, %r910, 2146435072;
	mov.f64 	%fd1189, %fd46;
	@%p108 bra 	BB46_101;

	setp.gtu.f64	%p109, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd1189, %fd47;
	@%p109 bra 	BB46_101;

	abs.f64 	%fd48, %fd40;
	setp.gtu.f64	%p110, %fd48, 0d7FF0000000000000;
	mov.f64 	%fd1188, %fd47;
	mov.f64 	%fd1189, %fd1188;
	@%p110 bra 	BB46_101;

	setp.eq.f64	%p111, %fd48, 0d7FF0000000000000;
	@%p111 bra 	BB46_100;
	bra.uni 	BB46_98;

BB46_100:
	setp.gt.f64	%p113, %fd39, 0d3FF0000000000000;
	selp.b32	%r917, 2146435072, 0, %p113;
	xor.b32  	%r918, %r917, 2146435072;
	setp.lt.s32	%p114, %r188, 0;
	selp.b32	%r919, %r918, %r917, %p114;
	mov.b64 	%fd1189, {%r895, %r919};
	bra.uni 	BB46_101;

BB46_112:
	setp.neu.f64	%p130, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd1196, %fd59;
	@%p130 bra 	BB46_115;

	shr.s32 	%r947, %r189, 31;
	and.b32  	%r948, %r947, -2146435072;
	add.s32 	%r949, %r948, 2146435072;
	or.b32  	%r950, %r949, -2147483648;
	selp.b32	%r951, %r950, %r949, %p3;
	mov.b64 	%fd1196, {%r929, %r951};

BB46_115:
	setp.eq.f64	%p133, %fd53, 0d0000000000000000;
	selp.f64	%fd1199, 0d3FF0000000000000, %fd1196, %p133;
	bra.uni 	BB46_116;

BB46_98:
	setp.neu.f64	%p112, %fd39, 0d7FF0000000000000;
	mov.f64 	%fd1189, %fd46;
	@%p112 bra 	BB46_101;

	shr.s32 	%r911, %r188, 31;
	and.b32  	%r912, %r911, -2146435072;
	add.s32 	%r913, %r912, 2146435072;
	or.b32  	%r914, %r913, -2147483648;
	selp.b32	%r915, %r914, %r913, %p2;
	mov.b64 	%fd1189, {%r895, %r915};

BB46_101:
	setp.eq.f64	%p115, %fd40, 0d0000000000000000;
	selp.f64	%fd1199, 0d3FF0000000000000, %fd1189, %p115;

BB46_116:
	rcp.rn.f64 	%fd673, %fd1199;
	mul.f64 	%fd1183, %fd1183, %fd673;
	fma.rn.f64 	%fd1200, %fd1184, %fd1183, %fd1200;
	mov.u16 	%rs90, 0;
	mov.u32 	%r2437, %r180;
	mov.u32 	%r2441, %r181;
	mov.u32 	%r2445, %r182;

BB46_117:
	mov.u32 	%r2444, %r2445;
	mov.u32 	%r2440, %r2441;
	mov.u32 	%r2436, %r2437;
	add.s32 	%r2433, %r2433, 1;
	setp.lt.s32	%p134, %r2433, %r2370;
	@%p134 bra 	BB46_84;

BB46_118:
	sub.s32 	%r195, %r643, %r2414;
	sub.f64 	%fd1201, %fd9, %fd1200;
	mov.f64 	%fd1388, 0d3FA99999A0000000;
	mov.f64 	%fd1386, 0d3FAC28F5C999999A;
	mov.u32 	%r2696, 2;
	mov.u32 	%r2446, -1;

BB46_119:
	mov.f64 	%fd1378, %fd1388;
	mov.f64 	%fd1373, %fd1386;
	mov.f64 	%fd1389, %fd1378;
	mov.f64 	%fd1387, %fd1373;
	mov.u32 	%r2689, %r2696;
	mov.u32 	%r2694, %r2689;
	mov.u32 	%r2677, %r2688;
	mov.u32 	%r2685, %r2677;
	mov.u32 	%r2661, %r2672;
	mov.u32 	%r2669, %r2661;
	mov.u32 	%r2645, %r2656;
	mov.u32 	%r2653, %r2645;
	mov.u32 	%r2628, %r2639;
	mov.u32 	%r2636, %r2628;
	mov.u32 	%r2612, %r2623;
	mov.u32 	%r2620, %r2612;
	mov.u32 	%r2596, %r2607;
	mov.u32 	%r2604, %r2596;
	mov.u32 	%r2579, %r2590;
	mov.u32 	%r2587, %r2579;
	mov.u32 	%r2563, %r2574;
	mov.u32 	%r2571, %r2563;
	mov.u32 	%r2547, %r2558;
	mov.u32 	%r2555, %r2547;
	mov.u32 	%r2530, %r2541;
	mov.u32 	%r2538, %r2530;
	mov.u32 	%r2514, %r2525;
	mov.u32 	%r2522, %r2514;
	mov.u32 	%r2498, %r2509;
	mov.u32 	%r2506, %r2498;
	mul.f64 	%fd676, %fd1202, %fd1201;
	setp.gtu.f64	%p135, %fd676, 0d0000000000000000;
	abs.f64 	%fd77, %fd1202;
	@%p135 bra 	BB46_248;
	bra.uni 	BB46_120;

BB46_248:
	abs.f64 	%fd234, %fd1201;
	setp.lt.f64	%p305, %fd77, %fd234;
	@%p305 bra 	BB46_364;
	bra.uni 	BB46_249;

BB46_364:
	sub.f64 	%fd807, %fd1389, %fd1387;
	fma.rn.f64 	%fd1389, %fd807, 0d3FF999999999999A, %fd1389;
	mov.f64 	%fd1368, 0d0000000000000000;
	mov.u32 	%r2652, %r2653;
	mov.u32 	%r2668, %r2669;
	mov.u32 	%r2684, %r2685;
	@%p66 bra 	BB46_400;

	fma.rn.f64 	%fd359, %fd1389, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1368, 0d0000000000000000;
	mov.f64 	%fd1351, 0d3FF0000000000000;
	mov.u16 	%rs96, 1;
	mov.u32 	%r2640, 0;
	mov.u32 	%r2654, %r2653;
	mov.u32 	%r2670, %r2669;
	mov.u32 	%r2686, %r2685;

BB46_366:
	mov.u32 	%r2674, %r2686;
	mov.u32 	%r348, %r2674;
	mov.u32 	%r2658, %r2670;
	mov.u32 	%r347, %r2658;
	mov.u32 	%r2642, %r2654;
	mov.u32 	%r346, %r2642;
	mul.wide.s32 	%rd841, %r2640, 56;
	add.s64 	%rd842, %rd1, %rd841;
	add.s64 	%rd30, %rd842, 12;
	ld.local.u32 	%r1634, [%rd842+12];
	setp.gt.s32	%p460, %r2416, %r1634;
	mov.u32 	%r2655, %r346;
	mov.u32 	%r2671, %r347;
	mov.u32 	%r2687, %r348;
	@%p460 bra 	BB46_399;

	ld.local.v2.u32 	{%r1635, %r1636}, [%rd30+-4];
	mov.u32 	%r353, %r1636;
	mov.u32 	%r352, %r1635;
	ld.local.v2.u32 	{%r1637, %r1638}, [%rd30+-12];
	mov.u32 	%r351, %r1638;
	mov.u32 	%r350, %r1637;
	ld.local.f64 	%fd1352, [%rd30+36];
	setp.neu.f64	%p461, %fd1352, 0dBFF0000000000000;
	@%p461 bra 	BB46_369;

	ld.local.v2.u32 	{%r1639, %r1640}, [%rd30+20];
	ld.local.u32 	%r1642, [%rd30+28];
	setp.eq.s32	%p462, %r1640, 31;
	ld.local.v2.u32 	{%r1644, %r1645}, [%rd30+4];
	ld.local.u32 	%r1647, [%rd30+12];
	setp.lt.s32	%p463, %r1645, 30;
	and.pred  	%p464, %p462, %p463;
	selp.b32	%r1649, 1, %r1640, %p464;
	selp.u32	%r1650, 1, 0, %p464;
	sub.s32 	%r1651, %r1642, %r1647;
	sub.s32 	%r1652, %r1639, %r1644;
	add.s32 	%r1653, %r1652, %r1650;
	sub.s32 	%r1655, %r643, %r1645;
	mov.u32 	%r1656, 0;
	max.s32 	%r1657, %r1656, %r1655;
	min.s32 	%r1658, %r643, %r1649;
	add.s32 	%r1659, %r1657, %r1658;
	add.s32 	%r1660, %r1659, -30;
	mad.lo.s32 	%r1661, %r1651, 360, %r1660;
	mad.lo.s32 	%r1662, %r1653, 30, %r1661;
	cvt.rn.f64.s32	%fd810, %r1662;
	div.rn.f64 	%fd811, %fd810, 0d4076800000000000;
	fma.rn.f64 	%fd812, %fd1, %fd811, 0d3FF0000000000000;
	add.f64 	%fd813, %fd812, 0dBFF0000000000000;
	mul.f64 	%fd1352, %fd813, 0d4059000000000000;

BB46_369:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r357}, %fd359;
	}
	abs.f64 	%fd365, %fd359;
	and.b16  	%rs71, %rs96, 255;
	setp.eq.s16	%p465, %rs71, 0;
	@%p465 bra 	BB46_384;
	bra.uni 	BB46_370;

BB46_384:
	setp.lt.s32	%p487, %r357, 0;
	setp.lt.s32	%p488, %r347, 30;
	setp.eq.s32	%p489, %r1638, 31;
	and.pred  	%p490, %p489, %p488;
	selp.b32	%r1699, 1, %r1638, %p490;
	selp.u32	%r1700, 1, 0, %p490;
	sub.s32 	%r1701, %r1635, %r348;
	sub.s32 	%r1702, %r1637, %r346;
	add.s32 	%r1703, %r1702, %r1700;
	mul.lo.s32 	%r1704, %r1703, 30;
	sub.s32 	%r1706, %r643, %r347;
	mov.u32 	%r1707, 0;
	max.s32 	%r1708, %r1707, %r1706;
	min.s32 	%r1709, %r643, %r1699;
	mad.lo.s32 	%r1710, %r1701, 360, %r1704;
	add.s32 	%r1711, %r1710, %r1708;
	add.s32 	%r1712, %r1711, %r1709;
	add.s32 	%r1713, %r1712, -30;
	cvt.rn.f64.s32	%fd817, %r1713;
	div.rn.f64 	%fd818, %fd817, 0d4076800000000000;
	add.f64 	%fd379, %fd818, %fd818;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r359}, %fd379;
	}
	bfe.u32 	%r1714, %r359, 20, 11;
	add.s32 	%r1715, %r1714, -1012;
	mov.b64 	 %rd844, %fd379;
	shl.b64 	%rd32, %rd844, %r1715;
	setp.eq.s64	%p491, %rd32, -9223372036854775808;
	// Callseq Start 174
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd365;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd379;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1366, [retval0+0];
	
	//{
	}// Callseq End 174
	and.pred  	%p17, %p487, %p491;
	@!%p17 bra 	BB46_386;
	bra.uni 	BB46_385;

BB46_385:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1716}, %fd1366;
	}
	xor.b32  	%r1717, %r1716, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1718, %temp}, %fd1366;
	}
	mov.b64 	%fd1366, {%r1718, %r1717};

BB46_386:
	mov.f64 	%fd1365, %fd1366;
	setp.eq.f64	%p492, %fd359, 0d0000000000000000;
	@%p492 bra 	BB46_389;
	bra.uni 	BB46_387;

BB46_389:
	selp.b32	%r1719, %r357, 0, %p491;
	or.b32  	%r1720, %r1719, 2146435072;
	setp.lt.s32	%p496, %r359, 0;
	selp.b32	%r1721, %r1720, %r1719, %p496;
	mov.b64 	%fd1365, {%r1707, %r1721};
	bra.uni 	BB46_390;

BB46_370:
	setp.lt.s32	%p466, %r357, 0;
	setp.lt.s32	%p467, %r2414, 30;
	setp.eq.s32	%p468, %r1638, 31;
	and.pred  	%p469, %p468, %p467;
	selp.b32	%r1663, 1, %r1638, %p469;
	selp.u32	%r1664, 1, 0, %p469;
	sub.s32 	%r1665, %r1635, %r2415;
	sub.s32 	%r1666, %r1637, %r2413;
	add.s32 	%r1667, %r1666, %r1664;
	mul.lo.s32 	%r1668, %r1667, 30;
	min.s32 	%r1670, %r643, %r1663;
	mad.lo.s32 	%r1671, %r1665, 360, %r1668;
	mov.u32 	%r1672, 0;
	max.s32 	%r1673, %r1672, %r195;
	add.s32 	%r1674, %r1671, %r1673;
	add.s32 	%r1675, %r1674, %r1670;
	add.s32 	%r1676, %r1675, -30;
	cvt.rn.f64.s32	%fd814, %r1676;
	div.rn.f64 	%fd815, %fd814, 0d4076800000000000;
	add.f64 	%fd366, %fd815, %fd815;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r358}, %fd366;
	}
	bfe.u32 	%r1677, %r358, 20, 11;
	add.s32 	%r1678, %r1677, -1012;
	mov.b64 	 %rd843, %fd366;
	shl.b64 	%rd31, %rd843, %r1678;
	setp.eq.s64	%p470, %rd31, -9223372036854775808;
	// Callseq Start 173
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd365;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd366;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1359, [retval0+0];
	
	//{
	}// Callseq End 173
	and.pred  	%p16, %p466, %p470;
	@!%p16 bra 	BB46_372;
	bra.uni 	BB46_371;

BB46_371:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1679}, %fd1359;
	}
	xor.b32  	%r1680, %r1679, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1681, %temp}, %fd1359;
	}
	mov.b64 	%fd1359, {%r1681, %r1680};

BB46_372:
	mov.f64 	%fd1358, %fd1359;
	setp.eq.f64	%p471, %fd359, 0d0000000000000000;
	@%p471 bra 	BB46_375;
	bra.uni 	BB46_373;

BB46_375:
	selp.b32	%r1682, %r357, 0, %p470;
	or.b32  	%r1683, %r1682, 2146435072;
	setp.lt.s32	%p475, %r358, 0;
	selp.b32	%r1684, %r1683, %r1682, %p475;
	mov.b64 	%fd1358, {%r1672, %r1684};
	bra.uni 	BB46_376;

BB46_387:
	setp.gt.s32	%p493, %r357, -1;
	@%p493 bra 	BB46_390;

	cvt.rzi.f64.f64	%fd819, %fd379;
	setp.neu.f64	%p494, %fd819, %fd379;
	selp.f64	%fd1365, 0dFFF8000000000000, %fd1365, %p494;

BB46_390:
	mov.f64 	%fd385, %fd1365;
	add.f64 	%fd386, %fd359, %fd379;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1723}, %fd386;
	}
	and.b32  	%r1724, %r1723, 2146435072;
	setp.ne.s32	%p497, %r1724, 2146435072;
	mov.f64 	%fd1364, %fd385;
	@%p497 bra 	BB46_397;

	setp.gtu.f64	%p498, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd1364, %fd386;
	@%p498 bra 	BB46_397;

	abs.f64 	%fd387, %fd379;
	setp.gtu.f64	%p499, %fd387, 0d7FF0000000000000;
	mov.f64 	%fd1363, %fd386;
	mov.f64 	%fd1364, %fd1363;
	@%p499 bra 	BB46_397;

	setp.eq.f64	%p500, %fd387, 0d7FF0000000000000;
	@%p500 bra 	BB46_396;
	bra.uni 	BB46_394;

BB46_396:
	setp.eq.f64	%p502, %fd359, 0dBFF0000000000000;
	setp.gt.f64	%p503, %fd365, 0d3FF0000000000000;
	selp.b32	%r1731, 2146435072, 0, %p503;
	xor.b32  	%r1732, %r1731, 2146435072;
	setp.lt.s32	%p504, %r359, 0;
	selp.b32	%r1733, %r1732, %r1731, %p504;
	selp.b32	%r1734, 1072693248, %r1733, %p502;
	mov.b64 	%fd1364, {%r1707, %r1734};
	bra.uni 	BB46_397;

BB46_373:
	setp.gt.s32	%p472, %r357, -1;
	@%p472 bra 	BB46_376;

	cvt.rzi.f64.f64	%fd816, %fd366;
	setp.neu.f64	%p473, %fd816, %fd366;
	selp.f64	%fd1358, 0dFFF8000000000000, %fd1358, %p473;

BB46_376:
	mov.f64 	%fd372, %fd1358;
	add.f64 	%fd373, %fd359, %fd366;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1686}, %fd373;
	}
	and.b32  	%r1687, %r1686, 2146435072;
	setp.ne.s32	%p476, %r1687, 2146435072;
	mov.f64 	%fd1357, %fd372;
	@%p476 bra 	BB46_383;

	setp.gtu.f64	%p477, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd1357, %fd373;
	@%p477 bra 	BB46_383;

	abs.f64 	%fd374, %fd366;
	setp.gtu.f64	%p478, %fd374, 0d7FF0000000000000;
	mov.f64 	%fd1356, %fd373;
	mov.f64 	%fd1357, %fd1356;
	@%p478 bra 	BB46_383;

	setp.eq.f64	%p479, %fd374, 0d7FF0000000000000;
	@%p479 bra 	BB46_382;
	bra.uni 	BB46_380;

BB46_382:
	setp.eq.f64	%p481, %fd359, 0dBFF0000000000000;
	setp.gt.f64	%p482, %fd365, 0d3FF0000000000000;
	selp.b32	%r1694, 2146435072, 0, %p482;
	xor.b32  	%r1695, %r1694, 2146435072;
	setp.lt.s32	%p483, %r358, 0;
	selp.b32	%r1696, %r1695, %r1694, %p483;
	selp.b32	%r1697, 1072693248, %r1696, %p481;
	mov.b64 	%fd1357, {%r1672, %r1697};
	bra.uni 	BB46_383;

BB46_394:
	setp.neu.f64	%p501, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd1364, %fd385;
	@%p501 bra 	BB46_397;

	shr.s32 	%r1725, %r359, 31;
	and.b32  	%r1726, %r1725, -2146435072;
	add.s32 	%r1727, %r1726, 2146435072;
	or.b32  	%r1728, %r1727, -2147483648;
	selp.b32	%r1729, %r1728, %r1727, %p17;
	mov.b64 	%fd1364, {%r1707, %r1729};

BB46_397:
	setp.eq.f64	%p505, %fd379, 0d0000000000000000;
	setp.eq.f64	%p506, %fd359, 0d3FF0000000000000;
	or.pred  	%p507, %p506, %p505;
	selp.f64	%fd1367, 0d3FF0000000000000, %fd1364, %p507;
	bra.uni 	BB46_398;

BB46_380:
	setp.neu.f64	%p480, %fd365, 0d7FF0000000000000;
	mov.f64 	%fd1357, %fd372;
	@%p480 bra 	BB46_383;

	shr.s32 	%r1688, %r358, 31;
	and.b32  	%r1689, %r1688, -2146435072;
	add.s32 	%r1690, %r1689, 2146435072;
	or.b32  	%r1691, %r1690, -2147483648;
	selp.b32	%r1692, %r1691, %r1690, %p16;
	mov.b64 	%fd1357, {%r1672, %r1692};

BB46_383:
	setp.eq.f64	%p484, %fd366, 0d0000000000000000;
	setp.eq.f64	%p485, %fd359, 0d3FF0000000000000;
	or.pred  	%p486, %p485, %p484;
	selp.f64	%fd1367, 0d3FF0000000000000, %fd1357, %p486;

BB46_398:
	rcp.rn.f64 	%fd820, %fd1367;
	mul.f64 	%fd1351, %fd1351, %fd820;
	fma.rn.f64 	%fd1368, %fd1352, %fd1351, %fd1368;
	mov.u16 	%rs96, 0;
	mov.u32 	%r2655, %r350;
	mov.u32 	%r2671, %r351;
	mov.u32 	%r2687, %r352;

BB46_399:
	mov.u32 	%r2686, %r2687;
	mov.u32 	%r2670, %r2671;
	mov.u32 	%r2654, %r2655;
	add.s32 	%r2640, %r2640, 1;
	setp.lt.s32	%p508, %r2640, %r2370;
	mov.u32 	%r2652, %r2654;
	mov.u32 	%r2668, %r2670;
	mov.u32 	%r2684, %r2686;
	@%p508 bra 	BB46_366;

BB46_400:
	mov.u32 	%r2685, %r2684;
	mov.u32 	%r2669, %r2668;
	mov.u32 	%r2653, %r2652;
	sub.f64 	%fd1202, %fd9, %fd1368;
	bra.uni 	BB46_401;

BB46_249:
	setp.gt.f64	%p306, %fd77, %fd234;
	@%p306 bra 	BB46_326;
	bra.uni 	BB46_250;

BB46_326:
	sub.f64 	%fd792, %fd1387, %fd1389;
	fma.rn.f64 	%fd1387, %fd792, 0d3FF999999999999A, %fd1387;
	mov.f64 	%fd1350, 0d0000000000000000;
	mov.u32 	%r2603, %r2604;
	mov.u32 	%r2619, %r2620;
	mov.u32 	%r2635, %r2636;
	@%p66 bra 	BB46_362;

	fma.rn.f64 	%fd318, %fd1387, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1350, 0d0000000000000000;
	mov.f64 	%fd1333, 0d3FF0000000000000;
	mov.u16 	%rs95, 1;
	mov.u32 	%r2591, 0;
	mov.u32 	%r2605, %r2604;
	mov.u32 	%r2621, %r2620;
	mov.u32 	%r2637, %r2636;

BB46_328:
	mov.u32 	%r2625, %r2637;
	mov.u32 	%r324, %r2625;
	mov.u32 	%r2609, %r2621;
	mov.u32 	%r323, %r2609;
	mov.u32 	%r2593, %r2605;
	mov.u32 	%r322, %r2593;
	mul.wide.s32 	%rd837, %r2591, 56;
	add.s64 	%rd838, %rd1, %rd837;
	add.s64 	%rd27, %rd838, 12;
	ld.local.u32 	%r1531, [%rd838+12];
	setp.gt.s32	%p410, %r2416, %r1531;
	mov.u32 	%r2606, %r322;
	mov.u32 	%r2622, %r323;
	mov.u32 	%r2638, %r324;
	@%p410 bra 	BB46_361;

	ld.local.v2.u32 	{%r1532, %r1533}, [%rd27+-4];
	mov.u32 	%r329, %r1533;
	mov.u32 	%r328, %r1532;
	ld.local.v2.u32 	{%r1534, %r1535}, [%rd27+-12];
	mov.u32 	%r327, %r1535;
	mov.u32 	%r326, %r1534;
	ld.local.f64 	%fd1334, [%rd27+36];
	setp.neu.f64	%p411, %fd1334, 0dBFF0000000000000;
	@%p411 bra 	BB46_331;

	ld.local.v2.u32 	{%r1536, %r1537}, [%rd27+20];
	ld.local.u32 	%r1539, [%rd27+28];
	setp.eq.s32	%p412, %r1537, 31;
	ld.local.v2.u32 	{%r1541, %r1542}, [%rd27+4];
	ld.local.u32 	%r1544, [%rd27+12];
	setp.lt.s32	%p413, %r1542, 30;
	and.pred  	%p414, %p412, %p413;
	selp.b32	%r1546, 1, %r1537, %p414;
	selp.u32	%r1547, 1, 0, %p414;
	sub.s32 	%r1548, %r1539, %r1544;
	sub.s32 	%r1549, %r1536, %r1541;
	add.s32 	%r1550, %r1549, %r1547;
	sub.s32 	%r1552, %r643, %r1542;
	mov.u32 	%r1553, 0;
	max.s32 	%r1554, %r1553, %r1552;
	min.s32 	%r1555, %r643, %r1546;
	add.s32 	%r1556, %r1554, %r1555;
	add.s32 	%r1557, %r1556, -30;
	mad.lo.s32 	%r1558, %r1548, 360, %r1557;
	mad.lo.s32 	%r1559, %r1550, 30, %r1558;
	cvt.rn.f64.s32	%fd795, %r1559;
	div.rn.f64 	%fd796, %fd795, 0d4076800000000000;
	fma.rn.f64 	%fd797, %fd1, %fd796, 0d3FF0000000000000;
	add.f64 	%fd798, %fd797, 0dBFF0000000000000;
	mul.f64 	%fd1334, %fd798, 0d4059000000000000;

BB46_331:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r333}, %fd318;
	}
	abs.f64 	%fd324, %fd318;
	and.b16  	%rs68, %rs95, 255;
	setp.eq.s16	%p415, %rs68, 0;
	@%p415 bra 	BB46_346;
	bra.uni 	BB46_332;

BB46_346:
	setp.lt.s32	%p437, %r333, 0;
	setp.lt.s32	%p438, %r323, 30;
	setp.eq.s32	%p439, %r1535, 31;
	and.pred  	%p440, %p439, %p438;
	selp.b32	%r1596, 1, %r1535, %p440;
	selp.u32	%r1597, 1, 0, %p440;
	sub.s32 	%r1598, %r1532, %r324;
	sub.s32 	%r1599, %r1534, %r322;
	add.s32 	%r1600, %r1599, %r1597;
	mul.lo.s32 	%r1601, %r1600, 30;
	sub.s32 	%r1603, %r643, %r323;
	mov.u32 	%r1604, 0;
	max.s32 	%r1605, %r1604, %r1603;
	min.s32 	%r1606, %r643, %r1596;
	mad.lo.s32 	%r1607, %r1598, 360, %r1601;
	add.s32 	%r1608, %r1607, %r1605;
	add.s32 	%r1609, %r1608, %r1606;
	add.s32 	%r1610, %r1609, -30;
	cvt.rn.f64.s32	%fd802, %r1610;
	div.rn.f64 	%fd803, %fd802, 0d4076800000000000;
	add.f64 	%fd338, %fd803, %fd803;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r335}, %fd338;
	}
	bfe.u32 	%r1611, %r335, 20, 11;
	add.s32 	%r1612, %r1611, -1012;
	mov.b64 	 %rd840, %fd338;
	shl.b64 	%rd29, %rd840, %r1612;
	setp.eq.s64	%p441, %rd29, -9223372036854775808;
	// Callseq Start 172
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd324;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd338;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1348, [retval0+0];
	
	//{
	}// Callseq End 172
	and.pred  	%p15, %p437, %p441;
	@!%p15 bra 	BB46_348;
	bra.uni 	BB46_347;

BB46_347:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1613}, %fd1348;
	}
	xor.b32  	%r1614, %r1613, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1615, %temp}, %fd1348;
	}
	mov.b64 	%fd1348, {%r1615, %r1614};

BB46_348:
	mov.f64 	%fd1347, %fd1348;
	setp.eq.f64	%p442, %fd318, 0d0000000000000000;
	@%p442 bra 	BB46_351;
	bra.uni 	BB46_349;

BB46_351:
	selp.b32	%r1616, %r333, 0, %p441;
	or.b32  	%r1617, %r1616, 2146435072;
	setp.lt.s32	%p446, %r335, 0;
	selp.b32	%r1618, %r1617, %r1616, %p446;
	mov.b64 	%fd1347, {%r1604, %r1618};
	bra.uni 	BB46_352;

BB46_332:
	setp.lt.s32	%p416, %r333, 0;
	setp.lt.s32	%p417, %r2414, 30;
	setp.eq.s32	%p418, %r1535, 31;
	and.pred  	%p419, %p418, %p417;
	selp.b32	%r1560, 1, %r1535, %p419;
	selp.u32	%r1561, 1, 0, %p419;
	sub.s32 	%r1562, %r1532, %r2415;
	sub.s32 	%r1563, %r1534, %r2413;
	add.s32 	%r1564, %r1563, %r1561;
	mul.lo.s32 	%r1565, %r1564, 30;
	min.s32 	%r1567, %r643, %r1560;
	mad.lo.s32 	%r1568, %r1562, 360, %r1565;
	mov.u32 	%r1569, 0;
	max.s32 	%r1570, %r1569, %r195;
	add.s32 	%r1571, %r1568, %r1570;
	add.s32 	%r1572, %r1571, %r1567;
	add.s32 	%r1573, %r1572, -30;
	cvt.rn.f64.s32	%fd799, %r1573;
	div.rn.f64 	%fd800, %fd799, 0d4076800000000000;
	add.f64 	%fd325, %fd800, %fd800;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r334}, %fd325;
	}
	bfe.u32 	%r1574, %r334, 20, 11;
	add.s32 	%r1575, %r1574, -1012;
	mov.b64 	 %rd839, %fd325;
	shl.b64 	%rd28, %rd839, %r1575;
	setp.eq.s64	%p420, %rd28, -9223372036854775808;
	// Callseq Start 171
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd324;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd325;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1341, [retval0+0];
	
	//{
	}// Callseq End 171
	and.pred  	%p14, %p416, %p420;
	@!%p14 bra 	BB46_334;
	bra.uni 	BB46_333;

BB46_333:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1576}, %fd1341;
	}
	xor.b32  	%r1577, %r1576, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1578, %temp}, %fd1341;
	}
	mov.b64 	%fd1341, {%r1578, %r1577};

BB46_334:
	mov.f64 	%fd1340, %fd1341;
	setp.eq.f64	%p421, %fd318, 0d0000000000000000;
	@%p421 bra 	BB46_337;
	bra.uni 	BB46_335;

BB46_337:
	selp.b32	%r1579, %r333, 0, %p420;
	or.b32  	%r1580, %r1579, 2146435072;
	setp.lt.s32	%p425, %r334, 0;
	selp.b32	%r1581, %r1580, %r1579, %p425;
	mov.b64 	%fd1340, {%r1569, %r1581};
	bra.uni 	BB46_338;

BB46_349:
	setp.gt.s32	%p443, %r333, -1;
	@%p443 bra 	BB46_352;

	cvt.rzi.f64.f64	%fd804, %fd338;
	setp.neu.f64	%p444, %fd804, %fd338;
	selp.f64	%fd1347, 0dFFF8000000000000, %fd1347, %p444;

BB46_352:
	mov.f64 	%fd344, %fd1347;
	add.f64 	%fd345, %fd318, %fd338;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1620}, %fd345;
	}
	and.b32  	%r1621, %r1620, 2146435072;
	setp.ne.s32	%p447, %r1621, 2146435072;
	mov.f64 	%fd1346, %fd344;
	@%p447 bra 	BB46_359;

	setp.gtu.f64	%p448, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd1346, %fd345;
	@%p448 bra 	BB46_359;

	abs.f64 	%fd346, %fd338;
	setp.gtu.f64	%p449, %fd346, 0d7FF0000000000000;
	mov.f64 	%fd1345, %fd345;
	mov.f64 	%fd1346, %fd1345;
	@%p449 bra 	BB46_359;

	setp.eq.f64	%p450, %fd346, 0d7FF0000000000000;
	@%p450 bra 	BB46_358;
	bra.uni 	BB46_356;

BB46_358:
	setp.eq.f64	%p452, %fd318, 0dBFF0000000000000;
	setp.gt.f64	%p453, %fd324, 0d3FF0000000000000;
	selp.b32	%r1628, 2146435072, 0, %p453;
	xor.b32  	%r1629, %r1628, 2146435072;
	setp.lt.s32	%p454, %r335, 0;
	selp.b32	%r1630, %r1629, %r1628, %p454;
	selp.b32	%r1631, 1072693248, %r1630, %p452;
	mov.b64 	%fd1346, {%r1604, %r1631};
	bra.uni 	BB46_359;

BB46_335:
	setp.gt.s32	%p422, %r333, -1;
	@%p422 bra 	BB46_338;

	cvt.rzi.f64.f64	%fd801, %fd325;
	setp.neu.f64	%p423, %fd801, %fd325;
	selp.f64	%fd1340, 0dFFF8000000000000, %fd1340, %p423;

BB46_338:
	mov.f64 	%fd331, %fd1340;
	add.f64 	%fd332, %fd318, %fd325;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1583}, %fd332;
	}
	and.b32  	%r1584, %r1583, 2146435072;
	setp.ne.s32	%p426, %r1584, 2146435072;
	mov.f64 	%fd1339, %fd331;
	@%p426 bra 	BB46_345;

	setp.gtu.f64	%p427, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd1339, %fd332;
	@%p427 bra 	BB46_345;

	abs.f64 	%fd333, %fd325;
	setp.gtu.f64	%p428, %fd333, 0d7FF0000000000000;
	mov.f64 	%fd1338, %fd332;
	mov.f64 	%fd1339, %fd1338;
	@%p428 bra 	BB46_345;

	setp.eq.f64	%p429, %fd333, 0d7FF0000000000000;
	@%p429 bra 	BB46_344;
	bra.uni 	BB46_342;

BB46_344:
	setp.eq.f64	%p431, %fd318, 0dBFF0000000000000;
	setp.gt.f64	%p432, %fd324, 0d3FF0000000000000;
	selp.b32	%r1591, 2146435072, 0, %p432;
	xor.b32  	%r1592, %r1591, 2146435072;
	setp.lt.s32	%p433, %r334, 0;
	selp.b32	%r1593, %r1592, %r1591, %p433;
	selp.b32	%r1594, 1072693248, %r1593, %p431;
	mov.b64 	%fd1339, {%r1569, %r1594};
	bra.uni 	BB46_345;

BB46_356:
	setp.neu.f64	%p451, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd1346, %fd344;
	@%p451 bra 	BB46_359;

	shr.s32 	%r1622, %r335, 31;
	and.b32  	%r1623, %r1622, -2146435072;
	add.s32 	%r1624, %r1623, 2146435072;
	or.b32  	%r1625, %r1624, -2147483648;
	selp.b32	%r1626, %r1625, %r1624, %p15;
	mov.b64 	%fd1346, {%r1604, %r1626};

BB46_359:
	setp.eq.f64	%p455, %fd338, 0d0000000000000000;
	setp.eq.f64	%p456, %fd318, 0d3FF0000000000000;
	or.pred  	%p457, %p456, %p455;
	selp.f64	%fd1349, 0d3FF0000000000000, %fd1346, %p457;
	bra.uni 	BB46_360;

BB46_342:
	setp.neu.f64	%p430, %fd324, 0d7FF0000000000000;
	mov.f64 	%fd1339, %fd331;
	@%p430 bra 	BB46_345;

	shr.s32 	%r1585, %r334, 31;
	and.b32  	%r1586, %r1585, -2146435072;
	add.s32 	%r1587, %r1586, 2146435072;
	or.b32  	%r1588, %r1587, -2147483648;
	selp.b32	%r1589, %r1588, %r1587, %p14;
	mov.b64 	%fd1339, {%r1569, %r1589};

BB46_345:
	setp.eq.f64	%p434, %fd325, 0d0000000000000000;
	setp.eq.f64	%p435, %fd318, 0d3FF0000000000000;
	or.pred  	%p436, %p435, %p434;
	selp.f64	%fd1349, 0d3FF0000000000000, %fd1339, %p436;

BB46_360:
	rcp.rn.f64 	%fd805, %fd1349;
	mul.f64 	%fd1333, %fd1333, %fd805;
	fma.rn.f64 	%fd1350, %fd1334, %fd1333, %fd1350;
	mov.u16 	%rs95, 0;
	mov.u32 	%r2606, %r326;
	mov.u32 	%r2622, %r327;
	mov.u32 	%r2638, %r328;

BB46_361:
	mov.u32 	%r2637, %r2638;
	mov.u32 	%r2621, %r2622;
	mov.u32 	%r2605, %r2606;
	add.s32 	%r2591, %r2591, 1;
	setp.lt.s32	%p458, %r2591, %r2370;
	mov.u32 	%r2603, %r2605;
	mov.u32 	%r2619, %r2621;
	mov.u32 	%r2635, %r2637;
	@%p458 bra 	BB46_328;

BB46_362:
	mov.u32 	%r2636, %r2635;
	mov.u32 	%r2620, %r2619;
	mov.u32 	%r2604, %r2603;
	sub.f64 	%fd1201, %fd9, %fd1350;
	bra.uni 	BB46_363;

BB46_250:
	setp.eq.s32	%p307, %r2446, -1;
	@%p307 bra 	BB46_289;
	bra.uni 	BB46_251;

BB46_289:
	sub.f64 	%fd777, %fd1389, %fd1387;
	fma.rn.f64 	%fd1389, %fd777, 0d3FF999999999999A, %fd1389;
	mov.f64 	%fd1332, 0d0000000000000000;
	mov.u32 	%r2554, %r2555;
	mov.u32 	%r2570, %r2571;
	mov.u32 	%r2586, %r2587;
	@%p66 bra 	BB46_325;

	fma.rn.f64 	%fd277, %fd1389, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1332, 0d0000000000000000;
	mov.f64 	%fd1315, 0d3FF0000000000000;
	mov.u16 	%rs94, 1;
	mov.u32 	%r2542, 0;
	mov.u32 	%r2556, %r2555;
	mov.u32 	%r2572, %r2571;
	mov.u32 	%r2588, %r2587;

BB46_291:
	mov.u32 	%r2576, %r2588;
	mov.u32 	%r299, %r2576;
	mov.u32 	%r2560, %r2572;
	mov.u32 	%r298, %r2560;
	mov.u32 	%r2544, %r2556;
	mov.u32 	%r297, %r2544;
	mul.wide.s32 	%rd833, %r2542, 56;
	add.s64 	%rd834, %rd1, %rd833;
	add.s64 	%rd24, %rd834, 12;
	ld.local.u32 	%r1427, [%rd834+12];
	setp.gt.s32	%p360, %r2416, %r1427;
	mov.u32 	%r2557, %r297;
	mov.u32 	%r2573, %r298;
	mov.u32 	%r2589, %r299;
	@%p360 bra 	BB46_324;

	ld.local.v2.u32 	{%r1428, %r1429}, [%rd24+-4];
	mov.u32 	%r304, %r1429;
	mov.u32 	%r303, %r1428;
	ld.local.v2.u32 	{%r1430, %r1431}, [%rd24+-12];
	mov.u32 	%r302, %r1431;
	mov.u32 	%r301, %r1430;
	ld.local.f64 	%fd1316, [%rd24+36];
	setp.neu.f64	%p361, %fd1316, 0dBFF0000000000000;
	@%p361 bra 	BB46_294;

	ld.local.v2.u32 	{%r1432, %r1433}, [%rd24+20];
	ld.local.u32 	%r1435, [%rd24+28];
	setp.eq.s32	%p362, %r1433, 31;
	ld.local.v2.u32 	{%r1437, %r1438}, [%rd24+4];
	ld.local.u32 	%r1440, [%rd24+12];
	setp.lt.s32	%p363, %r1438, 30;
	and.pred  	%p364, %p362, %p363;
	selp.b32	%r1442, 1, %r1433, %p364;
	selp.u32	%r1443, 1, 0, %p364;
	sub.s32 	%r1444, %r1435, %r1440;
	sub.s32 	%r1445, %r1432, %r1437;
	add.s32 	%r1446, %r1445, %r1443;
	sub.s32 	%r1448, %r643, %r1438;
	mov.u32 	%r1449, 0;
	max.s32 	%r1450, %r1449, %r1448;
	min.s32 	%r1451, %r643, %r1442;
	add.s32 	%r1452, %r1450, %r1451;
	add.s32 	%r1453, %r1452, -30;
	mad.lo.s32 	%r1454, %r1444, 360, %r1453;
	mad.lo.s32 	%r1455, %r1446, 30, %r1454;
	cvt.rn.f64.s32	%fd780, %r1455;
	div.rn.f64 	%fd781, %fd780, 0d4076800000000000;
	fma.rn.f64 	%fd782, %fd1, %fd781, 0d3FF0000000000000;
	add.f64 	%fd783, %fd782, 0dBFF0000000000000;
	mul.f64 	%fd1316, %fd783, 0d4059000000000000;

BB46_294:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r305}, %fd277;
	}
	abs.f64 	%fd283, %fd277;
	and.b16  	%rs65, %rs94, 255;
	setp.eq.s16	%p365, %rs65, 0;
	@%p365 bra 	BB46_309;
	bra.uni 	BB46_295;

BB46_309:
	setp.eq.s32	%p387, %r1431, 31;
	setp.lt.s32	%p388, %r298, 30;
	and.pred  	%p389, %p387, %p388;
	selp.b32	%r1492, 1, %r1431, %p389;
	selp.u32	%r1493, 1, 0, %p389;
	sub.s32 	%r1494, %r1428, %r299;
	sub.s32 	%r1495, %r1430, %r297;
	add.s32 	%r1496, %r1495, %r1493;
	mul.lo.s32 	%r1497, %r1496, 30;
	sub.s32 	%r1499, %r643, %r298;
	mov.u32 	%r1500, 0;
	max.s32 	%r1501, %r1500, %r1499;
	min.s32 	%r1502, %r643, %r1492;
	mad.lo.s32 	%r1503, %r1494, 360, %r1497;
	add.s32 	%r1504, %r1503, %r1501;
	add.s32 	%r1505, %r1504, %r1502;
	add.s32 	%r1506, %r1505, -30;
	cvt.rn.f64.s32	%fd787, %r1506;
	div.rn.f64 	%fd788, %fd787, 0d4076800000000000;
	add.f64 	%fd297, %fd788, %fd788;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r310}, %fd297;
	}
	bfe.u32 	%r1507, %r310, 20, 11;
	add.s32 	%r1508, %r1507, -1012;
	mov.b64 	 %rd836, %fd297;
	shl.b64 	%rd26, %rd836, %r1508;
	setp.eq.s64	%p390, %rd26, -9223372036854775808;
	// Callseq Start 170
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd283;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd297;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1330, [retval0+0];
	
	//{
	}// Callseq End 170
	setp.lt.s32	%p391, %r305, 0;
	and.pred  	%p13, %p391, %p390;
	@!%p13 bra 	BB46_311;
	bra.uni 	BB46_310;

BB46_310:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1509}, %fd1330;
	}
	xor.b32  	%r1510, %r1509, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1511, %temp}, %fd1330;
	}
	mov.b64 	%fd1330, {%r1511, %r1510};

BB46_311:
	mov.f64 	%fd1329, %fd1330;
	setp.eq.f64	%p392, %fd277, 0d0000000000000000;
	@%p392 bra 	BB46_314;
	bra.uni 	BB46_312;

BB46_314:
	selp.b32	%r1512, %r305, 0, %p390;
	or.b32  	%r1513, %r1512, 2146435072;
	setp.lt.s32	%p396, %r310, 0;
	selp.b32	%r1514, %r1513, %r1512, %p396;
	mov.b64 	%fd1329, {%r1500, %r1514};
	bra.uni 	BB46_315;

BB46_295:
	setp.eq.s32	%p366, %r1431, 31;
	setp.lt.s32	%p367, %r2414, 30;
	and.pred  	%p368, %p366, %p367;
	selp.b32	%r1456, 1, %r1431, %p368;
	selp.u32	%r1457, 1, 0, %p368;
	sub.s32 	%r1458, %r1428, %r2415;
	sub.s32 	%r1459, %r1430, %r2413;
	add.s32 	%r1460, %r1459, %r1457;
	mul.lo.s32 	%r1461, %r1460, 30;
	min.s32 	%r1463, %r643, %r1456;
	mad.lo.s32 	%r1464, %r1458, 360, %r1461;
	mov.u32 	%r1465, 0;
	max.s32 	%r1466, %r1465, %r195;
	add.s32 	%r1467, %r1464, %r1466;
	add.s32 	%r1468, %r1467, %r1463;
	add.s32 	%r1469, %r1468, -30;
	cvt.rn.f64.s32	%fd784, %r1469;
	div.rn.f64 	%fd785, %fd784, 0d4076800000000000;
	add.f64 	%fd284, %fd785, %fd785;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r309}, %fd284;
	}
	bfe.u32 	%r1470, %r309, 20, 11;
	add.s32 	%r1471, %r1470, -1012;
	mov.b64 	 %rd835, %fd284;
	shl.b64 	%rd25, %rd835, %r1471;
	setp.eq.s64	%p369, %rd25, -9223372036854775808;
	// Callseq Start 169
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd283;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd284;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1323, [retval0+0];
	
	//{
	}// Callseq End 169
	setp.lt.s32	%p370, %r305, 0;
	and.pred  	%p12, %p370, %p369;
	@!%p12 bra 	BB46_297;
	bra.uni 	BB46_296;

BB46_296:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1472}, %fd1323;
	}
	xor.b32  	%r1473, %r1472, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1474, %temp}, %fd1323;
	}
	mov.b64 	%fd1323, {%r1474, %r1473};

BB46_297:
	mov.f64 	%fd1322, %fd1323;
	setp.eq.f64	%p371, %fd277, 0d0000000000000000;
	@%p371 bra 	BB46_300;
	bra.uni 	BB46_298;

BB46_300:
	selp.b32	%r1475, %r305, 0, %p369;
	or.b32  	%r1476, %r1475, 2146435072;
	setp.lt.s32	%p375, %r309, 0;
	selp.b32	%r1477, %r1476, %r1475, %p375;
	mov.b64 	%fd1322, {%r1465, %r1477};
	bra.uni 	BB46_301;

BB46_312:
	setp.gt.s32	%p393, %r305, -1;
	@%p393 bra 	BB46_315;

	cvt.rzi.f64.f64	%fd789, %fd297;
	setp.neu.f64	%p394, %fd789, %fd297;
	selp.f64	%fd1329, 0dFFF8000000000000, %fd1329, %p394;

BB46_315:
	mov.f64 	%fd303, %fd1329;
	add.f64 	%fd304, %fd277, %fd297;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1516}, %fd304;
	}
	and.b32  	%r1517, %r1516, 2146435072;
	setp.ne.s32	%p397, %r1517, 2146435072;
	mov.f64 	%fd1328, %fd303;
	@%p397 bra 	BB46_322;

	setp.gtu.f64	%p398, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd1328, %fd304;
	@%p398 bra 	BB46_322;

	abs.f64 	%fd305, %fd297;
	setp.gtu.f64	%p399, %fd305, 0d7FF0000000000000;
	mov.f64 	%fd1327, %fd304;
	mov.f64 	%fd1328, %fd1327;
	@%p399 bra 	BB46_322;

	setp.eq.f64	%p400, %fd305, 0d7FF0000000000000;
	@%p400 bra 	BB46_321;
	bra.uni 	BB46_319;

BB46_321:
	setp.eq.f64	%p402, %fd277, 0dBFF0000000000000;
	setp.gt.f64	%p403, %fd283, 0d3FF0000000000000;
	selp.b32	%r1524, 2146435072, 0, %p403;
	xor.b32  	%r1525, %r1524, 2146435072;
	setp.lt.s32	%p404, %r310, 0;
	selp.b32	%r1526, %r1525, %r1524, %p404;
	selp.b32	%r1527, 1072693248, %r1526, %p402;
	mov.b64 	%fd1328, {%r1500, %r1527};
	bra.uni 	BB46_322;

BB46_298:
	setp.gt.s32	%p372, %r305, -1;
	@%p372 bra 	BB46_301;

	cvt.rzi.f64.f64	%fd786, %fd284;
	setp.neu.f64	%p373, %fd786, %fd284;
	selp.f64	%fd1322, 0dFFF8000000000000, %fd1322, %p373;

BB46_301:
	mov.f64 	%fd290, %fd1322;
	add.f64 	%fd291, %fd277, %fd284;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1479}, %fd291;
	}
	and.b32  	%r1480, %r1479, 2146435072;
	setp.ne.s32	%p376, %r1480, 2146435072;
	mov.f64 	%fd1321, %fd290;
	@%p376 bra 	BB46_308;

	setp.gtu.f64	%p377, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd1321, %fd291;
	@%p377 bra 	BB46_308;

	abs.f64 	%fd292, %fd284;
	setp.gtu.f64	%p378, %fd292, 0d7FF0000000000000;
	mov.f64 	%fd1320, %fd291;
	mov.f64 	%fd1321, %fd1320;
	@%p378 bra 	BB46_308;

	setp.eq.f64	%p379, %fd292, 0d7FF0000000000000;
	@%p379 bra 	BB46_307;
	bra.uni 	BB46_305;

BB46_307:
	setp.eq.f64	%p381, %fd277, 0dBFF0000000000000;
	setp.gt.f64	%p382, %fd283, 0d3FF0000000000000;
	selp.b32	%r1487, 2146435072, 0, %p382;
	xor.b32  	%r1488, %r1487, 2146435072;
	setp.lt.s32	%p383, %r309, 0;
	selp.b32	%r1489, %r1488, %r1487, %p383;
	selp.b32	%r1490, 1072693248, %r1489, %p381;
	mov.b64 	%fd1321, {%r1465, %r1490};
	bra.uni 	BB46_308;

BB46_319:
	setp.neu.f64	%p401, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd1328, %fd303;
	@%p401 bra 	BB46_322;

	shr.s32 	%r1518, %r310, 31;
	and.b32  	%r1519, %r1518, -2146435072;
	add.s32 	%r1520, %r1519, 2146435072;
	or.b32  	%r1521, %r1520, -2147483648;
	selp.b32	%r1522, %r1521, %r1520, %p13;
	mov.b64 	%fd1328, {%r1500, %r1522};

BB46_322:
	setp.eq.f64	%p405, %fd297, 0d0000000000000000;
	setp.eq.f64	%p406, %fd277, 0d3FF0000000000000;
	or.pred  	%p407, %p406, %p405;
	selp.f64	%fd1331, 0d3FF0000000000000, %fd1328, %p407;
	bra.uni 	BB46_323;

BB46_305:
	setp.neu.f64	%p380, %fd283, 0d7FF0000000000000;
	mov.f64 	%fd1321, %fd290;
	@%p380 bra 	BB46_308;

	shr.s32 	%r1481, %r309, 31;
	and.b32  	%r1482, %r1481, -2146435072;
	add.s32 	%r1483, %r1482, 2146435072;
	or.b32  	%r1484, %r1483, -2147483648;
	selp.b32	%r1485, %r1484, %r1483, %p12;
	mov.b64 	%fd1321, {%r1465, %r1485};

BB46_308:
	setp.eq.f64	%p384, %fd284, 0d0000000000000000;
	setp.eq.f64	%p385, %fd277, 0d3FF0000000000000;
	or.pred  	%p386, %p385, %p384;
	selp.f64	%fd1331, 0d3FF0000000000000, %fd1321, %p386;

BB46_323:
	rcp.rn.f64 	%fd790, %fd1331;
	mul.f64 	%fd1315, %fd1315, %fd790;
	fma.rn.f64 	%fd1332, %fd1316, %fd1315, %fd1332;
	mov.u16 	%rs94, 0;
	mov.u32 	%r2557, %r301;
	mov.u32 	%r2573, %r302;
	mov.u32 	%r2589, %r303;

BB46_324:
	mov.u32 	%r2588, %r2589;
	mov.u32 	%r2572, %r2573;
	mov.u32 	%r2556, %r2557;
	add.s32 	%r2542, %r2542, 1;
	setp.lt.s32	%p408, %r2542, %r2370;
	mov.u32 	%r2554, %r2556;
	mov.u32 	%r2570, %r2572;
	mov.u32 	%r2586, %r2588;
	@%p408 bra 	BB46_291;

BB46_325:
	mov.u32 	%r2587, %r2586;
	mov.u32 	%r2571, %r2570;
	mov.u32 	%r2555, %r2554;
	sub.f64 	%fd1202, %fd9, %fd1332;
	add.s32 	%r2694, %r2694, 1;
	mov.u32 	%r2446, 1;

BB46_401:
	bra.uni 	BB46_402;

BB46_251:
	setp.ne.s32	%p308, %r2446, 1;
	@%p308 bra 	BB46_402;

	sub.f64 	%fd762, %fd1387, %fd1389;
	fma.rn.f64 	%fd1387, %fd762, 0d3FF999999999999A, %fd1387;
	mov.f64 	%fd1314, 0d0000000000000000;
	mov.u32 	%r2505, %r2506;
	mov.u32 	%r2521, %r2522;
	mov.u32 	%r2537, %r2538;
	@%p66 bra 	BB46_288;

	fma.rn.f64 	%fd236, %fd1387, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1314, 0d0000000000000000;
	mov.f64 	%fd1297, 0d3FF0000000000000;
	mov.u16 	%rs93, 1;
	mov.u32 	%r2493, 0;
	mov.u32 	%r2507, %r2506;
	mov.u32 	%r2523, %r2522;
	mov.u32 	%r2539, %r2538;

BB46_254:
	mov.u32 	%r2527, %r2539;
	mov.u32 	%r275, %r2527;
	mov.u32 	%r2511, %r2523;
	mov.u32 	%r274, %r2511;
	mov.u32 	%r2495, %r2507;
	mov.u32 	%r273, %r2495;
	mul.wide.s32 	%rd829, %r2493, 56;
	add.s64 	%rd830, %rd1, %rd829;
	add.s64 	%rd21, %rd830, 12;
	ld.local.u32 	%r1323, [%rd830+12];
	setp.gt.s32	%p310, %r2416, %r1323;
	mov.u32 	%r2508, %r273;
	mov.u32 	%r2524, %r274;
	mov.u32 	%r2540, %r275;
	@%p310 bra 	BB46_287;

	ld.local.v2.u32 	{%r1324, %r1325}, [%rd21+-4];
	mov.u32 	%r280, %r1325;
	mov.u32 	%r279, %r1324;
	ld.local.v2.u32 	{%r1326, %r1327}, [%rd21+-12];
	mov.u32 	%r278, %r1327;
	mov.u32 	%r277, %r1326;
	ld.local.f64 	%fd1298, [%rd21+36];
	setp.neu.f64	%p311, %fd1298, 0dBFF0000000000000;
	@%p311 bra 	BB46_257;

	ld.local.v2.u32 	{%r1328, %r1329}, [%rd21+20];
	ld.local.u32 	%r1331, [%rd21+28];
	setp.eq.s32	%p312, %r1329, 31;
	ld.local.v2.u32 	{%r1333, %r1334}, [%rd21+4];
	ld.local.u32 	%r1336, [%rd21+12];
	setp.lt.s32	%p313, %r1334, 30;
	and.pred  	%p314, %p312, %p313;
	selp.b32	%r1338, 1, %r1329, %p314;
	selp.u32	%r1339, 1, 0, %p314;
	sub.s32 	%r1340, %r1331, %r1336;
	sub.s32 	%r1341, %r1328, %r1333;
	add.s32 	%r1342, %r1341, %r1339;
	sub.s32 	%r1344, %r643, %r1334;
	mov.u32 	%r1345, 0;
	max.s32 	%r1346, %r1345, %r1344;
	min.s32 	%r1347, %r643, %r1338;
	add.s32 	%r1348, %r1346, %r1347;
	add.s32 	%r1349, %r1348, -30;
	mad.lo.s32 	%r1350, %r1340, 360, %r1349;
	mad.lo.s32 	%r1351, %r1342, 30, %r1350;
	cvt.rn.f64.s32	%fd765, %r1351;
	div.rn.f64 	%fd766, %fd765, 0d4076800000000000;
	fma.rn.f64 	%fd767, %fd1, %fd766, 0d3FF0000000000000;
	add.f64 	%fd768, %fd767, 0dBFF0000000000000;
	mul.f64 	%fd1298, %fd768, 0d4059000000000000;

BB46_257:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r281}, %fd236;
	}
	abs.f64 	%fd242, %fd236;
	and.b16  	%rs62, %rs93, 255;
	setp.eq.s16	%p315, %rs62, 0;
	@%p315 bra 	BB46_272;
	bra.uni 	BB46_258;

BB46_272:
	setp.eq.s32	%p337, %r1327, 31;
	setp.lt.s32	%p338, %r274, 30;
	and.pred  	%p339, %p337, %p338;
	selp.b32	%r1388, 1, %r1327, %p339;
	selp.u32	%r1389, 1, 0, %p339;
	sub.s32 	%r1390, %r1324, %r275;
	sub.s32 	%r1391, %r1326, %r273;
	add.s32 	%r1392, %r1391, %r1389;
	mul.lo.s32 	%r1393, %r1392, 30;
	sub.s32 	%r1395, %r643, %r274;
	mov.u32 	%r1396, 0;
	max.s32 	%r1397, %r1396, %r1395;
	min.s32 	%r1398, %r643, %r1388;
	mad.lo.s32 	%r1399, %r1390, 360, %r1393;
	add.s32 	%r1400, %r1399, %r1397;
	add.s32 	%r1401, %r1400, %r1398;
	add.s32 	%r1402, %r1401, -30;
	cvt.rn.f64.s32	%fd772, %r1402;
	div.rn.f64 	%fd773, %fd772, 0d4076800000000000;
	add.f64 	%fd256, %fd773, %fd773;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r286}, %fd256;
	}
	bfe.u32 	%r1403, %r286, 20, 11;
	add.s32 	%r1404, %r1403, -1012;
	mov.b64 	 %rd832, %fd256;
	shl.b64 	%rd23, %rd832, %r1404;
	setp.eq.s64	%p340, %rd23, -9223372036854775808;
	// Callseq Start 168
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd242;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd256;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1312, [retval0+0];
	
	//{
	}// Callseq End 168
	setp.lt.s32	%p341, %r281, 0;
	and.pred  	%p11, %p341, %p340;
	@!%p11 bra 	BB46_274;
	bra.uni 	BB46_273;

BB46_273:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1405}, %fd1312;
	}
	xor.b32  	%r1406, %r1405, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1407, %temp}, %fd1312;
	}
	mov.b64 	%fd1312, {%r1407, %r1406};

BB46_274:
	mov.f64 	%fd1311, %fd1312;
	setp.eq.f64	%p342, %fd236, 0d0000000000000000;
	@%p342 bra 	BB46_277;
	bra.uni 	BB46_275;

BB46_277:
	selp.b32	%r1408, %r281, 0, %p340;
	or.b32  	%r1409, %r1408, 2146435072;
	setp.lt.s32	%p346, %r286, 0;
	selp.b32	%r1410, %r1409, %r1408, %p346;
	mov.b64 	%fd1311, {%r1396, %r1410};
	bra.uni 	BB46_278;

BB46_258:
	setp.eq.s32	%p316, %r1327, 31;
	setp.lt.s32	%p317, %r2414, 30;
	and.pred  	%p318, %p316, %p317;
	selp.b32	%r1352, 1, %r1327, %p318;
	selp.u32	%r1353, 1, 0, %p318;
	sub.s32 	%r1354, %r1324, %r2415;
	sub.s32 	%r1355, %r1326, %r2413;
	add.s32 	%r1356, %r1355, %r1353;
	mul.lo.s32 	%r1357, %r1356, 30;
	min.s32 	%r1359, %r643, %r1352;
	mad.lo.s32 	%r1360, %r1354, 360, %r1357;
	mov.u32 	%r1361, 0;
	max.s32 	%r1362, %r1361, %r195;
	add.s32 	%r1363, %r1360, %r1362;
	add.s32 	%r1364, %r1363, %r1359;
	add.s32 	%r1365, %r1364, -30;
	cvt.rn.f64.s32	%fd769, %r1365;
	div.rn.f64 	%fd770, %fd769, 0d4076800000000000;
	add.f64 	%fd243, %fd770, %fd770;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r285}, %fd243;
	}
	bfe.u32 	%r1366, %r285, 20, 11;
	add.s32 	%r1367, %r1366, -1012;
	mov.b64 	 %rd831, %fd243;
	shl.b64 	%rd22, %rd831, %r1367;
	setp.eq.s64	%p319, %rd22, -9223372036854775808;
	// Callseq Start 167
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd242;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd243;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1305, [retval0+0];
	
	//{
	}// Callseq End 167
	setp.lt.s32	%p320, %r281, 0;
	and.pred  	%p10, %p320, %p319;
	@!%p10 bra 	BB46_260;
	bra.uni 	BB46_259;

BB46_259:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1368}, %fd1305;
	}
	xor.b32  	%r1369, %r1368, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1370, %temp}, %fd1305;
	}
	mov.b64 	%fd1305, {%r1370, %r1369};

BB46_260:
	mov.f64 	%fd1304, %fd1305;
	setp.eq.f64	%p321, %fd236, 0d0000000000000000;
	@%p321 bra 	BB46_263;
	bra.uni 	BB46_261;

BB46_263:
	selp.b32	%r1371, %r281, 0, %p319;
	or.b32  	%r1372, %r1371, 2146435072;
	setp.lt.s32	%p325, %r285, 0;
	selp.b32	%r1373, %r1372, %r1371, %p325;
	mov.b64 	%fd1304, {%r1361, %r1373};
	bra.uni 	BB46_264;

BB46_275:
	setp.gt.s32	%p343, %r281, -1;
	@%p343 bra 	BB46_278;

	cvt.rzi.f64.f64	%fd774, %fd256;
	setp.neu.f64	%p344, %fd774, %fd256;
	selp.f64	%fd1311, 0dFFF8000000000000, %fd1311, %p344;

BB46_278:
	mov.f64 	%fd262, %fd1311;
	add.f64 	%fd263, %fd236, %fd256;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1412}, %fd263;
	}
	and.b32  	%r1413, %r1412, 2146435072;
	setp.ne.s32	%p347, %r1413, 2146435072;
	mov.f64 	%fd1310, %fd262;
	@%p347 bra 	BB46_285;

	setp.gtu.f64	%p348, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd1310, %fd263;
	@%p348 bra 	BB46_285;

	abs.f64 	%fd264, %fd256;
	setp.gtu.f64	%p349, %fd264, 0d7FF0000000000000;
	mov.f64 	%fd1309, %fd263;
	mov.f64 	%fd1310, %fd1309;
	@%p349 bra 	BB46_285;

	setp.eq.f64	%p350, %fd264, 0d7FF0000000000000;
	@%p350 bra 	BB46_284;
	bra.uni 	BB46_282;

BB46_284:
	setp.eq.f64	%p352, %fd236, 0dBFF0000000000000;
	setp.gt.f64	%p353, %fd242, 0d3FF0000000000000;
	selp.b32	%r1420, 2146435072, 0, %p353;
	xor.b32  	%r1421, %r1420, 2146435072;
	setp.lt.s32	%p354, %r286, 0;
	selp.b32	%r1422, %r1421, %r1420, %p354;
	selp.b32	%r1423, 1072693248, %r1422, %p352;
	mov.b64 	%fd1310, {%r1396, %r1423};
	bra.uni 	BB46_285;

BB46_261:
	setp.gt.s32	%p322, %r281, -1;
	@%p322 bra 	BB46_264;

	cvt.rzi.f64.f64	%fd771, %fd243;
	setp.neu.f64	%p323, %fd771, %fd243;
	selp.f64	%fd1304, 0dFFF8000000000000, %fd1304, %p323;

BB46_264:
	mov.f64 	%fd249, %fd1304;
	add.f64 	%fd250, %fd236, %fd243;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1375}, %fd250;
	}
	and.b32  	%r1376, %r1375, 2146435072;
	setp.ne.s32	%p326, %r1376, 2146435072;
	mov.f64 	%fd1303, %fd249;
	@%p326 bra 	BB46_271;

	setp.gtu.f64	%p327, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd1303, %fd250;
	@%p327 bra 	BB46_271;

	abs.f64 	%fd251, %fd243;
	setp.gtu.f64	%p328, %fd251, 0d7FF0000000000000;
	mov.f64 	%fd1302, %fd250;
	mov.f64 	%fd1303, %fd1302;
	@%p328 bra 	BB46_271;

	setp.eq.f64	%p329, %fd251, 0d7FF0000000000000;
	@%p329 bra 	BB46_270;
	bra.uni 	BB46_268;

BB46_270:
	setp.eq.f64	%p331, %fd236, 0dBFF0000000000000;
	setp.gt.f64	%p332, %fd242, 0d3FF0000000000000;
	selp.b32	%r1383, 2146435072, 0, %p332;
	xor.b32  	%r1384, %r1383, 2146435072;
	setp.lt.s32	%p333, %r285, 0;
	selp.b32	%r1385, %r1384, %r1383, %p333;
	selp.b32	%r1386, 1072693248, %r1385, %p331;
	mov.b64 	%fd1303, {%r1361, %r1386};
	bra.uni 	BB46_271;

BB46_282:
	setp.neu.f64	%p351, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd1310, %fd262;
	@%p351 bra 	BB46_285;

	shr.s32 	%r1414, %r286, 31;
	and.b32  	%r1415, %r1414, -2146435072;
	add.s32 	%r1416, %r1415, 2146435072;
	or.b32  	%r1417, %r1416, -2147483648;
	selp.b32	%r1418, %r1417, %r1416, %p11;
	mov.b64 	%fd1310, {%r1396, %r1418};

BB46_285:
	setp.eq.f64	%p355, %fd256, 0d0000000000000000;
	setp.eq.f64	%p356, %fd236, 0d3FF0000000000000;
	or.pred  	%p357, %p356, %p355;
	selp.f64	%fd1313, 0d3FF0000000000000, %fd1310, %p357;
	bra.uni 	BB46_286;

BB46_268:
	setp.neu.f64	%p330, %fd242, 0d7FF0000000000000;
	mov.f64 	%fd1303, %fd249;
	@%p330 bra 	BB46_271;

	shr.s32 	%r1377, %r285, 31;
	and.b32  	%r1378, %r1377, -2146435072;
	add.s32 	%r1379, %r1378, 2146435072;
	or.b32  	%r1380, %r1379, -2147483648;
	selp.b32	%r1381, %r1380, %r1379, %p10;
	mov.b64 	%fd1303, {%r1361, %r1381};

BB46_271:
	setp.eq.f64	%p334, %fd243, 0d0000000000000000;
	setp.eq.f64	%p335, %fd236, 0d3FF0000000000000;
	or.pred  	%p336, %p335, %p334;
	selp.f64	%fd1313, 0d3FF0000000000000, %fd1303, %p336;

BB46_286:
	rcp.rn.f64 	%fd775, %fd1313;
	mul.f64 	%fd1297, %fd1297, %fd775;
	fma.rn.f64 	%fd1314, %fd1298, %fd1297, %fd1314;
	mov.u16 	%rs93, 0;
	mov.u32 	%r2508, %r277;
	mov.u32 	%r2524, %r278;
	mov.u32 	%r2540, %r279;

BB46_287:
	mov.u32 	%r2539, %r2540;
	mov.u32 	%r2523, %r2524;
	mov.u32 	%r2507, %r2508;
	add.s32 	%r2493, %r2493, 1;
	setp.lt.s32	%p358, %r2493, %r2370;
	mov.u32 	%r2505, %r2507;
	mov.u32 	%r2521, %r2523;
	mov.u32 	%r2537, %r2539;
	@%p358 bra 	BB46_254;

BB46_288:
	mov.u32 	%r2538, %r2537;
	mov.u32 	%r2522, %r2521;
	mov.u32 	%r2506, %r2505;
	sub.f64 	%fd1201, %fd9, %fd1314;
	mov.u32 	%r2446, -1;

BB46_363:

BB46_402:
	mov.f64 	%fd1388, %fd1389;
	mov.f64 	%fd1386, %fd1387;
	mov.u32 	%r2688, %r2685;
	mov.u32 	%r2672, %r2669;
	mov.u32 	%r2656, %r2653;
	mov.u32 	%r2639, %r2636;
	mov.u32 	%r2623, %r2620;
	mov.u32 	%r2607, %r2604;
	mov.u32 	%r2590, %r2587;
	mov.u32 	%r2574, %r2571;
	mov.u32 	%r2558, %r2555;
	mov.u32 	%r2541, %r2538;
	mov.u32 	%r2525, %r2522;
	mov.u32 	%r2509, %r2506;
	add.s32 	%r2696, %r2694, 1;
	mov.f64 	%fd1383, 0d0000000000000000;
	setp.lt.s32	%p509, %r2694, 100;
	@%p509 bra 	BB46_119;
	bra.uni 	BB46_403;

BB46_120:
	mul.f64 	%fd677, %fd77, 0d3C88361B40000000;
	setp.gtu.f64	%p136, %fd77, %fd677;
	@%p136 bra 	BB46_122;

	mov.f64 	%fd678, 0d0000000000000000;
	abs.f64 	%fd679, %fd678;
	mul.f64 	%fd680, %fd679, 0d3C88361B40000000;
	setp.le.f64	%p137, %fd77, %fd680;
	mov.f64 	%fd1383, %fd1389;
	@%p137 bra 	BB46_403;

BB46_122:
	abs.f64 	%fd78, %fd1201;
	mul.f64 	%fd681, %fd78, 0d3C88361B40000000;
	setp.gtu.f64	%p138, %fd78, %fd681;
	@%p138 bra 	BB46_124;

	mov.f64 	%fd682, 0d0000000000000000;
	abs.f64 	%fd683, %fd682;
	mul.f64 	%fd684, %fd683, 0d3C88361B40000000;
	setp.le.f64	%p139, %fd78, %fd684;
	mov.f64 	%fd1383, %fd1387;
	@%p139 bra 	BB46_403;

BB46_124:
	add.f64 	%fd686, %fd1389, %fd1387;
	mul.f64 	%fd1383, %fd686, 0d3FE0000000000000;
	setp.lt.f64	%p140, %fd1202, 0d0000000000000000;
	selp.f64	%fd1230, %fd1387, %fd1389, %p140;
	selp.f64	%fd1229, %fd1389, %fd1387, %p140;
	sub.f64 	%fd1234, %fd1387, %fd1389;
	mov.f64 	%fd685, 0d0000000000000000;
	mov.f64 	%fd1261, %fd685;
	@%p66 bra 	BB46_160;

	fma.rn.f64 	%fd83, %fd1383, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1262, 0d0000000000000000;
	mov.f64 	%fd1203, 0d3FF0000000000000;
	mov.u16 	%rs91, 1;
	mov.u32 	%r2447, 0;

BB46_126:
	mov.f64 	%fd1246, %fd1262;
	mov.f64 	%fd1263, %fd1246;
	mov.u32 	%r2456, %r2458;
	mov.u32 	%r217, %r2456;
	mov.u32 	%r2452, %r2454;
	mov.u32 	%r216, %r2452;
	mov.u32 	%r2448, %r2450;
	mov.u32 	%r215, %r2448;
	mul.wide.s32 	%rd815, %r2447, 56;
	add.s64 	%rd816, %rd1, %rd815;
	add.s64 	%rd11, %rd816, 12;
	ld.local.u32 	%r977, [%rd816+12];
	setp.gt.s32	%p142, %r2416, %r977;
	mov.u32 	%r2451, %r215;
	mov.u32 	%r2455, %r216;
	mov.u32 	%r2459, %r217;
	@%p142 bra 	BB46_159;

	ld.local.v2.u32 	{%r978, %r979}, [%rd11+-4];
	mov.u32 	%r222, %r979;
	mov.u32 	%r221, %r978;
	ld.local.v2.u32 	{%r980, %r981}, [%rd11+-12];
	mov.u32 	%r220, %r981;
	mov.u32 	%r219, %r980;
	ld.local.f64 	%fd1204, [%rd11+36];
	setp.neu.f64	%p143, %fd1204, 0dBFF0000000000000;
	@%p143 bra 	BB46_129;

	ld.local.v2.u32 	{%r982, %r983}, [%rd11+20];
	ld.local.u32 	%r985, [%rd11+28];
	setp.eq.s32	%p144, %r983, 31;
	ld.local.v2.u32 	{%r987, %r988}, [%rd11+4];
	ld.local.u32 	%r990, [%rd11+12];
	setp.lt.s32	%p145, %r988, 30;
	and.pred  	%p146, %p144, %p145;
	selp.b32	%r992, 1, %r983, %p146;
	selp.u32	%r993, 1, 0, %p146;
	sub.s32 	%r994, %r985, %r990;
	sub.s32 	%r995, %r982, %r987;
	add.s32 	%r996, %r995, %r993;
	sub.s32 	%r998, %r643, %r988;
	mov.u32 	%r999, 0;
	max.s32 	%r1000, %r999, %r998;
	min.s32 	%r1001, %r643, %r992;
	add.s32 	%r1002, %r1000, %r1001;
	add.s32 	%r1003, %r1002, -30;
	mad.lo.s32 	%r1004, %r994, 360, %r1003;
	mad.lo.s32 	%r1005, %r996, 30, %r1004;
	cvt.rn.f64.s32	%fd689, %r1005;
	div.rn.f64 	%fd690, %fd689, 0d4076800000000000;
	fma.rn.f64 	%fd691, %fd1, %fd690, 0d3FF0000000000000;
	add.f64 	%fd692, %fd691, 0dBFF0000000000000;
	mul.f64 	%fd1204, %fd692, 0d4059000000000000;

BB46_129:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r226}, %fd83;
	}
	abs.f64 	%fd89, %fd83;
	and.b16  	%rs56, %rs91, 255;
	setp.eq.s16	%p147, %rs56, 0;
	@%p147 bra 	BB46_144;
	bra.uni 	BB46_130;

BB46_144:
	setp.lt.s32	%p169, %r226, 0;
	setp.lt.s32	%p170, %r216, 30;
	setp.eq.s32	%p171, %r981, 31;
	and.pred  	%p172, %p171, %p170;
	selp.b32	%r1042, 1, %r981, %p172;
	selp.u32	%r1043, 1, 0, %p172;
	sub.s32 	%r1044, %r978, %r217;
	sub.s32 	%r1045, %r980, %r215;
	add.s32 	%r1046, %r1045, %r1043;
	mul.lo.s32 	%r1047, %r1046, 30;
	sub.s32 	%r1049, %r643, %r216;
	mov.u32 	%r1050, 0;
	max.s32 	%r1051, %r1050, %r1049;
	min.s32 	%r1052, %r643, %r1042;
	mad.lo.s32 	%r1053, %r1044, 360, %r1047;
	add.s32 	%r1054, %r1053, %r1051;
	add.s32 	%r1055, %r1054, %r1052;
	add.s32 	%r1056, %r1055, -30;
	cvt.rn.f64.s32	%fd696, %r1056;
	div.rn.f64 	%fd697, %fd696, 0d4076800000000000;
	add.f64 	%fd103, %fd697, %fd697;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r228}, %fd103;
	}
	bfe.u32 	%r1057, %r228, 20, 11;
	add.s32 	%r1058, %r1057, -1012;
	mov.b64 	 %rd818, %fd103;
	shl.b64 	%rd13, %rd818, %r1058;
	setp.eq.s64	%p173, %rd13, -9223372036854775808;
	// Callseq Start 162
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd89;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd103;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1218, [retval0+0];
	
	//{
	}// Callseq End 162
	and.pred  	%p5, %p169, %p173;
	@!%p5 bra 	BB46_146;
	bra.uni 	BB46_145;

BB46_145:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1059}, %fd1218;
	}
	xor.b32  	%r1060, %r1059, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1061, %temp}, %fd1218;
	}
	mov.b64 	%fd1218, {%r1061, %r1060};

BB46_146:
	mov.f64 	%fd1217, %fd1218;
	setp.eq.f64	%p174, %fd83, 0d0000000000000000;
	@%p174 bra 	BB46_149;
	bra.uni 	BB46_147;

BB46_149:
	selp.b32	%r1062, %r226, 0, %p173;
	or.b32  	%r1063, %r1062, 2146435072;
	setp.lt.s32	%p178, %r228, 0;
	selp.b32	%r1064, %r1063, %r1062, %p178;
	mov.b64 	%fd1217, {%r1050, %r1064};
	bra.uni 	BB46_150;

BB46_130:
	setp.lt.s32	%p148, %r226, 0;
	setp.lt.s32	%p149, %r2414, 30;
	setp.eq.s32	%p150, %r981, 31;
	and.pred  	%p151, %p150, %p149;
	selp.b32	%r1006, 1, %r981, %p151;
	selp.u32	%r1007, 1, 0, %p151;
	sub.s32 	%r1008, %r978, %r2415;
	sub.s32 	%r1009, %r980, %r2413;
	add.s32 	%r1010, %r1009, %r1007;
	mul.lo.s32 	%r1011, %r1010, 30;
	min.s32 	%r1013, %r643, %r1006;
	mad.lo.s32 	%r1014, %r1008, 360, %r1011;
	mov.u32 	%r1015, 0;
	max.s32 	%r1016, %r1015, %r195;
	add.s32 	%r1017, %r1014, %r1016;
	add.s32 	%r1018, %r1017, %r1013;
	add.s32 	%r1019, %r1018, -30;
	cvt.rn.f64.s32	%fd693, %r1019;
	div.rn.f64 	%fd694, %fd693, 0d4076800000000000;
	add.f64 	%fd90, %fd694, %fd694;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r227}, %fd90;
	}
	bfe.u32 	%r1020, %r227, 20, 11;
	add.s32 	%r1021, %r1020, -1012;
	mov.b64 	 %rd817, %fd90;
	shl.b64 	%rd12, %rd817, %r1021;
	setp.eq.s64	%p152, %rd12, -9223372036854775808;
	// Callseq Start 161
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd89;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd90;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1211, [retval0+0];
	
	//{
	}// Callseq End 161
	and.pred  	%p4, %p148, %p152;
	@!%p4 bra 	BB46_132;
	bra.uni 	BB46_131;

BB46_131:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1022}, %fd1211;
	}
	xor.b32  	%r1023, %r1022, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1024, %temp}, %fd1211;
	}
	mov.b64 	%fd1211, {%r1024, %r1023};

BB46_132:
	mov.f64 	%fd1210, %fd1211;
	setp.eq.f64	%p153, %fd83, 0d0000000000000000;
	@%p153 bra 	BB46_135;
	bra.uni 	BB46_133;

BB46_135:
	selp.b32	%r1025, %r226, 0, %p152;
	or.b32  	%r1026, %r1025, 2146435072;
	setp.lt.s32	%p157, %r227, 0;
	selp.b32	%r1027, %r1026, %r1025, %p157;
	mov.b64 	%fd1210, {%r1015, %r1027};
	bra.uni 	BB46_136;

BB46_147:
	setp.gt.s32	%p175, %r226, -1;
	@%p175 bra 	BB46_150;

	cvt.rzi.f64.f64	%fd698, %fd103;
	setp.neu.f64	%p176, %fd698, %fd103;
	selp.f64	%fd1217, 0dFFF8000000000000, %fd1217, %p176;

BB46_150:
	mov.f64 	%fd109, %fd1217;
	add.f64 	%fd110, %fd83, %fd103;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1066}, %fd110;
	}
	and.b32  	%r1067, %r1066, 2146435072;
	setp.ne.s32	%p179, %r1067, 2146435072;
	mov.f64 	%fd1216, %fd109;
	@%p179 bra 	BB46_157;

	setp.gtu.f64	%p180, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd1216, %fd110;
	@%p180 bra 	BB46_157;

	abs.f64 	%fd111, %fd103;
	setp.gtu.f64	%p181, %fd111, 0d7FF0000000000000;
	mov.f64 	%fd1215, %fd110;
	mov.f64 	%fd1216, %fd1215;
	@%p181 bra 	BB46_157;

	setp.eq.f64	%p182, %fd111, 0d7FF0000000000000;
	@%p182 bra 	BB46_156;
	bra.uni 	BB46_154;

BB46_156:
	setp.eq.f64	%p184, %fd83, 0dBFF0000000000000;
	setp.gt.f64	%p185, %fd89, 0d3FF0000000000000;
	selp.b32	%r1074, 2146435072, 0, %p185;
	xor.b32  	%r1075, %r1074, 2146435072;
	setp.lt.s32	%p186, %r228, 0;
	selp.b32	%r1076, %r1075, %r1074, %p186;
	selp.b32	%r1077, 1072693248, %r1076, %p184;
	mov.b64 	%fd1216, {%r1050, %r1077};
	bra.uni 	BB46_157;

BB46_133:
	setp.gt.s32	%p154, %r226, -1;
	@%p154 bra 	BB46_136;

	cvt.rzi.f64.f64	%fd695, %fd90;
	setp.neu.f64	%p155, %fd695, %fd90;
	selp.f64	%fd1210, 0dFFF8000000000000, %fd1210, %p155;

BB46_136:
	mov.f64 	%fd96, %fd1210;
	add.f64 	%fd97, %fd83, %fd90;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1029}, %fd97;
	}
	and.b32  	%r1030, %r1029, 2146435072;
	setp.ne.s32	%p158, %r1030, 2146435072;
	mov.f64 	%fd1209, %fd96;
	@%p158 bra 	BB46_143;

	setp.gtu.f64	%p159, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd1209, %fd97;
	@%p159 bra 	BB46_143;

	abs.f64 	%fd98, %fd90;
	setp.gtu.f64	%p160, %fd98, 0d7FF0000000000000;
	mov.f64 	%fd1208, %fd97;
	mov.f64 	%fd1209, %fd1208;
	@%p160 bra 	BB46_143;

	setp.eq.f64	%p161, %fd98, 0d7FF0000000000000;
	@%p161 bra 	BB46_142;
	bra.uni 	BB46_140;

BB46_142:
	setp.eq.f64	%p163, %fd83, 0dBFF0000000000000;
	setp.gt.f64	%p164, %fd89, 0d3FF0000000000000;
	selp.b32	%r1037, 2146435072, 0, %p164;
	xor.b32  	%r1038, %r1037, 2146435072;
	setp.lt.s32	%p165, %r227, 0;
	selp.b32	%r1039, %r1038, %r1037, %p165;
	selp.b32	%r1040, 1072693248, %r1039, %p163;
	mov.b64 	%fd1209, {%r1015, %r1040};
	bra.uni 	BB46_143;

BB46_154:
	setp.neu.f64	%p183, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd1216, %fd109;
	@%p183 bra 	BB46_157;

	shr.s32 	%r1068, %r228, 31;
	and.b32  	%r1069, %r1068, -2146435072;
	add.s32 	%r1070, %r1069, 2146435072;
	or.b32  	%r1071, %r1070, -2147483648;
	selp.b32	%r1072, %r1071, %r1070, %p5;
	mov.b64 	%fd1216, {%r1050, %r1072};

BB46_157:
	setp.eq.f64	%p187, %fd103, 0d0000000000000000;
	setp.eq.f64	%p188, %fd83, 0d3FF0000000000000;
	or.pred  	%p189, %p188, %p187;
	selp.f64	%fd1219, 0d3FF0000000000000, %fd1216, %p189;
	bra.uni 	BB46_158;

BB46_140:
	setp.neu.f64	%p162, %fd89, 0d7FF0000000000000;
	mov.f64 	%fd1209, %fd96;
	@%p162 bra 	BB46_143;

	shr.s32 	%r1031, %r227, 31;
	and.b32  	%r1032, %r1031, -2146435072;
	add.s32 	%r1033, %r1032, 2146435072;
	or.b32  	%r1034, %r1033, -2147483648;
	selp.b32	%r1035, %r1034, %r1033, %p4;
	mov.b64 	%fd1209, {%r1015, %r1035};

BB46_143:
	setp.eq.f64	%p166, %fd90, 0d0000000000000000;
	setp.eq.f64	%p167, %fd83, 0d3FF0000000000000;
	or.pred  	%p168, %p167, %p166;
	selp.f64	%fd1219, 0d3FF0000000000000, %fd1209, %p168;

BB46_158:
	rcp.rn.f64 	%fd699, %fd1219;
	mul.f64 	%fd1203, %fd1203, %fd699;
	fma.rn.f64 	%fd1263, %fd1204, %fd1203, %fd1263;
	mov.u16 	%rs91, 0;
	mov.u32 	%r2451, %r219;
	mov.u32 	%r2455, %r220;
	mov.u32 	%r2459, %r221;

BB46_159:
	mov.f64 	%fd1262, %fd1263;
	mov.u32 	%r2458, %r2459;
	mov.u32 	%r2454, %r2455;
	mov.u32 	%r2450, %r2451;
	add.s32 	%r2447, %r2447, 1;
	setp.lt.s32	%p190, %r2447, %r2370;
	mov.f64 	%fd1248, %fd1262;
	mov.f64 	%fd1261, %fd1248;
	@%p190 bra 	BB46_126;

BB46_160:
	mov.f64 	%fd121, %fd1261;
	mov.f64 	%fd1228, %fd685;
	mov.f64 	%fd1258, %fd685;
	@%p66 bra 	BB46_180;

	fma.rn.f64 	%fd122, %fd1383, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1259, 0d0000000000000000;
	mov.f64 	%fd1228, %fd1259;
	mov.u32 	%r2460, 0;

BB46_162:
	mov.f64 	%fd1243, %fd1259;
	mov.f64 	%fd1260, %fd1243;
	mul.wide.s32 	%rd819, %r2460, 56;
	add.s64 	%rd820, %rd1, %rd819;
	add.s64 	%rd14, %rd820, 12;
	ld.local.u32 	%r1080, [%rd820+12];
	setp.gt.s32	%p192, %r2416, %r1080;
	@%p192 bra 	BB46_179;

	setp.lt.s32	%p193, %r2414, 30;
	ld.local.v2.u32 	{%r1081, %r1082}, [%rd14+-12];
	ld.local.u32 	%r1084, [%rd14+-4];
	setp.eq.s32	%p194, %r1082, 31;
	and.pred  	%p195, %p194, %p193;
	selp.b32	%r1086, 1, %r1082, %p195;
	selp.u32	%r1087, 1, 0, %p195;
	sub.s32 	%r1088, %r1084, %r2415;
	sub.s32 	%r1089, %r1081, %r2413;
	add.s32 	%r1090, %r1089, %r1087;
	min.s32 	%r1092, %r643, %r1086;
	mov.u32 	%r1093, 0;
	max.s32 	%r1094, %r1093, %r195;
	add.s32 	%r1095, %r1094, %r1092;
	add.s32 	%r1096, %r1095, -30;
	mad.lo.s32 	%r1097, %r1088, 360, %r1096;
	mad.lo.s32 	%r1098, %r1090, 30, %r1097;
	cvt.rn.f64.s32	%fd704, %r1098;
	div.rn.f64 	%fd125, %fd704, 0d4076800000000000;
	ld.local.f64 	%fd1220, [%rd14+36];
	setp.neu.f64	%p196, %fd1220, 0dBFF0000000000000;
	@%p196 bra 	BB46_165;

	ld.local.v2.u32 	{%r1099, %r1100}, [%rd14+20];
	ld.local.u32 	%r1102, [%rd14+28];
	setp.eq.s32	%p197, %r1100, 31;
	ld.local.v2.u32 	{%r1104, %r1105}, [%rd14+4];
	ld.local.u32 	%r1107, [%rd14+12];
	setp.lt.s32	%p198, %r1105, 30;
	and.pred  	%p199, %p197, %p198;
	selp.b32	%r1109, 1, %r1100, %p199;
	selp.u32	%r1110, 1, 0, %p199;
	sub.s32 	%r1111, %r1102, %r1107;
	sub.s32 	%r1112, %r1099, %r1104;
	add.s32 	%r1113, %r1112, %r1110;
	sub.s32 	%r1115, %r643, %r1105;
	max.s32 	%r1117, %r1093, %r1115;
	min.s32 	%r1118, %r643, %r1109;
	add.s32 	%r1119, %r1117, %r1118;
	add.s32 	%r1120, %r1119, -30;
	mad.lo.s32 	%r1121, %r1111, 360, %r1120;
	mad.lo.s32 	%r1122, %r1113, 30, %r1121;
	cvt.rn.f64.s32	%fd705, %r1122;
	div.rn.f64 	%fd706, %fd705, 0d4076800000000000;
	fma.rn.f64 	%fd707, %fd1, %fd706, 0d3FF0000000000000;
	add.f64 	%fd708, %fd707, 0dBFF0000000000000;
	mul.f64 	%fd1220, %fd708, 0d4059000000000000;

BB46_165:
	add.f64 	%fd129, %fd125, %fd125;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r235}, %fd129;
	}
	bfe.u32 	%r1123, %r235, 20, 11;
	add.s32 	%r1124, %r1123, -1012;
	mov.b64 	 %rd821, %fd129;
	shl.b64 	%rd15, %rd821, %r1124;
	setp.eq.s64	%p200, %rd15, -9223372036854775808;
	abs.f64 	%fd130, %fd122;
	// Callseq Start 163
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd130;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd129;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1227, [retval0+0];
	
	//{
	}// Callseq End 163
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r236}, %fd122;
	}
	setp.lt.s32	%p201, %r236, 0;
	and.pred  	%p6, %p201, %p200;
	@!%p6 bra 	BB46_167;
	bra.uni 	BB46_166;

BB46_166:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1125}, %fd1227;
	}
	xor.b32  	%r1126, %r1125, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1127, %temp}, %fd1227;
	}
	mov.b64 	%fd1227, {%r1127, %r1126};

BB46_167:
	mov.f64 	%fd1226, %fd1227;
	setp.eq.f64	%p202, %fd122, 0d0000000000000000;
	@%p202 bra 	BB46_170;
	bra.uni 	BB46_168;

BB46_170:
	selp.b32	%r1128, %r236, 0, %p200;
	or.b32  	%r1129, %r1128, 2146435072;
	setp.lt.s32	%p206, %r235, 0;
	selp.b32	%r1130, %r1129, %r1128, %p206;
	mov.b64 	%fd1226, {%r1093, %r1130};
	bra.uni 	BB46_171;

BB46_168:
	setp.gt.s32	%p203, %r236, -1;
	@%p203 bra 	BB46_171;

	cvt.rzi.f64.f64	%fd709, %fd129;
	setp.neu.f64	%p204, %fd709, %fd129;
	selp.f64	%fd1226, 0dFFF8000000000000, %fd1226, %p204;

BB46_171:
	mov.f64 	%fd136, %fd1226;
	add.f64 	%fd137, %fd122, %fd129;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1132}, %fd137;
	}
	and.b32  	%r1133, %r1132, 2146435072;
	setp.ne.s32	%p207, %r1133, 2146435072;
	mov.f64 	%fd1225, %fd136;
	@%p207 bra 	BB46_178;

	setp.gtu.f64	%p208, %fd130, 0d7FF0000000000000;
	mov.f64 	%fd1225, %fd137;
	@%p208 bra 	BB46_178;

	abs.f64 	%fd138, %fd129;
	setp.gtu.f64	%p209, %fd138, 0d7FF0000000000000;
	mov.f64 	%fd1224, %fd137;
	mov.f64 	%fd1225, %fd1224;
	@%p209 bra 	BB46_178;

	setp.eq.f64	%p210, %fd138, 0d7FF0000000000000;
	@%p210 bra 	BB46_177;
	bra.uni 	BB46_175;

BB46_177:
	setp.eq.f64	%p212, %fd122, 0dBFF0000000000000;
	setp.gt.f64	%p213, %fd130, 0d3FF0000000000000;
	selp.b32	%r1140, 2146435072, 0, %p213;
	xor.b32  	%r1141, %r1140, 2146435072;
	setp.lt.s32	%p214, %r235, 0;
	selp.b32	%r1142, %r1141, %r1140, %p214;
	selp.b32	%r1143, 1072693248, %r1142, %p212;
	mov.b64 	%fd1225, {%r1093, %r1143};
	bra.uni 	BB46_178;

BB46_175:
	setp.neu.f64	%p211, %fd130, 0d7FF0000000000000;
	mov.f64 	%fd1225, %fd136;
	@%p211 bra 	BB46_178;

	shr.s32 	%r1134, %r235, 31;
	and.b32  	%r1135, %r1134, -2146435072;
	add.s32 	%r1136, %r1135, 2146435072;
	or.b32  	%r1137, %r1136, -2147483648;
	selp.b32	%r1138, %r1137, %r1136, %p6;
	mov.b64 	%fd1225, {%r1093, %r1138};

BB46_178:
	setp.eq.f64	%p215, %fd129, 0d0000000000000000;
	setp.eq.f64	%p216, %fd122, 0d3FF0000000000000;
	or.pred  	%p217, %p216, %p215;
	rcp.rn.f64 	%fd710, %fd1225;
	selp.f64	%fd711, 0d3FF0000000000000, %fd710, %p217;
	fma.rn.f64 	%fd1260, %fd1220, %fd711, %fd1260;
	mul.f64 	%fd712, %fd125, %fd1220;
	mul.f64 	%fd713, %fd712, %fd711;
	div.rn.f64 	%fd714, %fd713, %fd122;
	sub.f64 	%fd1228, %fd1228, %fd714;

BB46_179:
	mov.f64 	%fd1259, %fd1260;
	add.s32 	%r2460, %r2460, 1;
	setp.lt.s32	%p218, %r2460, %r2370;
	mov.f64 	%fd1258, %fd1259;
	@%p218 bra 	BB46_162;

BB46_180:
	setp.eq.f64	%p219, %fd1258, 0d0000000000000000;
	mov.f64 	%fd1257, %fd685;
	@%p219 bra 	BB46_182;

	neg.f64 	%fd716, %fd1228;
	div.rn.f64 	%fd1257, %fd716, %fd1258;

BB46_182:
	mov.f64 	%fd1255, %fd1257;
	sub.f64 	%fd1270, %fd9, %fd121;
	setp.gt.s32	%p220, %r2694, 99;
	@%p220 bra 	BB46_403;

	mov.f64 	%fd1235, %fd1234;
	mov.u32 	%r2695, %r2694;
	mov.f64 	%fd1384, %fd1383;

BB46_184:
	mov.u32 	%r238, %r2695;
	mov.u32 	%r2490, %r2491;
	mov.u32 	%r2480, %r2481;
	mov.u32 	%r2470, %r2471;
	mov.f64 	%fd153, %fd1234;
	mov.f64 	%fd1234, %fd1235;
	sub.f64 	%fd717, %fd1384, %fd1230;
	mul.f64 	%fd718, %fd1255, %fd717;
	sub.f64 	%fd719, %fd718, %fd1270;
	sub.f64 	%fd720, %fd1384, %fd1229;
	mul.f64 	%fd721, %fd1255, %fd720;
	sub.f64 	%fd722, %fd721, %fd1270;
	mul.f64 	%fd723, %fd719, %fd722;
	setp.gt.f64	%p221, %fd723, 0d0000000000000000;
	@%p221 bra 	BB46_187;

	add.f64 	%fd724, %fd1270, %fd1270;
	abs.f64 	%fd725, %fd724;
	mul.f64 	%fd726, %fd1255, %fd153;
	abs.f64 	%fd727, %fd726;
	setp.gt.f64	%p222, %fd725, %fd727;
	@%p222 bra 	BB46_187;
	bra.uni 	BB46_186;

BB46_187:
	sub.f64 	%fd728, %fd1230, %fd1229;
	mul.f64 	%fd1236, %fd728, 0d3FE0000000000000;
	add.f64 	%fd1385, %fd1229, %fd1236;
	bra.uni 	BB46_188;

BB46_186:
	div.rn.f64 	%fd1236, %fd1270, %fd1255;
	sub.f64 	%fd1385, %fd1384, %fd1236;

BB46_188:
	mov.f64 	%fd1384, %fd1385;
	mov.f64 	%fd1235, %fd1236;
	abs.f64 	%fd729, %fd1235;
	setp.lt.f64	%p223, %fd729, 0d3E45798EE2308C3A;
	mov.f64 	%fd1383, %fd1384;
	@%p223 bra 	BB46_403;

	mov.f64 	%fd730, 0d0000000000000000;
	mov.f64 	%fd1267, %fd730;
	@%p66 bra 	BB46_225;

	fma.rn.f64 	%fd164, %fd1384, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1268, 0d0000000000000000;
	mov.f64 	%fd1271, 0d3FF0000000000000;
	mov.u16 	%rs92, 1;
	mov.u32 	%r2461, 0;
	mov.u32 	%r2468, %r2470;
	mov.u32 	%r2478, %r2480;
	mov.u32 	%r2488, %r2490;

BB46_191:
	mov.u32 	%r2482, %r2488;
	mov.u32 	%r246, %r2482;
	mov.u32 	%r2472, %r2478;
	mov.u32 	%r245, %r2472;
	mov.u32 	%r2462, %r2468;
	mov.u32 	%r244, %r2462;
	mov.f64 	%fd1252, %fd1268;
	mov.f64 	%fd1269, %fd1252;
	mul.wide.s32 	%rd822, %r2461, 56;
	add.s64 	%rd823, %rd1, %rd822;
	add.s64 	%rd16, %rd823, 12;
	ld.local.u32 	%r1154, [%rd823+12];
	setp.gt.s32	%p225, %r2416, %r1154;
	mov.u32 	%r2469, %r244;
	mov.u32 	%r2479, %r245;
	mov.u32 	%r2489, %r246;
	@%p225 bra 	BB46_224;

	ld.local.v2.u32 	{%r1155, %r1156}, [%rd16+-4];
	mov.u32 	%r251, %r1156;
	mov.u32 	%r250, %r1155;
	ld.local.v2.u32 	{%r1157, %r1158}, [%rd16+-12];
	mov.u32 	%r249, %r1158;
	mov.u32 	%r248, %r1157;
	ld.local.f64 	%fd1272, [%rd16+36];
	setp.neu.f64	%p226, %fd1272, 0dBFF0000000000000;
	@%p226 bra 	BB46_194;

	ld.local.v2.u32 	{%r1159, %r1160}, [%rd16+20];
	ld.local.u32 	%r1162, [%rd16+28];
	setp.eq.s32	%p227, %r1160, 31;
	ld.local.v2.u32 	{%r1164, %r1165}, [%rd16+4];
	ld.local.u32 	%r1167, [%rd16+12];
	setp.lt.s32	%p228, %r1165, 30;
	and.pred  	%p229, %p227, %p228;
	selp.b32	%r1169, 1, %r1160, %p229;
	selp.u32	%r1170, 1, 0, %p229;
	sub.s32 	%r1171, %r1162, %r1167;
	sub.s32 	%r1172, %r1159, %r1164;
	add.s32 	%r1173, %r1172, %r1170;
	sub.s32 	%r1175, %r643, %r1165;
	mov.u32 	%r1176, 0;
	max.s32 	%r1177, %r1176, %r1175;
	min.s32 	%r1178, %r643, %r1169;
	add.s32 	%r1179, %r1177, %r1178;
	add.s32 	%r1180, %r1179, -30;
	mad.lo.s32 	%r1181, %r1171, 360, %r1180;
	mad.lo.s32 	%r1182, %r1173, 30, %r1181;
	cvt.rn.f64.s32	%fd733, %r1182;
	div.rn.f64 	%fd734, %fd733, 0d4076800000000000;
	fma.rn.f64 	%fd735, %fd1, %fd734, 0d3FF0000000000000;
	add.f64 	%fd736, %fd735, 0dBFF0000000000000;
	mul.f64 	%fd1272, %fd736, 0d4059000000000000;

BB46_194:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r255}, %fd164;
	}
	abs.f64 	%fd170, %fd164;
	and.b16  	%rs59, %rs92, 255;
	setp.eq.s16	%p230, %rs59, 0;
	@%p230 bra 	BB46_209;
	bra.uni 	BB46_195;

BB46_209:
	setp.lt.s32	%p252, %r255, 0;
	setp.lt.s32	%p253, %r245, 30;
	setp.eq.s32	%p254, %r1158, 31;
	and.pred  	%p255, %p254, %p253;
	selp.b32	%r1219, 1, %r1158, %p255;
	selp.u32	%r1220, 1, 0, %p255;
	sub.s32 	%r1221, %r1155, %r246;
	sub.s32 	%r1222, %r1157, %r244;
	add.s32 	%r1223, %r1222, %r1220;
	mul.lo.s32 	%r1224, %r1223, 30;
	sub.s32 	%r1226, %r643, %r245;
	mov.u32 	%r1227, 0;
	max.s32 	%r1228, %r1227, %r1226;
	min.s32 	%r1229, %r643, %r1219;
	mad.lo.s32 	%r1230, %r1221, 360, %r1224;
	add.s32 	%r1231, %r1230, %r1228;
	add.s32 	%r1232, %r1231, %r1229;
	add.s32 	%r1233, %r1232, -30;
	cvt.rn.f64.s32	%fd740, %r1233;
	div.rn.f64 	%fd741, %fd740, 0d4076800000000000;
	add.f64 	%fd184, %fd741, %fd741;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r257}, %fd184;
	}
	bfe.u32 	%r1234, %r257, 20, 11;
	add.s32 	%r1235, %r1234, -1012;
	mov.b64 	 %rd825, %fd184;
	shl.b64 	%rd18, %rd825, %r1235;
	setp.eq.s64	%p256, %rd18, -9223372036854775808;
	// Callseq Start 165
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd184;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1286, [retval0+0];
	
	//{
	}// Callseq End 165
	and.pred  	%p8, %p252, %p256;
	@!%p8 bra 	BB46_211;
	bra.uni 	BB46_210;

BB46_210:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1236}, %fd1286;
	}
	xor.b32  	%r1237, %r1236, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1238, %temp}, %fd1286;
	}
	mov.b64 	%fd1286, {%r1238, %r1237};

BB46_211:
	mov.f64 	%fd1285, %fd1286;
	setp.eq.f64	%p257, %fd164, 0d0000000000000000;
	@%p257 bra 	BB46_214;
	bra.uni 	BB46_212;

BB46_214:
	selp.b32	%r1239, %r255, 0, %p256;
	or.b32  	%r1240, %r1239, 2146435072;
	setp.lt.s32	%p261, %r257, 0;
	selp.b32	%r1241, %r1240, %r1239, %p261;
	mov.b64 	%fd1285, {%r1227, %r1241};
	bra.uni 	BB46_215;

BB46_195:
	setp.lt.s32	%p231, %r255, 0;
	setp.lt.s32	%p232, %r2414, 30;
	setp.eq.s32	%p233, %r1158, 31;
	and.pred  	%p234, %p233, %p232;
	selp.b32	%r1183, 1, %r1158, %p234;
	selp.u32	%r1184, 1, 0, %p234;
	sub.s32 	%r1185, %r1155, %r2415;
	sub.s32 	%r1186, %r1157, %r2413;
	add.s32 	%r1187, %r1186, %r1184;
	mul.lo.s32 	%r1188, %r1187, 30;
	min.s32 	%r1190, %r643, %r1183;
	mad.lo.s32 	%r1191, %r1185, 360, %r1188;
	mov.u32 	%r1192, 0;
	max.s32 	%r1193, %r1192, %r195;
	add.s32 	%r1194, %r1191, %r1193;
	add.s32 	%r1195, %r1194, %r1190;
	add.s32 	%r1196, %r1195, -30;
	cvt.rn.f64.s32	%fd737, %r1196;
	div.rn.f64 	%fd738, %fd737, 0d4076800000000000;
	add.f64 	%fd171, %fd738, %fd738;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r256}, %fd171;
	}
	bfe.u32 	%r1197, %r256, 20, 11;
	add.s32 	%r1198, %r1197, -1012;
	mov.b64 	 %rd824, %fd171;
	shl.b64 	%rd17, %rd824, %r1198;
	setp.eq.s64	%p235, %rd17, -9223372036854775808;
	// Callseq Start 164
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd170;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd171;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1279, [retval0+0];
	
	//{
	}// Callseq End 164
	and.pred  	%p7, %p231, %p235;
	@!%p7 bra 	BB46_197;
	bra.uni 	BB46_196;

BB46_196:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1199}, %fd1279;
	}
	xor.b32  	%r1200, %r1199, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1201, %temp}, %fd1279;
	}
	mov.b64 	%fd1279, {%r1201, %r1200};

BB46_197:
	mov.f64 	%fd1278, %fd1279;
	setp.eq.f64	%p236, %fd164, 0d0000000000000000;
	@%p236 bra 	BB46_200;
	bra.uni 	BB46_198;

BB46_200:
	selp.b32	%r1202, %r255, 0, %p235;
	or.b32  	%r1203, %r1202, 2146435072;
	setp.lt.s32	%p240, %r256, 0;
	selp.b32	%r1204, %r1203, %r1202, %p240;
	mov.b64 	%fd1278, {%r1192, %r1204};
	bra.uni 	BB46_201;

BB46_212:
	setp.gt.s32	%p258, %r255, -1;
	@%p258 bra 	BB46_215;

	cvt.rzi.f64.f64	%fd742, %fd184;
	setp.neu.f64	%p259, %fd742, %fd184;
	selp.f64	%fd1285, 0dFFF8000000000000, %fd1285, %p259;

BB46_215:
	mov.f64 	%fd190, %fd1285;
	add.f64 	%fd191, %fd164, %fd184;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1243}, %fd191;
	}
	and.b32  	%r1244, %r1243, 2146435072;
	setp.ne.s32	%p262, %r1244, 2146435072;
	mov.f64 	%fd1284, %fd190;
	@%p262 bra 	BB46_222;

	setp.gtu.f64	%p263, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd1284, %fd191;
	@%p263 bra 	BB46_222;

	abs.f64 	%fd192, %fd184;
	setp.gtu.f64	%p264, %fd192, 0d7FF0000000000000;
	mov.f64 	%fd1283, %fd191;
	mov.f64 	%fd1284, %fd1283;
	@%p264 bra 	BB46_222;

	setp.eq.f64	%p265, %fd192, 0d7FF0000000000000;
	@%p265 bra 	BB46_221;
	bra.uni 	BB46_219;

BB46_221:
	setp.eq.f64	%p267, %fd164, 0dBFF0000000000000;
	setp.gt.f64	%p268, %fd170, 0d3FF0000000000000;
	selp.b32	%r1251, 2146435072, 0, %p268;
	xor.b32  	%r1252, %r1251, 2146435072;
	setp.lt.s32	%p269, %r257, 0;
	selp.b32	%r1253, %r1252, %r1251, %p269;
	selp.b32	%r1254, 1072693248, %r1253, %p267;
	mov.b64 	%fd1284, {%r1227, %r1254};
	bra.uni 	BB46_222;

BB46_198:
	setp.gt.s32	%p237, %r255, -1;
	@%p237 bra 	BB46_201;

	cvt.rzi.f64.f64	%fd739, %fd171;
	setp.neu.f64	%p238, %fd739, %fd171;
	selp.f64	%fd1278, 0dFFF8000000000000, %fd1278, %p238;

BB46_201:
	mov.f64 	%fd177, %fd1278;
	add.f64 	%fd178, %fd164, %fd171;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1206}, %fd178;
	}
	and.b32  	%r1207, %r1206, 2146435072;
	setp.ne.s32	%p241, %r1207, 2146435072;
	mov.f64 	%fd1277, %fd177;
	@%p241 bra 	BB46_208;

	setp.gtu.f64	%p242, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd1277, %fd178;
	@%p242 bra 	BB46_208;

	abs.f64 	%fd179, %fd171;
	setp.gtu.f64	%p243, %fd179, 0d7FF0000000000000;
	mov.f64 	%fd1276, %fd178;
	mov.f64 	%fd1277, %fd1276;
	@%p243 bra 	BB46_208;

	setp.eq.f64	%p244, %fd179, 0d7FF0000000000000;
	@%p244 bra 	BB46_207;
	bra.uni 	BB46_205;

BB46_207:
	setp.eq.f64	%p246, %fd164, 0dBFF0000000000000;
	setp.gt.f64	%p247, %fd170, 0d3FF0000000000000;
	selp.b32	%r1214, 2146435072, 0, %p247;
	xor.b32  	%r1215, %r1214, 2146435072;
	setp.lt.s32	%p248, %r256, 0;
	selp.b32	%r1216, %r1215, %r1214, %p248;
	selp.b32	%r1217, 1072693248, %r1216, %p246;
	mov.b64 	%fd1277, {%r1192, %r1217};
	bra.uni 	BB46_208;

BB46_219:
	setp.neu.f64	%p266, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd1284, %fd190;
	@%p266 bra 	BB46_222;

	shr.s32 	%r1245, %r257, 31;
	and.b32  	%r1246, %r1245, -2146435072;
	add.s32 	%r1247, %r1246, 2146435072;
	or.b32  	%r1248, %r1247, -2147483648;
	selp.b32	%r1249, %r1248, %r1247, %p8;
	mov.b64 	%fd1284, {%r1227, %r1249};

BB46_222:
	setp.eq.f64	%p270, %fd184, 0d0000000000000000;
	setp.eq.f64	%p271, %fd164, 0d3FF0000000000000;
	or.pred  	%p272, %p271, %p270;
	selp.f64	%fd1287, 0d3FF0000000000000, %fd1284, %p272;
	bra.uni 	BB46_223;

BB46_205:
	setp.neu.f64	%p245, %fd170, 0d7FF0000000000000;
	mov.f64 	%fd1277, %fd177;
	@%p245 bra 	BB46_208;

	shr.s32 	%r1208, %r256, 31;
	and.b32  	%r1209, %r1208, -2146435072;
	add.s32 	%r1210, %r1209, 2146435072;
	or.b32  	%r1211, %r1210, -2147483648;
	selp.b32	%r1212, %r1211, %r1210, %p7;
	mov.b64 	%fd1277, {%r1192, %r1212};

BB46_208:
	setp.eq.f64	%p249, %fd171, 0d0000000000000000;
	setp.eq.f64	%p250, %fd164, 0d3FF0000000000000;
	or.pred  	%p251, %p250, %p249;
	selp.f64	%fd1287, 0d3FF0000000000000, %fd1277, %p251;

BB46_223:
	rcp.rn.f64 	%fd743, %fd1287;
	mul.f64 	%fd1271, %fd1271, %fd743;
	fma.rn.f64 	%fd1269, %fd1272, %fd1271, %fd1269;
	mov.u16 	%rs92, 0;
	mov.u32 	%r2469, %r248;
	mov.u32 	%r2479, %r249;
	mov.u32 	%r2489, %r250;

BB46_224:
	mov.u32 	%r2488, %r2489;
	mov.u32 	%r2478, %r2479;
	mov.u32 	%r2468, %r2469;
	mov.f64 	%fd1268, %fd1269;
	add.s32 	%r2461, %r2461, 1;
	setp.lt.s32	%p273, %r2461, %r2370;
	mov.f64 	%fd1254, %fd1268;
	mov.f64 	%fd1267, %fd1254;
	mov.u32 	%r2470, %r2468;
	mov.u32 	%r2480, %r2478;
	mov.u32 	%r2490, %r2488;
	@%p273 bra 	BB46_191;

BB46_225:
	mov.u32 	%r2491, %r2490;
	mov.u32 	%r2481, %r2480;
	mov.u32 	%r2471, %r2470;
	mov.f64 	%fd202, %fd1267;
	sub.f64 	%fd1270, %fd9, %fd202;
	mov.f64 	%fd1296, %fd730;
	mov.f64 	%fd1264, %fd730;
	@%p66 bra 	BB46_245;

	fma.rn.f64 	%fd204, %fd1384, 0d3FE0000000000000, 0d3FF0000000000000;
	mov.f64 	%fd1265, 0d0000000000000000;
	mov.f64 	%fd1296, %fd1265;
	mov.u32 	%r2492, 0;

BB46_227:
	mov.f64 	%fd1249, %fd1265;
	mov.f64 	%fd1266, %fd1249;
	mul.wide.s32 	%rd826, %r2492, 56;
	add.s64 	%rd827, %rd1, %rd826;
	add.s64 	%rd19, %rd827, 12;
	ld.local.u32 	%r1257, [%rd827+12];
	setp.gt.s32	%p275, %r2416, %r1257;
	@%p275 bra 	BB46_244;

	setp.lt.s32	%p276, %r2414, 30;
	ld.local.v2.u32 	{%r1258, %r1259}, [%rd19+-12];
	ld.local.u32 	%r1261, [%rd19+-4];
	setp.eq.s32	%p277, %r1259, 31;
	and.pred  	%p278, %p277, %p276;
	selp.b32	%r1263, 1, %r1259, %p278;
	selp.u32	%r1264, 1, 0, %p278;
	sub.s32 	%r1265, %r1261, %r2415;
	sub.s32 	%r1266, %r1258, %r2413;
	add.s32 	%r1267, %r1266, %r1264;
	min.s32 	%r1269, %r643, %r1263;
	mov.u32 	%r1270, 0;
	max.s32 	%r1271, %r1270, %r195;
	add.s32 	%r1272, %r1271, %r1269;
	add.s32 	%r1273, %r1272, -30;
	mad.lo.s32 	%r1274, %r1265, 360, %r1273;
	mad.lo.s32 	%r1275, %r1267, 30, %r1274;
	cvt.rn.f64.s32	%fd748, %r1275;
	div.rn.f64 	%fd207, %fd748, 0d4076800000000000;
	ld.local.f64 	%fd1288, [%rd19+36];
	setp.neu.f64	%p279, %fd1288, 0dBFF0000000000000;
	@%p279 bra 	BB46_230;

	ld.local.v2.u32 	{%r1276, %r1277}, [%rd19+20];
	ld.local.u32 	%r1279, [%rd19+28];
	setp.eq.s32	%p280, %r1277, 31;
	ld.local.v2.u32 	{%r1281, %r1282}, [%rd19+4];
	ld.local.u32 	%r1284, [%rd19+12];
	setp.lt.s32	%p281, %r1282, 30;
	and.pred  	%p282, %p280, %p281;
	selp.b32	%r1286, 1, %r1277, %p282;
	selp.u32	%r1287, 1, 0, %p282;
	sub.s32 	%r1288, %r1279, %r1284;
	sub.s32 	%r1289, %r1276, %r1281;
	add.s32 	%r1290, %r1289, %r1287;
	sub.s32 	%r1292, %r643, %r1282;
	max.s32 	%r1294, %r1270, %r1292;
	min.s32 	%r1295, %r643, %r1286;
	add.s32 	%r1296, %r1294, %r1295;
	add.s32 	%r1297, %r1296, -30;
	mad.lo.s32 	%r1298, %r1288, 360, %r1297;
	mad.lo.s32 	%r1299, %r1290, 30, %r1298;
	cvt.rn.f64.s32	%fd749, %r1299;
	div.rn.f64 	%fd750, %fd749, 0d4076800000000000;
	fma.rn.f64 	%fd751, %fd1, %fd750, 0d3FF0000000000000;
	add.f64 	%fd752, %fd751, 0dBFF0000000000000;
	mul.f64 	%fd1288, %fd752, 0d4059000000000000;

BB46_230:
	add.f64 	%fd211, %fd207, %fd207;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r268}, %fd211;
	}
	bfe.u32 	%r1300, %r268, 20, 11;
	add.s32 	%r1301, %r1300, -1012;
	mov.b64 	 %rd828, %fd211;
	shl.b64 	%rd20, %rd828, %r1301;
	setp.eq.s64	%p283, %rd20, -9223372036854775808;
	abs.f64 	%fd212, %fd204;
	// Callseq Start 166
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd212;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd211;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1295, [retval0+0];
	
	//{
	}// Callseq End 166
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r269}, %fd204;
	}
	setp.lt.s32	%p284, %r269, 0;
	and.pred  	%p9, %p284, %p283;
	@!%p9 bra 	BB46_232;
	bra.uni 	BB46_231;

BB46_231:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1302}, %fd1295;
	}
	xor.b32  	%r1303, %r1302, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1304, %temp}, %fd1295;
	}
	mov.b64 	%fd1295, {%r1304, %r1303};

BB46_232:
	mov.f64 	%fd1294, %fd1295;
	setp.eq.f64	%p285, %fd204, 0d0000000000000000;
	@%p285 bra 	BB46_235;
	bra.uni 	BB46_233;

BB46_235:
	selp.b32	%r1305, %r269, 0, %p283;
	or.b32  	%r1306, %r1305, 2146435072;
	setp.lt.s32	%p289, %r268, 0;
	selp.b32	%r1307, %r1306, %r1305, %p289;
	mov.b64 	%fd1294, {%r1270, %r1307};
	bra.uni 	BB46_236;

BB46_233:
	setp.gt.s32	%p286, %r269, -1;
	@%p286 bra 	BB46_236;

	cvt.rzi.f64.f64	%fd753, %fd211;
	setp.neu.f64	%p287, %fd753, %fd211;
	selp.f64	%fd1294, 0dFFF8000000000000, %fd1294, %p287;

BB46_236:
	mov.f64 	%fd218, %fd1294;
	add.f64 	%fd219, %fd204, %fd211;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1309}, %fd219;
	}
	and.b32  	%r1310, %r1309, 2146435072;
	setp.ne.s32	%p290, %r1310, 2146435072;
	mov.f64 	%fd1293, %fd218;
	@%p290 bra 	BB46_243;

	setp.gtu.f64	%p291, %fd212, 0d7FF0000000000000;
	mov.f64 	%fd1293, %fd219;
	@%p291 bra 	BB46_243;

	abs.f64 	%fd220, %fd211;
	setp.gtu.f64	%p292, %fd220, 0d7FF0000000000000;
	mov.f64 	%fd1292, %fd219;
	mov.f64 	%fd1293, %fd1292;
	@%p292 bra 	BB46_243;

	setp.eq.f64	%p293, %fd220, 0d7FF0000000000000;
	@%p293 bra 	BB46_242;
	bra.uni 	BB46_240;

BB46_242:
	setp.eq.f64	%p295, %fd204, 0dBFF0000000000000;
	setp.gt.f64	%p296, %fd212, 0d3FF0000000000000;
	selp.b32	%r1317, 2146435072, 0, %p296;
	xor.b32  	%r1318, %r1317, 2146435072;
	setp.lt.s32	%p297, %r268, 0;
	selp.b32	%r1319, %r1318, %r1317, %p297;
	selp.b32	%r1320, 1072693248, %r1319, %p295;
	mov.b64 	%fd1293, {%r1270, %r1320};
	bra.uni 	BB46_243;

BB46_240:
	setp.neu.f64	%p294, %fd212, 0d7FF0000000000000;
	mov.f64 	%fd1293, %fd218;
	@%p294 bra 	BB46_243;

	shr.s32 	%r1311, %r268, 31;
	and.b32  	%r1312, %r1311, -2146435072;
	add.s32 	%r1313, %r1312, 2146435072;
	or.b32  	%r1314, %r1313, -2147483648;
	selp.b32	%r1315, %r1314, %r1313, %p9;
	mov.b64 	%fd1293, {%r1270, %r1315};

BB46_243:
	setp.eq.f64	%p298, %fd211, 0d0000000000000000;
	setp.eq.f64	%p299, %fd204, 0d3FF0000000000000;
	or.pred  	%p300, %p299, %p298;
	rcp.rn.f64 	%fd754, %fd1293;
	selp.f64	%fd755, 0d3FF0000000000000, %fd754, %p300;
	fma.rn.f64 	%fd1266, %fd1288, %fd755, %fd1266;
	mul.f64 	%fd756, %fd207, %fd1288;
	mul.f64 	%fd757, %fd756, %fd755;
	div.rn.f64 	%fd758, %fd757, %fd204;
	sub.f64 	%fd1296, %fd1296, %fd758;

BB46_244:
	mov.f64 	%fd1265, %fd1266;
	add.s32 	%r2492, %r2492, 1;
	setp.lt.s32	%p301, %r2492, %r2370;
	mov.f64 	%fd1264, %fd1265;
	@%p301 bra 	BB46_227;

BB46_245:
	setp.eq.f64	%p302, %fd1264, 0d0000000000000000;
	mov.f64 	%fd1256, %fd730;
	@%p302 bra 	BB46_247;

	neg.f64 	%fd760, %fd1296;
	div.rn.f64 	%fd1256, %fd760, %fd1264;

BB46_247:
	mov.f64 	%fd1255, %fd1256;
	setp.lt.f64	%p303, %fd1270, 0d0000000000000000;
	selp.f64	%fd1230, %fd1230, %fd1384, %p303;
	selp.f64	%fd1229, %fd1384, %fd1229, %p303;
	add.s32 	%r2695, %r238, 1;
	setp.gt.s32	%p304, %r238, 98;
	mov.f64 	%fd1383, %fd1384;
	@%p304 bra 	BB46_403;
	bra.uni 	BB46_184;

BB46_403:
	ld.param.u64 	%rd919, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0];
	ld.param.u64 	%rd918, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+88];
	cvta.to.global.u64 	%rd845, %rd918;
	add.s64 	%rd847, %rd845, %rd795;
	st.global.f64 	[%rd847], %fd1383;
	cvta.to.global.u64 	%rd848, %rd919;
	mul.wide.s32 	%rd849, %r1, 88;
	add.s64 	%rd33, %rd848, %rd849;
	st.global.f64 	[%rd33], %fd1383;
	ld.global.u32 	%r2697, [%rd4];
	ld.global.u32 	%r2698, [%rd4+4];
	ld.global.u32 	%r2699, [%rd4+8];
	ld.global.u32 	%r2700, [%rd4+12];
	ld.global.u32 	%r1740, [%rd83+12];
	setp.ge.s32	%p510, %r2700, %r1740;
	@%p510 bra 	BB46_405;

	ld.global.u32 	%r2697, [%rd83];
	ld.global.u32 	%r2698, [%rd83+4];
	ld.global.u32 	%r2699, [%rd83+8];
	ld.global.u32 	%r2700, [%rd83+12];

BB46_405:
	ld.global.u32 	%r410, [%rd33+80];
	ld.global.f64 	%fd411, [%rd33+16];
	ld.global.f64 	%fd410, [%rd33+8];
	ld.global.f64 	%fd409, [%rd33];
	ld.global.v2.u32 	{%r1749, %r1750}, [%rd33+56];
	ld.global.v2.u32 	{%r1751, %r1752}, [%rd33+48];
	mov.f64 	%fd1399, 0d0000000000000000;
	@%p66 bra 	BB46_436;

	sub.s32 	%r415, %r643, %r1752;
	div.rn.f64 	%fd824, %fd409, %fd411;
	add.f64 	%fd412, %fd824, 0d3FF0000000000000;
	mov.f64 	%fd1399, 0d0000000000000000;
	mov.u32 	%r2701, 0;

BB46_407:
	mul.wide.s32 	%rd856, %r2701, 56;
	add.s64 	%rd857, %rd1, %rd856;
	add.s64 	%rd34, %rd857, 12;
	ld.local.u32 	%r1757, [%rd857+12];
	setp.gt.s32	%p512, %r2700, %r1757;
	@%p512 bra 	BB46_435;

	ld.local.f64 	%fd1390, [%rd34+36];
	setp.neu.f64	%p513, %fd1390, 0dBFF0000000000000;
	@%p513 bra 	BB46_410;

	ld.local.v2.u32 	{%r1758, %r1759}, [%rd34+20];
	ld.local.u32 	%r1761, [%rd34+28];
	setp.eq.s32	%p514, %r1759, 31;
	ld.local.v2.u32 	{%r1763, %r1764}, [%rd34+4];
	ld.local.u32 	%r1766, [%rd34+12];
	setp.lt.s32	%p515, %r1764, 30;
	and.pred  	%p516, %p514, %p515;
	selp.b32	%r1768, 1, %r1759, %p516;
	selp.u32	%r1769, 1, 0, %p516;
	sub.s32 	%r1770, %r1761, %r1766;
	sub.s32 	%r1771, %r1758, %r1763;
	add.s32 	%r1772, %r1771, %r1769;
	sub.s32 	%r1774, %r643, %r1764;
	mov.u32 	%r1775, 0;
	max.s32 	%r1776, %r1775, %r1774;
	min.s32 	%r1777, %r643, %r1768;
	add.s32 	%r1778, %r1776, %r1777;
	add.s32 	%r1779, %r1778, -30;
	mad.lo.s32 	%r1780, %r1770, 360, %r1779;
	mad.lo.s32 	%r1781, %r1772, 30, %r1780;
	cvt.rn.f64.s32	%fd825, %r1781;
	div.rn.f64 	%fd826, %fd825, 0d4076800000000000;
	fma.rn.f64 	%fd827, %fd1, %fd826, 0d3FF0000000000000;
	add.f64 	%fd828, %fd827, 0dBFF0000000000000;
	mul.f64 	%fd1390, %fd828, 0d4059000000000000;

BB46_410:
	cvt.rzi.s32.f64	%r418, %fd410;
	ld.local.v2.u32 	{%r1782, %r1783}, [%rd34+-4];
	ld.local.v2.u32 	{%r1784, %r1785}, [%rd34+-12];
	setp.eq.s32	%p517, %r410, 0;
	@%p517 bra 	BB46_412;
	bra.uni 	BB46_411;

BB46_412:
	setp.lt.s32	%p518, %r1752, 30;
	setp.eq.s32	%p519, %r1785, 31;
	and.pred  	%p520, %p519, %p518;
	selp.b32	%r1786, 1, %r1785, %p520;
	selp.u32	%r1787, 1, 0, %p520;
	sub.s32 	%r1788, %r1782, %r1749;
	sub.s32 	%r1789, %r1784, %r1751;
	add.s32 	%r1790, %r1789, %r1787;
	mul.lo.s32 	%r1791, %r1790, 30;
	min.s32 	%r1793, %r643, %r1786;
	mad.lo.s32 	%r1794, %r1788, 360, %r1791;
	mov.u32 	%r1795, 0;
	max.s32 	%r1796, %r1795, %r415;
	add.s32 	%r1797, %r1794, %r1796;
	add.s32 	%r1798, %r1797, %r1793;
	add.s32 	%r2702, %r1798, -30;
	bra.uni 	BB46_413;

BB46_411:
	sub.s32 	%r2702, %r1783, %r1750;

BB46_413:
	cvt.rn.f64.s32	%fd829, %r2702;
	div.rn.f64 	%fd417, %fd829, 0d4076800000000000;
	setp.eq.s32	%p521, %r418, 0;
	@%p521 bra 	BB46_433;
	bra.uni 	BB46_414;

BB46_433:
	fma.rn.f64 	%fd1398, %fd409, %fd417, 0d3FF0000000000000;
	bra.uni 	BB46_434;

BB46_414:
	setp.eq.s32	%p522, %r418, 1;
	@%p522 bra 	BB46_419;
	bra.uni 	BB46_415;

BB46_419:
	mul.f64 	%fd422, %fd411, %fd417;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r429}, %fd422;
	}
	bfe.u32 	%r1811, %r429, 20, 11;
	add.s32 	%r1812, %r1811, -1012;
	mov.b64 	 %rd858, %fd422;
	shl.b64 	%rd35, %rd858, %r1812;
	setp.eq.s64	%p527, %rd35, -9223372036854775808;
	abs.f64 	%fd423, %fd412;
	// Callseq Start 175
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd423;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd422;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1397, [retval0+0];
	
	//{
	}// Callseq End 175
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r430}, %fd412;
	}
	setp.lt.s32	%p528, %r430, 0;
	and.pred  	%p18, %p528, %p527;
	@!%p18 bra 	BB46_421;
	bra.uni 	BB46_420;

BB46_420:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1813}, %fd1397;
	}
	xor.b32  	%r1814, %r1813, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1815, %temp}, %fd1397;
	}
	mov.b64 	%fd1397, {%r1815, %r1814};

BB46_421:
	mov.f64 	%fd1396, %fd1397;
	setp.eq.f64	%p529, %fd412, 0d0000000000000000;
	@%p529 bra 	BB46_424;
	bra.uni 	BB46_422;

BB46_424:
	selp.b32	%r1816, %r430, 0, %p527;
	or.b32  	%r1817, %r1816, 2146435072;
	setp.lt.s32	%p533, %r429, 0;
	selp.b32	%r1818, %r1817, %r1816, %p533;
	mov.u32 	%r1819, 0;
	mov.b64 	%fd1396, {%r1819, %r1818};
	bra.uni 	BB46_425;

BB46_415:
	mov.f64 	%fd1398, 0d0000000000000000;
	setp.ne.s32	%p523, %r418, 2;
	@%p523 bra 	BB46_434;

	mul.f64 	%fd418, %fd409, %fd417;
	mov.f64 	%fd831, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd832, %fd418, %fd831;
	mov.f64 	%fd833, 0d4338000000000000;
	add.rn.f64 	%fd834, %fd832, %fd833;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r426, %temp}, %fd834;
	}
	mov.f64 	%fd835, 0dC338000000000000;
	add.rn.f64 	%fd836, %fd834, %fd835;
	mov.f64 	%fd837, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd838, %fd836, %fd837, %fd418;
	mov.f64 	%fd839, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd840, %fd836, %fd839, %fd838;
	mov.f64 	%fd841, 0d3E928AF3FCA213EA;
	mov.f64 	%fd842, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd843, %fd842, %fd840, %fd841;
	mov.f64 	%fd844, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd845, %fd843, %fd840, %fd844;
	mov.f64 	%fd846, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd847, %fd845, %fd840, %fd846;
	mov.f64 	%fd848, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd849, %fd847, %fd840, %fd848;
	mov.f64 	%fd850, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd851, %fd849, %fd840, %fd850;
	mov.f64 	%fd852, 0d3F81111111122322;
	fma.rn.f64 	%fd853, %fd851, %fd840, %fd852;
	mov.f64 	%fd854, 0d3FA55555555502A1;
	fma.rn.f64 	%fd855, %fd853, %fd840, %fd854;
	mov.f64 	%fd856, 0d3FC5555555555511;
	fma.rn.f64 	%fd857, %fd855, %fd840, %fd856;
	mov.f64 	%fd858, 0d3FE000000000000B;
	fma.rn.f64 	%fd859, %fd857, %fd840, %fd858;
	mov.f64 	%fd860, 0d3FF0000000000000;
	fma.rn.f64 	%fd861, %fd859, %fd840, %fd860;
	fma.rn.f64 	%fd862, %fd861, %fd840, %fd860;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r427, %temp}, %fd862;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r428}, %fd862;
	}
	shl.b32 	%r1799, %r426, 20;
	add.s32 	%r1800, %r428, %r1799;
	mov.b64 	%fd1398, {%r427, %r1800};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1801}, %fd418;
	}
	mov.b32 	 %f9, %r1801;
	abs.f32 	%f1, %f9;
	setp.lt.f32	%p524, %f1, 0f4086232B;
	@%p524 bra 	BB46_434;

	setp.lt.f64	%p525, %fd418, 0d0000000000000000;
	add.f64 	%fd863, %fd418, 0d7FF0000000000000;
	selp.f64	%fd1398, 0d0000000000000000, %fd863, %p525;
	setp.geu.f32	%p526, %f1, 0f40874800;
	@%p526 bra 	BB46_434;

	shr.u32 	%r1802, %r426, 31;
	add.s32 	%r1803, %r426, %r1802;
	shr.s32 	%r1804, %r1803, 1;
	shl.b32 	%r1805, %r1804, 20;
	add.s32 	%r1806, %r1805, %r428;
	mov.b64 	%fd864, {%r427, %r1806};
	sub.s32 	%r1807, %r426, %r1804;
	shl.b32 	%r1808, %r1807, 20;
	add.s32 	%r1809, %r1808, 1072693248;
	mov.u32 	%r1810, 0;
	mov.b64 	%fd865, {%r1810, %r1809};
	mul.f64 	%fd1398, %fd864, %fd865;
	bra.uni 	BB46_434;

BB46_422:
	setp.gt.s32	%p530, %r430, -1;
	@%p530 bra 	BB46_425;

	cvt.rzi.f64.f64	%fd866, %fd422;
	setp.neu.f64	%p531, %fd866, %fd422;
	selp.f64	%fd1396, 0dFFF8000000000000, %fd1396, %p531;

BB46_425:
	mov.f64 	%fd429, %fd1396;
	add.f64 	%fd430, %fd422, %fd412;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1820}, %fd430;
	}
	and.b32  	%r1821, %r1820, 2146435072;
	setp.ne.s32	%p534, %r1821, 2146435072;
	mov.f64 	%fd1395, %fd429;
	@%p534 bra 	BB46_432;

	setp.gtu.f64	%p535, %fd423, 0d7FF0000000000000;
	mov.f64 	%fd1395, %fd430;
	@%p535 bra 	BB46_432;

	abs.f64 	%fd431, %fd422;
	setp.gtu.f64	%p536, %fd431, 0d7FF0000000000000;
	mov.f64 	%fd1394, %fd430;
	mov.f64 	%fd1395, %fd1394;
	@%p536 bra 	BB46_432;

	setp.eq.f64	%p537, %fd431, 0d7FF0000000000000;
	@%p537 bra 	BB46_431;
	bra.uni 	BB46_429;

BB46_431:
	setp.eq.f64	%p539, %fd412, 0dBFF0000000000000;
	setp.gt.f64	%p540, %fd423, 0d3FF0000000000000;
	selp.b32	%r1828, 2146435072, 0, %p540;
	xor.b32  	%r1829, %r1828, 2146435072;
	setp.lt.s32	%p541, %r429, 0;
	selp.b32	%r1830, %r1829, %r1828, %p541;
	selp.b32	%r1831, 1072693248, %r1830, %p539;
	mov.u32 	%r1832, 0;
	mov.b64 	%fd1395, {%r1832, %r1831};
	bra.uni 	BB46_432;

BB46_429:
	setp.neu.f64	%p538, %fd423, 0d7FF0000000000000;
	mov.f64 	%fd1395, %fd429;
	@%p538 bra 	BB46_432;

	shr.s32 	%r1822, %r429, 31;
	and.b32  	%r1823, %r1822, -2146435072;
	add.s32 	%r1824, %r1823, 2146435072;
	or.b32  	%r1825, %r1824, -2147483648;
	selp.b32	%r1826, %r1825, %r1824, %p18;
	mov.u32 	%r1827, 0;
	mov.b64 	%fd1395, {%r1827, %r1826};

BB46_432:
	setp.eq.f64	%p542, %fd422, 0d0000000000000000;
	setp.eq.f64	%p543, %fd412, 0d3FF0000000000000;
	or.pred  	%p544, %p543, %p542;
	selp.f64	%fd1398, 0d3FF0000000000000, %fd1395, %p544;

BB46_434:
	rcp.rn.f64 	%fd867, %fd1398;
	fma.rn.f64 	%fd1399, %fd1390, %fd867, %fd1399;

BB46_435:
	add.s32 	%r2701, %r2701, 1;
	setp.lt.s32	%p545, %r2701, %r2370;
	@%p545 bra 	BB46_407;

BB46_436:
	cvt.rzi.s32.f64	%r432, %fd410;
	setp.eq.s32	%p546, %r410, 0;
	@%p546 bra 	BB46_438;

	sub.s32 	%r2703, %r2700, %r1750;
	bra.uni 	BB46_439;

BB46_438:
	setp.lt.s32	%p547, %r1752, 30;
	setp.eq.s32	%p548, %r2698, 31;
	and.pred  	%p549, %p548, %p547;
	selp.b32	%r1833, 1, %r2698, %p549;
	selp.u32	%r1834, 1, 0, %p549;
	sub.s32 	%r1835, %r2699, %r1749;
	sub.s32 	%r1836, %r2697, %r1751;
	add.s32 	%r1837, %r1836, %r1834;
	mul.lo.s32 	%r1838, %r1837, 30;
	sub.s32 	%r1840, %r643, %r1752;
	mov.u32 	%r1841, 0;
	max.s32 	%r1842, %r1841, %r1840;
	min.s32 	%r1843, %r643, %r1833;
	mad.lo.s32 	%r1844, %r1835, 360, %r1838;
	add.s32 	%r1845, %r1844, %r1842;
	add.s32 	%r1846, %r1845, %r1843;
	add.s32 	%r2703, %r1846, -30;

BB46_439:
	cvt.rn.f64.s32	%fd868, %r2703;
	div.rn.f64 	%fd441, %fd868, 0d4076800000000000;
	setp.eq.s32	%p550, %r432, 0;
	@%p550 bra 	BB46_459;

	setp.eq.s32	%p551, %r432, 1;
	@%p551 bra 	BB46_445;
	bra.uni 	BB46_441;

BB46_445:
	div.rn.f64 	%fd905, %fd409, %fd411;
	add.f64 	%fd446, %fd905, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r439}, %fd446;
	}
	mul.f64 	%fd447, %fd411, %fd441;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r440}, %fd447;
	}
	bfe.u32 	%r1859, %r440, 20, 11;
	add.s32 	%r1860, %r1859, -1012;
	mov.b64 	 %rd859, %fd447;
	shl.b64 	%rd36, %rd859, %r1860;
	setp.eq.s64	%p556, %rd36, -9223372036854775808;
	abs.f64 	%fd448, %fd446;
	// Callseq Start 176
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd448;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd447;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1406, [retval0+0];
	
	//{
	}// Callseq End 176
	setp.lt.s32	%p557, %r439, 0;
	and.pred  	%p19, %p557, %p556;
	@!%p19 bra 	BB46_447;
	bra.uni 	BB46_446;

BB46_446:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1861}, %fd1406;
	}
	xor.b32  	%r1862, %r1861, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r1863, %temp}, %fd1406;
	}
	mov.b64 	%fd1406, {%r1863, %r1862};

BB46_447:
	mov.f64 	%fd1405, %fd1406;
	setp.eq.f64	%p558, %fd446, 0d0000000000000000;
	@%p558 bra 	BB46_450;
	bra.uni 	BB46_448;

BB46_450:
	selp.b32	%r1864, %r439, 0, %p556;
	or.b32  	%r1865, %r1864, 2146435072;
	setp.lt.s32	%p562, %r440, 0;
	selp.b32	%r1866, %r1865, %r1864, %p562;
	mov.u32 	%r1867, 0;
	mov.b64 	%fd1405, {%r1867, %r1866};
	bra.uni 	BB46_451;

BB46_459:
	fma.rn.f64 	%fd1407, %fd409, %fd441, 0d3FF0000000000000;
	bra.uni 	BB46_460;

BB46_441:
	mov.f64 	%fd1407, 0d0000000000000000;
	setp.ne.s32	%p552, %r432, 2;
	@%p552 bra 	BB46_460;

	mul.f64 	%fd442, %fd409, %fd441;
	mov.f64 	%fd870, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd871, %fd442, %fd870;
	mov.f64 	%fd872, 0d4338000000000000;
	add.rn.f64 	%fd873, %fd871, %fd872;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r436, %temp}, %fd873;
	}
	mov.f64 	%fd874, 0dC338000000000000;
	add.rn.f64 	%fd875, %fd873, %fd874;
	mov.f64 	%fd876, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd877, %fd875, %fd876, %fd442;
	mov.f64 	%fd878, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd879, %fd875, %fd878, %fd877;
	mov.f64 	%fd880, 0d3E928AF3FCA213EA;
	mov.f64 	%fd881, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd882, %fd881, %fd879, %fd880;
	mov.f64 	%fd883, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd884, %fd882, %fd879, %fd883;
	mov.f64 	%fd885, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd886, %fd884, %fd879, %fd885;
	mov.f64 	%fd887, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd888, %fd886, %fd879, %fd887;
	mov.f64 	%fd889, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd890, %fd888, %fd879, %fd889;
	mov.f64 	%fd891, 0d3F81111111122322;
	fma.rn.f64 	%fd892, %fd890, %fd879, %fd891;
	mov.f64 	%fd893, 0d3FA55555555502A1;
	fma.rn.f64 	%fd894, %fd892, %fd879, %fd893;
	mov.f64 	%fd895, 0d3FC5555555555511;
	fma.rn.f64 	%fd896, %fd894, %fd879, %fd895;
	mov.f64 	%fd897, 0d3FE000000000000B;
	fma.rn.f64 	%fd898, %fd896, %fd879, %fd897;
	mov.f64 	%fd899, 0d3FF0000000000000;
	fma.rn.f64 	%fd900, %fd898, %fd879, %fd899;
	fma.rn.f64 	%fd901, %fd900, %fd879, %fd899;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r437, %temp}, %fd901;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r438}, %fd901;
	}
	shl.b32 	%r1847, %r436, 20;
	add.s32 	%r1848, %r438, %r1847;
	mov.b64 	%fd1407, {%r437, %r1848};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1849}, %fd442;
	}
	mov.b32 	 %f10, %r1849;
	abs.f32 	%f2, %f10;
	setp.lt.f32	%p553, %f2, 0f4086232B;
	@%p553 bra 	BB46_460;

	setp.lt.f64	%p554, %fd442, 0d0000000000000000;
	add.f64 	%fd902, %fd442, 0d7FF0000000000000;
	selp.f64	%fd1407, 0d0000000000000000, %fd902, %p554;
	setp.geu.f32	%p555, %f2, 0f40874800;
	@%p555 bra 	BB46_460;

	shr.u32 	%r1850, %r436, 31;
	add.s32 	%r1851, %r436, %r1850;
	shr.s32 	%r1852, %r1851, 1;
	shl.b32 	%r1853, %r1852, 20;
	add.s32 	%r1854, %r1853, %r438;
	mov.b64 	%fd903, {%r437, %r1854};
	sub.s32 	%r1855, %r436, %r1852;
	shl.b32 	%r1856, %r1855, 20;
	add.s32 	%r1857, %r1856, 1072693248;
	mov.u32 	%r1858, 0;
	mov.b64 	%fd904, {%r1858, %r1857};
	mul.f64 	%fd1407, %fd903, %fd904;
	bra.uni 	BB46_460;

BB46_448:
	setp.gt.s32	%p559, %r439, -1;
	@%p559 bra 	BB46_451;

	cvt.rzi.f64.f64	%fd906, %fd447;
	setp.neu.f64	%p560, %fd906, %fd447;
	selp.f64	%fd1405, 0dFFF8000000000000, %fd1405, %p560;

BB46_451:
	mov.f64 	%fd454, %fd1405;
	add.f64 	%fd455, %fd447, %fd446;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1868}, %fd455;
	}
	and.b32  	%r1869, %r1868, 2146435072;
	setp.ne.s32	%p563, %r1869, 2146435072;
	mov.f64 	%fd1404, %fd454;
	@%p563 bra 	BB46_458;

	setp.gtu.f64	%p564, %fd448, 0d7FF0000000000000;
	mov.f64 	%fd1404, %fd455;
	@%p564 bra 	BB46_458;

	abs.f64 	%fd456, %fd447;
	setp.gtu.f64	%p565, %fd456, 0d7FF0000000000000;
	mov.f64 	%fd1403, %fd455;
	mov.f64 	%fd1404, %fd1403;
	@%p565 bra 	BB46_458;

	setp.eq.f64	%p566, %fd456, 0d7FF0000000000000;
	@%p566 bra 	BB46_457;
	bra.uni 	BB46_455;

BB46_457:
	setp.gt.f64	%p568, %fd448, 0d3FF0000000000000;
	selp.b32	%r1876, 2146435072, 0, %p568;
	xor.b32  	%r1877, %r1876, 2146435072;
	setp.lt.s32	%p569, %r440, 0;
	selp.b32	%r1878, %r1877, %r1876, %p569;
	setp.eq.f64	%p570, %fd446, 0dBFF0000000000000;
	selp.b32	%r1879, 1072693248, %r1878, %p570;
	mov.u32 	%r1880, 0;
	mov.b64 	%fd1404, {%r1880, %r1879};
	bra.uni 	BB46_458;

BB46_455:
	setp.neu.f64	%p567, %fd448, 0d7FF0000000000000;
	mov.f64 	%fd1404, %fd454;
	@%p567 bra 	BB46_458;

	shr.s32 	%r1870, %r440, 31;
	and.b32  	%r1871, %r1870, -2146435072;
	add.s32 	%r1872, %r1871, 2146435072;
	or.b32  	%r1873, %r1872, -2147483648;
	selp.b32	%r1874, %r1873, %r1872, %p19;
	mov.u32 	%r1875, 0;
	mov.b64 	%fd1404, {%r1875, %r1874};

BB46_458:
	setp.eq.f64	%p571, %fd447, 0d0000000000000000;
	setp.eq.f64	%p572, %fd446, 0d3FF0000000000000;
	or.pred  	%p573, %p572, %p571;
	selp.f64	%fd1407, 0d3FF0000000000000, %fd1404, %p573;

BB46_460:
	ld.param.u64 	%rd920, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1];
	rcp.rn.f64 	%fd907, %fd1407;
	div.rn.f64 	%fd908, %fd1399, %fd907;
	mul.f64 	%fd909, %fd908, 0d4059000000000000;
	div.rn.f64 	%fd910, %fd909, 0d4059000000000000;
	cvta.to.global.u64 	%rd860, %rd920;
	add.s64 	%rd37, %rd860, %rd795;
	st.global.f64 	[%rd37], %fd910;
	ld.global.u32 	%r445, [%rd4+12];
	ld.global.u32 	%r443, [%rd4+8];
	ld.global.u32 	%r442, [%rd4+4];
	ld.global.u32 	%r441, [%rd4];
	mov.u32 	%r2706, 0;

BB46_461:
	mov.u32 	%r2705, %r2706;
	mul.wide.s32 	%rd862, %r2705, 56;
	add.s64 	%rd863, %rd1, %rd862;
	ld.local.u32 	%r1886, [%rd863+12];
	setp.lt.s32	%p574, %r1886, %r445;
	setp.lt.s32	%p575, %r2705, %r695;
	and.pred  	%p576, %p574, %p575;
	add.s32 	%r2706, %r2705, 1;
	@%p576 bra 	BB46_461;

	mov.f64 	%fd1412, 0d0000000000000000;
	setp.ge.s32	%p577, %r2705, %r2370;
	@%p577 bra 	BB46_469;

	add.s64 	%rd865, %rd862, %rd1;
	add.s64 	%rd935, %rd865, 56;
	mov.f64 	%fd912, 0d0000000000000000;
	mov.f64 	%fd1411, %fd912;

BB46_464:
	ld.local.u32 	%r1887, [%rd935+-28];
	setp.le.s32	%p578, %r445, %r1887;
	mov.f64 	%fd1410, %fd912;
	@%p578 bra 	BB46_467;

	ld.global.u32 	%r1888, [%rd5];
	setp.gt.s32	%p579, %r445, %r1888;
	mov.f64 	%fd1409, %fd912;
	mov.f64 	%fd1410, %fd1409;
	@%p579 bra 	BB46_467;

	ld.local.v2.u32 	{%r1889, %r1890}, [%rd935+-16];
	setp.lt.s32	%p580, %r445, %r1890;
	ld.local.v2.u32 	{%r1893, %r1894}, [%rd935+-24];
	selp.b32	%r1897, %r441, %r1893, %p580;
	selp.b32	%r1898, %r443, %r1889, %p580;
	selp.b32	%r1899, %r442, %r1894, %p580;
	setp.eq.s32	%p581, %r1899, 31;
	ld.local.v2.u32 	{%r1900, %r1901}, [%rd935+-40];
	ld.local.u32 	%r1903, [%rd935+-32];
	setp.lt.s32	%p582, %r1901, 30;
	and.pred  	%p583, %p581, %p582;
	selp.b32	%r1905, 1, %r1899, %p583;
	selp.u32	%r1906, 1, 0, %p583;
	sub.s32 	%r1907, %r1898, %r1903;
	sub.s32 	%r1908, %r1897, %r1900;
	add.s32 	%r1909, %r1908, %r1906;
	sub.s32 	%r1911, %r643, %r1901;
	mov.u32 	%r1912, 0;
	max.s32 	%r1913, %r1912, %r1911;
	min.s32 	%r1914, %r643, %r1905;
	add.s32 	%r1915, %r1913, %r1914;
	add.s32 	%r1916, %r1915, -30;
	mad.lo.s32 	%r1917, %r1907, 360, %r1916;
	mad.lo.s32 	%r1918, %r1909, 30, %r1917;
	cvt.rn.f64.s32	%fd915, %r1918;
	div.rn.f64 	%fd916, %fd915, 0d4076800000000000;
	fma.rn.f64 	%fd917, %fd1, %fd916, 0d3FF0000000000000;
	add.f64 	%fd918, %fd917, 0dBFF0000000000000;
	mul.f64 	%fd464, %fd918, 0d4059000000000000;
	mov.f64 	%fd1410, %fd464;

BB46_467:
	mov.f64 	%fd465, %fd1410;
	add.f64 	%fd1411, %fd1411, %fd465;
	add.s64 	%rd935, %rd935, 56;
	add.s32 	%r2705, %r2705, 1;
	setp.lt.s32	%p584, %r2705, %r2370;
	@%p584 bra 	BB46_464;

	mul.f64 	%fd1412, %fd1411, 0d4059000000000000;

BB46_469:
	ld.param.u64 	%rd922, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+24];
	ld.param.u64 	%rd921, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+8];
	cvta.to.global.u64 	%rd866, %rd921;
	add.s64 	%rd41, %rd866, %rd795;
	div.rn.f64 	%fd919, %fd1412, 0d4059000000000000;
	st.global.f64 	[%rd41], %fd919;
	cvta.to.global.u64 	%rd868, %rd922;
	add.s64 	%rd42, %rd868, %rd792;
	ld.global.u32 	%r454, [%rd42+12];
	ld.global.u32 	%r452, [%rd42+8];
	ld.global.u32 	%r451, [%rd42+4];
	ld.global.u32 	%r450, [%rd42];
	mov.u32 	%r2709, 0;

BB46_470:
	mov.u32 	%r2708, %r2709;
	mul.wide.s32 	%rd870, %r2708, 56;
	add.s64 	%rd871, %rd1, %rd870;
	ld.local.u32 	%r1924, [%rd871+12];
	setp.lt.s32	%p585, %r1924, %r454;
	setp.lt.s32	%p586, %r2708, %r695;
	and.pred  	%p587, %p585, %p586;
	add.s32 	%r2709, %r2708, 1;
	@%p587 bra 	BB46_470;

	mov.f64 	%fd920, 0d0000000000000000;
	setp.ge.s32	%p588, %r2708, %r2370;
	mov.f64 	%fd1434, %fd920;
	@%p588 bra 	BB46_478;

	add.s64 	%rd873, %rd870, %rd1;
	add.s64 	%rd936, %rd873, 56;
	mov.f64 	%fd921, 0d0000000000000000;
	mov.f64 	%fd1416, %fd921;

BB46_473:
	ld.local.u32 	%r1925, [%rd936+-28];
	setp.le.s32	%p589, %r454, %r1925;
	mov.f64 	%fd1415, %fd921;
	@%p589 bra 	BB46_476;

	ld.global.u32 	%r1926, [%rd5];
	setp.gt.s32	%p590, %r454, %r1926;
	mov.f64 	%fd1414, %fd921;
	mov.f64 	%fd1415, %fd1414;
	@%p590 bra 	BB46_476;

	ld.local.v2.u32 	{%r1927, %r1928}, [%rd936+-16];
	setp.lt.s32	%p591, %r454, %r1928;
	ld.local.v2.u32 	{%r1931, %r1932}, [%rd936+-24];
	selp.b32	%r1935, %r450, %r1931, %p591;
	selp.b32	%r1936, %r452, %r1927, %p591;
	selp.b32	%r1937, %r451, %r1932, %p591;
	setp.eq.s32	%p592, %r1937, 31;
	ld.local.v2.u32 	{%r1938, %r1939}, [%rd936+-40];
	ld.local.u32 	%r1941, [%rd936+-32];
	setp.lt.s32	%p593, %r1939, 30;
	and.pred  	%p594, %p592, %p593;
	selp.b32	%r1943, 1, %r1937, %p594;
	selp.u32	%r1944, 1, 0, %p594;
	sub.s32 	%r1945, %r1936, %r1941;
	sub.s32 	%r1946, %r1935, %r1938;
	add.s32 	%r1947, %r1946, %r1944;
	sub.s32 	%r1949, %r643, %r1939;
	mov.u32 	%r1950, 0;
	max.s32 	%r1951, %r1950, %r1949;
	min.s32 	%r1952, %r643, %r1943;
	add.s32 	%r1953, %r1951, %r1952;
	add.s32 	%r1954, %r1953, -30;
	mad.lo.s32 	%r1955, %r1945, 360, %r1954;
	mad.lo.s32 	%r1956, %r1947, 30, %r1955;
	cvt.rn.f64.s32	%fd924, %r1956;
	div.rn.f64 	%fd925, %fd924, 0d4076800000000000;
	fma.rn.f64 	%fd926, %fd1, %fd925, 0d3FF0000000000000;
	add.f64 	%fd927, %fd926, 0dBFF0000000000000;
	mul.f64 	%fd470, %fd927, 0d4059000000000000;
	mov.f64 	%fd1415, %fd470;

BB46_476:
	mov.f64 	%fd471, %fd1415;
	add.f64 	%fd1416, %fd1416, %fd471;
	add.s64 	%rd936, %rd936, 56;
	add.s32 	%r2708, %r2708, 1;
	setp.lt.s32	%p595, %r2708, %r2370;
	@%p595 bra 	BB46_473;

	mul.f64 	%fd473, %fd1416, 0d4059000000000000;
	mov.f64 	%fd1434, %fd473;

BB46_478:
	mov.f64 	%fd474, %fd1434;
	ld.param.u64 	%rd925, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+8];
	ld.param.u64 	%rd924, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+24];
	ld.param.u64 	%rd923, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+16];
	cvta.to.global.u64 	%rd874, %rd923;
	add.s64 	%rd876, %rd874, %rd795;
	div.rn.f64 	%fd929, %fd474, 0d4059000000000000;
	st.global.f64 	[%rd876], %fd929;
	ld.global.f64 	%fd930, [%rd41];
	ld.global.f64 	%fd931, [%rd37];
	sub.f64 	%fd932, %fd931, %fd930;
	cvta.to.global.u64 	%rd877, %rd924;
	add.s64 	%rd878, %rd877, %rd795;
	st.global.f64 	[%rd878], %fd932;
	cvta.to.global.u64 	%rd879, %rd925;
	add.s64 	%rd46, %rd879, %rd849;
	mov.f64 	%fd1431, %fd920;
	@%p66 bra 	BB46_510;

	ld.global.u32 	%r459, [%rd4+12];
	ld.global.u32 	%r460, [%rd42+12];
	ld.global.f64 	%fd476, [%rd46+8];
	ld.global.u32 	%r461, [%rd46+80];
	ld.global.v2.u32 	{%r1962, %r1963}, [%rd46+48];
	ld.global.v2.u32 	{%r1964, %r1965}, [%rd46+56];
	ld.global.f64 	%fd475, [%rd46];
	ld.global.f64 	%fd477, [%rd46+16];
	sub.s32 	%r465, %r643, %r1963;
	div.rn.f64 	%fd934, %fd475, %fd477;
	add.f64 	%fd478, %fd934, 0d3FF0000000000000;
	mov.u32 	%r2710, 0;
	mov.f64 	%fd1432, 0d0000000000000000;

BB46_480:
	mov.f64 	%fd1427, %fd1432;
	mov.f64 	%fd1433, %fd1427;
	mul.wide.s32 	%rd881, %r2710, 56;
	add.s64 	%rd882, %rd1, %rd881;
	add.s64 	%rd47, %rd882, 12;
	ld.local.u32 	%r468, [%rd882+12];
	setp.gt.s32	%p597, %r459, %r468;
	@%p597 bra 	BB46_509;

	setp.le.s32	%p598, %r460, %r468;
	mov.f64 	%fd1431, %fd1433;
	@%p598 bra 	BB46_510;

	ld.local.f64 	%fd1417, [%rd47+36];
	setp.neu.f64	%p599, %fd1417, 0dBFF0000000000000;
	@%p599 bra 	BB46_484;

	ld.local.v2.u32 	{%r1967, %r1968}, [%rd47+20];
	ld.local.u32 	%r1970, [%rd47+28];
	setp.eq.s32	%p600, %r1968, 31;
	ld.local.v2.u32 	{%r1972, %r1973}, [%rd47+4];
	ld.local.u32 	%r1975, [%rd47+12];
	setp.lt.s32	%p601, %r1973, 30;
	and.pred  	%p602, %p600, %p601;
	selp.b32	%r1977, 1, %r1968, %p602;
	selp.u32	%r1978, 1, 0, %p602;
	sub.s32 	%r1979, %r1970, %r1975;
	sub.s32 	%r1980, %r1967, %r1972;
	add.s32 	%r1981, %r1980, %r1978;
	sub.s32 	%r1983, %r643, %r1973;
	mov.u32 	%r1984, 0;
	max.s32 	%r1985, %r1984, %r1983;
	min.s32 	%r1986, %r643, %r1977;
	add.s32 	%r1987, %r1985, %r1986;
	add.s32 	%r1988, %r1987, -30;
	mad.lo.s32 	%r1989, %r1979, 360, %r1988;
	mad.lo.s32 	%r1990, %r1981, 30, %r1989;
	cvt.rn.f64.s32	%fd935, %r1990;
	div.rn.f64 	%fd936, %fd935, 0d4076800000000000;
	fma.rn.f64 	%fd937, %fd1, %fd936, 0d3FF0000000000000;
	add.f64 	%fd938, %fd937, 0dBFF0000000000000;
	mul.f64 	%fd1417, %fd938, 0d4059000000000000;

BB46_484:
	cvt.rzi.s32.f64	%r469, %fd476;
	ld.local.v2.u32 	{%r1991, %r1992}, [%rd47+-4];
	ld.local.v2.u32 	{%r1993, %r1994}, [%rd47+-12];
	setp.eq.s32	%p603, %r461, 0;
	@%p603 bra 	BB46_486;
	bra.uni 	BB46_485;

BB46_486:
	setp.lt.s32	%p604, %r1963, 30;
	setp.eq.s32	%p605, %r1994, 31;
	and.pred  	%p606, %p605, %p604;
	selp.b32	%r1995, 1, %r1994, %p606;
	selp.u32	%r1996, 1, 0, %p606;
	sub.s32 	%r1997, %r1991, %r1964;
	sub.s32 	%r1998, %r1993, %r1962;
	add.s32 	%r1999, %r1998, %r1996;
	mul.lo.s32 	%r2000, %r1999, 30;
	min.s32 	%r2002, %r643, %r1995;
	mad.lo.s32 	%r2003, %r1997, 360, %r2000;
	mov.u32 	%r2004, 0;
	max.s32 	%r2005, %r2004, %r465;
	add.s32 	%r2006, %r2003, %r2005;
	add.s32 	%r2007, %r2006, %r2002;
	add.s32 	%r2711, %r2007, -30;
	bra.uni 	BB46_487;

BB46_485:
	sub.s32 	%r2711, %r1992, %r1965;

BB46_487:
	cvt.rn.f64.s32	%fd939, %r2711;
	div.rn.f64 	%fd483, %fd939, 0d4076800000000000;
	setp.eq.s32	%p607, %r469, 0;
	@%p607 bra 	BB46_507;
	bra.uni 	BB46_488;

BB46_507:
	fma.rn.f64 	%fd1425, %fd475, %fd483, 0d3FF0000000000000;
	bra.uni 	BB46_508;

BB46_488:
	setp.eq.s32	%p608, %r469, 1;
	@%p608 bra 	BB46_493;
	bra.uni 	BB46_489;

BB46_493:
	mul.f64 	%fd488, %fd477, %fd483;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r480}, %fd488;
	}
	bfe.u32 	%r2020, %r480, 20, 11;
	add.s32 	%r2021, %r2020, -1012;
	mov.b64 	 %rd883, %fd488;
	shl.b64 	%rd48, %rd883, %r2021;
	setp.eq.s64	%p613, %rd48, -9223372036854775808;
	abs.f64 	%fd489, %fd478;
	// Callseq Start 177
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd489;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd488;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1424, [retval0+0];
	
	//{
	}// Callseq End 177
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r481}, %fd478;
	}
	setp.lt.s32	%p614, %r481, 0;
	and.pred  	%p20, %p614, %p613;
	@!%p20 bra 	BB46_495;
	bra.uni 	BB46_494;

BB46_494:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2022}, %fd1424;
	}
	xor.b32  	%r2023, %r2022, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2024, %temp}, %fd1424;
	}
	mov.b64 	%fd1424, {%r2024, %r2023};

BB46_495:
	mov.f64 	%fd1423, %fd1424;
	setp.eq.f64	%p615, %fd478, 0d0000000000000000;
	@%p615 bra 	BB46_498;
	bra.uni 	BB46_496;

BB46_498:
	selp.b32	%r2025, %r481, 0, %p613;
	or.b32  	%r2026, %r2025, 2146435072;
	setp.lt.s32	%p619, %r480, 0;
	selp.b32	%r2027, %r2026, %r2025, %p619;
	mov.u32 	%r2028, 0;
	mov.b64 	%fd1423, {%r2028, %r2027};
	bra.uni 	BB46_499;

BB46_489:
	mov.f64 	%fd1425, 0d0000000000000000;
	setp.ne.s32	%p609, %r469, 2;
	@%p609 bra 	BB46_508;

	mul.f64 	%fd484, %fd475, %fd483;
	mov.f64 	%fd941, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd942, %fd484, %fd941;
	mov.f64 	%fd943, 0d4338000000000000;
	add.rn.f64 	%fd944, %fd942, %fd943;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r477, %temp}, %fd944;
	}
	mov.f64 	%fd945, 0dC338000000000000;
	add.rn.f64 	%fd946, %fd944, %fd945;
	mov.f64 	%fd947, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd948, %fd946, %fd947, %fd484;
	mov.f64 	%fd949, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd950, %fd946, %fd949, %fd948;
	mov.f64 	%fd951, 0d3E928AF3FCA213EA;
	mov.f64 	%fd952, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd953, %fd952, %fd950, %fd951;
	mov.f64 	%fd954, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd955, %fd953, %fd950, %fd954;
	mov.f64 	%fd956, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd957, %fd955, %fd950, %fd956;
	mov.f64 	%fd958, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd959, %fd957, %fd950, %fd958;
	mov.f64 	%fd960, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd961, %fd959, %fd950, %fd960;
	mov.f64 	%fd962, 0d3F81111111122322;
	fma.rn.f64 	%fd963, %fd961, %fd950, %fd962;
	mov.f64 	%fd964, 0d3FA55555555502A1;
	fma.rn.f64 	%fd965, %fd963, %fd950, %fd964;
	mov.f64 	%fd966, 0d3FC5555555555511;
	fma.rn.f64 	%fd967, %fd965, %fd950, %fd966;
	mov.f64 	%fd968, 0d3FE000000000000B;
	fma.rn.f64 	%fd969, %fd967, %fd950, %fd968;
	mov.f64 	%fd970, 0d3FF0000000000000;
	fma.rn.f64 	%fd971, %fd969, %fd950, %fd970;
	fma.rn.f64 	%fd972, %fd971, %fd950, %fd970;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r478, %temp}, %fd972;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r479}, %fd972;
	}
	shl.b32 	%r2008, %r477, 20;
	add.s32 	%r2009, %r479, %r2008;
	mov.b64 	%fd1425, {%r478, %r2009};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2010}, %fd484;
	}
	mov.b32 	 %f11, %r2010;
	abs.f32 	%f3, %f11;
	setp.lt.f32	%p610, %f3, 0f4086232B;
	@%p610 bra 	BB46_508;

	setp.lt.f64	%p611, %fd484, 0d0000000000000000;
	add.f64 	%fd973, %fd484, 0d7FF0000000000000;
	selp.f64	%fd1425, 0d0000000000000000, %fd973, %p611;
	setp.geu.f32	%p612, %f3, 0f40874800;
	@%p612 bra 	BB46_508;

	shr.u32 	%r2011, %r477, 31;
	add.s32 	%r2012, %r477, %r2011;
	shr.s32 	%r2013, %r2012, 1;
	shl.b32 	%r2014, %r2013, 20;
	add.s32 	%r2015, %r2014, %r479;
	mov.b64 	%fd974, {%r478, %r2015};
	sub.s32 	%r2016, %r477, %r2013;
	shl.b32 	%r2017, %r2016, 20;
	add.s32 	%r2018, %r2017, 1072693248;
	mov.u32 	%r2019, 0;
	mov.b64 	%fd975, {%r2019, %r2018};
	mul.f64 	%fd1425, %fd974, %fd975;
	bra.uni 	BB46_508;

BB46_496:
	setp.gt.s32	%p616, %r481, -1;
	@%p616 bra 	BB46_499;

	cvt.rzi.f64.f64	%fd976, %fd488;
	setp.neu.f64	%p617, %fd976, %fd488;
	selp.f64	%fd1423, 0dFFF8000000000000, %fd1423, %p617;

BB46_499:
	mov.f64 	%fd495, %fd1423;
	add.f64 	%fd496, %fd488, %fd478;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2029}, %fd496;
	}
	and.b32  	%r2030, %r2029, 2146435072;
	setp.ne.s32	%p620, %r2030, 2146435072;
	mov.f64 	%fd1422, %fd495;
	@%p620 bra 	BB46_506;

	setp.gtu.f64	%p621, %fd489, 0d7FF0000000000000;
	mov.f64 	%fd1422, %fd496;
	@%p621 bra 	BB46_506;

	abs.f64 	%fd497, %fd488;
	setp.gtu.f64	%p622, %fd497, 0d7FF0000000000000;
	mov.f64 	%fd1421, %fd496;
	mov.f64 	%fd1422, %fd1421;
	@%p622 bra 	BB46_506;

	setp.eq.f64	%p623, %fd497, 0d7FF0000000000000;
	@%p623 bra 	BB46_505;
	bra.uni 	BB46_503;

BB46_505:
	setp.eq.f64	%p625, %fd478, 0dBFF0000000000000;
	setp.gt.f64	%p626, %fd489, 0d3FF0000000000000;
	selp.b32	%r2037, 2146435072, 0, %p626;
	xor.b32  	%r2038, %r2037, 2146435072;
	setp.lt.s32	%p627, %r480, 0;
	selp.b32	%r2039, %r2038, %r2037, %p627;
	selp.b32	%r2040, 1072693248, %r2039, %p625;
	mov.u32 	%r2041, 0;
	mov.b64 	%fd1422, {%r2041, %r2040};
	bra.uni 	BB46_506;

BB46_503:
	setp.neu.f64	%p624, %fd489, 0d7FF0000000000000;
	mov.f64 	%fd1422, %fd495;
	@%p624 bra 	BB46_506;

	shr.s32 	%r2031, %r480, 31;
	and.b32  	%r2032, %r2031, -2146435072;
	add.s32 	%r2033, %r2032, 2146435072;
	or.b32  	%r2034, %r2033, -2147483648;
	selp.b32	%r2035, %r2034, %r2033, %p20;
	mov.u32 	%r2036, 0;
	mov.b64 	%fd1422, {%r2036, %r2035};

BB46_506:
	setp.eq.f64	%p628, %fd488, 0d0000000000000000;
	setp.eq.f64	%p629, %fd478, 0d3FF0000000000000;
	or.pred  	%p630, %p629, %p628;
	selp.f64	%fd1425, 0d3FF0000000000000, %fd1422, %p630;

BB46_508:
	rcp.rn.f64 	%fd977, %fd1425;
	fma.rn.f64 	%fd1433, %fd1417, %fd977, %fd1433;

BB46_509:
	mov.f64 	%fd1432, %fd1433;
	add.s32 	%r2710, %r2710, 1;
	setp.lt.s32	%p631, %r2710, %r2370;
	mov.f64 	%fd1431, %fd1432;
	@%p631 bra 	BB46_480;

BB46_510:
	ld.param.u64 	%rd927, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+40];
	ld.param.u64 	%rd926, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+32];
	cvta.to.global.u64 	%rd884, %rd926;
	add.s64 	%rd49, %rd884, %rd795;
	st.global.f64 	[%rd49], %fd1431;
	cvta.to.global.u64 	%rd886, %rd927;
	add.s64 	%rd50, %rd886, %rd792;
	ld.global.f64 	%fd509, [%rd46+16];
	ld.global.f64 	%fd512, [%rd46];
	ld.global.v2.u32 	{%r2050, %r2051}, [%rd46+56];
	ld.global.v2.u32 	{%r2052, %r2053}, [%rd46+48];
	ld.global.u32 	%r493, [%rd46+80];
	ld.global.f64 	%fd508, [%rd46+8];
	cvt.rzi.s32.f64	%r494, %fd508;
	ld.global.u32 	%r498, [%rd50+12];
	ld.global.u32 	%r497, [%rd50+8];
	ld.global.u32 	%r496, [%rd50+4];
	ld.global.u32 	%r495, [%rd50];
	setp.eq.s32	%p632, %r493, 0;
	@%p632 bra 	BB46_512;

	sub.s32 	%r2712, %r498, %r2051;
	bra.uni 	BB46_513;

BB46_512:
	setp.lt.s32	%p633, %r2053, 30;
	setp.eq.s32	%p634, %r496, 31;
	and.pred  	%p635, %p634, %p633;
	selp.b32	%r2056, 1, %r496, %p635;
	selp.u32	%r2057, 1, 0, %p635;
	sub.s32 	%r2058, %r497, %r2050;
	sub.s32 	%r2059, %r495, %r2052;
	add.s32 	%r2060, %r2059, %r2057;
	mul.lo.s32 	%r2061, %r2060, 30;
	sub.s32 	%r2063, %r643, %r2053;
	mov.u32 	%r2064, 0;
	max.s32 	%r2065, %r2064, %r2063;
	min.s32 	%r2066, %r643, %r2056;
	mad.lo.s32 	%r2067, %r2058, 360, %r2061;
	add.s32 	%r2068, %r2067, %r2065;
	add.s32 	%r2069, %r2068, %r2066;
	add.s32 	%r2712, %r2069, -30;

BB46_513:
	cvt.rn.f64.s32	%fd978, %r2712;
	div.rn.f64 	%fd513, %fd978, 0d4076800000000000;
	setp.eq.s32	%p636, %r494, 0;
	@%p636 bra 	BB46_533;

	setp.eq.s32	%p637, %r494, 1;
	@%p637 bra 	BB46_519;
	bra.uni 	BB46_515;

BB46_519:
	div.rn.f64 	%fd1015, %fd512, %fd509;
	add.f64 	%fd518, %fd1015, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r505}, %fd518;
	}
	mul.f64 	%fd519, %fd509, %fd513;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r506}, %fd519;
	}
	bfe.u32 	%r2082, %r506, 20, 11;
	add.s32 	%r2083, %r2082, -1012;
	mov.b64 	 %rd888, %fd519;
	shl.b64 	%rd51, %rd888, %r2083;
	setp.eq.s64	%p642, %rd51, -9223372036854775808;
	abs.f64 	%fd520, %fd518;
	// Callseq Start 178
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd520;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd519;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1441, [retval0+0];
	
	//{
	}// Callseq End 178
	setp.lt.s32	%p643, %r505, 0;
	and.pred  	%p21, %p643, %p642;
	@!%p21 bra 	BB46_521;
	bra.uni 	BB46_520;

BB46_520:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2084}, %fd1441;
	}
	xor.b32  	%r2085, %r2084, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2086, %temp}, %fd1441;
	}
	mov.b64 	%fd1441, {%r2086, %r2085};

BB46_521:
	mov.f64 	%fd1440, %fd1441;
	setp.eq.f64	%p644, %fd518, 0d0000000000000000;
	@%p644 bra 	BB46_524;
	bra.uni 	BB46_522;

BB46_524:
	selp.b32	%r2087, %r505, 0, %p642;
	or.b32  	%r2088, %r2087, 2146435072;
	setp.lt.s32	%p648, %r506, 0;
	selp.b32	%r2089, %r2088, %r2087, %p648;
	mov.u32 	%r2090, 0;
	mov.b64 	%fd1440, {%r2090, %r2089};
	bra.uni 	BB46_525;

BB46_533:
	fma.rn.f64 	%fd1442, %fd512, %fd513, 0d3FF0000000000000;
	bra.uni 	BB46_534;

BB46_515:
	mov.f64 	%fd1442, 0d0000000000000000;
	setp.ne.s32	%p638, %r494, 2;
	@%p638 bra 	BB46_534;

	mul.f64 	%fd514, %fd512, %fd513;
	mov.f64 	%fd980, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd981, %fd514, %fd980;
	mov.f64 	%fd982, 0d4338000000000000;
	add.rn.f64 	%fd983, %fd981, %fd982;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r502, %temp}, %fd983;
	}
	mov.f64 	%fd984, 0dC338000000000000;
	add.rn.f64 	%fd985, %fd983, %fd984;
	mov.f64 	%fd986, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd987, %fd985, %fd986, %fd514;
	mov.f64 	%fd988, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd989, %fd985, %fd988, %fd987;
	mov.f64 	%fd990, 0d3E928AF3FCA213EA;
	mov.f64 	%fd991, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd992, %fd991, %fd989, %fd990;
	mov.f64 	%fd993, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd994, %fd992, %fd989, %fd993;
	mov.f64 	%fd995, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd996, %fd994, %fd989, %fd995;
	mov.f64 	%fd997, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd998, %fd996, %fd989, %fd997;
	mov.f64 	%fd999, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1000, %fd998, %fd989, %fd999;
	mov.f64 	%fd1001, 0d3F81111111122322;
	fma.rn.f64 	%fd1002, %fd1000, %fd989, %fd1001;
	mov.f64 	%fd1003, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1004, %fd1002, %fd989, %fd1003;
	mov.f64 	%fd1005, 0d3FC5555555555511;
	fma.rn.f64 	%fd1006, %fd1004, %fd989, %fd1005;
	mov.f64 	%fd1007, 0d3FE000000000000B;
	fma.rn.f64 	%fd1008, %fd1006, %fd989, %fd1007;
	mov.f64 	%fd1009, 0d3FF0000000000000;
	fma.rn.f64 	%fd1010, %fd1008, %fd989, %fd1009;
	fma.rn.f64 	%fd1011, %fd1010, %fd989, %fd1009;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r503, %temp}, %fd1011;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r504}, %fd1011;
	}
	shl.b32 	%r2070, %r502, 20;
	add.s32 	%r2071, %r504, %r2070;
	mov.b64 	%fd1442, {%r503, %r2071};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2072}, %fd514;
	}
	mov.b32 	 %f12, %r2072;
	abs.f32 	%f4, %f12;
	setp.lt.f32	%p639, %f4, 0f4086232B;
	@%p639 bra 	BB46_534;

	setp.lt.f64	%p640, %fd514, 0d0000000000000000;
	add.f64 	%fd1012, %fd514, 0d7FF0000000000000;
	selp.f64	%fd1442, 0d0000000000000000, %fd1012, %p640;
	setp.geu.f32	%p641, %f4, 0f40874800;
	@%p641 bra 	BB46_534;

	shr.u32 	%r2073, %r502, 31;
	add.s32 	%r2074, %r502, %r2073;
	shr.s32 	%r2075, %r2074, 1;
	shl.b32 	%r2076, %r2075, 20;
	add.s32 	%r2077, %r2076, %r504;
	mov.b64 	%fd1013, {%r503, %r2077};
	sub.s32 	%r2078, %r502, %r2075;
	shl.b32 	%r2079, %r2078, 20;
	add.s32 	%r2080, %r2079, 1072693248;
	mov.u32 	%r2081, 0;
	mov.b64 	%fd1014, {%r2081, %r2080};
	mul.f64 	%fd1442, %fd1013, %fd1014;
	bra.uni 	BB46_534;

BB46_522:
	setp.gt.s32	%p645, %r505, -1;
	@%p645 bra 	BB46_525;

	cvt.rzi.f64.f64	%fd1016, %fd519;
	setp.neu.f64	%p646, %fd1016, %fd519;
	selp.f64	%fd1440, 0dFFF8000000000000, %fd1440, %p646;

BB46_525:
	mov.f64 	%fd526, %fd1440;
	add.f64 	%fd527, %fd519, %fd518;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2091}, %fd527;
	}
	and.b32  	%r2092, %r2091, 2146435072;
	setp.ne.s32	%p649, %r2092, 2146435072;
	mov.f64 	%fd1439, %fd526;
	@%p649 bra 	BB46_532;

	setp.gtu.f64	%p650, %fd520, 0d7FF0000000000000;
	mov.f64 	%fd1439, %fd527;
	@%p650 bra 	BB46_532;

	abs.f64 	%fd528, %fd519;
	setp.gtu.f64	%p651, %fd528, 0d7FF0000000000000;
	mov.f64 	%fd1438, %fd527;
	mov.f64 	%fd1439, %fd1438;
	@%p651 bra 	BB46_532;

	setp.eq.f64	%p652, %fd528, 0d7FF0000000000000;
	@%p652 bra 	BB46_531;
	bra.uni 	BB46_529;

BB46_531:
	setp.gt.f64	%p654, %fd520, 0d3FF0000000000000;
	selp.b32	%r2099, 2146435072, 0, %p654;
	xor.b32  	%r2100, %r2099, 2146435072;
	setp.lt.s32	%p655, %r506, 0;
	selp.b32	%r2101, %r2100, %r2099, %p655;
	setp.eq.f64	%p656, %fd518, 0dBFF0000000000000;
	selp.b32	%r2102, 1072693248, %r2101, %p656;
	mov.u32 	%r2103, 0;
	mov.b64 	%fd1439, {%r2103, %r2102};
	bra.uni 	BB46_532;

BB46_529:
	setp.neu.f64	%p653, %fd520, 0d7FF0000000000000;
	mov.f64 	%fd1439, %fd526;
	@%p653 bra 	BB46_532;

	shr.s32 	%r2093, %r506, 31;
	and.b32  	%r2094, %r2093, -2146435072;
	add.s32 	%r2095, %r2094, 2146435072;
	or.b32  	%r2096, %r2095, -2147483648;
	selp.b32	%r2097, %r2096, %r2095, %p21;
	mov.u32 	%r2098, 0;
	mov.b64 	%fd1439, {%r2098, %r2097};

BB46_532:
	setp.eq.f64	%p657, %fd519, 0d0000000000000000;
	setp.eq.f64	%p658, %fd518, 0d3FF0000000000000;
	or.pred  	%p659, %p658, %p657;
	selp.f64	%fd1442, 0d3FF0000000000000, %fd1439, %p659;

BB46_534:
	ld.param.u64 	%rd928, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+40];
	rcp.rn.f64 	%fd1017, %fd1442;
	div.rn.f64 	%fd1018, %fd1431, %fd1017;
	cvta.to.global.u64 	%rd889, %rd928;
	add.s64 	%rd891, %rd889, %rd795;
	st.global.f64 	[%rd891], %fd1018;
	ld.global.f64 	%fd1019, [%rd49];
	ld.global.f64 	%fd1020, [%rd37];
	sub.f64 	%fd535, %fd1020, %fd1019;
	ld.global.f64 	%fd538, [%rd46+16];
	ld.global.f64 	%fd541, [%rd46];
	ld.global.v2.u32 	{%r2112, %r2113}, [%rd46+56];
	ld.global.v2.u32 	{%r2114, %r2115}, [%rd46+48];
	ld.global.u32 	%r525, [%rd46+80];
	ld.global.f64 	%fd537, [%rd46+8];
	cvt.rzi.s32.f64	%r519, %fd537;
	ld.global.u32 	%r523, [%rd50+12];
	ld.global.u32 	%r522, [%rd50+8];
	ld.global.u32 	%r524, [%rd50+4];
	ld.global.u32 	%r520, [%rd50];
	setp.eq.s32	%p660, %r525, 0;
	@%p660 bra 	BB46_536;

	sub.s32 	%r2713, %r523, %r2113;
	bra.uni 	BB46_537;

BB46_536:
	setp.lt.s32	%p661, %r2115, 30;
	setp.eq.s32	%p662, %r524, 31;
	and.pred  	%p663, %p662, %p661;
	selp.b32	%r2118, 1, %r524, %p663;
	selp.u32	%r2119, 1, 0, %p663;
	sub.s32 	%r2120, %r522, %r2112;
	sub.s32 	%r2121, %r520, %r2114;
	add.s32 	%r2122, %r2121, %r2119;
	mul.lo.s32 	%r2123, %r2122, 30;
	sub.s32 	%r2125, %r643, %r2115;
	mov.u32 	%r2126, 0;
	max.s32 	%r2127, %r2126, %r2125;
	min.s32 	%r2128, %r643, %r2118;
	mad.lo.s32 	%r2129, %r2120, 360, %r2123;
	add.s32 	%r2130, %r2129, %r2127;
	add.s32 	%r2131, %r2130, %r2128;
	add.s32 	%r2713, %r2131, -30;

BB46_537:
	cvt.rn.f64.s32	%fd1021, %r2713;
	div.rn.f64 	%fd543, %fd1021, 0d4076800000000000;
	setp.eq.s32	%p664, %r519, 0;
	@%p664 bra 	BB46_557;

	setp.eq.s32	%p665, %r519, 1;
	@%p665 bra 	BB46_543;
	bra.uni 	BB46_539;

BB46_543:
	div.rn.f64 	%fd1058, %fd541, %fd538;
	add.f64 	%fd548, %fd1058, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r532}, %fd548;
	}
	mul.f64 	%fd549, %fd538, %fd543;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r533}, %fd549;
	}
	bfe.u32 	%r2144, %r533, 20, 11;
	add.s32 	%r2145, %r2144, -1012;
	mov.b64 	 %rd892, %fd549;
	shl.b64 	%rd52, %rd892, %r2145;
	setp.eq.s64	%p670, %rd52, -9223372036854775808;
	abs.f64 	%fd550, %fd548;
	// Callseq Start 179
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd550;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd549;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1449, [retval0+0];
	
	//{
	}// Callseq End 179
	setp.lt.s32	%p671, %r532, 0;
	and.pred  	%p22, %p671, %p670;
	@!%p22 bra 	BB46_545;
	bra.uni 	BB46_544;

BB46_544:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2146}, %fd1449;
	}
	xor.b32  	%r2147, %r2146, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2148, %temp}, %fd1449;
	}
	mov.b64 	%fd1449, {%r2148, %r2147};

BB46_545:
	mov.f64 	%fd1448, %fd1449;
	setp.eq.f64	%p672, %fd548, 0d0000000000000000;
	@%p672 bra 	BB46_548;
	bra.uni 	BB46_546;

BB46_548:
	selp.b32	%r2149, %r532, 0, %p670;
	or.b32  	%r2150, %r2149, 2146435072;
	setp.lt.s32	%p676, %r533, 0;
	selp.b32	%r2151, %r2150, %r2149, %p676;
	mov.u32 	%r2152, 0;
	mov.b64 	%fd1448, {%r2152, %r2151};
	bra.uni 	BB46_549;

BB46_557:
	fma.rn.f64 	%fd1450, %fd541, %fd543, 0d3FF0000000000000;
	bra.uni 	BB46_558;

BB46_539:
	mov.f64 	%fd1450, 0d0000000000000000;
	setp.ne.s32	%p666, %r519, 2;
	@%p666 bra 	BB46_558;

	mul.f64 	%fd544, %fd541, %fd543;
	mov.f64 	%fd1023, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1024, %fd544, %fd1023;
	mov.f64 	%fd1025, 0d4338000000000000;
	add.rn.f64 	%fd1026, %fd1024, %fd1025;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r529, %temp}, %fd1026;
	}
	mov.f64 	%fd1027, 0dC338000000000000;
	add.rn.f64 	%fd1028, %fd1026, %fd1027;
	mov.f64 	%fd1029, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1030, %fd1028, %fd1029, %fd544;
	mov.f64 	%fd1031, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1032, %fd1028, %fd1031, %fd1030;
	mov.f64 	%fd1033, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1034, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1035, %fd1034, %fd1032, %fd1033;
	mov.f64 	%fd1036, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1037, %fd1035, %fd1032, %fd1036;
	mov.f64 	%fd1038, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1039, %fd1037, %fd1032, %fd1038;
	mov.f64 	%fd1040, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1041, %fd1039, %fd1032, %fd1040;
	mov.f64 	%fd1042, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1043, %fd1041, %fd1032, %fd1042;
	mov.f64 	%fd1044, 0d3F81111111122322;
	fma.rn.f64 	%fd1045, %fd1043, %fd1032, %fd1044;
	mov.f64 	%fd1046, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1047, %fd1045, %fd1032, %fd1046;
	mov.f64 	%fd1048, 0d3FC5555555555511;
	fma.rn.f64 	%fd1049, %fd1047, %fd1032, %fd1048;
	mov.f64 	%fd1050, 0d3FE000000000000B;
	fma.rn.f64 	%fd1051, %fd1049, %fd1032, %fd1050;
	mov.f64 	%fd1052, 0d3FF0000000000000;
	fma.rn.f64 	%fd1053, %fd1051, %fd1032, %fd1052;
	fma.rn.f64 	%fd1054, %fd1053, %fd1032, %fd1052;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r530, %temp}, %fd1054;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r531}, %fd1054;
	}
	shl.b32 	%r2132, %r529, 20;
	add.s32 	%r2133, %r531, %r2132;
	mov.b64 	%fd1450, {%r530, %r2133};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2134}, %fd544;
	}
	mov.b32 	 %f13, %r2134;
	abs.f32 	%f5, %f13;
	setp.lt.f32	%p667, %f5, 0f4086232B;
	@%p667 bra 	BB46_558;

	setp.lt.f64	%p668, %fd544, 0d0000000000000000;
	add.f64 	%fd1055, %fd544, 0d7FF0000000000000;
	selp.f64	%fd1450, 0d0000000000000000, %fd1055, %p668;
	setp.geu.f32	%p669, %f5, 0f40874800;
	@%p669 bra 	BB46_558;

	shr.u32 	%r2135, %r529, 31;
	add.s32 	%r2136, %r529, %r2135;
	shr.s32 	%r2137, %r2136, 1;
	shl.b32 	%r2138, %r2137, 20;
	add.s32 	%r2139, %r2138, %r531;
	mov.b64 	%fd1056, {%r530, %r2139};
	sub.s32 	%r2140, %r529, %r2137;
	shl.b32 	%r2141, %r2140, 20;
	add.s32 	%r2142, %r2141, 1072693248;
	mov.u32 	%r2143, 0;
	mov.b64 	%fd1057, {%r2143, %r2142};
	mul.f64 	%fd1450, %fd1056, %fd1057;
	bra.uni 	BB46_558;

BB46_546:
	setp.gt.s32	%p673, %r532, -1;
	@%p673 bra 	BB46_549;

	cvt.rzi.f64.f64	%fd1059, %fd549;
	setp.neu.f64	%p674, %fd1059, %fd549;
	selp.f64	%fd1448, 0dFFF8000000000000, %fd1448, %p674;

BB46_549:
	mov.f64 	%fd556, %fd1448;
	add.f64 	%fd557, %fd549, %fd548;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2153}, %fd557;
	}
	and.b32  	%r2154, %r2153, 2146435072;
	setp.ne.s32	%p677, %r2154, 2146435072;
	mov.f64 	%fd1447, %fd556;
	@%p677 bra 	BB46_556;

	setp.gtu.f64	%p678, %fd550, 0d7FF0000000000000;
	mov.f64 	%fd1447, %fd557;
	@%p678 bra 	BB46_556;

	abs.f64 	%fd558, %fd549;
	setp.gtu.f64	%p679, %fd558, 0d7FF0000000000000;
	mov.f64 	%fd1446, %fd557;
	mov.f64 	%fd1447, %fd1446;
	@%p679 bra 	BB46_556;

	setp.eq.f64	%p680, %fd558, 0d7FF0000000000000;
	@%p680 bra 	BB46_555;
	bra.uni 	BB46_553;

BB46_555:
	setp.gt.f64	%p682, %fd550, 0d3FF0000000000000;
	selp.b32	%r2161, 2146435072, 0, %p682;
	xor.b32  	%r2162, %r2161, 2146435072;
	setp.lt.s32	%p683, %r533, 0;
	selp.b32	%r2163, %r2162, %r2161, %p683;
	setp.eq.f64	%p684, %fd548, 0dBFF0000000000000;
	selp.b32	%r2164, 1072693248, %r2163, %p684;
	mov.u32 	%r2165, 0;
	mov.b64 	%fd1447, {%r2165, %r2164};
	bra.uni 	BB46_556;

BB46_553:
	setp.neu.f64	%p681, %fd550, 0d7FF0000000000000;
	mov.f64 	%fd1447, %fd556;
	@%p681 bra 	BB46_556;

	shr.s32 	%r2155, %r533, 31;
	and.b32  	%r2156, %r2155, -2146435072;
	add.s32 	%r2157, %r2156, 2146435072;
	or.b32  	%r2158, %r2157, -2147483648;
	selp.b32	%r2159, %r2158, %r2157, %p22;
	mov.u32 	%r2160, 0;
	mov.b64 	%fd1447, {%r2160, %r2159};

BB46_556:
	setp.eq.f64	%p685, %fd549, 0d0000000000000000;
	setp.eq.f64	%p686, %fd548, 0d3FF0000000000000;
	or.pred  	%p687, %p686, %p685;
	selp.f64	%fd1450, 0d3FF0000000000000, %fd1447, %p687;

BB46_558:
	ld.param.u64 	%rd929, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_0+64];
	rcp.rn.f64 	%fd1060, %fd1450;
	div.rn.f64 	%fd565, %fd535, %fd1060;
	cvta.to.global.u64 	%rd893, %rd929;
	add.s64 	%rd53, %rd893, %rd795;
	ld.global.f64 	%fd566, [%rd53];
	@%p660 bra 	BB46_560;

	sub.s32 	%r2714, %r523, %r2113;
	bra.uni 	BB46_561;

BB46_560:
	setp.lt.s32	%p689, %r2115, 30;
	setp.eq.s32	%p690, %r524, 31;
	and.pred  	%p691, %p690, %p689;
	selp.b32	%r2170, 1, %r524, %p691;
	selp.u32	%r2171, 1, 0, %p691;
	sub.s32 	%r2172, %r522, %r2112;
	sub.s32 	%r2173, %r520, %r2114;
	add.s32 	%r2174, %r2173, %r2171;
	mul.lo.s32 	%r2175, %r2174, 30;
	sub.s32 	%r2177, %r643, %r2115;
	mov.u32 	%r2178, 0;
	max.s32 	%r2179, %r2178, %r2177;
	min.s32 	%r2180, %r643, %r2170;
	mad.lo.s32 	%r2181, %r2172, 360, %r2175;
	add.s32 	%r2182, %r2181, %r2179;
	add.s32 	%r2183, %r2182, %r2180;
	add.s32 	%r2714, %r2183, -30;

BB46_561:
	cvt.rn.f64.s32	%fd1061, %r2714;
	div.rn.f64 	%fd567, %fd1061, 0d4076800000000000;
	@%p664 bra 	BB46_581;

	setp.eq.s32	%p693, %r519, 1;
	@%p693 bra 	BB46_567;
	bra.uni 	BB46_563;

BB46_567:
	div.rn.f64 	%fd1098, %fd541, %fd538;
	add.f64 	%fd572, %fd1098, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r540}, %fd572;
	}
	mul.f64 	%fd573, %fd538, %fd567;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r541}, %fd573;
	}
	bfe.u32 	%r2196, %r541, 20, 11;
	add.s32 	%r2197, %r2196, -1012;
	mov.b64 	 %rd895, %fd573;
	shl.b64 	%rd54, %rd895, %r2197;
	setp.eq.s64	%p698, %rd54, -9223372036854775808;
	abs.f64 	%fd574, %fd572;
	// Callseq Start 180
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd574;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd573;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1457, [retval0+0];
	
	//{
	}// Callseq End 180
	setp.lt.s32	%p699, %r540, 0;
	and.pred  	%p23, %p699, %p698;
	@!%p23 bra 	BB46_569;
	bra.uni 	BB46_568;

BB46_568:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2198}, %fd1457;
	}
	xor.b32  	%r2199, %r2198, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2200, %temp}, %fd1457;
	}
	mov.b64 	%fd1457, {%r2200, %r2199};

BB46_569:
	mov.f64 	%fd1456, %fd1457;
	setp.eq.f64	%p700, %fd572, 0d0000000000000000;
	@%p700 bra 	BB46_572;
	bra.uni 	BB46_570;

BB46_572:
	selp.b32	%r2201, %r540, 0, %p698;
	or.b32  	%r2202, %r2201, 2146435072;
	setp.lt.s32	%p704, %r541, 0;
	selp.b32	%r2203, %r2202, %r2201, %p704;
	mov.u32 	%r2204, 0;
	mov.b64 	%fd1456, {%r2204, %r2203};
	bra.uni 	BB46_573;

BB46_581:
	fma.rn.f64 	%fd1458, %fd541, %fd567, 0d3FF0000000000000;
	bra.uni 	BB46_582;

BB46_563:
	mov.f64 	%fd1458, 0d0000000000000000;
	setp.ne.s32	%p694, %r519, 2;
	@%p694 bra 	BB46_582;

	mul.f64 	%fd568, %fd541, %fd567;
	mov.f64 	%fd1063, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1064, %fd568, %fd1063;
	mov.f64 	%fd1065, 0d4338000000000000;
	add.rn.f64 	%fd1066, %fd1064, %fd1065;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r537, %temp}, %fd1066;
	}
	mov.f64 	%fd1067, 0dC338000000000000;
	add.rn.f64 	%fd1068, %fd1066, %fd1067;
	mov.f64 	%fd1069, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1070, %fd1068, %fd1069, %fd568;
	mov.f64 	%fd1071, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1072, %fd1068, %fd1071, %fd1070;
	mov.f64 	%fd1073, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1074, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1075, %fd1074, %fd1072, %fd1073;
	mov.f64 	%fd1076, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1077, %fd1075, %fd1072, %fd1076;
	mov.f64 	%fd1078, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1079, %fd1077, %fd1072, %fd1078;
	mov.f64 	%fd1080, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1081, %fd1079, %fd1072, %fd1080;
	mov.f64 	%fd1082, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1083, %fd1081, %fd1072, %fd1082;
	mov.f64 	%fd1084, 0d3F81111111122322;
	fma.rn.f64 	%fd1085, %fd1083, %fd1072, %fd1084;
	mov.f64 	%fd1086, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1087, %fd1085, %fd1072, %fd1086;
	mov.f64 	%fd1088, 0d3FC5555555555511;
	fma.rn.f64 	%fd1089, %fd1087, %fd1072, %fd1088;
	mov.f64 	%fd1090, 0d3FE000000000000B;
	fma.rn.f64 	%fd1091, %fd1089, %fd1072, %fd1090;
	mov.f64 	%fd1092, 0d3FF0000000000000;
	fma.rn.f64 	%fd1093, %fd1091, %fd1072, %fd1092;
	fma.rn.f64 	%fd1094, %fd1093, %fd1072, %fd1092;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r538, %temp}, %fd1094;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r539}, %fd1094;
	}
	shl.b32 	%r2184, %r537, 20;
	add.s32 	%r2185, %r539, %r2184;
	mov.b64 	%fd1458, {%r538, %r2185};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2186}, %fd568;
	}
	mov.b32 	 %f14, %r2186;
	abs.f32 	%f6, %f14;
	setp.lt.f32	%p695, %f6, 0f4086232B;
	@%p695 bra 	BB46_582;

	setp.lt.f64	%p696, %fd568, 0d0000000000000000;
	add.f64 	%fd1095, %fd568, 0d7FF0000000000000;
	selp.f64	%fd1458, 0d0000000000000000, %fd1095, %p696;
	setp.geu.f32	%p697, %f6, 0f40874800;
	@%p697 bra 	BB46_582;

	shr.u32 	%r2187, %r537, 31;
	add.s32 	%r2188, %r537, %r2187;
	shr.s32 	%r2189, %r2188, 1;
	shl.b32 	%r2190, %r2189, 20;
	add.s32 	%r2191, %r2190, %r539;
	mov.b64 	%fd1096, {%r538, %r2191};
	sub.s32 	%r2192, %r537, %r2189;
	shl.b32 	%r2193, %r2192, 20;
	add.s32 	%r2194, %r2193, 1072693248;
	mov.u32 	%r2195, 0;
	mov.b64 	%fd1097, {%r2195, %r2194};
	mul.f64 	%fd1458, %fd1096, %fd1097;
	bra.uni 	BB46_582;

BB46_570:
	setp.gt.s32	%p701, %r540, -1;
	@%p701 bra 	BB46_573;

	cvt.rzi.f64.f64	%fd1099, %fd573;
	setp.neu.f64	%p702, %fd1099, %fd573;
	selp.f64	%fd1456, 0dFFF8000000000000, %fd1456, %p702;

BB46_573:
	mov.f64 	%fd580, %fd1456;
	add.f64 	%fd581, %fd573, %fd572;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2205}, %fd581;
	}
	and.b32  	%r2206, %r2205, 2146435072;
	setp.ne.s32	%p705, %r2206, 2146435072;
	mov.f64 	%fd1455, %fd580;
	@%p705 bra 	BB46_580;

	setp.gtu.f64	%p706, %fd574, 0d7FF0000000000000;
	mov.f64 	%fd1455, %fd581;
	@%p706 bra 	BB46_580;

	abs.f64 	%fd582, %fd573;
	setp.gtu.f64	%p707, %fd582, 0d7FF0000000000000;
	mov.f64 	%fd1454, %fd581;
	mov.f64 	%fd1455, %fd1454;
	@%p707 bra 	BB46_580;

	setp.eq.f64	%p708, %fd582, 0d7FF0000000000000;
	@%p708 bra 	BB46_579;
	bra.uni 	BB46_577;

BB46_579:
	setp.gt.f64	%p710, %fd574, 0d3FF0000000000000;
	selp.b32	%r2213, 2146435072, 0, %p710;
	xor.b32  	%r2214, %r2213, 2146435072;
	setp.lt.s32	%p711, %r541, 0;
	selp.b32	%r2215, %r2214, %r2213, %p711;
	setp.eq.f64	%p712, %fd572, 0dBFF0000000000000;
	selp.b32	%r2216, 1072693248, %r2215, %p712;
	mov.u32 	%r2217, 0;
	mov.b64 	%fd1455, {%r2217, %r2216};
	bra.uni 	BB46_580;

BB46_577:
	setp.neu.f64	%p709, %fd574, 0d7FF0000000000000;
	mov.f64 	%fd1455, %fd580;
	@%p709 bra 	BB46_580;

	shr.s32 	%r2207, %r541, 31;
	and.b32  	%r2208, %r2207, -2146435072;
	add.s32 	%r2209, %r2208, 2146435072;
	or.b32  	%r2210, %r2209, -2147483648;
	selp.b32	%r2211, %r2210, %r2209, %p23;
	mov.u32 	%r2212, 0;
	mov.b64 	%fd1455, {%r2212, %r2211};

BB46_580:
	setp.eq.f64	%p713, %fd573, 0d0000000000000000;
	setp.eq.f64	%p714, %fd572, 0d3FF0000000000000;
	or.pred  	%p715, %p714, %p713;
	selp.f64	%fd1458, 0d3FF0000000000000, %fd1455, %p715;

BB46_582:
	ld.param.u64 	%rd930, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+48];
	sub.f64 	%fd1100, %fd565, %fd566;
	rcp.rn.f64 	%fd1101, %fd1458;
	mul.f64 	%fd1102, %fd1100, %fd1101;
	cvta.to.global.u64 	%rd896, %rd930;
	add.s64 	%rd898, %rd896, %rd795;
	st.global.f64 	[%rd898], %fd1102;
	ld.global.u32 	%r546, [%rd50+12];
	ld.global.u32 	%r544, [%rd50+8];
	ld.global.u32 	%r543, [%rd50+4];
	ld.global.u32 	%r542, [%rd50];
	mov.u32 	%r2717, 0;

BB46_583:
	mov.u32 	%r2716, %r2717;
	mul.wide.s32 	%rd899, %r2716, 56;
	add.s64 	%rd900, %rd1, %rd899;
	ld.local.u32 	%r2223, [%rd900+12];
	setp.lt.s32	%p716, %r2223, %r546;
	setp.lt.s32	%p717, %r2716, %r695;
	and.pred  	%p718, %p716, %p717;
	add.s32 	%r2717, %r2716, 1;
	@%p718 bra 	BB46_583;

	mov.f64 	%fd1463, 0d0000000000000000;
	setp.ge.s32	%p719, %r2716, %r2370;
	@%p719 bra 	BB46_591;

	add.s64 	%rd902, %rd899, %rd1;
	add.s64 	%rd937, %rd902, 56;
	mov.f64 	%fd1104, 0d0000000000000000;
	mov.f64 	%fd1462, %fd1104;

BB46_586:
	ld.local.u32 	%r2224, [%rd937+-28];
	setp.le.s32	%p720, %r546, %r2224;
	mov.f64 	%fd1461, %fd1104;
	@%p720 bra 	BB46_589;

	ld.global.u32 	%r2225, [%rd5];
	setp.gt.s32	%p721, %r546, %r2225;
	mov.f64 	%fd1460, %fd1104;
	mov.f64 	%fd1461, %fd1460;
	@%p721 bra 	BB46_589;

	ld.local.v2.u32 	{%r2226, %r2227}, [%rd937+-16];
	setp.lt.s32	%p722, %r546, %r2227;
	ld.local.v2.u32 	{%r2230, %r2231}, [%rd937+-24];
	selp.b32	%r2234, %r542, %r2230, %p722;
	selp.b32	%r2235, %r544, %r2226, %p722;
	selp.b32	%r2236, %r543, %r2231, %p722;
	setp.eq.s32	%p723, %r2236, 31;
	ld.local.v2.u32 	{%r2237, %r2238}, [%rd937+-40];
	ld.local.u32 	%r2240, [%rd937+-32];
	setp.lt.s32	%p724, %r2238, 30;
	and.pred  	%p725, %p723, %p724;
	selp.b32	%r2242, 1, %r2236, %p725;
	selp.u32	%r2243, 1, 0, %p725;
	sub.s32 	%r2244, %r2235, %r2240;
	sub.s32 	%r2245, %r2234, %r2237;
	add.s32 	%r2246, %r2245, %r2243;
	sub.s32 	%r2248, %r643, %r2238;
	mov.u32 	%r2249, 0;
	max.s32 	%r2250, %r2249, %r2248;
	min.s32 	%r2251, %r643, %r2242;
	add.s32 	%r2252, %r2250, %r2251;
	add.s32 	%r2253, %r2252, -30;
	mad.lo.s32 	%r2254, %r2244, 360, %r2253;
	mad.lo.s32 	%r2255, %r2246, 30, %r2254;
	cvt.rn.f64.s32	%fd1107, %r2255;
	div.rn.f64 	%fd1108, %fd1107, 0d4076800000000000;
	fma.rn.f64 	%fd1109, %fd1, %fd1108, 0d3FF0000000000000;
	add.f64 	%fd1110, %fd1109, 0dBFF0000000000000;
	mul.f64 	%fd590, %fd1110, 0d4059000000000000;
	mov.f64 	%fd1461, %fd590;

BB46_589:
	mov.f64 	%fd591, %fd1461;
	add.f64 	%fd1462, %fd1462, %fd591;
	add.s64 	%rd937, %rd937, 56;
	add.s32 	%r2716, %r2716, 1;
	setp.lt.s32	%p726, %r2716, %r2370;
	@%p726 bra 	BB46_586;

	mul.f64 	%fd1463, %fd1462, 0d4059000000000000;

BB46_591:
	ld.param.u64 	%rd932, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+64];
	ld.param.u64 	%rd931, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+56];
	div.rn.f64 	%fd1111, %fd1463, 0dC059000000000000;
	add.f64 	%fd1112, %fd565, %fd1111;
	cvta.to.global.u64 	%rd903, %rd931;
	add.s64 	%rd905, %rd903, %rd795;
	st.global.f64 	[%rd905], %fd1112;
	cvta.to.global.u64 	%rd906, %rd932;
	add.s64 	%rd907, %rd906, %rd795;
	st.global.f64 	[%rd907], %fd565;
	ld.global.f64 	%fd595, [%rd53];
	ld.global.f64 	%fd596, [%rd37];
	ld.global.f64 	%fd597, [%rd49];
	ld.global.u32 	%r554, [%rd4+12];
	ld.global.u32 	%r553, [%rd4+8];
	ld.global.u32 	%r552, [%rd4+4];
	ld.global.u32 	%r551, [%rd4];
	ld.global.u32 	%r558, [%rd50+12];
	ld.global.u32 	%r557, [%rd50+8];
	ld.global.u32 	%r556, [%rd50+4];
	ld.global.u32 	%r555, [%rd50];
	ld.global.u32 	%r2260, [%rd46+80];
	setp.eq.s32	%p727, %r2260, 0;
	@%p727 bra 	BB46_593;

	sub.s32 	%r2718, %r558, %r554;
	bra.uni 	BB46_594;

BB46_593:
	setp.lt.s32	%p728, %r552, 30;
	setp.eq.s32	%p729, %r556, 31;
	and.pred  	%p730, %p729, %p728;
	selp.b32	%r2261, 1, %r556, %p730;
	selp.u32	%r2262, 1, 0, %p730;
	sub.s32 	%r2263, %r557, %r553;
	sub.s32 	%r2264, %r555, %r551;
	add.s32 	%r2265, %r2264, %r2262;
	mul.lo.s32 	%r2266, %r2265, 30;
	sub.s32 	%r2268, %r643, %r552;
	mov.u32 	%r2269, 0;
	max.s32 	%r2270, %r2269, %r2268;
	min.s32 	%r2271, %r643, %r2261;
	mad.lo.s32 	%r2272, %r2263, 360, %r2266;
	add.s32 	%r2273, %r2272, %r2270;
	add.s32 	%r2274, %r2273, %r2271;
	add.s32 	%r2718, %r2274, -30;

BB46_594:
	sub.f64 	%fd1114, %fd596, %fd597;
	div.rn.f64 	%fd598, %fd595, %fd1114;
	setp.eq.f64	%p731, %fd598, 0d3FF0000000000000;
	mov.f64 	%fd1464, 0d0000000000000000;
	@%p731 bra 	BB46_596;

	cvt.rn.f64.s32	%fd1115, %r2718;
	div.rn.f64 	%fd1116, %fd1115, 0d4076800000000000;
	add.f64 	%fd1117, %fd598, 0dBFF0000000000000;
	div.rn.f64 	%fd1464, %fd1117, %fd1116;

BB46_596:
	ld.param.u64 	%rd933, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+72];
	cvta.to.global.u64 	%rd908, %rd933;
	add.s64 	%rd910, %rd908, %rd795;
	st.global.f64 	[%rd910], %fd1464;
	ld.global.u32 	%r565, [%rd4+12];
	ld.global.u32 	%r564, [%rd4+8];
	ld.global.u32 	%r563, [%rd4+4];
	ld.global.u32 	%r562, [%rd4];
	ld.global.f64 	%fd603, [%rd46+16];
	ld.global.f64 	%fd606, [%rd46];
	ld.global.v2.u32 	{%r2283, %r2284}, [%rd46+56];
	ld.global.v2.u32 	{%r2285, %r2286}, [%rd46+48];
	ld.global.u32 	%r576, [%rd46+80];
	ld.global.f64 	%fd602, [%rd46+8];
	cvt.rzi.s32.f64	%r577, %fd602;
	ld.global.u32 	%r581, [%rd50+12];
	ld.global.u32 	%r580, [%rd50+8];
	ld.global.u32 	%r582, [%rd50+4];
	ld.global.u32 	%r578, [%rd50];
	setp.eq.s32	%p732, %r576, 0;
	@%p732 bra 	BB46_598;

	sub.s32 	%r2719, %r581, %r2284;
	bra.uni 	BB46_599;

BB46_598:
	setp.lt.s32	%p733, %r2286, 30;
	setp.eq.s32	%p734, %r582, 31;
	and.pred  	%p735, %p734, %p733;
	selp.b32	%r2289, 1, %r582, %p735;
	selp.u32	%r2290, 1, 0, %p735;
	sub.s32 	%r2291, %r580, %r2283;
	sub.s32 	%r2292, %r578, %r2285;
	add.s32 	%r2293, %r2292, %r2290;
	mul.lo.s32 	%r2294, %r2293, 30;
	sub.s32 	%r2296, %r643, %r2286;
	mov.u32 	%r2297, 0;
	max.s32 	%r2298, %r2297, %r2296;
	min.s32 	%r2299, %r643, %r2289;
	mad.lo.s32 	%r2300, %r2291, 360, %r2294;
	add.s32 	%r2301, %r2300, %r2298;
	add.s32 	%r2302, %r2301, %r2299;
	add.s32 	%r2719, %r2302, -30;

BB46_599:
	cvt.rn.f64.s32	%fd1118, %r2719;
	div.rn.f64 	%fd607, %fd1118, 0d4076800000000000;
	setp.eq.s32	%p736, %r577, 0;
	@%p736 bra 	BB46_619;

	setp.eq.s32	%p737, %r577, 1;
	@%p737 bra 	BB46_605;
	bra.uni 	BB46_601;

BB46_605:
	div.rn.f64 	%fd1155, %fd606, %fd603;
	add.f64 	%fd612, %fd1155, 0d3FF0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r589}, %fd612;
	}
	mul.f64 	%fd613, %fd603, %fd607;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r590}, %fd613;
	}
	bfe.u32 	%r2315, %r590, 20, 11;
	add.s32 	%r2316, %r2315, -1012;
	mov.b64 	 %rd911, %fd613;
	shl.b64 	%rd58, %rd911, %r2316;
	setp.eq.s64	%p742, %rd58, -9223372036854775808;
	abs.f64 	%fd614, %fd612;
	// Callseq Start 181
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.f64	[param0+0], %fd614;
	.param .b64 param1;
	st.param.f64	[param1+0], %fd613;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0, 
	param1
	);
	ld.param.f64	%fd1471, [retval0+0];
	
	//{
	}// Callseq End 181
	setp.lt.s32	%p743, %r589, 0;
	and.pred  	%p24, %p743, %p742;
	@!%p24 bra 	BB46_607;
	bra.uni 	BB46_606;

BB46_606:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2317}, %fd1471;
	}
	xor.b32  	%r2318, %r2317, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r2319, %temp}, %fd1471;
	}
	mov.b64 	%fd1471, {%r2319, %r2318};

BB46_607:
	mov.f64 	%fd1470, %fd1471;
	setp.eq.f64	%p744, %fd612, 0d0000000000000000;
	@%p744 bra 	BB46_610;
	bra.uni 	BB46_608;

BB46_610:
	selp.b32	%r2320, %r589, 0, %p742;
	or.b32  	%r2321, %r2320, 2146435072;
	setp.lt.s32	%p748, %r590, 0;
	selp.b32	%r2322, %r2321, %r2320, %p748;
	mov.u32 	%r2323, 0;
	mov.b64 	%fd1470, {%r2323, %r2322};
	bra.uni 	BB46_611;

BB46_619:
	fma.rn.f64 	%fd1472, %fd606, %fd607, 0d3FF0000000000000;
	bra.uni 	BB46_620;

BB46_601:
	mov.f64 	%fd1472, 0d0000000000000000;
	setp.ne.s32	%p738, %r577, 2;
	@%p738 bra 	BB46_620;

	mul.f64 	%fd608, %fd606, %fd607;
	mov.f64 	%fd1120, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd1121, %fd608, %fd1120;
	mov.f64 	%fd1122, 0d4338000000000000;
	add.rn.f64 	%fd1123, %fd1121, %fd1122;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r586, %temp}, %fd1123;
	}
	mov.f64 	%fd1124, 0dC338000000000000;
	add.rn.f64 	%fd1125, %fd1123, %fd1124;
	mov.f64 	%fd1126, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd1127, %fd1125, %fd1126, %fd608;
	mov.f64 	%fd1128, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd1129, %fd1125, %fd1128, %fd1127;
	mov.f64 	%fd1130, 0d3E928AF3FCA213EA;
	mov.f64 	%fd1131, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd1132, %fd1131, %fd1129, %fd1130;
	mov.f64 	%fd1133, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd1134, %fd1132, %fd1129, %fd1133;
	mov.f64 	%fd1135, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd1136, %fd1134, %fd1129, %fd1135;
	mov.f64 	%fd1137, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd1138, %fd1136, %fd1129, %fd1137;
	mov.f64 	%fd1139, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd1140, %fd1138, %fd1129, %fd1139;
	mov.f64 	%fd1141, 0d3F81111111122322;
	fma.rn.f64 	%fd1142, %fd1140, %fd1129, %fd1141;
	mov.f64 	%fd1143, 0d3FA55555555502A1;
	fma.rn.f64 	%fd1144, %fd1142, %fd1129, %fd1143;
	mov.f64 	%fd1145, 0d3FC5555555555511;
	fma.rn.f64 	%fd1146, %fd1144, %fd1129, %fd1145;
	mov.f64 	%fd1147, 0d3FE000000000000B;
	fma.rn.f64 	%fd1148, %fd1146, %fd1129, %fd1147;
	mov.f64 	%fd1149, 0d3FF0000000000000;
	fma.rn.f64 	%fd1150, %fd1148, %fd1129, %fd1149;
	fma.rn.f64 	%fd1151, %fd1150, %fd1129, %fd1149;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r587, %temp}, %fd1151;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r588}, %fd1151;
	}
	shl.b32 	%r2303, %r586, 20;
	add.s32 	%r2304, %r588, %r2303;
	mov.b64 	%fd1472, {%r587, %r2304};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2305}, %fd608;
	}
	mov.b32 	 %f15, %r2305;
	abs.f32 	%f7, %f15;
	setp.lt.f32	%p739, %f7, 0f4086232B;
	@%p739 bra 	BB46_620;

	setp.lt.f64	%p740, %fd608, 0d0000000000000000;
	add.f64 	%fd1152, %fd608, 0d7FF0000000000000;
	selp.f64	%fd1472, 0d0000000000000000, %fd1152, %p740;
	setp.geu.f32	%p741, %f7, 0f40874800;
	@%p741 bra 	BB46_620;

	shr.u32 	%r2306, %r586, 31;
	add.s32 	%r2307, %r586, %r2306;
	shr.s32 	%r2308, %r2307, 1;
	shl.b32 	%r2309, %r2308, 20;
	add.s32 	%r2310, %r2309, %r588;
	mov.b64 	%fd1153, {%r587, %r2310};
	sub.s32 	%r2311, %r586, %r2308;
	shl.b32 	%r2312, %r2311, 20;
	add.s32 	%r2313, %r2312, 1072693248;
	mov.u32 	%r2314, 0;
	mov.b64 	%fd1154, {%r2314, %r2313};
	mul.f64 	%fd1472, %fd1153, %fd1154;
	bra.uni 	BB46_620;

BB46_608:
	setp.gt.s32	%p745, %r589, -1;
	@%p745 bra 	BB46_611;

	cvt.rzi.f64.f64	%fd1156, %fd613;
	setp.neu.f64	%p746, %fd1156, %fd613;
	selp.f64	%fd1470, 0dFFF8000000000000, %fd1470, %p746;

BB46_611:
	mov.f64 	%fd620, %fd1470;
	add.f64 	%fd621, %fd613, %fd612;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2324}, %fd621;
	}
	and.b32  	%r2325, %r2324, 2146435072;
	setp.ne.s32	%p749, %r2325, 2146435072;
	mov.f64 	%fd1469, %fd620;
	@%p749 bra 	BB46_618;

	setp.gtu.f64	%p750, %fd614, 0d7FF0000000000000;
	mov.f64 	%fd1469, %fd621;
	@%p750 bra 	BB46_618;

	abs.f64 	%fd622, %fd613;
	setp.gtu.f64	%p751, %fd622, 0d7FF0000000000000;
	mov.f64 	%fd1468, %fd621;
	mov.f64 	%fd1469, %fd1468;
	@%p751 bra 	BB46_618;

	setp.eq.f64	%p752, %fd622, 0d7FF0000000000000;
	@%p752 bra 	BB46_617;
	bra.uni 	BB46_615;

BB46_617:
	setp.gt.f64	%p754, %fd614, 0d3FF0000000000000;
	selp.b32	%r2332, 2146435072, 0, %p754;
	xor.b32  	%r2333, %r2332, 2146435072;
	setp.lt.s32	%p755, %r590, 0;
	selp.b32	%r2334, %r2333, %r2332, %p755;
	setp.eq.f64	%p756, %fd612, 0dBFF0000000000000;
	selp.b32	%r2335, 1072693248, %r2334, %p756;
	mov.u32 	%r2336, 0;
	mov.b64 	%fd1469, {%r2336, %r2335};
	bra.uni 	BB46_618;

BB46_615:
	setp.neu.f64	%p753, %fd614, 0d7FF0000000000000;
	mov.f64 	%fd1469, %fd620;
	@%p753 bra 	BB46_618;

	shr.s32 	%r2326, %r590, 31;
	and.b32  	%r2327, %r2326, -2146435072;
	add.s32 	%r2328, %r2327, 2146435072;
	or.b32  	%r2329, %r2328, -2147483648;
	selp.b32	%r2330, %r2329, %r2328, %p24;
	mov.u32 	%r2331, 0;
	mov.b64 	%fd1469, {%r2331, %r2330};

BB46_618:
	setp.eq.f64	%p757, %fd613, 0d0000000000000000;
	setp.eq.f64	%p758, %fd612, 0d3FF0000000000000;
	or.pred  	%p759, %p758, %p757;
	selp.f64	%fd1472, 0d3FF0000000000000, %fd1469, %p759;

BB46_620:
	rcp.rn.f64 	%fd1157, %fd1472;
	rcp.rn.f64 	%fd629, %fd1157;
	ld.global.u32 	%r2337, [%rd46+80];
	setp.eq.s32	%p760, %r2337, 0;
	@%p760 bra 	BB46_622;

	sub.s32 	%r2720, %r581, %r565;
	bra.uni 	BB46_623;

BB46_622:
	setp.lt.s32	%p761, %r563, 30;
	setp.eq.s32	%p762, %r582, 31;
	and.pred  	%p763, %p762, %p761;
	selp.b32	%r2338, 1, %r582, %p763;
	selp.u32	%r2339, 1, 0, %p763;
	sub.s32 	%r2340, %r580, %r564;
	sub.s32 	%r2341, %r578, %r562;
	add.s32 	%r2342, %r2341, %r2339;
	mul.lo.s32 	%r2343, %r2342, 30;
	sub.s32 	%r2345, %r643, %r563;
	mov.u32 	%r2346, 0;
	max.s32 	%r2347, %r2346, %r2345;
	min.s32 	%r2348, %r643, %r2338;
	mad.lo.s32 	%r2349, %r2340, 360, %r2343;
	add.s32 	%r2350, %r2349, %r2347;
	add.s32 	%r2351, %r2350, %r2348;
	add.s32 	%r2720, %r2351, -30;

BB46_623:
	setp.eq.f64	%p764, %fd629, 0d3FF0000000000000;
	mov.f64 	%fd1473, 0d0000000000000000;
	@%p764 bra 	BB46_625;

	cvt.rn.f64.s32	%fd1159, %r2720;
	div.rn.f64 	%fd1160, %fd1159, 0d4076800000000000;
	add.f64 	%fd1161, %fd629, 0dBFF0000000000000;
	div.rn.f64 	%fd1473, %fd1161, %fd1160;

BB46_625:
	ld.param.u64 	%rd934, [_Z17getRepoResultsGpu12inArgsStruct13resultsStructi_param_1+80];
	cvta.to.global.u64 	%rd912, %rd934;
	add.s64 	%rd914, %rd912, %rd795;
	st.global.f64 	[%rd914], %fd1473;

BB46_626:
	ret;
}

.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0,
	.param .b64 __internal_accurate_pow_param_1
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<49>;
	.reg .f64 	%fd<136>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	ld.param.f64 	%fd13, [__internal_accurate_pow_param_1];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd12;
	}
	shr.u32 	%r47, %r46, 20;
	setp.ne.s32	%p1, %r47, 0;
	@%p1 bra 	BB47_2;

	mul.f64 	%fd14, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd14;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd14;
	}
	shr.u32 	%r16, %r46, 20;
	add.s32 	%r47, %r16, -54;

BB47_2:
	add.s32 	%r48, %r47, -1023;
	and.b32  	%r17, %r46, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd134, {%r45, %r18};
	setp.lt.u32	%p2, %r18, 1073127583;
	@%p2 bra 	BB47_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd134;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd134;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd134, {%r19, %r21};
	add.s32 	%r48, %r47, -1022;

BB47_4:
	add.f64 	%fd16, %fd134, 0d3FF0000000000000;
	// inline asm
	rcp.approx.ftz.f64 %fd15,%fd16;
	// inline asm
	neg.f64 	%fd17, %fd16;
	mov.f64 	%fd18, 0d3FF0000000000000;
	fma.rn.f64 	%fd19, %fd17, %fd15, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd19, %fd19;
	fma.rn.f64 	%fd21, %fd20, %fd15, %fd15;
	add.f64 	%fd22, %fd134, 0dBFF0000000000000;
	mul.f64 	%fd23, %fd22, %fd21;
	fma.rn.f64 	%fd24, %fd22, %fd21, %fd23;
	mul.f64 	%fd25, %fd24, %fd24;
	mov.f64 	%fd26, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd27, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd28, %fd27, %fd25, %fd26;
	mov.f64 	%fd29, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd30, %fd28, %fd25, %fd29;
	mov.f64 	%fd31, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd32, %fd30, %fd25, %fd31;
	mov.f64 	%fd33, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd34, %fd32, %fd25, %fd33;
	mov.f64 	%fd35, 0d3F6249249242B910;
	fma.rn.f64 	%fd36, %fd34, %fd25, %fd35;
	mov.f64 	%fd37, 0d3F89999999999DFB;
	fma.rn.f64 	%fd38, %fd36, %fd25, %fd37;
	sub.f64 	%fd39, %fd22, %fd24;
	add.f64 	%fd40, %fd39, %fd39;
	neg.f64 	%fd41, %fd24;
	fma.rn.f64 	%fd42, %fd41, %fd22, %fd40;
	mul.f64 	%fd43, %fd21, %fd42;
	fma.rn.f64 	%fd44, %fd25, %fd38, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd25, %fd38, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd24, %fd24;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd24, %fd24, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd24, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd24;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd24, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd24, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd24, %fd68;
	sub.f64 	%fd72, %fd24, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r48, -2147483648;
	mov.u32 	%r26, 1127219200;
	mov.b64 	%fd79, {%r25, %r26};
	mov.u32 	%r27, -2147483648;
	mov.b64 	%fd80, {%r27, %r26};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd13;
	}
	add.s32 	%r29, %r28, %r28;
	setp.gt.u32	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd13;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d3FF71547652B82FE;
	mul.rn.f64 	%fd100, %fd4, %fd99;
	mov.f64 	%fd101, 0d4338000000000000;
	add.rn.f64 	%fd102, %fd100, %fd101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd102;
	}
	mov.f64 	%fd103, 0dC338000000000000;
	add.rn.f64 	%fd104, %fd102, %fd103;
	mov.f64 	%fd105, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd106, %fd104, %fd105, %fd4;
	mov.f64 	%fd107, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd108, %fd104, %fd107, %fd106;
	mov.f64 	%fd109, 0d3E928AF3FCA213EA;
	mov.f64 	%fd110, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd111, %fd110, %fd108, %fd109;
	mov.f64 	%fd112, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd113, %fd111, %fd108, %fd112;
	mov.f64 	%fd114, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd115, %fd113, %fd108, %fd114;
	mov.f64 	%fd116, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd117, %fd115, %fd108, %fd116;
	mov.f64 	%fd118, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd119, %fd117, %fd108, %fd118;
	mov.f64 	%fd120, 0d3F81111111122322;
	fma.rn.f64 	%fd121, %fd119, %fd108, %fd120;
	mov.f64 	%fd122, 0d3FA55555555502A1;
	fma.rn.f64 	%fd123, %fd121, %fd108, %fd122;
	mov.f64 	%fd124, 0d3FC5555555555511;
	fma.rn.f64 	%fd125, %fd123, %fd108, %fd124;
	mov.f64 	%fd126, 0d3FE000000000000B;
	fma.rn.f64 	%fd127, %fd125, %fd108, %fd126;
	fma.rn.f64 	%fd128, %fd127, %fd108, %fd18;
	fma.rn.f64 	%fd129, %fd128, %fd108, %fd18;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd129;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd129;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd135, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	 %f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32	%p4, %f1, 0f4086232B;
	@%p4 bra 	BB47_7;

	setp.lt.f64	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd130, %fd4, 0d7FF0000000000000;
	selp.f64	%fd135, 0d0000000000000000, %fd130, %p5;
	setp.geu.f32	%p6, %f1, 0f40874800;
	@%p6 bra 	BB47_7;

	shr.u32 	%r36, %r13, 31;
	add.s32 	%r37, %r13, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r39, %r15;
	mov.b64 	%fd131, {%r14, %r40};
	sub.s32 	%r41, %r13, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd132, {%r44, %r43};
	mul.f64 	%fd135, %fd131, %fd132;

BB47_7:
	abs.f64 	%fd133, %fd135;
	setp.eq.f64	%p7, %fd133, 0d7FF0000000000000;
	@%p7 bra 	BB47_9;

	fma.rn.f64 	%fd135, %fd135, %fd5, %fd135;

BB47_9:
	st.param.f64	[func_retval0+0], %fd135;
	ret;
}


