

================================================================
== Vitis HLS Report for 'divide'
================================================================
* Date:           Thu Dec 19 08:55:50 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  7.147 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       53|    28313|  0.451 us|  0.241 ms|   53|  28313|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+-----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- ZERO     |       32|       32|          1|          -|          -|      32|        no|
        |- DIVIDE   |      193|    27776|  193 ~ 868|          -|          -|  1 ~ 32|        no|
        | + SEARCH  |       27|      550|   27 ~ 182|          -|          -|   1 ~ 3|        no|
        +-----------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 459
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 81 
19 --> 20 
20 --> 21 81 
21 --> 22 
22 --> 23 81 
23 --> 24 
24 --> 25 81 
25 --> 26 
26 --> 27 81 
27 --> 28 
28 --> 29 81 
29 --> 30 
30 --> 31 81 
31 --> 32 
32 --> 33 81 
33 --> 34 
34 --> 35 81 
35 --> 36 
36 --> 37 81 
37 --> 38 
38 --> 39 81 
39 --> 40 
40 --> 41 81 
41 --> 42 
42 --> 43 81 
43 --> 44 
44 --> 45 81 
45 --> 46 
46 --> 47 81 
47 --> 48 
48 --> 49 81 
49 --> 50 
50 --> 51 81 
51 --> 52 
52 --> 53 81 
53 --> 54 
54 --> 55 81 
55 --> 56 
56 --> 57 81 
57 --> 58 
58 --> 59 81 
59 --> 60 
60 --> 61 81 
61 --> 62 
62 --> 63 81 
63 --> 64 
64 --> 65 81 
65 --> 66 
66 --> 67 81 
67 --> 68 
68 --> 69 81 
69 --> 70 
70 --> 71 81 
71 --> 72 
72 --> 73 81 
73 --> 74 
74 --> 75 81 
75 --> 76 
76 --> 77 81 
77 --> 78 
78 --> 79 81 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 82 84 83 
83 --> 84 
84 --> 85 459 
85 --> 86 
86 --> 87 149 
87 --> 88 
88 --> 89 149 
89 --> 90 
90 --> 91 149 
91 --> 92 
92 --> 93 149 
93 --> 94 
94 --> 95 149 
95 --> 96 
96 --> 97 149 
97 --> 98 
98 --> 99 149 
99 --> 100 
100 --> 101 149 
101 --> 102 
102 --> 103 149 
103 --> 104 
104 --> 105 149 
105 --> 106 
106 --> 107 149 
107 --> 108 
108 --> 109 149 
109 --> 110 
110 --> 111 149 
111 --> 112 
112 --> 113 149 
113 --> 114 
114 --> 115 149 
115 --> 116 
116 --> 117 149 
117 --> 118 
118 --> 119 149 
119 --> 120 
120 --> 121 149 
121 --> 122 
122 --> 123 149 
123 --> 124 
124 --> 125 149 
125 --> 126 
126 --> 127 149 
127 --> 128 
128 --> 129 149 
129 --> 130 
130 --> 131 149 
131 --> 132 
132 --> 133 149 
133 --> 134 
134 --> 135 149 
135 --> 136 
136 --> 137 149 
137 --> 138 
138 --> 139 149 
139 --> 140 
140 --> 141 149 
141 --> 142 
142 --> 143 149 
143 --> 144 
144 --> 145 149 
145 --> 146 
146 --> 147 149 
147 --> 148 
148 --> 149 150 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 156 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 158 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 164 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 228 
168 --> 169 
169 --> 170 228 
170 --> 171 
171 --> 172 228 
172 --> 173 
173 --> 174 228 
174 --> 175 
175 --> 176 228 
176 --> 177 
177 --> 178 228 
178 --> 179 
179 --> 180 228 
180 --> 181 
181 --> 182 228 
182 --> 183 
183 --> 184 228 
184 --> 185 
185 --> 186 228 
186 --> 187 
187 --> 188 228 
188 --> 189 
189 --> 190 228 
190 --> 191 
191 --> 192 228 
192 --> 193 
193 --> 194 228 
194 --> 195 
195 --> 196 228 
196 --> 197 
197 --> 198 228 
198 --> 199 
199 --> 200 228 
200 --> 201 
201 --> 202 228 
202 --> 203 
203 --> 204 228 
204 --> 205 
205 --> 206 228 
206 --> 207 
207 --> 208 228 
208 --> 209 
209 --> 210 228 
210 --> 211 
211 --> 212 228 
212 --> 213 
213 --> 214 228 
214 --> 215 
215 --> 216 228 
216 --> 217 
217 --> 218 228 
218 --> 219 
219 --> 220 228 
220 --> 221 
221 --> 222 228 
222 --> 223 
223 --> 224 228 
224 --> 225 
225 --> 226 228 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 395 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 327 
327 --> 328 
328 --> 329 
329 --> 330 
330 --> 331 
331 --> 332 
332 --> 333 
333 --> 334 
334 --> 335 
335 --> 336 
336 --> 337 
337 --> 338 
338 --> 339 
339 --> 340 
340 --> 341 
341 --> 342 
342 --> 343 
343 --> 344 
344 --> 345 
345 --> 346 
346 --> 347 
347 --> 348 
348 --> 349 
349 --> 350 
350 --> 351 
351 --> 352 
352 --> 353 
353 --> 354 
354 --> 355 
355 --> 356 
356 --> 357 
357 --> 358 
358 --> 359 
359 --> 360 
360 --> 361 
361 --> 362 
362 --> 363 
363 --> 364 
364 --> 365 
365 --> 366 
366 --> 367 
367 --> 368 
368 --> 369 
369 --> 370 
370 --> 371 
371 --> 372 
372 --> 373 
373 --> 374 
374 --> 375 
375 --> 376 
376 --> 377 
377 --> 378 
378 --> 379 
379 --> 380 
380 --> 381 
381 --> 382 
382 --> 383 386 
383 --> 384 
384 --> 385 
385 --> 386 
386 --> 387 393 
387 --> 388 
388 --> 389 
389 --> 390 392 
390 --> 391 
391 --> 392 
392 --> 382 
393 --> 394 
394 --> 244 
395 --> 396 457 
396 --> 397 
397 --> 398 
398 --> 399 457 
399 --> 400 
400 --> 401 457 
401 --> 402 
402 --> 403 457 
403 --> 404 
404 --> 405 457 
405 --> 406 
406 --> 407 457 
407 --> 408 
408 --> 409 457 
409 --> 410 
410 --> 411 457 
411 --> 412 
412 --> 413 457 
413 --> 414 
414 --> 415 457 
415 --> 416 
416 --> 417 457 
417 --> 418 
418 --> 419 457 
419 --> 420 
420 --> 421 457 
421 --> 422 
422 --> 423 457 
423 --> 424 
424 --> 425 457 
425 --> 426 
426 --> 427 457 
427 --> 428 
428 --> 429 457 
429 --> 430 
430 --> 431 457 
431 --> 432 
432 --> 433 457 
433 --> 434 
434 --> 435 457 
435 --> 436 
436 --> 437 457 
437 --> 438 
438 --> 439 457 
439 --> 440 
440 --> 441 457 
441 --> 442 
442 --> 443 457 
443 --> 444 
444 --> 445 457 
445 --> 446 
446 --> 447 457 
447 --> 448 
448 --> 449 457 
449 --> 450 
450 --> 451 457 
451 --> 452 
452 --> 453 457 
453 --> 454 
454 --> 455 457 
455 --> 456 
456 --> 457 
457 --> 458 
458 --> 459 
459 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%k_V_17_loc = alloca i64 1"   --->   Operation 460 'alloca' 'k_V_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%i_4_loc = alloca i64 1"   --->   Operation 461 'alloca' 'i_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%k_V_loc = alloca i64 1"   --->   Operation 462 'alloca' 'k_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%k_V_13_loc = alloca i64 1"   --->   Operation 463 'alloca' 'k_V_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln220_2_loc = alloca i64 1"   --->   Operation 464 'alloca' 'trunc_ln220_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%k_V_12_loc = alloca i64 1"   --->   Operation 465 'alloca' 'k_V_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln6_loc = alloca i64 1"   --->   Operation 466 'alloca' 'trunc_ln6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%k_V_loc_47 = alloca i64 1"   --->   Operation 467 'alloca' 'k_V_loc_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%d_loc = alloca i64 1"   --->   Operation 468 'alloca' 'd_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%w_digits_data_V = alloca i64 1" [./bignum.h:135]   --->   Operation 469 'alloca' 'w_digits_data_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%this_addr = getelementptr i64 %this_r, i64 0, i64 0" [./bignum.h:109]   --->   Operation 470 'getelementptr' 'this_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [2/2] (3.25ns)   --->   "%this_load = load i5 %this_addr" [./bignum.h:109]   --->   Operation 471 'load' 'this_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%this_addr_1 = getelementptr i64 %this_r, i64 0, i64 1" [./bignum.h:109]   --->   Operation 472 'getelementptr' 'this_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [2/2] (3.25ns)   --->   "%this_load_1 = load i5 %this_addr_1" [./bignum.h:109]   --->   Operation 473 'load' 'this_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 474 [1/2] (3.25ns)   --->   "%this_load = load i5 %this_addr" [./bignum.h:109]   --->   Operation 474 'load' 'this_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 475 [1/2] (3.25ns)   --->   "%this_load_1 = load i5 %this_addr_1" [./bignum.h:109]   --->   Operation 475 'load' 'this_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%this_addr_2 = getelementptr i64 %this_r, i64 0, i64 2" [./bignum.h:109]   --->   Operation 476 'getelementptr' 'this_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [2/2] (3.25ns)   --->   "%this_load_2 = load i5 %this_addr_2" [./bignum.h:109]   --->   Operation 477 'load' 'this_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%this_addr_3 = getelementptr i64 %this_r, i64 0, i64 3" [./bignum.h:109]   --->   Operation 478 'getelementptr' 'this_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [2/2] (3.25ns)   --->   "%this_load_3 = load i5 %this_addr_3" [./bignum.h:109]   --->   Operation 479 'load' 'this_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 480 [1/2] (3.25ns)   --->   "%this_load_2 = load i5 %this_addr_2" [./bignum.h:109]   --->   Operation 480 'load' 'this_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 481 [1/2] (3.25ns)   --->   "%this_load_3 = load i5 %this_addr_3" [./bignum.h:109]   --->   Operation 481 'load' 'this_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%this_addr_4 = getelementptr i64 %this_r, i64 0, i64 4" [./bignum.h:109]   --->   Operation 482 'getelementptr' 'this_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [2/2] (3.25ns)   --->   "%this_load_4 = load i5 %this_addr_4" [./bignum.h:109]   --->   Operation 483 'load' 'this_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%this_addr_5 = getelementptr i64 %this_r, i64 0, i64 5" [./bignum.h:109]   --->   Operation 484 'getelementptr' 'this_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [2/2] (3.25ns)   --->   "%this_load_5 = load i5 %this_addr_5" [./bignum.h:109]   --->   Operation 485 'load' 'this_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i64 %r, i64 0, i64 0" [./bignum.h:109]   --->   Operation 486 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load, i5 %r_addr" [./bignum.h:109]   --->   Operation 487 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%r_addr_1 = getelementptr i64 %r, i64 0, i64 1" [./bignum.h:109]   --->   Operation 488 'getelementptr' 'r_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_1, i5 %r_addr_1" [./bignum.h:109]   --->   Operation 489 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 490 [1/2] (3.25ns)   --->   "%this_load_4 = load i5 %this_addr_4" [./bignum.h:109]   --->   Operation 490 'load' 'this_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 491 [1/2] (3.25ns)   --->   "%this_load_5 = load i5 %this_addr_5" [./bignum.h:109]   --->   Operation 491 'load' 'this_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%this_addr_6 = getelementptr i64 %this_r, i64 0, i64 6" [./bignum.h:109]   --->   Operation 492 'getelementptr' 'this_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [2/2] (3.25ns)   --->   "%this_load_6 = load i5 %this_addr_6" [./bignum.h:109]   --->   Operation 493 'load' 'this_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%this_addr_7 = getelementptr i64 %this_r, i64 0, i64 7" [./bignum.h:109]   --->   Operation 494 'getelementptr' 'this_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [2/2] (3.25ns)   --->   "%this_load_7 = load i5 %this_addr_7" [./bignum.h:109]   --->   Operation 495 'load' 'this_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%r_addr_2 = getelementptr i64 %r, i64 0, i64 2" [./bignum.h:109]   --->   Operation 496 'getelementptr' 'r_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_2, i5 %r_addr_2" [./bignum.h:109]   --->   Operation 497 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%r_addr_3 = getelementptr i64 %r, i64 0, i64 3" [./bignum.h:109]   --->   Operation 498 'getelementptr' 'r_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_3, i5 %r_addr_3" [./bignum.h:109]   --->   Operation 499 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 500 [1/2] (3.25ns)   --->   "%this_load_6 = load i5 %this_addr_6" [./bignum.h:109]   --->   Operation 500 'load' 'this_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 501 [1/2] (3.25ns)   --->   "%this_load_7 = load i5 %this_addr_7" [./bignum.h:109]   --->   Operation 501 'load' 'this_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%this_addr_8 = getelementptr i64 %this_r, i64 0, i64 8" [./bignum.h:109]   --->   Operation 502 'getelementptr' 'this_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 503 [2/2] (3.25ns)   --->   "%this_load_8 = load i5 %this_addr_8" [./bignum.h:109]   --->   Operation 503 'load' 'this_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%this_addr_9 = getelementptr i64 %this_r, i64 0, i64 9" [./bignum.h:109]   --->   Operation 504 'getelementptr' 'this_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [2/2] (3.25ns)   --->   "%this_load_9 = load i5 %this_addr_9" [./bignum.h:109]   --->   Operation 505 'load' 'this_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%r_addr_4 = getelementptr i64 %r, i64 0, i64 4" [./bignum.h:109]   --->   Operation 506 'getelementptr' 'r_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_4, i5 %r_addr_4" [./bignum.h:109]   --->   Operation 507 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%r_addr_5 = getelementptr i64 %r, i64 0, i64 5" [./bignum.h:109]   --->   Operation 508 'getelementptr' 'r_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_5, i5 %r_addr_5" [./bignum.h:109]   --->   Operation 509 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 510 [1/2] (3.25ns)   --->   "%this_load_8 = load i5 %this_addr_8" [./bignum.h:109]   --->   Operation 510 'load' 'this_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 511 [1/2] (3.25ns)   --->   "%this_load_9 = load i5 %this_addr_9" [./bignum.h:109]   --->   Operation 511 'load' 'this_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 512 [1/1] (0.00ns)   --->   "%this_addr_10 = getelementptr i64 %this_r, i64 0, i64 10" [./bignum.h:109]   --->   Operation 512 'getelementptr' 'this_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 513 [2/2] (3.25ns)   --->   "%this_load_10 = load i5 %this_addr_10" [./bignum.h:109]   --->   Operation 513 'load' 'this_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 514 [1/1] (0.00ns)   --->   "%this_addr_11 = getelementptr i64 %this_r, i64 0, i64 11" [./bignum.h:109]   --->   Operation 514 'getelementptr' 'this_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 515 [2/2] (3.25ns)   --->   "%this_load_11 = load i5 %this_addr_11" [./bignum.h:109]   --->   Operation 515 'load' 'this_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 516 [1/1] (0.00ns)   --->   "%r_addr_6 = getelementptr i64 %r, i64 0, i64 6" [./bignum.h:109]   --->   Operation 516 'getelementptr' 'r_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 517 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_6, i5 %r_addr_6" [./bignum.h:109]   --->   Operation 517 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_6 : Operation 518 [1/1] (0.00ns)   --->   "%r_addr_7 = getelementptr i64 %r, i64 0, i64 7" [./bignum.h:109]   --->   Operation 518 'getelementptr' 'r_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 519 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_7, i5 %r_addr_7" [./bignum.h:109]   --->   Operation 519 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 520 [1/2] (3.25ns)   --->   "%this_load_10 = load i5 %this_addr_10" [./bignum.h:109]   --->   Operation 520 'load' 'this_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 521 [1/2] (3.25ns)   --->   "%this_load_11 = load i5 %this_addr_11" [./bignum.h:109]   --->   Operation 521 'load' 'this_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%this_addr_12 = getelementptr i64 %this_r, i64 0, i64 12" [./bignum.h:109]   --->   Operation 522 'getelementptr' 'this_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 523 [2/2] (3.25ns)   --->   "%this_load_12 = load i5 %this_addr_12" [./bignum.h:109]   --->   Operation 523 'load' 'this_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%this_addr_13 = getelementptr i64 %this_r, i64 0, i64 13" [./bignum.h:109]   --->   Operation 524 'getelementptr' 'this_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 525 [2/2] (3.25ns)   --->   "%this_load_13 = load i5 %this_addr_13" [./bignum.h:109]   --->   Operation 525 'load' 'this_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%r_addr_8 = getelementptr i64 %r, i64 0, i64 8" [./bignum.h:109]   --->   Operation 526 'getelementptr' 'r_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_8, i5 %r_addr_8" [./bignum.h:109]   --->   Operation 527 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%r_addr_9 = getelementptr i64 %r, i64 0, i64 9" [./bignum.h:109]   --->   Operation 528 'getelementptr' 'r_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_9, i5 %r_addr_9" [./bignum.h:109]   --->   Operation 529 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 530 [1/2] (3.25ns)   --->   "%this_load_12 = load i5 %this_addr_12" [./bignum.h:109]   --->   Operation 530 'load' 'this_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 531 [1/2] (3.25ns)   --->   "%this_load_13 = load i5 %this_addr_13" [./bignum.h:109]   --->   Operation 531 'load' 'this_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 532 [1/1] (0.00ns)   --->   "%this_addr_14 = getelementptr i64 %this_r, i64 0, i64 14" [./bignum.h:109]   --->   Operation 532 'getelementptr' 'this_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 533 [2/2] (3.25ns)   --->   "%this_load_14 = load i5 %this_addr_14" [./bignum.h:109]   --->   Operation 533 'load' 'this_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%this_addr_15 = getelementptr i64 %this_r, i64 0, i64 15" [./bignum.h:109]   --->   Operation 534 'getelementptr' 'this_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 535 [2/2] (3.25ns)   --->   "%this_load_15 = load i5 %this_addr_15" [./bignum.h:109]   --->   Operation 535 'load' 'this_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 536 [1/1] (0.00ns)   --->   "%r_addr_10 = getelementptr i64 %r, i64 0, i64 10" [./bignum.h:109]   --->   Operation 536 'getelementptr' 'r_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 537 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_10, i5 %r_addr_10" [./bignum.h:109]   --->   Operation 537 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 538 [1/1] (0.00ns)   --->   "%r_addr_11 = getelementptr i64 %r, i64 0, i64 11" [./bignum.h:109]   --->   Operation 538 'getelementptr' 'r_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 539 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_11, i5 %r_addr_11" [./bignum.h:109]   --->   Operation 539 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 540 [1/2] (3.25ns)   --->   "%this_load_14 = load i5 %this_addr_14" [./bignum.h:109]   --->   Operation 540 'load' 'this_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 541 [1/2] (3.25ns)   --->   "%this_load_15 = load i5 %this_addr_15" [./bignum.h:109]   --->   Operation 541 'load' 'this_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%this_addr_16 = getelementptr i64 %this_r, i64 0, i64 16" [./bignum.h:109]   --->   Operation 542 'getelementptr' 'this_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 543 [2/2] (3.25ns)   --->   "%this_load_16 = load i5 %this_addr_16" [./bignum.h:109]   --->   Operation 543 'load' 'this_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%this_addr_17 = getelementptr i64 %this_r, i64 0, i64 17" [./bignum.h:109]   --->   Operation 544 'getelementptr' 'this_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 545 [2/2] (3.25ns)   --->   "%this_load_17 = load i5 %this_addr_17" [./bignum.h:109]   --->   Operation 545 'load' 'this_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%r_addr_12 = getelementptr i64 %r, i64 0, i64 12" [./bignum.h:109]   --->   Operation 546 'getelementptr' 'r_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 547 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_12, i5 %r_addr_12" [./bignum.h:109]   --->   Operation 547 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%r_addr_13 = getelementptr i64 %r, i64 0, i64 13" [./bignum.h:109]   --->   Operation 548 'getelementptr' 'r_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 549 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_13, i5 %r_addr_13" [./bignum.h:109]   --->   Operation 549 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 550 [1/2] (3.25ns)   --->   "%this_load_16 = load i5 %this_addr_16" [./bignum.h:109]   --->   Operation 550 'load' 'this_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 551 [1/2] (3.25ns)   --->   "%this_load_17 = load i5 %this_addr_17" [./bignum.h:109]   --->   Operation 551 'load' 'this_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%this_addr_18 = getelementptr i64 %this_r, i64 0, i64 18" [./bignum.h:109]   --->   Operation 552 'getelementptr' 'this_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 553 [2/2] (3.25ns)   --->   "%this_load_18 = load i5 %this_addr_18" [./bignum.h:109]   --->   Operation 553 'load' 'this_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 554 [1/1] (0.00ns)   --->   "%this_addr_19 = getelementptr i64 %this_r, i64 0, i64 19" [./bignum.h:109]   --->   Operation 554 'getelementptr' 'this_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 555 [2/2] (3.25ns)   --->   "%this_load_19 = load i5 %this_addr_19" [./bignum.h:109]   --->   Operation 555 'load' 'this_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 556 [1/1] (0.00ns)   --->   "%r_addr_14 = getelementptr i64 %r, i64 0, i64 14" [./bignum.h:109]   --->   Operation 556 'getelementptr' 'r_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 557 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_14, i5 %r_addr_14" [./bignum.h:109]   --->   Operation 557 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_10 : Operation 558 [1/1] (0.00ns)   --->   "%r_addr_15 = getelementptr i64 %r, i64 0, i64 15" [./bignum.h:109]   --->   Operation 558 'getelementptr' 'r_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 559 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_15, i5 %r_addr_15" [./bignum.h:109]   --->   Operation 559 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 560 [1/2] (3.25ns)   --->   "%this_load_18 = load i5 %this_addr_18" [./bignum.h:109]   --->   Operation 560 'load' 'this_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 561 [1/2] (3.25ns)   --->   "%this_load_19 = load i5 %this_addr_19" [./bignum.h:109]   --->   Operation 561 'load' 'this_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%this_addr_20 = getelementptr i64 %this_r, i64 0, i64 20" [./bignum.h:109]   --->   Operation 562 'getelementptr' 'this_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 563 [2/2] (3.25ns)   --->   "%this_load_20 = load i5 %this_addr_20" [./bignum.h:109]   --->   Operation 563 'load' 'this_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%this_addr_21 = getelementptr i64 %this_r, i64 0, i64 21" [./bignum.h:109]   --->   Operation 564 'getelementptr' 'this_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 565 [2/2] (3.25ns)   --->   "%this_load_21 = load i5 %this_addr_21" [./bignum.h:109]   --->   Operation 565 'load' 'this_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%r_addr_16 = getelementptr i64 %r, i64 0, i64 16" [./bignum.h:109]   --->   Operation 566 'getelementptr' 'r_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 567 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_16, i5 %r_addr_16" [./bignum.h:109]   --->   Operation 567 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%r_addr_17 = getelementptr i64 %r, i64 0, i64 17" [./bignum.h:109]   --->   Operation 568 'getelementptr' 'r_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_17, i5 %r_addr_17" [./bignum.h:109]   --->   Operation 569 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 570 [1/2] (3.25ns)   --->   "%this_load_20 = load i5 %this_addr_20" [./bignum.h:109]   --->   Operation 570 'load' 'this_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 571 [1/2] (3.25ns)   --->   "%this_load_21 = load i5 %this_addr_21" [./bignum.h:109]   --->   Operation 571 'load' 'this_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 572 [1/1] (0.00ns)   --->   "%this_addr_22 = getelementptr i64 %this_r, i64 0, i64 22" [./bignum.h:109]   --->   Operation 572 'getelementptr' 'this_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 573 [2/2] (3.25ns)   --->   "%this_load_22 = load i5 %this_addr_22" [./bignum.h:109]   --->   Operation 573 'load' 'this_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 574 [1/1] (0.00ns)   --->   "%this_addr_23 = getelementptr i64 %this_r, i64 0, i64 23" [./bignum.h:109]   --->   Operation 574 'getelementptr' 'this_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 575 [2/2] (3.25ns)   --->   "%this_load_23 = load i5 %this_addr_23" [./bignum.h:109]   --->   Operation 575 'load' 'this_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 576 [1/1] (0.00ns)   --->   "%r_addr_18 = getelementptr i64 %r, i64 0, i64 18" [./bignum.h:109]   --->   Operation 576 'getelementptr' 'r_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 577 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_18, i5 %r_addr_18" [./bignum.h:109]   --->   Operation 577 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 578 [1/1] (0.00ns)   --->   "%r_addr_19 = getelementptr i64 %r, i64 0, i64 19" [./bignum.h:109]   --->   Operation 578 'getelementptr' 'r_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_19, i5 %r_addr_19" [./bignum.h:109]   --->   Operation 579 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 580 [1/2] (3.25ns)   --->   "%this_load_22 = load i5 %this_addr_22" [./bignum.h:109]   --->   Operation 580 'load' 'this_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 581 [1/2] (3.25ns)   --->   "%this_load_23 = load i5 %this_addr_23" [./bignum.h:109]   --->   Operation 581 'load' 'this_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 582 [1/1] (0.00ns)   --->   "%this_addr_24 = getelementptr i64 %this_r, i64 0, i64 24" [./bignum.h:109]   --->   Operation 582 'getelementptr' 'this_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 583 [2/2] (3.25ns)   --->   "%this_load_24 = load i5 %this_addr_24" [./bignum.h:109]   --->   Operation 583 'load' 'this_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 584 [1/1] (0.00ns)   --->   "%this_addr_25 = getelementptr i64 %this_r, i64 0, i64 25" [./bignum.h:109]   --->   Operation 584 'getelementptr' 'this_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 585 [2/2] (3.25ns)   --->   "%this_load_25 = load i5 %this_addr_25" [./bignum.h:109]   --->   Operation 585 'load' 'this_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 586 [1/1] (0.00ns)   --->   "%r_addr_20 = getelementptr i64 %r, i64 0, i64 20" [./bignum.h:109]   --->   Operation 586 'getelementptr' 'r_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 587 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_20, i5 %r_addr_20" [./bignum.h:109]   --->   Operation 587 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_13 : Operation 588 [1/1] (0.00ns)   --->   "%r_addr_21 = getelementptr i64 %r, i64 0, i64 21" [./bignum.h:109]   --->   Operation 588 'getelementptr' 'r_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 589 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_21, i5 %r_addr_21" [./bignum.h:109]   --->   Operation 589 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 590 [1/2] (3.25ns)   --->   "%this_load_24 = load i5 %this_addr_24" [./bignum.h:109]   --->   Operation 590 'load' 'this_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_14 : Operation 591 [1/2] (3.25ns)   --->   "%this_load_25 = load i5 %this_addr_25" [./bignum.h:109]   --->   Operation 591 'load' 'this_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_14 : Operation 592 [1/1] (0.00ns)   --->   "%this_addr_26 = getelementptr i64 %this_r, i64 0, i64 26" [./bignum.h:109]   --->   Operation 592 'getelementptr' 'this_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 593 [2/2] (3.25ns)   --->   "%this_load_26 = load i5 %this_addr_26" [./bignum.h:109]   --->   Operation 593 'load' 'this_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_14 : Operation 594 [1/1] (0.00ns)   --->   "%this_addr_27 = getelementptr i64 %this_r, i64 0, i64 27" [./bignum.h:109]   --->   Operation 594 'getelementptr' 'this_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 595 [2/2] (3.25ns)   --->   "%this_load_27 = load i5 %this_addr_27" [./bignum.h:109]   --->   Operation 595 'load' 'this_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_14 : Operation 596 [1/1] (0.00ns)   --->   "%r_addr_22 = getelementptr i64 %r, i64 0, i64 22" [./bignum.h:109]   --->   Operation 596 'getelementptr' 'r_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 597 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_22, i5 %r_addr_22" [./bignum.h:109]   --->   Operation 597 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_14 : Operation 598 [1/1] (0.00ns)   --->   "%r_addr_23 = getelementptr i64 %r, i64 0, i64 23" [./bignum.h:109]   --->   Operation 598 'getelementptr' 'r_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 599 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_23, i5 %r_addr_23" [./bignum.h:109]   --->   Operation 599 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 600 [1/2] (3.25ns)   --->   "%this_load_26 = load i5 %this_addr_26" [./bignum.h:109]   --->   Operation 600 'load' 'this_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_15 : Operation 601 [1/2] (3.25ns)   --->   "%this_load_27 = load i5 %this_addr_27" [./bignum.h:109]   --->   Operation 601 'load' 'this_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_15 : Operation 602 [1/1] (0.00ns)   --->   "%this_addr_28 = getelementptr i64 %this_r, i64 0, i64 28" [./bignum.h:109]   --->   Operation 602 'getelementptr' 'this_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 603 [2/2] (3.25ns)   --->   "%this_load_28 = load i5 %this_addr_28" [./bignum.h:109]   --->   Operation 603 'load' 'this_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_15 : Operation 604 [1/1] (0.00ns)   --->   "%this_addr_29 = getelementptr i64 %this_r, i64 0, i64 29" [./bignum.h:109]   --->   Operation 604 'getelementptr' 'this_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 605 [2/2] (3.25ns)   --->   "%this_load_29 = load i5 %this_addr_29" [./bignum.h:109]   --->   Operation 605 'load' 'this_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%r_addr_24 = getelementptr i64 %r, i64 0, i64 24" [./bignum.h:109]   --->   Operation 606 'getelementptr' 'r_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 607 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_24, i5 %r_addr_24" [./bignum.h:109]   --->   Operation 607 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_15 : Operation 608 [1/1] (0.00ns)   --->   "%r_addr_25 = getelementptr i64 %r, i64 0, i64 25" [./bignum.h:109]   --->   Operation 608 'getelementptr' 'r_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 609 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_25, i5 %r_addr_25" [./bignum.h:109]   --->   Operation 609 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 610 [1/2] (3.25ns)   --->   "%this_load_28 = load i5 %this_addr_28" [./bignum.h:109]   --->   Operation 610 'load' 'this_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 611 [1/2] (3.25ns)   --->   "%this_load_29 = load i5 %this_addr_29" [./bignum.h:109]   --->   Operation 611 'load' 'this_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%this_addr_30 = getelementptr i64 %this_r, i64 0, i64 30" [./bignum.h:109]   --->   Operation 612 'getelementptr' 'this_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 613 [2/2] (3.25ns)   --->   "%this_load_30 = load i5 %this_addr_30" [./bignum.h:109]   --->   Operation 613 'load' 'this_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%this_addr_31 = getelementptr i64 %this_r, i64 0, i64 31" [./bignum.h:109]   --->   Operation 614 'getelementptr' 'this_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 615 [2/2] (3.25ns)   --->   "%this_load_31 = load i5 %this_addr_31" [./bignum.h:109]   --->   Operation 615 'load' 'this_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 616 [1/1] (0.00ns)   --->   "%r_addr_26 = getelementptr i64 %r, i64 0, i64 26" [./bignum.h:109]   --->   Operation 616 'getelementptr' 'r_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 617 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_26, i5 %r_addr_26" [./bignum.h:109]   --->   Operation 617 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%r_addr_27 = getelementptr i64 %r, i64 0, i64 27" [./bignum.h:109]   --->   Operation 618 'getelementptr' 'r_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 619 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_27, i5 %r_addr_27" [./bignum.h:109]   --->   Operation 619 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%v_addr = getelementptr i64 %v, i64 0, i64 31" [./bignum.h:67]   --->   Operation 620 'getelementptr' 'v_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 621 [2/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 621 'load' 'v_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 622 [1/2] (3.25ns)   --->   "%this_load_30 = load i5 %this_addr_30" [./bignum.h:109]   --->   Operation 622 'load' 'this_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_17 : Operation 623 [1/2] (3.25ns)   --->   "%this_load_31 = load i5 %this_addr_31" [./bignum.h:109]   --->   Operation 623 'load' 'this_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_17 : Operation 624 [1/1] (0.00ns)   --->   "%r_addr_28 = getelementptr i64 %r, i64 0, i64 28" [./bignum.h:109]   --->   Operation 624 'getelementptr' 'r_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 625 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_28, i5 %r_addr_28" [./bignum.h:109]   --->   Operation 625 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%r_addr_29 = getelementptr i64 %r, i64 0, i64 29" [./bignum.h:109]   --->   Operation 626 'getelementptr' 'r_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 627 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_29, i5 %r_addr_29" [./bignum.h:109]   --->   Operation 627 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_17 : Operation 628 [1/2] (3.25ns)   --->   "%v_load = load i5 %v_addr" [./bignum.h:67]   --->   Operation 628 'load' 'v_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 5.98>
ST_18 : Operation 629 [1/1] (0.00ns)   --->   "%r_addr_30 = getelementptr i64 %r, i64 0, i64 30" [./bignum.h:109]   --->   Operation 629 'getelementptr' 'r_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 630 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_30, i5 %r_addr_30" [./bignum.h:109]   --->   Operation 630 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_18 : Operation 631 [1/1] (0.00ns)   --->   "%r_addr_31 = getelementptr i64 %r, i64 0, i64 31" [./bignum.h:109]   --->   Operation 631 'getelementptr' 'r_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 632 [1/1] (3.25ns)   --->   "%store_ln109 = store i64 %this_load_31, i5 %r_addr_31" [./bignum.h:109]   --->   Operation 632 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_18 : Operation 633 [1/1] (2.77ns)   --->   "%icmp_ln1068 = icmp_ne  i64 %v_load, i64 0"   --->   Operation 633 'icmp' 'icmp_ln1068' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 634 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.1, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 634 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_18 : Operation 635 [1/1] (0.00ns)   --->   "%v_addr_64 = getelementptr i64 %v, i64 0, i64 30" [./bignum.h:67]   --->   Operation 635 'getelementptr' 'v_addr_64' <Predicate = (!icmp_ln1068)> <Delay = 0.00>
ST_18 : Operation 636 [2/2] (3.25ns)   --->   "%v_load_64 = load i5 %v_addr_64" [./bignum.h:67]   --->   Operation 636 'load' 'v_load_64' <Predicate = (!icmp_ln1068)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 637 [1/2] (3.25ns)   --->   "%v_load_64 = load i5 %v_addr_64" [./bignum.h:67]   --->   Operation 637 'load' 'v_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 5.98>
ST_20 : Operation 638 [1/1] (2.77ns)   --->   "%icmp_ln1068_93 = icmp_eq  i64 %v_load_64, i64 0"   --->   Operation 638 'icmp' 'icmp_ln1068_93' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 639 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_93, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.2" [./bignum.h:78]   --->   Operation 639 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_20 : Operation 640 [1/1] (0.00ns)   --->   "%v_addr_65 = getelementptr i64 %v, i64 0, i64 29" [./bignum.h:67]   --->   Operation 640 'getelementptr' 'v_addr_65' <Predicate = (icmp_ln1068_93)> <Delay = 0.00>
ST_20 : Operation 641 [2/2] (3.25ns)   --->   "%v_load_65 = load i5 %v_addr_65" [./bignum.h:67]   --->   Operation 641 'load' 'v_load_65' <Predicate = (icmp_ln1068_93)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 642 [1/2] (3.25ns)   --->   "%v_load_65 = load i5 %v_addr_65" [./bignum.h:67]   --->   Operation 642 'load' 'v_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 5.98>
ST_22 : Operation 643 [1/1] (2.77ns)   --->   "%icmp_ln1068_94 = icmp_eq  i64 %v_load_65, i64 0"   --->   Operation 643 'icmp' 'icmp_ln1068_94' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 644 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_94, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.3" [./bignum.h:78]   --->   Operation 644 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_22 : Operation 645 [1/1] (0.00ns)   --->   "%v_addr_66 = getelementptr i64 %v, i64 0, i64 28" [./bignum.h:67]   --->   Operation 645 'getelementptr' 'v_addr_66' <Predicate = (icmp_ln1068_94)> <Delay = 0.00>
ST_22 : Operation 646 [2/2] (3.25ns)   --->   "%v_load_66 = load i5 %v_addr_66" [./bignum.h:67]   --->   Operation 646 'load' 'v_load_66' <Predicate = (icmp_ln1068_94)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 647 [1/2] (3.25ns)   --->   "%v_load_66 = load i5 %v_addr_66" [./bignum.h:67]   --->   Operation 647 'load' 'v_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 5.98>
ST_24 : Operation 648 [1/1] (2.77ns)   --->   "%icmp_ln1068_95 = icmp_eq  i64 %v_load_66, i64 0"   --->   Operation 648 'icmp' 'icmp_ln1068_95' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 649 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_95, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.4" [./bignum.h:78]   --->   Operation 649 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_24 : Operation 650 [1/1] (0.00ns)   --->   "%v_addr_67 = getelementptr i64 %v, i64 0, i64 27" [./bignum.h:67]   --->   Operation 650 'getelementptr' 'v_addr_67' <Predicate = (icmp_ln1068_95)> <Delay = 0.00>
ST_24 : Operation 651 [2/2] (3.25ns)   --->   "%v_load_67 = load i5 %v_addr_67" [./bignum.h:67]   --->   Operation 651 'load' 'v_load_67' <Predicate = (icmp_ln1068_95)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 652 [1/2] (3.25ns)   --->   "%v_load_67 = load i5 %v_addr_67" [./bignum.h:67]   --->   Operation 652 'load' 'v_load_67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 5.98>
ST_26 : Operation 653 [1/1] (2.77ns)   --->   "%icmp_ln1068_96 = icmp_eq  i64 %v_load_67, i64 0"   --->   Operation 653 'icmp' 'icmp_ln1068_96' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 654 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_96, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.5" [./bignum.h:78]   --->   Operation 654 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_26 : Operation 655 [1/1] (0.00ns)   --->   "%v_addr_68 = getelementptr i64 %v, i64 0, i64 26" [./bignum.h:67]   --->   Operation 655 'getelementptr' 'v_addr_68' <Predicate = (icmp_ln1068_96)> <Delay = 0.00>
ST_26 : Operation 656 [2/2] (3.25ns)   --->   "%v_load_68 = load i5 %v_addr_68" [./bignum.h:67]   --->   Operation 656 'load' 'v_load_68' <Predicate = (icmp_ln1068_96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 657 [1/2] (3.25ns)   --->   "%v_load_68 = load i5 %v_addr_68" [./bignum.h:67]   --->   Operation 657 'load' 'v_load_68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 5.98>
ST_28 : Operation 658 [1/1] (2.77ns)   --->   "%icmp_ln1068_97 = icmp_eq  i64 %v_load_68, i64 0"   --->   Operation 658 'icmp' 'icmp_ln1068_97' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 659 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_97, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.6" [./bignum.h:78]   --->   Operation 659 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_28 : Operation 660 [1/1] (0.00ns)   --->   "%v_addr_69 = getelementptr i64 %v, i64 0, i64 25" [./bignum.h:67]   --->   Operation 660 'getelementptr' 'v_addr_69' <Predicate = (icmp_ln1068_97)> <Delay = 0.00>
ST_28 : Operation 661 [2/2] (3.25ns)   --->   "%v_load_69 = load i5 %v_addr_69" [./bignum.h:67]   --->   Operation 661 'load' 'v_load_69' <Predicate = (icmp_ln1068_97)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 662 [1/2] (3.25ns)   --->   "%v_load_69 = load i5 %v_addr_69" [./bignum.h:67]   --->   Operation 662 'load' 'v_load_69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 5.98>
ST_30 : Operation 663 [1/1] (2.77ns)   --->   "%icmp_ln1068_98 = icmp_eq  i64 %v_load_69, i64 0"   --->   Operation 663 'icmp' 'icmp_ln1068_98' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 664 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_98, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.7" [./bignum.h:78]   --->   Operation 664 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_30 : Operation 665 [1/1] (0.00ns)   --->   "%v_addr_70 = getelementptr i64 %v, i64 0, i64 24" [./bignum.h:67]   --->   Operation 665 'getelementptr' 'v_addr_70' <Predicate = (icmp_ln1068_98)> <Delay = 0.00>
ST_30 : Operation 666 [2/2] (3.25ns)   --->   "%v_load_70 = load i5 %v_addr_70" [./bignum.h:67]   --->   Operation 666 'load' 'v_load_70' <Predicate = (icmp_ln1068_98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 667 [1/2] (3.25ns)   --->   "%v_load_70 = load i5 %v_addr_70" [./bignum.h:67]   --->   Operation 667 'load' 'v_load_70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 5.98>
ST_32 : Operation 668 [1/1] (2.77ns)   --->   "%icmp_ln1068_99 = icmp_eq  i64 %v_load_70, i64 0"   --->   Operation 668 'icmp' 'icmp_ln1068_99' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 669 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_99, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.8" [./bignum.h:78]   --->   Operation 669 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_32 : Operation 670 [1/1] (0.00ns)   --->   "%v_addr_71 = getelementptr i64 %v, i64 0, i64 23" [./bignum.h:67]   --->   Operation 670 'getelementptr' 'v_addr_71' <Predicate = (icmp_ln1068_99)> <Delay = 0.00>
ST_32 : Operation 671 [2/2] (3.25ns)   --->   "%v_load_71 = load i5 %v_addr_71" [./bignum.h:67]   --->   Operation 671 'load' 'v_load_71' <Predicate = (icmp_ln1068_99)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 672 [1/2] (3.25ns)   --->   "%v_load_71 = load i5 %v_addr_71" [./bignum.h:67]   --->   Operation 672 'load' 'v_load_71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 34 <SV = 33> <Delay = 5.98>
ST_34 : Operation 673 [1/1] (2.77ns)   --->   "%icmp_ln1068_100 = icmp_eq  i64 %v_load_71, i64 0"   --->   Operation 673 'icmp' 'icmp_ln1068_100' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 674 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_100, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.9" [./bignum.h:78]   --->   Operation 674 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_34 : Operation 675 [1/1] (0.00ns)   --->   "%v_addr_72 = getelementptr i64 %v, i64 0, i64 22" [./bignum.h:67]   --->   Operation 675 'getelementptr' 'v_addr_72' <Predicate = (icmp_ln1068_100)> <Delay = 0.00>
ST_34 : Operation 676 [2/2] (3.25ns)   --->   "%v_load_72 = load i5 %v_addr_72" [./bignum.h:67]   --->   Operation 676 'load' 'v_load_72' <Predicate = (icmp_ln1068_100)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 677 [1/2] (3.25ns)   --->   "%v_load_72 = load i5 %v_addr_72" [./bignum.h:67]   --->   Operation 677 'load' 'v_load_72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 36 <SV = 35> <Delay = 5.98>
ST_36 : Operation 678 [1/1] (2.77ns)   --->   "%icmp_ln1068_101 = icmp_eq  i64 %v_load_72, i64 0"   --->   Operation 678 'icmp' 'icmp_ln1068_101' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 679 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_101, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.10" [./bignum.h:78]   --->   Operation 679 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_36 : Operation 680 [1/1] (0.00ns)   --->   "%v_addr_73 = getelementptr i64 %v, i64 0, i64 21" [./bignum.h:67]   --->   Operation 680 'getelementptr' 'v_addr_73' <Predicate = (icmp_ln1068_101)> <Delay = 0.00>
ST_36 : Operation 681 [2/2] (3.25ns)   --->   "%v_load_73 = load i5 %v_addr_73" [./bignum.h:67]   --->   Operation 681 'load' 'v_load_73' <Predicate = (icmp_ln1068_101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 682 [1/2] (3.25ns)   --->   "%v_load_73 = load i5 %v_addr_73" [./bignum.h:67]   --->   Operation 682 'load' 'v_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 38 <SV = 37> <Delay = 5.98>
ST_38 : Operation 683 [1/1] (2.77ns)   --->   "%icmp_ln1068_102 = icmp_eq  i64 %v_load_73, i64 0"   --->   Operation 683 'icmp' 'icmp_ln1068_102' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 684 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_102, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.11" [./bignum.h:78]   --->   Operation 684 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_38 : Operation 685 [1/1] (0.00ns)   --->   "%v_addr_74 = getelementptr i64 %v, i64 0, i64 20" [./bignum.h:67]   --->   Operation 685 'getelementptr' 'v_addr_74' <Predicate = (icmp_ln1068_102)> <Delay = 0.00>
ST_38 : Operation 686 [2/2] (3.25ns)   --->   "%v_load_74 = load i5 %v_addr_74" [./bignum.h:67]   --->   Operation 686 'load' 'v_load_74' <Predicate = (icmp_ln1068_102)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 687 [1/2] (3.25ns)   --->   "%v_load_74 = load i5 %v_addr_74" [./bignum.h:67]   --->   Operation 687 'load' 'v_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 40 <SV = 39> <Delay = 5.98>
ST_40 : Operation 688 [1/1] (2.77ns)   --->   "%icmp_ln1068_103 = icmp_eq  i64 %v_load_74, i64 0"   --->   Operation 688 'icmp' 'icmp_ln1068_103' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 689 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_103, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.12" [./bignum.h:78]   --->   Operation 689 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_40 : Operation 690 [1/1] (0.00ns)   --->   "%v_addr_75 = getelementptr i64 %v, i64 0, i64 19" [./bignum.h:67]   --->   Operation 690 'getelementptr' 'v_addr_75' <Predicate = (icmp_ln1068_103)> <Delay = 0.00>
ST_40 : Operation 691 [2/2] (3.25ns)   --->   "%v_load_75 = load i5 %v_addr_75" [./bignum.h:67]   --->   Operation 691 'load' 'v_load_75' <Predicate = (icmp_ln1068_103)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 692 [1/2] (3.25ns)   --->   "%v_load_75 = load i5 %v_addr_75" [./bignum.h:67]   --->   Operation 692 'load' 'v_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 42 <SV = 41> <Delay = 5.98>
ST_42 : Operation 693 [1/1] (2.77ns)   --->   "%icmp_ln1068_104 = icmp_eq  i64 %v_load_75, i64 0"   --->   Operation 693 'icmp' 'icmp_ln1068_104' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 694 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_104, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.13" [./bignum.h:78]   --->   Operation 694 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_42 : Operation 695 [1/1] (0.00ns)   --->   "%v_addr_76 = getelementptr i64 %v, i64 0, i64 18" [./bignum.h:67]   --->   Operation 695 'getelementptr' 'v_addr_76' <Predicate = (icmp_ln1068_104)> <Delay = 0.00>
ST_42 : Operation 696 [2/2] (3.25ns)   --->   "%v_load_76 = load i5 %v_addr_76" [./bignum.h:67]   --->   Operation 696 'load' 'v_load_76' <Predicate = (icmp_ln1068_104)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 697 [1/2] (3.25ns)   --->   "%v_load_76 = load i5 %v_addr_76" [./bignum.h:67]   --->   Operation 697 'load' 'v_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 44 <SV = 43> <Delay = 5.98>
ST_44 : Operation 698 [1/1] (2.77ns)   --->   "%icmp_ln1068_105 = icmp_eq  i64 %v_load_76, i64 0"   --->   Operation 698 'icmp' 'icmp_ln1068_105' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 699 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_105, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.14" [./bignum.h:78]   --->   Operation 699 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_44 : Operation 700 [1/1] (0.00ns)   --->   "%v_addr_77 = getelementptr i64 %v, i64 0, i64 17" [./bignum.h:67]   --->   Operation 700 'getelementptr' 'v_addr_77' <Predicate = (icmp_ln1068_105)> <Delay = 0.00>
ST_44 : Operation 701 [2/2] (3.25ns)   --->   "%v_load_77 = load i5 %v_addr_77" [./bignum.h:67]   --->   Operation 701 'load' 'v_load_77' <Predicate = (icmp_ln1068_105)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 702 [1/2] (3.25ns)   --->   "%v_load_77 = load i5 %v_addr_77" [./bignum.h:67]   --->   Operation 702 'load' 'v_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 46 <SV = 45> <Delay = 5.98>
ST_46 : Operation 703 [1/1] (2.77ns)   --->   "%icmp_ln1068_106 = icmp_eq  i64 %v_load_77, i64 0"   --->   Operation 703 'icmp' 'icmp_ln1068_106' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 704 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_106, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.15" [./bignum.h:78]   --->   Operation 704 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_46 : Operation 705 [1/1] (0.00ns)   --->   "%v_addr_78 = getelementptr i64 %v, i64 0, i64 16" [./bignum.h:67]   --->   Operation 705 'getelementptr' 'v_addr_78' <Predicate = (icmp_ln1068_106)> <Delay = 0.00>
ST_46 : Operation 706 [2/2] (3.25ns)   --->   "%v_load_78 = load i5 %v_addr_78" [./bignum.h:67]   --->   Operation 706 'load' 'v_load_78' <Predicate = (icmp_ln1068_106)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 707 [1/2] (3.25ns)   --->   "%v_load_78 = load i5 %v_addr_78" [./bignum.h:67]   --->   Operation 707 'load' 'v_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 48 <SV = 47> <Delay = 5.98>
ST_48 : Operation 708 [1/1] (2.77ns)   --->   "%icmp_ln1068_107 = icmp_eq  i64 %v_load_78, i64 0"   --->   Operation 708 'icmp' 'icmp_ln1068_107' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 709 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_107, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.16" [./bignum.h:78]   --->   Operation 709 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_48 : Operation 710 [1/1] (0.00ns)   --->   "%v_addr_79 = getelementptr i64 %v, i64 0, i64 15" [./bignum.h:67]   --->   Operation 710 'getelementptr' 'v_addr_79' <Predicate = (icmp_ln1068_107)> <Delay = 0.00>
ST_48 : Operation 711 [2/2] (3.25ns)   --->   "%v_load_79 = load i5 %v_addr_79" [./bignum.h:67]   --->   Operation 711 'load' 'v_load_79' <Predicate = (icmp_ln1068_107)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 49 <SV = 48> <Delay = 3.25>
ST_49 : Operation 712 [1/2] (3.25ns)   --->   "%v_load_79 = load i5 %v_addr_79" [./bignum.h:67]   --->   Operation 712 'load' 'v_load_79' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 50 <SV = 49> <Delay = 5.98>
ST_50 : Operation 713 [1/1] (2.77ns)   --->   "%icmp_ln1068_108 = icmp_eq  i64 %v_load_79, i64 0"   --->   Operation 713 'icmp' 'icmp_ln1068_108' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 714 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_108, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.17" [./bignum.h:78]   --->   Operation 714 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_50 : Operation 715 [1/1] (0.00ns)   --->   "%v_addr_80 = getelementptr i64 %v, i64 0, i64 14" [./bignum.h:67]   --->   Operation 715 'getelementptr' 'v_addr_80' <Predicate = (icmp_ln1068_108)> <Delay = 0.00>
ST_50 : Operation 716 [2/2] (3.25ns)   --->   "%v_load_80 = load i5 %v_addr_80" [./bignum.h:67]   --->   Operation 716 'load' 'v_load_80' <Predicate = (icmp_ln1068_108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 717 [1/2] (3.25ns)   --->   "%v_load_80 = load i5 %v_addr_80" [./bignum.h:67]   --->   Operation 717 'load' 'v_load_80' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 52 <SV = 51> <Delay = 5.98>
ST_52 : Operation 718 [1/1] (2.77ns)   --->   "%icmp_ln1068_109 = icmp_eq  i64 %v_load_80, i64 0"   --->   Operation 718 'icmp' 'icmp_ln1068_109' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 719 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_109, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.18" [./bignum.h:78]   --->   Operation 719 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_52 : Operation 720 [1/1] (0.00ns)   --->   "%v_addr_81 = getelementptr i64 %v, i64 0, i64 13" [./bignum.h:67]   --->   Operation 720 'getelementptr' 'v_addr_81' <Predicate = (icmp_ln1068_109)> <Delay = 0.00>
ST_52 : Operation 721 [2/2] (3.25ns)   --->   "%v_load_81 = load i5 %v_addr_81" [./bignum.h:67]   --->   Operation 721 'load' 'v_load_81' <Predicate = (icmp_ln1068_109)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 53 <SV = 52> <Delay = 3.25>
ST_53 : Operation 722 [1/2] (3.25ns)   --->   "%v_load_81 = load i5 %v_addr_81" [./bignum.h:67]   --->   Operation 722 'load' 'v_load_81' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 54 <SV = 53> <Delay = 5.98>
ST_54 : Operation 723 [1/1] (2.77ns)   --->   "%icmp_ln1068_110 = icmp_eq  i64 %v_load_81, i64 0"   --->   Operation 723 'icmp' 'icmp_ln1068_110' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 724 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_110, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.19" [./bignum.h:78]   --->   Operation 724 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_54 : Operation 725 [1/1] (0.00ns)   --->   "%v_addr_82 = getelementptr i64 %v, i64 0, i64 12" [./bignum.h:67]   --->   Operation 725 'getelementptr' 'v_addr_82' <Predicate = (icmp_ln1068_110)> <Delay = 0.00>
ST_54 : Operation 726 [2/2] (3.25ns)   --->   "%v_load_82 = load i5 %v_addr_82" [./bignum.h:67]   --->   Operation 726 'load' 'v_load_82' <Predicate = (icmp_ln1068_110)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 55 <SV = 54> <Delay = 3.25>
ST_55 : Operation 727 [1/2] (3.25ns)   --->   "%v_load_82 = load i5 %v_addr_82" [./bignum.h:67]   --->   Operation 727 'load' 'v_load_82' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 56 <SV = 55> <Delay = 5.98>
ST_56 : Operation 728 [1/1] (2.77ns)   --->   "%icmp_ln1068_111 = icmp_eq  i64 %v_load_82, i64 0"   --->   Operation 728 'icmp' 'icmp_ln1068_111' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 729 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_111, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.20" [./bignum.h:78]   --->   Operation 729 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_56 : Operation 730 [1/1] (0.00ns)   --->   "%v_addr_83 = getelementptr i64 %v, i64 0, i64 11" [./bignum.h:67]   --->   Operation 730 'getelementptr' 'v_addr_83' <Predicate = (icmp_ln1068_111)> <Delay = 0.00>
ST_56 : Operation 731 [2/2] (3.25ns)   --->   "%v_load_83 = load i5 %v_addr_83" [./bignum.h:67]   --->   Operation 731 'load' 'v_load_83' <Predicate = (icmp_ln1068_111)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 57 <SV = 56> <Delay = 3.25>
ST_57 : Operation 732 [1/2] (3.25ns)   --->   "%v_load_83 = load i5 %v_addr_83" [./bignum.h:67]   --->   Operation 732 'load' 'v_load_83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 58 <SV = 57> <Delay = 5.98>
ST_58 : Operation 733 [1/1] (2.77ns)   --->   "%icmp_ln1068_112 = icmp_eq  i64 %v_load_83, i64 0"   --->   Operation 733 'icmp' 'icmp_ln1068_112' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 734 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_112, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.21" [./bignum.h:78]   --->   Operation 734 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_58 : Operation 735 [1/1] (0.00ns)   --->   "%v_addr_84 = getelementptr i64 %v, i64 0, i64 10" [./bignum.h:67]   --->   Operation 735 'getelementptr' 'v_addr_84' <Predicate = (icmp_ln1068_112)> <Delay = 0.00>
ST_58 : Operation 736 [2/2] (3.25ns)   --->   "%v_load_84 = load i5 %v_addr_84" [./bignum.h:67]   --->   Operation 736 'load' 'v_load_84' <Predicate = (icmp_ln1068_112)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 59 <SV = 58> <Delay = 3.25>
ST_59 : Operation 737 [1/2] (3.25ns)   --->   "%v_load_84 = load i5 %v_addr_84" [./bignum.h:67]   --->   Operation 737 'load' 'v_load_84' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 60 <SV = 59> <Delay = 5.98>
ST_60 : Operation 738 [1/1] (2.77ns)   --->   "%icmp_ln1068_113 = icmp_eq  i64 %v_load_84, i64 0"   --->   Operation 738 'icmp' 'icmp_ln1068_113' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 739 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_113, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.22" [./bignum.h:78]   --->   Operation 739 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_60 : Operation 740 [1/1] (0.00ns)   --->   "%v_addr_85 = getelementptr i64 %v, i64 0, i64 9" [./bignum.h:67]   --->   Operation 740 'getelementptr' 'v_addr_85' <Predicate = (icmp_ln1068_113)> <Delay = 0.00>
ST_60 : Operation 741 [2/2] (3.25ns)   --->   "%v_load_85 = load i5 %v_addr_85" [./bignum.h:67]   --->   Operation 741 'load' 'v_load_85' <Predicate = (icmp_ln1068_113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 61 <SV = 60> <Delay = 3.25>
ST_61 : Operation 742 [1/2] (3.25ns)   --->   "%v_load_85 = load i5 %v_addr_85" [./bignum.h:67]   --->   Operation 742 'load' 'v_load_85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 62 <SV = 61> <Delay = 5.98>
ST_62 : Operation 743 [1/1] (2.77ns)   --->   "%icmp_ln1068_114 = icmp_eq  i64 %v_load_85, i64 0"   --->   Operation 743 'icmp' 'icmp_ln1068_114' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 744 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_114, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.23" [./bignum.h:78]   --->   Operation 744 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_62 : Operation 745 [1/1] (0.00ns)   --->   "%v_addr_86 = getelementptr i64 %v, i64 0, i64 8" [./bignum.h:67]   --->   Operation 745 'getelementptr' 'v_addr_86' <Predicate = (icmp_ln1068_114)> <Delay = 0.00>
ST_62 : Operation 746 [2/2] (3.25ns)   --->   "%v_load_86 = load i5 %v_addr_86" [./bignum.h:67]   --->   Operation 746 'load' 'v_load_86' <Predicate = (icmp_ln1068_114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 63 <SV = 62> <Delay = 3.25>
ST_63 : Operation 747 [1/2] (3.25ns)   --->   "%v_load_86 = load i5 %v_addr_86" [./bignum.h:67]   --->   Operation 747 'load' 'v_load_86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 64 <SV = 63> <Delay = 5.98>
ST_64 : Operation 748 [1/1] (2.77ns)   --->   "%icmp_ln1068_115 = icmp_eq  i64 %v_load_86, i64 0"   --->   Operation 748 'icmp' 'icmp_ln1068_115' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 749 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_115, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.24" [./bignum.h:78]   --->   Operation 749 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_64 : Operation 750 [1/1] (0.00ns)   --->   "%v_addr_87 = getelementptr i64 %v, i64 0, i64 7" [./bignum.h:67]   --->   Operation 750 'getelementptr' 'v_addr_87' <Predicate = (icmp_ln1068_115)> <Delay = 0.00>
ST_64 : Operation 751 [2/2] (3.25ns)   --->   "%v_load_87 = load i5 %v_addr_87" [./bignum.h:67]   --->   Operation 751 'load' 'v_load_87' <Predicate = (icmp_ln1068_115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 65 <SV = 64> <Delay = 3.25>
ST_65 : Operation 752 [1/2] (3.25ns)   --->   "%v_load_87 = load i5 %v_addr_87" [./bignum.h:67]   --->   Operation 752 'load' 'v_load_87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 66 <SV = 65> <Delay = 5.98>
ST_66 : Operation 753 [1/1] (2.77ns)   --->   "%icmp_ln1068_116 = icmp_eq  i64 %v_load_87, i64 0"   --->   Operation 753 'icmp' 'icmp_ln1068_116' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 754 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_116, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.25" [./bignum.h:78]   --->   Operation 754 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_66 : Operation 755 [1/1] (0.00ns)   --->   "%v_addr_88 = getelementptr i64 %v, i64 0, i64 6" [./bignum.h:67]   --->   Operation 755 'getelementptr' 'v_addr_88' <Predicate = (icmp_ln1068_116)> <Delay = 0.00>
ST_66 : Operation 756 [2/2] (3.25ns)   --->   "%v_load_88 = load i5 %v_addr_88" [./bignum.h:67]   --->   Operation 756 'load' 'v_load_88' <Predicate = (icmp_ln1068_116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 67 <SV = 66> <Delay = 3.25>
ST_67 : Operation 757 [1/2] (3.25ns)   --->   "%v_load_88 = load i5 %v_addr_88" [./bignum.h:67]   --->   Operation 757 'load' 'v_load_88' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 68 <SV = 67> <Delay = 5.98>
ST_68 : Operation 758 [1/1] (2.77ns)   --->   "%icmp_ln1068_117 = icmp_eq  i64 %v_load_88, i64 0"   --->   Operation 758 'icmp' 'icmp_ln1068_117' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 759 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_117, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.26" [./bignum.h:78]   --->   Operation 759 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_68 : Operation 760 [1/1] (0.00ns)   --->   "%v_addr_89 = getelementptr i64 %v, i64 0, i64 5" [./bignum.h:67]   --->   Operation 760 'getelementptr' 'v_addr_89' <Predicate = (icmp_ln1068_117)> <Delay = 0.00>
ST_68 : Operation 761 [2/2] (3.25ns)   --->   "%v_load_89 = load i5 %v_addr_89" [./bignum.h:67]   --->   Operation 761 'load' 'v_load_89' <Predicate = (icmp_ln1068_117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 69 <SV = 68> <Delay = 3.25>
ST_69 : Operation 762 [1/2] (3.25ns)   --->   "%v_load_89 = load i5 %v_addr_89" [./bignum.h:67]   --->   Operation 762 'load' 'v_load_89' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 70 <SV = 69> <Delay = 5.98>
ST_70 : Operation 763 [1/1] (2.77ns)   --->   "%icmp_ln1068_118 = icmp_eq  i64 %v_load_89, i64 0"   --->   Operation 763 'icmp' 'icmp_ln1068_118' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 764 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_118, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.27" [./bignum.h:78]   --->   Operation 764 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_70 : Operation 765 [1/1] (0.00ns)   --->   "%v_addr_90 = getelementptr i64 %v, i64 0, i64 4" [./bignum.h:67]   --->   Operation 765 'getelementptr' 'v_addr_90' <Predicate = (icmp_ln1068_118)> <Delay = 0.00>
ST_70 : Operation 766 [2/2] (3.25ns)   --->   "%v_load_90 = load i5 %v_addr_90" [./bignum.h:67]   --->   Operation 766 'load' 'v_load_90' <Predicate = (icmp_ln1068_118)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 71 <SV = 70> <Delay = 3.25>
ST_71 : Operation 767 [1/2] (3.25ns)   --->   "%v_load_90 = load i5 %v_addr_90" [./bignum.h:67]   --->   Operation 767 'load' 'v_load_90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 72 <SV = 71> <Delay = 5.98>
ST_72 : Operation 768 [1/1] (2.77ns)   --->   "%icmp_ln1068_119 = icmp_eq  i64 %v_load_90, i64 0"   --->   Operation 768 'icmp' 'icmp_ln1068_119' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 769 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_119, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.28" [./bignum.h:78]   --->   Operation 769 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_72 : Operation 770 [1/1] (0.00ns)   --->   "%v_addr_91 = getelementptr i64 %v, i64 0, i64 3" [./bignum.h:67]   --->   Operation 770 'getelementptr' 'v_addr_91' <Predicate = (icmp_ln1068_119)> <Delay = 0.00>
ST_72 : Operation 771 [2/2] (3.25ns)   --->   "%v_load_91 = load i5 %v_addr_91" [./bignum.h:67]   --->   Operation 771 'load' 'v_load_91' <Predicate = (icmp_ln1068_119)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 73 <SV = 72> <Delay = 3.25>
ST_73 : Operation 772 [1/2] (3.25ns)   --->   "%v_load_91 = load i5 %v_addr_91" [./bignum.h:67]   --->   Operation 772 'load' 'v_load_91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 74 <SV = 73> <Delay = 5.98>
ST_74 : Operation 773 [1/1] (2.77ns)   --->   "%icmp_ln1068_120 = icmp_eq  i64 %v_load_91, i64 0"   --->   Operation 773 'icmp' 'icmp_ln1068_120' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 774 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_120, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.29" [./bignum.h:78]   --->   Operation 774 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_74 : Operation 775 [1/1] (0.00ns)   --->   "%v_addr_92 = getelementptr i64 %v, i64 0, i64 2" [./bignum.h:67]   --->   Operation 775 'getelementptr' 'v_addr_92' <Predicate = (icmp_ln1068_120)> <Delay = 0.00>
ST_74 : Operation 776 [2/2] (3.25ns)   --->   "%v_load_92 = load i5 %v_addr_92" [./bignum.h:67]   --->   Operation 776 'load' 'v_load_92' <Predicate = (icmp_ln1068_120)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 75 <SV = 74> <Delay = 3.25>
ST_75 : Operation 777 [1/2] (3.25ns)   --->   "%v_load_92 = load i5 %v_addr_92" [./bignum.h:67]   --->   Operation 777 'load' 'v_load_92' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 76 <SV = 75> <Delay = 5.98>
ST_76 : Operation 778 [1/1] (2.77ns)   --->   "%icmp_ln1068_121 = icmp_eq  i64 %v_load_92, i64 0"   --->   Operation 778 'icmp' 'icmp_ln1068_121' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 779 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_121, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.30" [./bignum.h:78]   --->   Operation 779 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_76 : Operation 780 [1/1] (0.00ns)   --->   "%v_addr_93 = getelementptr i64 %v, i64 0, i64 1" [./bignum.h:67]   --->   Operation 780 'getelementptr' 'v_addr_93' <Predicate = (icmp_ln1068_121)> <Delay = 0.00>
ST_76 : Operation 781 [2/2] (3.25ns)   --->   "%v_load_93 = load i5 %v_addr_93" [./bignum.h:67]   --->   Operation 781 'load' 'v_load_93' <Predicate = (icmp_ln1068_121)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 77 <SV = 76> <Delay = 3.25>
ST_77 : Operation 782 [1/2] (3.25ns)   --->   "%v_load_93 = load i5 %v_addr_93" [./bignum.h:67]   --->   Operation 782 'load' 'v_load_93' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 78 <SV = 77> <Delay = 5.98>
ST_78 : Operation 783 [1/1] (2.77ns)   --->   "%icmp_ln1068_122 = icmp_eq  i64 %v_load_93, i64 0"   --->   Operation 783 'icmp' 'icmp_ln1068_122' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 784 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_122, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.31" [./bignum.h:78]   --->   Operation 784 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_78 : Operation 785 [1/1] (0.00ns)   --->   "%v_addr_94 = getelementptr i64 %v, i64 0, i64 0" [./bignum.h:67]   --->   Operation 785 'getelementptr' 'v_addr_94' <Predicate = (icmp_ln1068_122)> <Delay = 0.00>
ST_78 : Operation 786 [2/2] (3.25ns)   --->   "%v_load_94 = load i5 %v_addr_94" [./bignum.h:67]   --->   Operation 786 'load' 'v_load_94' <Predicate = (icmp_ln1068_122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 79 <SV = 78> <Delay = 3.25>
ST_79 : Operation 787 [1/2] (3.25ns)   --->   "%v_load_94 = load i5 %v_addr_94" [./bignum.h:67]   --->   Operation 787 'load' 'v_load_94' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 80 <SV = 79> <Delay = 3.20>
ST_80 : Operation 788 [1/1] (3.20ns)   --->   "%br_ln78 = br void %_ZNK6BignumILi32ELi64EE4sizeEv.exit" [./bignum.h:78]   --->   Operation 788 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 81 <SV = 80> <Delay = 1.58>
ST_81 : Operation 789 [1/1] (0.00ns)   --->   "%vn_V = phi i64 %v_load_94, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.31, i64 %v_load, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i, i64 %v_load_64, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.1, i64 %v_load_65, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.2, i64 %v_load_66, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.3, i64 %v_load_67, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.4, i64 %v_load_68, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.5, i64 %v_load_69, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.6, i64 %v_load_70, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.7, i64 %v_load_71, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.8, i64 %v_load_72, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.9, i64 %v_load_73, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.10, i64 %v_load_74, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.11, i64 %v_load_75, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.12, i64 %v_load_76, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.13, i64 %v_load_77, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.14, i64 %v_load_78, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.15, i64 %v_load_79, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.16, i64 %v_load_80, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.17, i64 %v_load_81, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.18, i64 %v_load_82, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.19, i64 %v_load_83, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.20, i64 %v_load_84, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.21, i64 %v_load_85, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.22, i64 %v_load_86, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.23, i64 %v_load_87, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.24, i64 %v_load_88, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.25, i64 %v_load_89, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.26, i64 %v_load_90, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.27, i64 %v_load_91, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.28, i64 %v_load_92, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.29, i64 %v_load_93, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.30" [./bignum.h:67]   --->   Operation 789 'phi' 'vn_V' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 790 [1/1] (0.00ns)   --->   "%n = phi i6 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.31, i6 32, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i, i6 31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.1, i6 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.2, i6 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.3, i6 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.4, i6 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.5, i6 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.6, i6 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.7, i6 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.8, i6 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.9, i6 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.10, i6 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.11, i6 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.12, i6 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.13, i6 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.14, i6 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.15, i6 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.16, i6 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.17, i6 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.18, i6 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.19, i6 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.20, i6 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.21, i6 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.22, i6 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.23, i6 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.24, i6 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.25, i6 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.26, i6 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.27, i6 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.28, i6 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.29, i6 2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.30"   --->   Operation 790 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 791 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 791 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i6 %n" [./bignum.h:110]   --->   Operation 792 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i6 %n" [./bignum.h:110]   --->   Operation 793 'trunc' 'trunc_ln110' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 794 [1/1] (1.58ns)   --->   "%store_ln112 = store i6 0, i6 %i_2" [./bignum.h:112]   --->   Operation 794 'store' 'store_ln112' <Predicate = true> <Delay = 1.58>
ST_81 : Operation 795 [1/1] (0.00ns)   --->   "%br_ln112 = br void" [./bignum.h:112]   --->   Operation 795 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 5.98>
ST_82 : Operation 796 [1/1] (0.00ns)   --->   "%i = load i6 %i_2" [./bignum.h:112]   --->   Operation 796 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %i" [./bignum.h:112]   --->   Operation 797 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 798 [1/1] (1.42ns)   --->   "%icmp_ln112 = icmp_eq  i6 %i, i6 32" [./bignum.h:112]   --->   Operation 798 'icmp' 'icmp_ln112' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 799 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 799 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 800 [1/1] (1.82ns)   --->   "%add_ln112 = add i6 %i, i6 1" [./bignum.h:112]   --->   Operation 800 'add' 'add_ln112' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 801 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %.split24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587" [./bignum.h:112]   --->   Operation 801 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 802 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [./bignum.h:0]   --->   Operation 802 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_82 : Operation 803 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i64 %q, i64 0, i64 %zext_ln112" [./bignum.h:60]   --->   Operation 803 'getelementptr' 'q_addr' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_82 : Operation 804 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %q_addr" [./bignum.h:60]   --->   Operation 804 'store' 'store_ln60' <Predicate = (!icmp_ln112)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_82 : Operation 805 [1/1] (1.58ns)   --->   "%store_ln112 = store i6 %add_ln112, i6 %i_2" [./bignum.h:112]   --->   Operation 805 'store' 'store_ln112' <Predicate = (!icmp_ln112)> <Delay = 1.58>
ST_82 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 806 'br' 'br_ln0' <Predicate = (!icmp_ln112)> <Delay = 0.00>
ST_82 : Operation 807 [1/1] (2.77ns)   --->   "%icmp_ln1068_123 = icmp_ne  i64 %this_load_31, i64 0"   --->   Operation 807 'icmp' 'icmp_ln1068_123' <Predicate = (icmp_ln112)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 808 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_123, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.1, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591" [./bignum.h:78]   --->   Operation 808 'br' 'br_ln78' <Predicate = (icmp_ln112)> <Delay = 3.20>
ST_82 : Operation 809 [1/1] (2.77ns)   --->   "%icmp_ln1068_124 = icmp_eq  i64 %this_load_30, i64 0"   --->   Operation 809 'icmp' 'icmp_ln1068_124' <Predicate = (icmp_ln112 & !icmp_ln1068_123)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 810 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_124, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.2" [./bignum.h:78]   --->   Operation 810 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123)> <Delay = 3.20>
ST_82 : Operation 811 [1/1] (2.77ns)   --->   "%icmp_ln1068_125 = icmp_eq  i64 %this_load_29, i64 0"   --->   Operation 811 'icmp' 'icmp_ln1068_125' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 812 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_125, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.3" [./bignum.h:78]   --->   Operation 812 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124)> <Delay = 3.20>
ST_82 : Operation 813 [1/1] (2.77ns)   --->   "%icmp_ln1068_126 = icmp_eq  i64 %this_load_28, i64 0"   --->   Operation 813 'icmp' 'icmp_ln1068_126' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 814 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_126, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.4" [./bignum.h:78]   --->   Operation 814 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125)> <Delay = 3.20>
ST_82 : Operation 815 [1/1] (2.77ns)   --->   "%icmp_ln1068_127 = icmp_eq  i64 %this_load_27, i64 0"   --->   Operation 815 'icmp' 'icmp_ln1068_127' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 816 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_127, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.5" [./bignum.h:78]   --->   Operation 816 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126)> <Delay = 3.20>
ST_82 : Operation 817 [1/1] (2.77ns)   --->   "%icmp_ln1068_128 = icmp_eq  i64 %this_load_26, i64 0"   --->   Operation 817 'icmp' 'icmp_ln1068_128' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 818 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_128, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.6" [./bignum.h:78]   --->   Operation 818 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127)> <Delay = 3.20>
ST_82 : Operation 819 [1/1] (2.77ns)   --->   "%icmp_ln1068_129 = icmp_eq  i64 %this_load_25, i64 0"   --->   Operation 819 'icmp' 'icmp_ln1068_129' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 820 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_129, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.7" [./bignum.h:78]   --->   Operation 820 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128)> <Delay = 3.20>
ST_82 : Operation 821 [1/1] (2.77ns)   --->   "%icmp_ln1068_130 = icmp_eq  i64 %this_load_24, i64 0"   --->   Operation 821 'icmp' 'icmp_ln1068_130' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 822 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_130, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.8" [./bignum.h:78]   --->   Operation 822 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129)> <Delay = 3.20>
ST_82 : Operation 823 [1/1] (2.77ns)   --->   "%icmp_ln1068_131 = icmp_eq  i64 %this_load_23, i64 0"   --->   Operation 823 'icmp' 'icmp_ln1068_131' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 824 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_131, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.9" [./bignum.h:78]   --->   Operation 824 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130)> <Delay = 3.20>
ST_82 : Operation 825 [1/1] (2.77ns)   --->   "%icmp_ln1068_132 = icmp_eq  i64 %this_load_22, i64 0"   --->   Operation 825 'icmp' 'icmp_ln1068_132' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 826 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_132, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.10" [./bignum.h:78]   --->   Operation 826 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131)> <Delay = 3.20>
ST_82 : Operation 827 [1/1] (2.77ns)   --->   "%icmp_ln1068_133 = icmp_eq  i64 %this_load_21, i64 0"   --->   Operation 827 'icmp' 'icmp_ln1068_133' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 828 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_133, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.11" [./bignum.h:78]   --->   Operation 828 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132)> <Delay = 3.20>
ST_82 : Operation 829 [1/1] (2.77ns)   --->   "%icmp_ln1068_134 = icmp_eq  i64 %this_load_20, i64 0"   --->   Operation 829 'icmp' 'icmp_ln1068_134' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 830 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_134, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.12" [./bignum.h:78]   --->   Operation 830 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133)> <Delay = 3.20>
ST_82 : Operation 831 [1/1] (2.77ns)   --->   "%icmp_ln1068_135 = icmp_eq  i64 %this_load_19, i64 0"   --->   Operation 831 'icmp' 'icmp_ln1068_135' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 832 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_135, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.13" [./bignum.h:78]   --->   Operation 832 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134)> <Delay = 3.20>
ST_82 : Operation 833 [1/1] (2.77ns)   --->   "%icmp_ln1068_136 = icmp_eq  i64 %this_load_18, i64 0"   --->   Operation 833 'icmp' 'icmp_ln1068_136' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 834 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_136, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.14" [./bignum.h:78]   --->   Operation 834 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135)> <Delay = 3.20>
ST_82 : Operation 835 [1/1] (2.77ns)   --->   "%icmp_ln1068_137 = icmp_eq  i64 %this_load_17, i64 0"   --->   Operation 835 'icmp' 'icmp_ln1068_137' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 836 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_137, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.15" [./bignum.h:78]   --->   Operation 836 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136)> <Delay = 3.20>
ST_82 : Operation 837 [1/1] (2.77ns)   --->   "%icmp_ln1068_138 = icmp_eq  i64 %this_load_16, i64 0"   --->   Operation 837 'icmp' 'icmp_ln1068_138' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 838 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_138, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.16" [./bignum.h:78]   --->   Operation 838 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137)> <Delay = 3.20>
ST_82 : Operation 839 [1/1] (2.77ns)   --->   "%icmp_ln1068_139 = icmp_eq  i64 %this_load_15, i64 0"   --->   Operation 839 'icmp' 'icmp_ln1068_139' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 840 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_139, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.17" [./bignum.h:78]   --->   Operation 840 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138)> <Delay = 3.20>
ST_82 : Operation 841 [1/1] (2.77ns)   --->   "%icmp_ln1068_140 = icmp_eq  i64 %this_load_14, i64 0"   --->   Operation 841 'icmp' 'icmp_ln1068_140' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 842 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_140, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.18" [./bignum.h:78]   --->   Operation 842 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139)> <Delay = 3.20>
ST_82 : Operation 843 [1/1] (2.77ns)   --->   "%icmp_ln1068_141 = icmp_eq  i64 %this_load_13, i64 0"   --->   Operation 843 'icmp' 'icmp_ln1068_141' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 844 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_141, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.19" [./bignum.h:78]   --->   Operation 844 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140)> <Delay = 3.20>
ST_82 : Operation 845 [1/1] (2.77ns)   --->   "%icmp_ln1068_142 = icmp_eq  i64 %this_load_12, i64 0"   --->   Operation 845 'icmp' 'icmp_ln1068_142' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 846 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_142, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.20" [./bignum.h:78]   --->   Operation 846 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141)> <Delay = 3.20>
ST_82 : Operation 847 [1/1] (2.77ns)   --->   "%icmp_ln1068_143 = icmp_eq  i64 %this_load_11, i64 0"   --->   Operation 847 'icmp' 'icmp_ln1068_143' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 848 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_143, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.21" [./bignum.h:78]   --->   Operation 848 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142)> <Delay = 3.20>
ST_82 : Operation 849 [1/1] (2.77ns)   --->   "%icmp_ln1068_144 = icmp_eq  i64 %this_load_10, i64 0"   --->   Operation 849 'icmp' 'icmp_ln1068_144' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 850 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_144, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.22" [./bignum.h:78]   --->   Operation 850 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143)> <Delay = 3.20>
ST_82 : Operation 851 [1/1] (2.77ns)   --->   "%icmp_ln1068_145 = icmp_eq  i64 %this_load_9, i64 0"   --->   Operation 851 'icmp' 'icmp_ln1068_145' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 852 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_145, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.23" [./bignum.h:78]   --->   Operation 852 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144)> <Delay = 3.20>
ST_82 : Operation 853 [1/1] (2.77ns)   --->   "%icmp_ln1068_146 = icmp_eq  i64 %this_load_8, i64 0"   --->   Operation 853 'icmp' 'icmp_ln1068_146' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 854 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_146, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.24" [./bignum.h:78]   --->   Operation 854 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145)> <Delay = 3.20>
ST_82 : Operation 855 [1/1] (2.77ns)   --->   "%icmp_ln1068_147 = icmp_eq  i64 %this_load_7, i64 0"   --->   Operation 855 'icmp' 'icmp_ln1068_147' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 856 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_147, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.25" [./bignum.h:78]   --->   Operation 856 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146)> <Delay = 3.20>
ST_82 : Operation 857 [1/1] (2.77ns)   --->   "%icmp_ln1068_148 = icmp_eq  i64 %this_load_6, i64 0"   --->   Operation 857 'icmp' 'icmp_ln1068_148' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 858 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_148, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.26" [./bignum.h:78]   --->   Operation 858 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147)> <Delay = 3.20>
ST_82 : Operation 859 [1/1] (2.77ns)   --->   "%icmp_ln1068_149 = icmp_eq  i64 %this_load_5, i64 0"   --->   Operation 859 'icmp' 'icmp_ln1068_149' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 860 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_149, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.27" [./bignum.h:78]   --->   Operation 860 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148)> <Delay = 3.20>
ST_82 : Operation 861 [1/1] (2.77ns)   --->   "%icmp_ln1068_150 = icmp_eq  i64 %this_load_4, i64 0"   --->   Operation 861 'icmp' 'icmp_ln1068_150' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148 & icmp_ln1068_149)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 862 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_150, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.28" [./bignum.h:78]   --->   Operation 862 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148 & icmp_ln1068_149)> <Delay = 3.20>
ST_82 : Operation 863 [1/1] (2.77ns)   --->   "%icmp_ln1068_151 = icmp_eq  i64 %this_load_3, i64 0"   --->   Operation 863 'icmp' 'icmp_ln1068_151' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148 & icmp_ln1068_149 & icmp_ln1068_150)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 864 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_151, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.29" [./bignum.h:78]   --->   Operation 864 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148 & icmp_ln1068_149 & icmp_ln1068_150)> <Delay = 3.20>
ST_82 : Operation 865 [1/1] (2.77ns)   --->   "%icmp_ln1068_152 = icmp_eq  i64 %this_load_2, i64 0"   --->   Operation 865 'icmp' 'icmp_ln1068_152' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148 & icmp_ln1068_149 & icmp_ln1068_150 & icmp_ln1068_151)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 866 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_152, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.30" [./bignum.h:78]   --->   Operation 866 'br' 'br_ln78' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148 & icmp_ln1068_149 & icmp_ln1068_150 & icmp_ln1068_151)> <Delay = 3.20>
ST_82 : Operation 867 [1/1] (2.77ns)   --->   "%icmp_ln1068_153 = icmp_eq  i64 %this_load_1, i64 0"   --->   Operation 867 'icmp' 'icmp_ln1068_153' <Predicate = (icmp_ln112 & !icmp_ln1068_123 & icmp_ln1068_124 & icmp_ln1068_125 & icmp_ln1068_126 & icmp_ln1068_127 & icmp_ln1068_128 & icmp_ln1068_129 & icmp_ln1068_130 & icmp_ln1068_131 & icmp_ln1068_132 & icmp_ln1068_133 & icmp_ln1068_134 & icmp_ln1068_135 & icmp_ln1068_136 & icmp_ln1068_137 & icmp_ln1068_138 & icmp_ln1068_139 & icmp_ln1068_140 & icmp_ln1068_141 & icmp_ln1068_142 & icmp_ln1068_143 & icmp_ln1068_144 & icmp_ln1068_145 & icmp_ln1068_146 & icmp_ln1068_147 & icmp_ln1068_148 & icmp_ln1068_149 & icmp_ln1068_150 & icmp_ln1068_151 & icmp_ln1068_152)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.20>
ST_83 : Operation 868 [1/1] (0.98ns)   --->   "%select_ln78 = select i1 %icmp_ln1068_153, i6 1, i6 2" [./bignum.h:78]   --->   Operation 868 'select' 'select_ln78' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 869 [1/1] (3.20ns)   --->   "%br_ln78 = br void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591" [./bignum.h:78]   --->   Operation 869 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 84 <SV = 83> <Delay = 3.01>
ST_84 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln115)   --->   "%retval_0_i590 = phi i6 %select_ln78, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.30, i6 32, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587, i6 31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.1, i6 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.2, i6 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.3, i6 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.4, i6 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.5, i6 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.6, i6 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.7, i6 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.8, i6 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.9, i6 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.10, i6 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.11, i6 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.12, i6 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.13, i6 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.14, i6 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.15, i6 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.16, i6 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.17, i6 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.18, i6 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.19, i6 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.20, i6 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.21, i6 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.22, i6 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.23, i6 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.24, i6 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.25, i6 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.26, i6 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.27, i6 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.28, i6 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i587.29" [./bignum.h:78]   --->   Operation 870 'phi' 'retval_0_i590' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 871 [1/1] (1.42ns) (out node of the LUT)   --->   "%icmp_ln115 = icmp_ult  i6 %retval_0_i590, i6 %n" [./bignum.h:115]   --->   Operation 871 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 872 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %_ZNK6BignumILi32ELi64EE5blockEi.exit572.preheader, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591._crit_edge" [./bignum.h:115]   --->   Operation 872 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 873 [2/2] (1.58ns)   --->   "%targetBlock = call i2 @divide_Pipeline_NORMALIZE, i64 %vn_V, i7 %d_loc" [./bignum.h:67]   --->   Operation 873 'call' 'targetBlock' <Predicate = (!icmp_ln115)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 84> <Delay = 3.74>
ST_85 : Operation 874 [1/2] (2.78ns)   --->   "%targetBlock = call i2 @divide_Pipeline_NORMALIZE, i64 %vn_V, i7 %d_loc" [./bignum.h:67]   --->   Operation 874 'call' 'targetBlock' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 875 [1/1] (0.95ns)   --->   "%cond = icmp_eq  i2 %targetBlock, i2 1" [./bignum.h:67]   --->   Operation 875 'icmp' 'cond' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.45>
ST_86 : Operation 876 [1/1] (1.78ns)   --->   "%add_ln121 = add i5 %trunc_ln110, i5 31" [./bignum.h:121]   --->   Operation 876 'add' 'add_ln121' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 877 [1/1] (0.00ns)   --->   "%d_loc_load = load i7 %d_loc"   --->   Operation 877 'load' 'd_loc_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 878 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %cond, void %.loopexit105.loopexit, void %.loopexit105.split.loop.exit184" [./bignum.h:67]   --->   Operation 878 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 879 [1/1] (0.00ns)   --->   "%d_cast_le = zext i7 %d_loc_load"   --->   Operation 879 'zext' 'd_cast_le' <Predicate = (!cond)> <Delay = 0.00>
ST_86 : Operation 880 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit105"   --->   Operation 880 'br' 'br_ln0' <Predicate = (!cond)> <Delay = 1.58>
ST_86 : Operation 881 [1/1] (1.87ns)   --->   "%add_ln127 = add i7 %d_loc_load, i7 127" [./bignum.h:127]   --->   Operation 881 'add' 'add_ln127' <Predicate = (cond)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i7 %add_ln127" [./bignum.h:78]   --->   Operation 882 'sext' 'sext_ln78' <Predicate = (cond)> <Delay = 0.00>
ST_86 : Operation 883 [1/1] (1.58ns)   --->   "%br_ln78 = br void %.loopexit105" [./bignum.h:78]   --->   Operation 883 'br' 'br_ln78' <Predicate = (cond)> <Delay = 1.58>
ST_86 : Operation 884 [1/1] (0.00ns)   --->   "%d_0123 = phi i8 %sext_ln78, void %.loopexit105.split.loop.exit184, i8 %d_cast_le, void %.loopexit105.loopexit" [./bignum.h:78]   --->   Operation 884 'phi' 'd_0123' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 885 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.1, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434" [./bignum.h:78]   --->   Operation 885 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_86 : Operation 886 [1/1] (0.00ns)   --->   "%v_addr_95 = getelementptr i64 %v, i64 0, i64 30" [./bignum.h:67]   --->   Operation 886 'getelementptr' 'v_addr_95' <Predicate = (!icmp_ln1068)> <Delay = 0.00>
ST_86 : Operation 887 [2/2] (3.25ns)   --->   "%v_load_95 = load i5 %v_addr_95" [./bignum.h:67]   --->   Operation 887 'load' 'v_load_95' <Predicate = (!icmp_ln1068)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 87 <SV = 86> <Delay = 6.03>
ST_87 : Operation 888 [1/2] (3.25ns)   --->   "%v_load_95 = load i5 %v_addr_95" [./bignum.h:67]   --->   Operation 888 'load' 'v_load_95' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_87 : Operation 889 [1/1] (2.77ns)   --->   "%icmp_ln1068_154 = icmp_eq  i64 %v_load_95, i64 0"   --->   Operation 889 'icmp' 'icmp_ln1068_154' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.25>
ST_88 : Operation 890 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_154, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.2" [./bignum.h:78]   --->   Operation 890 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_88 : Operation 891 [1/1] (0.00ns)   --->   "%v_addr_96 = getelementptr i64 %v, i64 0, i64 29" [./bignum.h:67]   --->   Operation 891 'getelementptr' 'v_addr_96' <Predicate = (icmp_ln1068_154)> <Delay = 0.00>
ST_88 : Operation 892 [2/2] (3.25ns)   --->   "%v_load_96 = load i5 %v_addr_96" [./bignum.h:67]   --->   Operation 892 'load' 'v_load_96' <Predicate = (icmp_ln1068_154)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 89 <SV = 88> <Delay = 6.03>
ST_89 : Operation 893 [1/2] (3.25ns)   --->   "%v_load_96 = load i5 %v_addr_96" [./bignum.h:67]   --->   Operation 893 'load' 'v_load_96' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_89 : Operation 894 [1/1] (2.77ns)   --->   "%icmp_ln1068_155 = icmp_eq  i64 %v_load_96, i64 0"   --->   Operation 894 'icmp' 'icmp_ln1068_155' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.25>
ST_90 : Operation 895 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_155, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.3" [./bignum.h:78]   --->   Operation 895 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_90 : Operation 896 [1/1] (0.00ns)   --->   "%v_addr_97 = getelementptr i64 %v, i64 0, i64 28" [./bignum.h:67]   --->   Operation 896 'getelementptr' 'v_addr_97' <Predicate = (icmp_ln1068_155)> <Delay = 0.00>
ST_90 : Operation 897 [2/2] (3.25ns)   --->   "%v_load_97 = load i5 %v_addr_97" [./bignum.h:67]   --->   Operation 897 'load' 'v_load_97' <Predicate = (icmp_ln1068_155)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 91 <SV = 90> <Delay = 6.03>
ST_91 : Operation 898 [1/2] (3.25ns)   --->   "%v_load_97 = load i5 %v_addr_97" [./bignum.h:67]   --->   Operation 898 'load' 'v_load_97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_91 : Operation 899 [1/1] (2.77ns)   --->   "%icmp_ln1068_156 = icmp_eq  i64 %v_load_97, i64 0"   --->   Operation 899 'icmp' 'icmp_ln1068_156' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.25>
ST_92 : Operation 900 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_156, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.4" [./bignum.h:78]   --->   Operation 900 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_92 : Operation 901 [1/1] (0.00ns)   --->   "%v_addr_98 = getelementptr i64 %v, i64 0, i64 27" [./bignum.h:67]   --->   Operation 901 'getelementptr' 'v_addr_98' <Predicate = (icmp_ln1068_156)> <Delay = 0.00>
ST_92 : Operation 902 [2/2] (3.25ns)   --->   "%v_load_98 = load i5 %v_addr_98" [./bignum.h:67]   --->   Operation 902 'load' 'v_load_98' <Predicate = (icmp_ln1068_156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 93 <SV = 92> <Delay = 6.03>
ST_93 : Operation 903 [1/2] (3.25ns)   --->   "%v_load_98 = load i5 %v_addr_98" [./bignum.h:67]   --->   Operation 903 'load' 'v_load_98' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_93 : Operation 904 [1/1] (2.77ns)   --->   "%icmp_ln1068_157 = icmp_eq  i64 %v_load_98, i64 0"   --->   Operation 904 'icmp' 'icmp_ln1068_157' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.25>
ST_94 : Operation 905 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_157, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.5" [./bignum.h:78]   --->   Operation 905 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_94 : Operation 906 [1/1] (0.00ns)   --->   "%v_addr_99 = getelementptr i64 %v, i64 0, i64 26" [./bignum.h:67]   --->   Operation 906 'getelementptr' 'v_addr_99' <Predicate = (icmp_ln1068_157)> <Delay = 0.00>
ST_94 : Operation 907 [2/2] (3.25ns)   --->   "%v_load_99 = load i5 %v_addr_99" [./bignum.h:67]   --->   Operation 907 'load' 'v_load_99' <Predicate = (icmp_ln1068_157)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 95 <SV = 94> <Delay = 6.03>
ST_95 : Operation 908 [1/2] (3.25ns)   --->   "%v_load_99 = load i5 %v_addr_99" [./bignum.h:67]   --->   Operation 908 'load' 'v_load_99' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_95 : Operation 909 [1/1] (2.77ns)   --->   "%icmp_ln1068_158 = icmp_eq  i64 %v_load_99, i64 0"   --->   Operation 909 'icmp' 'icmp_ln1068_158' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.25>
ST_96 : Operation 910 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_158, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.6" [./bignum.h:78]   --->   Operation 910 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_96 : Operation 911 [1/1] (0.00ns)   --->   "%v_addr_100 = getelementptr i64 %v, i64 0, i64 25" [./bignum.h:67]   --->   Operation 911 'getelementptr' 'v_addr_100' <Predicate = (icmp_ln1068_158)> <Delay = 0.00>
ST_96 : Operation 912 [2/2] (3.25ns)   --->   "%v_load_100 = load i5 %v_addr_100" [./bignum.h:67]   --->   Operation 912 'load' 'v_load_100' <Predicate = (icmp_ln1068_158)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 97 <SV = 96> <Delay = 6.03>
ST_97 : Operation 913 [1/2] (3.25ns)   --->   "%v_load_100 = load i5 %v_addr_100" [./bignum.h:67]   --->   Operation 913 'load' 'v_load_100' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_97 : Operation 914 [1/1] (2.77ns)   --->   "%icmp_ln1068_159 = icmp_eq  i64 %v_load_100, i64 0"   --->   Operation 914 'icmp' 'icmp_ln1068_159' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.25>
ST_98 : Operation 915 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_159, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.7" [./bignum.h:78]   --->   Operation 915 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_98 : Operation 916 [1/1] (0.00ns)   --->   "%v_addr_101 = getelementptr i64 %v, i64 0, i64 24" [./bignum.h:67]   --->   Operation 916 'getelementptr' 'v_addr_101' <Predicate = (icmp_ln1068_159)> <Delay = 0.00>
ST_98 : Operation 917 [2/2] (3.25ns)   --->   "%v_load_101 = load i5 %v_addr_101" [./bignum.h:67]   --->   Operation 917 'load' 'v_load_101' <Predicate = (icmp_ln1068_159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 99 <SV = 98> <Delay = 6.03>
ST_99 : Operation 918 [1/2] (3.25ns)   --->   "%v_load_101 = load i5 %v_addr_101" [./bignum.h:67]   --->   Operation 918 'load' 'v_load_101' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_99 : Operation 919 [1/1] (2.77ns)   --->   "%icmp_ln1068_160 = icmp_eq  i64 %v_load_101, i64 0"   --->   Operation 919 'icmp' 'icmp_ln1068_160' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.25>
ST_100 : Operation 920 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_160, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.8" [./bignum.h:78]   --->   Operation 920 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_100 : Operation 921 [1/1] (0.00ns)   --->   "%v_addr_102 = getelementptr i64 %v, i64 0, i64 23" [./bignum.h:67]   --->   Operation 921 'getelementptr' 'v_addr_102' <Predicate = (icmp_ln1068_160)> <Delay = 0.00>
ST_100 : Operation 922 [2/2] (3.25ns)   --->   "%v_load_102 = load i5 %v_addr_102" [./bignum.h:67]   --->   Operation 922 'load' 'v_load_102' <Predicate = (icmp_ln1068_160)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 101 <SV = 100> <Delay = 6.03>
ST_101 : Operation 923 [1/2] (3.25ns)   --->   "%v_load_102 = load i5 %v_addr_102" [./bignum.h:67]   --->   Operation 923 'load' 'v_load_102' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_101 : Operation 924 [1/1] (2.77ns)   --->   "%icmp_ln1068_161 = icmp_eq  i64 %v_load_102, i64 0"   --->   Operation 924 'icmp' 'icmp_ln1068_161' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.25>
ST_102 : Operation 925 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_161, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.9" [./bignum.h:78]   --->   Operation 925 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_102 : Operation 926 [1/1] (0.00ns)   --->   "%v_addr_103 = getelementptr i64 %v, i64 0, i64 22" [./bignum.h:67]   --->   Operation 926 'getelementptr' 'v_addr_103' <Predicate = (icmp_ln1068_161)> <Delay = 0.00>
ST_102 : Operation 927 [2/2] (3.25ns)   --->   "%v_load_103 = load i5 %v_addr_103" [./bignum.h:67]   --->   Operation 927 'load' 'v_load_103' <Predicate = (icmp_ln1068_161)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 103 <SV = 102> <Delay = 6.03>
ST_103 : Operation 928 [1/2] (3.25ns)   --->   "%v_load_103 = load i5 %v_addr_103" [./bignum.h:67]   --->   Operation 928 'load' 'v_load_103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_103 : Operation 929 [1/1] (2.77ns)   --->   "%icmp_ln1068_162 = icmp_eq  i64 %v_load_103, i64 0"   --->   Operation 929 'icmp' 'icmp_ln1068_162' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.25>
ST_104 : Operation 930 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_162, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.10" [./bignum.h:78]   --->   Operation 930 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_104 : Operation 931 [1/1] (0.00ns)   --->   "%v_addr_104 = getelementptr i64 %v, i64 0, i64 21" [./bignum.h:67]   --->   Operation 931 'getelementptr' 'v_addr_104' <Predicate = (icmp_ln1068_162)> <Delay = 0.00>
ST_104 : Operation 932 [2/2] (3.25ns)   --->   "%v_load_104 = load i5 %v_addr_104" [./bignum.h:67]   --->   Operation 932 'load' 'v_load_104' <Predicate = (icmp_ln1068_162)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 105 <SV = 104> <Delay = 6.03>
ST_105 : Operation 933 [1/2] (3.25ns)   --->   "%v_load_104 = load i5 %v_addr_104" [./bignum.h:67]   --->   Operation 933 'load' 'v_load_104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_105 : Operation 934 [1/1] (2.77ns)   --->   "%icmp_ln1068_163 = icmp_eq  i64 %v_load_104, i64 0"   --->   Operation 934 'icmp' 'icmp_ln1068_163' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.25>
ST_106 : Operation 935 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_163, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.11" [./bignum.h:78]   --->   Operation 935 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_106 : Operation 936 [1/1] (0.00ns)   --->   "%v_addr_105 = getelementptr i64 %v, i64 0, i64 20" [./bignum.h:67]   --->   Operation 936 'getelementptr' 'v_addr_105' <Predicate = (icmp_ln1068_163)> <Delay = 0.00>
ST_106 : Operation 937 [2/2] (3.25ns)   --->   "%v_load_105 = load i5 %v_addr_105" [./bignum.h:67]   --->   Operation 937 'load' 'v_load_105' <Predicate = (icmp_ln1068_163)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 107 <SV = 106> <Delay = 6.03>
ST_107 : Operation 938 [1/2] (3.25ns)   --->   "%v_load_105 = load i5 %v_addr_105" [./bignum.h:67]   --->   Operation 938 'load' 'v_load_105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_107 : Operation 939 [1/1] (2.77ns)   --->   "%icmp_ln1068_164 = icmp_eq  i64 %v_load_105, i64 0"   --->   Operation 939 'icmp' 'icmp_ln1068_164' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.25>
ST_108 : Operation 940 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_164, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.12" [./bignum.h:78]   --->   Operation 940 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_108 : Operation 941 [1/1] (0.00ns)   --->   "%v_addr_106 = getelementptr i64 %v, i64 0, i64 19" [./bignum.h:67]   --->   Operation 941 'getelementptr' 'v_addr_106' <Predicate = (icmp_ln1068_164)> <Delay = 0.00>
ST_108 : Operation 942 [2/2] (3.25ns)   --->   "%v_load_106 = load i5 %v_addr_106" [./bignum.h:67]   --->   Operation 942 'load' 'v_load_106' <Predicate = (icmp_ln1068_164)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 109 <SV = 108> <Delay = 6.03>
ST_109 : Operation 943 [1/2] (3.25ns)   --->   "%v_load_106 = load i5 %v_addr_106" [./bignum.h:67]   --->   Operation 943 'load' 'v_load_106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_109 : Operation 944 [1/1] (2.77ns)   --->   "%icmp_ln1068_165 = icmp_eq  i64 %v_load_106, i64 0"   --->   Operation 944 'icmp' 'icmp_ln1068_165' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.25>
ST_110 : Operation 945 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_165, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.13" [./bignum.h:78]   --->   Operation 945 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_110 : Operation 946 [1/1] (0.00ns)   --->   "%v_addr_107 = getelementptr i64 %v, i64 0, i64 18" [./bignum.h:67]   --->   Operation 946 'getelementptr' 'v_addr_107' <Predicate = (icmp_ln1068_165)> <Delay = 0.00>
ST_110 : Operation 947 [2/2] (3.25ns)   --->   "%v_load_107 = load i5 %v_addr_107" [./bignum.h:67]   --->   Operation 947 'load' 'v_load_107' <Predicate = (icmp_ln1068_165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 111 <SV = 110> <Delay = 6.03>
ST_111 : Operation 948 [1/2] (3.25ns)   --->   "%v_load_107 = load i5 %v_addr_107" [./bignum.h:67]   --->   Operation 948 'load' 'v_load_107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_111 : Operation 949 [1/1] (2.77ns)   --->   "%icmp_ln1068_166 = icmp_eq  i64 %v_load_107, i64 0"   --->   Operation 949 'icmp' 'icmp_ln1068_166' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.25>
ST_112 : Operation 950 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_166, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.14" [./bignum.h:78]   --->   Operation 950 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_112 : Operation 951 [1/1] (0.00ns)   --->   "%v_addr_108 = getelementptr i64 %v, i64 0, i64 17" [./bignum.h:67]   --->   Operation 951 'getelementptr' 'v_addr_108' <Predicate = (icmp_ln1068_166)> <Delay = 0.00>
ST_112 : Operation 952 [2/2] (3.25ns)   --->   "%v_load_108 = load i5 %v_addr_108" [./bignum.h:67]   --->   Operation 952 'load' 'v_load_108' <Predicate = (icmp_ln1068_166)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 113 <SV = 112> <Delay = 6.03>
ST_113 : Operation 953 [1/2] (3.25ns)   --->   "%v_load_108 = load i5 %v_addr_108" [./bignum.h:67]   --->   Operation 953 'load' 'v_load_108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_113 : Operation 954 [1/1] (2.77ns)   --->   "%icmp_ln1068_167 = icmp_eq  i64 %v_load_108, i64 0"   --->   Operation 954 'icmp' 'icmp_ln1068_167' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.25>
ST_114 : Operation 955 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_167, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.15" [./bignum.h:78]   --->   Operation 955 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_114 : Operation 956 [1/1] (0.00ns)   --->   "%v_addr_109 = getelementptr i64 %v, i64 0, i64 16" [./bignum.h:67]   --->   Operation 956 'getelementptr' 'v_addr_109' <Predicate = (icmp_ln1068_167)> <Delay = 0.00>
ST_114 : Operation 957 [2/2] (3.25ns)   --->   "%v_load_109 = load i5 %v_addr_109" [./bignum.h:67]   --->   Operation 957 'load' 'v_load_109' <Predicate = (icmp_ln1068_167)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 115 <SV = 114> <Delay = 6.03>
ST_115 : Operation 958 [1/2] (3.25ns)   --->   "%v_load_109 = load i5 %v_addr_109" [./bignum.h:67]   --->   Operation 958 'load' 'v_load_109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_115 : Operation 959 [1/1] (2.77ns)   --->   "%icmp_ln1068_168 = icmp_eq  i64 %v_load_109, i64 0"   --->   Operation 959 'icmp' 'icmp_ln1068_168' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.25>
ST_116 : Operation 960 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_168, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.16" [./bignum.h:78]   --->   Operation 960 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_116 : Operation 961 [1/1] (0.00ns)   --->   "%v_addr_110 = getelementptr i64 %v, i64 0, i64 15" [./bignum.h:67]   --->   Operation 961 'getelementptr' 'v_addr_110' <Predicate = (icmp_ln1068_168)> <Delay = 0.00>
ST_116 : Operation 962 [2/2] (3.25ns)   --->   "%v_load_110 = load i5 %v_addr_110" [./bignum.h:67]   --->   Operation 962 'load' 'v_load_110' <Predicate = (icmp_ln1068_168)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 117 <SV = 116> <Delay = 6.03>
ST_117 : Operation 963 [1/2] (3.25ns)   --->   "%v_load_110 = load i5 %v_addr_110" [./bignum.h:67]   --->   Operation 963 'load' 'v_load_110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_117 : Operation 964 [1/1] (2.77ns)   --->   "%icmp_ln1068_169 = icmp_eq  i64 %v_load_110, i64 0"   --->   Operation 964 'icmp' 'icmp_ln1068_169' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 3.25>
ST_118 : Operation 965 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_169, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.17" [./bignum.h:78]   --->   Operation 965 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_118 : Operation 966 [1/1] (0.00ns)   --->   "%v_addr_111 = getelementptr i64 %v, i64 0, i64 14" [./bignum.h:67]   --->   Operation 966 'getelementptr' 'v_addr_111' <Predicate = (icmp_ln1068_169)> <Delay = 0.00>
ST_118 : Operation 967 [2/2] (3.25ns)   --->   "%v_load_111 = load i5 %v_addr_111" [./bignum.h:67]   --->   Operation 967 'load' 'v_load_111' <Predicate = (icmp_ln1068_169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 119 <SV = 118> <Delay = 6.03>
ST_119 : Operation 968 [1/2] (3.25ns)   --->   "%v_load_111 = load i5 %v_addr_111" [./bignum.h:67]   --->   Operation 968 'load' 'v_load_111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_119 : Operation 969 [1/1] (2.77ns)   --->   "%icmp_ln1068_170 = icmp_eq  i64 %v_load_111, i64 0"   --->   Operation 969 'icmp' 'icmp_ln1068_170' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.25>
ST_120 : Operation 970 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_170, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.18" [./bignum.h:78]   --->   Operation 970 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_120 : Operation 971 [1/1] (0.00ns)   --->   "%v_addr_112 = getelementptr i64 %v, i64 0, i64 13" [./bignum.h:67]   --->   Operation 971 'getelementptr' 'v_addr_112' <Predicate = (icmp_ln1068_170)> <Delay = 0.00>
ST_120 : Operation 972 [2/2] (3.25ns)   --->   "%v_load_112 = load i5 %v_addr_112" [./bignum.h:67]   --->   Operation 972 'load' 'v_load_112' <Predicate = (icmp_ln1068_170)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 121 <SV = 120> <Delay = 6.03>
ST_121 : Operation 973 [1/2] (3.25ns)   --->   "%v_load_112 = load i5 %v_addr_112" [./bignum.h:67]   --->   Operation 973 'load' 'v_load_112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_121 : Operation 974 [1/1] (2.77ns)   --->   "%icmp_ln1068_171 = icmp_eq  i64 %v_load_112, i64 0"   --->   Operation 974 'icmp' 'icmp_ln1068_171' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.25>
ST_122 : Operation 975 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_171, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.19" [./bignum.h:78]   --->   Operation 975 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_122 : Operation 976 [1/1] (0.00ns)   --->   "%v_addr_113 = getelementptr i64 %v, i64 0, i64 12" [./bignum.h:67]   --->   Operation 976 'getelementptr' 'v_addr_113' <Predicate = (icmp_ln1068_171)> <Delay = 0.00>
ST_122 : Operation 977 [2/2] (3.25ns)   --->   "%v_load_113 = load i5 %v_addr_113" [./bignum.h:67]   --->   Operation 977 'load' 'v_load_113' <Predicate = (icmp_ln1068_171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 123 <SV = 122> <Delay = 6.03>
ST_123 : Operation 978 [1/2] (3.25ns)   --->   "%v_load_113 = load i5 %v_addr_113" [./bignum.h:67]   --->   Operation 978 'load' 'v_load_113' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_123 : Operation 979 [1/1] (2.77ns)   --->   "%icmp_ln1068_172 = icmp_eq  i64 %v_load_113, i64 0"   --->   Operation 979 'icmp' 'icmp_ln1068_172' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.25>
ST_124 : Operation 980 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_172, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.20" [./bignum.h:78]   --->   Operation 980 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_124 : Operation 981 [1/1] (0.00ns)   --->   "%v_addr_114 = getelementptr i64 %v, i64 0, i64 11" [./bignum.h:67]   --->   Operation 981 'getelementptr' 'v_addr_114' <Predicate = (icmp_ln1068_172)> <Delay = 0.00>
ST_124 : Operation 982 [2/2] (3.25ns)   --->   "%v_load_114 = load i5 %v_addr_114" [./bignum.h:67]   --->   Operation 982 'load' 'v_load_114' <Predicate = (icmp_ln1068_172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 125 <SV = 124> <Delay = 6.03>
ST_125 : Operation 983 [1/2] (3.25ns)   --->   "%v_load_114 = load i5 %v_addr_114" [./bignum.h:67]   --->   Operation 983 'load' 'v_load_114' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_125 : Operation 984 [1/1] (2.77ns)   --->   "%icmp_ln1068_173 = icmp_eq  i64 %v_load_114, i64 0"   --->   Operation 984 'icmp' 'icmp_ln1068_173' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.25>
ST_126 : Operation 985 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_173, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.21" [./bignum.h:78]   --->   Operation 985 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_126 : Operation 986 [1/1] (0.00ns)   --->   "%v_addr_115 = getelementptr i64 %v, i64 0, i64 10" [./bignum.h:67]   --->   Operation 986 'getelementptr' 'v_addr_115' <Predicate = (icmp_ln1068_173)> <Delay = 0.00>
ST_126 : Operation 987 [2/2] (3.25ns)   --->   "%v_load_115 = load i5 %v_addr_115" [./bignum.h:67]   --->   Operation 987 'load' 'v_load_115' <Predicate = (icmp_ln1068_173)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 127 <SV = 126> <Delay = 6.03>
ST_127 : Operation 988 [1/2] (3.25ns)   --->   "%v_load_115 = load i5 %v_addr_115" [./bignum.h:67]   --->   Operation 988 'load' 'v_load_115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_127 : Operation 989 [1/1] (2.77ns)   --->   "%icmp_ln1068_174 = icmp_eq  i64 %v_load_115, i64 0"   --->   Operation 989 'icmp' 'icmp_ln1068_174' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.25>
ST_128 : Operation 990 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_174, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.22" [./bignum.h:78]   --->   Operation 990 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_128 : Operation 991 [1/1] (0.00ns)   --->   "%v_addr_116 = getelementptr i64 %v, i64 0, i64 9" [./bignum.h:67]   --->   Operation 991 'getelementptr' 'v_addr_116' <Predicate = (icmp_ln1068_174)> <Delay = 0.00>
ST_128 : Operation 992 [2/2] (3.25ns)   --->   "%v_load_116 = load i5 %v_addr_116" [./bignum.h:67]   --->   Operation 992 'load' 'v_load_116' <Predicate = (icmp_ln1068_174)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 129 <SV = 128> <Delay = 6.03>
ST_129 : Operation 993 [1/2] (3.25ns)   --->   "%v_load_116 = load i5 %v_addr_116" [./bignum.h:67]   --->   Operation 993 'load' 'v_load_116' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_129 : Operation 994 [1/1] (2.77ns)   --->   "%icmp_ln1068_175 = icmp_eq  i64 %v_load_116, i64 0"   --->   Operation 994 'icmp' 'icmp_ln1068_175' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.25>
ST_130 : Operation 995 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_175, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.23" [./bignum.h:78]   --->   Operation 995 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_130 : Operation 996 [1/1] (0.00ns)   --->   "%v_addr_117 = getelementptr i64 %v, i64 0, i64 8" [./bignum.h:67]   --->   Operation 996 'getelementptr' 'v_addr_117' <Predicate = (icmp_ln1068_175)> <Delay = 0.00>
ST_130 : Operation 997 [2/2] (3.25ns)   --->   "%v_load_117 = load i5 %v_addr_117" [./bignum.h:67]   --->   Operation 997 'load' 'v_load_117' <Predicate = (icmp_ln1068_175)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 131 <SV = 130> <Delay = 6.03>
ST_131 : Operation 998 [1/2] (3.25ns)   --->   "%v_load_117 = load i5 %v_addr_117" [./bignum.h:67]   --->   Operation 998 'load' 'v_load_117' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_131 : Operation 999 [1/1] (2.77ns)   --->   "%icmp_ln1068_176 = icmp_eq  i64 %v_load_117, i64 0"   --->   Operation 999 'icmp' 'icmp_ln1068_176' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.25>
ST_132 : Operation 1000 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_176, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.24" [./bignum.h:78]   --->   Operation 1000 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_132 : Operation 1001 [1/1] (0.00ns)   --->   "%v_addr_118 = getelementptr i64 %v, i64 0, i64 7" [./bignum.h:67]   --->   Operation 1001 'getelementptr' 'v_addr_118' <Predicate = (icmp_ln1068_176)> <Delay = 0.00>
ST_132 : Operation 1002 [2/2] (3.25ns)   --->   "%v_load_118 = load i5 %v_addr_118" [./bignum.h:67]   --->   Operation 1002 'load' 'v_load_118' <Predicate = (icmp_ln1068_176)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 133 <SV = 132> <Delay = 6.03>
ST_133 : Operation 1003 [1/2] (3.25ns)   --->   "%v_load_118 = load i5 %v_addr_118" [./bignum.h:67]   --->   Operation 1003 'load' 'v_load_118' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_133 : Operation 1004 [1/1] (2.77ns)   --->   "%icmp_ln1068_177 = icmp_eq  i64 %v_load_118, i64 0"   --->   Operation 1004 'icmp' 'icmp_ln1068_177' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.25>
ST_134 : Operation 1005 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_177, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.25" [./bignum.h:78]   --->   Operation 1005 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_134 : Operation 1006 [1/1] (0.00ns)   --->   "%v_addr_119 = getelementptr i64 %v, i64 0, i64 6" [./bignum.h:67]   --->   Operation 1006 'getelementptr' 'v_addr_119' <Predicate = (icmp_ln1068_177)> <Delay = 0.00>
ST_134 : Operation 1007 [2/2] (3.25ns)   --->   "%v_load_119 = load i5 %v_addr_119" [./bignum.h:67]   --->   Operation 1007 'load' 'v_load_119' <Predicate = (icmp_ln1068_177)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 135 <SV = 134> <Delay = 6.03>
ST_135 : Operation 1008 [1/2] (3.25ns)   --->   "%v_load_119 = load i5 %v_addr_119" [./bignum.h:67]   --->   Operation 1008 'load' 'v_load_119' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_135 : Operation 1009 [1/1] (2.77ns)   --->   "%icmp_ln1068_178 = icmp_eq  i64 %v_load_119, i64 0"   --->   Operation 1009 'icmp' 'icmp_ln1068_178' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.25>
ST_136 : Operation 1010 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_178, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.26" [./bignum.h:78]   --->   Operation 1010 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_136 : Operation 1011 [1/1] (0.00ns)   --->   "%v_addr_120 = getelementptr i64 %v, i64 0, i64 5" [./bignum.h:67]   --->   Operation 1011 'getelementptr' 'v_addr_120' <Predicate = (icmp_ln1068_178)> <Delay = 0.00>
ST_136 : Operation 1012 [2/2] (3.25ns)   --->   "%v_load_120 = load i5 %v_addr_120" [./bignum.h:67]   --->   Operation 1012 'load' 'v_load_120' <Predicate = (icmp_ln1068_178)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 137 <SV = 136> <Delay = 6.03>
ST_137 : Operation 1013 [1/2] (3.25ns)   --->   "%v_load_120 = load i5 %v_addr_120" [./bignum.h:67]   --->   Operation 1013 'load' 'v_load_120' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_137 : Operation 1014 [1/1] (2.77ns)   --->   "%icmp_ln1068_179 = icmp_eq  i64 %v_load_120, i64 0"   --->   Operation 1014 'icmp' 'icmp_ln1068_179' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.25>
ST_138 : Operation 1015 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_179, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.27" [./bignum.h:78]   --->   Operation 1015 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_138 : Operation 1016 [1/1] (0.00ns)   --->   "%v_addr_121 = getelementptr i64 %v, i64 0, i64 4" [./bignum.h:67]   --->   Operation 1016 'getelementptr' 'v_addr_121' <Predicate = (icmp_ln1068_179)> <Delay = 0.00>
ST_138 : Operation 1017 [2/2] (3.25ns)   --->   "%v_load_121 = load i5 %v_addr_121" [./bignum.h:67]   --->   Operation 1017 'load' 'v_load_121' <Predicate = (icmp_ln1068_179)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 139 <SV = 138> <Delay = 6.03>
ST_139 : Operation 1018 [1/2] (3.25ns)   --->   "%v_load_121 = load i5 %v_addr_121" [./bignum.h:67]   --->   Operation 1018 'load' 'v_load_121' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_139 : Operation 1019 [1/1] (2.77ns)   --->   "%icmp_ln1068_180 = icmp_eq  i64 %v_load_121, i64 0"   --->   Operation 1019 'icmp' 'icmp_ln1068_180' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 3.25>
ST_140 : Operation 1020 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_180, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.28" [./bignum.h:78]   --->   Operation 1020 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_140 : Operation 1021 [1/1] (0.00ns)   --->   "%v_addr_122 = getelementptr i64 %v, i64 0, i64 3" [./bignum.h:67]   --->   Operation 1021 'getelementptr' 'v_addr_122' <Predicate = (icmp_ln1068_180)> <Delay = 0.00>
ST_140 : Operation 1022 [2/2] (3.25ns)   --->   "%v_load_122 = load i5 %v_addr_122" [./bignum.h:67]   --->   Operation 1022 'load' 'v_load_122' <Predicate = (icmp_ln1068_180)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 141 <SV = 140> <Delay = 6.03>
ST_141 : Operation 1023 [1/2] (3.25ns)   --->   "%v_load_122 = load i5 %v_addr_122" [./bignum.h:67]   --->   Operation 1023 'load' 'v_load_122' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_141 : Operation 1024 [1/1] (2.77ns)   --->   "%icmp_ln1068_181 = icmp_eq  i64 %v_load_122, i64 0"   --->   Operation 1024 'icmp' 'icmp_ln1068_181' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.25>
ST_142 : Operation 1025 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_181, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.29" [./bignum.h:78]   --->   Operation 1025 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_142 : Operation 1026 [1/1] (0.00ns)   --->   "%v_addr_123 = getelementptr i64 %v, i64 0, i64 2" [./bignum.h:67]   --->   Operation 1026 'getelementptr' 'v_addr_123' <Predicate = (icmp_ln1068_181)> <Delay = 0.00>
ST_142 : Operation 1027 [2/2] (3.25ns)   --->   "%v_load_123 = load i5 %v_addr_123" [./bignum.h:67]   --->   Operation 1027 'load' 'v_load_123' <Predicate = (icmp_ln1068_181)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 143 <SV = 142> <Delay = 6.03>
ST_143 : Operation 1028 [1/2] (3.25ns)   --->   "%v_load_123 = load i5 %v_addr_123" [./bignum.h:67]   --->   Operation 1028 'load' 'v_load_123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_143 : Operation 1029 [1/1] (2.77ns)   --->   "%icmp_ln1068_182 = icmp_eq  i64 %v_load_123, i64 0"   --->   Operation 1029 'icmp' 'icmp_ln1068_182' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 3.25>
ST_144 : Operation 1030 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_182, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.30" [./bignum.h:78]   --->   Operation 1030 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_144 : Operation 1031 [1/1] (0.00ns)   --->   "%v_addr_124 = getelementptr i64 %v, i64 0, i64 1" [./bignum.h:67]   --->   Operation 1031 'getelementptr' 'v_addr_124' <Predicate = (icmp_ln1068_182)> <Delay = 0.00>
ST_144 : Operation 1032 [2/2] (3.25ns)   --->   "%v_load_124 = load i5 %v_addr_124" [./bignum.h:67]   --->   Operation 1032 'load' 'v_load_124' <Predicate = (icmp_ln1068_182)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 145 <SV = 144> <Delay = 6.03>
ST_145 : Operation 1033 [1/2] (3.25ns)   --->   "%v_load_124 = load i5 %v_addr_124" [./bignum.h:67]   --->   Operation 1033 'load' 'v_load_124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_145 : Operation 1034 [1/1] (2.77ns)   --->   "%icmp_ln1068_183 = icmp_eq  i64 %v_load_124, i64 0"   --->   Operation 1034 'icmp' 'icmp_ln1068_183' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.25>
ST_146 : Operation 1035 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_183, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.31" [./bignum.h:78]   --->   Operation 1035 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_146 : Operation 1036 [1/1] (0.00ns)   --->   "%v_addr_125 = getelementptr i64 %v, i64 0, i64 0" [./bignum.h:67]   --->   Operation 1036 'getelementptr' 'v_addr_125' <Predicate = (icmp_ln1068_183)> <Delay = 0.00>
ST_146 : Operation 1037 [2/2] (3.25ns)   --->   "%v_load_125 = load i5 %v_addr_125" [./bignum.h:67]   --->   Operation 1037 'load' 'v_load_125' <Predicate = (icmp_ln1068_183)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 147 <SV = 146> <Delay = 6.03>
ST_147 : Operation 1038 [1/2] (3.25ns)   --->   "%v_load_125 = load i5 %v_addr_125" [./bignum.h:67]   --->   Operation 1038 'load' 'v_load_125' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_147 : Operation 1039 [1/1] (2.77ns)   --->   "%icmp_ln1068_184 = icmp_eq  i64 %v_load_125, i64 0"   --->   Operation 1039 'icmp' 'icmp_ln1068_184' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 3.20>
ST_148 : Operation 1040 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_184, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, void %_ZNK6BignumILi32ELi64EE5blockEi.exit44.i444" [./bignum.h:78]   --->   Operation 1040 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 149 <SV = 148> <Delay = 1.78>
ST_149 : Operation 1041 [1/1] (0.00ns)   --->   "%i_assign_36 = phi i5 31, void %.loopexit105, i5 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.1, i5 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.2, i5 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.3, i5 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.4, i5 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.5, i5 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.6, i5 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.7, i5 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.8, i5 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.9, i5 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.10, i5 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.11, i5 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.12, i5 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.13, i5 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.14, i5 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.15, i5 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.16, i5 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.17, i5 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.18, i5 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.19, i5 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.20, i5 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.21, i5 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.22, i5 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.23, i5 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.24, i5 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.25, i5 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.26, i5 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.27, i5 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.28, i5 2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.29, i5 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.30, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.31"   --->   Operation 1041 'phi' 'i_assign_36' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %i_assign_36" [./bignum.h:79]   --->   Operation 1042 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1043 [1/1] (1.78ns)   --->   "%s = add i6 %zext_ln79, i6 1" [./bignum.h:79]   --->   Operation 1043 'add' 's' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1044 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit44.i444"   --->   Operation 1044 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 150 <SV = 149> <Delay = 3.25>
ST_150 : Operation 1045 [1/1] (0.00ns)   --->   "%sub_i432275 = phi i5 %i_assign_36, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.31"   --->   Operation 1045 'phi' 'sub_i432275' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %sub_i432275" [./bignum.h:67]   --->   Operation 1046 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1047 [1/1] (0.00ns)   --->   "%v_addr_126 = getelementptr i64 %v, i64 0, i64 %zext_ln67" [./bignum.h:67]   --->   Operation 1047 'getelementptr' 'v_addr_126' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1048 [2/2] (3.25ns)   --->   "%v_load_126 = load i5 %v_addr_126" [./bignum.h:67]   --->   Operation 1048 'load' 'v_load_126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 151 <SV = 150> <Delay = 6.03>
ST_151 : Operation 1049 [1/2] (3.25ns)   --->   "%v_load_126 = load i5 %v_addr_126" [./bignum.h:67]   --->   Operation 1049 'load' 'v_load_126' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_151 : Operation 1050 [1/1] (2.77ns)   --->   "%icmp_ln1068_185 = icmp_ne  i64 %v_load_126, i64 0"   --->   Operation 1050 'icmp' 'icmp_ln1068_185' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 2.52>
ST_152 : Operation 1051 [1/1] (0.00ns)   --->   "%retval_0_i_i431274 = phi i6 %s, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i434, i6 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i428.31"   --->   Operation 1051 'phi' 'retval_0_i_i431274' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1052 [1/1] (1.55ns)   --->   "%icmp_ln217 = icmp_ne  i8 %d_0123, i8 0" [./bignum.h:217]   --->   Operation 1052 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1053 [1/1] (0.97ns)   --->   "%and_ln217 = and i1 %icmp_ln1068_185, i1 %icmp_ln217" [./bignum.h:217]   --->   Operation 1053 'and' 'and_ln217' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1054 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %and_ln217, void %_ZN6BignumILi32ELi64EE11lshift_safeEi.exit525, void %codeRepl5" [./bignum.h:217]   --->   Operation 1054 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 153 <SV = 152> <Delay = 1.91>
ST_153 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_0123, i32 7" [./bignum.h:78]   --->   Operation 1055 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1056 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp, i1 1" [./bignum.h:78]   --->   Operation 1056 'xor' 'rev' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1057 [1/1] (1.91ns)   --->   "%sub_i_i463 = sub i8 0, i8 %d_0123" [./bignum.h:78]   --->   Operation 1057 'sub' 'sub_i_i463' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1058 [2/2] (0.00ns)   --->   "%targetBlock6 = call i2 @divide_Pipeline_SHIFT, i64 %v, i8 %d_0123, i8 %sub_i_i463, i1 %rev, i6 %retval_0_i_i431274, i6 %retval_0_i_i431274, i64 %k_V_loc_47, i64 %trunc_ln6_loc" [./bignum.h:78]   --->   Operation 1058 'call' 'targetBlock6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 154 <SV = 153> <Delay = 0.95>
ST_154 : Operation 1059 [1/2] (0.00ns)   --->   "%targetBlock6 = call i2 @divide_Pipeline_SHIFT, i64 %v, i8 %d_0123, i8 %sub_i_i463, i1 %rev, i6 %retval_0_i_i431274, i6 %retval_0_i_i431274, i64 %k_V_loc_47, i64 %trunc_ln6_loc" [./bignum.h:78]   --->   Operation 1059 'call' 'targetBlock6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_154 : Operation 1060 [1/1] (0.95ns)   --->   "%cond23 = icmp_eq  i2 %targetBlock6, i2 1" [./bignum.h:78]   --->   Operation 1060 'icmp' 'cond23' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 1.48>
ST_155 : Operation 1061 [1/1] (0.00ns)   --->   "%k_V_loc_load = load i64 %k_V_loc_47"   --->   Operation 1061 'load' 'k_V_loc_load' <Predicate = (!cond23)> <Delay = 0.00>
ST_155 : Operation 1062 [1/1] (0.00ns)   --->   "%trunc_ln6_loc_load = load i64 %trunc_ln6_loc"   --->   Operation 1062 'load' 'trunc_ln6_loc_load' <Predicate = (cond23)> <Delay = 0.00>
ST_155 : Operation 1063 [1/1] (1.48ns)   --->   "%trunc_ln6_reload_k_V_reload = select i1 %cond23, i64 %trunc_ln6_loc_load, i64 %k_V_loc_load" [./bignum.h:78]   --->   Operation 1063 'select' 'trunc_ln6_reload_k_V_reload' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 156 <SV = 155> <Delay = 6.03>
ST_156 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i6 %retval_0_i_i431274" [./bignum.h:220]   --->   Operation 1064 'zext' 'zext_ln220' <Predicate = (and_ln217)> <Delay = 0.00>
ST_156 : Operation 1065 [1/1] (2.77ns)   --->   "%icmp_ln1068_186 = icmp_eq  i64 %trunc_ln6_reload_k_V_reload, i64 0"   --->   Operation 1065 'icmp' 'icmp_ln1068_186' <Predicate = (and_ln217)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1066 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln1068_186, void, void %.loopexit104._crit_edge" [./bignum.h:227]   --->   Operation 1066 'br' 'br_ln227' <Predicate = (and_ln217)> <Delay = 0.00>
ST_156 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %retval_0_i_i431274, i32 5" [./bignum.h:59]   --->   Operation 1067 'bitselect' 'tmp_15' <Predicate = (and_ln217 & !icmp_ln1068_186)> <Delay = 0.00>
ST_156 : Operation 1068 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_15, void, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i524" [./bignum.h:59]   --->   Operation 1068 'br' 'br_ln59' <Predicate = (and_ln217 & !icmp_ln1068_186)> <Delay = 0.00>
ST_156 : Operation 1069 [1/1] (0.00ns)   --->   "%v_addr_127 = getelementptr i64 %v, i64 0, i64 %zext_ln220" [./bignum.h:60]   --->   Operation 1069 'getelementptr' 'v_addr_127' <Predicate = (and_ln217 & !icmp_ln1068_186 & !tmp_15)> <Delay = 0.00>
ST_156 : Operation 1070 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln6_reload_k_V_reload, i5 %v_addr_127" [./bignum.h:60]   --->   Operation 1070 'store' 'store_ln60' <Predicate = (and_ln217 & !icmp_ln1068_186 & !tmp_15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_156 : Operation 1071 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i524" [./bignum.h:61]   --->   Operation 1071 'br' 'br_ln61' <Predicate = (and_ln217 & !icmp_ln1068_186 & !tmp_15)> <Delay = 0.00>
ST_156 : Operation 1072 [1/1] (0.00ns)   --->   "%br_ln229 = br void %.loopexit104._crit_edge" [./bignum.h:229]   --->   Operation 1072 'br' 'br_ln229' <Predicate = (and_ln217 & !icmp_ln1068_186)> <Delay = 0.00>
ST_156 : Operation 1073 [1/1] (0.00ns)   --->   "%br_ln230 = br void %_ZN6BignumILi32ELi64EE11lshift_safeEi.exit525" [./bignum.h:230]   --->   Operation 1073 'br' 'br_ln230' <Predicate = (and_ln217)> <Delay = 0.00>
ST_156 : Operation 1074 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_123, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.1, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365" [./bignum.h:78]   --->   Operation 1074 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_156 : Operation 1075 [1/1] (2.77ns)   --->   "%icmp_ln1068_187 = icmp_eq  i64 %this_load_30, i64 0"   --->   Operation 1075 'icmp' 'icmp_ln1068_187' <Predicate = (!icmp_ln1068_123)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1076 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_187, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.2" [./bignum.h:78]   --->   Operation 1076 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123)> <Delay = 3.20>
ST_156 : Operation 1077 [1/1] (2.77ns)   --->   "%icmp_ln1068_188 = icmp_eq  i64 %this_load_29, i64 0"   --->   Operation 1077 'icmp' 'icmp_ln1068_188' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1078 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_188, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.3" [./bignum.h:78]   --->   Operation 1078 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187)> <Delay = 3.20>
ST_156 : Operation 1079 [1/1] (2.77ns)   --->   "%icmp_ln1068_189 = icmp_eq  i64 %this_load_28, i64 0"   --->   Operation 1079 'icmp' 'icmp_ln1068_189' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1080 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_189, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.4" [./bignum.h:78]   --->   Operation 1080 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188)> <Delay = 3.20>
ST_156 : Operation 1081 [1/1] (2.77ns)   --->   "%icmp_ln1068_190 = icmp_eq  i64 %this_load_27, i64 0"   --->   Operation 1081 'icmp' 'icmp_ln1068_190' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1082 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_190, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.5" [./bignum.h:78]   --->   Operation 1082 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189)> <Delay = 3.20>
ST_156 : Operation 1083 [1/1] (2.77ns)   --->   "%icmp_ln1068_191 = icmp_eq  i64 %this_load_26, i64 0"   --->   Operation 1083 'icmp' 'icmp_ln1068_191' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1084 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_191, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.6" [./bignum.h:78]   --->   Operation 1084 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190)> <Delay = 3.20>
ST_156 : Operation 1085 [1/1] (2.77ns)   --->   "%icmp_ln1068_192 = icmp_eq  i64 %this_load_25, i64 0"   --->   Operation 1085 'icmp' 'icmp_ln1068_192' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1086 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_192, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.7" [./bignum.h:78]   --->   Operation 1086 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191)> <Delay = 3.20>
ST_156 : Operation 1087 [1/1] (2.77ns)   --->   "%icmp_ln1068_193 = icmp_eq  i64 %this_load_24, i64 0"   --->   Operation 1087 'icmp' 'icmp_ln1068_193' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1088 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_193, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.8" [./bignum.h:78]   --->   Operation 1088 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192)> <Delay = 3.20>
ST_156 : Operation 1089 [1/1] (2.77ns)   --->   "%icmp_ln1068_194 = icmp_eq  i64 %this_load_23, i64 0"   --->   Operation 1089 'icmp' 'icmp_ln1068_194' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1090 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_194, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.9" [./bignum.h:78]   --->   Operation 1090 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193)> <Delay = 3.20>
ST_156 : Operation 1091 [1/1] (2.77ns)   --->   "%icmp_ln1068_195 = icmp_eq  i64 %this_load_22, i64 0"   --->   Operation 1091 'icmp' 'icmp_ln1068_195' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1092 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_195, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.10" [./bignum.h:78]   --->   Operation 1092 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194)> <Delay = 3.20>
ST_156 : Operation 1093 [1/1] (2.77ns)   --->   "%icmp_ln1068_196 = icmp_eq  i64 %this_load_21, i64 0"   --->   Operation 1093 'icmp' 'icmp_ln1068_196' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1094 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_196, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.11" [./bignum.h:78]   --->   Operation 1094 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195)> <Delay = 3.20>
ST_156 : Operation 1095 [1/1] (2.77ns)   --->   "%icmp_ln1068_197 = icmp_eq  i64 %this_load_20, i64 0"   --->   Operation 1095 'icmp' 'icmp_ln1068_197' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1096 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_197, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.12" [./bignum.h:78]   --->   Operation 1096 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196)> <Delay = 3.20>
ST_156 : Operation 1097 [1/1] (2.77ns)   --->   "%icmp_ln1068_198 = icmp_eq  i64 %this_load_19, i64 0"   --->   Operation 1097 'icmp' 'icmp_ln1068_198' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1098 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_198, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.13" [./bignum.h:78]   --->   Operation 1098 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197)> <Delay = 3.20>
ST_156 : Operation 1099 [1/1] (2.77ns)   --->   "%icmp_ln1068_199 = icmp_eq  i64 %this_load_18, i64 0"   --->   Operation 1099 'icmp' 'icmp_ln1068_199' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1100 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_199, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.14" [./bignum.h:78]   --->   Operation 1100 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198)> <Delay = 3.20>
ST_156 : Operation 1101 [1/1] (2.77ns)   --->   "%icmp_ln1068_200 = icmp_eq  i64 %this_load_17, i64 0"   --->   Operation 1101 'icmp' 'icmp_ln1068_200' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1102 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_200, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.15" [./bignum.h:78]   --->   Operation 1102 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199)> <Delay = 3.20>
ST_156 : Operation 1103 [1/1] (2.77ns)   --->   "%icmp_ln1068_201 = icmp_eq  i64 %this_load_16, i64 0"   --->   Operation 1103 'icmp' 'icmp_ln1068_201' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1104 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_201, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.16" [./bignum.h:78]   --->   Operation 1104 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200)> <Delay = 3.20>
ST_156 : Operation 1105 [1/1] (2.77ns)   --->   "%icmp_ln1068_202 = icmp_eq  i64 %this_load_15, i64 0"   --->   Operation 1105 'icmp' 'icmp_ln1068_202' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1106 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_202, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.17" [./bignum.h:78]   --->   Operation 1106 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201)> <Delay = 3.20>
ST_156 : Operation 1107 [1/1] (2.77ns)   --->   "%icmp_ln1068_203 = icmp_eq  i64 %this_load_14, i64 0"   --->   Operation 1107 'icmp' 'icmp_ln1068_203' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1108 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_203, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.18" [./bignum.h:78]   --->   Operation 1108 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202)> <Delay = 3.20>
ST_156 : Operation 1109 [1/1] (2.77ns)   --->   "%icmp_ln1068_204 = icmp_eq  i64 %this_load_13, i64 0"   --->   Operation 1109 'icmp' 'icmp_ln1068_204' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1110 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_204, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.19" [./bignum.h:78]   --->   Operation 1110 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203)> <Delay = 3.20>
ST_156 : Operation 1111 [1/1] (2.77ns)   --->   "%icmp_ln1068_205 = icmp_eq  i64 %this_load_12, i64 0"   --->   Operation 1111 'icmp' 'icmp_ln1068_205' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1112 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_205, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.20" [./bignum.h:78]   --->   Operation 1112 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204)> <Delay = 3.20>
ST_156 : Operation 1113 [1/1] (2.77ns)   --->   "%icmp_ln1068_206 = icmp_eq  i64 %this_load_11, i64 0"   --->   Operation 1113 'icmp' 'icmp_ln1068_206' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1114 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_206, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.21" [./bignum.h:78]   --->   Operation 1114 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205)> <Delay = 3.20>
ST_156 : Operation 1115 [1/1] (2.77ns)   --->   "%icmp_ln1068_207 = icmp_eq  i64 %this_load_10, i64 0"   --->   Operation 1115 'icmp' 'icmp_ln1068_207' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1116 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_207, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.22" [./bignum.h:78]   --->   Operation 1116 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206)> <Delay = 3.20>
ST_156 : Operation 1117 [1/1] (2.77ns)   --->   "%icmp_ln1068_208 = icmp_eq  i64 %this_load_9, i64 0"   --->   Operation 1117 'icmp' 'icmp_ln1068_208' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1118 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_208, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.23" [./bignum.h:78]   --->   Operation 1118 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207)> <Delay = 3.20>
ST_156 : Operation 1119 [1/1] (2.77ns)   --->   "%icmp_ln1068_209 = icmp_eq  i64 %this_load_8, i64 0"   --->   Operation 1119 'icmp' 'icmp_ln1068_209' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1120 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_209, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.24" [./bignum.h:78]   --->   Operation 1120 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208)> <Delay = 3.20>
ST_156 : Operation 1121 [1/1] (2.77ns)   --->   "%icmp_ln1068_210 = icmp_eq  i64 %this_load_7, i64 0"   --->   Operation 1121 'icmp' 'icmp_ln1068_210' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1122 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_210, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.25" [./bignum.h:78]   --->   Operation 1122 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209)> <Delay = 3.20>
ST_156 : Operation 1123 [1/1] (2.77ns)   --->   "%icmp_ln1068_211 = icmp_eq  i64 %this_load_6, i64 0"   --->   Operation 1123 'icmp' 'icmp_ln1068_211' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1124 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_211, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.26" [./bignum.h:78]   --->   Operation 1124 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210)> <Delay = 3.20>
ST_156 : Operation 1125 [1/1] (2.77ns)   --->   "%icmp_ln1068_212 = icmp_eq  i64 %this_load_5, i64 0"   --->   Operation 1125 'icmp' 'icmp_ln1068_212' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1126 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_212, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.27" [./bignum.h:78]   --->   Operation 1126 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211)> <Delay = 3.20>
ST_156 : Operation 1127 [1/1] (2.77ns)   --->   "%icmp_ln1068_213 = icmp_eq  i64 %this_load_4, i64 0"   --->   Operation 1127 'icmp' 'icmp_ln1068_213' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1128 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_213, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.28" [./bignum.h:78]   --->   Operation 1128 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212)> <Delay = 3.20>
ST_156 : Operation 1129 [1/1] (2.77ns)   --->   "%icmp_ln1068_214 = icmp_eq  i64 %this_load_3, i64 0"   --->   Operation 1129 'icmp' 'icmp_ln1068_214' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1130 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_214, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.29" [./bignum.h:78]   --->   Operation 1130 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213)> <Delay = 3.20>
ST_156 : Operation 1131 [1/1] (2.77ns)   --->   "%icmp_ln1068_215 = icmp_eq  i64 %this_load_2, i64 0"   --->   Operation 1131 'icmp' 'icmp_ln1068_215' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213 & icmp_ln1068_214)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1132 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_215, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.30" [./bignum.h:78]   --->   Operation 1132 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213 & icmp_ln1068_214)> <Delay = 3.20>
ST_156 : Operation 1133 [1/1] (2.77ns)   --->   "%icmp_ln1068_216 = icmp_eq  i64 %this_load_1, i64 0"   --->   Operation 1133 'icmp' 'icmp_ln1068_216' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213 & icmp_ln1068_214 & icmp_ln1068_215)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1134 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_216, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.31" [./bignum.h:78]   --->   Operation 1134 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213 & icmp_ln1068_214 & icmp_ln1068_215)> <Delay = 3.20>
ST_156 : Operation 1135 [1/1] (2.77ns)   --->   "%icmp_ln1068_217 = icmp_eq  i64 %this_load, i64 0"   --->   Operation 1135 'icmp' 'icmp_ln1068_217' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213 & icmp_ln1068_214 & icmp_ln1068_215 & icmp_ln1068_216)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1136 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_217, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, void %_ZNK6BignumILi32ELi64EE5blockEi.exit44.i" [./bignum.h:78]   --->   Operation 1136 'br' 'br_ln78' <Predicate = (!icmp_ln1068_123 & icmp_ln1068_187 & icmp_ln1068_188 & icmp_ln1068_189 & icmp_ln1068_190 & icmp_ln1068_191 & icmp_ln1068_192 & icmp_ln1068_193 & icmp_ln1068_194 & icmp_ln1068_195 & icmp_ln1068_196 & icmp_ln1068_197 & icmp_ln1068_198 & icmp_ln1068_199 & icmp_ln1068_200 & icmp_ln1068_201 & icmp_ln1068_202 & icmp_ln1068_203 & icmp_ln1068_204 & icmp_ln1068_205 & icmp_ln1068_206 & icmp_ln1068_207 & icmp_ln1068_208 & icmp_ln1068_209 & icmp_ln1068_210 & icmp_ln1068_211 & icmp_ln1068_212 & icmp_ln1068_213 & icmp_ln1068_214 & icmp_ln1068_215 & icmp_ln1068_216)> <Delay = 3.20>

State 157 <SV = 156> <Delay = 1.78>
ST_157 : Operation 1137 [1/1] (0.00ns)   --->   "%i_assign_39 = phi i5 31, void %_ZN6BignumILi32ELi64EE11lshift_safeEi.exit525, i5 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.1, i5 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.2, i5 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.3, i5 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.4, i5 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.5, i5 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.6, i5 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.7, i5 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.8, i5 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.9, i5 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.10, i5 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.11, i5 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.12, i5 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.13, i5 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.14, i5 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.15, i5 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.16, i5 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.17, i5 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.18, i5 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.19, i5 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.20, i5 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.21, i5 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.22, i5 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.23, i5 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.24, i5 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.25, i5 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.26, i5 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.27, i5 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.28, i5 2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.29, i5 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.30, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.31"   --->   Operation 1137 'phi' 'i_assign_39' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i5 %i_assign_39" [./bignum.h:79]   --->   Operation 1138 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 1139 [1/1] (1.78ns)   --->   "%s_1 = add i6 %zext_ln79_1, i6 1" [./bignum.h:79]   --->   Operation 1139 'add' 's_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1140 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit44.i"   --->   Operation 1140 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 158 <SV = 157> <Delay = 3.25>
ST_158 : Operation 1141 [1/1] (0.00ns)   --->   "%sub_i364280 = phi i5 %i_assign_39, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, i5 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.31"   --->   Operation 1141 'phi' 'sub_i364280' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1142 [1/1] (0.00ns)   --->   "%retval_0_i_i363279 = phi i6 %s_1, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i365, i6 1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i360.31"   --->   Operation 1142 'phi' 'retval_0_i_i363279' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln67_1 = zext i5 %sub_i364280" [./bignum.h:67]   --->   Operation 1143 'zext' 'zext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1144 [1/1] (0.00ns)   --->   "%r_addr_32 = getelementptr i64 %r, i64 0, i64 %zext_ln67_1" [./bignum.h:67]   --->   Operation 1144 'getelementptr' 'r_addr_32' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1145 [2/2] (3.25ns)   --->   "%r_load = load i5 %r_addr_32" [./bignum.h:67]   --->   Operation 1145 'load' 'r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 159 <SV = 158> <Delay = 6.03>
ST_159 : Operation 1146 [1/2] (3.25ns)   --->   "%r_load = load i5 %r_addr_32" [./bignum.h:67]   --->   Operation 1146 'load' 'r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_159 : Operation 1147 [1/1] (2.77ns)   --->   "%icmp_ln1068_218 = icmp_ne  i64 %r_load, i64 0"   --->   Operation 1147 'icmp' 'icmp_ln1068_218' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 0.97>
ST_160 : Operation 1148 [1/1] (0.97ns)   --->   "%and_ln217_1 = and i1 %icmp_ln1068_218, i1 %icmp_ln217" [./bignum.h:217]   --->   Operation 1148 'and' 'and_ln217_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1149 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %and_ln217_1, void %_ZN6BignumILi32ELi64EE11lshift_safeEi.exit, void %codeRepl7" [./bignum.h:217]   --->   Operation 1149 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>

State 161 <SV = 160> <Delay = 1.91>
ST_161 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_0123, i32 7" [./bignum.h:78]   --->   Operation 1150 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1151 [1/1] (0.97ns)   --->   "%rev34 = xor i1 %tmp_16, i1 1" [./bignum.h:78]   --->   Operation 1151 'xor' 'rev34' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1152 [1/1] (1.91ns)   --->   "%sub_i_i373 = sub i8 0, i8 %d_0123" [./bignum.h:78]   --->   Operation 1152 'sub' 'sub_i_i373' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1153 [2/2] (0.00ns)   --->   "%targetBlock8 = call i2 @divide_Pipeline_SHIFT5, i64 %r, i8 %d_0123, i8 %sub_i_i373, i1 %rev34, i6 %retval_0_i_i363279, i6 %retval_0_i_i363279, i64 %k_V_12_loc, i64 %trunc_ln220_2_loc" [./bignum.h:78]   --->   Operation 1153 'call' 'targetBlock8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 162 <SV = 161> <Delay = 0.95>
ST_162 : Operation 1154 [1/2] (0.00ns)   --->   "%targetBlock8 = call i2 @divide_Pipeline_SHIFT5, i64 %r, i8 %d_0123, i8 %sub_i_i373, i1 %rev34, i6 %retval_0_i_i363279, i6 %retval_0_i_i363279, i64 %k_V_12_loc, i64 %trunc_ln220_2_loc" [./bignum.h:78]   --->   Operation 1154 'call' 'targetBlock8' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_162 : Operation 1155 [1/1] (0.95ns)   --->   "%cond24 = icmp_eq  i2 %targetBlock8, i2 1" [./bignum.h:78]   --->   Operation 1155 'icmp' 'cond24' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 1.48>
ST_163 : Operation 1156 [1/1] (0.00ns)   --->   "%k_V_12_loc_load = load i64 %k_V_12_loc"   --->   Operation 1156 'load' 'k_V_12_loc_load' <Predicate = (!cond24)> <Delay = 0.00>
ST_163 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln220_2_loc_load = load i64 %trunc_ln220_2_loc"   --->   Operation 1157 'load' 'trunc_ln220_2_loc_load' <Predicate = (cond24)> <Delay = 0.00>
ST_163 : Operation 1158 [1/1] (1.48ns)   --->   "%trunc_ln220_2_reload_k_V_12_reload = select i1 %cond24, i64 %trunc_ln220_2_loc_load, i64 %k_V_12_loc_load" [./bignum.h:78]   --->   Operation 1158 'select' 'trunc_ln220_2_reload_k_V_12_reload' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 164 <SV = 163> <Delay = 6.03>
ST_164 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln220_1 = zext i6 %retval_0_i_i363279" [./bignum.h:220]   --->   Operation 1159 'zext' 'zext_ln220_1' <Predicate = (and_ln217_1)> <Delay = 0.00>
ST_164 : Operation 1160 [1/1] (2.77ns)   --->   "%icmp_ln1068_219 = icmp_eq  i64 %trunc_ln220_2_reload_k_V_12_reload, i64 0"   --->   Operation 1160 'icmp' 'icmp_ln1068_219' <Predicate = (and_ln217_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1161 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln1068_219, void, void %.loopexit103._crit_edge" [./bignum.h:227]   --->   Operation 1161 'br' 'br_ln227' <Predicate = (and_ln217_1)> <Delay = 0.00>
ST_164 : Operation 1162 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %retval_0_i_i363279, i32 5" [./bignum.h:59]   --->   Operation 1162 'bitselect' 'tmp_17' <Predicate = (and_ln217_1 & !icmp_ln1068_219)> <Delay = 0.00>
ST_164 : Operation 1163 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_17, void, void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i394" [./bignum.h:59]   --->   Operation 1163 'br' 'br_ln59' <Predicate = (and_ln217_1 & !icmp_ln1068_219)> <Delay = 0.00>
ST_164 : Operation 1164 [1/1] (0.00ns)   --->   "%r_addr_33 = getelementptr i64 %r, i64 0, i64 %zext_ln220_1" [./bignum.h:60]   --->   Operation 1164 'getelementptr' 'r_addr_33' <Predicate = (and_ln217_1 & !icmp_ln1068_219 & !tmp_17)> <Delay = 0.00>
ST_164 : Operation 1165 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln220_2_reload_k_V_12_reload, i5 %r_addr_33" [./bignum.h:60]   --->   Operation 1165 'store' 'store_ln60' <Predicate = (and_ln217_1 & !icmp_ln1068_219 & !tmp_17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_164 : Operation 1166 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZN6BignumILi32ELi64EE9set_blockEi7ap_uintILi64EE.exit.i394" [./bignum.h:61]   --->   Operation 1166 'br' 'br_ln61' <Predicate = (and_ln217_1 & !icmp_ln1068_219 & !tmp_17)> <Delay = 0.00>
ST_164 : Operation 1167 [1/1] (0.00ns)   --->   "%br_ln229 = br void %.loopexit103._crit_edge" [./bignum.h:229]   --->   Operation 1167 'br' 'br_ln229' <Predicate = (and_ln217_1 & !icmp_ln1068_219)> <Delay = 0.00>
ST_164 : Operation 1168 [1/1] (0.00ns)   --->   "%br_ln230 = br void %_ZN6BignumILi32ELi64EE11lshift_safeEi.exit" [./bignum.h:230]   --->   Operation 1168 'br' 'br_ln230' <Predicate = (and_ln217_1)> <Delay = 0.00>

State 165 <SV = 164> <Delay = 3.25>
ST_165 : Operation 1169 [2/2] (3.25ns)   --->   "%r_load_3 = load i5 %r_addr_31" [./bignum.h:67]   --->   Operation 1169 'load' 'r_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 166 <SV = 165> <Delay = 6.03>
ST_166 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i5 %add_ln121" [./bignum.h:67]   --->   Operation 1170 'zext' 'zext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1171 [1/1] (0.00ns)   --->   "%v_addr_128 = getelementptr i64 %v, i64 0, i64 %zext_ln67_2" [./bignum.h:67]   --->   Operation 1171 'getelementptr' 'v_addr_128' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1172 [2/2] (3.25ns)   --->   "%vn_V_3 = load i5 %v_addr_128" [./bignum.h:67]   --->   Operation 1172 'load' 'vn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_166 : Operation 1173 [1/2] (3.25ns)   --->   "%r_load_3 = load i5 %r_addr_31" [./bignum.h:67]   --->   Operation 1173 'load' 'r_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_166 : Operation 1174 [1/1] (2.77ns)   --->   "%icmp_ln1068_220 = icmp_eq  i64 %r_load_3, i64 0"   --->   Operation 1174 'icmp' 'icmp_ln1068_220' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 3.25>
ST_167 : Operation 1175 [1/2] (3.25ns)   --->   "%vn_V_3 = load i5 %v_addr_128" [./bignum.h:67]   --->   Operation 1175 'load' 'vn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_167 : Operation 1176 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_220, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.1" [./bignum.h:78]   --->   Operation 1176 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_167 : Operation 1177 [2/2] (3.25ns)   --->   "%r_load_4 = load i5 %r_addr_30" [./bignum.h:67]   --->   Operation 1177 'load' 'r_load_4' <Predicate = (icmp_ln1068_220)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 168 <SV = 167> <Delay = 6.03>
ST_168 : Operation 1178 [1/2] (3.25ns)   --->   "%r_load_4 = load i5 %r_addr_30" [./bignum.h:67]   --->   Operation 1178 'load' 'r_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_168 : Operation 1179 [1/1] (2.77ns)   --->   "%icmp_ln1068_221 = icmp_eq  i64 %r_load_4, i64 0"   --->   Operation 1179 'icmp' 'icmp_ln1068_221' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 3.25>
ST_169 : Operation 1180 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_221, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.2" [./bignum.h:78]   --->   Operation 1180 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_169 : Operation 1181 [2/2] (3.25ns)   --->   "%r_load_5 = load i5 %r_addr_29" [./bignum.h:67]   --->   Operation 1181 'load' 'r_load_5' <Predicate = (icmp_ln1068_221)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 170 <SV = 169> <Delay = 6.03>
ST_170 : Operation 1182 [1/2] (3.25ns)   --->   "%r_load_5 = load i5 %r_addr_29" [./bignum.h:67]   --->   Operation 1182 'load' 'r_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_170 : Operation 1183 [1/1] (2.77ns)   --->   "%icmp_ln1068_222 = icmp_eq  i64 %r_load_5, i64 0"   --->   Operation 1183 'icmp' 'icmp_ln1068_222' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 3.25>
ST_171 : Operation 1184 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_222, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.3" [./bignum.h:78]   --->   Operation 1184 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_171 : Operation 1185 [2/2] (3.25ns)   --->   "%r_load_6 = load i5 %r_addr_28" [./bignum.h:67]   --->   Operation 1185 'load' 'r_load_6' <Predicate = (icmp_ln1068_222)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 172 <SV = 171> <Delay = 6.03>
ST_172 : Operation 1186 [1/2] (3.25ns)   --->   "%r_load_6 = load i5 %r_addr_28" [./bignum.h:67]   --->   Operation 1186 'load' 'r_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_172 : Operation 1187 [1/1] (2.77ns)   --->   "%icmp_ln1068_223 = icmp_eq  i64 %r_load_6, i64 0"   --->   Operation 1187 'icmp' 'icmp_ln1068_223' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 3.25>
ST_173 : Operation 1188 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_223, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.4" [./bignum.h:78]   --->   Operation 1188 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_173 : Operation 1189 [2/2] (3.25ns)   --->   "%r_load_7 = load i5 %r_addr_27" [./bignum.h:67]   --->   Operation 1189 'load' 'r_load_7' <Predicate = (icmp_ln1068_223)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 174 <SV = 173> <Delay = 6.03>
ST_174 : Operation 1190 [1/2] (3.25ns)   --->   "%r_load_7 = load i5 %r_addr_27" [./bignum.h:67]   --->   Operation 1190 'load' 'r_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_174 : Operation 1191 [1/1] (2.77ns)   --->   "%icmp_ln1068_224 = icmp_eq  i64 %r_load_7, i64 0"   --->   Operation 1191 'icmp' 'icmp_ln1068_224' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 3.25>
ST_175 : Operation 1192 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_224, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.5" [./bignum.h:78]   --->   Operation 1192 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_175 : Operation 1193 [2/2] (3.25ns)   --->   "%r_load_8 = load i5 %r_addr_26" [./bignum.h:67]   --->   Operation 1193 'load' 'r_load_8' <Predicate = (icmp_ln1068_224)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 176 <SV = 175> <Delay = 6.03>
ST_176 : Operation 1194 [1/2] (3.25ns)   --->   "%r_load_8 = load i5 %r_addr_26" [./bignum.h:67]   --->   Operation 1194 'load' 'r_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_176 : Operation 1195 [1/1] (2.77ns)   --->   "%icmp_ln1068_225 = icmp_eq  i64 %r_load_8, i64 0"   --->   Operation 1195 'icmp' 'icmp_ln1068_225' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 176> <Delay = 3.25>
ST_177 : Operation 1196 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_225, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.6" [./bignum.h:78]   --->   Operation 1196 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_177 : Operation 1197 [2/2] (3.25ns)   --->   "%r_load_9 = load i5 %r_addr_25" [./bignum.h:67]   --->   Operation 1197 'load' 'r_load_9' <Predicate = (icmp_ln1068_225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 178 <SV = 177> <Delay = 6.03>
ST_178 : Operation 1198 [1/2] (3.25ns)   --->   "%r_load_9 = load i5 %r_addr_25" [./bignum.h:67]   --->   Operation 1198 'load' 'r_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_178 : Operation 1199 [1/1] (2.77ns)   --->   "%icmp_ln1068_226 = icmp_eq  i64 %r_load_9, i64 0"   --->   Operation 1199 'icmp' 'icmp_ln1068_226' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 3.25>
ST_179 : Operation 1200 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_226, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.7" [./bignum.h:78]   --->   Operation 1200 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_179 : Operation 1201 [2/2] (3.25ns)   --->   "%r_load_10 = load i5 %r_addr_24" [./bignum.h:67]   --->   Operation 1201 'load' 'r_load_10' <Predicate = (icmp_ln1068_226)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 180 <SV = 179> <Delay = 6.03>
ST_180 : Operation 1202 [1/2] (3.25ns)   --->   "%r_load_10 = load i5 %r_addr_24" [./bignum.h:67]   --->   Operation 1202 'load' 'r_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_180 : Operation 1203 [1/1] (2.77ns)   --->   "%icmp_ln1068_227 = icmp_eq  i64 %r_load_10, i64 0"   --->   Operation 1203 'icmp' 'icmp_ln1068_227' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 3.25>
ST_181 : Operation 1204 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_227, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.8" [./bignum.h:78]   --->   Operation 1204 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_181 : Operation 1205 [2/2] (3.25ns)   --->   "%r_load_11 = load i5 %r_addr_23" [./bignum.h:67]   --->   Operation 1205 'load' 'r_load_11' <Predicate = (icmp_ln1068_227)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 182 <SV = 181> <Delay = 6.03>
ST_182 : Operation 1206 [1/2] (3.25ns)   --->   "%r_load_11 = load i5 %r_addr_23" [./bignum.h:67]   --->   Operation 1206 'load' 'r_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_182 : Operation 1207 [1/1] (2.77ns)   --->   "%icmp_ln1068_228 = icmp_eq  i64 %r_load_11, i64 0"   --->   Operation 1207 'icmp' 'icmp_ln1068_228' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 3.25>
ST_183 : Operation 1208 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_228, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.9" [./bignum.h:78]   --->   Operation 1208 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_183 : Operation 1209 [2/2] (3.25ns)   --->   "%r_load_12 = load i5 %r_addr_22" [./bignum.h:67]   --->   Operation 1209 'load' 'r_load_12' <Predicate = (icmp_ln1068_228)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 184 <SV = 183> <Delay = 6.03>
ST_184 : Operation 1210 [1/2] (3.25ns)   --->   "%r_load_12 = load i5 %r_addr_22" [./bignum.h:67]   --->   Operation 1210 'load' 'r_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_184 : Operation 1211 [1/1] (2.77ns)   --->   "%icmp_ln1068_229 = icmp_eq  i64 %r_load_12, i64 0"   --->   Operation 1211 'icmp' 'icmp_ln1068_229' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 3.25>
ST_185 : Operation 1212 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_229, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.10" [./bignum.h:78]   --->   Operation 1212 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_185 : Operation 1213 [2/2] (3.25ns)   --->   "%r_load_13 = load i5 %r_addr_21" [./bignum.h:67]   --->   Operation 1213 'load' 'r_load_13' <Predicate = (icmp_ln1068_229)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 186 <SV = 185> <Delay = 6.03>
ST_186 : Operation 1214 [1/2] (3.25ns)   --->   "%r_load_13 = load i5 %r_addr_21" [./bignum.h:67]   --->   Operation 1214 'load' 'r_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_186 : Operation 1215 [1/1] (2.77ns)   --->   "%icmp_ln1068_230 = icmp_eq  i64 %r_load_13, i64 0"   --->   Operation 1215 'icmp' 'icmp_ln1068_230' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 186> <Delay = 3.25>
ST_187 : Operation 1216 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_230, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.11" [./bignum.h:78]   --->   Operation 1216 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_187 : Operation 1217 [2/2] (3.25ns)   --->   "%r_load_14 = load i5 %r_addr_20" [./bignum.h:67]   --->   Operation 1217 'load' 'r_load_14' <Predicate = (icmp_ln1068_230)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 188 <SV = 187> <Delay = 6.03>
ST_188 : Operation 1218 [1/2] (3.25ns)   --->   "%r_load_14 = load i5 %r_addr_20" [./bignum.h:67]   --->   Operation 1218 'load' 'r_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_188 : Operation 1219 [1/1] (2.77ns)   --->   "%icmp_ln1068_231 = icmp_eq  i64 %r_load_14, i64 0"   --->   Operation 1219 'icmp' 'icmp_ln1068_231' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 3.25>
ST_189 : Operation 1220 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_231, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.12" [./bignum.h:78]   --->   Operation 1220 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_189 : Operation 1221 [2/2] (3.25ns)   --->   "%r_load_15 = load i5 %r_addr_19" [./bignum.h:67]   --->   Operation 1221 'load' 'r_load_15' <Predicate = (icmp_ln1068_231)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 190 <SV = 189> <Delay = 6.03>
ST_190 : Operation 1222 [1/2] (3.25ns)   --->   "%r_load_15 = load i5 %r_addr_19" [./bignum.h:67]   --->   Operation 1222 'load' 'r_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_190 : Operation 1223 [1/1] (2.77ns)   --->   "%icmp_ln1068_232 = icmp_eq  i64 %r_load_15, i64 0"   --->   Operation 1223 'icmp' 'icmp_ln1068_232' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 3.25>
ST_191 : Operation 1224 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_232, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.13" [./bignum.h:78]   --->   Operation 1224 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_191 : Operation 1225 [2/2] (3.25ns)   --->   "%r_load_16 = load i5 %r_addr_18" [./bignum.h:67]   --->   Operation 1225 'load' 'r_load_16' <Predicate = (icmp_ln1068_232)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 192 <SV = 191> <Delay = 6.03>
ST_192 : Operation 1226 [1/2] (3.25ns)   --->   "%r_load_16 = load i5 %r_addr_18" [./bignum.h:67]   --->   Operation 1226 'load' 'r_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_192 : Operation 1227 [1/1] (2.77ns)   --->   "%icmp_ln1068_233 = icmp_eq  i64 %r_load_16, i64 0"   --->   Operation 1227 'icmp' 'icmp_ln1068_233' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 3.25>
ST_193 : Operation 1228 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_233, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.14" [./bignum.h:78]   --->   Operation 1228 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_193 : Operation 1229 [2/2] (3.25ns)   --->   "%r_load_17 = load i5 %r_addr_17" [./bignum.h:67]   --->   Operation 1229 'load' 'r_load_17' <Predicate = (icmp_ln1068_233)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 194 <SV = 193> <Delay = 6.03>
ST_194 : Operation 1230 [1/2] (3.25ns)   --->   "%r_load_17 = load i5 %r_addr_17" [./bignum.h:67]   --->   Operation 1230 'load' 'r_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_194 : Operation 1231 [1/1] (2.77ns)   --->   "%icmp_ln1068_234 = icmp_eq  i64 %r_load_17, i64 0"   --->   Operation 1231 'icmp' 'icmp_ln1068_234' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 3.25>
ST_195 : Operation 1232 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_234, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.15" [./bignum.h:78]   --->   Operation 1232 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_195 : Operation 1233 [2/2] (3.25ns)   --->   "%r_load_18 = load i5 %r_addr_16" [./bignum.h:67]   --->   Operation 1233 'load' 'r_load_18' <Predicate = (icmp_ln1068_234)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 196 <SV = 195> <Delay = 6.03>
ST_196 : Operation 1234 [1/2] (3.25ns)   --->   "%r_load_18 = load i5 %r_addr_16" [./bignum.h:67]   --->   Operation 1234 'load' 'r_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_196 : Operation 1235 [1/1] (2.77ns)   --->   "%icmp_ln1068_235 = icmp_eq  i64 %r_load_18, i64 0"   --->   Operation 1235 'icmp' 'icmp_ln1068_235' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 196> <Delay = 3.25>
ST_197 : Operation 1236 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_235, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.16" [./bignum.h:78]   --->   Operation 1236 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_197 : Operation 1237 [2/2] (3.25ns)   --->   "%r_load_19 = load i5 %r_addr_15" [./bignum.h:67]   --->   Operation 1237 'load' 'r_load_19' <Predicate = (icmp_ln1068_235)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 198 <SV = 197> <Delay = 6.03>
ST_198 : Operation 1238 [1/2] (3.25ns)   --->   "%r_load_19 = load i5 %r_addr_15" [./bignum.h:67]   --->   Operation 1238 'load' 'r_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_198 : Operation 1239 [1/1] (2.77ns)   --->   "%icmp_ln1068_236 = icmp_eq  i64 %r_load_19, i64 0"   --->   Operation 1239 'icmp' 'icmp_ln1068_236' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 3.25>
ST_199 : Operation 1240 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_236, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.17" [./bignum.h:78]   --->   Operation 1240 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_199 : Operation 1241 [2/2] (3.25ns)   --->   "%r_load_20 = load i5 %r_addr_14" [./bignum.h:67]   --->   Operation 1241 'load' 'r_load_20' <Predicate = (icmp_ln1068_236)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 200 <SV = 199> <Delay = 6.03>
ST_200 : Operation 1242 [1/2] (3.25ns)   --->   "%r_load_20 = load i5 %r_addr_14" [./bignum.h:67]   --->   Operation 1242 'load' 'r_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_200 : Operation 1243 [1/1] (2.77ns)   --->   "%icmp_ln1068_237 = icmp_eq  i64 %r_load_20, i64 0"   --->   Operation 1243 'icmp' 'icmp_ln1068_237' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 3.25>
ST_201 : Operation 1244 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_237, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.18" [./bignum.h:78]   --->   Operation 1244 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_201 : Operation 1245 [2/2] (3.25ns)   --->   "%r_load_21 = load i5 %r_addr_13" [./bignum.h:67]   --->   Operation 1245 'load' 'r_load_21' <Predicate = (icmp_ln1068_237)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 202 <SV = 201> <Delay = 6.03>
ST_202 : Operation 1246 [1/2] (3.25ns)   --->   "%r_load_21 = load i5 %r_addr_13" [./bignum.h:67]   --->   Operation 1246 'load' 'r_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_202 : Operation 1247 [1/1] (2.77ns)   --->   "%icmp_ln1068_238 = icmp_eq  i64 %r_load_21, i64 0"   --->   Operation 1247 'icmp' 'icmp_ln1068_238' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 3.25>
ST_203 : Operation 1248 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_238, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.19" [./bignum.h:78]   --->   Operation 1248 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_203 : Operation 1249 [2/2] (3.25ns)   --->   "%r_load_22 = load i5 %r_addr_12" [./bignum.h:67]   --->   Operation 1249 'load' 'r_load_22' <Predicate = (icmp_ln1068_238)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 204 <SV = 203> <Delay = 6.03>
ST_204 : Operation 1250 [1/2] (3.25ns)   --->   "%r_load_22 = load i5 %r_addr_12" [./bignum.h:67]   --->   Operation 1250 'load' 'r_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_204 : Operation 1251 [1/1] (2.77ns)   --->   "%icmp_ln1068_239 = icmp_eq  i64 %r_load_22, i64 0"   --->   Operation 1251 'icmp' 'icmp_ln1068_239' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 3.25>
ST_205 : Operation 1252 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_239, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.20" [./bignum.h:78]   --->   Operation 1252 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_205 : Operation 1253 [2/2] (3.25ns)   --->   "%r_load_23 = load i5 %r_addr_11" [./bignum.h:67]   --->   Operation 1253 'load' 'r_load_23' <Predicate = (icmp_ln1068_239)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 206 <SV = 205> <Delay = 6.03>
ST_206 : Operation 1254 [1/2] (3.25ns)   --->   "%r_load_23 = load i5 %r_addr_11" [./bignum.h:67]   --->   Operation 1254 'load' 'r_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_206 : Operation 1255 [1/1] (2.77ns)   --->   "%icmp_ln1068_240 = icmp_eq  i64 %r_load_23, i64 0"   --->   Operation 1255 'icmp' 'icmp_ln1068_240' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 206> <Delay = 3.25>
ST_207 : Operation 1256 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_240, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.21" [./bignum.h:78]   --->   Operation 1256 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_207 : Operation 1257 [2/2] (3.25ns)   --->   "%r_load_24 = load i5 %r_addr_10" [./bignum.h:67]   --->   Operation 1257 'load' 'r_load_24' <Predicate = (icmp_ln1068_240)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 208 <SV = 207> <Delay = 6.03>
ST_208 : Operation 1258 [1/2] (3.25ns)   --->   "%r_load_24 = load i5 %r_addr_10" [./bignum.h:67]   --->   Operation 1258 'load' 'r_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_208 : Operation 1259 [1/1] (2.77ns)   --->   "%icmp_ln1068_241 = icmp_eq  i64 %r_load_24, i64 0"   --->   Operation 1259 'icmp' 'icmp_ln1068_241' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 3.25>
ST_209 : Operation 1260 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_241, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.22" [./bignum.h:78]   --->   Operation 1260 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_209 : Operation 1261 [2/2] (3.25ns)   --->   "%r_load_25 = load i5 %r_addr_9" [./bignum.h:67]   --->   Operation 1261 'load' 'r_load_25' <Predicate = (icmp_ln1068_241)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 210 <SV = 209> <Delay = 6.03>
ST_210 : Operation 1262 [1/2] (3.25ns)   --->   "%r_load_25 = load i5 %r_addr_9" [./bignum.h:67]   --->   Operation 1262 'load' 'r_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_210 : Operation 1263 [1/1] (2.77ns)   --->   "%icmp_ln1068_242 = icmp_eq  i64 %r_load_25, i64 0"   --->   Operation 1263 'icmp' 'icmp_ln1068_242' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 3.25>
ST_211 : Operation 1264 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_242, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.23" [./bignum.h:78]   --->   Operation 1264 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_211 : Operation 1265 [2/2] (3.25ns)   --->   "%r_load_26 = load i5 %r_addr_8" [./bignum.h:67]   --->   Operation 1265 'load' 'r_load_26' <Predicate = (icmp_ln1068_242)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 212 <SV = 211> <Delay = 6.03>
ST_212 : Operation 1266 [1/2] (3.25ns)   --->   "%r_load_26 = load i5 %r_addr_8" [./bignum.h:67]   --->   Operation 1266 'load' 'r_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_212 : Operation 1267 [1/1] (2.77ns)   --->   "%icmp_ln1068_243 = icmp_eq  i64 %r_load_26, i64 0"   --->   Operation 1267 'icmp' 'icmp_ln1068_243' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 3.25>
ST_213 : Operation 1268 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_243, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.24" [./bignum.h:78]   --->   Operation 1268 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_213 : Operation 1269 [2/2] (3.25ns)   --->   "%r_load_27 = load i5 %r_addr_7" [./bignum.h:67]   --->   Operation 1269 'load' 'r_load_27' <Predicate = (icmp_ln1068_243)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 214 <SV = 213> <Delay = 6.03>
ST_214 : Operation 1270 [1/2] (3.25ns)   --->   "%r_load_27 = load i5 %r_addr_7" [./bignum.h:67]   --->   Operation 1270 'load' 'r_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_214 : Operation 1271 [1/1] (2.77ns)   --->   "%icmp_ln1068_244 = icmp_eq  i64 %r_load_27, i64 0"   --->   Operation 1271 'icmp' 'icmp_ln1068_244' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 3.25>
ST_215 : Operation 1272 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_244, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.25" [./bignum.h:78]   --->   Operation 1272 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_215 : Operation 1273 [2/2] (3.25ns)   --->   "%r_load_28 = load i5 %r_addr_6" [./bignum.h:67]   --->   Operation 1273 'load' 'r_load_28' <Predicate = (icmp_ln1068_244)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 216 <SV = 215> <Delay = 6.03>
ST_216 : Operation 1274 [1/2] (3.25ns)   --->   "%r_load_28 = load i5 %r_addr_6" [./bignum.h:67]   --->   Operation 1274 'load' 'r_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_216 : Operation 1275 [1/1] (2.77ns)   --->   "%icmp_ln1068_245 = icmp_eq  i64 %r_load_28, i64 0"   --->   Operation 1275 'icmp' 'icmp_ln1068_245' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 216> <Delay = 3.25>
ST_217 : Operation 1276 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_245, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.26" [./bignum.h:78]   --->   Operation 1276 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_217 : Operation 1277 [2/2] (3.25ns)   --->   "%r_load_29 = load i5 %r_addr_5" [./bignum.h:67]   --->   Operation 1277 'load' 'r_load_29' <Predicate = (icmp_ln1068_245)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 218 <SV = 217> <Delay = 6.03>
ST_218 : Operation 1278 [1/2] (3.25ns)   --->   "%r_load_29 = load i5 %r_addr_5" [./bignum.h:67]   --->   Operation 1278 'load' 'r_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_218 : Operation 1279 [1/1] (2.77ns)   --->   "%icmp_ln1068_246 = icmp_eq  i64 %r_load_29, i64 0"   --->   Operation 1279 'icmp' 'icmp_ln1068_246' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 3.25>
ST_219 : Operation 1280 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_246, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.27" [./bignum.h:78]   --->   Operation 1280 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_219 : Operation 1281 [2/2] (3.25ns)   --->   "%r_load_30 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 1281 'load' 'r_load_30' <Predicate = (icmp_ln1068_246)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 220 <SV = 219> <Delay = 6.03>
ST_220 : Operation 1282 [1/2] (3.25ns)   --->   "%r_load_30 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 1282 'load' 'r_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_220 : Operation 1283 [1/1] (2.77ns)   --->   "%icmp_ln1068_247 = icmp_eq  i64 %r_load_30, i64 0"   --->   Operation 1283 'icmp' 'icmp_ln1068_247' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 3.25>
ST_221 : Operation 1284 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_247, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.28" [./bignum.h:78]   --->   Operation 1284 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_221 : Operation 1285 [2/2] (3.25ns)   --->   "%r_load_31 = load i5 %r_addr_3" [./bignum.h:67]   --->   Operation 1285 'load' 'r_load_31' <Predicate = (icmp_ln1068_247)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 222 <SV = 221> <Delay = 6.03>
ST_222 : Operation 1286 [1/2] (3.25ns)   --->   "%r_load_31 = load i5 %r_addr_3" [./bignum.h:67]   --->   Operation 1286 'load' 'r_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_222 : Operation 1287 [1/1] (2.77ns)   --->   "%icmp_ln1068_248 = icmp_eq  i64 %r_load_31, i64 0"   --->   Operation 1287 'icmp' 'icmp_ln1068_248' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 3.25>
ST_223 : Operation 1288 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_248, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.29" [./bignum.h:78]   --->   Operation 1288 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_223 : Operation 1289 [2/2] (3.25ns)   --->   "%r_load_32 = load i5 %r_addr_2" [./bignum.h:67]   --->   Operation 1289 'load' 'r_load_32' <Predicate = (icmp_ln1068_248)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 224 <SV = 223> <Delay = 6.03>
ST_224 : Operation 1290 [1/2] (3.25ns)   --->   "%r_load_32 = load i5 %r_addr_2" [./bignum.h:67]   --->   Operation 1290 'load' 'r_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_224 : Operation 1291 [1/1] (2.77ns)   --->   "%icmp_ln1068_249 = icmp_eq  i64 %r_load_32, i64 0"   --->   Operation 1291 'icmp' 'icmp_ln1068_249' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 3.25>
ST_225 : Operation 1292 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_249, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.30" [./bignum.h:78]   --->   Operation 1292 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_225 : Operation 1293 [2/2] (3.25ns)   --->   "%r_load_33 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 1293 'load' 'r_load_33' <Predicate = (icmp_ln1068_249)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 226 <SV = 225> <Delay = 6.03>
ST_226 : Operation 1294 [1/2] (3.25ns)   --->   "%r_load_33 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 1294 'load' 'r_load_33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_226 : Operation 1295 [1/1] (2.77ns)   --->   "%icmp_ln1068_250 = icmp_eq  i64 %r_load_33, i64 0"   --->   Operation 1295 'icmp' 'icmp_ln1068_250' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 226> <Delay = 3.20>
ST_227 : Operation 1296 [1/1] (0.98ns)   --->   "%select_ln78_1 = select i1 %icmp_ln1068_250, i6 2, i6 3" [./bignum.h:78]   --->   Operation 1296 'select' 'select_ln78_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1297 [1/1] (3.20ns)   --->   "%br_ln78 = br void %_ZNK6BignumILi32ELi64EE4sizeEv.exit333" [./bignum.h:78]   --->   Operation 1297 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 228 <SV = 227> <Delay = 3.41>
ST_228 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node sub_ln139)   --->   "%phi_ln139 = phi i6 %select_ln78_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.30, i6 33, void %_ZN6BignumILi32ELi64EE11lshift_safeEi.exit, i6 32, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.1, i6 31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.2, i6 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.3, i6 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.4, i6 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.5, i6 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.6, i6 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.7, i6 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.8, i6 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.9, i6 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.10, i6 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.11, i6 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.12, i6 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.13, i6 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.14, i6 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.15, i6 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.16, i6 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.17, i6 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.18, i6 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.19, i6 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.20, i6 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.21, i6 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.22, i6 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.23, i6 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.24, i6 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.25, i6 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.26, i6 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.27, i6 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.28, i6 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i329.29" [./bignum.h:139]   --->   Operation 1298 'phi' 'phi_ln139' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1299 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 1299 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1300 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 1300 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node sub_ln139)   --->   "%zext_ln135 = zext i6 %phi_ln139" [./bignum.h:135]   --->   Operation 1301 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1302 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 0" [./bignum.h:60]   --->   Operation 1302 'getelementptr' 'w_digits_data_V_addr' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1303 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr" [./bignum.h:60]   --->   Operation 1303 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_228 : Operation 1304 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_1 = getelementptr i64 %w_digits_data_V, i64 0, i64 1" [./bignum.h:60]   --->   Operation 1304 'getelementptr' 'w_digits_data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1305 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_1" [./bignum.h:60]   --->   Operation 1305 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_228 : Operation 1306 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln139 = sub i7 %zext_ln135, i7 %zext_ln110" [./bignum.h:139]   --->   Operation 1306 'sub' 'sub_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1307 [1/1] (1.58ns)   --->   "%store_ln139 = store i7 %sub_ln139, i7 %j" [./bignum.h:139]   --->   Operation 1307 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_228 : Operation 1308 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 0, i6 %x" [./bignum.h:139]   --->   Operation 1308 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>

State 229 <SV = 228> <Delay = 3.25>
ST_229 : Operation 1309 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_2 = getelementptr i64 %w_digits_data_V, i64 0, i64 2" [./bignum.h:60]   --->   Operation 1309 'getelementptr' 'w_digits_data_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1310 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_2" [./bignum.h:60]   --->   Operation 1310 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_229 : Operation 1311 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_3 = getelementptr i64 %w_digits_data_V, i64 0, i64 3" [./bignum.h:60]   --->   Operation 1311 'getelementptr' 'w_digits_data_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1312 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_3" [./bignum.h:60]   --->   Operation 1312 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 230 <SV = 229> <Delay = 3.25>
ST_230 : Operation 1313 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_4 = getelementptr i64 %w_digits_data_V, i64 0, i64 4" [./bignum.h:60]   --->   Operation 1313 'getelementptr' 'w_digits_data_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1314 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_4" [./bignum.h:60]   --->   Operation 1314 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_230 : Operation 1315 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_5 = getelementptr i64 %w_digits_data_V, i64 0, i64 5" [./bignum.h:60]   --->   Operation 1315 'getelementptr' 'w_digits_data_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1316 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_5" [./bignum.h:60]   --->   Operation 1316 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 231 <SV = 230> <Delay = 3.25>
ST_231 : Operation 1317 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_6 = getelementptr i64 %w_digits_data_V, i64 0, i64 6" [./bignum.h:60]   --->   Operation 1317 'getelementptr' 'w_digits_data_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1318 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_6" [./bignum.h:60]   --->   Operation 1318 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_231 : Operation 1319 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_7 = getelementptr i64 %w_digits_data_V, i64 0, i64 7" [./bignum.h:60]   --->   Operation 1319 'getelementptr' 'w_digits_data_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 1320 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_7" [./bignum.h:60]   --->   Operation 1320 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 232 <SV = 231> <Delay = 3.25>
ST_232 : Operation 1321 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_8 = getelementptr i64 %w_digits_data_V, i64 0, i64 8" [./bignum.h:60]   --->   Operation 1321 'getelementptr' 'w_digits_data_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1322 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_8" [./bignum.h:60]   --->   Operation 1322 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_232 : Operation 1323 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_9 = getelementptr i64 %w_digits_data_V, i64 0, i64 9" [./bignum.h:60]   --->   Operation 1323 'getelementptr' 'w_digits_data_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1324 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_9" [./bignum.h:60]   --->   Operation 1324 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 233 <SV = 232> <Delay = 3.25>
ST_233 : Operation 1325 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_10 = getelementptr i64 %w_digits_data_V, i64 0, i64 10" [./bignum.h:60]   --->   Operation 1325 'getelementptr' 'w_digits_data_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1326 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_10" [./bignum.h:60]   --->   Operation 1326 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_233 : Operation 1327 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_11 = getelementptr i64 %w_digits_data_V, i64 0, i64 11" [./bignum.h:60]   --->   Operation 1327 'getelementptr' 'w_digits_data_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1328 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_11" [./bignum.h:60]   --->   Operation 1328 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 234 <SV = 233> <Delay = 3.25>
ST_234 : Operation 1329 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_12 = getelementptr i64 %w_digits_data_V, i64 0, i64 12" [./bignum.h:60]   --->   Operation 1329 'getelementptr' 'w_digits_data_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 1330 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_12" [./bignum.h:60]   --->   Operation 1330 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_234 : Operation 1331 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_13 = getelementptr i64 %w_digits_data_V, i64 0, i64 13" [./bignum.h:60]   --->   Operation 1331 'getelementptr' 'w_digits_data_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_234 : Operation 1332 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_13" [./bignum.h:60]   --->   Operation 1332 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 235 <SV = 234> <Delay = 3.25>
ST_235 : Operation 1333 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_14 = getelementptr i64 %w_digits_data_V, i64 0, i64 14" [./bignum.h:60]   --->   Operation 1333 'getelementptr' 'w_digits_data_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1334 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_14" [./bignum.h:60]   --->   Operation 1334 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_235 : Operation 1335 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_15 = getelementptr i64 %w_digits_data_V, i64 0, i64 15" [./bignum.h:60]   --->   Operation 1335 'getelementptr' 'w_digits_data_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1336 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_15" [./bignum.h:60]   --->   Operation 1336 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 236 <SV = 235> <Delay = 3.25>
ST_236 : Operation 1337 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_16 = getelementptr i64 %w_digits_data_V, i64 0, i64 16" [./bignum.h:60]   --->   Operation 1337 'getelementptr' 'w_digits_data_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1338 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_16" [./bignum.h:60]   --->   Operation 1338 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_236 : Operation 1339 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_17 = getelementptr i64 %w_digits_data_V, i64 0, i64 17" [./bignum.h:60]   --->   Operation 1339 'getelementptr' 'w_digits_data_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 1340 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_17" [./bignum.h:60]   --->   Operation 1340 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 237 <SV = 236> <Delay = 3.25>
ST_237 : Operation 1341 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_18 = getelementptr i64 %w_digits_data_V, i64 0, i64 18" [./bignum.h:60]   --->   Operation 1341 'getelementptr' 'w_digits_data_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1342 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_18" [./bignum.h:60]   --->   Operation 1342 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_237 : Operation 1343 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_19 = getelementptr i64 %w_digits_data_V, i64 0, i64 19" [./bignum.h:60]   --->   Operation 1343 'getelementptr' 'w_digits_data_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1344 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_19" [./bignum.h:60]   --->   Operation 1344 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 238 <SV = 237> <Delay = 3.25>
ST_238 : Operation 1345 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_20 = getelementptr i64 %w_digits_data_V, i64 0, i64 20" [./bignum.h:60]   --->   Operation 1345 'getelementptr' 'w_digits_data_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1346 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_20" [./bignum.h:60]   --->   Operation 1346 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_238 : Operation 1347 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_21 = getelementptr i64 %w_digits_data_V, i64 0, i64 21" [./bignum.h:60]   --->   Operation 1347 'getelementptr' 'w_digits_data_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1348 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_21" [./bignum.h:60]   --->   Operation 1348 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 239 <SV = 238> <Delay = 3.25>
ST_239 : Operation 1349 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_22 = getelementptr i64 %w_digits_data_V, i64 0, i64 22" [./bignum.h:60]   --->   Operation 1349 'getelementptr' 'w_digits_data_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1350 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_22" [./bignum.h:60]   --->   Operation 1350 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_239 : Operation 1351 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_23 = getelementptr i64 %w_digits_data_V, i64 0, i64 23" [./bignum.h:60]   --->   Operation 1351 'getelementptr' 'w_digits_data_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1352 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_23" [./bignum.h:60]   --->   Operation 1352 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 240 <SV = 239> <Delay = 3.25>
ST_240 : Operation 1353 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_24 = getelementptr i64 %w_digits_data_V, i64 0, i64 24" [./bignum.h:60]   --->   Operation 1353 'getelementptr' 'w_digits_data_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 1354 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_24" [./bignum.h:60]   --->   Operation 1354 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_240 : Operation 1355 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_25 = getelementptr i64 %w_digits_data_V, i64 0, i64 25" [./bignum.h:60]   --->   Operation 1355 'getelementptr' 'w_digits_data_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 1356 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_25" [./bignum.h:60]   --->   Operation 1356 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 241 <SV = 240> <Delay = 3.25>
ST_241 : Operation 1357 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_26 = getelementptr i64 %w_digits_data_V, i64 0, i64 26" [./bignum.h:60]   --->   Operation 1357 'getelementptr' 'w_digits_data_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1358 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_26" [./bignum.h:60]   --->   Operation 1358 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_241 : Operation 1359 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_27 = getelementptr i64 %w_digits_data_V, i64 0, i64 27" [./bignum.h:60]   --->   Operation 1359 'getelementptr' 'w_digits_data_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 1360 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_27" [./bignum.h:60]   --->   Operation 1360 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 242 <SV = 241> <Delay = 3.25>
ST_242 : Operation 1361 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_28 = getelementptr i64 %w_digits_data_V, i64 0, i64 28" [./bignum.h:60]   --->   Operation 1361 'getelementptr' 'w_digits_data_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1362 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_28" [./bignum.h:60]   --->   Operation 1362 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_242 : Operation 1363 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_29 = getelementptr i64 %w_digits_data_V, i64 0, i64 29" [./bignum.h:60]   --->   Operation 1363 'getelementptr' 'w_digits_data_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1364 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_29" [./bignum.h:60]   --->   Operation 1364 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 243 <SV = 242> <Delay = 3.25>
ST_243 : Operation 1365 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_30 = getelementptr i64 %w_digits_data_V, i64 0, i64 30" [./bignum.h:60]   --->   Operation 1365 'getelementptr' 'w_digits_data_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1366 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_30" [./bignum.h:60]   --->   Operation 1366 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_243 : Operation 1367 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_31 = getelementptr i64 %w_digits_data_V, i64 0, i64 31" [./bignum.h:60]   --->   Operation 1367 'getelementptr' 'w_digits_data_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1368 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 0, i5 %w_digits_data_V_addr_31" [./bignum.h:60]   --->   Operation 1368 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_243 : Operation 1369 [1/1] (0.00ns)   --->   "%conv_i247 = zext i64 %vn_V_3" [./bignum.h:67]   --->   Operation 1369 'zext' 'conv_i247' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1370 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %n, i32 5"   --->   Operation 1370 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1371 [1/1] (0.00ns)   --->   "%idxprom_i19211 = zext i6 %n"   --->   Operation 1371 'zext' 'idxprom_i19211' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1372 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_32 = getelementptr i64 %w_digits_data_V, i64 0, i64 %idxprom_i19211"   --->   Operation 1372 'getelementptr' 'w_digits_data_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1373 [1/1] (0.00ns)   --->   "%br_ln139 = br void" [./bignum.h:139]   --->   Operation 1373 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 244 <SV = 243> <Delay = 7.14>
ST_244 : Operation 1374 [1/1] (0.00ns)   --->   "%x_6 = load i6 %x" [./bignum.h:139]   --->   Operation 1374 'load' 'x_6' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1375 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_6, i32 5" [./bignum.h:139]   --->   Operation 1375 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1376 [1/1] (0.00ns)   --->   "%empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 1376 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1377 [1/1] (1.82ns)   --->   "%x_7 = add i6 %x_6, i6 1" [./bignum.h:139]   --->   Operation 1377 'add' 'x_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1378 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %tmp_19, void %.split16, void %.loopexit102" [./bignum.h:139]   --->   Operation 1378 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_244 : Operation 1379 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [./bignum.h:140]   --->   Operation 1379 'load' 'j_load' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_244 : Operation 1380 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [./bignum.h:139]   --->   Operation 1380 'specloopname' 'specloopname_ln139' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_244 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i7 %j_load" [./bignum.h:140]   --->   Operation 1381 'sext' 'sext_ln140' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_244 : Operation 1382 [1/1] (1.48ns)   --->   "%icmp_ln140 = icmp_eq  i7 %j_load, i7 0" [./bignum.h:140]   --->   Operation 1382 'icmp' 'icmp_ln140' <Predicate = (!tmp_19)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1383 [1/1] (0.00ns)   --->   "%br_ln140 = br i1 %icmp_ln140, void %_ifconv3, void %.loopexit102" [./bignum.h:140]   --->   Operation 1383 'br' 'br_ln140' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_244 : Operation 1384 [1/1] (1.87ns)   --->   "%add_ln141 = add i7 %j_load, i7 127" [./bignum.h:141]   --->   Operation 1384 'add' 'add_ln141' <Predicate = (!tmp_19 & !icmp_ln140)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1385 [1/1] (1.87ns)   --->   "%add_ln143 = add i7 %add_ln141, i7 %zext_ln110" [./bignum.h:143]   --->   Operation 1385 'add' 'add_ln143' <Predicate = (!tmp_19 & !icmp_ln140)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1386 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln143, i32 5, i32 6" [./bignum.h:66]   --->   Operation 1386 'partselect' 'tmp_20' <Predicate = (!tmp_19 & !icmp_ln140)> <Delay = 0.00>
ST_244 : Operation 1387 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp_ne  i2 %tmp_20, i2 1" [./bignum.h:66]   --->   Operation 1387 'icmp' 'icmp_ln66' <Predicate = (!tmp_19 & !icmp_ln140)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i64 %vn_V_3"   --->   Operation 1388 'zext' 'zext_ln1072' <Predicate = (!tmp_19 & !icmp_ln140)> <Delay = 0.00>
ST_244 : Operation 1389 [3/3] (3.94ns)   --->   "%mul_ln1072 = mul i192 %zext_ln1072, i192 18446744073709551615"   --->   Operation 1389 'mul' 'mul_ln1072' <Predicate = (!tmp_19 & !icmp_ln140)> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 1390 [2/2] (4.68ns)   --->   "%call_ln0 = call void @divide_Pipeline_CLEAR_UPPER, i6 %n, i6 %n, i64 %r"   --->   Operation 1390 'call' 'call_ln0' <Predicate = (icmp_ln140) | (tmp_19)> <Delay = 4.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 245 <SV = 244> <Delay = 5.12>
ST_245 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln0 = zext i7 %add_ln143" [./bignum.h:0]   --->   Operation 1391 'zext' 'zext_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_245 : Operation 1392 [1/1] (0.00ns)   --->   "%r_addr_34 = getelementptr i64 %r, i64 0, i64 %zext_ln0" [./bignum.h:67]   --->   Operation 1392 'getelementptr' 'r_addr_34' <Predicate = (icmp_ln66)> <Delay = 0.00>
ST_245 : Operation 1393 [2/2] (3.25ns)   --->   "%r_load_34 = load i5 %r_addr_34" [./bignum.h:67]   --->   Operation 1393 'load' 'r_load_34' <Predicate = (icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_245 : Operation 1394 [1/1] (1.87ns)   --->   "%add_ln144 = add i7 %add_ln143, i7 127" [./bignum.h:144]   --->   Operation 1394 'add' 'add_ln144' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln0_32 = zext i7 %add_ln144" [./bignum.h:0]   --->   Operation 1395 'zext' 'zext_ln0_32' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln144, i32 5, i32 6" [./bignum.h:66]   --->   Operation 1396 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1397 [1/1] (0.95ns)   --->   "%icmp_ln66_4 = icmp_ne  i2 %tmp_21, i2 1" [./bignum.h:66]   --->   Operation 1397 'icmp' 'icmp_ln66_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 1398 [1/1] (0.00ns)   --->   "%r_addr_35 = getelementptr i64 %r, i64 0, i64 %zext_ln0_32" [./bignum.h:67]   --->   Operation 1398 'getelementptr' 'r_addr_35' <Predicate = true> <Delay = 0.00>
ST_245 : Operation 1399 [2/2] (3.25ns)   --->   "%r_load_35 = load i5 %r_addr_35" [./bignum.h:67]   --->   Operation 1399 'load' 'r_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_245 : Operation 1400 [2/3] (3.94ns)   --->   "%mul_ln1072 = mul i192 %zext_ln1072, i192 18446744073709551615"   --->   Operation 1400 'mul' 'mul_ln1072' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 4.73>
ST_246 : Operation 1401 [1/2] (3.25ns)   --->   "%r_load_34 = load i5 %r_addr_34" [./bignum.h:67]   --->   Operation 1401 'load' 'r_load_34' <Predicate = (icmp_ln66)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_246 : Operation 1402 [1/1] (1.48ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i64 %r_load_34, i64 0" [./bignum.h:66]   --->   Operation 1402 'select' 'select_ln66' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_246 : Operation 1403 [1/2] (3.25ns)   --->   "%r_load_35 = load i5 %r_addr_35" [./bignum.h:67]   --->   Operation 1403 'load' 'r_load_35' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_246 : Operation 1404 [1/1] (1.48ns)   --->   "%select_ln66_3 = select i1 %icmp_ln66_4, i64 %r_load_35, i64 0" [./bignum.h:66]   --->   Operation 1404 'select' 'select_ln66_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_246 : Operation 1405 [1/3] (3.94ns)   --->   "%mul_ln1072 = mul i192 %zext_ln1072, i192 18446744073709551615"   --->   Operation 1405 'mul' 'mul_ln1072' <Predicate = true> <Delay = 3.94> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 3.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 246> <Delay = 5.07>
ST_247 : Operation 1406 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %select_ln66, i64 %select_ln66_3"   --->   Operation 1406 'bitconcatenate' 'ret' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1407 [132/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1407 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln1072_1 = zext i128 %ret"   --->   Operation 1408 'zext' 'zext_ln1072_1' <Predicate = true> <Delay = 0.00>
ST_247 : Operation 1409 [1/1] (3.48ns)   --->   "%icmp_ln1072 = icmp_ult  i192 %zext_ln1072_1, i192 %mul_ln1072"   --->   Operation 1409 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 3.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 5.07>
ST_248 : Operation 1410 [131/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1410 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 5.07>
ST_249 : Operation 1411 [130/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1411 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 5.07>
ST_250 : Operation 1412 [129/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1412 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 5.07>
ST_251 : Operation 1413 [128/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1413 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 252 <SV = 251> <Delay = 5.07>
ST_252 : Operation 1414 [127/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1414 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 5.07>
ST_253 : Operation 1415 [126/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1415 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 5.07>
ST_254 : Operation 1416 [125/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1416 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 5.07>
ST_255 : Operation 1417 [124/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1417 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 5.07>
ST_256 : Operation 1418 [123/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1418 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 256> <Delay = 5.07>
ST_257 : Operation 1419 [122/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1419 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 5.07>
ST_258 : Operation 1420 [121/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1420 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 5.07>
ST_259 : Operation 1421 [120/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1421 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 5.07>
ST_260 : Operation 1422 [119/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1422 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 5.07>
ST_261 : Operation 1423 [118/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1423 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 262 <SV = 261> <Delay = 5.07>
ST_262 : Operation 1424 [117/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1424 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 5.07>
ST_263 : Operation 1425 [116/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1425 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 5.07>
ST_264 : Operation 1426 [115/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1426 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 5.07>
ST_265 : Operation 1427 [114/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1427 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 5.07>
ST_266 : Operation 1428 [113/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1428 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 266> <Delay = 5.07>
ST_267 : Operation 1429 [112/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1429 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 5.07>
ST_268 : Operation 1430 [111/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1430 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 5.07>
ST_269 : Operation 1431 [110/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1431 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 5.07>
ST_270 : Operation 1432 [109/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1432 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 5.07>
ST_271 : Operation 1433 [108/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1433 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 272 <SV = 271> <Delay = 5.07>
ST_272 : Operation 1434 [107/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1434 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 5.07>
ST_273 : Operation 1435 [106/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1435 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 5.07>
ST_274 : Operation 1436 [105/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1436 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 5.07>
ST_275 : Operation 1437 [104/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1437 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 5.07>
ST_276 : Operation 1438 [103/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1438 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 276> <Delay = 5.07>
ST_277 : Operation 1439 [102/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1439 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 5.07>
ST_278 : Operation 1440 [101/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1440 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 5.07>
ST_279 : Operation 1441 [100/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1441 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 5.07>
ST_280 : Operation 1442 [99/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1442 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 5.07>
ST_281 : Operation 1443 [98/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1443 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 282 <SV = 281> <Delay = 5.07>
ST_282 : Operation 1444 [97/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1444 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 5.07>
ST_283 : Operation 1445 [96/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1445 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 5.07>
ST_284 : Operation 1446 [95/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1446 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 5.07>
ST_285 : Operation 1447 [94/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1447 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 5.07>
ST_286 : Operation 1448 [93/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1448 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 286> <Delay = 5.07>
ST_287 : Operation 1449 [92/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1449 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 5.07>
ST_288 : Operation 1450 [91/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1450 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 5.07>
ST_289 : Operation 1451 [90/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1451 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 5.07>
ST_290 : Operation 1452 [89/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1452 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 5.07>
ST_291 : Operation 1453 [88/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1453 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 292 <SV = 291> <Delay = 5.07>
ST_292 : Operation 1454 [87/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1454 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 5.07>
ST_293 : Operation 1455 [86/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1455 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 5.07>
ST_294 : Operation 1456 [85/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1456 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 5.07>
ST_295 : Operation 1457 [84/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1457 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 5.07>
ST_296 : Operation 1458 [83/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1458 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 296> <Delay = 5.07>
ST_297 : Operation 1459 [82/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1459 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 5.07>
ST_298 : Operation 1460 [81/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1460 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 5.07>
ST_299 : Operation 1461 [80/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1461 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 5.07>
ST_300 : Operation 1462 [79/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1462 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 5.07>
ST_301 : Operation 1463 [78/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1463 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 302 <SV = 301> <Delay = 5.07>
ST_302 : Operation 1464 [77/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1464 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 5.07>
ST_303 : Operation 1465 [76/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1465 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 5.07>
ST_304 : Operation 1466 [75/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1466 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 5.07>
ST_305 : Operation 1467 [74/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1467 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 5.07>
ST_306 : Operation 1468 [73/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1468 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 306> <Delay = 5.07>
ST_307 : Operation 1469 [72/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1469 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 5.07>
ST_308 : Operation 1470 [71/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1470 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 5.07>
ST_309 : Operation 1471 [70/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1471 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 5.07>
ST_310 : Operation 1472 [69/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1472 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 5.07>
ST_311 : Operation 1473 [68/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1473 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 312 <SV = 311> <Delay = 5.07>
ST_312 : Operation 1474 [67/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1474 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 5.07>
ST_313 : Operation 1475 [66/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1475 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 5.07>
ST_314 : Operation 1476 [65/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1476 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 5.07>
ST_315 : Operation 1477 [64/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1477 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 5.07>
ST_316 : Operation 1478 [63/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1478 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 316> <Delay = 5.07>
ST_317 : Operation 1479 [62/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1479 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 5.07>
ST_318 : Operation 1480 [61/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1480 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 5.07>
ST_319 : Operation 1481 [60/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1481 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 5.07>
ST_320 : Operation 1482 [59/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1482 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 5.07>
ST_321 : Operation 1483 [58/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1483 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 5.07>
ST_322 : Operation 1484 [57/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1484 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 5.07>
ST_323 : Operation 1485 [56/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1485 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 5.07>
ST_324 : Operation 1486 [55/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1486 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 5.07>
ST_325 : Operation 1487 [54/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1487 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 326 <SV = 325> <Delay = 5.07>
ST_326 : Operation 1488 [53/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1488 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 327 <SV = 326> <Delay = 5.07>
ST_327 : Operation 1489 [52/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1489 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 328 <SV = 327> <Delay = 5.07>
ST_328 : Operation 1490 [51/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1490 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 329 <SV = 328> <Delay = 5.07>
ST_329 : Operation 1491 [50/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1491 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 330 <SV = 329> <Delay = 5.07>
ST_330 : Operation 1492 [49/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1492 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 331 <SV = 330> <Delay = 5.07>
ST_331 : Operation 1493 [48/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1493 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 332 <SV = 331> <Delay = 5.07>
ST_332 : Operation 1494 [47/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1494 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 333 <SV = 332> <Delay = 5.07>
ST_333 : Operation 1495 [46/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1495 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 334 <SV = 333> <Delay = 5.07>
ST_334 : Operation 1496 [45/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1496 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 335 <SV = 334> <Delay = 5.07>
ST_335 : Operation 1497 [44/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1497 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 336 <SV = 335> <Delay = 5.07>
ST_336 : Operation 1498 [43/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1498 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 337 <SV = 336> <Delay = 5.07>
ST_337 : Operation 1499 [42/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1499 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 338 <SV = 337> <Delay = 5.07>
ST_338 : Operation 1500 [41/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1500 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 339 <SV = 338> <Delay = 5.07>
ST_339 : Operation 1501 [40/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1501 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 340 <SV = 339> <Delay = 5.07>
ST_340 : Operation 1502 [39/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1502 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 341 <SV = 340> <Delay = 5.07>
ST_341 : Operation 1503 [38/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1503 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 342 <SV = 341> <Delay = 5.07>
ST_342 : Operation 1504 [37/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1504 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 343 <SV = 342> <Delay = 5.07>
ST_343 : Operation 1505 [36/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1505 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 344 <SV = 343> <Delay = 5.07>
ST_344 : Operation 1506 [35/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1506 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 345 <SV = 344> <Delay = 5.07>
ST_345 : Operation 1507 [34/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1507 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 346 <SV = 345> <Delay = 5.07>
ST_346 : Operation 1508 [33/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1508 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 347 <SV = 346> <Delay = 5.07>
ST_347 : Operation 1509 [32/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1509 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 348 <SV = 347> <Delay = 5.07>
ST_348 : Operation 1510 [31/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1510 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 349 <SV = 348> <Delay = 5.07>
ST_349 : Operation 1511 [30/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1511 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 350 <SV = 349> <Delay = 5.07>
ST_350 : Operation 1512 [29/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1512 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 351 <SV = 350> <Delay = 5.07>
ST_351 : Operation 1513 [28/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1513 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 352 <SV = 351> <Delay = 5.07>
ST_352 : Operation 1514 [27/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1514 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 353 <SV = 352> <Delay = 5.07>
ST_353 : Operation 1515 [26/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1515 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 354 <SV = 353> <Delay = 5.07>
ST_354 : Operation 1516 [25/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1516 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 355 <SV = 354> <Delay = 5.07>
ST_355 : Operation 1517 [24/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1517 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 356 <SV = 355> <Delay = 5.07>
ST_356 : Operation 1518 [23/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1518 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 357 <SV = 356> <Delay = 5.07>
ST_357 : Operation 1519 [22/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1519 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 358 <SV = 357> <Delay = 5.07>
ST_358 : Operation 1520 [21/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1520 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 359 <SV = 358> <Delay = 5.07>
ST_359 : Operation 1521 [20/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1521 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 360 <SV = 359> <Delay = 5.07>
ST_360 : Operation 1522 [19/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1522 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 361 <SV = 360> <Delay = 5.07>
ST_361 : Operation 1523 [18/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1523 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 362 <SV = 361> <Delay = 5.07>
ST_362 : Operation 1524 [17/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1524 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 363 <SV = 362> <Delay = 5.07>
ST_363 : Operation 1525 [16/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1525 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 364 <SV = 363> <Delay = 5.07>
ST_364 : Operation 1526 [15/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1526 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 365 <SV = 364> <Delay = 5.07>
ST_365 : Operation 1527 [14/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1527 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 366 <SV = 365> <Delay = 5.07>
ST_366 : Operation 1528 [13/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1528 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 367 <SV = 366> <Delay = 5.07>
ST_367 : Operation 1529 [12/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1529 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 368 <SV = 367> <Delay = 5.07>
ST_368 : Operation 1530 [11/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1530 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 369 <SV = 368> <Delay = 5.07>
ST_369 : Operation 1531 [10/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1531 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 370 <SV = 369> <Delay = 5.07>
ST_370 : Operation 1532 [9/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1532 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 371 <SV = 370> <Delay = 5.07>
ST_371 : Operation 1533 [8/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1533 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 372 <SV = 371> <Delay = 5.07>
ST_372 : Operation 1534 [7/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1534 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 373 <SV = 372> <Delay = 5.07>
ST_373 : Operation 1535 [6/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1535 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 374 <SV = 373> <Delay = 5.07>
ST_374 : Operation 1536 [5/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1536 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 375 <SV = 374> <Delay = 5.07>
ST_375 : Operation 1537 [4/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1537 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 376 <SV = 375> <Delay = 5.07>
ST_376 : Operation 1538 [3/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1538 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 377 <SV = 376> <Delay = 5.07>
ST_377 : Operation 1539 [2/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1539 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 378 <SV = 377> <Delay = 5.07>
ST_378 : Operation 1540 [1/132] (5.07ns)   --->   "%ret_2 = udiv i128 %ret, i128 %conv_i247"   --->   Operation 1540 'udiv' 'ret_2' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 131> <II = 64> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 379 <SV = 378> <Delay = 1.48>
ST_379 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln1558 = trunc i64 %ret_2"   --->   Operation 1541 'trunc' 'trunc_ln1558' <Predicate = (icmp_ln1072)> <Delay = 0.00>
ST_379 : Operation 1542 [1/1] (1.48ns)   --->   "%qhat_V = select i1 %icmp_ln1072, i64 %trunc_ln1558, i64 18446744073709551615" [./bignum.h:146]   --->   Operation 1542 'select' 'qhat_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_379 : Operation 1543 [2/2] (0.00ns)   --->   "%targetBlock1 = call i2 @divide_Pipeline_PARTIAL, i64 %v, i64 %qhat_V, i64 %w_digits_data_V, i6 %n, i6 %n, i64 %k_V_13_loc, i64 %k_V_loc" [./bignum.h:146]   --->   Operation 1543 'call' 'targetBlock1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 380 <SV = 379> <Delay = 2.66>
ST_380 : Operation 1544 [1/2] (1.70ns)   --->   "%targetBlock1 = call i2 @divide_Pipeline_PARTIAL, i64 %v, i64 %qhat_V, i64 %w_digits_data_V, i6 %n, i6 %n, i64 %k_V_13_loc, i64 %k_V_loc" [./bignum.h:146]   --->   Operation 1544 'call' 'targetBlock1' <Predicate = true> <Delay = 1.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_380 : Operation 1545 [1/1] (0.95ns)   --->   "%cond25 = icmp_eq  i2 %targetBlock1, i2 1" [./bignum.h:146]   --->   Operation 1545 'icmp' 'cond25' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 381 <SV = 380> <Delay = 4.73>
ST_381 : Operation 1546 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i7 %add_ln141" [./bignum.h:143]   --->   Operation 1546 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1547 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i64 %qhat_V" [./bignum.h:146]   --->   Operation 1547 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1548 [1/1] (0.00ns)   --->   "%k_V_13_loc_load = load i64 %k_V_13_loc"   --->   Operation 1548 'load' 'k_V_13_loc_load' <Predicate = (!cond25)> <Delay = 0.00>
ST_381 : Operation 1549 [1/1] (0.00ns)   --->   "%k_V_loc_load_49 = load i64 %k_V_loc"   --->   Operation 1549 'load' 'k_V_loc_load_49' <Predicate = (cond25)> <Delay = 0.00>
ST_381 : Operation 1550 [1/1] (1.48ns)   --->   "%k_V_reload_k_V_13_reload = select i1 %cond25, i64 %k_V_loc_load_49, i64 %k_V_13_loc_load" [./bignum.h:146]   --->   Operation 1550 'select' 'k_V_reload_k_V_13_reload' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_381 : Operation 1551 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_18, void, void %.loopexit101._crit_edge" [./bignum.h:59]   --->   Operation 1551 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_381 : Operation 1552 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %k_V_reload_k_V_13_reload, i5 %w_digits_data_V_addr_32" [./bignum.h:60]   --->   Operation 1552 'store' 'store_ln60' <Predicate = (!tmp_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_381 : Operation 1553 [1/1] (0.00ns)   --->   "%br_ln61 = br void %.loopexit101._crit_edge" [./bignum.h:61]   --->   Operation 1553 'br' 'br_ln61' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_381 : Operation 1554 [1/1] (1.58ns)   --->   "%br_ln162 = br void" [./bignum.h:162]   --->   Operation 1554 'br' 'br_ln162' <Predicate = true> <Delay = 1.58>

State 382 <SV = 381> <Delay = 2.54>
ST_382 : Operation 1555 [1/1] (0.00ns)   --->   "%trial = phi i2 0, void %.loopexit101._crit_edge, i2 %trial_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit95"   --->   Operation 1555 'phi' 'trial' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1556 [1/1] (0.00ns)   --->   "%qhat_V_1 = phi i65 %zext_ln146, void %.loopexit101._crit_edge, i65 %qhat_V_2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit95"   --->   Operation 1556 'phi' 'qhat_V_1' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1557 [1/1] (0.95ns)   --->   "%icmp_ln162 = icmp_eq  i2 %trial, i2 3" [./bignum.h:162]   --->   Operation 1557 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1558 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 2"   --->   Operation 1558 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1559 [1/1] (1.56ns)   --->   "%trial_1 = add i2 %trial, i2 1" [./bignum.h:162]   --->   Operation 1559 'add' 'trial_1' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_382 : Operation 1560 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %.split12, void %.loopexit100" [./bignum.h:162]   --->   Operation 1560 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_382 : Operation 1561 [2/2] (1.58ns)   --->   "%targetBlock2 = call i3 @divide_Pipeline_COMPARE, i6 %n, i64 %w_digits_data_V, i7 %add_ln141, i64 %r, i7 %i_4_loc" [./bignum.h:141]   --->   Operation 1561 'call' 'targetBlock2' <Predicate = (!icmp_ln162)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 383 <SV = 382> <Delay = 1.94>
ST_383 : Operation 1562 [1/2] (1.94ns)   --->   "%targetBlock2 = call i3 @divide_Pipeline_COMPARE, i6 %n, i64 %w_digits_data_V, i7 %add_ln141, i64 %r, i7 %i_4_loc" [./bignum.h:141]   --->   Operation 1562 'call' 'targetBlock2' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 384 <SV = 383> <Delay = 5.44>
ST_384 : Operation 1563 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [./bignum.h:163]   --->   Operation 1563 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1564 [1/1] (0.00ns)   --->   "%i_4_loc_load = load i7 %i_4_loc"   --->   Operation 1564 'load' 'i_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1565 [1/1] (1.70ns)   --->   "%switch_ln141 = switch i3 %targetBlock2, void %.split8..loopexit98_ifconv.loopexit_crit_edge, i3 0, void %.loopexit98_ifconv, i3 1, void %.loopexit98.split.loop.exit261, i3 2, void %..loopexit98_ifconv.loopexit_crit_edge4, i3 3, void %.loopexit98_ifconv" [./bignum.h:141]   --->   Operation 1565 'switch' 'switch_ln141' <Predicate = true> <Delay = 1.70>
ST_384 : Operation 1566 [1/1] (1.70ns)   --->   "%br_ln167 = br void %.loopexit98_ifconv" [./bignum.h:167]   --->   Operation 1566 'br' 'br_ln167' <Predicate = (targetBlock2 == 2)> <Delay = 1.70>
ST_384 : Operation 1567 [1/1] (1.87ns)   --->   "%add_ln170 = add i7 %i_4_loc_load, i7 127" [./bignum.h:170]   --->   Operation 1567 'add' 'add_ln170' <Predicate = (targetBlock2 == 1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1568 [1/1] (1.70ns)   --->   "%br_ln172 = br void %.loopexit98_ifconv" [./bignum.h:172]   --->   Operation 1568 'br' 'br_ln172' <Predicate = (targetBlock2 == 1)> <Delay = 1.70>
ST_384 : Operation 1569 [1/1] (1.70ns)   --->   "%br_ln167 = br void %.loopexit98_ifconv" [./bignum.h:167]   --->   Operation 1569 'br' 'br_ln167' <Predicate = (targetBlock2 != 0 & targetBlock2 != 1 & targetBlock2 != 2 & targetBlock2 != 3)> <Delay = 1.70>
ST_384 : Operation 1570 [1/1] (0.00ns)   --->   "%i40_0110 = phi i7 %add_ln170, void %.loopexit98.split.loop.exit261, i7 0, void %.split8..loopexit98_ifconv.loopexit_crit_edge, i7 0, void %..loopexit98_ifconv.loopexit_crit_edge4, i7 %i_4_loc_load, void %.split12, i7 %i_4_loc_load, void %.split12" [./bignum.h:170]   --->   Operation 1570 'phi' 'i40_0110' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1571 [1/1] (1.87ns)   --->   "%add_ln172 = add i7 %i40_0110, i7 127" [./bignum.h:172]   --->   Operation 1571 'add' 'add_ln172' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_384 : Operation 1572 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %i40_0110, i32 5, i32 6" [./bignum.h:66]   --->   Operation 1572 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_384 : Operation 1573 [1/1] (0.95ns)   --->   "%icmp_ln66_6 = icmp_ne  i2 %tmp_23, i2 1" [./bignum.h:66]   --->   Operation 1573 'icmp' 'icmp_ln66_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 385 <SV = 384> <Delay = 5.12>
ST_385 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i7 %add_ln172" [./bignum.h:172]   --->   Operation 1574 'sext' 'sext_ln172' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1575 [1/1] (1.87ns)   --->   "%add_ln172_1 = add i8 %sext_ln172, i8 %sext_ln140" [./bignum.h:172]   --->   Operation 1575 'add' 'add_ln172_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %add_ln172_1, i32 5, i32 7" [./bignum.h:66]   --->   Operation 1576 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1577 [1/1] (1.13ns)   --->   "%icmp_ln66_5 = icmp_slt  i3 %tmp_22, i3 1" [./bignum.h:66]   --->   Operation 1577 'icmp' 'icmp_ln66_5' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_385 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln67_35 = zext i8 %add_ln172_1" [./bignum.h:67]   --->   Operation 1578 'zext' 'zext_ln67_35' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1579 [1/1] (0.00ns)   --->   "%r_addr_36 = getelementptr i64 %r, i64 0, i64 %zext_ln67_35" [./bignum.h:67]   --->   Operation 1579 'getelementptr' 'r_addr_36' <Predicate = true> <Delay = 0.00>
ST_385 : Operation 1580 [2/2] (3.25ns)   --->   "%r_load_41 = load i5 %r_addr_36" [./bignum.h:67]   --->   Operation 1580 'load' 'r_load_41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_385 : Operation 1581 [1/1] (0.00ns)   --->   "%zext_ln67_36 = zext i7 %i40_0110" [./bignum.h:67]   --->   Operation 1581 'zext' 'zext_ln67_36' <Predicate = (icmp_ln66_6)> <Delay = 0.00>
ST_385 : Operation 1582 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_33 = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln67_36" [./bignum.h:67]   --->   Operation 1582 'getelementptr' 'w_digits_data_V_addr_33' <Predicate = (icmp_ln66_6)> <Delay = 0.00>
ST_385 : Operation 1583 [2/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr_33" [./bignum.h:67]   --->   Operation 1583 'load' 'w_digits_data_V_load' <Predicate = (icmp_ln66_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 386 <SV = 385> <Delay = 6.03>
ST_386 : Operation 1584 [1/2] (3.25ns)   --->   "%r_load_41 = load i5 %r_addr_36" [./bignum.h:67]   --->   Operation 1584 'load' 'r_load_41' <Predicate = (!icmp_ln162)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_386 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1072_1)   --->   "%select_ln66_4 = select i1 %icmp_ln66_5, i64 %r_load_41, i64 0" [./bignum.h:66]   --->   Operation 1585 'select' 'select_ln66_4' <Predicate = (!icmp_ln162)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_386 : Operation 1586 [1/2] (3.25ns)   --->   "%w_digits_data_V_load = load i5 %w_digits_data_V_addr_33" [./bignum.h:67]   --->   Operation 1586 'load' 'w_digits_data_V_load' <Predicate = (!icmp_ln162 & icmp_ln66_6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_386 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1072_1)   --->   "%select_ln66_5 = select i1 %icmp_ln66_6, i64 %w_digits_data_V_load, i64 0" [./bignum.h:66]   --->   Operation 1587 'select' 'select_ln66_5' <Predicate = (!icmp_ln162)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_386 : Operation 1588 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln1072_1 = icmp_ult  i64 %select_ln66_4, i64 %select_ln66_5"   --->   Operation 1588 'icmp' 'icmp_ln1072_1' <Predicate = (!icmp_ln162)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1589 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln1072_1, void %.loopexit100, void %codeRepl13" [./bignum.h:172]   --->   Operation 1589 'br' 'br_ln172' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_386 : Operation 1590 [1/1] (3.54ns)   --->   "%qhat_V_2 = add i65 %qhat_V_1, i65 36893488147419103231"   --->   Operation 1590 'add' 'qhat_V_2' <Predicate = (!icmp_ln162 & icmp_ln1072_1)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_386 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i65 %qhat_V_1"   --->   Operation 1591 'trunc' 'trunc_ln223' <Predicate = (!icmp_ln1072_1) | (icmp_ln162)> <Delay = 0.00>

State 387 <SV = 386> <Delay = 3.01>
ST_387 : Operation 1592 [2/2] (3.01ns)   --->   "%call_ln0 = call void @divide_Pipeline_ADJUST, i64 %w_digits_data_V, i64 %v, i6 %n, i1 %k_V_17_loc"   --->   Operation 1592 'call' 'call_ln0' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 388 <SV = 387> <Delay = 0.00>
ST_388 : Operation 1593 [1/2] (0.00ns)   --->   "%call_ln0 = call void @divide_Pipeline_ADJUST, i64 %w_digits_data_V, i64 %v, i6 %n, i1 %k_V_17_loc"   --->   Operation 1593 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 389 <SV = 388> <Delay = 3.25>
ST_389 : Operation 1594 [1/1] (0.00ns)   --->   "%k_V_17_loc_load = load i1 %k_V_17_loc"   --->   Operation 1594 'load' 'k_V_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 1595 [1/1] (0.99ns)   --->   "%select_ln223 = select i1 %k_V_17_loc_load, i64 18446744073709551615, i64 0"   --->   Operation 1595 'select' 'select_ln223' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_389 : Operation 1596 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %tmp_18, void, void %_ZNK6BignumILi32ELi64EE5blockEi.exit95" [./bignum.h:66]   --->   Operation 1596 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_389 : Operation 1597 [2/2] (3.25ns)   --->   "%w_digits_data_V_load_2 = load i5 %w_digits_data_V_addr_32" [./bignum.h:67]   --->   Operation 1597 'load' 'w_digits_data_V_load_2' <Predicate = (!tmp_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 390 <SV = 389> <Delay = 3.25>
ST_390 : Operation 1598 [1/2] (3.25ns)   --->   "%w_digits_data_V_load_2 = load i5 %w_digits_data_V_addr_32" [./bignum.h:67]   --->   Operation 1598 'load' 'w_digits_data_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 391 <SV = 390> <Delay = 3.52>
ST_391 : Operation 1599 [1/1] (3.52ns)   --->   "%add_ln223 = add i64 %w_digits_data_V_load_2, i64 %select_ln223"   --->   Operation 1599 'add' 'add_ln223' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 392 <SV = 391> <Delay = 3.25>
ST_392 : Operation 1600 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %add_ln223, i5 %w_digits_data_V_addr_32" [./bignum.h:60]   --->   Operation 1600 'store' 'store_ln60' <Predicate = (!tmp_18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_392 : Operation 1601 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit95" [./bignum.h:61]   --->   Operation 1601 'br' 'br_ln61' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_392 : Operation 1602 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1602 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 393 <SV = 386> <Delay = 5.12>
ST_393 : Operation 1603 [1/1] (0.00ns)   --->   "%q_addr_1 = getelementptr i64 %q, i64 0, i64 %zext_ln143" [./bignum.h:60]   --->   Operation 1603 'getelementptr' 'q_addr_1' <Predicate = true> <Delay = 0.00>
ST_393 : Operation 1604 [1/1] (3.25ns)   --->   "%store_ln60 = store i64 %trunc_ln223, i5 %q_addr_1" [./bignum.h:60]   --->   Operation 1604 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_393 : Operation 1605 [2/2] (5.12ns)   --->   "%call_ln141 = call void @divide_Pipeline_REM, i7 %add_ln141, i64 %r, i64 %w_digits_data_V, i6 %n, i6 %n" [./bignum.h:141]   --->   Operation 1605 'call' 'call_ln141' <Predicate = true> <Delay = 5.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_393 : Operation 1606 [1/1] (1.58ns)   --->   "%store_ln141 = store i7 %add_ln141, i7 %j" [./bignum.h:141]   --->   Operation 1606 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_393 : Operation 1607 [1/1] (1.58ns)   --->   "%store_ln139 = store i6 %x_7, i6 %x" [./bignum.h:139]   --->   Operation 1607 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>

State 394 <SV = 387> <Delay = 0.00>
ST_394 : Operation 1608 [1/2] (0.00ns)   --->   "%call_ln141 = call void @divide_Pipeline_REM, i7 %add_ln141, i64 %r, i64 %w_digits_data_V, i6 %n, i6 %n" [./bignum.h:141]   --->   Operation 1608 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_394 : Operation 1609 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 1609 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 395 <SV = 244> <Delay = 3.20>
ST_395 : Operation 1610 [1/2] (0.00ns)   --->   "%call_ln0 = call void @divide_Pipeline_CLEAR_UPPER, i6 %n, i6 %n, i64 %r"   --->   Operation 1610 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_395 : Operation 1611 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_220, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.1" [./bignum.h:78]   --->   Operation 1611 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 396 <SV = 245> <Delay = 3.25>
ST_396 : Operation 1612 [2/2] (3.25ns)   --->   "%r_load_36 = load i5 %r_addr_30" [./bignum.h:67]   --->   Operation 1612 'load' 'r_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 397 <SV = 246> <Delay = 6.03>
ST_397 : Operation 1613 [1/2] (3.25ns)   --->   "%r_load_36 = load i5 %r_addr_30" [./bignum.h:67]   --->   Operation 1613 'load' 'r_load_36' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_397 : Operation 1614 [1/1] (2.77ns)   --->   "%icmp_ln1068_251 = icmp_eq  i64 %r_load_36, i64 0"   --->   Operation 1614 'icmp' 'icmp_ln1068_251' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 398 <SV = 247> <Delay = 3.25>
ST_398 : Operation 1615 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_251, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.2" [./bignum.h:78]   --->   Operation 1615 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_398 : Operation 1616 [2/2] (3.25ns)   --->   "%r_load_37 = load i5 %r_addr_29" [./bignum.h:67]   --->   Operation 1616 'load' 'r_load_37' <Predicate = (icmp_ln1068_251)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 399 <SV = 248> <Delay = 6.03>
ST_399 : Operation 1617 [1/2] (3.25ns)   --->   "%r_load_37 = load i5 %r_addr_29" [./bignum.h:67]   --->   Operation 1617 'load' 'r_load_37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_399 : Operation 1618 [1/1] (2.77ns)   --->   "%icmp_ln1068_252 = icmp_eq  i64 %r_load_37, i64 0"   --->   Operation 1618 'icmp' 'icmp_ln1068_252' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 400 <SV = 249> <Delay = 3.25>
ST_400 : Operation 1619 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_252, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.3" [./bignum.h:78]   --->   Operation 1619 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_400 : Operation 1620 [2/2] (3.25ns)   --->   "%r_load_38 = load i5 %r_addr_28" [./bignum.h:67]   --->   Operation 1620 'load' 'r_load_38' <Predicate = (icmp_ln1068_252)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 401 <SV = 250> <Delay = 6.03>
ST_401 : Operation 1621 [1/2] (3.25ns)   --->   "%r_load_38 = load i5 %r_addr_28" [./bignum.h:67]   --->   Operation 1621 'load' 'r_load_38' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_401 : Operation 1622 [1/1] (2.77ns)   --->   "%icmp_ln1068_253 = icmp_eq  i64 %r_load_38, i64 0"   --->   Operation 1622 'icmp' 'icmp_ln1068_253' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 402 <SV = 251> <Delay = 3.25>
ST_402 : Operation 1623 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_253, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.4" [./bignum.h:78]   --->   Operation 1623 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_402 : Operation 1624 [2/2] (3.25ns)   --->   "%r_load_39 = load i5 %r_addr_27" [./bignum.h:67]   --->   Operation 1624 'load' 'r_load_39' <Predicate = (icmp_ln1068_253)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 403 <SV = 252> <Delay = 6.03>
ST_403 : Operation 1625 [1/2] (3.25ns)   --->   "%r_load_39 = load i5 %r_addr_27" [./bignum.h:67]   --->   Operation 1625 'load' 'r_load_39' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_403 : Operation 1626 [1/1] (2.77ns)   --->   "%icmp_ln1068_254 = icmp_eq  i64 %r_load_39, i64 0"   --->   Operation 1626 'icmp' 'icmp_ln1068_254' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 404 <SV = 253> <Delay = 3.25>
ST_404 : Operation 1627 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_254, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.5" [./bignum.h:78]   --->   Operation 1627 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_404 : Operation 1628 [2/2] (3.25ns)   --->   "%r_load_40 = load i5 %r_addr_26" [./bignum.h:67]   --->   Operation 1628 'load' 'r_load_40' <Predicate = (icmp_ln1068_254)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 405 <SV = 254> <Delay = 6.03>
ST_405 : Operation 1629 [1/2] (3.25ns)   --->   "%r_load_40 = load i5 %r_addr_26" [./bignum.h:67]   --->   Operation 1629 'load' 'r_load_40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_405 : Operation 1630 [1/1] (2.77ns)   --->   "%icmp_ln1068_255 = icmp_eq  i64 %r_load_40, i64 0"   --->   Operation 1630 'icmp' 'icmp_ln1068_255' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 406 <SV = 255> <Delay = 3.25>
ST_406 : Operation 1631 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_255, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.6" [./bignum.h:78]   --->   Operation 1631 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_406 : Operation 1632 [2/2] (3.25ns)   --->   "%r_load_42 = load i5 %r_addr_25" [./bignum.h:67]   --->   Operation 1632 'load' 'r_load_42' <Predicate = (icmp_ln1068_255)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 407 <SV = 256> <Delay = 6.03>
ST_407 : Operation 1633 [1/2] (3.25ns)   --->   "%r_load_42 = load i5 %r_addr_25" [./bignum.h:67]   --->   Operation 1633 'load' 'r_load_42' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_407 : Operation 1634 [1/1] (2.77ns)   --->   "%icmp_ln1068_256 = icmp_eq  i64 %r_load_42, i64 0"   --->   Operation 1634 'icmp' 'icmp_ln1068_256' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 408 <SV = 257> <Delay = 3.25>
ST_408 : Operation 1635 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_256, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.7" [./bignum.h:78]   --->   Operation 1635 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_408 : Operation 1636 [2/2] (3.25ns)   --->   "%r_load_43 = load i5 %r_addr_24" [./bignum.h:67]   --->   Operation 1636 'load' 'r_load_43' <Predicate = (icmp_ln1068_256)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 409 <SV = 258> <Delay = 6.03>
ST_409 : Operation 1637 [1/2] (3.25ns)   --->   "%r_load_43 = load i5 %r_addr_24" [./bignum.h:67]   --->   Operation 1637 'load' 'r_load_43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_409 : Operation 1638 [1/1] (2.77ns)   --->   "%icmp_ln1068_257 = icmp_eq  i64 %r_load_43, i64 0"   --->   Operation 1638 'icmp' 'icmp_ln1068_257' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 410 <SV = 259> <Delay = 3.25>
ST_410 : Operation 1639 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_257, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.8" [./bignum.h:78]   --->   Operation 1639 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_410 : Operation 1640 [2/2] (3.25ns)   --->   "%r_load_44 = load i5 %r_addr_23" [./bignum.h:67]   --->   Operation 1640 'load' 'r_load_44' <Predicate = (icmp_ln1068_257)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 411 <SV = 260> <Delay = 6.03>
ST_411 : Operation 1641 [1/2] (3.25ns)   --->   "%r_load_44 = load i5 %r_addr_23" [./bignum.h:67]   --->   Operation 1641 'load' 'r_load_44' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_411 : Operation 1642 [1/1] (2.77ns)   --->   "%icmp_ln1068_258 = icmp_eq  i64 %r_load_44, i64 0"   --->   Operation 1642 'icmp' 'icmp_ln1068_258' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 412 <SV = 261> <Delay = 3.25>
ST_412 : Operation 1643 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_258, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.9" [./bignum.h:78]   --->   Operation 1643 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_412 : Operation 1644 [2/2] (3.25ns)   --->   "%r_load_45 = load i5 %r_addr_22" [./bignum.h:67]   --->   Operation 1644 'load' 'r_load_45' <Predicate = (icmp_ln1068_258)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 413 <SV = 262> <Delay = 6.03>
ST_413 : Operation 1645 [1/2] (3.25ns)   --->   "%r_load_45 = load i5 %r_addr_22" [./bignum.h:67]   --->   Operation 1645 'load' 'r_load_45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_413 : Operation 1646 [1/1] (2.77ns)   --->   "%icmp_ln1068_259 = icmp_eq  i64 %r_load_45, i64 0"   --->   Operation 1646 'icmp' 'icmp_ln1068_259' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 414 <SV = 263> <Delay = 3.25>
ST_414 : Operation 1647 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_259, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.10" [./bignum.h:78]   --->   Operation 1647 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_414 : Operation 1648 [2/2] (3.25ns)   --->   "%r_load_46 = load i5 %r_addr_21" [./bignum.h:67]   --->   Operation 1648 'load' 'r_load_46' <Predicate = (icmp_ln1068_259)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 415 <SV = 264> <Delay = 6.03>
ST_415 : Operation 1649 [1/2] (3.25ns)   --->   "%r_load_46 = load i5 %r_addr_21" [./bignum.h:67]   --->   Operation 1649 'load' 'r_load_46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_415 : Operation 1650 [1/1] (2.77ns)   --->   "%icmp_ln1068_260 = icmp_eq  i64 %r_load_46, i64 0"   --->   Operation 1650 'icmp' 'icmp_ln1068_260' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 416 <SV = 265> <Delay = 3.25>
ST_416 : Operation 1651 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_260, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.11" [./bignum.h:78]   --->   Operation 1651 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_416 : Operation 1652 [2/2] (3.25ns)   --->   "%r_load_47 = load i5 %r_addr_20" [./bignum.h:67]   --->   Operation 1652 'load' 'r_load_47' <Predicate = (icmp_ln1068_260)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 417 <SV = 266> <Delay = 6.03>
ST_417 : Operation 1653 [1/2] (3.25ns)   --->   "%r_load_47 = load i5 %r_addr_20" [./bignum.h:67]   --->   Operation 1653 'load' 'r_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_417 : Operation 1654 [1/1] (2.77ns)   --->   "%icmp_ln1068_261 = icmp_eq  i64 %r_load_47, i64 0"   --->   Operation 1654 'icmp' 'icmp_ln1068_261' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 418 <SV = 267> <Delay = 3.25>
ST_418 : Operation 1655 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_261, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.12" [./bignum.h:78]   --->   Operation 1655 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_418 : Operation 1656 [2/2] (3.25ns)   --->   "%r_load_48 = load i5 %r_addr_19" [./bignum.h:67]   --->   Operation 1656 'load' 'r_load_48' <Predicate = (icmp_ln1068_261)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 419 <SV = 268> <Delay = 6.03>
ST_419 : Operation 1657 [1/2] (3.25ns)   --->   "%r_load_48 = load i5 %r_addr_19" [./bignum.h:67]   --->   Operation 1657 'load' 'r_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_419 : Operation 1658 [1/1] (2.77ns)   --->   "%icmp_ln1068_262 = icmp_eq  i64 %r_load_48, i64 0"   --->   Operation 1658 'icmp' 'icmp_ln1068_262' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 420 <SV = 269> <Delay = 3.25>
ST_420 : Operation 1659 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_262, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.13" [./bignum.h:78]   --->   Operation 1659 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_420 : Operation 1660 [2/2] (3.25ns)   --->   "%r_load_49 = load i5 %r_addr_18" [./bignum.h:67]   --->   Operation 1660 'load' 'r_load_49' <Predicate = (icmp_ln1068_262)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 421 <SV = 270> <Delay = 6.03>
ST_421 : Operation 1661 [1/2] (3.25ns)   --->   "%r_load_49 = load i5 %r_addr_18" [./bignum.h:67]   --->   Operation 1661 'load' 'r_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_421 : Operation 1662 [1/1] (2.77ns)   --->   "%icmp_ln1068_263 = icmp_eq  i64 %r_load_49, i64 0"   --->   Operation 1662 'icmp' 'icmp_ln1068_263' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 422 <SV = 271> <Delay = 3.25>
ST_422 : Operation 1663 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_263, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.14" [./bignum.h:78]   --->   Operation 1663 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_422 : Operation 1664 [2/2] (3.25ns)   --->   "%r_load_50 = load i5 %r_addr_17" [./bignum.h:67]   --->   Operation 1664 'load' 'r_load_50' <Predicate = (icmp_ln1068_263)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 423 <SV = 272> <Delay = 6.03>
ST_423 : Operation 1665 [1/2] (3.25ns)   --->   "%r_load_50 = load i5 %r_addr_17" [./bignum.h:67]   --->   Operation 1665 'load' 'r_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_423 : Operation 1666 [1/1] (2.77ns)   --->   "%icmp_ln1068_264 = icmp_eq  i64 %r_load_50, i64 0"   --->   Operation 1666 'icmp' 'icmp_ln1068_264' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 424 <SV = 273> <Delay = 3.25>
ST_424 : Operation 1667 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_264, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.15" [./bignum.h:78]   --->   Operation 1667 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_424 : Operation 1668 [2/2] (3.25ns)   --->   "%r_load_51 = load i5 %r_addr_16" [./bignum.h:67]   --->   Operation 1668 'load' 'r_load_51' <Predicate = (icmp_ln1068_264)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 425 <SV = 274> <Delay = 6.03>
ST_425 : Operation 1669 [1/2] (3.25ns)   --->   "%r_load_51 = load i5 %r_addr_16" [./bignum.h:67]   --->   Operation 1669 'load' 'r_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_425 : Operation 1670 [1/1] (2.77ns)   --->   "%icmp_ln1068_265 = icmp_eq  i64 %r_load_51, i64 0"   --->   Operation 1670 'icmp' 'icmp_ln1068_265' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 426 <SV = 275> <Delay = 3.25>
ST_426 : Operation 1671 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_265, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.16" [./bignum.h:78]   --->   Operation 1671 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_426 : Operation 1672 [2/2] (3.25ns)   --->   "%r_load_52 = load i5 %r_addr_15" [./bignum.h:67]   --->   Operation 1672 'load' 'r_load_52' <Predicate = (icmp_ln1068_265)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 427 <SV = 276> <Delay = 6.03>
ST_427 : Operation 1673 [1/2] (3.25ns)   --->   "%r_load_52 = load i5 %r_addr_15" [./bignum.h:67]   --->   Operation 1673 'load' 'r_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_427 : Operation 1674 [1/1] (2.77ns)   --->   "%icmp_ln1068_266 = icmp_eq  i64 %r_load_52, i64 0"   --->   Operation 1674 'icmp' 'icmp_ln1068_266' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 428 <SV = 277> <Delay = 3.25>
ST_428 : Operation 1675 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_266, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.17" [./bignum.h:78]   --->   Operation 1675 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_428 : Operation 1676 [2/2] (3.25ns)   --->   "%r_load_53 = load i5 %r_addr_14" [./bignum.h:67]   --->   Operation 1676 'load' 'r_load_53' <Predicate = (icmp_ln1068_266)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 429 <SV = 278> <Delay = 6.03>
ST_429 : Operation 1677 [1/2] (3.25ns)   --->   "%r_load_53 = load i5 %r_addr_14" [./bignum.h:67]   --->   Operation 1677 'load' 'r_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_429 : Operation 1678 [1/1] (2.77ns)   --->   "%icmp_ln1068_267 = icmp_eq  i64 %r_load_53, i64 0"   --->   Operation 1678 'icmp' 'icmp_ln1068_267' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 430 <SV = 279> <Delay = 3.25>
ST_430 : Operation 1679 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_267, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.18" [./bignum.h:78]   --->   Operation 1679 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_430 : Operation 1680 [2/2] (3.25ns)   --->   "%r_load_54 = load i5 %r_addr_13" [./bignum.h:67]   --->   Operation 1680 'load' 'r_load_54' <Predicate = (icmp_ln1068_267)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 431 <SV = 280> <Delay = 6.03>
ST_431 : Operation 1681 [1/2] (3.25ns)   --->   "%r_load_54 = load i5 %r_addr_13" [./bignum.h:67]   --->   Operation 1681 'load' 'r_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_431 : Operation 1682 [1/1] (2.77ns)   --->   "%icmp_ln1068_268 = icmp_eq  i64 %r_load_54, i64 0"   --->   Operation 1682 'icmp' 'icmp_ln1068_268' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 432 <SV = 281> <Delay = 3.25>
ST_432 : Operation 1683 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_268, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.19" [./bignum.h:78]   --->   Operation 1683 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_432 : Operation 1684 [2/2] (3.25ns)   --->   "%r_load_55 = load i5 %r_addr_12" [./bignum.h:67]   --->   Operation 1684 'load' 'r_load_55' <Predicate = (icmp_ln1068_268)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 433 <SV = 282> <Delay = 6.03>
ST_433 : Operation 1685 [1/2] (3.25ns)   --->   "%r_load_55 = load i5 %r_addr_12" [./bignum.h:67]   --->   Operation 1685 'load' 'r_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_433 : Operation 1686 [1/1] (2.77ns)   --->   "%icmp_ln1068_269 = icmp_eq  i64 %r_load_55, i64 0"   --->   Operation 1686 'icmp' 'icmp_ln1068_269' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 434 <SV = 283> <Delay = 3.25>
ST_434 : Operation 1687 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_269, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.20" [./bignum.h:78]   --->   Operation 1687 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_434 : Operation 1688 [2/2] (3.25ns)   --->   "%r_load_56 = load i5 %r_addr_11" [./bignum.h:67]   --->   Operation 1688 'load' 'r_load_56' <Predicate = (icmp_ln1068_269)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 435 <SV = 284> <Delay = 6.03>
ST_435 : Operation 1689 [1/2] (3.25ns)   --->   "%r_load_56 = load i5 %r_addr_11" [./bignum.h:67]   --->   Operation 1689 'load' 'r_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_435 : Operation 1690 [1/1] (2.77ns)   --->   "%icmp_ln1068_270 = icmp_eq  i64 %r_load_56, i64 0"   --->   Operation 1690 'icmp' 'icmp_ln1068_270' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 436 <SV = 285> <Delay = 3.25>
ST_436 : Operation 1691 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_270, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.21" [./bignum.h:78]   --->   Operation 1691 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_436 : Operation 1692 [2/2] (3.25ns)   --->   "%r_load_57 = load i5 %r_addr_10" [./bignum.h:67]   --->   Operation 1692 'load' 'r_load_57' <Predicate = (icmp_ln1068_270)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 437 <SV = 286> <Delay = 6.03>
ST_437 : Operation 1693 [1/2] (3.25ns)   --->   "%r_load_57 = load i5 %r_addr_10" [./bignum.h:67]   --->   Operation 1693 'load' 'r_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_437 : Operation 1694 [1/1] (2.77ns)   --->   "%icmp_ln1068_271 = icmp_eq  i64 %r_load_57, i64 0"   --->   Operation 1694 'icmp' 'icmp_ln1068_271' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 438 <SV = 287> <Delay = 3.25>
ST_438 : Operation 1695 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_271, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.22" [./bignum.h:78]   --->   Operation 1695 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_438 : Operation 1696 [2/2] (3.25ns)   --->   "%r_load_58 = load i5 %r_addr_9" [./bignum.h:67]   --->   Operation 1696 'load' 'r_load_58' <Predicate = (icmp_ln1068_271)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 439 <SV = 288> <Delay = 6.03>
ST_439 : Operation 1697 [1/2] (3.25ns)   --->   "%r_load_58 = load i5 %r_addr_9" [./bignum.h:67]   --->   Operation 1697 'load' 'r_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_439 : Operation 1698 [1/1] (2.77ns)   --->   "%icmp_ln1068_272 = icmp_eq  i64 %r_load_58, i64 0"   --->   Operation 1698 'icmp' 'icmp_ln1068_272' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 440 <SV = 289> <Delay = 3.25>
ST_440 : Operation 1699 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_272, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.23" [./bignum.h:78]   --->   Operation 1699 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_440 : Operation 1700 [2/2] (3.25ns)   --->   "%r_load_59 = load i5 %r_addr_8" [./bignum.h:67]   --->   Operation 1700 'load' 'r_load_59' <Predicate = (icmp_ln1068_272)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 441 <SV = 290> <Delay = 6.03>
ST_441 : Operation 1701 [1/2] (3.25ns)   --->   "%r_load_59 = load i5 %r_addr_8" [./bignum.h:67]   --->   Operation 1701 'load' 'r_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_441 : Operation 1702 [1/1] (2.77ns)   --->   "%icmp_ln1068_273 = icmp_eq  i64 %r_load_59, i64 0"   --->   Operation 1702 'icmp' 'icmp_ln1068_273' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 442 <SV = 291> <Delay = 3.25>
ST_442 : Operation 1703 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_273, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.24" [./bignum.h:78]   --->   Operation 1703 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_442 : Operation 1704 [2/2] (3.25ns)   --->   "%r_load_60 = load i5 %r_addr_7" [./bignum.h:67]   --->   Operation 1704 'load' 'r_load_60' <Predicate = (icmp_ln1068_273)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 443 <SV = 292> <Delay = 6.03>
ST_443 : Operation 1705 [1/2] (3.25ns)   --->   "%r_load_60 = load i5 %r_addr_7" [./bignum.h:67]   --->   Operation 1705 'load' 'r_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_443 : Operation 1706 [1/1] (2.77ns)   --->   "%icmp_ln1068_274 = icmp_eq  i64 %r_load_60, i64 0"   --->   Operation 1706 'icmp' 'icmp_ln1068_274' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 444 <SV = 293> <Delay = 3.25>
ST_444 : Operation 1707 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_274, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.25" [./bignum.h:78]   --->   Operation 1707 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_444 : Operation 1708 [2/2] (3.25ns)   --->   "%r_load_61 = load i5 %r_addr_6" [./bignum.h:67]   --->   Operation 1708 'load' 'r_load_61' <Predicate = (icmp_ln1068_274)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 445 <SV = 294> <Delay = 6.03>
ST_445 : Operation 1709 [1/2] (3.25ns)   --->   "%r_load_61 = load i5 %r_addr_6" [./bignum.h:67]   --->   Operation 1709 'load' 'r_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_445 : Operation 1710 [1/1] (2.77ns)   --->   "%icmp_ln1068_275 = icmp_eq  i64 %r_load_61, i64 0"   --->   Operation 1710 'icmp' 'icmp_ln1068_275' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 446 <SV = 295> <Delay = 3.25>
ST_446 : Operation 1711 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_275, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.26" [./bignum.h:78]   --->   Operation 1711 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_446 : Operation 1712 [2/2] (3.25ns)   --->   "%r_load_62 = load i5 %r_addr_5" [./bignum.h:67]   --->   Operation 1712 'load' 'r_load_62' <Predicate = (icmp_ln1068_275)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 447 <SV = 296> <Delay = 6.03>
ST_447 : Operation 1713 [1/2] (3.25ns)   --->   "%r_load_62 = load i5 %r_addr_5" [./bignum.h:67]   --->   Operation 1713 'load' 'r_load_62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_447 : Operation 1714 [1/1] (2.77ns)   --->   "%icmp_ln1068_276 = icmp_eq  i64 %r_load_62, i64 0"   --->   Operation 1714 'icmp' 'icmp_ln1068_276' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 448 <SV = 297> <Delay = 3.25>
ST_448 : Operation 1715 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_276, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.27" [./bignum.h:78]   --->   Operation 1715 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_448 : Operation 1716 [2/2] (3.25ns)   --->   "%r_load_63 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 1716 'load' 'r_load_63' <Predicate = (icmp_ln1068_276)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 449 <SV = 298> <Delay = 6.03>
ST_449 : Operation 1717 [1/2] (3.25ns)   --->   "%r_load_63 = load i5 %r_addr_4" [./bignum.h:67]   --->   Operation 1717 'load' 'r_load_63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_449 : Operation 1718 [1/1] (2.77ns)   --->   "%icmp_ln1068_277 = icmp_eq  i64 %r_load_63, i64 0"   --->   Operation 1718 'icmp' 'icmp_ln1068_277' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 450 <SV = 299> <Delay = 3.25>
ST_450 : Operation 1719 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_277, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.28" [./bignum.h:78]   --->   Operation 1719 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_450 : Operation 1720 [2/2] (3.25ns)   --->   "%r_load_64 = load i5 %r_addr_3" [./bignum.h:67]   --->   Operation 1720 'load' 'r_load_64' <Predicate = (icmp_ln1068_277)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 451 <SV = 300> <Delay = 6.03>
ST_451 : Operation 1721 [1/2] (3.25ns)   --->   "%r_load_64 = load i5 %r_addr_3" [./bignum.h:67]   --->   Operation 1721 'load' 'r_load_64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_451 : Operation 1722 [1/1] (2.77ns)   --->   "%icmp_ln1068_278 = icmp_eq  i64 %r_load_64, i64 0"   --->   Operation 1722 'icmp' 'icmp_ln1068_278' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 452 <SV = 301> <Delay = 3.25>
ST_452 : Operation 1723 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_278, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.29" [./bignum.h:78]   --->   Operation 1723 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_452 : Operation 1724 [2/2] (3.25ns)   --->   "%r_load_65 = load i5 %r_addr_2" [./bignum.h:67]   --->   Operation 1724 'load' 'r_load_65' <Predicate = (icmp_ln1068_278)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 453 <SV = 302> <Delay = 6.03>
ST_453 : Operation 1725 [1/2] (3.25ns)   --->   "%r_load_65 = load i5 %r_addr_2" [./bignum.h:67]   --->   Operation 1725 'load' 'r_load_65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_453 : Operation 1726 [1/1] (2.77ns)   --->   "%icmp_ln1068_279 = icmp_eq  i64 %r_load_65, i64 0"   --->   Operation 1726 'icmp' 'icmp_ln1068_279' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 454 <SV = 303> <Delay = 3.25>
ST_454 : Operation 1727 [1/1] (3.20ns)   --->   "%br_ln78 = br i1 %icmp_ln1068_279, void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.30" [./bignum.h:78]   --->   Operation 1727 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>
ST_454 : Operation 1728 [2/2] (3.25ns)   --->   "%r_load_66 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 1728 'load' 'r_load_66' <Predicate = (icmp_ln1068_279)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 455 <SV = 304> <Delay = 6.03>
ST_455 : Operation 1729 [1/2] (3.25ns)   --->   "%r_load_66 = load i5 %r_addr_1" [./bignum.h:67]   --->   Operation 1729 'load' 'r_load_66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_455 : Operation 1730 [1/1] (2.77ns)   --->   "%icmp_ln1068_280 = icmp_eq  i64 %r_load_66, i64 0"   --->   Operation 1730 'icmp' 'icmp_ln1068_280' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 456 <SV = 305> <Delay = 3.20>
ST_456 : Operation 1731 [1/1] (0.98ns)   --->   "%select_ln78_2 = select i1 %icmp_ln1068_280, i6 1, i6 2" [./bignum.h:78]   --->   Operation 1731 'select' 'select_ln78_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_456 : Operation 1732 [1/1] (3.20ns)   --->   "%br_ln78 = br void %_ZNK6BignumILi32ELi64EE4sizeEv.exit.i" [./bignum.h:78]   --->   Operation 1732 'br' 'br_ln78' <Predicate = true> <Delay = 3.20>

State 457 <SV = 306> <Delay = 1.91>
ST_457 : Operation 1733 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %d_0123, i32 7" [./bignum.h:78]   --->   Operation 1733 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_457 : Operation 1734 [1/1] (0.97ns)   --->   "%rev56 = xor i1 %tmp_24, i1 1" [./bignum.h:78]   --->   Operation 1734 'xor' 'rev56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_457 : Operation 1735 [1/1] (1.91ns)   --->   "%sub_i_i = sub i8 0, i8 %d_0123" [./bignum.h:78]   --->   Operation 1735 'sub' 'sub_i_i' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 458 <SV = 307> <Delay = 6.20>
ST_458 : Operation 1736 [1/1] (0.00ns)   --->   "%j_1 = phi i6 %select_ln78_2, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.30, i6 32, void %.loopexit102, i6 31, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.1, i6 30, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.2, i6 29, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.3, i6 28, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.4, i6 27, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.5, i6 26, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.6, i6 25, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.7, i6 24, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.8, i6 23, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.9, i6 22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.10, i6 21, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.11, i6 20, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.12, i6 19, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.13, i6 18, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.14, i6 17, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.15, i6 16, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.16, i6 15, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.17, i6 14, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.18, i6 13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.19, i6 12, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.20, i6 11, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.21, i6 10, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.22, i6 9, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.23, i6 8, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.24, i6 7, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.25, i6 6, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.26, i6 5, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.27, i6 4, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.28, i6 3, void %_ZNK6BignumILi32ELi64EE5blockEi.exit.i.i.29" [./bignum.h:78]   --->   Operation 1736 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_458 : Operation 1737 [2/2] (6.20ns)   --->   "%call_ln78 = call void @divide_Pipeline_SHIFT6, i6 %j_1, i64 %r, i8 %d_0123, i8 %sub_i_i, i1 %rev56" [./bignum.h:78]   --->   Operation 1737 'call' 'call_ln78' <Predicate = true> <Delay = 6.20> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 459 <SV = 308> <Delay = 0.00>
ST_459 : Operation 1738 [1/2] (0.00ns)   --->   "%call_ln78 = call void @divide_Pipeline_SHIFT6, i6 %j_1, i64 %r, i8 %d_0123, i8 %sub_i_i, i1 %rev56" [./bignum.h:78]   --->   Operation 1738 'call' 'call_ln78' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_459 : Operation 1739 [1/1] (0.00ns)   --->   "%br_ln212 = br void %_ZNK6BignumILi32ELi64EE4sizeEv.exit591._crit_edge" [./bignum.h:212]   --->   Operation 1739 'br' 'br_ln212' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_459 : Operation 1740 [1/1] (0.00ns)   --->   "%ret_ln212 = ret" [./bignum.h:212]   --->   Operation 1740 'ret' 'ret_ln212' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.5ns, clock uncertainty: 2.3ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('this_addr', ./bignum.h:109) [15]  (0 ns)
	'load' operation ('this_load', ./bignum.h:109) on array 'this_r' [16]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load', ./bignum.h:109) on array 'this_r' [16]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_2', ./bignum.h:109) on array 'this_r' [20]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_4', ./bignum.h:109) on array 'this_r' [24]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_6', ./bignum.h:109) on array 'this_r' [28]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_8', ./bignum.h:109) on array 'this_r' [32]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_10', ./bignum.h:109) on array 'this_r' [36]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_12', ./bignum.h:109) on array 'this_r' [40]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_14', ./bignum.h:109) on array 'this_r' [44]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_16', ./bignum.h:109) on array 'this_r' [48]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_18', ./bignum.h:109) on array 'this_r' [52]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_20', ./bignum.h:109) on array 'this_r' [56]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_22', ./bignum.h:109) on array 'this_r' [60]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_24', ./bignum.h:109) on array 'this_r' [64]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_26', ./bignum.h:109) on array 'this_r' [68]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_28', ./bignum.h:109) on array 'this_r' [72]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('this_load_30', ./bignum.h:109) on array 'this_r' [76]  (3.25 ns)

 <State 18>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068') [145]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_64', ./bignum.h:67) on array 'v' [149]  (3.25 ns)

 <State 20>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_93') [150]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_65', ./bignum.h:67) on array 'v' [154]  (3.25 ns)

 <State 22>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_94') [155]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_66', ./bignum.h:67) on array 'v' [159]  (3.25 ns)

 <State 24>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_95') [160]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_67', ./bignum.h:67) on array 'v' [164]  (3.25 ns)

 <State 26>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_96') [165]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_68', ./bignum.h:67) on array 'v' [169]  (3.25 ns)

 <State 28>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_97') [170]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_69', ./bignum.h:67) on array 'v' [174]  (3.25 ns)

 <State 30>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_98') [175]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_70', ./bignum.h:67) on array 'v' [179]  (3.25 ns)

 <State 32>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_99') [180]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_71', ./bignum.h:67) on array 'v' [184]  (3.25 ns)

 <State 34>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_100') [185]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_72', ./bignum.h:67) on array 'v' [189]  (3.25 ns)

 <State 36>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_101') [190]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_73', ./bignum.h:67) on array 'v' [194]  (3.25 ns)

 <State 38>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_102') [195]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_74', ./bignum.h:67) on array 'v' [199]  (3.25 ns)

 <State 40>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_103') [200]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_75', ./bignum.h:67) on array 'v' [204]  (3.25 ns)

 <State 42>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_104') [205]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_76', ./bignum.h:67) on array 'v' [209]  (3.25 ns)

 <State 44>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_105') [210]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_77', ./bignum.h:67) on array 'v' [214]  (3.25 ns)

 <State 46>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_106') [215]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_78', ./bignum.h:67) on array 'v' [219]  (3.25 ns)

 <State 48>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_107') [220]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_79', ./bignum.h:67) on array 'v' [224]  (3.25 ns)

 <State 50>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_108') [225]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_80', ./bignum.h:67) on array 'v' [229]  (3.25 ns)

 <State 52>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_109') [230]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 53>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_81', ./bignum.h:67) on array 'v' [234]  (3.25 ns)

 <State 54>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_110') [235]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_82', ./bignum.h:67) on array 'v' [239]  (3.25 ns)

 <State 56>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_111') [240]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 57>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_83', ./bignum.h:67) on array 'v' [244]  (3.25 ns)

 <State 58>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_112') [245]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_84', ./bignum.h:67) on array 'v' [249]  (3.25 ns)

 <State 60>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_113') [250]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_85', ./bignum.h:67) on array 'v' [254]  (3.25 ns)

 <State 62>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_114') [255]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 63>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_86', ./bignum.h:67) on array 'v' [259]  (3.25 ns)

 <State 64>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_115') [260]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_87', ./bignum.h:67) on array 'v' [264]  (3.25 ns)

 <State 66>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_116') [265]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 67>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_88', ./bignum.h:67) on array 'v' [269]  (3.25 ns)

 <State 68>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_117') [270]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 69>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_89', ./bignum.h:67) on array 'v' [274]  (3.25 ns)

 <State 70>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_118') [275]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 71>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_90', ./bignum.h:67) on array 'v' [279]  (3.25 ns)

 <State 72>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_119') [280]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_91', ./bignum.h:67) on array 'v' [284]  (3.25 ns)

 <State 74>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_120') [285]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_92', ./bignum.h:67) on array 'v' [289]  (3.25 ns)

 <State 76>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_121') [290]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_93', ./bignum.h:67) on array 'v' [294]  (3.25 ns)

 <State 78>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_122') [295]  (2.78 ns)
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'load' operation ('v_load_94', ./bignum.h:67) on array 'v' [299]  (3.25 ns)

 <State 80>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('vn.V', ./bignum.h:67) with incoming values : ('v_load', ./bignum.h:67) ('v_load_64', ./bignum.h:67) ('v_load_65', ./bignum.h:67) ('v_load_66', ./bignum.h:67) ('v_load_67', ./bignum.h:67) ('v_load_68', ./bignum.h:67) ('v_load_69', ./bignum.h:67) ('v_load_70', ./bignum.h:67) ('v_load_71', ./bignum.h:67) ('v_load_72', ./bignum.h:67) ('v_load_73', ./bignum.h:67) ('v_load_74', ./bignum.h:67) ('v_load_75', ./bignum.h:67) ('v_load_76', ./bignum.h:67) ('v_load_77', ./bignum.h:67) ('v_load_78', ./bignum.h:67) ('v_load_79', ./bignum.h:67) ('v_load_80', ./bignum.h:67) ('v_load_81', ./bignum.h:67) ('v_load_82', ./bignum.h:67) ('v_load_83', ./bignum.h:67) ('v_load_84', ./bignum.h:67) ('v_load_85', ./bignum.h:67) ('v_load_86', ./bignum.h:67) ('v_load_87', ./bignum.h:67) ('v_load_88', ./bignum.h:67) ('v_load_89', ./bignum.h:67) ('v_load_90', ./bignum.h:67) ('v_load_91', ./bignum.h:67) ('v_load_92', ./bignum.h:67) ('v_load_93', ./bignum.h:67) ('v_load_94', ./bignum.h:67) [302]  (3.21 ns)

 <State 81>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [304]  (0 ns)
	'store' operation ('store_ln112', ./bignum.h:112) of constant 0 on local variable 'i' [307]  (1.59 ns)

 <State 82>: 5.98ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_128') [338]  (2.78 ns)
	multiplexor before 'phi' operation ('retval_0_i590', ./bignum.h:78) with incoming values : ('select_ln78', ./bignum.h:78) [417]  (3.21 ns)

 <State 83>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('retval_0_i590', ./bignum.h:78) with incoming values : ('select_ln78', ./bignum.h:78) [417]  (3.21 ns)

 <State 84>: 3.01ns
The critical path consists of the following:
	'call' operation ('targetBlock', ./bignum.h:67) to 'divide_Pipeline_NORMALIZE' [422]  (1.59 ns)
	blocking operation 1.43 ns on control path)

 <State 85>: 3.74ns
The critical path consists of the following:
	'call' operation ('targetBlock', ./bignum.h:67) to 'divide_Pipeline_NORMALIZE' [422]  (2.79 ns)
	'icmp' operation ('cond', ./bignum.h:67) [424]  (0.959 ns)

 <State 86>: 3.46ns
The critical path consists of the following:
	'load' operation ('d_loc_load') on local variable 'd_loc' [423]  (0 ns)
	'add' operation ('add_ln127', ./bignum.h:127) [430]  (1.87 ns)
	multiplexor before 'phi' operation ('d_0123', ./bignum.h:78) with incoming values : ('d_cast_le') ('sext_ln78', ./bignum.h:78) [434]  (1.59 ns)
	'phi' operation ('d_0123', ./bignum.h:78) with incoming values : ('d_cast_le') ('sext_ln78', ./bignum.h:78) [434]  (0 ns)

 <State 87>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_95', ./bignum.h:67) on array 'v' [438]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_154') [439]  (2.78 ns)

 <State 88>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_96', ./bignum.h:67) [442]  (0 ns)
	'load' operation ('v_load_96', ./bignum.h:67) on array 'v' [443]  (3.25 ns)

 <State 89>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_96', ./bignum.h:67) on array 'v' [443]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_155') [444]  (2.78 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_97', ./bignum.h:67) [447]  (0 ns)
	'load' operation ('v_load_97', ./bignum.h:67) on array 'v' [448]  (3.25 ns)

 <State 91>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_97', ./bignum.h:67) on array 'v' [448]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_156') [449]  (2.78 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_98', ./bignum.h:67) [452]  (0 ns)
	'load' operation ('v_load_98', ./bignum.h:67) on array 'v' [453]  (3.25 ns)

 <State 93>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_98', ./bignum.h:67) on array 'v' [453]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_157') [454]  (2.78 ns)

 <State 94>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_99', ./bignum.h:67) [457]  (0 ns)
	'load' operation ('v_load_99', ./bignum.h:67) on array 'v' [458]  (3.25 ns)

 <State 95>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_99', ./bignum.h:67) on array 'v' [458]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_158') [459]  (2.78 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_100', ./bignum.h:67) [462]  (0 ns)
	'load' operation ('v_load_100', ./bignum.h:67) on array 'v' [463]  (3.25 ns)

 <State 97>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_100', ./bignum.h:67) on array 'v' [463]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_159') [464]  (2.78 ns)

 <State 98>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_101', ./bignum.h:67) [467]  (0 ns)
	'load' operation ('v_load_101', ./bignum.h:67) on array 'v' [468]  (3.25 ns)

 <State 99>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_101', ./bignum.h:67) on array 'v' [468]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_160') [469]  (2.78 ns)

 <State 100>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_102', ./bignum.h:67) [472]  (0 ns)
	'load' operation ('v_load_102', ./bignum.h:67) on array 'v' [473]  (3.25 ns)

 <State 101>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_102', ./bignum.h:67) on array 'v' [473]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_161') [474]  (2.78 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_103', ./bignum.h:67) [477]  (0 ns)
	'load' operation ('v_load_103', ./bignum.h:67) on array 'v' [478]  (3.25 ns)

 <State 103>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_103', ./bignum.h:67) on array 'v' [478]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_162') [479]  (2.78 ns)

 <State 104>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_104', ./bignum.h:67) [482]  (0 ns)
	'load' operation ('v_load_104', ./bignum.h:67) on array 'v' [483]  (3.25 ns)

 <State 105>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_104', ./bignum.h:67) on array 'v' [483]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_163') [484]  (2.78 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_105', ./bignum.h:67) [487]  (0 ns)
	'load' operation ('v_load_105', ./bignum.h:67) on array 'v' [488]  (3.25 ns)

 <State 107>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_105', ./bignum.h:67) on array 'v' [488]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_164') [489]  (2.78 ns)

 <State 108>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_106', ./bignum.h:67) [492]  (0 ns)
	'load' operation ('v_load_106', ./bignum.h:67) on array 'v' [493]  (3.25 ns)

 <State 109>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_106', ./bignum.h:67) on array 'v' [493]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_165') [494]  (2.78 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_107', ./bignum.h:67) [497]  (0 ns)
	'load' operation ('v_load_107', ./bignum.h:67) on array 'v' [498]  (3.25 ns)

 <State 111>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_107', ./bignum.h:67) on array 'v' [498]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_166') [499]  (2.78 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_108', ./bignum.h:67) [502]  (0 ns)
	'load' operation ('v_load_108', ./bignum.h:67) on array 'v' [503]  (3.25 ns)

 <State 113>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_108', ./bignum.h:67) on array 'v' [503]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_167') [504]  (2.78 ns)

 <State 114>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_109', ./bignum.h:67) [507]  (0 ns)
	'load' operation ('v_load_109', ./bignum.h:67) on array 'v' [508]  (3.25 ns)

 <State 115>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_109', ./bignum.h:67) on array 'v' [508]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_168') [509]  (2.78 ns)

 <State 116>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_110', ./bignum.h:67) [512]  (0 ns)
	'load' operation ('v_load_110', ./bignum.h:67) on array 'v' [513]  (3.25 ns)

 <State 117>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_110', ./bignum.h:67) on array 'v' [513]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_169') [514]  (2.78 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_111', ./bignum.h:67) [517]  (0 ns)
	'load' operation ('v_load_111', ./bignum.h:67) on array 'v' [518]  (3.25 ns)

 <State 119>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_111', ./bignum.h:67) on array 'v' [518]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_170') [519]  (2.78 ns)

 <State 120>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_112', ./bignum.h:67) [522]  (0 ns)
	'load' operation ('v_load_112', ./bignum.h:67) on array 'v' [523]  (3.25 ns)

 <State 121>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_112', ./bignum.h:67) on array 'v' [523]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_171') [524]  (2.78 ns)

 <State 122>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_113', ./bignum.h:67) [527]  (0 ns)
	'load' operation ('v_load_113', ./bignum.h:67) on array 'v' [528]  (3.25 ns)

 <State 123>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_113', ./bignum.h:67) on array 'v' [528]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_172') [529]  (2.78 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_114', ./bignum.h:67) [532]  (0 ns)
	'load' operation ('v_load_114', ./bignum.h:67) on array 'v' [533]  (3.25 ns)

 <State 125>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_114', ./bignum.h:67) on array 'v' [533]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_173') [534]  (2.78 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_115', ./bignum.h:67) [537]  (0 ns)
	'load' operation ('v_load_115', ./bignum.h:67) on array 'v' [538]  (3.25 ns)

 <State 127>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_115', ./bignum.h:67) on array 'v' [538]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_174') [539]  (2.78 ns)

 <State 128>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_116', ./bignum.h:67) [542]  (0 ns)
	'load' operation ('v_load_116', ./bignum.h:67) on array 'v' [543]  (3.25 ns)

 <State 129>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_116', ./bignum.h:67) on array 'v' [543]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_175') [544]  (2.78 ns)

 <State 130>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_117', ./bignum.h:67) [547]  (0 ns)
	'load' operation ('v_load_117', ./bignum.h:67) on array 'v' [548]  (3.25 ns)

 <State 131>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_117', ./bignum.h:67) on array 'v' [548]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_176') [549]  (2.78 ns)

 <State 132>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_118', ./bignum.h:67) [552]  (0 ns)
	'load' operation ('v_load_118', ./bignum.h:67) on array 'v' [553]  (3.25 ns)

 <State 133>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_118', ./bignum.h:67) on array 'v' [553]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_177') [554]  (2.78 ns)

 <State 134>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_119', ./bignum.h:67) [557]  (0 ns)
	'load' operation ('v_load_119', ./bignum.h:67) on array 'v' [558]  (3.25 ns)

 <State 135>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_119', ./bignum.h:67) on array 'v' [558]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_178') [559]  (2.78 ns)

 <State 136>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_120', ./bignum.h:67) [562]  (0 ns)
	'load' operation ('v_load_120', ./bignum.h:67) on array 'v' [563]  (3.25 ns)

 <State 137>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_120', ./bignum.h:67) on array 'v' [563]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_179') [564]  (2.78 ns)

 <State 138>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_121', ./bignum.h:67) [567]  (0 ns)
	'load' operation ('v_load_121', ./bignum.h:67) on array 'v' [568]  (3.25 ns)

 <State 139>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_121', ./bignum.h:67) on array 'v' [568]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_180') [569]  (2.78 ns)

 <State 140>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_122', ./bignum.h:67) [572]  (0 ns)
	'load' operation ('v_load_122', ./bignum.h:67) on array 'v' [573]  (3.25 ns)

 <State 141>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_122', ./bignum.h:67) on array 'v' [573]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_181') [574]  (2.78 ns)

 <State 142>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_123', ./bignum.h:67) [577]  (0 ns)
	'load' operation ('v_load_123', ./bignum.h:67) on array 'v' [578]  (3.25 ns)

 <State 143>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_123', ./bignum.h:67) on array 'v' [578]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_182') [579]  (2.78 ns)

 <State 144>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_124', ./bignum.h:67) [582]  (0 ns)
	'load' operation ('v_load_124', ./bignum.h:67) on array 'v' [583]  (3.25 ns)

 <State 145>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_124', ./bignum.h:67) on array 'v' [583]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_183') [584]  (2.78 ns)

 <State 146>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v_addr_125', ./bignum.h:67) [587]  (0 ns)
	'load' operation ('v_load_125', ./bignum.h:67) on array 'v' [588]  (3.25 ns)

 <State 147>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_125', ./bignum.h:67) on array 'v' [588]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_184') [589]  (2.78 ns)

 <State 148>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sub_i432275') [597]  (3.21 ns)

 <State 149>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') [592]  (0 ns)
	'add' operation ('s', ./bignum.h:79) [594]  (1.78 ns)

 <State 150>: 3.25ns
The critical path consists of the following:
	'phi' operation ('sub_i432275') [597]  (0 ns)
	'getelementptr' operation ('v_addr_126', ./bignum.h:67) [600]  (0 ns)
	'load' operation ('v_load_126', ./bignum.h:67) on array 'v' [601]  (3.25 ns)

 <State 151>: 6.03ns
The critical path consists of the following:
	'load' operation ('v_load_126', ./bignum.h:67) on array 'v' [601]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_185') [602]  (2.78 ns)

 <State 152>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln217', ./bignum.h:217) [603]  (1.55 ns)
	'and' operation ('and_ln217', ./bignum.h:217) [604]  (0.978 ns)

 <State 153>: 1.92ns
The critical path consists of the following:
	'sub' operation ('sub_i_i463', ./bignum.h:78) [609]  (1.92 ns)

 <State 154>: 0.959ns
The critical path consists of the following:
	'call' operation ('targetBlock6', ./bignum.h:78) to 'divide_Pipeline_SHIFT' [611]  (0 ns)
	'icmp' operation ('cond23', ./bignum.h:78) [614]  (0.959 ns)

 <State 155>: 1.48ns
The critical path consists of the following:
	'load' operation ('k_V_loc_load') on local variable 'k_V_loc_47' [612]  (0 ns)
	'select' operation ('trunc_ln6_reload_k_V_reload', ./bignum.h:78) [615]  (1.48 ns)

 <State 156>: 6.03ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1068_187') [632]  (2.78 ns)
	multiplexor before 'phi' operation ('i') [725]  (3.21 ns)
	blocking operation 0.049 ns on control path)

 <State 157>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') [725]  (0 ns)
	'add' operation ('s', ./bignum.h:79) [727]  (1.78 ns)

 <State 158>: 3.25ns
The critical path consists of the following:
	'phi' operation ('sub_i364280') [730]  (0 ns)
	'getelementptr' operation ('r_addr_32', ./bignum.h:67) [733]  (0 ns)
	'load' operation ('r_load', ./bignum.h:67) on array 'r' [734]  (3.25 ns)

 <State 159>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load', ./bignum.h:67) on array 'r' [734]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_218') [735]  (2.78 ns)

 <State 160>: 0.978ns
The critical path consists of the following:
	'and' operation ('and_ln217_1', ./bignum.h:217) [736]  (0.978 ns)

 <State 161>: 1.92ns
The critical path consists of the following:
	'sub' operation ('sub_i_i373', ./bignum.h:78) [741]  (1.92 ns)

 <State 162>: 0.959ns
The critical path consists of the following:
	'call' operation ('targetBlock8', ./bignum.h:78) to 'divide_Pipeline_SHIFT5' [743]  (0 ns)
	'icmp' operation ('cond24', ./bignum.h:78) [746]  (0.959 ns)

 <State 163>: 1.48ns
The critical path consists of the following:
	'load' operation ('k_V_12_loc_load') on local variable 'k_V_12_loc' [744]  (0 ns)
	'select' operation ('trunc_ln220_2_reload_k_V_12_reload', ./bignum.h:78) [747]  (1.48 ns)

 <State 164>: 6.03ns
The critical path consists of the following:
	'getelementptr' operation ('r_addr_33', ./bignum.h:60) [754]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'trunc_ln220_2_reload_k_V_12_reload', ./bignum.h:78 on array 'r' [755]  (3.25 ns)
	blocking operation 2.78 ns on control path)

 <State 165>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_3', ./bignum.h:67) on array 'r' [765]  (3.25 ns)

 <State 166>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_3', ./bignum.h:67) on array 'r' [765]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_220') [766]  (2.78 ns)

 <State 167>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_4', ./bignum.h:67) on array 'r' [769]  (3.25 ns)

 <State 168>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_4', ./bignum.h:67) on array 'r' [769]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_221') [770]  (2.78 ns)

 <State 169>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_5', ./bignum.h:67) on array 'r' [773]  (3.25 ns)

 <State 170>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_5', ./bignum.h:67) on array 'r' [773]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_222') [774]  (2.78 ns)

 <State 171>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_6', ./bignum.h:67) on array 'r' [777]  (3.25 ns)

 <State 172>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_6', ./bignum.h:67) on array 'r' [777]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_223') [778]  (2.78 ns)

 <State 173>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_7', ./bignum.h:67) on array 'r' [781]  (3.25 ns)

 <State 174>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_7', ./bignum.h:67) on array 'r' [781]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_224') [782]  (2.78 ns)

 <State 175>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_8', ./bignum.h:67) on array 'r' [785]  (3.25 ns)

 <State 176>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_8', ./bignum.h:67) on array 'r' [785]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_225') [786]  (2.78 ns)

 <State 177>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_9', ./bignum.h:67) on array 'r' [789]  (3.25 ns)

 <State 178>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_9', ./bignum.h:67) on array 'r' [789]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_226') [790]  (2.78 ns)

 <State 179>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_10', ./bignum.h:67) on array 'r' [793]  (3.25 ns)

 <State 180>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_10', ./bignum.h:67) on array 'r' [793]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_227') [794]  (2.78 ns)

 <State 181>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_11', ./bignum.h:67) on array 'r' [797]  (3.25 ns)

 <State 182>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_11', ./bignum.h:67) on array 'r' [797]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_228') [798]  (2.78 ns)

 <State 183>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_12', ./bignum.h:67) on array 'r' [801]  (3.25 ns)

 <State 184>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_12', ./bignum.h:67) on array 'r' [801]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_229') [802]  (2.78 ns)

 <State 185>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_13', ./bignum.h:67) on array 'r' [805]  (3.25 ns)

 <State 186>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_13', ./bignum.h:67) on array 'r' [805]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_230') [806]  (2.78 ns)

 <State 187>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_14', ./bignum.h:67) on array 'r' [809]  (3.25 ns)

 <State 188>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_14', ./bignum.h:67) on array 'r' [809]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_231') [810]  (2.78 ns)

 <State 189>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_15', ./bignum.h:67) on array 'r' [813]  (3.25 ns)

 <State 190>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_15', ./bignum.h:67) on array 'r' [813]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_232') [814]  (2.78 ns)

 <State 191>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_16', ./bignum.h:67) on array 'r' [817]  (3.25 ns)

 <State 192>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_16', ./bignum.h:67) on array 'r' [817]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_233') [818]  (2.78 ns)

 <State 193>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_17', ./bignum.h:67) on array 'r' [821]  (3.25 ns)

 <State 194>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_17', ./bignum.h:67) on array 'r' [821]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_234') [822]  (2.78 ns)

 <State 195>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_18', ./bignum.h:67) on array 'r' [825]  (3.25 ns)

 <State 196>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_18', ./bignum.h:67) on array 'r' [825]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_235') [826]  (2.78 ns)

 <State 197>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_19', ./bignum.h:67) on array 'r' [829]  (3.25 ns)

 <State 198>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_19', ./bignum.h:67) on array 'r' [829]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_236') [830]  (2.78 ns)

 <State 199>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_20', ./bignum.h:67) on array 'r' [833]  (3.25 ns)

 <State 200>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_20', ./bignum.h:67) on array 'r' [833]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_237') [834]  (2.78 ns)

 <State 201>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_21', ./bignum.h:67) on array 'r' [837]  (3.25 ns)

 <State 202>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_21', ./bignum.h:67) on array 'r' [837]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_238') [838]  (2.78 ns)

 <State 203>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_22', ./bignum.h:67) on array 'r' [841]  (3.25 ns)

 <State 204>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_22', ./bignum.h:67) on array 'r' [841]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_239') [842]  (2.78 ns)

 <State 205>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_23', ./bignum.h:67) on array 'r' [845]  (3.25 ns)

 <State 206>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_23', ./bignum.h:67) on array 'r' [845]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_240') [846]  (2.78 ns)

 <State 207>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_24', ./bignum.h:67) on array 'r' [849]  (3.25 ns)

 <State 208>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_24', ./bignum.h:67) on array 'r' [849]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_241') [850]  (2.78 ns)

 <State 209>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_25', ./bignum.h:67) on array 'r' [853]  (3.25 ns)

 <State 210>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_25', ./bignum.h:67) on array 'r' [853]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_242') [854]  (2.78 ns)

 <State 211>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_26', ./bignum.h:67) on array 'r' [857]  (3.25 ns)

 <State 212>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_26', ./bignum.h:67) on array 'r' [857]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_243') [858]  (2.78 ns)

 <State 213>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_27', ./bignum.h:67) on array 'r' [861]  (3.25 ns)

 <State 214>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_27', ./bignum.h:67) on array 'r' [861]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_244') [862]  (2.78 ns)

 <State 215>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_28', ./bignum.h:67) on array 'r' [865]  (3.25 ns)

 <State 216>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_28', ./bignum.h:67) on array 'r' [865]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_245') [866]  (2.78 ns)

 <State 217>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_29', ./bignum.h:67) on array 'r' [869]  (3.25 ns)

 <State 218>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_29', ./bignum.h:67) on array 'r' [869]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_246') [870]  (2.78 ns)

 <State 219>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_30', ./bignum.h:67) on array 'r' [873]  (3.25 ns)

 <State 220>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_30', ./bignum.h:67) on array 'r' [873]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_247') [874]  (2.78 ns)

 <State 221>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_31', ./bignum.h:67) on array 'r' [877]  (3.25 ns)

 <State 222>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_31', ./bignum.h:67) on array 'r' [877]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_248') [878]  (2.78 ns)

 <State 223>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_32', ./bignum.h:67) on array 'r' [881]  (3.25 ns)

 <State 224>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_32', ./bignum.h:67) on array 'r' [881]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_249') [882]  (2.78 ns)

 <State 225>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_33', ./bignum.h:67) on array 'r' [885]  (3.25 ns)

 <State 226>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_33', ./bignum.h:67) on array 'r' [885]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_250') [886]  (2.78 ns)

 <State 227>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln139', ./bignum.h:139) with incoming values : ('select_ln78_1', ./bignum.h:78) [890]  (3.21 ns)

 <State 228>: 3.41ns
The critical path consists of the following:
	'phi' operation ('phi_ln139', ./bignum.h:139) with incoming values : ('select_ln78_1', ./bignum.h:78) [890]  (0 ns)
	'sub' operation ('sub_ln139', ./bignum.h:139) [962]  (1.83 ns)
	'store' operation ('store_ln139', ./bignum.h:139) of variable 'sub_ln139', ./bignum.h:139 on local variable 'j' [963]  (1.59 ns)

 <State 229>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_2', ./bignum.h:60) [898]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [899]  (3.25 ns)

 <State 230>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_4', ./bignum.h:60) [902]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [903]  (3.25 ns)

 <State 231>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_6', ./bignum.h:60) [906]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [907]  (3.25 ns)

 <State 232>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_8', ./bignum.h:60) [910]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [911]  (3.25 ns)

 <State 233>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_10', ./bignum.h:60) [914]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [915]  (3.25 ns)

 <State 234>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_12', ./bignum.h:60) [918]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [919]  (3.25 ns)

 <State 235>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_14', ./bignum.h:60) [922]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [923]  (3.25 ns)

 <State 236>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_16', ./bignum.h:60) [926]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [927]  (3.25 ns)

 <State 237>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_18', ./bignum.h:60) [930]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [931]  (3.25 ns)

 <State 238>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_20', ./bignum.h:60) [934]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [935]  (3.25 ns)

 <State 239>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_22', ./bignum.h:60) [938]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [939]  (3.25 ns)

 <State 240>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_24', ./bignum.h:60) [942]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [943]  (3.25 ns)

 <State 241>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_26', ./bignum.h:60) [946]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [947]  (3.25 ns)

 <State 242>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_28', ./bignum.h:60) [950]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [951]  (3.25 ns)

 <State 243>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('w_digits_data_V_addr_30', ./bignum.h:60) [954]  (0 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of constant 0 on array 'w.digits.data.V', ./bignum.h:135 [955]  (3.25 ns)

 <State 244>: 7.15ns
The critical path consists of the following:
	'load' operation ('j_load', ./bignum.h:140) on local variable 'j' [973]  (0 ns)
	'add' operation ('add_ln141', ./bignum.h:141) [979]  (1.87 ns)
	'add' operation ('add_ln143', ./bignum.h:143) [981]  (1.87 ns)
	'icmp' operation ('icmp_ln66', ./bignum.h:66) [984]  (0.959 ns)
	blocking operation 2.45 ns on control path)

 <State 245>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln144', ./bignum.h:144) [988]  (1.87 ns)
	'getelementptr' operation ('r_addr_35', ./bignum.h:67) [992]  (0 ns)
	'load' operation ('r_load_35', ./bignum.h:67) on array 'r' [993]  (3.25 ns)

 <State 246>: 4.74ns
The critical path consists of the following:
	'load' operation ('r_load_34', ./bignum.h:67) on array 'r' [986]  (3.25 ns)
	'select' operation ('select_ln66', ./bignum.h:66) [987]  (1.48 ns)

 <State 247>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 248>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 249>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 250>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 251>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 252>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 253>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 254>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 255>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 256>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 257>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 258>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 259>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 260>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 261>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 262>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 263>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 264>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 265>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 266>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 267>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 268>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 269>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 270>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 271>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 272>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 273>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 274>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 275>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 276>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 277>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 278>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 279>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 280>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 281>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 282>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 283>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 284>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 285>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 286>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 287>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 288>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 289>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 290>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 291>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 292>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 293>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 294>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 295>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 296>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 297>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 298>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 299>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 300>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 301>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 302>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 303>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 304>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 305>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 306>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 307>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 308>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 309>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 310>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 311>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 312>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 313>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 314>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 315>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 316>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 317>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 318>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 319>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 320>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 321>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 322>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 323>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 324>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 325>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 326>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 327>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 328>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 329>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 330>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 331>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 332>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 333>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 334>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 335>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 336>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 337>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 338>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 339>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 340>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 341>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 342>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 343>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 344>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 345>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 346>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 347>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 348>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 349>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 350>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 351>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 352>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 353>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 354>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 355>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 356>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 357>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 358>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 359>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 360>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 361>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 362>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 363>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 364>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 365>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 366>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 367>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 368>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 369>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 370>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 371>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 372>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 373>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 374>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 375>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 376>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 377>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 378>: 5.07ns
The critical path consists of the following:
	'udiv' operation ('ret') [996]  (5.07 ns)

 <State 379>: 1.48ns
The critical path consists of the following:
	'select' operation ('qhat.V', ./bignum.h:146) [1002]  (1.48 ns)

 <State 380>: 2.67ns
The critical path consists of the following:
	'call' operation ('targetBlock1', ./bignum.h:146) to 'divide_Pipeline_PARTIAL' [1004]  (1.71 ns)
	'icmp' operation ('cond25', ./bignum.h:146) [1007]  (0.959 ns)

 <State 381>: 4.74ns
The critical path consists of the following:
	'load' operation ('k_V_13_loc_load') on local variable 'k_V_13_loc' [1005]  (0 ns)
	'select' operation ('k_V_reload_k_V_13_reload', ./bignum.h:146) [1008]  (1.48 ns)
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'k_V_reload_k_V_13_reload', ./bignum.h:146 on array 'w.digits.data.V', ./bignum.h:135 [1011]  (3.25 ns)

 <State 382>: 2.55ns
The critical path consists of the following:
	'call' operation ('targetBlock2', ./bignum.h:141) to 'divide_Pipeline_COMPARE' [1024]  (1.59 ns)
	blocking operation 0.959 ns on control path)

 <State 383>: 1.95ns
The critical path consists of the following:
	'call' operation ('targetBlock2', ./bignum.h:141) to 'divide_Pipeline_COMPARE' [1024]  (1.95 ns)

 <State 384>: 5.45ns
The critical path consists of the following:
	'load' operation ('i_4_loc_load') on local variable 'i_4_loc' [1025]  (0 ns)
	'add' operation ('add_ln170', ./bignum.h:170) [1030]  (1.87 ns)
	multiplexor before 'phi' operation ('i40_0110', ./bignum.h:170) with incoming values : ('i_4_loc_load') ('add_ln170', ./bignum.h:170) [1035]  (1.71 ns)
	'phi' operation ('i40_0110', ./bignum.h:170) with incoming values : ('i_4_loc_load') ('add_ln170', ./bignum.h:170) [1035]  (0 ns)
	'add' operation ('add_ln172', ./bignum.h:172) [1036]  (1.87 ns)

 <State 385>: 5.12ns
The critical path consists of the following:
	'add' operation ('i', ./bignum.h:172) [1038]  (1.87 ns)
	'getelementptr' operation ('r_addr_36', ./bignum.h:67) [1042]  (0 ns)
	'load' operation ('r_load_41', ./bignum.h:67) on array 'r' [1043]  (3.25 ns)

 <State 386>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_41', ./bignum.h:67) on array 'r' [1043]  (3.25 ns)
	'select' operation ('select_ln66_4', ./bignum.h:66) [1044]  (0 ns)
	'icmp' operation ('icmp_ln1072_1') [1051]  (2.78 ns)

 <State 387>: 3.01ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'divide_Pipeline_ADJUST' [1055]  (3.01 ns)

 <State 388>: 0ns
The critical path consists of the following:

 <State 389>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_digits_data_V_load_2', ./bignum.h:67) on array 'w.digits.data.V', ./bignum.h:135 [1060]  (3.25 ns)

 <State 390>: 3.25ns
The critical path consists of the following:
	'load' operation ('w_digits_data_V_load_2', ./bignum.h:67) on array 'w.digits.data.V', ./bignum.h:135 [1060]  (3.25 ns)

 <State 391>: 3.52ns
The critical path consists of the following:
	'add' operation ('add_ln223') [1061]  (3.52 ns)

 <State 392>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln60', ./bignum.h:60) of variable 'add_ln223' on array 'w.digits.data.V', ./bignum.h:135 [1062]  (3.25 ns)

 <State 393>: 5.12ns
The critical path consists of the following:
	'call' operation ('call_ln141', ./bignum.h:141) to 'divide_Pipeline_REM' [1070]  (5.12 ns)

 <State 394>: 0ns
The critical path consists of the following:

 <State 395>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ./bignum.h:78) with incoming values : ('select_ln78_2', ./bignum.h:78) [1199]  (3.21 ns)

 <State 396>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_36', ./bignum.h:67) on array 'r' [1078]  (3.25 ns)

 <State 397>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_36', ./bignum.h:67) on array 'r' [1078]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_251') [1079]  (2.78 ns)

 <State 398>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_37', ./bignum.h:67) on array 'r' [1082]  (3.25 ns)

 <State 399>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_37', ./bignum.h:67) on array 'r' [1082]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_252') [1083]  (2.78 ns)

 <State 400>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_38', ./bignum.h:67) on array 'r' [1086]  (3.25 ns)

 <State 401>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_38', ./bignum.h:67) on array 'r' [1086]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_253') [1087]  (2.78 ns)

 <State 402>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_39', ./bignum.h:67) on array 'r' [1090]  (3.25 ns)

 <State 403>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_39', ./bignum.h:67) on array 'r' [1090]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_254') [1091]  (2.78 ns)

 <State 404>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_40', ./bignum.h:67) on array 'r' [1094]  (3.25 ns)

 <State 405>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_40', ./bignum.h:67) on array 'r' [1094]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_255') [1095]  (2.78 ns)

 <State 406>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_42', ./bignum.h:67) on array 'r' [1098]  (3.25 ns)

 <State 407>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_42', ./bignum.h:67) on array 'r' [1098]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_256') [1099]  (2.78 ns)

 <State 408>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_43', ./bignum.h:67) on array 'r' [1102]  (3.25 ns)

 <State 409>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_43', ./bignum.h:67) on array 'r' [1102]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_257') [1103]  (2.78 ns)

 <State 410>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_44', ./bignum.h:67) on array 'r' [1106]  (3.25 ns)

 <State 411>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_44', ./bignum.h:67) on array 'r' [1106]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_258') [1107]  (2.78 ns)

 <State 412>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_45', ./bignum.h:67) on array 'r' [1110]  (3.25 ns)

 <State 413>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_45', ./bignum.h:67) on array 'r' [1110]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_259') [1111]  (2.78 ns)

 <State 414>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_46', ./bignum.h:67) on array 'r' [1114]  (3.25 ns)

 <State 415>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_46', ./bignum.h:67) on array 'r' [1114]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_260') [1115]  (2.78 ns)

 <State 416>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_47', ./bignum.h:67) on array 'r' [1118]  (3.25 ns)

 <State 417>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_47', ./bignum.h:67) on array 'r' [1118]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_261') [1119]  (2.78 ns)

 <State 418>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_48', ./bignum.h:67) on array 'r' [1122]  (3.25 ns)

 <State 419>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_48', ./bignum.h:67) on array 'r' [1122]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_262') [1123]  (2.78 ns)

 <State 420>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_49', ./bignum.h:67) on array 'r' [1126]  (3.25 ns)

 <State 421>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_49', ./bignum.h:67) on array 'r' [1126]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_263') [1127]  (2.78 ns)

 <State 422>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_50', ./bignum.h:67) on array 'r' [1130]  (3.25 ns)

 <State 423>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_50', ./bignum.h:67) on array 'r' [1130]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_264') [1131]  (2.78 ns)

 <State 424>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_51', ./bignum.h:67) on array 'r' [1134]  (3.25 ns)

 <State 425>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_51', ./bignum.h:67) on array 'r' [1134]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_265') [1135]  (2.78 ns)

 <State 426>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_52', ./bignum.h:67) on array 'r' [1138]  (3.25 ns)

 <State 427>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_52', ./bignum.h:67) on array 'r' [1138]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_266') [1139]  (2.78 ns)

 <State 428>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_53', ./bignum.h:67) on array 'r' [1142]  (3.25 ns)

 <State 429>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_53', ./bignum.h:67) on array 'r' [1142]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_267') [1143]  (2.78 ns)

 <State 430>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_54', ./bignum.h:67) on array 'r' [1146]  (3.25 ns)

 <State 431>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_54', ./bignum.h:67) on array 'r' [1146]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_268') [1147]  (2.78 ns)

 <State 432>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_55', ./bignum.h:67) on array 'r' [1150]  (3.25 ns)

 <State 433>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_55', ./bignum.h:67) on array 'r' [1150]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_269') [1151]  (2.78 ns)

 <State 434>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_56', ./bignum.h:67) on array 'r' [1154]  (3.25 ns)

 <State 435>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_56', ./bignum.h:67) on array 'r' [1154]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_270') [1155]  (2.78 ns)

 <State 436>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_57', ./bignum.h:67) on array 'r' [1158]  (3.25 ns)

 <State 437>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_57', ./bignum.h:67) on array 'r' [1158]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_271') [1159]  (2.78 ns)

 <State 438>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_58', ./bignum.h:67) on array 'r' [1162]  (3.25 ns)

 <State 439>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_58', ./bignum.h:67) on array 'r' [1162]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_272') [1163]  (2.78 ns)

 <State 440>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_59', ./bignum.h:67) on array 'r' [1166]  (3.25 ns)

 <State 441>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_59', ./bignum.h:67) on array 'r' [1166]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_273') [1167]  (2.78 ns)

 <State 442>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_60', ./bignum.h:67) on array 'r' [1170]  (3.25 ns)

 <State 443>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_60', ./bignum.h:67) on array 'r' [1170]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_274') [1171]  (2.78 ns)

 <State 444>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_61', ./bignum.h:67) on array 'r' [1174]  (3.25 ns)

 <State 445>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_61', ./bignum.h:67) on array 'r' [1174]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_275') [1175]  (2.78 ns)

 <State 446>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_62', ./bignum.h:67) on array 'r' [1178]  (3.25 ns)

 <State 447>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_62', ./bignum.h:67) on array 'r' [1178]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_276') [1179]  (2.78 ns)

 <State 448>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_63', ./bignum.h:67) on array 'r' [1182]  (3.25 ns)

 <State 449>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_63', ./bignum.h:67) on array 'r' [1182]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_277') [1183]  (2.78 ns)

 <State 450>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_64', ./bignum.h:67) on array 'r' [1186]  (3.25 ns)

 <State 451>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_64', ./bignum.h:67) on array 'r' [1186]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_278') [1187]  (2.78 ns)

 <State 452>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_65', ./bignum.h:67) on array 'r' [1190]  (3.25 ns)

 <State 453>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_65', ./bignum.h:67) on array 'r' [1190]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_279') [1191]  (2.78 ns)

 <State 454>: 3.25ns
The critical path consists of the following:
	'load' operation ('r_load_66', ./bignum.h:67) on array 'r' [1194]  (3.25 ns)

 <State 455>: 6.03ns
The critical path consists of the following:
	'load' operation ('r_load_66', ./bignum.h:67) on array 'r' [1194]  (3.25 ns)
	'icmp' operation ('icmp_ln1068_280') [1195]  (2.78 ns)

 <State 456>: 3.21ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', ./bignum.h:78) with incoming values : ('select_ln78_2', ./bignum.h:78) [1199]  (3.21 ns)

 <State 457>: 1.92ns
The critical path consists of the following:
	'sub' operation ('sub_i_i', ./bignum.h:78) [1202]  (1.92 ns)

 <State 458>: 6.2ns
The critical path consists of the following:
	'phi' operation ('j', ./bignum.h:78) with incoming values : ('select_ln78_2', ./bignum.h:78) [1199]  (0 ns)
	'call' operation ('call_ln78', ./bignum.h:78) to 'divide_Pipeline_SHIFT6' [1203]  (6.2 ns)

 <State 459>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326
	State 327
	State 328
	State 329
	State 330
	State 331
	State 332
	State 333
	State 334
	State 335
	State 336
	State 337
	State 338
	State 339
	State 340
	State 341
	State 342
	State 343
	State 344
	State 345
	State 346
	State 347
	State 348
	State 349
	State 350
	State 351
	State 352
	State 353
	State 354
	State 355
	State 356
	State 357
	State 358
	State 359
	State 360
	State 361
	State 362
	State 363
	State 364
	State 365
	State 366
	State 367
	State 368
	State 369
	State 370
	State 371
	State 372
	State 373
	State 374
	State 375
	State 376
	State 377
	State 378
	State 379
	State 380
	State 381
	State 382
	State 383
	State 384
	State 385
	State 386
	State 387
	State 388
	State 389
	State 390
	State 391
	State 392
	State 393
	State 394
	State 395
	State 396
	State 397
	State 398
	State 399
	State 400
	State 401
	State 402
	State 403
	State 404
	State 405
	State 406
	State 407
	State 408
	State 409
	State 410
	State 411
	State 412
	State 413
	State 414
	State 415
	State 416
	State 417
	State 418
	State 419
	State 420
	State 421
	State 422
	State 423
	State 424
	State 425
	State 426
	State 427
	State 428
	State 429
	State 430
	State 431
	State 432
	State 433
	State 434
	State 435
	State 436
	State 437
	State 438
	State 439
	State 440
	State 441
	State 442
	State 443
	State 444
	State 445
	State 446
	State 447
	State 448
	State 449
	State 450
	State 451
	State 452
	State 453
	State 454
	State 455
	State 456
	State 457
	State 458
	State 459


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
