

================================================================
== Vitis HLS Report for 'yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'
================================================================
* Date:           Tue Nov  2 10:41:58 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.170 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40004|  2457604|  0.400 ms|  24.576 ms|  40004|  2457604|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40002|  2457602|         4|          1|          1|  40000 ~ 2457600|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    123|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     111|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     111|    278|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_1_1_U37  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_15_1_1_U38  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_15_1_1_U39  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 123|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln129_fu_161_p2               |         +|   0|  0|  39|          32|           1|
    |icmp_ln129_fu_155_p2              |      icmp|   0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  65|          68|          38|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   32|         64|
    |in_channels_ch1_blk_n                 |   9|          2|    1|          2|
    |in_channels_ch2_blk_n                 |   9|          2|    1|          2|
    |in_channels_ch3_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_fu_68                  |   9|          2|   32|         64|
    |out_channels_ch1_blk_n                |   9|          2|    1|          2|
    |out_channels_ch2_blk_n                |   9|          2|    1|          2|
    |out_channels_ch3_blk_n                |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   72|        144|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |U_reg_257                         |   8|   0|    8|          0|
    |V_reg_262                         |   8|   0|    8|          0|
    |Y_reg_252                         |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_68              |  32|   0|   32|          0|
    |trunc_ln1_reg_272                 |   8|   0|    8|          0|
    |trunc_ln2_reg_277                 |   8|   0|    8|          0|
    |trunc_ln_reg_267                  |   8|   0|    8|          0|
    |zext_ln137_cast_reg_243           |   8|   0|   15|          7|
    |zext_ln138_cast_reg_238           |   8|   0|   15|          7|
    |zext_ln139_cast_reg_233           |   8|   0|   15|          7|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 111|   0|  132|         21|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|in_channels_ch1_dout     |   in|    8|     ap_fifo|                                       in_channels_ch1|       pointer|
|in_channels_ch1_empty_n  |   in|    1|     ap_fifo|                                       in_channels_ch1|       pointer|
|in_channels_ch1_read     |  out|    1|     ap_fifo|                                       in_channels_ch1|       pointer|
|in_channels_ch2_dout     |   in|    8|     ap_fifo|                                       in_channels_ch2|       pointer|
|in_channels_ch2_empty_n  |   in|    1|     ap_fifo|                                       in_channels_ch2|       pointer|
|in_channels_ch2_read     |  out|    1|     ap_fifo|                                       in_channels_ch2|       pointer|
|in_channels_ch3_dout     |   in|    8|     ap_fifo|                                       in_channels_ch3|       pointer|
|in_channels_ch3_empty_n  |   in|    1|     ap_fifo|                                       in_channels_ch3|       pointer|
|in_channels_ch3_read     |  out|    1|     ap_fifo|                                       in_channels_ch3|       pointer|
|out_channels_ch1_din     |  out|    8|     ap_fifo|                                      out_channels_ch1|       pointer|
|out_channels_ch1_full_n  |   in|    1|     ap_fifo|                                      out_channels_ch1|       pointer|
|out_channels_ch1_write   |  out|    1|     ap_fifo|                                      out_channels_ch1|       pointer|
|out_channels_ch2_din     |  out|    8|     ap_fifo|                                      out_channels_ch2|       pointer|
|out_channels_ch2_full_n  |   in|    1|     ap_fifo|                                      out_channels_ch2|       pointer|
|out_channels_ch2_write   |  out|    1|     ap_fifo|                                      out_channels_ch2|       pointer|
|out_channels_ch3_din     |  out|    8|     ap_fifo|                                      out_channels_ch3|       pointer|
|out_channels_ch3_full_n  |   in|    1|     ap_fifo|                                      out_channels_ch3|       pointer|
|out_channels_ch3_write   |  out|    1|     ap_fifo|                                      out_channels_ch3|       pointer|
|bound                    |   in|   32|     ap_none|                                                 bound|        scalar|
|zext_ln137               |   in|    8|     ap_none|                                            zext_ln137|        scalar|
|zext_ln138               |   in|    8|     ap_none|                                            zext_ln138|        scalar|
|zext_ln139               |   in|    8|     ap_none|                                            zext_ln139|        scalar|
+-------------------------+-----+-----+------------+------------------------------------------------------+--------------+

