<?xml version="1.0" encoding="UTF-8"?>
<spirit:design xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>xci</spirit:library>
  <spirit:name>unknown</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>bram_lutwave_blast_module_v6_cord_0_3</spirit:instanceName>
      <spirit:componentRef spirit:vendor="User_Company" spirit:library="SysGen" spirit:name="blast_module_v6_cordic_ddc" spirit:version="1.0"/>
      <spirit:configurableElementValues>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_RESET.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_RESET.POLARITY">ACTIVE_LOW</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I0.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I0.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I1.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I1.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q0.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q0.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q1.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q1.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">bram_lutwave_clk_wiz_0_0_clk_out1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ">256000000</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I0Q0.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I0Q0.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I1Q1.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I1Q1.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I0Q0.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I0Q0.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I1Q1.PortType"/>
        <spirit:configurableElementValue spirit:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I1Q1.PortType.PROP_SRC"/>
        <spirit:configurableElementValue spirit:referenceId="PARAM_VALUE.Component_Name">bram_lutwave_blast_module_v6_cord_0_3</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.ARCHITECTURE">zynquplusRFSOC</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BASE_BOARD_PART">xilinx.com:zcu111:part0:1.1</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.BOARD_CONNECTIONS"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.DEVICE">xczu28dr</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PACKAGE">ffvg1517</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.PREFHDL">VHDL</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SILICON_REVISION"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SIMULATOR_LANGUAGE">MIXED</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.SPEEDGRADE">-2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.STATIC_POWER"/>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.TEMPERATURE_GRADE">E</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_CUSTOMIZATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="PROJECT_PARAM.USE_RDI_GENERATION">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPCONTEXT">IP_Integrator</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.IPREVISION">295810027</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.MANAGED">TRUE</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.OUTPUTDIR">.</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SELECTEDSIMMODEL">rtl</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SHAREDDIR">../../ipshared</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SWVERSION">2020.2</spirit:configurableElementValue>
        <spirit:configurableElementValue spirit:referenceId="RUNTIME_PARAM.SYNTHESISFLOW">OUT_OF_CONTEXT</spirit:configurableElementValue>
      </spirit:configurableElementValues>
      <spirit:vendorExtensions>
        <xilinx:componentInstanceExtensions>
          <xilinx:configElementInfos>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I0.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I0.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I1.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_I1.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q0.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q0.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q1.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACCUM_SNAP_Q1.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I0Q0.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I0Q0.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I1Q1.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.DDC_SNAP_I1Q1.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I0Q0.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I0Q0.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I1Q1.PortType" xilinx:valueSource="weak" xilinx:valuePermission="bd_and_user"/>
            <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.FFT_SNAP_I1Q1.PortType.PROP_SRC" xilinx:valueSource="weak" xilinx:valuePermission="bd"/>
          </xilinx:configElementInfos>
          <xilinx:boundaryDescriptionInfo>
            <xilinx:boundaryDescription xilinx:boundaryDescriptionJSON="{&quot;ip_boundary&quot;:{&quot;ports&quot;:{&quot;accum_len&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;23&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;accum_reset&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;adc_i0&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;adc_i1&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;adc_q0&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;adc_q1&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;bin_num&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;dds_shift&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;8&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;dphi_even&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;dphi_odd&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;fft_shift&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;load_bins&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;10&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;start_dac&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;clk&quot;:{&quot;direction&quot;:&quot;in&quot;,&quot;physical_left&quot;:&quot;0&quot;
,&quot;physical_right&quot;:&quot;0&quot;},&quot;accum_snap_i0&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;accum_snap_i1&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;accum_snap_q0&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;accum_snap_q1&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;accum_snap_sync&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;ddc_snap_i0q0&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;37&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;ddc_snap_i1q1&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;37&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;ddc_snap_sync&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;fft_of&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;fft_snap_i0q0&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;35&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;fft_snap_i1q1&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;35&quot;,&quot;physical_right&quot;:&quot;0&quot;},&quot;fft_snap_sync&quot;:{&quot;direction&quot;:&quot;out&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;}},&quot;interfaces&quot;:{&quot;clk&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:c
lock:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:clock_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;ASSOCIATED_BUSIF&quot;:[{&quot;value&quot;:&quot;accum_reset&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;FREQ_HZ&quot;:[{&quot;value&quot;:&quot;256000000&quot;},{&quot;value_src&quot;:&quot;ip_propagated&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;FREQ_TOLERANCE_HZ&quot;:[{&quot;value&quot;:&quot;0&quot;},{&quot;value_src&quot;:&quot;default&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PHASE&quot;:[{&quot;value&quot;:&quot;0.0&quot;},{&quot;value_src&quot;:&quot;ip_propagated&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;CLK_DOMAIN&quot;:[{&quot;value&quot;:&quot;bram_lutwave_clk_wiz_0_0_clk_out1&quot;},{&quot;value_src&quot;:&quot;default_prop&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;ASSOCIATED_RESET&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;default&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;},{&quot;value_src&quot;:&quot;default&quot;},{&quot;value_permission&quot;:&quot;user&quot;},{&quot;resolve_type&quot;:&quot;user&quot;}]},&quot;port_maps&quot;:{&quot;CLK&quot;:
{&quot;physical_name&quot;:&quot;clk&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;accum_reset&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:reset:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:reset_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;POLARITY&quot;:[{&quot;value&quot;:&quot;ACTIVE_LOW&quot;},{&quot;value_src&quot;:&quot;default&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;INSERT_VIP&quot;:[{&quot;value&quot;:&quot;0&quot;},{&quot;value_src&quot;:&quot;default&quot;},{&quot;value_permission&quot;:&quot;user&quot;},{&quot;resolve_type&quot;:&quot;user&quot;}]},&quot;port_maps&quot;:{&quot;RST&quot;:{&quot;physical_name&quot;:&quot;accum_reset&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;accum_len&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value24}bitoffset{attri
bs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;accum_len&quot;,&quot;physical_left&quot;:&quot;23&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;23&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;adc_i0&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value16}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_type
immediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;adc_i0&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;adc_i1&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value16}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolmi
nimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;adc_i1&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;adc_q0&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value16}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;imme
diate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;adc_q0&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;adc_q1&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value16}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;adc_q1&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;
,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;bin_num&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value10}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;bin_num&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;9&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;dds_shift&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_r
tl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value9}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;dds_shift&quot;,&quot;physical_left&quot;:&quot;8&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;8&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;dphi_even&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatyp
e{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value16}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;dphi_even&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;dphi_odd&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_
typeimmediatedependency{}formatlongminimum{}maximum{}}value16}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;dphi_odd&quot;,&quot;physical_left&quot;:&quot;15&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;15&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;fft_shift&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value10}bitoffset{attribs{resolve_typeimmediatedependency{
}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;fft_shift&quot;,&quot;physical_left&quot;:&quot;9&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;9&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;load_bins&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value11}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongmin
imum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;load_bins&quot;,&quot;physical_left&quot;:&quot;10&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;10&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;start_dac&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;slave&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}
}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;start_dac&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;accum_snap_i0&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value17}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuetrue}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:
[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;accum_snap_i0&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;accum_snap_i1&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value17}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}
}valuetrue}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;accum_snap_i1&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;accum_snap_q0&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedepen
dency{}formatlongminimum{}maximum{}}value17}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuetrue}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;accum_snap_q0&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;accum_snap_q1&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value32}bitoffset{attribs{resol
ve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value17}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuetrue}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;accum_snap_q1&quot;,&quot;physical_left&quot;:&quot;31&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;31&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;accum_snap_sync&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximu
m{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;accum_snap_sync&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;ddc_snap_i0q0&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value38}bito
ffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;ddc_snap_i0q0&quot;,&quot;physical_left&quot;:&quot;37&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;37&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;ddc_snap_i1q1&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstri
ngminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value38}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;ddc_snap_i1q1&quot;,&quot;physical_left&quot;:&quot;37&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;37&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;ddc_snap_sync&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADA
TA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;ddc_snap_sync&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;fft_of&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}fo
rmatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;fft_of&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;fft_snap_i0q0&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximu
m{}}value36}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;fft_snap_i0q0&quot;,&quot;physical_left&quot;:&quot;35&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;35&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;fft_snap_i1q1&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedepend
ency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value36}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}],&quot;PortType&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}],&quot;PortType.PROP_SRC&quot;:[{&quot;value&quot;:&quot;&quot;},{&quot;value_src&quot;:&quot;weak&quot;},{&quot;value_permission&quot;:&quot;bd&quot;},{&quot;resolve_type&quot;:&quot;generated&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;fft_snap_i1q1&quot;,&quot;physical_left&quot;:&quot;35&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;35&quot;,&quot;logical_right&quot;:&quot;0&quot;}}},&quot;fft_snap_sync&quot;:{&quot;vlnv&quot;:&quot;xilinx.com:signal:data:1.0&quot;,&quot;abstraction_type&quot;:&quot;xilinx.com:signal:data_rtl:1.0&quot;,&quot;mode&quot;:&quot;master&quot;,&quot;parameters&quot;:
{&quot;LAYERED_METADATA&quot;:[{&quot;value&quot;:&quot;xilinx.com:interface:datatypes:1.0{DATA{datatype{name{attribs{resolve_typeimmediatedependency{}formatstringminimum{}maximum{}}value{}}bitwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value1}bitoffset{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}real{fixed{fractwidth{attribs{resolve_typeimmediatedependency{}formatlongminimum{}maximum{}}value0}signed{attribs{resolve_typeimmediatedependency{}formatboolminimum{}maximum{}}valuefalse}}}}}}&quot;},{&quot;value_src&quot;:&quot;constant&quot;},{&quot;value_permission&quot;:&quot;bd_and_user&quot;},{&quot;resolve_type&quot;:&quot;immediate&quot;}]},&quot;port_maps&quot;:{&quot;DATA&quot;:{&quot;physical_name&quot;:&quot;fft_snap_sync&quot;,&quot;physical_left&quot;:&quot;0&quot;,&quot;physical_right&quot;:&quot;0&quot;,&quot;logical_left&quot;:&quot;0&quot;,&quot;logical_right&quot;:&quot;0&quot;}}}}}}"/>
          </xilinx:boundaryDescriptionInfo>
        </xilinx:componentInstanceExtensions>
      </spirit:vendorExtensions>
    </spirit:componentInstance>
  </spirit:componentInstances>
</spirit:design>
