//ä¸»æ§å•å…ƒ
//ä½œè?…ï¼šæ¨äº¬æ¾?
//æœ?åä¿®æ”¹æ—¶é—´ï¼š2020å¹?12æœ?4æ—?14:01:05
module Control (
    input wire[7:0] inst,
    input wire Control_on,

    output reg RegWrite,
    output reg ALUSrc,
    output reg MemWrite,
    output reg MemRead,
    output reg MemtoReg,
    output reg[1:0] Branch,
    output reg is_jal,
    output reg[1:0] ALUOp
);

always@(*)begin
    if(Control_on)begin
        case(inst[6:0])
            7'b1101111:begin        //jal
                ALUOp <= 2'b11;
                ALUSrc <= 1;
                MemtoReg <= 0;
                RegWrite <= 1;
                MemRead <= 0;
                MemWrite <= 1;
                Branch <= 1;
                is_jal <= 1;
            end
            7'b0000011:begin        //lw
                ALUOp <= 2'b00;
                ALUSrc <= 1;
                MemtoReg <= 1;
                RegWrite <= 1;
                MemRead <= 1;
                MemWrite <= 0;
                Branch <= 0;
                is_jal <= 0;
            end
            7'b0100011:begin        //sw
                ALUOp <= 2'b00;
                ALUSrc <= 1;
                MemtoReg <= 0;
                RegWrite <= 0;
                MemRead <= 0;
                MemWrite <= 1;
                Branch <= 0;
                is_jal <= 0;
            end
            7'b1100011:begin        //begæˆ–blt
                ALUOp <= 2'b01;
                ALUSrc <= 0;
                MemtoReg <= 0;
                RegWrite <= 0;
                MemRead <= 0;
                MemWrite <= 0;   
                is_jal <= 0;    
                if(inst[7])begin
                    Branch <= 2'b10;  //blt
                end   
                else begin
                    Branch <= 2'b01;  //beq
                end
            end
            7'b0110011:begin        //ç®—æœ¯
                ALUOp <= 2'b10;
                ALUSrc <= 0;
                MemtoReg <= 0;
                RegWrite <= 1;
                MemRead <= 0;
                MemWrite <= 0;
                Branch <= 0;    
                is_jal <= 0;        
            end
            7'b0010011:begin        //ç«‹å³æ•°æŒ‡ä»?
                ALUOp <= 2'b00;
                ALUSrc <= 1;
                MemtoReg <= 0;
                RegWrite <= 1;
                MemRead <= 0;
                MemWrite <= 0;
                Branch <= 0;
                is_jal <= 0;
            end
        endcase
    end else begin
            ALUOp <= 2'b00;
            ALUSrc <= 0;
            MemtoReg <= 0;
            RegWrite <= 0;
            MemRead <= 0;
            MemWrite <= 0;
            Branch <= 0;
            is_jal <= 0;
    end
end
    
endmodule