{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1760282335495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1760282335495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 12 22:18:55 2025 " "Processing started: Sun Oct 12 22:18:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1760282335495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1760282335495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1760282335495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1760282336308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_Control_Unit " "Found entity 1: FPU_Control_Unit" {  } { { "FPU_Control_Unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU_Control_Unit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_exponent_bias.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_exponent_bias.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub_Exponent_Bias " "Found entity 1: Sub_Exponent_Bias" {  } { { "Sub_Exponent_Bias.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Sub_Exponent_Bias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Unit " "Found entity 1: Sign_Unit" {  } { { "Sign_Unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Sign_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/shift_reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reciprocal " "Found entity 1: Reciprocal" {  } { { "Reciprocal.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Reciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit_div.v 1 1 " "Found 1 design units, including 1 entities, in source file onebit_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneBit_Div " "Found entity 1: OneBit_Div" {  } { { "OneBit_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/OneBit_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nr_iteration.v 1 1 " "Found 1 design units, including 1 entities, in source file nr_iteration.v" { { "Info" "ISGN_ENTITY_NAME" "1 NR_Iteration " "Found entity 1: NR_Iteration" {  } { { "NR_Iteration.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/NR_Iteration.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizer.v 1 1 " "Found 1 design units, including 1 entities, in source file normalizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Normalizer " "Found entity 1: Normalizer" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_white_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file m_white_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_white_ball " "Found entity 1: M_white_ball" {  } { { "M_white_ball.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_white_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_kogge_stone.v 1 1 " "Found 1 design units, including 1 entities, in source file m_kogge_stone.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_kogge_stone " "Found entity 1: M_kogge_stone" {  } { { "M_kogge_stone.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_kogge_stone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_diamond.v 1 1 " "Found 1 design units, including 1 entities, in source file m_diamond.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_diamond " "Found entity 1: M_diamond" {  } { { "M_diamond.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_diamond.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_black_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file m_black_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_black_ball " "Found entity 1: M_black_ball" {  } { { "M_black_ball.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_black_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msquare_box.v 1 1 " "Found 1 design units, including 1 entities, in source file msquare_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 Msquare_box " "Found entity 1: Msquare_box" {  } { { "Msquare_box.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Msquare_box.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mant_div_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file mant_div_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mant_Div_Ctrl " "Found entity 1: Mant_Div_Ctrl" {  } { { "Mant_Div_Ctrl.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mant_Div_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mant_div.v 1 1 " "Found 1 design units, including 1 entities, in source file mant_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mant_Div " "Found entity 1: Mant_Div" {  } { { "Mant_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mant_Div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantissa_normalisation.v 1 1 " "Found 1 design units, including 1 entities, in source file mantissa_normalisation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mantissa_Normalisation " "Found entity 1: Mantissa_Normalisation" {  } { { "Mantissa_Normalisation.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mantissa_Normalisation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantissa_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file mantissa_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mantissa_Multiplier " "Found entity 1: Mantissa_Multiplier" {  } { { "Mantissa_Multiplier.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mantissa_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse.v 1 1 " "Found 1 design units, including 1 entities, in source file inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inverse " "Found entity 1: Inverse" {  } { { "Inverse.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Inverse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Sub " "Found entity 1: FP_Sub" {  } { { "FP_Sub.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_reciprocal.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_reciprocal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Reciprocal " "Found entity 1: FP_Reciprocal" {  } { { "FP_Reciprocal.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Reciprocal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Mul " "Found entity 1: FP_Mul" {  } { { "FP_Mul.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_div.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Div " "Found entity 1: FP_Div" {  } { { "FP_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Add " "Found entity 1: FP_Add" {  } { { "FP_Add.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floating_seperation.v 1 1 " "Found 1 design units, including 1 entities, in source file floating_seperation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Floating_Seperation " "Found entity 1: Floating_Seperation" {  } { { "Floating_Seperation.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Floating_Seperation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_norm.v 1 1 " "Found 1 design units, including 1 entities, in source file div_norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div_Norm " "Found entity 1: Div_Norm" {  } { { "Div_Norm.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Div_Norm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_exponent_bias.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_exponent_bias.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Exponent_Bias " "Found entity 1: Adder_Exponent_Bias" {  } { { "Adder_Exponent_Bias.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Adder_Exponent_Bias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_Decoder " "Found entity 1: FPU_Decoder" {  } { { "FPU_Decoder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU_Decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU " "Found entity 1: FPU" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 FP_Register_File " "Found entity 1: FP_Register_File" {  } { { "FP_Register_File.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Register_File.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id_registers " "Found entity 1: if_id_registers" {  } { { "if_id_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/if_id_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex_registers " "Found entity 1: id_ex_registers" {  } { { "id_ex_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/id_ex_registers.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem_registers " "Found entity 1: ex_mem_registers" {  } { { "ex_mem_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ex_mem_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb_registers " "Found entity 1: mem_wb_registers" {  } { { "mem_wb_registers.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mem_wb_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "fetch_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file execute_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_stage " "Found entity 1: memory_stage" {  } { { "memory_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/memory_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback_stage " "Found entity 1: writeback_stage" {  } { { "writeback_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/writeback_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_control.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_control " "Found entity 1: hazard_control" {  } { { "hazard_control.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/hazard_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_module " "Found entity 1: PC_module" {  } { { "PC_module.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/PC_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336425 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1760282336426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Adder " "Found entity 1: PC_Adder" {  } { { "PC_Adder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/PC_Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Control_Unit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Main_Decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU_Decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "Sign_Extend.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Data_Memory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_by_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_by_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_by_1 " "Found entity 1: Mux_3_by_1" {  } { { "Mux_3_by_1.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Mux_3_by_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rv32i_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RV32IMF_tb " "Found entity 1: RV32IMF_tb" {  } { { "RV32I_tb.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file m_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_Multiplier " "Found entity 1: M_Multiplier" {  } { { "M_Multiplier.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_Multiplier.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file m_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_Divider " "Found entity 1: M_Divider" {  } { { "M_Divider.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/M_Divider.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_inst " "Found entity 1: fpu_inst" {  } { { "fpu_inst.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/fpu_inst.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282336454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282336454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk execute_stage.v(134) " "Verilog HDL Implicit Net warning at execute_stage.v(134): created implicit net for \"clk\"" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 134 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282336454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst execute_stage.v(135) " "Verilog HDL Implicit Net warning at execute_stage.v(135): created implicit net for \"rst\"" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282336454 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FPResultSrcE RV32I.v(323) " "Verilog HDL Implicit Net warning at RV32I.v(323): created implicit net for \"FPResultSrcE\"" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 323 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282336454 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I " "Elaborating entity \"RV32I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1760282336574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:fetch " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:fetch\"" {  } { { "RV32I.v" "fetch" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux fetch_stage:fetch\|mux:PC_MUX " "Elaborating entity \"mux\" for hierarchy \"fetch_stage:fetch\|mux:PC_MUX\"" {  } { { "fetch_stage.v" "PC_MUX" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_module fetch_stage:fetch\|PC_module:Program_Counter " "Elaborating entity \"PC_module\" for hierarchy \"fetch_stage:fetch\|PC_module:Program_Counter\"" {  } { { "fetch_stage.v" "Program_Counter" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory fetch_stage:fetch\|Instruction_Memory:IMEM " "Elaborating entity \"Instruction_Memory\" for hierarchy \"fetch_stage:fetch\|Instruction_Memory:IMEM\"" {  } { { "fetch_stage.v" "IMEM" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336585 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "50 0 1023 Instruction_Memory.v(13) " "Verilog HDL warning at Instruction_Memory.v(13): number of words (50) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1760282336585 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Instruction_Memory.v(8) " "Net \"mem.data_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1760282336585 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Instruction_Memory.v(8) " "Net \"mem.waddr_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1760282336585 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Instruction_Memory.v(8) " "Net \"mem.we_a\" at Instruction_Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Instruction_Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1760282336585 "|RV32I|fetch_stage:fetch|Instruction_Memory:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Adder fetch_stage:fetch\|PC_Adder:PC_adder " "Elaborating entity \"PC_Adder\" for hierarchy \"fetch_stage:fetch\|PC_Adder:PC_adder\"" {  } { { "fetch_stage.v" "PC_adder" { Text "C:/altera/13.0sp1/RV32IM_pineline/fetch_stage.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id_registers if_id_registers:if_id " "Elaborating entity \"if_id_registers\" for hierarchy \"if_id_registers:if_id\"" {  } { { "RV32I.v" "if_id" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode\"" {  } { { "RV32I.v" "decode" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336590 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_fpu_instr decode_stage.v(31) " "Verilog HDL or VHDL warning at decode_stage.v(31): object \"is_fpu_instr\" assigned a value but never read" {  } { { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282336590 "|RV32I|decode_stage:decode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPRegWriteD decode_stage.v(22) " "Output port \"FPRegWriteD\" at decode_stage.v(22) has no driver" {  } { { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1760282336593 "|RV32I|decode_stage:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit decode_stage:decode\|Control_Unit:control " "Elaborating entity \"Control_Unit\" for hierarchy \"decode_stage:decode\|Control_Unit:control\"" {  } { { "decode_stage.v" "control" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder decode_stage:decode\|Control_Unit:control\|Main_Decoder:md " "Elaborating entity \"Main_Decoder\" for hierarchy \"decode_stage:decode\|Control_Unit:control\|Main_Decoder:md\"" {  } { { "Control_Unit.v" "md" { Text "C:/altera/13.0sp1/RV32IM_pineline/Control_Unit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder decode_stage:decode\|Control_Unit:control\|ALU_Decoder:alu_dec " "Elaborating entity \"ALU_Decoder\" for hierarchy \"decode_stage:decode\|Control_Unit:control\|ALU_Decoder:alu_dec\"" {  } { { "Control_Unit.v" "alu_dec" { Text "C:/altera/13.0sp1/RV32IM_pineline/Control_Unit.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU_Control_Unit decode_stage:decode\|FPU_Control_Unit:fpu_control " "Elaborating entity \"FPU_Control_Unit\" for hierarchy \"decode_stage:decode\|FPU_Control_Unit:fpu_control\"" {  } { { "decode_stage.v" "fpu_control" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File decode_stage:decode\|Register_File:rf " "Elaborating entity \"Register_File\" for hierarchy \"decode_stage:decode\|Register_File:rf\"" {  } { { "decode_stage.v" "rf" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Register_File decode_stage:decode\|FP_Register_File:fprf " "Elaborating entity \"FP_Register_File\" for hierarchy \"decode_stage:decode\|FP_Register_File:fprf\"" {  } { { "decode_stage.v" "fprf" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336616 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i FP_Register_File.v(25) " "Verilog HDL Always Construct warning at FP_Register_File.v(25): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Register_File.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Register_File.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282336625 "|RV32I|decode_stage:decode|FP_Register_File:fprf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend decode_stage:decode\|Sign_Extend:extension " "Elaborating entity \"Sign_Extend\" for hierarchy \"decode_stage:decode\|Sign_Extend:extension\"" {  } { { "decode_stage.v" "extension" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex_registers id_ex_registers:id_ex " "Elaborating entity \"id_ex_registers\" for hierarchy \"id_ex_registers:id_ex\"" {  } { { "RV32I.v" "id_ex" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute\"" {  } { { "RV32I.v" "execute" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336632 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(76) " "Verilog HDL Case Statement information at execute_stage.v(76): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282336633 "|RV32I|execute_stage:execute"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(83) " "Verilog HDL Case Statement information at execute_stage.v(83): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 83 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282336633 "|RV32I|execute_stage:execute"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(100) " "Verilog HDL Case Statement information at execute_stage.v(100): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282336633 "|RV32I|execute_stage:execute"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "execute_stage.v(106) " "Verilog HDL Case Statement information at execute_stage.v(106): all case item expressions in this case statement are onehot" {  } { { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 106 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1760282336633 "|RV32I|execute_stage:execute"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU execute_stage:execute\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"execute_stage:execute\|ALU:alu_inst\"" {  } { { "execute_stage.v" "alu_inst" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPU execute_stage:execute\|FPU:fpu_inst " "Elaborating entity \"FPU\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\"" {  } { { "execute_stage.v" "fpu_inst" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336638 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "sx float_lt FPU.v(155) " "Verilog HDL warning at FPU.v(155): variable sx in static task or function float_lt may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 155 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336642 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "sy float_lt FPU.v(155) " "Verilog HDL warning at FPU.v(155): variable sy in static task or function float_lt may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 155 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336642 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(217) " "Verilog HDL warning at FPU.v(217): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 217 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(217) " "Verilog HDL assignment warning at FPU.v(217): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(225) " "Verilog HDL warning at FPU.v(225): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 225 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(225) " "Verilog HDL assignment warning at FPU.v(225): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "e float_to_int FPU.v(191) " "Verilog HDL warning at FPU.v(191): variable e in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 191 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mant float_to_int FPU.v(192) " "Verilog HDL warning at FPU.v(192): variable mant in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 192 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "shift float_to_int FPU.v(194) " "Verilog HDL warning at FPU.v(194): variable shift in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 194 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "uval float_to_int FPU.v(193) " "Verilog HDL warning at FPU.v(193): variable uval in static task or function float_to_int may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 193 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(261) " "Verilog HDL warning at FPU.v(261): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 261 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(261) " "Verilog HDL assignment warning at FPU.v(261): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(265) " "Verilog HDL warning at FPU.v(265): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 265 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 FPU.v(265) " "Verilog HDL assignment warning at FPU.v(265): truncated value with size 48 to match size of target (32)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "e float_to_uint FPU.v(240) " "Verilog HDL warning at FPU.v(240): variable e in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 240 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mant float_to_uint FPU.v(241) " "Verilog HDL warning at FPU.v(241): variable mant in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 241 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "shift float_to_uint FPU.v(243) " "Verilog HDL warning at FPU.v(243): variable shift in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 243 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "uval float_to_uint FPU.v(242) " "Verilog HDL warning at FPU.v(242): variable uval in static task or function float_to_uint may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 242 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FPU.v(298) " "Verilog HDL assignment warning at FPU.v(298): truncated value with size 32 to match size of target (8)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(300) " "Verilog HDL warning at FPU.v(300): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 300 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FPU.v(300) " "Verilog HDL assignment warning at FPU.v(300): truncated value with size 32 to match size of target (23)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "FPU.v(302) " "Verilog HDL warning at FPU.v(302): converting signed shift amount to unsigned" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 302 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FPU.v(302) " "Verilog HDL assignment warning at FPU.v(302): truncated value with size 32 to match size of target (23)" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "sign int_to_float FPU.v(275) " "Verilog HDL warning at FPU.v(275): variable sign in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 275 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "absval int_to_float FPU.v(276) " "Verilog HDL warning at FPU.v(276): variable absval in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 276 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "msb int_to_float FPU.v(277) " "Verilog HDL warning at FPU.v(277): variable msb in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 277 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "idx int_to_float FPU.v(278) " "Verilog HDL warning at FPU.v(278): variable idx in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 278 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "exponent int_to_float FPU.v(280) " "Verilog HDL warning at FPU.v(280): variable exponent in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 280 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "fract int_to_float FPU.v(279) " "Verilog HDL warning at FPU.v(279): variable fract in static task or function int_to_float may have unintended latch behavior" {  } { { "FPU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 279 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1760282336643 "|FPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Add execute_stage:execute\|FPU:fpu_inst\|FP_Add:u_fp_add " "Elaborating entity \"FP_Add\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Add:u_fp_add\"" {  } { { "FPU.v" "u_fp_add" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336644 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bigger_exp FP_Add.v(23) " "Verilog HDL Always Construct warning at FP_Add.v(23): inferring latch(es) for variable \"bigger_exp\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Add.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Add.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282336646 "|FPU|FP_Add:u_fp_add"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp_diff FP_Add.v(23) " "Verilog HDL Always Construct warning at FP_Add.v(23): inferring latch(es) for variable \"exp_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Add.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Add.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282336646 "|FPU|FP_Add:u_fp_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Sub execute_stage:execute\|FPU:fpu_inst\|FP_Sub:u_fp_sub " "Elaborating entity \"FP_Sub\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Sub:u_fp_sub\"" {  } { { "FPU.v" "u_fp_sub" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336647 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bigger_exp FP_Sub.v(23) " "Verilog HDL Always Construct warning at FP_Sub.v(23): inferring latch(es) for variable \"bigger_exp\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Sub.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Sub.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282336648 "|FPU|FP_Sub:u_fp_sub"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exp_diff FP_Sub.v(23) " "Verilog HDL Always Construct warning at FP_Sub.v(23): inferring latch(es) for variable \"exp_diff\", which holds its previous value in one or more paths through the always construct" {  } { { "FP_Sub.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Sub.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282336648 "|FPU|FP_Sub:u_fp_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Mul execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul " "Elaborating entity \"FP_Mul\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\"" {  } { { "FPU.v" "u_fp_mul" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Floating_Seperation execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Floating_Seperation:SD_Initialisation_Unit " "Elaborating entity \"Floating_Seperation\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Floating_Seperation:SD_Initialisation_Unit\"" {  } { { "FP_Mul.v" "SD_Initialisation_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Exponent_Bias execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Adder_Exponent_Bias:SD_Adder_Exponent_Unit " "Elaborating entity \"Adder_Exponent_Bias\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Adder_Exponent_Bias:SD_Adder_Exponent_Unit\"" {  } { { "FP_Mul.v" "SD_Adder_Exponent_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336654 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_sum Adder_Exponent_Bias.v(10) " "Verilog HDL Always Construct warning at Adder_Exponent_Bias.v(10): inferring latch(es) for variable \"temp_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "Adder_Exponent_Bias.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Adder_Exponent_Bias.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1760282336655 "|FPU|FP_Mul:u_fp_mul|Adder_Exponent_Bias:SD_Adder_Exponent_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mantissa_Normalisation execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Normalisation:SD_Mantissa_Normalisation_Unit " "Elaborating entity \"Mantissa_Normalisation\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Normalisation:SD_Mantissa_Normalisation_Unit\"" {  } { { "FP_Mul.v" "SD_Mantissa_Normalisation_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mantissa_Multiplier execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Multiplier:SD_Matissa_Mul_Mtiplier_Unit " "Elaborating entity \"Mantissa_Multiplier\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Mantissa_Multiplier:SD_Matissa_Mul_Mtiplier_Unit\"" {  } { { "FP_Mul.v" "SD_Matissa_Mul_Mtiplier_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Normalizer execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Normalizer:Normalizer_Unit " "Elaborating entity \"Normalizer\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Normalizer:Normalizer_Unit\"" {  } { { "FP_Mul.v" "Normalizer_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shifted_mant Normalizer.v(9) " "Verilog HDL or VHDL warning at Normalizer.v(9): object \"shifted_mant\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282336661 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "guard Normalizer.v(10) " "Verilog HDL or VHDL warning at Normalizer.v(10): object \"guard\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282336661 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round Normalizer.v(10) " "Verilog HDL or VHDL warning at Normalizer.v(10): object \"round\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282336661 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sticky Normalizer.v(10) " "Verilog HDL or VHDL warning at Normalizer.v(10): object \"sticky\" assigned a value but never read" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1760282336661 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 23 Normalizer.v(92) " "Verilog HDL assignment warning at Normalizer.v(92): truncated value with size 48 to match size of target (23)" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336661 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 23 Normalizer.v(97) " "Verilog HDL assignment warning at Normalizer.v(97): truncated value with size 48 to match size of target (23)" {  } { { "Normalizer.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/Normalizer.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336661 "|FPU|FP_Mul:u_fp_mul|Normalizer:Normalizer_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Unit execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Sign_Unit:Sign_Unit " "Elaborating entity \"Sign_Unit\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Mul:u_fp_mul\|Sign_Unit:Sign_Unit\"" {  } { { "FP_Mul.v" "Sign_Unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Mul.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FP_Div execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div " "Elaborating entity \"FP_Div\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div\"" {  } { { "FPU.v" "u_fp_div" { Text "C:/altera/13.0sp1/RV32IM_pineline/FPU.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FP_Div.v(164) " "Verilog HDL assignment warning at FP_Div.v(164): truncated value with size 32 to match size of target (2)" {  } { { "FP_Div.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Div.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1760282336666 "|RV32I|execute_stage:execute|FPU:fpu_inst|FP_Div:u_fp_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NR_Iteration execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div\|NR_Iteration:iter1 " "Elaborating entity \"NR_Iteration\" for hierarchy \"execute_stage:execute\|FPU:fpu_inst\|FP_Div:u_fp_div\|NR_Iteration:iter1\"" {  } { { "FP_Div.v" "iter1" { Text "C:/altera/13.0sp1/RV32IM_pineline/FP_Div.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem_registers ex_mem_registers:ex_mem " "Elaborating entity \"ex_mem_registers\" for hierarchy \"ex_mem_registers:ex_mem\"" {  } { { "RV32I.v" "ex_mem" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_stage memory_stage:memory " "Elaborating entity \"memory_stage\" for hierarchy \"memory_stage:memory\"" {  } { { "RV32I.v" "memory" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory memory_stage:memory\|Data_Memory:dmem " "Elaborating entity \"Data_Memory\" for hierarchy \"memory_stage:memory\|Data_Memory:dmem\"" {  } { { "memory_stage.v" "dmem" { Text "C:/altera/13.0sp1/RV32IM_pineline/memory_stage.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb_registers mem_wb_registers:mem_wb " "Elaborating entity \"mem_wb_registers\" for hierarchy \"mem_wb_registers:mem_wb\"" {  } { { "RV32I.v" "mem_wb" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback_stage writeback_stage:writeback " "Elaborating entity \"writeback_stage\" for hierarchy \"writeback_stage:writeback\"" {  } { { "RV32I.v" "writeback" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:data_hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:data_hazard_unit\"" {  } { { "RV32I.v" "data_hazard_unit" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_control hazard_control:hazard_controller " "Elaborating entity \"hazard_control\" for hierarchy \"hazard_control:hazard_controller\"" {  } { { "RV32I.v" "hazard_controller" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282336873 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282342050 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0 " "Inferred RAM node \"memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1760282342050 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Data_Memory_76112063.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282342065 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282342067 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "decode_stage:decode\|Register_File:rf\|Register_rtl_0 " "Inferred RAM node \"decode_stage:decode\|Register_File:rf\|Register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1760282342067 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282342068 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282342069 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "decode_stage:decode\|Register_File:rf\|Register_rtl_1 " "Inferred RAM node \"decode_stage:decode\|Register_File:rf\|Register_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1760282342069 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Register_File_605be989.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282342071 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/13.0sp1/RV32IM_pineline/db/RV32I.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1760282342099 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memory_stage:memory\|Data_Memory:dmem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_Data_Memory_76112063.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "decode_stage:decode\|Register_File:rf\|Register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"decode_stage:decode\|Register_File:rf\|Register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "decode_stage:decode\|Register_File:rf\|Register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"decode_stage:decode\|Register_File:rf\|Register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1760282343623 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1760282343623 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1760282343623 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Div1\"" {  } { { "ALU.v" "Div1" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 179 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mod1\"" {  } { { "ALU.v" "Mod1" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343626 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343626 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mult1\"" {  } { { "ALU.v" "Mult1" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343626 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343626 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "execute_stage:execute\|ALU:alu_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"execute_stage:execute\|ALU:alu_inst\|Mult2\"" {  } { { "ALU.v" "Mult2" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343626 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1760282343626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"memory_stage:memory\|Data_Memory:dmem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_Data_Memory_76112063.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_Data_Memory_76112063.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343667 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282343667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3h1 " "Found entity 1: altsyncram_n3h1" {  } { { "db/altsyncram_n3h1.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_n3h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282343714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282343714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0 " "Elaborated megafunction instantiation \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0 " "Instantiated megafunction \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343725 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282343725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v4h1 " "Found entity 1: altsyncram_v4h1" {  } { { "db/altsyncram_v4h1.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_v4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282343774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282343774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1 " "Elaborated megafunction instantiation \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1 " "Instantiated megafunction \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_Register_File_605be989.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343783 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282343783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282343804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282343805 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282343805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vfm " "Found entity 1: lpm_divide_vfm" {  } { { "db/lpm_divide_vfm.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_vfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282343848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282343848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282343862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282343862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282343913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282343913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282343972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282343972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 179 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344022 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 179 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282344022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344115 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282344115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_28m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_28m " "Found entity 1: lpm_divide_28m" {  } { { "db/lpm_divide_28m.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_28m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344176 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282344176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nto " "Found entity 1: lpm_divide_nto" {  } { { "db/lpm_divide_nto.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/lpm_divide_nto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 96 " "Parameter \"LPM_WIDTHP\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 96 " "Parameter \"LPM_WIDTHR\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344257 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282344257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v8t " "Found entity 1: mult_v8t" {  } { { "db/mult_v8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_v8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344312 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282344312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_i1t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2\"" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1760282344364 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1760282344364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_l8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1760282344410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1760282344410 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_mult15 " "Synthesized away node \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_mult15\"" {  } { { "db/mult_v8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_v8t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } } { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 126 0 0 } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344664 "|RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1|mult_v8t:auto_generated|mac_mult15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_out16 " "Synthesized away node \"execute_stage:execute\|ALU:alu_inst\|lpm_mult:Mult1\|mult_v8t:auto_generated\|mac_out16\"" {  } { { "db/mult_v8t.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/mult_v8t.tdf" 127 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ALU.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/ALU.v" 54 -1 0 } } { "execute_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/execute_stage.v" 126 0 0 } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 288 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282344664 "|RV32I|execute_stage:execute|ALU:alu_inst|lpm_mult:Mult1|mult_v8t:auto_generated|mac_out16"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1760282344664 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1760282344664 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1760282345329 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "922 " "Ignored 922 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "124 " "Ignored 124 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1760282345371 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "798 " "Ignored 798 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1760282345371 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1760282345371 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[11\] GND " "Pin \"InstrF\[11\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[18\] GND " "Pin \"InstrF\[18\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[19\] GND " "Pin \"InstrF\[19\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[26\] GND " "Pin \"InstrF\[26\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[27\] GND " "Pin \"InstrF\[27\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[28\] GND " "Pin \"InstrF\[28\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[29\] GND " "Pin \"InstrF\[29\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "InstrF\[31\] GND " "Pin \"InstrF\[31\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|InstrF[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_W\[4\] GND " "Pin \"RD_W\[4\]\" is stuck at GND" {  } { { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1760282348786 "|RV32I|RD_W[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1760282348786 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1760282351493 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\|altsyncram_v4h1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"decode_stage:decode\|Register_File:rf\|altsyncram:Register_rtl_0\|altsyncram_v4h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_v4h1.tdf" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/db/altsyncram_v4h1.tdf" 69 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "decode_stage.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/decode_stage.v" 70 0 0 } } { "RV32I.v" "" { Text "C:/altera/13.0sp1/RV32IM_pineline/RV32I.v" 175 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282351512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1760282352095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1760282352095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7079 " "Implemented 7079 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1760282352387 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1760282352387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6840 " "Implemented 6840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1760282352387 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1760282352387 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1760282352387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1760282352387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1760282352428 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 12 22:19:12 2025 " "Processing ended: Sun Oct 12 22:19:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1760282352428 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1760282352428 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1760282352428 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1760282352428 ""}
