
413_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf08  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  0800c0e8  0800c0e8  0001c0e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6b0  0800c6b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6b0  0800c6b0  0001c6b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6b8  0800c6b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6b8  0800c6b8  0001c6b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6bc  0800c6bc  0001c6bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800c6c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000067dc  20000070  0800c730  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000684c  0800c730  0002684c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021c8b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000043e4  00000000  00000000  00041d2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ac0  00000000  00000000  00046110  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001898  00000000  00000000  00047bd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028b62  00000000  00000000  00049468  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c70a  00000000  00000000  00071fca  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e2a67  00000000  00000000  0008e6d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017113b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007770  00000000  00000000  001711b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800c0d0 	.word	0x0800c0d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	0800c0d0 	.word	0x0800c0d0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <write_PCM16_stereo_header>:

#include "fatfs.h"

/*Return 0 on success and -1 on failure*/
int write_PCM16_stereo_header(  FILE*   file_p, int32_t SampleRate, int32_t FrameCount)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b094      	sub	sp, #80	; 0x50
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	60f8      	str	r0, [r7, #12]
 80005c8:	60b9      	str	r1, [r7, #8]
 80005ca:	607a      	str	r2, [r7, #4]
    int32_t subchunk2_size;
    int32_t chunk_size;

    size_t write_count;

    subchunk2_size  = FrameCount * NUM_CHANNELS * BITS_PER_SAMPLE/8;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	011b      	lsls	r3, r3, #4
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	da00      	bge.n	80005d6 <write_PCM16_stereo_header+0x16>
 80005d4:	3307      	adds	r3, #7
 80005d6:	10db      	asrs	r3, r3, #3
 80005d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    chunk_size      = 4 + (8 + SUBCHUNK1SIZE) + (8 + subchunk2_size);
 80005da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005dc:	3324      	adds	r3, #36	; 0x24
 80005de:	64bb      	str	r3, [r7, #72]	; 0x48

    wav_header.ChunkID[0] = 'R';
 80005e0:	2352      	movs	r3, #82	; 0x52
 80005e2:	763b      	strb	r3, [r7, #24]
    wav_header.ChunkID[1] = 'I';
 80005e4:	2349      	movs	r3, #73	; 0x49
 80005e6:	767b      	strb	r3, [r7, #25]
    wav_header.ChunkID[2] = 'F';
 80005e8:	2346      	movs	r3, #70	; 0x46
 80005ea:	76bb      	strb	r3, [r7, #26]
    wav_header.ChunkID[3] = 'F';
 80005ec:	2346      	movs	r3, #70	; 0x46
 80005ee:	76fb      	strb	r3, [r7, #27]

    wav_header.ChunkSize = chunk_size;
 80005f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005f2:	61fb      	str	r3, [r7, #28]

    wav_header.Format[0] = 'W';
 80005f4:	2357      	movs	r3, #87	; 0x57
 80005f6:	f887 3020 	strb.w	r3, [r7, #32]
    wav_header.Format[1] = 'A';
 80005fa:	2341      	movs	r3, #65	; 0x41
 80005fc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    wav_header.Format[2] = 'V';
 8000600:	2356      	movs	r3, #86	; 0x56
 8000602:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    wav_header.Format[3] = 'E';
 8000606:	2345      	movs	r3, #69	; 0x45
 8000608:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    wav_header.Subchunk1ID[0] = 'f';
 800060c:	2366      	movs	r3, #102	; 0x66
 800060e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    wav_header.Subchunk1ID[1] = 'm';
 8000612:	236d      	movs	r3, #109	; 0x6d
 8000614:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    wav_header.Subchunk1ID[2] = 't';
 8000618:	2374      	movs	r3, #116	; 0x74
 800061a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    wav_header.Subchunk1ID[3] = ' ';
 800061e:	2320      	movs	r3, #32
 8000620:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    wav_header.Subchunk1Size = SUBCHUNK1SIZE;
 8000624:	2310      	movs	r3, #16
 8000626:	62bb      	str	r3, [r7, #40]	; 0x28
    wav_header.AudioFormat = AUDIO_FORMAT;
 8000628:	2301      	movs	r3, #1
 800062a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    wav_header.NumChannels = NUM_CHANNELS;
 800062c:	2301      	movs	r3, #1
 800062e:	85fb      	strh	r3, [r7, #46]	; 0x2e
    wav_header.SampleRate = SampleRate;
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	633b      	str	r3, [r7, #48]	; 0x30
    wav_header.ByteRate = BYTE_RATE;
 8000634:	4b15      	ldr	r3, [pc, #84]	; (800068c <write_PCM16_stereo_header+0xcc>)
 8000636:	637b      	str	r3, [r7, #52]	; 0x34
    wav_header.BlockAlign = BLOCK_ALIGN;
 8000638:	2302      	movs	r3, #2
 800063a:	873b      	strh	r3, [r7, #56]	; 0x38
    wav_header.BitsPerSample = BITS_PER_SAMPLE;
 800063c:	2310      	movs	r3, #16
 800063e:	877b      	strh	r3, [r7, #58]	; 0x3a

    wav_header.Subchunk2ID[0] = 'd';
 8000640:	2364      	movs	r3, #100	; 0x64
 8000642:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    wav_header.Subchunk2ID[1] = 'a';
 8000646:	2361      	movs	r3, #97	; 0x61
 8000648:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    wav_header.Subchunk2ID[2] = 't';
 800064c:	2374      	movs	r3, #116	; 0x74
 800064e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    wav_header.Subchunk2ID[3] = 'a';
 8000652:	2361      	movs	r3, #97	; 0x61
 8000654:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    wav_header.Subchunk2Size = subchunk2_size;
 8000658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800065a:	643b      	str	r3, [r7, #64]	; 0x40

    UINT byteCount;
	ret = f_write(file_p, &wav_header, sizeof(wavfile_header_t), &byteCount);
 800065c:	f107 0314 	add.w	r3, r7, #20
 8000660:	f107 0118 	add.w	r1, r7, #24
 8000664:	222c      	movs	r2, #44	; 0x2c
 8000666:	68f8      	ldr	r0, [r7, #12]
 8000668:	f00a fb20 	bl	800acac <f_write>
 800066c:	4603      	mov	r3, r0
 800066e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	ret = f_close(file_p);
 8000672:	68f8      	ldr	r0, [r7, #12]
 8000674:	f00a fd2c 	bl	800b0d0 <f_close>
 8000678:	4603      	mov	r3, r0
 800067a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    return ret;
 800067e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8000682:	4618      	mov	r0, r3
 8000684:	3750      	adds	r7, #80	; 0x50
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	00017700 	.word	0x00017700

08000690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000690:	b590      	push	{r4, r7, lr}
 8000692:	f5ad 5d03 	sub.w	sp, sp, #8384	; 0x20c0
 8000696:	b087      	sub	sp, #28
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_StatusTypeDef ret;
	uint8_t myWrite[30] = "TEST STRING";
 800069a:	4aad      	ldr	r2, [pc, #692]	; (8000950 <main+0x2c0>)
 800069c:	f507 5302 	add.w	r3, r7, #8320	; 0x2080
 80006a0:	f103 0310 	add.w	r3, r3, #16
 80006a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80006a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80006aa:	f507 5302 	add.w	r3, r7, #8320	; 0x2080
 80006ae:	f103 031c 	add.w	r3, r3, #28
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	60da      	str	r2, [r3, #12]
 80006bc:	821a      	strh	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006be:	f001 ff21 	bl	8002504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c2:	f000 f965 	bl	8000990 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006c6:	f000 fc6d 	bl	8000fa4 <MX_GPIO_Init>
  MX_DMA_Init();
 80006ca:	f000 fc43 	bl	8000f54 <MX_DMA_Init>
  MX_ADC1_Init();
 80006ce:	f000 f9f9 	bl	8000ac4 <MX_ADC1_Init>
  MX_DAC_Init();
 80006d2:	f000 fa49 	bl	8000b68 <MX_DAC_Init>
  MX_DFSDM1_Init();
 80006d6:	f000 fa71 	bl	8000bbc <MX_DFSDM1_Init>
  MX_DFSDM2_Init();
 80006da:	f000 fad3 	bl	8000c84 <MX_DFSDM2_Init>
  MX_FMPI2C1_Init();
 80006de:	f000 fb35 	bl	8000d4c <MX_FMPI2C1_Init>
  MX_FSMC_Init();
 80006e2:	f000 fe1b 	bl	800131c <MX_FSMC_Init>
  MX_I2S2_Init();
 80006e6:	f000 fb67 	bl	8000db8 <MX_I2S2_Init>
  MX_QUADSPI_Init();
 80006ea:	f000 fb93 	bl	8000e14 <MX_QUADSPI_Init>
  MX_SDIO_SD_Init();
 80006ee:	f000 fbbd 	bl	8000e6c <MX_SDIO_SD_Init>
  MX_UART10_Init();
 80006f2:	f000 fbdb 	bl	8000eac <MX_UART10_Init>
  MX_USART6_UART_Init();
 80006f6:	f000 fc03 	bl	8000f00 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006fa:	f007 fc95 	bl	8008028 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  ret = HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, Rec1Buf, AUDIO_REC);
 80006fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000702:	4994      	ldr	r1, [pc, #592]	; (8000954 <main+0x2c4>)
 8000704:	4894      	ldr	r0, [pc, #592]	; (8000958 <main+0x2c8>)
 8000706:	f002 fdb3 	bl	8003270 <HAL_DFSDM_FilterRegularStart_DMA>
 800070a:	4603      	mov	r3, r0
 800070c:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8000710:	f102 020b 	add.w	r2, r2, #11
 8000714:	7013      	strb	r3, [r2, #0]
  if(ret != HAL_OK)
 8000716:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 800071a:	f103 030b 	add.w	r3, r3, #11
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d002      	beq.n	800072a <main+0x9a>
  {
	  printf("DMA on filter not started");
 8000724:	488d      	ldr	r0, [pc, #564]	; (800095c <main+0x2cc>)
 8000726:	f00a fe33 	bl	800b390 <iprintf>
  }

  ret = HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm2_filter0, Rec2Buf, AUDIO_REC);
 800072a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800072e:	498c      	ldr	r1, [pc, #560]	; (8000960 <main+0x2d0>)
 8000730:	488c      	ldr	r0, [pc, #560]	; (8000964 <main+0x2d4>)
 8000732:	f002 fd9d 	bl	8003270 <HAL_DFSDM_FilterRegularStart_DMA>
 8000736:	4603      	mov	r3, r0
 8000738:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 800073c:	f102 020b 	add.w	r2, r2, #11
 8000740:	7013      	strb	r3, [r2, #0]
   if(ret != HAL_OK)
 8000742:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8000746:	f103 030b 	add.w	r3, r3, #11
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d002      	beq.n	8000756 <main+0xc6>
   {
 	  printf("DMA on filter not started");
 8000750:	4882      	ldr	r0, [pc, #520]	; (800095c <main+0x2cc>)
 8000752:	f00a fe1d 	bl	800b390 <iprintf>

   FATFS myFAT;
   	FIL myFile;
   	UINT byteCount;

   	printf("path: '%s'\r\n", SDPath);
 8000756:	4984      	ldr	r1, [pc, #528]	; (8000968 <main+0x2d8>)
 8000758:	4884      	ldr	r0, [pc, #528]	; (800096c <main+0x2dc>)
 800075a:	f00a fe19 	bl	800b390 <iprintf>
   	double duration = 10; /*seconds*/
 800075e:	f04f 0300 	mov.w	r3, #0
 8000762:	4c83      	ldr	r4, [pc, #524]	; (8000970 <main+0x2e0>)
 8000764:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8000768:	e9c2 3400 	strd	r3, r4, [r2]
	int32_t FrameCount = 200;// AUDIO_REC * 40;
 800076c:	23c8      	movs	r3, #200	; 0xc8
 800076e:	f507 5202 	add.w	r2, r7, #8320	; 0x2080
 8000772:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 8000776:	6013      	str	r3, [r2, #0]
   	FRESULT fRet = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	f507 5202 	add.w	r2, r7, #8320	; 0x2080
 800077e:	f102 023b 	add.w	r2, r2, #59	; 0x3b
 8000782:	7013      	strb	r3, [r2, #0]

   	fRet = f_mount(&myFAT, SDPath, 1);
 8000784:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8000788:	f103 0318 	add.w	r3, r3, #24
 800078c:	2201      	movs	r2, #1
 800078e:	4976      	ldr	r1, [pc, #472]	; (8000968 <main+0x2d8>)
 8000790:	4618      	mov	r0, r3
 8000792:	f00a f879 	bl	800a888 <f_mount>
 8000796:	4603      	mov	r3, r0
 8000798:	f507 5202 	add.w	r2, r7, #8320	; 0x2080
 800079c:	f102 023b 	add.w	r2, r2, #59	; 0x3b
 80007a0:	7013      	strb	r3, [r2, #0]
   	int pass = 0;
 80007a2:	2300      	movs	r3, #0
 80007a4:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 80007a8:	f102 0214 	add.w	r2, r2, #20
 80007ac:	6013      	str	r3, [r2, #0]
   	char *fname = "test3.wav";
 80007ae:	4b71      	ldr	r3, [pc, #452]	; (8000974 <main+0x2e4>)
 80007b0:	f507 5202 	add.w	r2, r7, #8320	; 0x2080
 80007b4:	f102 0234 	add.w	r2, r2, #52	; 0x34
 80007b8:	6013      	str	r3, [r2, #0]

   	f_open(&myFile, fname, FA_WRITE | FA_CREATE_ALWAYS);
 80007ba:	f107 0318 	add.w	r3, r7, #24
 80007be:	3b10      	subs	r3, #16
 80007c0:	220a      	movs	r2, #10
 80007c2:	f507 5102 	add.w	r1, r7, #8320	; 0x2080
 80007c6:	f101 0134 	add.w	r1, r1, #52	; 0x34
 80007ca:	6809      	ldr	r1, [r1, #0]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f00a f8a1 	bl	800a914 <f_open>

   	write_PCM16_stereo_header(&myFile, SAMPLE_RATE, FrameCount * AUDIO_REC);
 80007d2:	f507 5302 	add.w	r3, r7, #8320	; 0x2080
 80007d6:	f103 033c 	add.w	r3, r3, #60	; 0x3c
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	029a      	lsls	r2, r3, #10
 80007de:	f107 0318 	add.w	r3, r7, #24
 80007e2:	3b10      	subs	r3, #16
 80007e4:	f64b 3180 	movw	r1, #48000	; 0xbb80
 80007e8:	4618      	mov	r0, r3
 80007ea:	f7ff fee9 	bl	80005c0 <write_PCM16_stereo_header>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  int data = 1;
 80007ee:	2301      	movs	r3, #1
 80007f0:	f507 5202 	add.w	r2, r7, #8320	; 0x2080
 80007f4:	f102 0230 	add.w	r2, r2, #48	; 0x30
 80007f8:	6013      	str	r3, [r2, #0]
	  HAL_DFSDM_Channel_StateTypeDef status = HAL_DFSDM_ChannelGetState(&hdfsdm1_channel1);
 80007fa:	485f      	ldr	r0, [pc, #380]	; (8000978 <main+0x2e8>)
 80007fc:	f002 fbf8 	bl	8002ff0 <HAL_DFSDM_ChannelGetState>
 8000800:	4603      	mov	r3, r0
 8000802:	f507 5202 	add.w	r2, r7, #8320	; 0x2080
 8000806:	f102 022f 	add.w	r2, r2, #47	; 0x2f
 800080a:	7013      	strb	r3, [r2, #0]
//	  HAL_StatusTypeDef clk_pres = HAL_DFSDM_ChannelPollForCkab(&hdfsdm1_channel1, 1000);
//	  data = HAL_DFSDM_FilterGetRegularValue(&hdfsdm1_filter0, 1);
	  printf("data = %ld\r\n", data);
 800080c:	f507 5302 	add.w	r3, r7, #8320	; 0x2080
 8000810:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000814:	6819      	ldr	r1, [r3, #0]
 8000816:	4859      	ldr	r0, [pc, #356]	; (800097c <main+0x2ec>)
 8000818:	f00a fdba 	bl	800b390 <iprintf>
	  if(DmaRecHalfBuffCplt == 1)
 800081c:	4b58      	ldr	r3, [pc, #352]	; (8000980 <main+0x2f0>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d12d      	bne.n	8000880 <main+0x1f0>
	  {
		  for(int i = 0; i < AUDIO_REC/2; i++)
 8000824:	2300      	movs	r3, #0
 8000826:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 800082a:	f102 0210 	add.w	r2, r2, #16
 800082e:	6013      	str	r3, [r2, #0]
 8000830:	e01b      	b.n	800086a <main+0x1da>
		  {
			  Value1Buf[i] = Rec1Buf[i] & 0xffff;
 8000832:	4a48      	ldr	r2, [pc, #288]	; (8000954 <main+0x2c4>)
 8000834:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8000838:	f103 0310 	add.w	r3, r3, #16
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000842:	b29a      	uxth	r2, r3
 8000844:	494f      	ldr	r1, [pc, #316]	; (8000984 <main+0x2f4>)
 8000846:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 800084a:	f103 0310 	add.w	r3, r3, #16
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  for(int i = 0; i < AUDIO_REC/2; i++)
 8000854:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 8000858:	f103 0310 	add.w	r3, r3, #16
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	3301      	adds	r3, #1
 8000860:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8000864:	f102 0210 	add.w	r2, r2, #16
 8000868:	6013      	str	r3, [r2, #0]
 800086a:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 800086e:	f103 0310 	add.w	r3, r3, #16
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000878:	dbdb      	blt.n	8000832 <main+0x1a2>
		  }
		  DmaRecHalfBuffCplt = 0;
 800087a:	4b41      	ldr	r3, [pc, #260]	; (8000980 <main+0x2f0>)
 800087c:	2200      	movs	r2, #0
 800087e:	701a      	strb	r2, [r3, #0]
	  }
	  if(DmaRecBuffCplt == 1)
 8000880:	4b41      	ldr	r3, [pc, #260]	; (8000988 <main+0x2f8>)
 8000882:	781b      	ldrb	r3, [r3, #0]
 8000884:	2b01      	cmp	r3, #1
 8000886:	d1b2      	bne.n	80007ee <main+0x15e>
	  {
		  printf("ooo wee\r\n");
 8000888:	4840      	ldr	r0, [pc, #256]	; (800098c <main+0x2fc>)
 800088a:	f00a fdf5 	bl	800b478 <puts>
		  for(int i = AUDIO_REC/2; i < AUDIO_REC; i++)
 800088e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000892:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 8000896:	f102 020c 	add.w	r2, r2, #12
 800089a:	6013      	str	r3, [r2, #0]
 800089c:	e01b      	b.n	80008d6 <main+0x246>
		  {
			  Value1Buf[i] = Rec1Buf[i] & 0xffff;
 800089e:	4a2d      	ldr	r2, [pc, #180]	; (8000954 <main+0x2c4>)
 80008a0:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80008a4:	f103 030c 	add.w	r3, r3, #12
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ae:	b29a      	uxth	r2, r3
 80008b0:	4934      	ldr	r1, [pc, #208]	; (8000984 <main+0x2f4>)
 80008b2:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80008b6:	f103 030c 	add.w	r3, r3, #12
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  for(int i = AUDIO_REC/2; i < AUDIO_REC; i++)
 80008c0:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80008c4:	f103 030c 	add.w	r3, r3, #12
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	f507 5203 	add.w	r2, r7, #8384	; 0x20c0
 80008d0:	f102 020c 	add.w	r2, r2, #12
 80008d4:	6013      	str	r3, [r2, #0]
 80008d6:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80008da:	f103 030c 	add.w	r3, r3, #12
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80008e4:	dbdb      	blt.n	800089e <main+0x20e>
		  }
		  DmaRecBuffCplt = 0;
 80008e6:	4b28      	ldr	r3, [pc, #160]	; (8000988 <main+0x2f8>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	701a      	strb	r2, [r3, #0]

		  if(pass++ <= FrameCount)
 80008ec:	f507 5303 	add.w	r3, r7, #8384	; 0x20c0
 80008f0:	f103 0314 	add.w	r3, r3, #20
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	1c5a      	adds	r2, r3, #1
 80008f8:	f507 5103 	add.w	r1, r7, #8384	; 0x20c0
 80008fc:	f101 0114 	add.w	r1, r1, #20
 8000900:	600a      	str	r2, [r1, #0]
 8000902:	f507 5202 	add.w	r2, r7, #8320	; 0x2080
 8000906:	f102 023c 	add.w	r2, r2, #60	; 0x3c
 800090a:	6812      	ldr	r2, [r2, #0]
 800090c:	429a      	cmp	r2, r3
 800090e:	f6ff af6e 	blt.w	80007ee <main+0x15e>
		  {
			  f_open(&myFile, fname, FA_WRITE | FA_OPEN_APPEND);// | FA_CREATE_ALWAYS);
 8000912:	f107 0318 	add.w	r3, r7, #24
 8000916:	3b10      	subs	r3, #16
 8000918:	2232      	movs	r2, #50	; 0x32
 800091a:	f507 5102 	add.w	r1, r7, #8320	; 0x2080
 800091e:	f101 0134 	add.w	r1, r1, #52	; 0x34
 8000922:	6809      	ldr	r1, [r1, #0]
 8000924:	4618      	mov	r0, r3
 8000926:	f009 fff5 	bl	800a914 <f_open>
				f_write(&myFile, Value1Buf, AUDIO_REC, &byteCount);
 800092a:	f107 0318 	add.w	r3, r7, #24
 800092e:	3b14      	subs	r3, #20
 8000930:	f107 0018 	add.w	r0, r7, #24
 8000934:	3810      	subs	r0, #16
 8000936:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800093a:	4912      	ldr	r1, [pc, #72]	; (8000984 <main+0x2f4>)
 800093c:	f00a f9b6 	bl	800acac <f_write>
				f_close(&myFile);
 8000940:	f107 0318 	add.w	r3, r7, #24
 8000944:	3b10      	subs	r3, #16
 8000946:	4618      	mov	r0, r3
 8000948:	f00a fbc2 	bl	800b0d0 <f_close>
  {
 800094c:	e74f      	b.n	80007ee <main+0x15e>
 800094e:	bf00      	nop
 8000950:	0800c13c 	.word	0x0800c13c
 8000954:	20002354 	.word	0x20002354
 8000958:	20003354 	.word	0x20003354
 800095c:	0800c0e8 	.word	0x0800c0e8
 8000960:	20001354 	.word	0x20001354
 8000964:	20003578 	.word	0x20003578
 8000968:	200047dc 	.word	0x200047dc
 800096c:	0800c104 	.word	0x0800c104
 8000970:	40240000 	.word	0x40240000
 8000974:	0800c114 	.word	0x0800c114
 8000978:	2000131c 	.word	0x2000131c
 800097c:	0800c120 	.word	0x0800c120
 8000980:	2000008c 	.word	0x2000008c
 8000984:	2000031c 	.word	0x2000031c
 8000988:	2000008d 	.word	0x2000008d
 800098c:	0800c130 	.word	0x0800c130

08000990 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b0aa      	sub	sp, #168	; 0xa8
 8000994:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000996:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800099a:	2234      	movs	r2, #52	; 0x34
 800099c:	2100      	movs	r1, #0
 800099e:	4618      	mov	r0, r3
 80009a0:	f00a fc46 	bl	800b230 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009a4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009b4:	f107 0308 	add.w	r3, r7, #8
 80009b8:	2258      	movs	r2, #88	; 0x58
 80009ba:	2100      	movs	r1, #0
 80009bc:	4618      	mov	r0, r3
 80009be:	f00a fc37 	bl	800b230 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
 80009c6:	4b3d      	ldr	r3, [pc, #244]	; (8000abc <SystemClock_Config+0x12c>)
 80009c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ca:	4a3c      	ldr	r2, [pc, #240]	; (8000abc <SystemClock_Config+0x12c>)
 80009cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009d0:	6413      	str	r3, [r2, #64]	; 0x40
 80009d2:	4b3a      	ldr	r3, [pc, #232]	; (8000abc <SystemClock_Config+0x12c>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009de:	2300      	movs	r3, #0
 80009e0:	603b      	str	r3, [r7, #0]
 80009e2:	4b37      	ldr	r3, [pc, #220]	; (8000ac0 <SystemClock_Config+0x130>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	4a36      	ldr	r2, [pc, #216]	; (8000ac0 <SystemClock_Config+0x130>)
 80009e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80009ec:	6013      	str	r3, [r2, #0]
 80009ee:	4b34      	ldr	r3, [pc, #208]	; (8000ac0 <SystemClock_Config+0x130>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80009f6:	603b      	str	r3, [r7, #0]
 80009f8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009fa:	2301      	movs	r3, #1
 80009fc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009fe:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a02:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a04:	2302      	movs	r3, #2
 8000a06:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a0a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000a12:	2319      	movs	r3, #25
 8000a14:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000a18:	23c0      	movs	r3, #192	; 0xc0
 8000a1a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a1e:	2302      	movs	r3, #2
 8000a20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000a24:	2308      	movs	r3, #8
 8000a26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a2a:	2302      	movs	r3, #2
 8000a2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a30:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000a34:	4618      	mov	r0, r3
 8000a36:	f004 fec9 	bl	80057cc <HAL_RCC_OscConfig>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000a40:	f000 fd3e 	bl	80014c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a44:	230f      	movs	r3, #15
 8000a46:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a54:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a56:	2300      	movs	r3, #0
 8000a58:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a5a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000a5e:	2103      	movs	r1, #3
 8000a60:	4618      	mov	r0, r3
 8000a62:	f004 f90b 	bl	8004c7c <HAL_RCC_ClockConfig>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 8000a6c:	f000 fd28 	bl	80014c0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1|RCC_PERIPHCLK_DFSDM1
 8000a70:	f240 1371 	movw	r3, #369	; 0x171
 8000a74:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48
                              |RCC_PERIPHCLK_FMPI2C1;
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8000a76:	2332      	movs	r3, #50	; 0x32
 8000a78:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 12;
 8000a7a:	230c      	movs	r3, #12
 8000a7c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8000a82:	2302      	movs	r3, #2
 8000a84:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000a86:	2300      	movs	r3, #0
 8000a88:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_APB2;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLI2SSelection = RCC_PLLI2SCLKSOURCE_PLLSRC;
 8000a92:	2300      	movs	r3, #0
 8000a94:	65bb      	str	r3, [r7, #88]	; 0x58
  PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8000a96:	2300      	movs	r3, #0
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Fmpi2c1ClockSelection = RCC_FMPI2C1CLKSOURCE_APB;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a9e:	f107 0308 	add.w	r3, r7, #8
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f004 fab6 	bl	8005014 <HAL_RCCEx_PeriphCLKConfig>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <SystemClock_Config+0x122>
  {
    Error_Handler();
 8000aae:	f000 fd07 	bl	80014c0 <Error_Handler>
  }
}
 8000ab2:	bf00      	nop
 8000ab4:	37a8      	adds	r7, #168	; 0xa8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40023800 	.word	0x40023800
 8000ac0:	40007000 	.word	0x40007000

08000ac4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aca:	463b      	mov	r3, r7
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000ad6:	4b21      	ldr	r3, [pc, #132]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000ad8:	4a21      	ldr	r2, [pc, #132]	; (8000b60 <MX_ADC1_Init+0x9c>)
 8000ada:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000adc:	4b1f      	ldr	r3, [pc, #124]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000ade:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000ae2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ae4:	4b1d      	ldr	r3, [pc, #116]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000aea:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000af0:	4b1a      	ldr	r3, [pc, #104]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000af6:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000afe:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b04:	4b15      	ldr	r3, [pc, #84]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b06:	4a17      	ldr	r2, [pc, #92]	; (8000b64 <MX_ADC1_Init+0xa0>)
 8000b08:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b0a:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000b10:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b16:	4b11      	ldr	r3, [pc, #68]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b1e:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b24:	480d      	ldr	r0, [pc, #52]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b26:	f001 fd81 	bl	800262c <HAL_ADC_Init>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000b30:	f000 fcc6 	bl	80014c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000b34:	230a      	movs	r3, #10
 8000b36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b40:	463b      	mov	r3, r7
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	; (8000b5c <MX_ADC1_Init+0x98>)
 8000b46:	f001 fdb5 	bl	80026b4 <HAL_ADC_ConfigChannel>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000b50:	f000 fcb6 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20003470 	.word	0x20003470
 8000b60:	40012000 	.word	0x40012000
 8000b64:	0f000001 	.word	0x0f000001

08000b68 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b6e:	463b      	mov	r3, r7
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <MX_DAC_Init+0x4c>)
 8000b78:	4a0f      	ldr	r2, [pc, #60]	; (8000bb8 <MX_DAC_Init+0x50>)
 8000b7a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000b7c:	480d      	ldr	r0, [pc, #52]	; (8000bb4 <MX_DAC_Init+0x4c>)
 8000b7e:	f002 f8d8 	bl	8002d32 <HAL_DAC_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000b88:	f000 fc9a 	bl	80014c0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b94:	463b      	mov	r3, r7
 8000b96:	2200      	movs	r2, #0
 8000b98:	4619      	mov	r1, r3
 8000b9a:	4806      	ldr	r0, [pc, #24]	; (8000bb4 <MX_DAC_Init+0x4c>)
 8000b9c:	f002 f8eb 	bl	8002d76 <HAL_DAC_ConfigChannel>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000ba6:	f000 fc8b 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20003518 	.word	0x20003518
 8000bb8:	40007400 	.word	0x40007400

08000bbc <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000bc0:	4b2b      	ldr	r3, [pc, #172]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000bc2:	4a2c      	ldr	r2, [pc, #176]	; (8000c74 <MX_DFSDM1_Init+0xb8>)
 8000bc4:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000bc6:	4b2a      	ldr	r3, [pc, #168]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = DISABLE;
 8000bcc:	4b28      	ldr	r3, [pc, #160]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000bd2:	4b27      	ldr	r3, [pc, #156]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 8000bd8:	4b25      	ldr	r3, [pc, #148]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 50;
 8000bde:	4b24      	ldr	r3, [pc, #144]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000be0:	2232      	movs	r2, #50	; 0x32
 8000be2:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000be4:	4b22      	ldr	r3, [pc, #136]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000be6:	2201      	movs	r2, #1
 8000be8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000bea:	4821      	ldr	r0, [pc, #132]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000bec:	f002 fa0e 	bl	800300c <HAL_DFSDM_FilterInit>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_DFSDM1_Init+0x3e>
  {
    Error_Handler();
 8000bf6:	f000 fc63 	bl	80014c0 <Error_Handler>
  }
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000bfa:	4b1f      	ldr	r3, [pc, #124]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000bfc:	4a1f      	ldr	r2, [pc, #124]	; (8000c7c <MX_DFSDM1_Init+0xc0>)
 8000bfe:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000c00:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000c06:	4b1c      	ldr	r3, [pc, #112]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 40;
 8000c0c:	4b1a      	ldr	r3, [pc, #104]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c0e:	2228      	movs	r2, #40	; 0x28
 8000c10:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000c12:	4b19      	ldr	r3, [pc, #100]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000c18:	4b17      	ldr	r3, [pc, #92]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000c1e:	4b16      	ldr	r3, [pc, #88]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000c24:	4b14      	ldr	r3, [pc, #80]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000c2a:	4b13      	ldr	r3, [pc, #76]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c2c:	2204      	movs	r2, #4
 8000c2e:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000c30:	4b11      	ldr	r3, [pc, #68]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000c36:	4b10      	ldr	r3, [pc, #64]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c38:	2201      	movs	r2, #1
 8000c3a:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000c3c:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x00;
 8000c42:	4b0d      	ldr	r3, [pc, #52]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000c48:	480b      	ldr	r0, [pc, #44]	; (8000c78 <MX_DFSDM1_Init+0xbc>)
 8000c4a:	f002 f8e1 	bl	8002e10 <HAL_DFSDM_ChannelInit>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <MX_DFSDM1_Init+0x9c>
  {
    Error_Handler();
 8000c54:	f000 fc34 	bl	80014c0 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_1, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000c58:	2201      	movs	r2, #1
 8000c5a:	4909      	ldr	r1, [pc, #36]	; (8000c80 <MX_DFSDM1_Init+0xc4>)
 8000c5c:	4804      	ldr	r0, [pc, #16]	; (8000c70 <MX_DFSDM1_Init+0xb4>)
 8000c5e:	f002 fac1 	bl	80031e4 <HAL_DFSDM_FilterConfigRegChannel>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <MX_DFSDM1_Init+0xb0>
  {
    Error_Handler();
 8000c68:	f000 fc2a 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000c6c:	bf00      	nop
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20003354 	.word	0x20003354
 8000c74:	40016100 	.word	0x40016100
 8000c78:	2000131c 	.word	0x2000131c
 8000c7c:	40016020 	.word	0x40016020
 8000c80:	00010002 	.word	0x00010002

08000c84 <MX_DFSDM2_Init>:
  * @brief DFSDM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM2_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM2_Init 0 */

  /* USER CODE BEGIN DFSDM2_Init 1 */

  /* USER CODE END DFSDM2_Init 1 */
  hdfsdm2_filter0.Instance = DFSDM2_Filter0;
 8000c88:	4b2b      	ldr	r3, [pc, #172]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000c8a:	4a2c      	ldr	r2, [pc, #176]	; (8000d3c <MX_DFSDM2_Init+0xb8>)
 8000c8c:	601a      	str	r2, [r3, #0]
  hdfsdm2_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000c8e:	4b2a      	ldr	r3, [pc, #168]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	605a      	str	r2, [r3, #4]
  hdfsdm2_filter0.Init.RegularParam.FastMode = ENABLE;
 8000c94:	4b28      	ldr	r3, [pc, #160]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	721a      	strb	r2, [r3, #8]
  hdfsdm2_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000c9a:	4b27      	ldr	r3, [pc, #156]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	725a      	strb	r2, [r3, #9]
  hdfsdm2_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_FASTSINC_ORDER;
 8000ca0:	4b25      	ldr	r3, [pc, #148]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  hdfsdm2_filter0.Init.FilterParam.Oversampling = 50;
 8000ca6:	4b24      	ldr	r3, [pc, #144]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000ca8:	2232      	movs	r2, #50	; 0x32
 8000caa:	621a      	str	r2, [r3, #32]
  hdfsdm2_filter0.Init.FilterParam.IntOversampling = 1;
 8000cac:	4b22      	ldr	r3, [pc, #136]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000cae:	2201      	movs	r2, #1
 8000cb0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm2_filter0) != HAL_OK)
 8000cb2:	4821      	ldr	r0, [pc, #132]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000cb4:	f002 f9aa 	bl	800300c <HAL_DFSDM_FilterInit>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_DFSDM2_Init+0x3e>
  {
    Error_Handler();
 8000cbe:	f000 fbff 	bl	80014c0 <Error_Handler>
  }
  hdfsdm2_channel1.Instance = DFSDM2_Channel1;
 8000cc2:	4b1f      	ldr	r3, [pc, #124]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cc4:	4a1f      	ldr	r2, [pc, #124]	; (8000d44 <MX_DFSDM2_Init+0xc0>)
 8000cc6:	601a      	str	r2, [r3, #0]
  hdfsdm2_channel1.Init.OutputClock.Activation = ENABLE;
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cca:	2201      	movs	r2, #1
 8000ccc:	711a      	strb	r2, [r3, #4]
  hdfsdm2_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000cce:	4b1c      	ldr	r3, [pc, #112]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
  hdfsdm2_channel1.Init.OutputClock.Divider = 40;
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cd6:	2228      	movs	r2, #40	; 0x28
 8000cd8:	60da      	str	r2, [r3, #12]
  hdfsdm2_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000cda:	4b19      	ldr	r3, [pc, #100]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	611a      	str	r2, [r3, #16]
  hdfsdm2_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000ce0:	4b17      	ldr	r3, [pc, #92]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	615a      	str	r2, [r3, #20]
  hdfsdm2_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000ce6:	4b16      	ldr	r3, [pc, #88]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	619a      	str	r2, [r3, #24]
  hdfsdm2_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000cec:	4b14      	ldr	r3, [pc, #80]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	61da      	str	r2, [r3, #28]
  hdfsdm2_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000cf2:	4b13      	ldr	r3, [pc, #76]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cf4:	2204      	movs	r2, #4
 8000cf6:	621a      	str	r2, [r3, #32]
  hdfsdm2_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000cf8:	4b11      	ldr	r3, [pc, #68]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm2_channel1.Init.Awd.Oversampling = 1;
 8000cfe:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000d00:	2201      	movs	r2, #1
 8000d02:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm2_channel1.Init.Offset = 0;
 8000d04:	4b0e      	ldr	r3, [pc, #56]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm2_channel1.Init.RightBitShift = 0x00;
 8000d0a:	4b0d      	ldr	r3, [pc, #52]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm2_channel1) != HAL_OK)
 8000d10:	480b      	ldr	r0, [pc, #44]	; (8000d40 <MX_DFSDM2_Init+0xbc>)
 8000d12:	f002 f87d 	bl	8002e10 <HAL_DFSDM_ChannelInit>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <MX_DFSDM2_Init+0x9c>
  {
    Error_Handler();
 8000d1c:	f000 fbd0 	bl	80014c0 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm2_filter0, DFSDM_CHANNEL_1, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000d20:	2201      	movs	r2, #1
 8000d22:	4909      	ldr	r1, [pc, #36]	; (8000d48 <MX_DFSDM2_Init+0xc4>)
 8000d24:	4804      	ldr	r0, [pc, #16]	; (8000d38 <MX_DFSDM2_Init+0xb4>)
 8000d26:	f002 fa5d 	bl	80031e4 <HAL_DFSDM_FilterConfigRegChannel>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <MX_DFSDM2_Init+0xb0>
  {
    Error_Handler();
 8000d30:	f000 fbc6 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM2_Init 2 */

  /* USER CODE END DFSDM2_Init 2 */

}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}
 8000d38:	20003578 	.word	0x20003578
 8000d3c:	40016500 	.word	0x40016500
 8000d40:	20003438 	.word	0x20003438
 8000d44:	40016420 	.word	0x40016420
 8000d48:	00010002 	.word	0x00010002

08000d4c <MX_FMPI2C1_Init>:
  * @brief FMPI2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMPI2C1_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END FMPI2C1_Init 0 */

  /* USER CODE BEGIN FMPI2C1_Init 1 */

  /* USER CODE END FMPI2C1_Init 1 */
  hfmpi2c1.Instance = FMPI2C1;
 8000d50:	4b16      	ldr	r3, [pc, #88]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d52:	4a17      	ldr	r2, [pc, #92]	; (8000db0 <MX_FMPI2C1_Init+0x64>)
 8000d54:	601a      	str	r2, [r3, #0]
  hfmpi2c1.Init.Timing = 0x20303E5D;
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d58:	4a16      	ldr	r2, [pc, #88]	; (8000db4 <MX_FMPI2C1_Init+0x68>)
 8000d5a:	605a      	str	r2, [r3, #4]
  hfmpi2c1.Init.OwnAddress1 = 0;
 8000d5c:	4b13      	ldr	r3, [pc, #76]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	609a      	str	r2, [r3, #8]
  hfmpi2c1.Init.AddressingMode = FMPI2C_ADDRESSINGMODE_7BIT;
 8000d62:	4b12      	ldr	r3, [pc, #72]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	60da      	str	r2, [r3, #12]
  hfmpi2c1.Init.DualAddressMode = FMPI2C_DUALADDRESS_DISABLE;
 8000d68:	4b10      	ldr	r3, [pc, #64]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	611a      	str	r2, [r3, #16]
  hfmpi2c1.Init.OwnAddress2 = 0;
 8000d6e:	4b0f      	ldr	r3, [pc, #60]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	615a      	str	r2, [r3, #20]
  hfmpi2c1.Init.OwnAddress2Masks = FMPI2C_OA2_NOMASK;
 8000d74:	4b0d      	ldr	r3, [pc, #52]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	619a      	str	r2, [r3, #24]
  hfmpi2c1.Init.GeneralCallMode = FMPI2C_GENERALCALL_DISABLE;
 8000d7a:	4b0c      	ldr	r3, [pc, #48]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	61da      	str	r2, [r3, #28]
  hfmpi2c1.Init.NoStretchMode = FMPI2C_NOSTRETCH_DISABLE;
 8000d80:	4b0a      	ldr	r3, [pc, #40]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	621a      	str	r2, [r3, #32]
  if (HAL_FMPI2C_Init(&hfmpi2c1) != HAL_OK)
 8000d86:	4809      	ldr	r0, [pc, #36]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d88:	f002 ff56 	bl	8003c38 <HAL_FMPI2C_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_FMPI2C1_Init+0x4a>
  {
    Error_Handler();
 8000d92:	f000 fb95 	bl	80014c0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_FMPI2CEx_ConfigAnalogFilter(&hfmpi2c1, FMPI2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d96:	2100      	movs	r1, #0
 8000d98:	4804      	ldr	r0, [pc, #16]	; (8000dac <MX_FMPI2C1_Init+0x60>)
 8000d9a:	f002 ffdc 	bl	8003d56 <HAL_FMPI2CEx_ConfigAnalogFilter>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <MX_FMPI2C1_Init+0x5c>
  {
    Error_Handler();
 8000da4:	f000 fb8c 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN FMPI2C1_Init 2 */

  /* USER CODE END FMPI2C1_Init 2 */

}
 8000da8:	bf00      	nop
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	2000352c 	.word	0x2000352c
 8000db0:	40006000 	.word	0x40006000
 8000db4:	20303e5d 	.word	0x20303e5d

08000db8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000dbc:	4b13      	ldr	r3, [pc, #76]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000dbe:	4a14      	ldr	r2, [pc, #80]	; (8000e10 <MX_I2S2_Init+0x58>)
 8000dc0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000dc2:	4b12      	ldr	r3, [pc, #72]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000dc4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dc8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000dca:	4b10      	ldr	r3, [pc, #64]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000dd6:	4b0d      	ldr	r3, [pc, #52]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000dd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ddc:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000dde:	4b0b      	ldr	r3, [pc, #44]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000de0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000de4:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000dec:	4b07      	ldr	r3, [pc, #28]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000df2:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000df8:	4804      	ldr	r0, [pc, #16]	; (8000e0c <MX_I2S2_Init+0x54>)
 8000dfa:	f003 f9bb 	bl	8004174 <HAL_I2S_Init>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8000e04:	f000 fb5c 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20004740 	.word	0x20004740
 8000e10:	40003800 	.word	0x40003800

08000e14 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000e18:	4b12      	ldr	r3, [pc, #72]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e1a:	4a13      	ldr	r2, [pc, #76]	; (8000e68 <MX_QUADSPI_Init+0x54>)
 8000e1c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000e1e:	4b11      	ldr	r3, [pc, #68]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e20:	22ff      	movs	r2, #255	; 0xff
 8000e22:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000e24:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000e30:	4b0c      	ldr	r3, [pc, #48]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000e36:	4b0b      	ldr	r3, [pc, #44]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000e3c:	4b09      	ldr	r3, [pc, #36]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000e42:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000e48:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <MX_QUADSPI_Init+0x50>)
 8000e50:	f003 fe52 	bl	8004af8 <HAL_QSPI_Init>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000e5a:	f000 fb31 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20004788 	.word	0x20004788
 8000e68:	a0001000 	.word	0xa0001000

08000e6c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000e70:	4b0c      	ldr	r3, [pc, #48]	; (8000ea4 <MX_SDIO_SD_Init+0x38>)
 8000e72:	4a0d      	ldr	r2, [pc, #52]	; (8000ea8 <MX_SDIO_SD_Init+0x3c>)
 8000e74:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000e76:	4b0b      	ldr	r3, [pc, #44]	; (8000ea4 <MX_SDIO_SD_Init+0x38>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000e7c:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <MX_SDIO_SD_Init+0x38>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000e82:	4b08      	ldr	r3, [pc, #32]	; (8000ea4 <MX_SDIO_SD_Init+0x38>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000e88:	4b06      	ldr	r3, [pc, #24]	; (8000ea4 <MX_SDIO_SD_Init+0x38>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000e8e:	4b05      	ldr	r3, [pc, #20]	; (8000ea4 <MX_SDIO_SD_Init+0x38>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000e94:	4b03      	ldr	r3, [pc, #12]	; (8000ea4 <MX_SDIO_SD_Init+0x38>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000e9a:	bf00      	nop
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	2000367c 	.word	0x2000367c
 8000ea8:	40012c00 	.word	0x40012c00

08000eac <MX_UART10_Init>:
  * @brief UART10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART10_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE END UART10_Init 0 */

  /* USER CODE BEGIN UART10_Init 1 */

  /* USER CODE END UART10_Init 1 */
  huart10.Instance = UART10;
 8000eb0:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000eb2:	4a12      	ldr	r2, [pc, #72]	; (8000efc <MX_UART10_Init+0x50>)
 8000eb4:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8000eb6:	4b10      	ldr	r3, [pc, #64]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000eb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ebc:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8000ebe:	4b0e      	ldr	r3, [pc, #56]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8000eca:	4b0b      	ldr	r3, [pc, #44]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8000ed0:	4b09      	ldr	r3, [pc, #36]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000ed2:	220c      	movs	r2, #12
 8000ed4:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000ed8:	2200      	movs	r2, #0
 8000eda:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8000ee2:	4805      	ldr	r0, [pc, #20]	; (8000ef8 <MX_UART10_Init+0x4c>)
 8000ee4:	f005 fe94 	bl	8006c10 <HAL_UART_Init>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_UART10_Init+0x46>
  {
    Error_Handler();
 8000eee:	f000 fae7 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN UART10_Init 2 */

  /* USER CODE END UART10_Init 2 */

}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	200033a8 	.word	0x200033a8
 8000efc:	40011c00 	.word	0x40011c00

08000f00 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000f04:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f06:	4a12      	ldr	r2, [pc, #72]	; (8000f50 <MX_USART6_UART_Init+0x50>)
 8000f08:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000f0a:	4b10      	ldr	r3, [pc, #64]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f10:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000f12:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000f18:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000f1e:	4b0b      	ldr	r3, [pc, #44]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000f24:	4b09      	ldr	r3, [pc, #36]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f26:	220c      	movs	r2, #12
 8000f28:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f2a:	4b08      	ldr	r3, [pc, #32]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f30:	4b06      	ldr	r3, [pc, #24]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000f36:	4805      	ldr	r0, [pc, #20]	; (8000f4c <MX_USART6_UART_Init+0x4c>)
 8000f38:	f005 fe6a 	bl	8006c10 <HAL_UART_Init>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000f42:	f000 fabd 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20003700 	.word	0x20003700
 8000f50:	40011400 	.word	0x40011400

08000f54 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
 8000f5e:	4b10      	ldr	r3, [pc, #64]	; (8000fa0 <MX_DMA_Init+0x4c>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	4a0f      	ldr	r2, [pc, #60]	; (8000fa0 <MX_DMA_Init+0x4c>)
 8000f64:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000f68:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6a:	4b0d      	ldr	r3, [pc, #52]	; (8000fa0 <MX_DMA_Init+0x4c>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000f72:	607b      	str	r3, [r7, #4]
 8000f74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2100      	movs	r1, #0
 8000f7a:	2038      	movs	r0, #56	; 0x38
 8000f7c:	f001 fea3 	bl	8002cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f80:	2038      	movs	r0, #56	; 0x38
 8000f82:	f001 febc 	bl	8002cfe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2100      	movs	r1, #0
 8000f8a:	203c      	movs	r0, #60	; 0x3c
 8000f8c:	f001 fe9b 	bl	8002cc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8000f90:	203c      	movs	r0, #60	; 0x3c
 8000f92:	f001 feb4 	bl	8002cfe <HAL_NVIC_EnableIRQ>

}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	40023800 	.word	0x40023800

08000fa4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08e      	sub	sp, #56	; 0x38
 8000fa8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000faa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fae:	2200      	movs	r2, #0
 8000fb0:	601a      	str	r2, [r3, #0]
 8000fb2:	605a      	str	r2, [r3, #4]
 8000fb4:	609a      	str	r2, [r3, #8]
 8000fb6:	60da      	str	r2, [r3, #12]
 8000fb8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	623b      	str	r3, [r7, #32]
 8000fbe:	4bb1      	ldr	r3, [pc, #708]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4ab0      	ldr	r2, [pc, #704]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000fc4:	f043 0310 	orr.w	r3, r3, #16
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4bae      	ldr	r3, [pc, #696]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0310 	and.w	r3, r3, #16
 8000fd2:	623b      	str	r3, [r7, #32]
 8000fd4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	61fb      	str	r3, [r7, #28]
 8000fda:	4baa      	ldr	r3, [pc, #680]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	4aa9      	ldr	r2, [pc, #676]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000fe0:	f043 0304 	orr.w	r3, r3, #4
 8000fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe6:	4ba7      	ldr	r3, [pc, #668]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	f003 0304 	and.w	r3, r3, #4
 8000fee:	61fb      	str	r3, [r7, #28]
 8000ff0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61bb      	str	r3, [r7, #24]
 8000ff6:	4ba3      	ldr	r3, [pc, #652]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4aa2      	ldr	r2, [pc, #648]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8000ffc:	f043 0320 	orr.w	r3, r3, #32
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4ba0      	ldr	r3, [pc, #640]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f003 0320 	and.w	r3, r3, #32
 800100a:	61bb      	str	r3, [r7, #24]
 800100c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	617b      	str	r3, [r7, #20]
 8001012:	4b9c      	ldr	r3, [pc, #624]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a9b      	ldr	r2, [pc, #620]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b99      	ldr	r3, [pc, #612]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001026:	617b      	str	r3, [r7, #20]
 8001028:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b95      	ldr	r3, [pc, #596]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	4a94      	ldr	r2, [pc, #592]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6313      	str	r3, [r2, #48]	; 0x30
 800103a:	4b92      	ldr	r3, [pc, #584]	; (8001284 <MX_GPIO_Init+0x2e0>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b8e      	ldr	r3, [pc, #568]	; (8001284 <MX_GPIO_Init+0x2e0>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	4a8d      	ldr	r2, [pc, #564]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001050:	f043 0302 	orr.w	r3, r3, #2
 8001054:	6313      	str	r3, [r2, #48]	; 0x30
 8001056:	4b8b      	ldr	r3, [pc, #556]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	4b87      	ldr	r3, [pc, #540]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a86      	ldr	r2, [pc, #536]	; (8001284 <MX_GPIO_Init+0x2e0>)
 800106c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b84      	ldr	r3, [pc, #528]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	4b80      	ldr	r3, [pc, #512]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a7f      	ldr	r2, [pc, #508]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001088:	f043 0308 	orr.w	r3, r3, #8
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b7d      	ldr	r3, [pc, #500]	; (8001284 <MX_GPIO_Init+0x2e0>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
 800109c:	2138      	movs	r1, #56	; 0x38
 800109e:	487a      	ldr	r0, [pc, #488]	; (8001288 <MX_GPIO_Init+0x2e4>)
 80010a0:	f003 f84e 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 80010a4:	2200      	movs	r2, #0
 80010a6:	2120      	movs	r1, #32
 80010a8:	4878      	ldr	r0, [pc, #480]	; (800128c <MX_GPIO_Init+0x2e8>)
 80010aa:	f003 f849 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80010b4:	4876      	ldr	r0, [pc, #472]	; (8001290 <MX_GPIO_Init+0x2ec>)
 80010b6:	f003 f843 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 80010c0:	4874      	ldr	r0, [pc, #464]	; (8001294 <MX_GPIO_Init+0x2f0>)
 80010c2:	f003 f83d 	bl	8004140 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_RED_Pin MEMS_LED_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin;
 80010c6:	2338      	movs	r3, #56	; 0x38
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010ca:	2301      	movs	r3, #1
 80010cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ce:	2300      	movs	r3, #0
 80010d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d2:	2300      	movs	r3, #0
 80010d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010da:	4619      	mov	r1, r3
 80010dc:	486a      	ldr	r0, [pc, #424]	; (8001288 <MX_GPIO_Init+0x2e4>)
 80010de:	f002 fe85 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 80010e2:	2340      	movs	r3, #64	; 0x40
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e6:	2302      	movs	r3, #2
 80010e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ee:	2300      	movs	r3, #0
 80010f0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80010f2:	2303      	movs	r3, #3
 80010f4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 80010f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fa:	4619      	mov	r1, r3
 80010fc:	4862      	ldr	r0, [pc, #392]	; (8001288 <MX_GPIO_Init+0x2e4>)
 80010fe:	f002 fe75 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8001102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001106:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001110:	2300      	movs	r3, #0
 8001112:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001114:	2302      	movs	r3, #2
 8001116:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8001118:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800111c:	4619      	mov	r1, r3
 800111e:	485e      	ldr	r0, [pc, #376]	; (8001298 <MX_GPIO_Init+0x2f4>)
 8001120:	f002 fe64 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8001124:	2302      	movs	r3, #2
 8001126:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001128:	4b5c      	ldr	r3, [pc, #368]	; (800129c <MX_GPIO_Init+0x2f8>)
 800112a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112c:	2300      	movs	r3, #0
 800112e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8001130:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001134:	4619      	mov	r1, r3
 8001136:	4855      	ldr	r0, [pc, #340]	; (800128c <MX_GPIO_Init+0x2e8>)
 8001138:	f002 fe58 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : B_USER_Pin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 800113c:	2301      	movs	r3, #1
 800113e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001140:	4b56      	ldr	r3, [pc, #344]	; (800129c <MX_GPIO_Init+0x2f8>)
 8001142:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8001148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114c:	4619      	mov	r1, r3
 800114e:	4854      	ldr	r0, [pc, #336]	; (80012a0 <MX_GPIO_Init+0x2fc>)
 8001150:	f002 fe4c 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_GREEN_Pin */
  GPIO_InitStruct.Pin = LED2_GREEN_Pin;
 8001154:	2320      	movs	r3, #32
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001158:	2301      	movs	r3, #1
 800115a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001160:	2300      	movs	r3, #0
 8001162:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED2_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001164:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001168:	4619      	mov	r1, r3
 800116a:	4848      	ldr	r0, [pc, #288]	; (800128c <MX_GPIO_Init+0x2e8>)
 800116c:	f002 fe3e 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8001170:	2301      	movs	r3, #1
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001174:	2302      	movs	r3, #2
 8001176:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	2300      	movs	r3, #0
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117c:	2300      	movs	r3, #0
 800117e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001180:	2302      	movs	r3, #2
 8001182:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8001184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001188:	4619      	mov	r1, r3
 800118a:	4841      	ldr	r0, [pc, #260]	; (8001290 <MX_GPIO_Init+0x2ec>)
 800118c:	f002 fe2e 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Detect_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin;
 8001190:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001194:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001196:	2300      	movs	r3, #0
 8001198:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_Detect_GPIO_Port, &GPIO_InitStruct);
 800119e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011a2:	4619      	mov	r1, r3
 80011a4:	483c      	ldr	r0, [pc, #240]	; (8001298 <MX_GPIO_Init+0x2f4>)
 80011a6:	f002 fe21 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80011aa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011b0:	2312      	movs	r3, #18
 80011b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011b4:	2301      	movs	r3, #1
 80011b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b8:	2303      	movs	r3, #3
 80011ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80011bc:	2304      	movs	r3, #4
 80011be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011c4:	4619      	mov	r1, r3
 80011c6:	4832      	ldr	r0, [pc, #200]	; (8001290 <MX_GPIO_Init+0x2ec>)
 80011c8:	f002 fe10 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D13_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin;
 80011cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d2:	2302      	movs	r3, #2
 80011d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80011de:	2307      	movs	r3, #7
 80011e0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D13_GPIO_Port, &GPIO_InitStruct);
 80011e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011e6:	4619      	mov	r1, r3
 80011e8:	4829      	ldr	r0, [pc, #164]	; (8001290 <MX_GPIO_Init+0x2ec>)
 80011ea:	f002 fdff 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CTP_RST_Pin LCD_TE_Pin WIFI_WKUP_Pin */
  GPIO_InitStruct.Pin = LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin;
 80011ee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80011f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f4:	2301      	movs	r3, #1
 80011f6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f8:	2300      	movs	r3, #0
 80011fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fc:	2300      	movs	r3, #0
 80011fe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001200:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001204:	4619      	mov	r1, r3
 8001206:	4822      	ldr	r0, [pc, #136]	; (8001290 <MX_GPIO_Init+0x2ec>)
 8001208:	f002 fdf0 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_Pin CODEC_INT_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_Pin|CODEC_INT_Pin;
 800120c:	f248 0380 	movw	r3, #32896	; 0x8080
 8001210:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001212:	4b22      	ldr	r3, [pc, #136]	; (800129c <MX_GPIO_Init+0x2f8>)
 8001214:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800121a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800121e:	4619      	mov	r1, r3
 8001220:	481c      	ldr	r0, [pc, #112]	; (8001294 <MX_GPIO_Init+0x2f0>)
 8001222:	f002 fde3 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin;
 8001226:	f44f 5304 	mov.w	r3, #8448	; 0x2100
 800122a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122c:	2301      	movs	r3, #1
 800122e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001234:	2300      	movs	r3, #0
 8001236:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001238:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800123c:	4619      	mov	r1, r3
 800123e:	4815      	ldr	r0, [pc, #84]	; (8001294 <MX_GPIO_Init+0x2f0>)
 8001240:	f002 fdd4 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8001244:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001248:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001252:	2303      	movs	r3, #3
 8001254:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001256:	230a      	movs	r3, #10
 8001258:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800125e:	4619      	mov	r1, r3
 8001260:	480f      	ldr	r0, [pc, #60]	; (80012a0 <MX_GPIO_Init+0x2fc>)
 8001262:	f002 fdc3 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 8001266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126c:	2302      	movs	r3, #2
 800126e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001278:	2301      	movs	r3, #1
 800127a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 800127c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001280:	e010      	b.n	80012a4 <MX_GPIO_Init+0x300>
 8001282:	bf00      	nop
 8001284:	40023800 	.word	0x40023800
 8001288:	40021000 	.word	0x40021000
 800128c:	40020800 	.word	0x40020800
 8001290:	40020400 	.word	0x40020400
 8001294:	40021800 	.word	0x40021800
 8001298:	40021400 	.word	0x40021400
 800129c:	10110000 	.word	0x10110000
 80012a0:	40020000 	.word	0x40020000
 80012a4:	4619      	mov	r1, r3
 80012a6:	481a      	ldr	r0, [pc, #104]	; (8001310 <MX_GPIO_Init+0x36c>)
 80012a8:	f002 fda0 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 80012ac:	2330      	movs	r3, #48	; 0x30
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b0:	2302      	movs	r3, #2
 80012b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80012bc:	2306      	movs	r3, #6
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012c4:	4619      	mov	r1, r3
 80012c6:	4813      	ldr	r0, [pc, #76]	; (8001314 <MX_GPIO_Init+0x370>)
 80012c8:	f002 fd90 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80012cc:	2340      	movs	r3, #64	; 0x40
 80012ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012d0:	4b11      	ldr	r3, [pc, #68]	; (8001318 <MX_GPIO_Init+0x374>)
 80012d2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d4:	2300      	movs	r3, #0
 80012d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80012d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012dc:	4619      	mov	r1, r3
 80012de:	480d      	ldr	r0, [pc, #52]	; (8001314 <MX_GPIO_Init+0x370>)
 80012e0:	f002 fd84 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 80012e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ea:	2302      	movs	r3, #2
 80012ec:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80012f6:	2302      	movs	r3, #2
 80012f8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 80012fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fe:	4619      	mov	r1, r3
 8001300:	4804      	ldr	r0, [pc, #16]	; (8001314 <MX_GPIO_Init+0x370>)
 8001302:	f002 fd73 	bl	8003dec <HAL_GPIO_Init>

}
 8001306:	bf00      	nop
 8001308:	3738      	adds	r7, #56	; 0x38
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40020000 	.word	0x40020000
 8001314:	40020400 	.word	0x40020400
 8001318:	10110000 	.word	0x10110000

0800131c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	2200      	movs	r2, #0
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	605a      	str	r2, [r3, #4]
 800132a:	609a      	str	r2, [r3, #8]
 800132c:	60da      	str	r2, [r3, #12]
 800132e:	611a      	str	r2, [r3, #16]
 8001330:	615a      	str	r2, [r3, #20]
 8001332:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001334:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <MX_FSMC_Init+0x158>)
 8001336:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800133a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800133c:	4b4d      	ldr	r3, [pc, #308]	; (8001474 <MX_FSMC_Init+0x158>)
 800133e:	4a4e      	ldr	r2, [pc, #312]	; (8001478 <MX_FSMC_Init+0x15c>)
 8001340:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8001342:	4b4c      	ldr	r3, [pc, #304]	; (8001474 <MX_FSMC_Init+0x158>)
 8001344:	2200      	movs	r2, #0
 8001346:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001348:	4b4a      	ldr	r3, [pc, #296]	; (8001474 <MX_FSMC_Init+0x158>)
 800134a:	2200      	movs	r2, #0
 800134c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800134e:	4b49      	ldr	r3, [pc, #292]	; (8001474 <MX_FSMC_Init+0x158>)
 8001350:	2200      	movs	r2, #0
 8001352:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001354:	4b47      	ldr	r3, [pc, #284]	; (8001474 <MX_FSMC_Init+0x158>)
 8001356:	2210      	movs	r2, #16
 8001358:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800135a:	4b46      	ldr	r3, [pc, #280]	; (8001474 <MX_FSMC_Init+0x158>)
 800135c:	2200      	movs	r2, #0
 800135e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001360:	4b44      	ldr	r3, [pc, #272]	; (8001474 <MX_FSMC_Init+0x158>)
 8001362:	2200      	movs	r2, #0
 8001364:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001366:	4b43      	ldr	r3, [pc, #268]	; (8001474 <MX_FSMC_Init+0x158>)
 8001368:	2200      	movs	r2, #0
 800136a:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 800136c:	4b41      	ldr	r3, [pc, #260]	; (8001474 <MX_FSMC_Init+0x158>)
 800136e:	2200      	movs	r2, #0
 8001370:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001372:	4b40      	ldr	r3, [pc, #256]	; (8001474 <MX_FSMC_Init+0x158>)
 8001374:	2200      	movs	r2, #0
 8001376:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001378:	4b3e      	ldr	r3, [pc, #248]	; (8001474 <MX_FSMC_Init+0x158>)
 800137a:	2200      	movs	r2, #0
 800137c:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800137e:	4b3d      	ldr	r3, [pc, #244]	; (8001474 <MX_FSMC_Init+0x158>)
 8001380:	2200      	movs	r2, #0
 8001382:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001384:	4b3b      	ldr	r3, [pc, #236]	; (8001474 <MX_FSMC_Init+0x158>)
 8001386:	2200      	movs	r2, #0
 8001388:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 800138a:	4b3a      	ldr	r3, [pc, #232]	; (8001474 <MX_FSMC_Init+0x158>)
 800138c:	2200      	movs	r2, #0
 800138e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 8001390:	4b38      	ldr	r3, [pc, #224]	; (8001474 <MX_FSMC_Init+0x158>)
 8001392:	2200      	movs	r2, #0
 8001394:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001396:	4b37      	ldr	r3, [pc, #220]	; (8001474 <MX_FSMC_Init+0x158>)
 8001398:	2200      	movs	r2, #0
 800139a:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 800139c:	230f      	movs	r3, #15
 800139e:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 80013a0:	230f      	movs	r3, #15
 80013a2:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80013a4:	23ff      	movs	r3, #255	; 0xff
 80013a6:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80013a8:	230f      	movs	r3, #15
 80013aa:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80013ac:	2310      	movs	r3, #16
 80013ae:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80013b0:	2311      	movs	r3, #17
 80013b2:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80013b8:	1d3b      	adds	r3, r7, #4
 80013ba:	2200      	movs	r2, #0
 80013bc:	4619      	mov	r1, r3
 80013be:	482d      	ldr	r0, [pc, #180]	; (8001474 <MX_FSMC_Init+0x158>)
 80013c0:	f005 fbe2 	bl	8006b88 <HAL_SRAM_Init>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <MX_FSMC_Init+0xb2>
  {
    Error_Handler( );
 80013ca:	f000 f879 	bl	80014c0 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FSMC_NORSRAM_DEVICE;
 80013ce:	4b2b      	ldr	r3, [pc, #172]	; (800147c <MX_FSMC_Init+0x160>)
 80013d0:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80013d4:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80013d6:	4b29      	ldr	r3, [pc, #164]	; (800147c <MX_FSMC_Init+0x160>)
 80013d8:	4a27      	ldr	r2, [pc, #156]	; (8001478 <MX_FSMC_Init+0x15c>)
 80013da:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FSMC_NORSRAM_BANK3;
 80013dc:	4b27      	ldr	r3, [pc, #156]	; (800147c <MX_FSMC_Init+0x160>)
 80013de:	2204      	movs	r2, #4
 80013e0:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80013e2:	4b26      	ldr	r3, [pc, #152]	; (800147c <MX_FSMC_Init+0x160>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80013e8:	4b24      	ldr	r3, [pc, #144]	; (800147c <MX_FSMC_Init+0x160>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80013ee:	4b23      	ldr	r3, [pc, #140]	; (800147c <MX_FSMC_Init+0x160>)
 80013f0:	2210      	movs	r2, #16
 80013f2:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80013f4:	4b21      	ldr	r3, [pc, #132]	; (800147c <MX_FSMC_Init+0x160>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80013fa:	4b20      	ldr	r3, [pc, #128]	; (800147c <MX_FSMC_Init+0x160>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001400:	4b1e      	ldr	r3, [pc, #120]	; (800147c <MX_FSMC_Init+0x160>)
 8001402:	2200      	movs	r2, #0
 8001404:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001406:	4b1d      	ldr	r3, [pc, #116]	; (800147c <MX_FSMC_Init+0x160>)
 8001408:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800140c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800140e:	4b1b      	ldr	r3, [pc, #108]	; (800147c <MX_FSMC_Init+0x160>)
 8001410:	2200      	movs	r2, #0
 8001412:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001414:	4b19      	ldr	r3, [pc, #100]	; (800147c <MX_FSMC_Init+0x160>)
 8001416:	2200      	movs	r2, #0
 8001418:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800141a:	4b18      	ldr	r3, [pc, #96]	; (800147c <MX_FSMC_Init+0x160>)
 800141c:	2200      	movs	r2, #0
 800141e:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <MX_FSMC_Init+0x160>)
 8001422:	2200      	movs	r2, #0
 8001424:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001426:	4b15      	ldr	r3, [pc, #84]	; (800147c <MX_FSMC_Init+0x160>)
 8001428:	2200      	movs	r2, #0
 800142a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 800142c:	4b13      	ldr	r3, [pc, #76]	; (800147c <MX_FSMC_Init+0x160>)
 800142e:	2200      	movs	r2, #0
 8001430:	641a      	str	r2, [r3, #64]	; 0x40
  hsram2.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001432:	4b12      	ldr	r3, [pc, #72]	; (800147c <MX_FSMC_Init+0x160>)
 8001434:	2200      	movs	r2, #0
 8001436:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001438:	230f      	movs	r3, #15
 800143a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800143c:	230f      	movs	r3, #15
 800143e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001440:	23ff      	movs	r3, #255	; 0xff
 8001442:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001444:	230f      	movs	r3, #15
 8001446:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001448:	2310      	movs	r3, #16
 800144a:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800144c:	2311      	movs	r3, #17
 800144e:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 8001454:	1d3b      	adds	r3, r7, #4
 8001456:	2200      	movs	r2, #0
 8001458:	4619      	mov	r1, r3
 800145a:	4808      	ldr	r0, [pc, #32]	; (800147c <MX_FSMC_Init+0x160>)
 800145c:	f005 fb94 	bl	8006b88 <HAL_SRAM_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_FSMC_Init+0x14e>
  {
    Error_Handler( );
 8001466:	f000 f82b 	bl	80014c0 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800146a:	bf00      	nop
 800146c:	3720      	adds	r7, #32
 800146e:	46bd      	mov	sp, r7
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	200033e8 	.word	0x200033e8
 8001478:	a0000104 	.word	0xa0000104
 800147c:	2000362c 	.word	0x2000362c

08001480 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]

		DmaRecHalfBuffCplt=1;
 8001488:	4b04      	ldr	r3, [pc, #16]	; (800149c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1c>)
 800148a:	2201      	movs	r2, #1
 800148c:	701a      	strb	r2, [r3, #0]


}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	2000008c 	.word	0x2000008c

080014a0 <HAL_DFSDM_FilterRegConvCpltCallback>:
void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
	DmaRecBuffCplt=1;
 80014a8:	4b04      	ldr	r3, [pc, #16]	; (80014bc <HAL_DFSDM_FilterRegConvCpltCallback+0x1c>)
 80014aa:	2201      	movs	r2, #1
 80014ac:	701a      	strb	r2, [r3, #0]
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	2000008d 	.word	0x2000008d

080014c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80014c4:	bf00      	nop
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
	...

080014d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	4b10      	ldr	r3, [pc, #64]	; (800151c <HAL_MspInit+0x4c>)
 80014dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014de:	4a0f      	ldr	r2, [pc, #60]	; (800151c <HAL_MspInit+0x4c>)
 80014e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014e4:	6453      	str	r3, [r2, #68]	; 0x44
 80014e6:	4b0d      	ldr	r3, [pc, #52]	; (800151c <HAL_MspInit+0x4c>)
 80014e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014ee:	607b      	str	r3, [r7, #4]
 80014f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	603b      	str	r3, [r7, #0]
 80014f6:	4b09      	ldr	r3, [pc, #36]	; (800151c <HAL_MspInit+0x4c>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fa:	4a08      	ldr	r2, [pc, #32]	; (800151c <HAL_MspInit+0x4c>)
 80014fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001500:	6413      	str	r3, [r2, #64]	; 0x40
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <HAL_MspInit+0x4c>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001506:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150a:	603b      	str	r3, [r7, #0]
 800150c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40023800 	.word	0x40023800

08001520 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b08c      	sub	sp, #48	; 0x30
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001528:	f107 031c 	add.w	r3, r7, #28
 800152c:	2200      	movs	r2, #0
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	605a      	str	r2, [r3, #4]
 8001532:	609a      	str	r2, [r3, #8]
 8001534:	60da      	str	r2, [r3, #12]
 8001536:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a31      	ldr	r2, [pc, #196]	; (8001604 <HAL_ADC_MspInit+0xe4>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d15b      	bne.n	80015fa <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001542:	2300      	movs	r3, #0
 8001544:	61bb      	str	r3, [r7, #24]
 8001546:	4b30      	ldr	r3, [pc, #192]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 8001548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154a:	4a2f      	ldr	r2, [pc, #188]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 800154c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001550:	6453      	str	r3, [r2, #68]	; 0x44
 8001552:	4b2d      	ldr	r3, [pc, #180]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155a:	61bb      	str	r3, [r7, #24]
 800155c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800155e:	2300      	movs	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
 8001562:	4b29      	ldr	r3, [pc, #164]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	4a28      	ldr	r2, [pc, #160]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	6313      	str	r3, [r2, #48]	; 0x30
 800156e:	4b26      	ldr	r3, [pc, #152]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 8001570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
 800157e:	4b22      	ldr	r3, [pc, #136]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	4a21      	ldr	r2, [pc, #132]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	6313      	str	r3, [r2, #48]	; 0x30
 800158a:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	4b1b      	ldr	r3, [pc, #108]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 800159c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159e:	4a1a      	ldr	r2, [pc, #104]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 80015a0:	f043 0302 	orr.w	r3, r3, #2
 80015a4:	6313      	str	r3, [r2, #48]	; 0x30
 80015a6:	4b18      	ldr	r3, [pc, #96]	; (8001608 <HAL_ADC_MspInit+0xe8>)
 80015a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A5_Pin;
 80015b2:	2311      	movs	r3, #17
 80015b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015b6:	2303      	movs	r3, #3
 80015b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015be:	f107 031c 	add.w	r3, r7, #28
 80015c2:	4619      	mov	r1, r3
 80015c4:	4811      	ldr	r0, [pc, #68]	; (800160c <HAL_ADC_MspInit+0xec>)
 80015c6:	f002 fc11 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A3_Pin;
 80015ca:	2326      	movs	r3, #38	; 0x26
 80015cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015ce:	2303      	movs	r3, #3
 80015d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d6:	f107 031c 	add.w	r3, r7, #28
 80015da:	4619      	mov	r1, r3
 80015dc:	480c      	ldr	r0, [pc, #48]	; (8001610 <HAL_ADC_MspInit+0xf0>)
 80015de:	f002 fc05 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A4_Pin;
 80015e2:	2302      	movs	r3, #2
 80015e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e6:	2303      	movs	r3, #3
 80015e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A4_GPIO_Port, &GPIO_InitStruct);
 80015ee:	f107 031c 	add.w	r3, r7, #28
 80015f2:	4619      	mov	r1, r3
 80015f4:	4807      	ldr	r0, [pc, #28]	; (8001614 <HAL_ADC_MspInit+0xf4>)
 80015f6:	f002 fbf9 	bl	8003dec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015fa:	bf00      	nop
 80015fc:	3730      	adds	r7, #48	; 0x30
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40012000 	.word	0x40012000
 8001608:	40023800 	.word	0x40023800
 800160c:	40020800 	.word	0x40020800
 8001610:	40020000 	.word	0x40020000
 8001614:	40020400 	.word	0x40020400

08001618 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a17      	ldr	r2, [pc, #92]	; (8001694 <HAL_DAC_MspInit+0x7c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d127      	bne.n	800168a <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800163a:	2300      	movs	r3, #0
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	4b16      	ldr	r3, [pc, #88]	; (8001698 <HAL_DAC_MspInit+0x80>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001642:	4a15      	ldr	r2, [pc, #84]	; (8001698 <HAL_DAC_MspInit+0x80>)
 8001644:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001648:	6413      	str	r3, [r2, #64]	; 0x40
 800164a:	4b13      	ldr	r3, [pc, #76]	; (8001698 <HAL_DAC_MspInit+0x80>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	4b0f      	ldr	r3, [pc, #60]	; (8001698 <HAL_DAC_MspInit+0x80>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	4a0e      	ldr	r2, [pc, #56]	; (8001698 <HAL_DAC_MspInit+0x80>)
 8001660:	f043 0301 	orr.w	r3, r3, #1
 8001664:	6313      	str	r3, [r2, #48]	; 0x30
 8001666:	4b0c      	ldr	r3, [pc, #48]	; (8001698 <HAL_DAC_MspInit+0x80>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	f003 0301 	and.w	r3, r3, #1
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = ARD_D8_Pin;
 8001672:	2310      	movs	r3, #16
 8001674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001676:	2303      	movs	r3, #3
 8001678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARD_D8_GPIO_Port, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	4805      	ldr	r0, [pc, #20]	; (800169c <HAL_DAC_MspInit+0x84>)
 8001686:	f002 fbb1 	bl	8003dec <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800168a:	bf00      	nop
 800168c:	3728      	adds	r7, #40	; 0x28
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40007400 	.word	0x40007400
 8001698:	40023800 	.word	0x40023800
 800169c:	40020000 	.word	0x40020000

080016a0 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b08e      	sub	sp, #56	; 0x38
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016ac:	2200      	movs	r2, #0
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	605a      	str	r2, [r3, #4]
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	60da      	str	r2, [r3, #12]
 80016b6:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_FILTER_INSTANCE(hdfsdm_filter->Instance))&&(DFSDM1_Init == 0))
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a32      	ldr	r2, [pc, #200]	; (8001788 <HAL_DFSDM_FilterMspInit+0xe8>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d004      	beq.n	80016cc <HAL_DFSDM_FilterMspInit+0x2c>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a31      	ldr	r2, [pc, #196]	; (800178c <HAL_DFSDM_FilterMspInit+0xec>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d16b      	bne.n	80017a4 <HAL_DFSDM_FilterMspInit+0x104>
 80016cc:	4b30      	ldr	r3, [pc, #192]	; (8001790 <HAL_DFSDM_FilterMspInit+0xf0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d167      	bne.n	80017a4 <HAL_DFSDM_FilterMspInit+0x104>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80016d4:	4b2f      	ldr	r3, [pc, #188]	; (8001794 <HAL_DFSDM_FilterMspInit+0xf4>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	3301      	adds	r3, #1
 80016da:	4a2e      	ldr	r2, [pc, #184]	; (8001794 <HAL_DFSDM_FilterMspInit+0xf4>)
 80016dc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80016de:	4b2d      	ldr	r3, [pc, #180]	; (8001794 <HAL_DFSDM_FilterMspInit+0xf4>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d10d      	bne.n	8001702 <HAL_DFSDM_FilterMspInit+0x62>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	623b      	str	r3, [r7, #32]
 80016ea:	4b2b      	ldr	r3, [pc, #172]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ee:	4a2a      	ldr	r2, [pc, #168]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 80016f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016f4:	6453      	str	r3, [r2, #68]	; 0x44
 80016f6:	4b28      	ldr	r3, [pc, #160]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016fe:	623b      	str	r3, [r7, #32]
 8001700:	6a3b      	ldr	r3, [r7, #32]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
 8001706:	4b24      	ldr	r3, [pc, #144]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a23      	ldr	r2, [pc, #140]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 800170c:	f043 0301 	orr.w	r3, r3, #1
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b21      	ldr	r3, [pc, #132]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0301 	and.w	r3, r3, #1
 800171a:	61fb      	str	r3, [r7, #28]
 800171c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	61bb      	str	r3, [r7, #24]
 8001722:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a1c      	ldr	r2, [pc, #112]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 8001728:	f043 0308 	orr.w	r3, r3, #8
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <HAL_DFSDM_FilterMspInit+0xf8>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0308 	and.w	r3, r3, #8
 8001736:	61bb      	str	r3, [r7, #24]
 8001738:	69bb      	ldr	r3, [r7, #24]
    /**DFSDM1 GPIO Configuration    
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1 
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 800173a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800173e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001740:	2302      	movs	r3, #2
 8001742:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2300      	movs	r3, #0
 8001746:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	2300      	movs	r3, #0
 800174a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800174c:	2306      	movs	r3, #6
 800174e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001750:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001754:	4619      	mov	r1, r3
 8001756:	4811      	ldr	r0, [pc, #68]	; (800179c <HAL_DFSDM_FilterMspInit+0xfc>)
 8001758:	f002 fb48 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 800175c:	2340      	movs	r3, #64	; 0x40
 800175e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001768:	2300      	movs	r3, #0
 800176a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800176c:	2306      	movs	r3, #6
 800176e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001770:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001774:	4619      	mov	r1, r3
 8001776:	480a      	ldr	r0, [pc, #40]	; (80017a0 <HAL_DFSDM_FilterMspInit+0x100>)
 8001778:	f002 fb38 	bl	8003dec <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 800177c:	4b04      	ldr	r3, [pc, #16]	; (8001790 <HAL_DFSDM_FilterMspInit+0xf0>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	3301      	adds	r3, #1
 8001782:	4a03      	ldr	r2, [pc, #12]	; (8001790 <HAL_DFSDM_FilterMspInit+0xf0>)
 8001784:	6013      	str	r3, [r2, #0]
 8001786:	e091      	b.n	80018ac <HAL_DFSDM_FilterMspInit+0x20c>
 8001788:	40016100 	.word	0x40016100
 800178c:	40016180 	.word	0x40016180
 8001790:	20000098 	.word	0x20000098
 8001794:	20000090 	.word	0x20000090
 8001798:	40023800 	.word	0x40023800
 800179c:	40020000 	.word	0x40020000
 80017a0:	40020c00 	.word	0x40020c00
  }
  else if(!(IS_DFSDM1_FILTER_INSTANCE(hdfsdm_filter->Instance))&&(DFSDM2_Init == 0))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a87      	ldr	r2, [pc, #540]	; (80019c8 <HAL_DFSDM_FilterMspInit+0x328>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d07e      	beq.n	80018ac <HAL_DFSDM_FilterMspInit+0x20c>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a86      	ldr	r2, [pc, #536]	; (80019cc <HAL_DFSDM_FilterMspInit+0x32c>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d079      	beq.n	80018ac <HAL_DFSDM_FilterMspInit+0x20c>
 80017b8:	4b85      	ldr	r3, [pc, #532]	; (80019d0 <HAL_DFSDM_FilterMspInit+0x330>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d175      	bne.n	80018ac <HAL_DFSDM_FilterMspInit+0x20c>
  {
  /* USER CODE BEGIN DFSDM2_MspInit 0 */

  /* USER CODE END DFSDM2_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM2_CLK_ENABLED++;
 80017c0:	4b84      	ldr	r3, [pc, #528]	; (80019d4 <HAL_DFSDM_FilterMspInit+0x334>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	3301      	adds	r3, #1
 80017c6:	4a83      	ldr	r2, [pc, #524]	; (80019d4 <HAL_DFSDM_FilterMspInit+0x334>)
 80017c8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM2_CLK_ENABLED==1){
 80017ca:	4b82      	ldr	r3, [pc, #520]	; (80019d4 <HAL_DFSDM_FilterMspInit+0x334>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d10d      	bne.n	80017ee <HAL_DFSDM_FilterMspInit+0x14e>
      __HAL_RCC_DFSDM2_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	617b      	str	r3, [r7, #20]
 80017d6:	4b80      	ldr	r3, [pc, #512]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	4a7f      	ldr	r2, [pc, #508]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 80017dc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017e0:	6453      	str	r3, [r2, #68]	; 0x44
 80017e2:	4b7d      	ldr	r3, [pc, #500]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ea:	617b      	str	r3, [r7, #20]
 80017ec:	697b      	ldr	r3, [r7, #20]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	4b79      	ldr	r3, [pc, #484]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a78      	ldr	r2, [pc, #480]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b76      	ldr	r3, [pc, #472]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	613b      	str	r3, [r7, #16]
 8001808:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b72      	ldr	r3, [pc, #456]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a71      	ldr	r2, [pc, #452]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 8001814:	f043 0308 	orr.w	r3, r3, #8
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b6f      	ldr	r3, [pc, #444]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0308 	and.w	r3, r3, #8
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	4b6b      	ldr	r3, [pc, #428]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a6a      	ldr	r2, [pc, #424]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b68      	ldr	r3, [pc, #416]	; (80019d8 <HAL_DFSDM_FilterMspInit+0x338>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	60bb      	str	r3, [r7, #8]
 8001840:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM2 GPIO Configuration    
    PA7     ------> DFSDM2_DATIN1
    PD2     ------> DFSDM2_CKOUT
    PB7     ------> DFSDM2_DATIN7 
    */
    GPIO_InitStruct.Pin = DFSDM2_DATIN1_Pin;
 8001842:	2380      	movs	r3, #128	; 0x80
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001846:	2302      	movs	r3, #2
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184e:	2300      	movs	r3, #0
 8001850:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_DFSDM2;
 8001852:	2307      	movs	r3, #7
 8001854:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001856:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800185a:	4619      	mov	r1, r3
 800185c:	485f      	ldr	r0, [pc, #380]	; (80019dc <HAL_DFSDM_FilterMspInit+0x33c>)
 800185e:	f002 fac5 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM2_CKOUT_Pin;
 8001862:	2304      	movs	r3, #4
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001866:	2302      	movs	r3, #2
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM2;
 8001872:	2303      	movs	r3, #3
 8001874:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001876:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800187a:	4619      	mov	r1, r3
 800187c:	4858      	ldr	r0, [pc, #352]	; (80019e0 <HAL_DFSDM_FilterMspInit+0x340>)
 800187e:	f002 fab5 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM2_DATIN7_Pin;
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001886:	2302      	movs	r3, #2
 8001888:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188e:	2300      	movs	r3, #0
 8001890:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM2;
 8001892:	2306      	movs	r3, #6
 8001894:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN7_GPIO_Port, &GPIO_InitStruct);
 8001896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189a:	4619      	mov	r1, r3
 800189c:	4851      	ldr	r0, [pc, #324]	; (80019e4 <HAL_DFSDM_FilterMspInit+0x344>)
 800189e:	f002 faa5 	bl	8003dec <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM2_MspInit 1 */

  /* USER CODE END DFSDM2_MspInit 1 */
  DFSDM2_Init++;
 80018a2:	4b4b      	ldr	r3, [pc, #300]	; (80019d0 <HAL_DFSDM_FilterMspInit+0x330>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	3301      	adds	r3, #1
 80018a8:	4a49      	ldr	r2, [pc, #292]	; (80019d0 <HAL_DFSDM_FilterMspInit+0x330>)
 80018aa:	6013      	str	r3, [r2, #0]
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a45      	ldr	r2, [pc, #276]	; (80019c8 <HAL_DFSDM_FilterMspInit+0x328>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d13f      	bne.n	8001936 <HAL_DFSDM_FilterMspInit+0x296>
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 80018b6:	4b4c      	ldr	r3, [pc, #304]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018b8:	4a4c      	ldr	r2, [pc, #304]	; (80019ec <HAL_DFSDM_FilterMspInit+0x34c>)
 80018ba:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_7;
 80018bc:	4b4a      	ldr	r3, [pc, #296]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018be:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80018c2:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018c4:	4b48      	ldr	r3, [pc, #288]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80018ca:	4b47      	ldr	r3, [pc, #284]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80018d0:	4b45      	ldr	r3, [pc, #276]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018d6:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018d8:	4b43      	ldr	r3, [pc, #268]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80018de:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018e0:	4b41      	ldr	r3, [pc, #260]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018e6:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80018e8:	4b3f      	ldr	r3, [pc, #252]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ee:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 80018f0:	4b3d      	ldr	r3, [pc, #244]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	621a      	str	r2, [r3, #32]
    hdma_dfsdm1_flt0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80018f6:	4b3c      	ldr	r3, [pc, #240]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018f8:	2204      	movs	r2, #4
 80018fa:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dfsdm1_flt0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80018fc:	4b3a      	ldr	r3, [pc, #232]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 80018fe:	2203      	movs	r2, #3
 8001900:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dfsdm1_flt0.Init.MemBurst = DMA_MBURST_SINGLE;
 8001902:	4b39      	ldr	r3, [pc, #228]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 8001904:	2200      	movs	r2, #0
 8001906:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dfsdm1_flt0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001908:	4b37      	ldr	r3, [pc, #220]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 800190a:	2200      	movs	r2, #0
 800190c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 800190e:	4836      	ldr	r0, [pc, #216]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 8001910:	f001 fe24 	bl	800355c <HAL_DMA_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <HAL_DFSDM_FilterMspInit+0x27e>
    {
      Error_Handler();
 800191a:	f7ff fdd1 	bl	80014c0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4a31      	ldr	r2, [pc, #196]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 8001922:	62da      	str	r2, [r3, #44]	; 0x2c
 8001924:	4a30      	ldr	r2, [pc, #192]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a2e      	ldr	r2, [pc, #184]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 800192e:	629a      	str	r2, [r3, #40]	; 0x28
 8001930:	4a2d      	ldr	r2, [pc, #180]	; (80019e8 <HAL_DFSDM_FilterMspInit+0x348>)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6393      	str	r3, [r2, #56]	; 0x38
  }

    /* DFSDM2 DMA Init */
    /* DFSDM2_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM2_Filter0){
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	4a2d      	ldr	r2, [pc, #180]	; (80019f0 <HAL_DFSDM_FilterMspInit+0x350>)
 800193c:	4293      	cmp	r3, r2
 800193e:	d13f      	bne.n	80019c0 <HAL_DFSDM_FilterMspInit+0x320>
    hdma_dfsdm2_flt0.Instance = DMA2_Stream4;
 8001940:	4b2c      	ldr	r3, [pc, #176]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001942:	4a2d      	ldr	r2, [pc, #180]	; (80019f8 <HAL_DFSDM_FilterMspInit+0x358>)
 8001944:	601a      	str	r2, [r3, #0]
    hdma_dfsdm2_flt0.Init.Channel = DMA_CHANNEL_8;
 8001946:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800194c:	605a      	str	r2, [r3, #4]
    hdma_dfsdm2_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800194e:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
    hdma_dfsdm2_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8001954:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001956:	2200      	movs	r2, #0
 8001958:	60da      	str	r2, [r3, #12]
    hdma_dfsdm2_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800195a:	4b26      	ldr	r3, [pc, #152]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 800195c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001960:	611a      	str	r2, [r3, #16]
    hdma_dfsdm2_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001962:	4b24      	ldr	r3, [pc, #144]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001964:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001968:	615a      	str	r2, [r3, #20]
    hdma_dfsdm2_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800196a:	4b22      	ldr	r3, [pc, #136]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 800196c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001970:	619a      	str	r2, [r3, #24]
    hdma_dfsdm2_flt0.Init.Mode = DMA_CIRCULAR;
 8001972:	4b20      	ldr	r3, [pc, #128]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001974:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001978:	61da      	str	r2, [r3, #28]
    hdma_dfsdm2_flt0.Init.Priority = DMA_PRIORITY_LOW;
 800197a:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 800197c:	2200      	movs	r2, #0
 800197e:	621a      	str	r2, [r3, #32]
    hdma_dfsdm2_flt0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001980:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001982:	2204      	movs	r2, #4
 8001984:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_dfsdm2_flt0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001986:	4b1b      	ldr	r3, [pc, #108]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001988:	2203      	movs	r2, #3
 800198a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_dfsdm2_flt0.Init.MemBurst = DMA_MBURST_SINGLE;
 800198c:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 800198e:	2200      	movs	r2, #0
 8001990:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_dfsdm2_flt0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001992:	4b18      	ldr	r3, [pc, #96]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 8001994:	2200      	movs	r2, #0
 8001996:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dfsdm2_flt0) != HAL_OK)
 8001998:	4816      	ldr	r0, [pc, #88]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 800199a:	f001 fddf 	bl	800355c <HAL_DMA_Init>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <HAL_DFSDM_FilterMspInit+0x308>
    {
      Error_Handler();
 80019a4:	f7ff fd8c 	bl	80014c0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm2_flt0);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	4a12      	ldr	r2, [pc, #72]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 80019ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80019ae:	4a11      	ldr	r2, [pc, #68]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm2_flt0);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a0f      	ldr	r2, [pc, #60]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 80019b8:	629a      	str	r2, [r3, #40]	; 0x28
 80019ba:	4a0e      	ldr	r2, [pc, #56]	; (80019f4 <HAL_DFSDM_FilterMspInit+0x354>)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6393      	str	r3, [r2, #56]	; 0x38
  }

}
 80019c0:	bf00      	nop
 80019c2:	3738      	adds	r7, #56	; 0x38
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40016100 	.word	0x40016100
 80019cc:	40016180 	.word	0x40016180
 80019d0:	2000009c 	.word	0x2000009c
 80019d4:	20000094 	.word	0x20000094
 80019d8:	40023800 	.word	0x40023800
 80019dc:	40020000 	.word	0x40020000
 80019e0:	40020c00 	.word	0x40020c00
 80019e4:	40020400 	.word	0x40020400
 80019e8:	200034b8 	.word	0x200034b8
 80019ec:	40026410 	.word	0x40026410
 80019f0:	40016500 	.word	0x40016500
 80019f4:	200035cc 	.word	0x200035cc
 80019f8:	40026470 	.word	0x40026470

080019fc <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08e      	sub	sp, #56	; 0x38
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM1_Init == 0))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a81      	ldr	r2, [pc, #516]	; (8001c20 <HAL_DFSDM_ChannelMspInit+0x224>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d00e      	beq.n	8001a3c <HAL_DFSDM_ChannelMspInit+0x40>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a80      	ldr	r2, [pc, #512]	; (8001c24 <HAL_DFSDM_ChannelMspInit+0x228>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d009      	beq.n	8001a3c <HAL_DFSDM_ChannelMspInit+0x40>
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a7e      	ldr	r2, [pc, #504]	; (8001c28 <HAL_DFSDM_ChannelMspInit+0x22c>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d004      	beq.n	8001a3c <HAL_DFSDM_ChannelMspInit+0x40>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a7d      	ldr	r2, [pc, #500]	; (8001c2c <HAL_DFSDM_ChannelMspInit+0x230>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d15d      	bne.n	8001af8 <HAL_DFSDM_ChannelMspInit+0xfc>
 8001a3c:	4b7c      	ldr	r3, [pc, #496]	; (8001c30 <HAL_DFSDM_ChannelMspInit+0x234>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d159      	bne.n	8001af8 <HAL_DFSDM_ChannelMspInit+0xfc>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001a44:	4b7b      	ldr	r3, [pc, #492]	; (8001c34 <HAL_DFSDM_ChannelMspInit+0x238>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	4a7a      	ldr	r2, [pc, #488]	; (8001c34 <HAL_DFSDM_ChannelMspInit+0x238>)
 8001a4c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001a4e:	4b79      	ldr	r3, [pc, #484]	; (8001c34 <HAL_DFSDM_ChannelMspInit+0x238>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d10d      	bne.n	8001a72 <HAL_DFSDM_ChannelMspInit+0x76>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	623b      	str	r3, [r7, #32]
 8001a5a:	4b77      	ldr	r3, [pc, #476]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a5e:	4a76      	ldr	r2, [pc, #472]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a60:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a64:	6453      	str	r3, [r2, #68]	; 0x44
 8001a66:	4b74      	ldr	r3, [pc, #464]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a6e:	623b      	str	r3, [r7, #32]
 8001a70:	6a3b      	ldr	r3, [r7, #32]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	61fb      	str	r3, [r7, #28]
 8001a76:	4b70      	ldr	r3, [pc, #448]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a7a:	4a6f      	ldr	r2, [pc, #444]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	6313      	str	r3, [r2, #48]	; 0x30
 8001a82:	4b6d      	ldr	r3, [pc, #436]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a86:	f003 0301 	and.w	r3, r3, #1
 8001a8a:	61fb      	str	r3, [r7, #28]
 8001a8c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	61bb      	str	r3, [r7, #24]
 8001a92:	4b69      	ldr	r3, [pc, #420]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a96:	4a68      	ldr	r2, [pc, #416]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001a98:	f043 0308 	orr.w	r3, r3, #8
 8001a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9e:	4b66      	ldr	r3, [pc, #408]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	61bb      	str	r3, [r7, #24]
 8001aa8:	69bb      	ldr	r3, [r7, #24]
    /**DFSDM1 GPIO Configuration    
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1 
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 8001aaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001abc:	2306      	movs	r3, #6
 8001abe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	485d      	ldr	r0, [pc, #372]	; (8001c3c <HAL_DFSDM_ChannelMspInit+0x240>)
 8001ac8:	f002 f990 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 8001acc:	2340      	movs	r3, #64	; 0x40
 8001ace:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001adc:	2306      	movs	r3, #6
 8001ade:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001ae0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4856      	ldr	r0, [pc, #344]	; (8001c40 <HAL_DFSDM_ChannelMspInit+0x244>)
 8001ae8:	f002 f980 	bl	8003dec <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8001aec:	4b50      	ldr	r3, [pc, #320]	; (8001c30 <HAL_DFSDM_ChannelMspInit+0x234>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	3301      	adds	r3, #1
 8001af2:	4a4f      	ldr	r2, [pc, #316]	; (8001c30 <HAL_DFSDM_ChannelMspInit+0x234>)
 8001af4:	6013      	str	r3, [r2, #0]

  /* USER CODE END DFSDM2_MspInit 1 */
  DFSDM2_Init++;
  }

}
 8001af6:	e08f      	b.n	8001c18 <HAL_DFSDM_ChannelMspInit+0x21c>
  else if(!(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM2_Init == 0))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a48      	ldr	r2, [pc, #288]	; (8001c20 <HAL_DFSDM_ChannelMspInit+0x224>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	f000 808a 	beq.w	8001c18 <HAL_DFSDM_ChannelMspInit+0x21c>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a46      	ldr	r2, [pc, #280]	; (8001c24 <HAL_DFSDM_ChannelMspInit+0x228>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	f000 8084 	beq.w	8001c18 <HAL_DFSDM_ChannelMspInit+0x21c>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a44      	ldr	r2, [pc, #272]	; (8001c28 <HAL_DFSDM_ChannelMspInit+0x22c>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d07e      	beq.n	8001c18 <HAL_DFSDM_ChannelMspInit+0x21c>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a43      	ldr	r2, [pc, #268]	; (8001c2c <HAL_DFSDM_ChannelMspInit+0x230>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d079      	beq.n	8001c18 <HAL_DFSDM_ChannelMspInit+0x21c>
 8001b24:	4b47      	ldr	r3, [pc, #284]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0x248>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d175      	bne.n	8001c18 <HAL_DFSDM_ChannelMspInit+0x21c>
    HAL_RCC_DFSDM2_CLK_ENABLED++;
 8001b2c:	4b46      	ldr	r3, [pc, #280]	; (8001c48 <HAL_DFSDM_ChannelMspInit+0x24c>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	3301      	adds	r3, #1
 8001b32:	4a45      	ldr	r2, [pc, #276]	; (8001c48 <HAL_DFSDM_ChannelMspInit+0x24c>)
 8001b34:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM2_CLK_ENABLED==1){
 8001b36:	4b44      	ldr	r3, [pc, #272]	; (8001c48 <HAL_DFSDM_ChannelMspInit+0x24c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d10d      	bne.n	8001b5a <HAL_DFSDM_ChannelMspInit+0x15e>
      __HAL_RCC_DFSDM2_CLK_ENABLE();
 8001b3e:	2300      	movs	r3, #0
 8001b40:	617b      	str	r3, [r7, #20]
 8001b42:	4b3d      	ldr	r3, [pc, #244]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	4a3c      	ldr	r2, [pc, #240]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b48:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b4e:	4b3a      	ldr	r3, [pc, #232]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b56:	617b      	str	r3, [r7, #20]
 8001b58:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	4b36      	ldr	r3, [pc, #216]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	4a35      	ldr	r2, [pc, #212]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6a:	4b33      	ldr	r3, [pc, #204]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b2f      	ldr	r3, [pc, #188]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b7e:	4a2e      	ldr	r2, [pc, #184]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b80:	f043 0308 	orr.w	r3, r3, #8
 8001b84:	6313      	str	r3, [r2, #48]	; 0x30
 8001b86:	4b2c      	ldr	r3, [pc, #176]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b8a:	f003 0308 	and.w	r3, r3, #8
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	4b28      	ldr	r3, [pc, #160]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a27      	ldr	r2, [pc, #156]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001b9c:	f043 0302 	orr.w	r3, r3, #2
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b25      	ldr	r3, [pc, #148]	; (8001c38 <HAL_DFSDM_ChannelMspInit+0x23c>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0302 	and.w	r3, r3, #2
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DFSDM2_DATIN1_Pin;
 8001bae:	2380      	movs	r3, #128	; 0x80
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_DFSDM2;
 8001bbe:	2307      	movs	r3, #7
 8001bc0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001bc2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	481c      	ldr	r0, [pc, #112]	; (8001c3c <HAL_DFSDM_ChannelMspInit+0x240>)
 8001bca:	f002 f90f 	bl	8003dec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_CKOUT_Pin;
 8001bce:	2304      	movs	r3, #4
 8001bd0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM2;
 8001bde:	2303      	movs	r3, #3
 8001be0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001be2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be6:	4619      	mov	r1, r3
 8001be8:	4815      	ldr	r0, [pc, #84]	; (8001c40 <HAL_DFSDM_ChannelMspInit+0x244>)
 8001bea:	f002 f8ff 	bl	8003dec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DFSDM2_DATIN7_Pin;
 8001bee:	2380      	movs	r3, #128	; 0x80
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM2;
 8001bfe:	2306      	movs	r3, #6
 8001c00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(DFSDM2_DATIN7_GPIO_Port, &GPIO_InitStruct);
 8001c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c06:	4619      	mov	r1, r3
 8001c08:	4810      	ldr	r0, [pc, #64]	; (8001c4c <HAL_DFSDM_ChannelMspInit+0x250>)
 8001c0a:	f002 f8ef 	bl	8003dec <HAL_GPIO_Init>
  DFSDM2_Init++;
 8001c0e:	4b0d      	ldr	r3, [pc, #52]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0x248>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	3301      	adds	r3, #1
 8001c14:	4a0b      	ldr	r2, [pc, #44]	; (8001c44 <HAL_DFSDM_ChannelMspInit+0x248>)
 8001c16:	6013      	str	r3, [r2, #0]
}
 8001c18:	bf00      	nop
 8001c1a:	3738      	adds	r7, #56	; 0x38
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40016000 	.word	0x40016000
 8001c24:	40016020 	.word	0x40016020
 8001c28:	40016040 	.word	0x40016040
 8001c2c:	40016060 	.word	0x40016060
 8001c30:	20000098 	.word	0x20000098
 8001c34:	20000090 	.word	0x20000090
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40020000 	.word	0x40020000
 8001c40:	40020c00 	.word	0x40020c00
 8001c44:	2000009c 	.word	0x2000009c
 8001c48:	20000094 	.word	0x20000094
 8001c4c:	40020400 	.word	0x40020400

08001c50 <HAL_FMPI2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmpi2c: FMPI2C handle pointer
* @retval None
*/
void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef* hfmpi2c)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	; 0x28
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c58:	f107 0314 	add.w	r3, r7, #20
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
 8001c66:	611a      	str	r2, [r3, #16]
  if(hfmpi2c->Instance==FMPI2C1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a19      	ldr	r2, [pc, #100]	; (8001cd4 <HAL_FMPI2C_MspInit+0x84>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d12b      	bne.n	8001cca <HAL_FMPI2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN FMPI2C1_MspInit 0 */

  /* USER CODE END FMPI2C1_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	613b      	str	r3, [r7, #16]
 8001c76:	4b18      	ldr	r3, [pc, #96]	; (8001cd8 <HAL_FMPI2C_MspInit+0x88>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c7a:	4a17      	ldr	r2, [pc, #92]	; (8001cd8 <HAL_FMPI2C_MspInit+0x88>)
 8001c7c:	f043 0304 	orr.w	r3, r3, #4
 8001c80:	6313      	str	r3, [r2, #48]	; 0x30
 8001c82:	4b15      	ldr	r3, [pc, #84]	; (8001cd8 <HAL_FMPI2C_MspInit+0x88>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	f003 0304 	and.w	r3, r3, #4
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	693b      	ldr	r3, [r7, #16]
    /**FMPI2C1 GPIO Configuration    
    PC6     ------> FMPI2C1_SCL
    PC7     ------> FMPI2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2CFMP1_SCL_Pin|I2CFMP_SDA_Pin;
 8001c8e:	23c0      	movs	r3, #192	; 0xc0
 8001c90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c92:	2312      	movs	r3, #18
 8001c94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c96:	2301      	movs	r3, #1
 8001c98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_FMPI2C1;
 8001c9e:	2304      	movs	r3, #4
 8001ca0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ca2:	f107 0314 	add.w	r3, r7, #20
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	480c      	ldr	r0, [pc, #48]	; (8001cdc <HAL_FMPI2C_MspInit+0x8c>)
 8001caa:	f002 f89f 	bl	8003dec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_FMPI2C1_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	4b09      	ldr	r3, [pc, #36]	; (8001cd8 <HAL_FMPI2C_MspInit+0x88>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb6:	4a08      	ldr	r2, [pc, #32]	; (8001cd8 <HAL_FMPI2C_MspInit+0x88>)
 8001cb8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cbe:	4b06      	ldr	r3, [pc, #24]	; (8001cd8 <HAL_FMPI2C_MspInit+0x88>)
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMPI2C1_MspInit 1 */

  /* USER CODE END FMPI2C1_MspInit 1 */
  }

}
 8001cca:	bf00      	nop
 8001ccc:	3728      	adds	r7, #40	; 0x28
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40006000 	.word	0x40006000
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40020800 	.word	0x40020800

08001ce0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b08c      	sub	sp, #48	; 0x30
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 031c 	add.w	r3, r7, #28
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a4f      	ldr	r2, [pc, #316]	; (8001e3c <HAL_I2S_MspInit+0x15c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	f040 8097 	bne.w	8001e32 <HAL_I2S_MspInit+0x152>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d04:	2300      	movs	r3, #0
 8001d06:	61bb      	str	r3, [r7, #24]
 8001d08:	4b4d      	ldr	r3, [pc, #308]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0c:	4a4c      	ldr	r2, [pc, #304]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d12:	6413      	str	r3, [r2, #64]	; 0x40
 8001d14:	4b4a      	ldr	r3, [pc, #296]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d1c:	61bb      	str	r3, [r7, #24]
 8001d1e:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
 8001d24:	4b46      	ldr	r3, [pc, #280]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d28:	4a45      	ldr	r2, [pc, #276]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d2a:	f043 0304 	orr.w	r3, r3, #4
 8001d2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001d30:	4b43      	ldr	r3, [pc, #268]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d34:	f003 0304 	and.w	r3, r3, #4
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	4b3f      	ldr	r3, [pc, #252]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d44:	4a3e      	ldr	r2, [pc, #248]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d46:	f043 0301 	orr.w	r3, r3, #1
 8001d4a:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4c:	4b3c      	ldr	r3, [pc, #240]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d50:	f003 0301 	and.w	r3, r3, #1
 8001d54:	613b      	str	r3, [r7, #16]
 8001d56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	4b38      	ldr	r3, [pc, #224]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d60:	4a37      	ldr	r2, [pc, #220]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d62:	f043 0308 	orr.w	r3, r3, #8
 8001d66:	6313      	str	r3, [r2, #48]	; 0x30
 8001d68:	4b35      	ldr	r3, [pc, #212]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6c:	f003 0308 	and.w	r3, r3, #8
 8001d70:	60fb      	str	r3, [r7, #12]
 8001d72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d74:	2300      	movs	r3, #0
 8001d76:	60bb      	str	r3, [r7, #8]
 8001d78:	4b31      	ldr	r3, [pc, #196]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d7c:	4a30      	ldr	r2, [pc, #192]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d7e:	f043 0302 	orr.w	r3, r3, #2
 8001d82:	6313      	str	r3, [r2, #48]	; 0x30
 8001d84:	4b2e      	ldr	r3, [pc, #184]	; (8001e40 <HAL_I2S_MspInit+0x160>)
 8001d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PA3     ------> I2S2_MCK
    PD3     ------> I2S2_CK
    PB9     ------> I2S2_WS 
    */
    GPIO_InitStruct.Pin = CODEC_ext_SD_Pin;
 8001d90:	2304      	movs	r3, #4
 8001d92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d94:	2302      	movs	r3, #2
 8001d96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8001da0:	2306      	movs	r3, #6
 8001da2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_ext_SD_GPIO_Port, &GPIO_InitStruct);
 8001da4:	f107 031c 	add.w	r3, r7, #28
 8001da8:	4619      	mov	r1, r3
 8001daa:	4826      	ldr	r0, [pc, #152]	; (8001e44 <HAL_I2S_MspInit+0x164>)
 8001dac:	f002 f81e 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SD_Pin;
 8001db0:	2308      	movs	r3, #8
 8001db2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db4:	2302      	movs	r3, #2
 8001db6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001dc0:	2305      	movs	r3, #5
 8001dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_SD_GPIO_Port, &GPIO_InitStruct);
 8001dc4:	f107 031c 	add.w	r3, r7, #28
 8001dc8:	4619      	mov	r1, r3
 8001dca:	481e      	ldr	r0, [pc, #120]	; (8001e44 <HAL_I2S_MspInit+0x164>)
 8001dcc:	f002 f80e 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_MCK_Pin;
 8001dd0:	2308      	movs	r3, #8
 8001dd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd4:	2302      	movs	r3, #2
 8001dd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001de0:	2305      	movs	r3, #5
 8001de2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_MCK_GPIO_Port, &GPIO_InitStruct);
 8001de4:	f107 031c 	add.w	r3, r7, #28
 8001de8:	4619      	mov	r1, r3
 8001dea:	4817      	ldr	r0, [pc, #92]	; (8001e48 <HAL_I2S_MspInit+0x168>)
 8001dec:	f001 fffe 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_CK_Pin;
 8001df0:	2308      	movs	r3, #8
 8001df2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e00:	2305      	movs	r3, #5
 8001e02:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_CK_GPIO_Port, &GPIO_InitStruct);
 8001e04:	f107 031c 	add.w	r3, r7, #28
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4810      	ldr	r0, [pc, #64]	; (8001e4c <HAL_I2S_MspInit+0x16c>)
 8001e0c:	f001 ffee 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_WS_Pin;
 8001e10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e16:	2302      	movs	r3, #2
 8001e18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e22:	2305      	movs	r3, #5
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CODEC_WS_GPIO_Port, &GPIO_InitStruct);
 8001e26:	f107 031c 	add.w	r3, r7, #28
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4808      	ldr	r0, [pc, #32]	; (8001e50 <HAL_I2S_MspInit+0x170>)
 8001e2e:	f001 ffdd 	bl	8003dec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001e32:	bf00      	nop
 8001e34:	3730      	adds	r7, #48	; 0x30
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40003800 	.word	0x40003800
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40020800 	.word	0x40020800
 8001e48:	40020000 	.word	0x40020000
 8001e4c:	40020c00 	.word	0x40020c00
 8001e50:	40020400 	.word	0x40020400

08001e54 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08e      	sub	sp, #56	; 0x38
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a56      	ldr	r2, [pc, #344]	; (8001fcc <HAL_QSPI_MspInit+0x178>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	f040 80a6 	bne.w	8001fc4 <HAL_QSPI_MspInit+0x170>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001e78:	2300      	movs	r3, #0
 8001e7a:	623b      	str	r3, [r7, #32]
 8001e7c:	4b54      	ldr	r3, [pc, #336]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001e7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e80:	4a53      	ldr	r2, [pc, #332]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001e82:	f043 0302 	orr.w	r3, r3, #2
 8001e86:	6393      	str	r3, [r2, #56]	; 0x38
 8001e88:	4b51      	ldr	r3, [pc, #324]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	623b      	str	r3, [r7, #32]
 8001e92:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e94:	2300      	movs	r3, #0
 8001e96:	61fb      	str	r3, [r7, #28]
 8001e98:	4b4d      	ldr	r3, [pc, #308]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001e9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9c:	4a4c      	ldr	r2, [pc, #304]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001e9e:	f043 0310 	orr.w	r3, r3, #16
 8001ea2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea4:	4b4a      	ldr	r3, [pc, #296]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea8:	f003 0310 	and.w	r3, r3, #16
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	61bb      	str	r3, [r7, #24]
 8001eb4:	4b46      	ldr	r3, [pc, #280]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	4a45      	ldr	r2, [pc, #276]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001eba:	f043 0320 	orr.w	r3, r3, #32
 8001ebe:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec0:	4b43      	ldr	r3, [pc, #268]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	f003 0320 	and.w	r3, r3, #32
 8001ec8:	61bb      	str	r3, [r7, #24]
 8001eca:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
 8001ed0:	4b3f      	ldr	r3, [pc, #252]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed4:	4a3e      	ldr	r2, [pc, #248]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001ed6:	f043 0302 	orr.w	r3, r3, #2
 8001eda:	6313      	str	r3, [r2, #48]	; 0x30
 8001edc:	4b3c      	ldr	r3, [pc, #240]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	617b      	str	r3, [r7, #20]
 8001ee6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ee8:	2300      	movs	r3, #0
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	4b38      	ldr	r3, [pc, #224]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef0:	4a37      	ldr	r2, [pc, #220]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001ef2:	f043 0308 	orr.w	r3, r3, #8
 8001ef6:	6313      	str	r3, [r2, #48]	; 0x30
 8001ef8:	4b35      	ldr	r3, [pc, #212]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f04:	2300      	movs	r3, #0
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	4b31      	ldr	r3, [pc, #196]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0c:	4a30      	ldr	r2, [pc, #192]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001f0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f12:	6313      	str	r3, [r2, #48]	; 0x30
 8001f14:	4b2e      	ldr	r3, [pc, #184]	; (8001fd0 <HAL_QSPI_MspInit+0x17c>)
 8001f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f1c:	60fb      	str	r3, [r7, #12]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PD13     ------> QUADSPI_BK1_IO3
    PG6     ------> QUADSPI_BK1_NCS 
    */
    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin;
 8001f20:	2304      	movs	r3, #4
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f24:	2302      	movs	r3, #2
 8001f26:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001f30:	2309      	movs	r3, #9
 8001f32:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO2_GPIO_Port, &GPIO_InitStruct);
 8001f34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f38:	4619      	mov	r1, r3
 8001f3a:	4826      	ldr	r0, [pc, #152]	; (8001fd4 <HAL_QSPI_MspInit+0x180>)
 8001f3c:	f001 ff56 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin|QSPI_BK1_IO1_Pin;
 8001f40:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001f44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f46:	2302      	movs	r3, #2
 8001f48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001f52:	230a      	movs	r3, #10
 8001f54:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f5a:	4619      	mov	r1, r3
 8001f5c:	481e      	ldr	r0, [pc, #120]	; (8001fd8 <HAL_QSPI_MspInit+0x184>)
 8001f5e:	f001 ff45 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 8001f62:	2304      	movs	r3, #4
 8001f64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f66:	2302      	movs	r3, #2
 8001f68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001f72:	2309      	movs	r3, #9
 8001f74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	4817      	ldr	r0, [pc, #92]	; (8001fdc <HAL_QSPI_MspInit+0x188>)
 8001f7e:	f001 ff35 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin;
 8001f82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f90:	2303      	movs	r3, #3
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001f94:	2309      	movs	r3, #9
 8001f96:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO3_GPIO_Port, &GPIO_InitStruct);
 8001f98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4810      	ldr	r0, [pc, #64]	; (8001fe0 <HAL_QSPI_MspInit+0x18c>)
 8001fa0:	f001 ff24 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 8001fa4:	2340      	movs	r3, #64	; 0x40
 8001fa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fac:	2300      	movs	r3, #0
 8001fae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fb4:	230a      	movs	r3, #10
 8001fb6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8001fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4809      	ldr	r0, [pc, #36]	; (8001fe4 <HAL_QSPI_MspInit+0x190>)
 8001fc0:	f001 ff14 	bl	8003dec <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001fc4:	bf00      	nop
 8001fc6:	3738      	adds	r7, #56	; 0x38
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	a0001000 	.word	0xa0001000
 8001fd0:	40023800 	.word	0x40023800
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	40021400 	.word	0x40021400
 8001fdc:	40020400 	.word	0x40020400
 8001fe0:	40020c00 	.word	0x40020c00
 8001fe4:	40021800 	.word	0x40021800

08001fe8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	; 0x28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a31      	ldr	r2, [pc, #196]	; (80020cc <HAL_SD_MspInit+0xe4>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d15b      	bne.n	80020c2 <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	4b30      	ldr	r3, [pc, #192]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002012:	4a2f      	ldr	r2, [pc, #188]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 8002014:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002018:	6453      	str	r3, [r2, #68]	; 0x44
 800201a:	4b2d      	ldr	r3, [pc, #180]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800201e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	4b29      	ldr	r3, [pc, #164]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202e:	4a28      	ldr	r2, [pc, #160]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	6313      	str	r3, [r2, #48]	; 0x30
 8002036:	4b26      	ldr	r3, [pc, #152]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	60bb      	str	r3, [r7, #8]
 8002046:	4b22      	ldr	r3, [pc, #136]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204a:	4a21      	ldr	r2, [pc, #132]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 800204c:	f043 0304 	orr.w	r3, r3, #4
 8002050:	6313      	str	r3, [r2, #48]	; 0x30
 8002052:	4b1f      	ldr	r3, [pc, #124]	; (80020d0 <HAL_SD_MspInit+0xe8>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK 
    */
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 800205e:	2340      	movs	r3, #64	; 0x40
 8002060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002062:	2302      	movs	r3, #2
 8002064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800206e:	230c      	movs	r3, #12
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4619      	mov	r1, r3
 8002078:	4816      	ldr	r0, [pc, #88]	; (80020d4 <HAL_SD_MspInit+0xec>)
 800207a:	f001 feb7 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin;
 800207e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002084:	2302      	movs	r3, #2
 8002086:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002088:	2300      	movs	r3, #0
 800208a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800208c:	2303      	movs	r3, #3
 800208e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002090:	230c      	movs	r3, #12
 8002092:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	4619      	mov	r1, r3
 800209a:	480f      	ldr	r0, [pc, #60]	; (80020d8 <HAL_SD_MspInit+0xf0>)
 800209c:	f001 fea6 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_CLK_Pin;
 80020a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020aa:	2301      	movs	r3, #1
 80020ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ae:	2303      	movs	r3, #3
 80020b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80020b2:	230c      	movs	r3, #12
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CLK_GPIO_Port, &GPIO_InitStruct);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	4619      	mov	r1, r3
 80020bc:	4806      	ldr	r0, [pc, #24]	; (80020d8 <HAL_SD_MspInit+0xf0>)
 80020be:	f001 fe95 	bl	8003dec <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80020c2:	bf00      	nop
 80020c4:	3728      	adds	r7, #40	; 0x28
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	40012c00 	.word	0x40012c00
 80020d0:	40023800 	.word	0x40023800
 80020d4:	40020000 	.word	0x40020000
 80020d8:	40020800 	.word	0x40020800

080020dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08c      	sub	sp, #48	; 0x30
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020e4:	f107 031c 	add.w	r3, r7, #28
 80020e8:	2200      	movs	r2, #0
 80020ea:	601a      	str	r2, [r3, #0]
 80020ec:	605a      	str	r2, [r3, #4]
 80020ee:	609a      	str	r2, [r3, #8]
 80020f0:	60da      	str	r2, [r3, #12]
 80020f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART10)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a33      	ldr	r2, [pc, #204]	; (80021c8 <HAL_UART_MspInit+0xec>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d12d      	bne.n	800215a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART10_MspInit 0 */

  /* USER CODE END UART10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART10_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	61bb      	str	r3, [r7, #24]
 8002102:	4b32      	ldr	r3, [pc, #200]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002106:	4a31      	ldr	r2, [pc, #196]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002108:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800210c:	6453      	str	r3, [r2, #68]	; 0x44
 800210e:	4b2f      	ldr	r3, [pc, #188]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002116:	61bb      	str	r3, [r7, #24]
 8002118:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
 800211e:	4b2b      	ldr	r3, [pc, #172]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4a2a      	ldr	r2, [pc, #168]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4b28      	ldr	r3, [pc, #160]	; (80021cc <HAL_UART_MspInit+0xf0>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	697b      	ldr	r3, [r7, #20]
    /**UART10 GPIO Configuration    
    PG11     ------> UART10_RX
    PG12     ------> UART10_TX 
    */
    GPIO_InitStruct.Pin = WIFI_SPI_CSN_Pin|WIFI_DRDY_Pin;
 8002136:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800213a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002140:	2301      	movs	r3, #1
 8002142:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002144:	2303      	movs	r3, #3
 8002146:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_UART10;
 8002148:	230b      	movs	r3, #11
 800214a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800214c:	f107 031c 	add.w	r3, r7, #28
 8002150:	4619      	mov	r1, r3
 8002152:	481f      	ldr	r0, [pc, #124]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 8002154:	f001 fe4a 	bl	8003dec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002158:	e031      	b.n	80021be <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a1d      	ldr	r2, [pc, #116]	; (80021d4 <HAL_UART_MspInit+0xf8>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d12c      	bne.n	80021be <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002164:	2300      	movs	r3, #0
 8002166:	613b      	str	r3, [r7, #16]
 8002168:	4b18      	ldr	r3, [pc, #96]	; (80021cc <HAL_UART_MspInit+0xf0>)
 800216a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216c:	4a17      	ldr	r2, [pc, #92]	; (80021cc <HAL_UART_MspInit+0xf0>)
 800216e:	f043 0320 	orr.w	r3, r3, #32
 8002172:	6453      	str	r3, [r2, #68]	; 0x44
 8002174:	4b15      	ldr	r3, [pc, #84]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002178:	f003 0320 	and.w	r3, r3, #32
 800217c:	613b      	str	r3, [r7, #16]
 800217e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002180:	2300      	movs	r3, #0
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002188:	4a10      	ldr	r2, [pc, #64]	; (80021cc <HAL_UART_MspInit+0xf0>)
 800218a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800218e:	6313      	str	r3, [r2, #48]	; 0x30
 8002190:	4b0e      	ldr	r3, [pc, #56]	; (80021cc <HAL_UART_MspInit+0xf0>)
 8002192:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 800219c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 80021a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a2:	2302      	movs	r3, #2
 80021a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021aa:	2303      	movs	r3, #3
 80021ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80021ae:	2308      	movs	r3, #8
 80021b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	4619      	mov	r1, r3
 80021b8:	4805      	ldr	r0, [pc, #20]	; (80021d0 <HAL_UART_MspInit+0xf4>)
 80021ba:	f001 fe17 	bl	8003dec <HAL_GPIO_Init>
}
 80021be:	bf00      	nop
 80021c0:	3730      	adds	r7, #48	; 0x30
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40011c00 	.word	0x40011c00
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40021800 	.word	0x40021800
 80021d4:	40011400 	.word	0x40011400

080021d8 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80021d8:	b580      	push	{r7, lr}
 80021da:	b086      	sub	sp, #24
 80021dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80021de:	1d3b      	adds	r3, r7, #4
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80021ec:	4b2c      	ldr	r3, [pc, #176]	; (80022a0 <HAL_FSMC_MspInit+0xc8>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d151      	bne.n	8002298 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 80021f4:	4b2a      	ldr	r3, [pc, #168]	; (80022a0 <HAL_FSMC_MspInit+0xc8>)
 80021f6:	2201      	movs	r2, #1
 80021f8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	603b      	str	r3, [r7, #0]
 80021fe:	4b29      	ldr	r3, [pc, #164]	; (80022a4 <HAL_FSMC_MspInit+0xcc>)
 8002200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002202:	4a28      	ldr	r2, [pc, #160]	; (80022a4 <HAL_FSMC_MspInit+0xcc>)
 8002204:	f043 0301 	orr.w	r3, r3, #1
 8002208:	6393      	str	r3, [r2, #56]	; 0x38
 800220a:	4b26      	ldr	r3, [pc, #152]	; (80022a4 <HAL_FSMC_MspInit+0xcc>)
 800220c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	603b      	str	r3, [r7, #0]
 8002214:	683b      	ldr	r3, [r7, #0]
  PD7   ------> FSMC_NE1
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A1_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin 
 8002216:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800221a:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A6_Pin|PSRAM_A7_Pin 
                          |PSRAM_A8_Pin|PSRAM_A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221c:	2302      	movs	r3, #2
 800221e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002224:	2303      	movs	r3, #3
 8002226:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002228:	230c      	movs	r3, #12
 800222a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800222c:	1d3b      	adds	r3, r7, #4
 800222e:	4619      	mov	r1, r3
 8002230:	481d      	ldr	r0, [pc, #116]	; (80022a8 <HAL_FSMC_MspInit+0xd0>)
 8002232:	f001 fddb 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A10_Pin|PSRAM_A11_Pin|PSRAM_A12_Pin|PSRAM_A13_Pin 
 8002236:	f240 433f 	movw	r3, #1087	; 0x43f
 800223a:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A15_Pin|LCD_NE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223c:	2302      	movs	r3, #2
 800223e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002244:	2303      	movs	r3, #3
 8002246:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002248:	230c      	movs	r3, #12
 800224a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800224c:	1d3b      	adds	r3, r7, #4
 800224e:	4619      	mov	r1, r3
 8002250:	4816      	ldr	r0, [pc, #88]	; (80022ac <HAL_FSMC_MspInit+0xd4>)
 8002252:	f001 fdcb 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D4_Pin|LCD_PSRAM_D5_Pin|LCD_PSRAM_D6_Pin|LCD_PSRAM_D7_Pin 
 8002256:	f64f 7383 	movw	r3, #65411	; 0xff83
 800225a:	607b      	str	r3, [r7, #4]
                          |LCD_PSRAM_D8_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D11_Pin 
                          |LCD_PSRAM_D12_Pin|PSRAM_NBL0_Pin|PSRAM_NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225c:	2302      	movs	r3, #2
 800225e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002264:	2303      	movs	r3, #3
 8002266:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002268:	230c      	movs	r3, #12
 800226a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800226c:	1d3b      	adds	r3, r7, #4
 800226e:	4619      	mov	r1, r3
 8002270:	480f      	ldr	r0, [pc, #60]	; (80022b0 <HAL_FSMC_MspInit+0xd8>)
 8002272:	f001 fdbb 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D13_Pin|LCD_PSRAM_D14_Pin|LCd_PSRAM_D15_Pin|PSRAM_A16_Pin 
 8002276:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 800227a:	607b      	str	r3, [r7, #4]
                          |PSRAM_A17_Pin|LCD_PSRAM_D0_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D2_Pin 
                          |LCD_PSRAM_D3_Pin|LCD_PSRAM_NOE_Pin|LCD_PSRAM_NWE_Pin|PSRAM_NE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227c:	2302      	movs	r3, #2
 800227e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002280:	2300      	movs	r3, #0
 8002282:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002284:	2303      	movs	r3, #3
 8002286:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002288:	230c      	movs	r3, #12
 800228a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800228c:	1d3b      	adds	r3, r7, #4
 800228e:	4619      	mov	r1, r3
 8002290:	4808      	ldr	r0, [pc, #32]	; (80022b4 <HAL_FSMC_MspInit+0xdc>)
 8002292:	f001 fdab 	bl	8003dec <HAL_GPIO_Init>
 8002296:	e000      	b.n	800229a <HAL_FSMC_MspInit+0xc2>
    return;
 8002298:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	200000a0 	.word	0x200000a0
 80022a4:	40023800 	.word	0x40023800
 80022a8:	40021400 	.word	0x40021400
 80022ac:	40021800 	.word	0x40021800
 80022b0:	40021000 	.word	0x40021000
 80022b4:	40020c00 	.word	0x40020c00

080022b8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80022c0:	f7ff ff8a 	bl	80021d8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022da:	b480      	push	{r7}
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022de:	e7fe      	b.n	80022de <HardFault_Handler+0x4>

080022e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022e4:	e7fe      	b.n	80022e4 <MemManage_Handler+0x4>

080022e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022e6:	b480      	push	{r7}
 80022e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022ea:	e7fe      	b.n	80022ea <BusFault_Handler+0x4>

080022ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022f0:	e7fe      	b.n	80022f0 <UsageFault_Handler+0x4>

080022f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80022f2:	b480      	push	{r7}
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80022f6:	bf00      	nop
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002304:	bf00      	nop
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr

0800230e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002320:	f000 f942 	bl	80025a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002324:	bf00      	nop
 8002326:	bd80      	pop	{r7, pc}

08002328 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800232c:	4802      	ldr	r0, [pc, #8]	; (8002338 <DMA2_Stream0_IRQHandler+0x10>)
 800232e:	f001 fa1b 	bl	8003768 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002332:	bf00      	nop
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	200034b8 	.word	0x200034b8

0800233c <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm2_flt0);
 8002340:	4802      	ldr	r0, [pc, #8]	; (800234c <DMA2_Stream4_IRQHandler+0x10>)
 8002342:	f001 fa11 	bl	8003768 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	200035cc 	.word	0x200035cc

08002350 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235c:	2300      	movs	r3, #0
 800235e:	617b      	str	r3, [r7, #20]
 8002360:	e00a      	b.n	8002378 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002362:	f3af 8000 	nop.w
 8002366:	4601      	mov	r1, r0
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	1c5a      	adds	r2, r3, #1
 800236c:	60ba      	str	r2, [r7, #8]
 800236e:	b2ca      	uxtb	r2, r1
 8002370:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	3301      	adds	r3, #1
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	697a      	ldr	r2, [r7, #20]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	429a      	cmp	r2, r3
 800237e:	dbf0      	blt.n	8002362 <_read+0x12>
	}

return len;
 8002380:	687b      	ldr	r3, [r7, #4]
}
 8002382:	4618      	mov	r0, r3
 8002384:	3718      	adds	r7, #24
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b086      	sub	sp, #24
 800238e:	af00      	add	r7, sp, #0
 8002390:	60f8      	str	r0, [r7, #12]
 8002392:	60b9      	str	r1, [r7, #8]
 8002394:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002396:	2300      	movs	r3, #0
 8002398:	617b      	str	r3, [r7, #20]
 800239a:	e009      	b.n	80023b0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	1c5a      	adds	r2, r3, #1
 80023a0:	60ba      	str	r2, [r7, #8]
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	3301      	adds	r3, #1
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	697a      	ldr	r2, [r7, #20]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	dbf1      	blt.n	800239c <_write+0x12>
	}
	return len;
 80023b8:	687b      	ldr	r3, [r7, #4]
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3718      	adds	r7, #24
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <_close>:

int _close(int file)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
	return -1;
 80023ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	370c      	adds	r7, #12
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
 80023e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023ea:	605a      	str	r2, [r3, #4]
	return 0;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <_isatty>:

int _isatty(int file)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
	return 1;
 8002402:	2301      	movs	r3, #1
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002410:	b480      	push	{r7}
 8002412:	b085      	sub	sp, #20
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]
	return 0;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr
	...

0800242c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002434:	4b11      	ldr	r3, [pc, #68]	; (800247c <_sbrk+0x50>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d102      	bne.n	8002442 <_sbrk+0x16>
		heap_end = &end;
 800243c:	4b0f      	ldr	r3, [pc, #60]	; (800247c <_sbrk+0x50>)
 800243e:	4a10      	ldr	r2, [pc, #64]	; (8002480 <_sbrk+0x54>)
 8002440:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002442:	4b0e      	ldr	r3, [pc, #56]	; (800247c <_sbrk+0x50>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002448:	4b0c      	ldr	r3, [pc, #48]	; (800247c <_sbrk+0x50>)
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4413      	add	r3, r2
 8002450:	466a      	mov	r2, sp
 8002452:	4293      	cmp	r3, r2
 8002454:	d907      	bls.n	8002466 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002456:	f008 fec1 	bl	800b1dc <__errno>
 800245a:	4602      	mov	r2, r0
 800245c:	230c      	movs	r3, #12
 800245e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002460:	f04f 33ff 	mov.w	r3, #4294967295
 8002464:	e006      	b.n	8002474 <_sbrk+0x48>
	}

	heap_end += incr;
 8002466:	4b05      	ldr	r3, [pc, #20]	; (800247c <_sbrk+0x50>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	4a03      	ldr	r2, [pc, #12]	; (800247c <_sbrk+0x50>)
 8002470:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002472:	68fb      	ldr	r3, [r7, #12]
}
 8002474:	4618      	mov	r0, r3
 8002476:	3710      	adds	r7, #16
 8002478:	46bd      	mov	sp, r7
 800247a:	bd80      	pop	{r7, pc}
 800247c:	200000a4 	.word	0x200000a4
 8002480:	20006850 	.word	0x20006850

08002484 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002488:	4b08      	ldr	r3, [pc, #32]	; (80024ac <SystemInit+0x28>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248e:	4a07      	ldr	r2, [pc, #28]	; (80024ac <SystemInit+0x28>)
 8002490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <SystemInit+0x28>)
 800249a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800249e:	609a      	str	r2, [r3, #8]
#endif
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 80024b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 80024b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80024b6:	e003      	b.n	80024c0 <LoopCopyDataInit>

080024b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80024b8:	4b0c      	ldr	r3, [pc, #48]	; (80024ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80024ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80024bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80024be:	3104      	adds	r1, #4

080024c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80024c0:	480b      	ldr	r0, [pc, #44]	; (80024f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80024c2:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80024c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80024c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80024c8:	d3f6      	bcc.n	80024b8 <CopyDataInit>
  ldr  r2, =_sbss
 80024ca:	4a0b      	ldr	r2, [pc, #44]	; (80024f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80024cc:	e002      	b.n	80024d4 <LoopFillZerobss>

080024ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 80024ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80024d0:	f842 3b04 	str.w	r3, [r2], #4

080024d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80024d4:	4b09      	ldr	r3, [pc, #36]	; (80024fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80024d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80024d8:	d3f9      	bcc.n	80024ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024da:	f7ff ffd3 	bl	8002484 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024de:	f008 fe83 	bl	800b1e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024e2:	f7fe f8d5 	bl	8000690 <main>
  bx  lr    
 80024e6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80024e8:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 80024ec:	0800c6c0 	.word	0x0800c6c0
  ldr  r0, =_sdata
 80024f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80024f4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80024f8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80024fc:	2000684c 	.word	0x2000684c

08002500 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002500:	e7fe      	b.n	8002500 <ADC_IRQHandler>
	...

08002504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002508:	4b0e      	ldr	r3, [pc, #56]	; (8002544 <HAL_Init+0x40>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0d      	ldr	r2, [pc, #52]	; (8002544 <HAL_Init+0x40>)
 800250e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002512:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002514:	4b0b      	ldr	r3, [pc, #44]	; (8002544 <HAL_Init+0x40>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a0a      	ldr	r2, [pc, #40]	; (8002544 <HAL_Init+0x40>)
 800251a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800251e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002520:	4b08      	ldr	r3, [pc, #32]	; (8002544 <HAL_Init+0x40>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a07      	ldr	r2, [pc, #28]	; (8002544 <HAL_Init+0x40>)
 8002526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800252a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800252c:	2003      	movs	r0, #3
 800252e:	f000 fbbf 	bl	8002cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002532:	2000      	movs	r0, #0
 8002534:	f000 f808 	bl	8002548 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002538:	f7fe ffca 	bl	80014d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40023c00 	.word	0x40023c00

08002548 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <HAL_InitTick+0x54>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	4b12      	ldr	r3, [pc, #72]	; (80025a0 <HAL_InitTick+0x58>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	4619      	mov	r1, r3
 800255a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800255e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002562:	fbb2 f3f3 	udiv	r3, r2, r3
 8002566:	4618      	mov	r0, r3
 8002568:	f000 fbd7 	bl	8002d1a <HAL_SYSTICK_Config>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e00e      	b.n	8002594 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b0f      	cmp	r3, #15
 800257a:	d80a      	bhi.n	8002592 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800257c:	2200      	movs	r2, #0
 800257e:	6879      	ldr	r1, [r7, #4]
 8002580:	f04f 30ff 	mov.w	r0, #4294967295
 8002584:	f000 fb9f 	bl	8002cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002588:	4a06      	ldr	r2, [pc, #24]	; (80025a4 <HAL_InitTick+0x5c>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800258e:	2300      	movs	r3, #0
 8002590:	e000      	b.n	8002594 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
}
 8002594:	4618      	mov	r0, r3
 8002596:	3708      	adds	r7, #8
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20000000 	.word	0x20000000
 80025a0:	20000008 	.word	0x20000008
 80025a4:	20000004 	.word	0x20000004

080025a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025ac:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <HAL_IncTick+0x20>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	461a      	mov	r2, r3
 80025b2:	4b06      	ldr	r3, [pc, #24]	; (80025cc <HAL_IncTick+0x24>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4413      	add	r3, r2
 80025b8:	4a04      	ldr	r2, [pc, #16]	; (80025cc <HAL_IncTick+0x24>)
 80025ba:	6013      	str	r3, [r2, #0]
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	20000008 	.word	0x20000008
 80025cc:	200047d4 	.word	0x200047d4

080025d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return uwTick;
 80025d4:	4b03      	ldr	r3, [pc, #12]	; (80025e4 <HAL_GetTick+0x14>)
 80025d6:	681b      	ldr	r3, [r3, #0]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
 80025e2:	bf00      	nop
 80025e4:	200047d4 	.word	0x200047d4

080025e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025f0:	f7ff ffee 	bl	80025d0 <HAL_GetTick>
 80025f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002600:	d005      	beq.n	800260e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002602:	4b09      	ldr	r3, [pc, #36]	; (8002628 <HAL_Delay+0x40>)
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	461a      	mov	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4413      	add	r3, r2
 800260c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800260e:	bf00      	nop
 8002610:	f7ff ffde 	bl	80025d0 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	429a      	cmp	r2, r3
 800261e:	d8f7      	bhi.n	8002610 <HAL_Delay+0x28>
  {
  }
}
 8002620:	bf00      	nop
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	20000008 	.word	0x20000008

0800262c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b084      	sub	sp, #16
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d101      	bne.n	8002642 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	e033      	b.n	80026aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	2b00      	cmp	r3, #0
 8002648:	d109      	bne.n	800265e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7fe ff68 	bl	8001520 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	2b00      	cmp	r3, #0
 8002668:	d118      	bne.n	800269c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002672:	f023 0302 	bic.w	r3, r3, #2
 8002676:	f043 0202 	orr.w	r2, r3, #2
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800267e:	6878      	ldr	r0, [r7, #4]
 8002680:	f000 f94a 	bl	8002918 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f023 0303 	bic.w	r3, r3, #3
 8002692:	f043 0201 	orr.w	r2, r3, #1
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	641a      	str	r2, [r3, #64]	; 0x40
 800269a:	e001      	b.n	80026a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b085      	sub	sp, #20
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026be:	2300      	movs	r3, #0
 80026c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d101      	bne.n	80026d0 <HAL_ADC_ConfigChannel+0x1c>
 80026cc:	2302      	movs	r3, #2
 80026ce:	e113      	b.n	80028f8 <HAL_ADC_ConfigChannel+0x244>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	2b09      	cmp	r3, #9
 80026de:	d925      	bls.n	800272c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68d9      	ldr	r1, [r3, #12]
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	461a      	mov	r2, r3
 80026ee:	4613      	mov	r3, r2
 80026f0:	005b      	lsls	r3, r3, #1
 80026f2:	4413      	add	r3, r2
 80026f4:	3b1e      	subs	r3, #30
 80026f6:	2207      	movs	r2, #7
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43da      	mvns	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	400a      	ands	r2, r1
 8002704:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68d9      	ldr	r1, [r3, #12]
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	b29b      	uxth	r3, r3
 8002716:	4618      	mov	r0, r3
 8002718:	4603      	mov	r3, r0
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	4403      	add	r3, r0
 800271e:	3b1e      	subs	r3, #30
 8002720:	409a      	lsls	r2, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	430a      	orrs	r2, r1
 8002728:	60da      	str	r2, [r3, #12]
 800272a:	e022      	b.n	8002772 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	6919      	ldr	r1, [r3, #16]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	b29b      	uxth	r3, r3
 8002738:	461a      	mov	r2, r3
 800273a:	4613      	mov	r3, r2
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	4413      	add	r3, r2
 8002740:	2207      	movs	r2, #7
 8002742:	fa02 f303 	lsl.w	r3, r2, r3
 8002746:	43da      	mvns	r2, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	400a      	ands	r2, r1
 800274e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	6919      	ldr	r1, [r3, #16]
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	689a      	ldr	r2, [r3, #8]
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	b29b      	uxth	r3, r3
 8002760:	4618      	mov	r0, r3
 8002762:	4603      	mov	r3, r0
 8002764:	005b      	lsls	r3, r3, #1
 8002766:	4403      	add	r3, r0
 8002768:	409a      	lsls	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	2b06      	cmp	r3, #6
 8002778:	d824      	bhi.n	80027c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	4613      	mov	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	4413      	add	r3, r2
 800278a:	3b05      	subs	r3, #5
 800278c:	221f      	movs	r2, #31
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43da      	mvns	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	400a      	ands	r2, r1
 800279a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	4618      	mov	r0, r3
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685a      	ldr	r2, [r3, #4]
 80027ae:	4613      	mov	r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	4413      	add	r3, r2
 80027b4:	3b05      	subs	r3, #5
 80027b6:	fa00 f203 	lsl.w	r2, r0, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	430a      	orrs	r2, r1
 80027c0:	635a      	str	r2, [r3, #52]	; 0x34
 80027c2:	e04c      	b.n	800285e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2b0c      	cmp	r3, #12
 80027ca:	d824      	bhi.n	8002816 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	3b23      	subs	r3, #35	; 0x23
 80027de:	221f      	movs	r2, #31
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43da      	mvns	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	400a      	ands	r2, r1
 80027ec:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	4618      	mov	r0, r3
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	4613      	mov	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	4413      	add	r3, r2
 8002806:	3b23      	subs	r3, #35	; 0x23
 8002808:	fa00 f203 	lsl.w	r2, r0, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	631a      	str	r2, [r3, #48]	; 0x30
 8002814:	e023      	b.n	800285e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	3b41      	subs	r3, #65	; 0x41
 8002828:	221f      	movs	r2, #31
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43da      	mvns	r2, r3
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	400a      	ands	r2, r1
 8002836:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	b29b      	uxth	r3, r3
 8002844:	4618      	mov	r0, r3
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	4613      	mov	r3, r2
 800284c:	009b      	lsls	r3, r3, #2
 800284e:	4413      	add	r3, r2
 8002850:	3b41      	subs	r3, #65	; 0x41
 8002852:	fa00 f203 	lsl.w	r2, r0, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	430a      	orrs	r2, r1
 800285c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800285e:	4b29      	ldr	r3, [pc, #164]	; (8002904 <HAL_ADC_ConfigChannel+0x250>)
 8002860:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a28      	ldr	r2, [pc, #160]	; (8002908 <HAL_ADC_ConfigChannel+0x254>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d10f      	bne.n	800288c <HAL_ADC_ConfigChannel+0x1d8>
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2b12      	cmp	r3, #18
 8002872:	d10b      	bne.n	800288c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a1d      	ldr	r2, [pc, #116]	; (8002908 <HAL_ADC_ConfigChannel+0x254>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d12b      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x23a>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a1c      	ldr	r2, [pc, #112]	; (800290c <HAL_ADC_ConfigChannel+0x258>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d003      	beq.n	80028a8 <HAL_ADC_ConfigChannel+0x1f4>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b11      	cmp	r3, #17
 80028a6:	d122      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a11      	ldr	r2, [pc, #68]	; (800290c <HAL_ADC_ConfigChannel+0x258>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d111      	bne.n	80028ee <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028ca:	4b11      	ldr	r3, [pc, #68]	; (8002910 <HAL_ADC_ConfigChannel+0x25c>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a11      	ldr	r2, [pc, #68]	; (8002914 <HAL_ADC_ConfigChannel+0x260>)
 80028d0:	fba2 2303 	umull	r2, r3, r2, r3
 80028d4:	0c9a      	lsrs	r2, r3, #18
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028e0:	e002      	b.n	80028e8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	3b01      	subs	r3, #1
 80028e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f9      	bne.n	80028e2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3714      	adds	r7, #20
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	40012300 	.word	0x40012300
 8002908:	40012000 	.word	0x40012000
 800290c:	10000012 	.word	0x10000012
 8002910:	20000000 	.word	0x20000000
 8002914:	431bde83 	.word	0x431bde83

08002918 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002918:	b480      	push	{r7}
 800291a:	b085      	sub	sp, #20
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002920:	4b79      	ldr	r3, [pc, #484]	; (8002b08 <ADC_Init+0x1f0>)
 8002922:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	431a      	orrs	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685a      	ldr	r2, [r3, #4]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800294c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6859      	ldr	r1, [r3, #4]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	691b      	ldr	r3, [r3, #16]
 8002958:	021a      	lsls	r2, r3, #8
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002970:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6859      	ldr	r1, [r3, #4]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	689a      	ldr	r2, [r3, #8]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689a      	ldr	r2, [r3, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002992:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6899      	ldr	r1, [r3, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68da      	ldr	r2, [r3, #12]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029aa:	4a58      	ldr	r2, [pc, #352]	; (8002b0c <ADC_Init+0x1f4>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d022      	beq.n	80029f6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	689a      	ldr	r2, [r3, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	6899      	ldr	r1, [r3, #8]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	6899      	ldr	r1, [r3, #8]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	e00f      	b.n	8002a16 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a04:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	689a      	ldr	r2, [r3, #8]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a14:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689a      	ldr	r2, [r3, #8]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0202 	bic.w	r2, r2, #2
 8002a24:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	6899      	ldr	r1, [r3, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	7e1b      	ldrb	r3, [r3, #24]
 8002a30:	005a      	lsls	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d01b      	beq.n	8002a7c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a52:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a62:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	6859      	ldr	r1, [r3, #4]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a6e:	3b01      	subs	r3, #1
 8002a70:	035a      	lsls	r2, r3, #13
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	605a      	str	r2, [r3, #4]
 8002a7a:	e007      	b.n	8002a8c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	685a      	ldr	r2, [r3, #4]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a8a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	3b01      	subs	r3, #1
 8002aa8:	051a      	lsls	r2, r3, #20
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	689a      	ldr	r2, [r3, #8]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ac0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6899      	ldr	r1, [r3, #8]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ace:	025a      	lsls	r2, r3, #9
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689a      	ldr	r2, [r3, #8]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ae6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6899      	ldr	r1, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	029a      	lsls	r2, r3, #10
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	430a      	orrs	r2, r1
 8002afa:	609a      	str	r2, [r3, #8]
}
 8002afc:	bf00      	nop
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	40012300 	.word	0x40012300
 8002b0c:	0f000001 	.word	0x0f000001

08002b10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b20:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <__NVIC_SetPriorityGrouping+0x44>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b42:	4a04      	ldr	r2, [pc, #16]	; (8002b54 <__NVIC_SetPriorityGrouping+0x44>)
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	60d3      	str	r3, [r2, #12]
}
 8002b48:	bf00      	nop
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b5c:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <__NVIC_GetPriorityGrouping+0x18>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	0a1b      	lsrs	r3, r3, #8
 8002b62:	f003 0307 	and.w	r3, r3, #7
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	db0b      	blt.n	8002b9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	f003 021f 	and.w	r2, r3, #31
 8002b8c:	4907      	ldr	r1, [pc, #28]	; (8002bac <__NVIC_EnableIRQ+0x38>)
 8002b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b92:	095b      	lsrs	r3, r3, #5
 8002b94:	2001      	movs	r0, #1
 8002b96:	fa00 f202 	lsl.w	r2, r0, r2
 8002b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	e000e100 	.word	0xe000e100

08002bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	6039      	str	r1, [r7, #0]
 8002bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	db0a      	blt.n	8002bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	490c      	ldr	r1, [pc, #48]	; (8002bfc <__NVIC_SetPriority+0x4c>)
 8002bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bce:	0112      	lsls	r2, r2, #4
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bd8:	e00a      	b.n	8002bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	4908      	ldr	r1, [pc, #32]	; (8002c00 <__NVIC_SetPriority+0x50>)
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	3b04      	subs	r3, #4
 8002be8:	0112      	lsls	r2, r2, #4
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	440b      	add	r3, r1
 8002bee:	761a      	strb	r2, [r3, #24]
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000e100 	.word	0xe000e100
 8002c00:	e000ed00 	.word	0xe000ed00

08002c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b089      	sub	sp, #36	; 0x24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f1c3 0307 	rsb	r3, r3, #7
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	bf28      	it	cs
 8002c22:	2304      	movcs	r3, #4
 8002c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	2b06      	cmp	r3, #6
 8002c2c:	d902      	bls.n	8002c34 <NVIC_EncodePriority+0x30>
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	3b03      	subs	r3, #3
 8002c32:	e000      	b.n	8002c36 <NVIC_EncodePriority+0x32>
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c38:	f04f 32ff 	mov.w	r2, #4294967295
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43da      	mvns	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	401a      	ands	r2, r3
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	fa01 f303 	lsl.w	r3, r1, r3
 8002c56:	43d9      	mvns	r1, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c5c:	4313      	orrs	r3, r2
         );
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3724      	adds	r7, #36	; 0x24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c7c:	d301      	bcc.n	8002c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e00f      	b.n	8002ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c82:	4a0a      	ldr	r2, [pc, #40]	; (8002cac <SysTick_Config+0x40>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3b01      	subs	r3, #1
 8002c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c8a:	210f      	movs	r1, #15
 8002c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c90:	f7ff ff8e 	bl	8002bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c94:	4b05      	ldr	r3, [pc, #20]	; (8002cac <SysTick_Config+0x40>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c9a:	4b04      	ldr	r3, [pc, #16]	; (8002cac <SysTick_Config+0x40>)
 8002c9c:	2207      	movs	r2, #7
 8002c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	e000e010 	.word	0xe000e010

08002cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff ff29 	bl	8002b10 <__NVIC_SetPriorityGrouping>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b086      	sub	sp, #24
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	4603      	mov	r3, r0
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	607a      	str	r2, [r7, #4]
 8002cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd8:	f7ff ff3e 	bl	8002b58 <__NVIC_GetPriorityGrouping>
 8002cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	6978      	ldr	r0, [r7, #20]
 8002ce4:	f7ff ff8e 	bl	8002c04 <NVIC_EncodePriority>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff5d 	bl	8002bb0 <__NVIC_SetPriority>
}
 8002cf6:	bf00      	nop
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff ff31 	bl	8002b74 <__NVIC_EnableIRQ>
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b082      	sub	sp, #8
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff ffa2 	bl	8002c6c <SysTick_Config>
 8002d28:	4603      	mov	r3, r0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d101      	bne.n	8002d44 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e014      	b.n	8002d6e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	791b      	ldrb	r3, [r3, #4]
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d105      	bne.n	8002d5a <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002d54:	6878      	ldr	r0, [r7, #4]
 8002d56:	f7fe fc5f 	bl	8001618 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2201      	movs	r2, #1
 8002d6a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3708      	adds	r7, #8
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b087      	sub	sp, #28
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	60f8      	str	r0, [r7, #12]
 8002d7e:	60b9      	str	r1, [r7, #8]
 8002d80:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002d82:	2300      	movs	r3, #0
 8002d84:	617b      	str	r3, [r7, #20]
 8002d86:	2300      	movs	r3, #0
 8002d88:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	795b      	ldrb	r3, [r3, #5]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_DAC_ConfigChannel+0x20>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e036      	b.n	8002e04 <HAL_DAC_ConfigChannel+0x8e>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002daa:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	fa02 f303 	lsl.w	r3, r2, r3
 8002db4:	43db      	mvns	r3, r3
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4013      	ands	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002dc8:	693a      	ldr	r2, [r7, #16]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	6819      	ldr	r1, [r3, #0]
 8002de4:	22c0      	movs	r2, #192	; 0xc0
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43da      	mvns	r2, r3
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	400a      	ands	r2, r1
 8002df4:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2201      	movs	r2, #1
 8002dfa:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002e02:	2300      	movs	r3, #0
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	371c      	adds	r7, #28
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  DFSDM_Channel_HandleTypeDef  **channelHandleTable;
  DFSDM_Channel_TypeDef*       channel0Instance;
#endif /* defined(DFSDM2_Channel0) */
  
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e0cf      	b.n	8002fc2 <HAL_DFSDM_ChannelInit+0x1b2>
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
#if defined(DFSDM2_Channel0)
  /* Get channel counter, channel handle table and channel 0 instance */
  if(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a69      	ldr	r2, [pc, #420]	; (8002fcc <HAL_DFSDM_ChannelInit+0x1bc>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d00e      	beq.n	8002e4a <HAL_DFSDM_ChannelInit+0x3a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a67      	ldr	r2, [pc, #412]	; (8002fd0 <HAL_DFSDM_ChannelInit+0x1c0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d009      	beq.n	8002e4a <HAL_DFSDM_ChannelInit+0x3a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a66      	ldr	r2, [pc, #408]	; (8002fd4 <HAL_DFSDM_ChannelInit+0x1c4>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d004      	beq.n	8002e4a <HAL_DFSDM_ChannelInit+0x3a>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a64      	ldr	r2, [pc, #400]	; (8002fd8 <HAL_DFSDM_ChannelInit+0x1c8>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d106      	bne.n	8002e58 <HAL_DFSDM_ChannelInit+0x48>
  {
    channelCounterPtr  = &v_dfsdm1ChannelCounter;
 8002e4a:	4b64      	ldr	r3, [pc, #400]	; (8002fdc <HAL_DFSDM_ChannelInit+0x1cc>)
 8002e4c:	617b      	str	r3, [r7, #20]
    channelHandleTable =  a_dfsdm1ChannelHandle;
 8002e4e:	4b64      	ldr	r3, [pc, #400]	; (8002fe0 <HAL_DFSDM_ChannelInit+0x1d0>)
 8002e50:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM1_Channel0;
 8002e52:	4b5e      	ldr	r3, [pc, #376]	; (8002fcc <HAL_DFSDM_ChannelInit+0x1bc>)
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	e005      	b.n	8002e64 <HAL_DFSDM_ChannelInit+0x54>
  }
  else
  {
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
 8002e58:	4b62      	ldr	r3, [pc, #392]	; (8002fe4 <HAL_DFSDM_ChannelInit+0x1d4>)
 8002e5a:	617b      	str	r3, [r7, #20]
    channelHandleTable = a_dfsdm2ChannelHandle;
 8002e5c:	4b62      	ldr	r3, [pc, #392]	; (8002fe8 <HAL_DFSDM_ChannelInit+0x1d8>)
 8002e5e:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM2_Channel0;
 8002e60:	4b62      	ldr	r3, [pc, #392]	; (8002fec <HAL_DFSDM_ChannelInit+0x1dc>)
 8002e62:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check that channel has not been already initialized */
  if(channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4618      	mov	r0, r3
 8002e6a:	f000 fabd 	bl	80033e8 <DFSDM_GetChannelFromInstance>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	4413      	add	r3, r2
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d001      	beq.n	8002e80 <HAL_DFSDM_ChannelInit+0x70>
  {
    return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e0a0      	b.n	8002fc2 <HAL_DFSDM_ChannelInit+0x1b2>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f7fe fdbb 	bl	80019fc <HAL_DFSDM_ChannelMspInit>
#endif
  
  /* Update the channel counter */
  (*channelCounterPtr)++;
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	1c5a      	adds	r2, r3, #1
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	601a      	str	r2, [r3, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d125      	bne.n	8002ee4 <HAL_DFSDM_ChannelInit+0xd4>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	431a      	orrs	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	601a      	str	r2, [r3, #0]
    
    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	791b      	ldrb	r3, [r3, #4]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d108      	bne.n	8002ed8 <HAL_DFSDM_ChannelInit+0xc8>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1U) << 
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	041b      	lsls	r3, r3, #16
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	601a      	str	r2, [r3, #0]
                                               DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	601a      	str	r2, [r3, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002ef2:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	6819      	ldr	r1, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002f02:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 8002f08:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 020f 	bic.w	r2, r2, #15
 8002f20:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6819      	ldr	r1, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002f30:	431a      	orrs	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	689a      	ldr	r2, [r3, #8]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002f48:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6899      	ldr	r1, [r3, #8]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002f5c:	431a      	orrs	r2, r3
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685a      	ldr	r2, [r3, #4]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f002 0207 	and.w	r2, r2, #7
 8002f74:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	6859      	ldr	r1, [r3, #4]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f80:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002fa0:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 fa1a 	bl	80033e8 <DFSDM_GetChannelFromInstance>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	009b      	lsls	r3, r3, #2
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4413      	add	r3, r2
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	601a      	str	r2, [r3, #0]

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
#endif /* DFSDM2_Channel0 */
  
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40016000 	.word	0x40016000
 8002fd0:	40016020 	.word	0x40016020
 8002fd4:	40016040 	.word	0x40016040
 8002fd8:	40016060 	.word	0x40016060
 8002fdc:	200000a8 	.word	0x200000a8
 8002fe0:	200000ac 	.word	0x200000ac
 8002fe4:	200000bc 	.word	0x200000bc
 8002fe8:	200000c0 	.word	0x200000c0
 8002fec:	40016400 	.word	0x40016400

08002ff0 <HAL_DFSDM_ChannelGetState>:
  * @brief  This function allows to get the current DFSDM channel handle state.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval DFSDM channel state.
  */
HAL_DFSDM_Channel_StateTypeDef HAL_DFSDM_ChannelGetState(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  /* Return DFSDM channel handle state */
  return hdfsdm_channel->State;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003008:	4770      	bx	lr
	...

0800300c <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e0d9      	b.n	80031d2 <HAL_DFSDM_FilterInit+0x1c6>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a6e      	ldr	r2, [pc, #440]	; (80031dc <HAL_DFSDM_FilterInit+0x1d0>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d109      	bne.n	800303c <HAL_DFSDM_FilterInit+0x30>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 800302c:	2b01      	cmp	r3, #1
 800302e:	d003      	beq.n	8003038 <HAL_DFSDM_FilterInit+0x2c>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8003034:	2b01      	cmp	r3, #1
 8003036:	d101      	bne.n	800303c <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8003038:	2301      	movs	r3, #1
 800303a:	e0ca      	b.n	80031d2 <HAL_DFSDM_FilterInit+0x1c6>
  }
#if defined (DFSDM2_Channel0)  
  if((hdfsdm_filter->Instance == DFSDM2_Filter0) && 
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a67      	ldr	r2, [pc, #412]	; (80031e0 <HAL_DFSDM_FilterInit+0x1d4>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d109      	bne.n	800305a <HAL_DFSDM_FilterInit+0x4e>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM2_Filter0) && 
 800304a:	2b01      	cmp	r3, #1
 800304c:	d003      	beq.n	8003056 <HAL_DFSDM_FilterInit+0x4a>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8003052:	2b01      	cmp	r3, #1
 8003054:	d101      	bne.n	800305a <HAL_DFSDM_FilterInit+0x4e>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e0bb      	b.n	80031d2 <HAL_DFSDM_FilterInit+0x1c6>
  }  
#endif /* DFSDM2_Channel0 */
       
  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1U;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1U;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2201      	movs	r2, #1
 800306a:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8003072:	6878      	ldr	r0, [r7, #4]
 8003074:	f7fe fb14 	bl	80016a0 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8003086:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	7a1b      	ldrb	r3, [r3, #8]
 800308c:	2b01      	cmp	r3, #1
 800308e:	d108      	bne.n	80030a2 <HAL_DFSDM_FilterInit+0x96>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800309e:	601a      	str	r2, [r3, #0]
 80030a0:	e007      	b.n	80030b2 <HAL_DFSDM_FilterInit+0xa6>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80030b0:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	7a5b      	ldrb	r3, [r3, #9]
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d108      	bne.n	80030cc <HAL_DFSDM_FilterInit+0xc0>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80030c8:	601a      	str	r2, [r3, #0]
 80030ca:	e007      	b.n	80030dc <HAL_DFSDM_FilterInit+0xd0>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80030da:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	6812      	ldr	r2, [r2, #0]
 80030e6:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 80030ea:	f023 0308 	bic.w	r3, r3, #8
 80030ee:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68db      	ldr	r3, [r3, #12]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d108      	bne.n	800310a <HAL_DFSDM_FilterInit+0xfe>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6819      	ldr	r1, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695a      	ldr	r2, [r3, #20]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	430a      	orrs	r2, r1
 8003108:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	7c1b      	ldrb	r3, [r3, #16]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d108      	bne.n	8003124 <HAL_DFSDM_FilterInit+0x118>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f042 0210 	orr.w	r2, r2, #16
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	e007      	b.n	8003134 <HAL_DFSDM_FilterInit+0x128>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f022 0210 	bic.w	r2, r2, #16
 8003132:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	7c5b      	ldrb	r3, [r3, #17]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d108      	bne.n	800314e <HAL_DFSDM_FilterInit+0x142>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0220 	orr.w	r2, r2, #32
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	e007      	b.n	800315e <HAL_DFSDM_FilterInit+0x152>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 0220 	bic.w	r2, r2, #32
 800315c:	601a      	str	r2, [r3, #0]
  }
  
  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6812      	ldr	r2, [r2, #0]
 8003168:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 800316c:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8003170:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6959      	ldr	r1, [r3, #20]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	69da      	ldr	r2, [r3, #28]
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	3b01      	subs	r3, #1
 8003182:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003184:	431a      	orrs	r2, r3
                                     (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318a:	3b01      	subs	r3, #1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 800318c:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	430a      	orrs	r2, r1
 8003194:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685a      	ldr	r2, [r3, #4]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	699a      	ldr	r2, [r3, #24]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	7c1a      	ldrb	r2, [r3, #16]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f042 0201 	orr.w	r2, r2, #1
 80031c6:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	40016100 	.word	0x40016100
 80031e0:	40016500 	.word	0x40016500

080031e4 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b087      	sub	sp, #28
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031f0:	2300      	movs	r3, #0
 80031f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));
  
  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d02e      	beq.n	800325c <HAL_DFSDM_FilterConfigRegChannel+0x78>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8003204:	2bff      	cmp	r3, #255	; 0xff
 8003206:	d029      	beq.n	800325c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	6812      	ldr	r2, [r2, #0]
 8003212:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800321a:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d10d      	bne.n	800323e <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	021b      	lsls	r3, r3, #8
 800322c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003230:	431a      	orrs	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	e00a      	b.n	8003254 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                     DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6819      	ldr	r1, [r3, #0]
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	021b      	lsls	r3, r3, #8
 8003248:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	430a      	orrs	r2, r1
 8003252:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	631a      	str	r2, [r3, #48]	; 0x30
 800325a:	e001      	b.n	8003260 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }  
  else
  {
    status = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003260:	7dfb      	ldrb	r3, [r7, #23]
}
 8003262:	4618      	mov	r0, r3
 8003264:	371c      	adds	r7, #28
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
	...

08003270 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if((pData == NULL) || (Length == 0U))
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d002      	beq.n	800328c <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d102      	bne.n	8003292 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	75fb      	strb	r3, [r7, #23]
 8003290:	e066      	b.n	8003360 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check that DMA is enabled for regular conversion */
  else if((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800329c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032a0:	d002      	beq.n	80032a8 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	75fb      	strb	r3, [r7, #23]
 80032a6:	e05b      	b.n	8003360 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check parameters compatibility */
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d10e      	bne.n	80032ce <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10a      	bne.n	80032ce <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032bc:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d105      	bne.n	80032ce <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d002      	beq.n	80032ce <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (Length != 1U))
  {
    status = HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	75fb      	strb	r3, [r7, #23]
 80032cc:	e048      	b.n	8003360 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10c      	bne.n	80032f0 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d108      	bne.n	80032f0 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e2:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80032e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032e8:	d102      	bne.n	80032f0 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
  {
    status = HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	75fb      	strb	r3, [r7, #23]
 80032ee:	e037      	b.n	8003360 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check DFSDM filter state */
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d004      	beq.n	8003304 <HAL_DFSDM_FilterRegularStart_DMA+0x94>
          (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003300:	2b03      	cmp	r3, #3
 8003302:	d12b      	bne.n	800335c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003308:	4a18      	ldr	r2, [pc, #96]	; (800336c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 800330a:	63da      	str	r2, [r3, #60]	; 0x3c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003310:	4a17      	ldr	r2, [pc, #92]	; (8003370 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8003312:	64da      	str	r2, [r3, #76]	; 0x4c
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003318:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 800331a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800331e:	d101      	bne.n	8003324 <HAL_DFSDM_FilterRegularStart_DMA+0xb4>
 8003320:	4a14      	ldr	r2, [pc, #80]	; (8003374 <HAL_DFSDM_FilterRegularStart_DMA+0x104>)
 8003322:	e000      	b.n	8003326 <HAL_DFSDM_FilterRegularStart_DMA+0xb6>
 8003324:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Start DMA in interrupt mode */
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	331c      	adds	r3, #28
 8003336:	4619      	mov	r1, r3
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f000 f9bc 	bl	80036b8 <HAL_DMA_Start_IT>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d006      	beq.n	8003354 <HAL_DFSDM_FilterRegularStart_DMA+0xe4>
                        (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	22ff      	movs	r2, #255	; 0xff
 800334a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	75fb      	strb	r3, [r7, #23]
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003352:	e005      	b.n	8003360 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8003354:	68f8      	ldr	r0, [r7, #12]
 8003356:	f000 f8ab 	bl	80034b0 <DFSDM_RegConvStart>
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800335a:	e001      	b.n	8003360 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
    }
  }
  else
  {
    status = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8003360:	7dfb      	ldrb	r3, [r7, #23]
}
 8003362:	4618      	mov	r0, r3
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	080033a9 	.word	0x080033a9
 8003370:	080033c5 	.word	0x080033c5
 8003374:	0800338d 	.word	0x0800338d

08003378 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback. 
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdfsdm_filter);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 8003380:	bf00      	nop
 8003382:	370c      	adds	r7, #12
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr

0800338c <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003398:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f7fe f870 	bl	8001480 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80033a0:	bf00      	nop
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b4:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f7fe f872 	bl	80014a0 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80033bc:	bf00      	nop
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <DFSDM_DMAError>:
  * @brief  DMA error callback. 
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)   
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d0:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2203      	movs	r2, #3
 80033d6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff ffcd 	bl	8003378 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 80033de:	bf00      	nop
 80033e0:	3710      	adds	r7, #16
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t channel;
  
  /* Get channel from instance */
#if defined(DFSDM2_Channel0)
  if((Instance == DFSDM1_Channel0) || (Instance == DFSDM2_Channel0))
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a24      	ldr	r2, [pc, #144]	; (8003484 <DFSDM_GetChannelFromInstance+0x9c>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d003      	beq.n	8003400 <DFSDM_GetChannelFromInstance+0x18>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a23      	ldr	r2, [pc, #140]	; (8003488 <DFSDM_GetChannelFromInstance+0xa0>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d102      	bne.n	8003406 <DFSDM_GetChannelFromInstance+0x1e>
  {
    channel = 0U;
 8003400:	2300      	movs	r3, #0
 8003402:	60fb      	str	r3, [r7, #12]
 8003404:	e037      	b.n	8003476 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel1) ||  (Instance == DFSDM2_Channel1))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a20      	ldr	r2, [pc, #128]	; (800348c <DFSDM_GetChannelFromInstance+0xa4>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d003      	beq.n	8003416 <DFSDM_GetChannelFromInstance+0x2e>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a1f      	ldr	r2, [pc, #124]	; (8003490 <DFSDM_GetChannelFromInstance+0xa8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d102      	bne.n	800341c <DFSDM_GetChannelFromInstance+0x34>
  {
    channel = 1U;
 8003416:	2301      	movs	r3, #1
 8003418:	60fb      	str	r3, [r7, #12]
 800341a:	e02c      	b.n	8003476 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel2) ||  (Instance == DFSDM2_Channel2))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a1d      	ldr	r2, [pc, #116]	; (8003494 <DFSDM_GetChannelFromInstance+0xac>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d003      	beq.n	800342c <DFSDM_GetChannelFromInstance+0x44>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <DFSDM_GetChannelFromInstance+0xb0>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d102      	bne.n	8003432 <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 2U;
 800342c:	2302      	movs	r3, #2
 800342e:	60fb      	str	r3, [r7, #12]
 8003430:	e021      	b.n	8003476 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel3) ||  (Instance == DFSDM2_Channel3))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a19      	ldr	r2, [pc, #100]	; (800349c <DFSDM_GetChannelFromInstance+0xb4>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d003      	beq.n	8003442 <DFSDM_GetChannelFromInstance+0x5a>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a18      	ldr	r2, [pc, #96]	; (80034a0 <DFSDM_GetChannelFromInstance+0xb8>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d102      	bne.n	8003448 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 3U;
 8003442:	2303      	movs	r3, #3
 8003444:	60fb      	str	r3, [r7, #12]
 8003446:	e016      	b.n	8003476 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel4)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	4a16      	ldr	r2, [pc, #88]	; (80034a4 <DFSDM_GetChannelFromInstance+0xbc>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d102      	bne.n	8003456 <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 4U;
 8003450:	2304      	movs	r3, #4
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	e00f      	b.n	8003476 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel5)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4a13      	ldr	r2, [pc, #76]	; (80034a8 <DFSDM_GetChannelFromInstance+0xc0>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d102      	bne.n	8003464 <DFSDM_GetChannelFromInstance+0x7c>
  {
    channel = 5U;
 800345e:	2305      	movs	r3, #5
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	e008      	b.n	8003476 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel6)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	4a11      	ldr	r2, [pc, #68]	; (80034ac <DFSDM_GetChannelFromInstance+0xc4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d102      	bne.n	8003472 <DFSDM_GetChannelFromInstance+0x8a>
  {
    channel = 6U;
 800346c:	2306      	movs	r3, #6
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	e001      	b.n	8003476 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else /* DFSDM2_Channel7 */
  {
    channel = 7U;
 8003472:	2307      	movs	r3, #7
 8003474:	60fb      	str	r3, [r7, #12]
  {
    channel = 3U;
  }
#endif /* defined(DFSDM2_Channel0) */

  return channel;
 8003476:	68fb      	ldr	r3, [r7, #12]
}
 8003478:	4618      	mov	r0, r3
 800347a:	3714      	adds	r7, #20
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	40016000 	.word	0x40016000
 8003488:	40016400 	.word	0x40016400
 800348c:	40016020 	.word	0x40016020
 8003490:	40016420 	.word	0x40016420
 8003494:	40016040 	.word	0x40016040
 8003498:	40016440 	.word	0x40016440
 800349c:	40016060 	.word	0x40016060
 80034a0:	40016460 	.word	0x40016460
 80034a4:	40016480 	.word	0x40016480
 80034a8:	400164a0 	.word	0x400164a0
 80034ac:	400164c0 	.word	0x400164c0

080034b0 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d108      	bne.n	80034d2 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	e033      	b.n	800353a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 0201 	bic.w	r2, r2, #1
 80034e0:	601a      	str	r2, [r3, #0]
    
    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80034f0:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 0201 	orr.w	r2, r2, #1
 8003500:	601a      	str	r2, [r3, #0]
    
    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8003508:	2b03      	cmp	r3, #3
 800350a:	d116      	bne.n	800353a <DFSDM_RegConvStart+0x8a>
    {
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003510:	2b00      	cmp	r3, #0
 8003512:	d107      	bne.n	8003524 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f042 0202 	orr.w	r2, r2, #2
 8003522:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                         hdfsdm_filter->InjectedChannelsNbr : 1U;
 800352a:	2b01      	cmp	r3, #1
 800352c:	d102      	bne.n	8003534 <DFSDM_RegConvStart+0x84>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003532:	e000      	b.n	8003536 <DFSDM_RegConvStart+0x86>
 8003534:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8003540:	2b01      	cmp	r3, #1
 8003542:	d101      	bne.n	8003548 <DFSDM_RegConvStart+0x98>
 8003544:	2202      	movs	r2, #2
 8003546:	e000      	b.n	800354a <DFSDM_RegConvStart+0x9a>
 8003548:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003564:	2300      	movs	r3, #0
 8003566:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003568:	f7ff f832 	bl	80025d0 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003574:	2301      	movs	r3, #1
 8003576:	e099      	b.n	80036ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681a      	ldr	r2, [r3, #0]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f022 0201 	bic.w	r2, r2, #1
 8003596:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003598:	e00f      	b.n	80035ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800359a:	f7ff f819 	bl	80025d0 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b05      	cmp	r3, #5
 80035a6:	d908      	bls.n	80035ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2220      	movs	r2, #32
 80035ac:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2203      	movs	r2, #3
 80035b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e078      	b.n	80036ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0301 	and.w	r3, r3, #1
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d1e8      	bne.n	800359a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	4b38      	ldr	r3, [pc, #224]	; (80036b4 <HAL_DMA_Init+0x158>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685a      	ldr	r2, [r3, #4]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691b      	ldr	r3, [r3, #16]
 80035ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	699b      	ldr	r3, [r3, #24]
 80035f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6a1b      	ldr	r3, [r3, #32]
 8003604:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	4313      	orrs	r3, r2
 800360a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	2b04      	cmp	r3, #4
 8003612:	d107      	bne.n	8003624 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361c:	4313      	orrs	r3, r2
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	4313      	orrs	r3, r2
 8003622:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	f023 0307 	bic.w	r3, r3, #7
 800363a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	697a      	ldr	r2, [r7, #20]
 8003642:	4313      	orrs	r3, r2
 8003644:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800364a:	2b04      	cmp	r3, #4
 800364c:	d117      	bne.n	800367e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	4313      	orrs	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00e      	beq.n	800367e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f000 fa6f 	bl	8003b44 <DMA_CheckFifoParam>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d008      	beq.n	800367e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2240      	movs	r2, #64	; 0x40
 8003670:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2201      	movs	r2, #1
 8003676:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800367a:	2301      	movs	r3, #1
 800367c:	e016      	b.n	80036ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	697a      	ldr	r2, [r7, #20]
 8003684:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 fa26 	bl	8003ad8 <DMA_CalcBaseAndBitshift>
 800368c:	4603      	mov	r3, r0
 800368e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003694:	223f      	movs	r2, #63	; 0x3f
 8003696:	409a      	lsls	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036aa:	2300      	movs	r3, #0
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	3718      	adds	r7, #24
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	e010803f 	.word	0xe010803f

080036b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b086      	sub	sp, #24
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036c6:	2300      	movs	r3, #0
 80036c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d101      	bne.n	80036de <HAL_DMA_Start_IT+0x26>
 80036da:	2302      	movs	r3, #2
 80036dc:	e040      	b.n	8003760 <HAL_DMA_Start_IT+0xa8>
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b01      	cmp	r3, #1
 80036f0:	d12f      	bne.n	8003752 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2202      	movs	r2, #2
 80036f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2200      	movs	r2, #0
 80036fe:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	68b9      	ldr	r1, [r7, #8]
 8003706:	68f8      	ldr	r0, [r7, #12]
 8003708:	f000 f9b8 	bl	8003a7c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003710:	223f      	movs	r2, #63	; 0x3f
 8003712:	409a      	lsls	r2, r3
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f042 0216 	orr.w	r2, r2, #22
 8003726:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681a      	ldr	r2, [r3, #0]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f042 0208 	orr.w	r2, r2, #8
 800373e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f042 0201 	orr.w	r2, r2, #1
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	e005      	b.n	800375e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800375a:	2302      	movs	r3, #2
 800375c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800375e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003760:	4618      	mov	r0, r3
 8003762:	3718      	adds	r7, #24
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b086      	sub	sp, #24
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003770:	2300      	movs	r3, #0
 8003772:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003774:	4b92      	ldr	r3, [pc, #584]	; (80039c0 <HAL_DMA_IRQHandler+0x258>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a92      	ldr	r2, [pc, #584]	; (80039c4 <HAL_DMA_IRQHandler+0x25c>)
 800377a:	fba2 2303 	umull	r2, r3, r2, r3
 800377e:	0a9b      	lsrs	r3, r3, #10
 8003780:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003786:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003792:	2208      	movs	r2, #8
 8003794:	409a      	lsls	r2, r3
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	4013      	ands	r3, r2
 800379a:	2b00      	cmp	r3, #0
 800379c:	d01a      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0304 	and.w	r3, r3, #4
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d013      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0204 	bic.w	r2, r2, #4
 80037ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037c0:	2208      	movs	r2, #8
 80037c2:	409a      	lsls	r2, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037cc:	f043 0201 	orr.w	r2, r3, #1
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d8:	2201      	movs	r2, #1
 80037da:	409a      	lsls	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4013      	ands	r3, r2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d012      	beq.n	800380a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00b      	beq.n	800380a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037f6:	2201      	movs	r2, #1
 80037f8:	409a      	lsls	r2, r3
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003802:	f043 0202 	orr.w	r2, r3, #2
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800380e:	2204      	movs	r2, #4
 8003810:	409a      	lsls	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4013      	ands	r3, r2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d012      	beq.n	8003840 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00b      	beq.n	8003840 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800382c:	2204      	movs	r2, #4
 800382e:	409a      	lsls	r2, r3
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003838:	f043 0204 	orr.w	r2, r3, #4
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003844:	2210      	movs	r2, #16
 8003846:	409a      	lsls	r2, r3
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	4013      	ands	r3, r2
 800384c:	2b00      	cmp	r3, #0
 800384e:	d043      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0308 	and.w	r3, r3, #8
 800385a:	2b00      	cmp	r3, #0
 800385c:	d03c      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003862:	2210      	movs	r2, #16
 8003864:	409a      	lsls	r2, r3
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003874:	2b00      	cmp	r3, #0
 8003876:	d018      	beq.n	80038aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003882:	2b00      	cmp	r3, #0
 8003884:	d108      	bne.n	8003898 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800388a:	2b00      	cmp	r3, #0
 800388c:	d024      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	4798      	blx	r3
 8003896:	e01f      	b.n	80038d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800389c:	2b00      	cmp	r3, #0
 800389e:	d01b      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	4798      	blx	r3
 80038a8:	e016      	b.n	80038d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d107      	bne.n	80038c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f022 0208 	bic.w	r2, r2, #8
 80038c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d003      	beq.n	80038d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038dc:	2220      	movs	r2, #32
 80038de:	409a      	lsls	r2, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	4013      	ands	r3, r2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	f000 808e 	beq.w	8003a06 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	f000 8086 	beq.w	8003a06 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038fe:	2220      	movs	r2, #32
 8003900:	409a      	lsls	r2, r3
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b05      	cmp	r3, #5
 8003910:	d136      	bne.n	8003980 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 0216 	bic.w	r2, r2, #22
 8003920:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	695a      	ldr	r2, [r3, #20]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003930:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003936:	2b00      	cmp	r3, #0
 8003938:	d103      	bne.n	8003942 <HAL_DMA_IRQHandler+0x1da>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800393e:	2b00      	cmp	r3, #0
 8003940:	d007      	beq.n	8003952 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f022 0208 	bic.w	r2, r2, #8
 8003950:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003956:	223f      	movs	r2, #63	; 0x3f
 8003958:	409a      	lsls	r2, r3
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2201      	movs	r2, #1
 800396a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003972:	2b00      	cmp	r3, #0
 8003974:	d07d      	beq.n	8003a72 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	4798      	blx	r3
        }
        return;
 800397e:	e078      	b.n	8003a72 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800398a:	2b00      	cmp	r3, #0
 800398c:	d01c      	beq.n	80039c8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d108      	bne.n	80039ae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d030      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	4798      	blx	r3
 80039ac:	e02b      	b.n	8003a06 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d027      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	4798      	blx	r3
 80039be:	e022      	b.n	8003a06 <HAL_DMA_IRQHandler+0x29e>
 80039c0:	20000000 	.word	0x20000000
 80039c4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d10f      	bne.n	80039f6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f022 0210 	bic.w	r2, r2, #16
 80039e4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d003      	beq.n	8003a06 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d032      	beq.n	8003a74 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a12:	f003 0301 	and.w	r3, r3, #1
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d022      	beq.n	8003a60 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2205      	movs	r2, #5
 8003a1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681a      	ldr	r2, [r3, #0]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f022 0201 	bic.w	r2, r2, #1
 8003a30:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	3301      	adds	r3, #1
 8003a36:	60bb      	str	r3, [r7, #8]
 8003a38:	697a      	ldr	r2, [r7, #20]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d307      	bcc.n	8003a4e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0301 	and.w	r3, r3, #1
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1f2      	bne.n	8003a32 <HAL_DMA_IRQHandler+0x2ca>
 8003a4c:	e000      	b.n	8003a50 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003a4e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d005      	beq.n	8003a74 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a6c:	6878      	ldr	r0, [r7, #4]
 8003a6e:	4798      	blx	r3
 8003a70:	e000      	b.n	8003a74 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003a72:	bf00      	nop
    }
  }
}
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop

08003a7c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
 8003a88:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a98:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	2b40      	cmp	r3, #64	; 0x40
 8003aa8:	d108      	bne.n	8003abc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	68ba      	ldr	r2, [r7, #8]
 8003ab8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003aba:	e007      	b.n	8003acc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	60da      	str	r2, [r3, #12]
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b085      	sub	sp, #20
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	3b10      	subs	r3, #16
 8003ae8:	4a14      	ldr	r2, [pc, #80]	; (8003b3c <DMA_CalcBaseAndBitshift+0x64>)
 8003aea:	fba2 2303 	umull	r2, r3, r2, r3
 8003aee:	091b      	lsrs	r3, r3, #4
 8003af0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003af2:	4a13      	ldr	r2, [pc, #76]	; (8003b40 <DMA_CalcBaseAndBitshift+0x68>)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	4413      	add	r3, r2
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	461a      	mov	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d909      	bls.n	8003b1a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b0e:	f023 0303 	bic.w	r3, r3, #3
 8003b12:	1d1a      	adds	r2, r3, #4
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	659a      	str	r2, [r3, #88]	; 0x58
 8003b18:	e007      	b.n	8003b2a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003b22:	f023 0303 	bic.w	r3, r3, #3
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3714      	adds	r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	aaaaaaab 	.word	0xaaaaaaab
 8003b40:	0800c1bc 	.word	0x0800c1bc

08003b44 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b54:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d11f      	bne.n	8003b9e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	2b03      	cmp	r3, #3
 8003b62:	d855      	bhi.n	8003c10 <DMA_CheckFifoParam+0xcc>
 8003b64:	a201      	add	r2, pc, #4	; (adr r2, 8003b6c <DMA_CheckFifoParam+0x28>)
 8003b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6a:	bf00      	nop
 8003b6c:	08003b7d 	.word	0x08003b7d
 8003b70:	08003b8f 	.word	0x08003b8f
 8003b74:	08003b7d 	.word	0x08003b7d
 8003b78:	08003c11 	.word	0x08003c11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b80:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d045      	beq.n	8003c14 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b8c:	e042      	b.n	8003c14 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b92:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b96:	d13f      	bne.n	8003c18 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b9c:	e03c      	b.n	8003c18 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ba6:	d121      	bne.n	8003bec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	d836      	bhi.n	8003c1c <DMA_CheckFifoParam+0xd8>
 8003bae:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <DMA_CheckFifoParam+0x70>)
 8003bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb4:	08003bc5 	.word	0x08003bc5
 8003bb8:	08003bcb 	.word	0x08003bcb
 8003bbc:	08003bc5 	.word	0x08003bc5
 8003bc0:	08003bdd 	.word	0x08003bdd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc8:	e02f      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d024      	beq.n	8003c20 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bda:	e021      	b.n	8003c20 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003be4:	d11e      	bne.n	8003c24 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003bea:	e01b      	b.n	8003c24 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d902      	bls.n	8003bf8 <DMA_CheckFifoParam+0xb4>
 8003bf2:	2b03      	cmp	r3, #3
 8003bf4:	d003      	beq.n	8003bfe <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bf6:	e018      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8003bfc:	e015      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c02:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00e      	beq.n	8003c28 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	73fb      	strb	r3, [r7, #15]
      break;
 8003c0e:	e00b      	b.n	8003c28 <DMA_CheckFifoParam+0xe4>
      break;
 8003c10:	bf00      	nop
 8003c12:	e00a      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      break;
 8003c14:	bf00      	nop
 8003c16:	e008      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      break;
 8003c18:	bf00      	nop
 8003c1a:	e006      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      break;
 8003c1c:	bf00      	nop
 8003c1e:	e004      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      break;
 8003c20:	bf00      	nop
 8003c22:	e002      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      break;   
 8003c24:	bf00      	nop
 8003c26:	e000      	b.n	8003c2a <DMA_CheckFifoParam+0xe6>
      break;
 8003c28:	bf00      	nop
    }
  } 
  
  return status; 
 8003c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	3714      	adds	r7, #20
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr

08003c38 <HAL_FMPI2C_Init>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_FMPI2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e081      	b.n	8003d4e <HAL_FMPI2C_Init+0x116>
  assert_param(IS_FMPI2C_OWN_ADDRESS2(hfmpi2c->Init.OwnAddress2));
  assert_param(IS_FMPI2C_OWN_ADDRESS2_MASK(hfmpi2c->Init.OwnAddress2Masks));
  assert_param(IS_FMPI2C_GENERAL_CALL(hfmpi2c->Init.GeneralCallMode));
  assert_param(IS_FMPI2C_NO_STRETCH(hfmpi2c->Init.NoStretchMode));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d106      	bne.n	8003c64 <HAL_FMPI2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfmpi2c->Lock = HAL_UNLOCKED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hfmpi2c->MspInitCallback(hfmpi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_FMPI2C_MspInit(hfmpi2c);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fd fff6 	bl	8001c50 <HAL_FMPI2C_MspInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2224      	movs	r2, #36	; 0x24
 8003c68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected FMPI2C peripheral */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f022 0201 	bic.w	r2, r2, #1
 8003c7a:	601a      	str	r2, [r3, #0]

  /*---------------------------- FMPI2Cx TIMINGR Configuration ------------------*/
  /* Configure FMPI2Cx: Frequency range */
  hfmpi2c->Instance->TIMINGR = hfmpi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c88:	611a      	str	r2, [r3, #16]

  /*---------------------------- FMPI2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hfmpi2c->Instance->OAR1 &= ~FMPI2C_OAR1_OA1EN;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003c98:	609a      	str	r2, [r3, #8]

  /* Configure FMPI2Cx: Own Address1 and ack own address1 mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_7BIT)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d107      	bne.n	8003cb2 <HAL_FMPI2C_Init+0x7a>
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | hfmpi2c->Init.OwnAddress1);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cae:	609a      	str	r2, [r3, #8]
 8003cb0:	e006      	b.n	8003cc0 <HAL_FMPI2C_Init+0x88>
  }
  else /* FMPI2C_ADDRESSINGMODE_10BIT */
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | FMPI2C_OAR1_OA1MODE | hfmpi2c->Init.OwnAddress1);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	689a      	ldr	r2, [r3, #8]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003cbe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- FMPI2Cx CR2 Configuration ----------------------*/
  /* Configure FMPI2Cx: Addressing Master mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d104      	bne.n	8003cd2 <HAL_FMPI2C_Init+0x9a>
  {
    hfmpi2c->Instance->CR2 = (FMPI2C_CR2_ADD10);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cd0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hfmpi2c->Instance->CR2 |= (FMPI2C_CR2_AUTOEND | FMPI2C_CR2_NACK);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	6812      	ldr	r2, [r2, #0]
 8003cdc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ce0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ce4:	6053      	str	r3, [r2, #4]

  /*---------------------------- FMPI2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hfmpi2c->Instance->OAR2 &= ~FMPI2C_DUALADDRESS_ENABLE;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	68da      	ldr	r2, [r3, #12]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cf4:	60da      	str	r2, [r3, #12]

  /* Configure FMPI2Cx: Dual mode and Own Address2 */
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | (hfmpi2c->Init.OwnAddress2Masks << 8));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	691a      	ldr	r2, [r3, #16]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	ea42 0103 	orr.w	r1, r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	021a      	lsls	r2, r3, #8
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	60da      	str	r2, [r3, #12]

  /*---------------------------- FMPI2Cx CR1 Configuration ----------------------*/
  /* Configure FMPI2Cx: Generalcall and NoStretch mode */
  hfmpi2c->Instance->CR1 = (hfmpi2c->Init.GeneralCallMode | hfmpi2c->Init.NoStretchMode);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	69d9      	ldr	r1, [r3, #28]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a1a      	ldr	r2, [r3, #32]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	601a      	str	r2, [r3, #0]

  /* Enable the selected FMPI2C peripheral */
  __HAL_FMPI2C_ENABLE(hfmpi2c);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f042 0201 	orr.w	r2, r2, #1
 8003d2e:	601a      	str	r2, [r3, #0]

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	645a      	str	r2, [r3, #68]	; 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2220      	movs	r2, #32
 8003d3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	631a      	str	r2, [r3, #48]	; 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3708      	adds	r7, #8
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}

08003d56 <HAL_FMPI2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigAnalogFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)
{
 8003d56:	b480      	push	{r7}
 8003d58:	b083      	sub	sp, #12
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
 8003d5e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_ANALOG_FILTER(AnalogFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b20      	cmp	r3, #32
 8003d6a:	d138      	bne.n	8003dde <HAL_FMPI2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d101      	bne.n	8003d7a <HAL_FMPI2CEx_ConfigAnalogFilter+0x24>
 8003d76:	2302      	movs	r3, #2
 8003d78:	e032      	b.n	8003de0 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2224      	movs	r2, #36	; 0x24
 8003d86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 0201 	bic.w	r2, r2, #1
 8003d98:	601a      	str	r2, [r3, #0]

    /* Reset FMPI2Cx ANOFF bit */
    hfmpi2c->Instance->CR1 &= ~(FMPI2C_CR1_ANFOFF);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003da8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hfmpi2c->Instance->CR1 |= AnalogFilter;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6819      	ldr	r1, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	430a      	orrs	r2, r1
 8003db8:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0201 	orr.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2220      	movs	r2, #32
 8003dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	e000      	b.n	8003de0 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dde:	2302      	movs	r3, #2
  }
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b089      	sub	sp, #36	; 0x24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e02:	2300      	movs	r3, #0
 8003e04:	61fb      	str	r3, [r7, #28]
 8003e06:	e165      	b.n	80040d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e08:	2201      	movs	r2, #1
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	f040 8154 	bne.w	80040ce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b01      	cmp	r3, #1
 8003e2c:	d00b      	beq.n	8003e46 <HAL_GPIO_Init+0x5a>
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d007      	beq.n	8003e46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e3a:	2b11      	cmp	r3, #17
 8003e3c:	d003      	beq.n	8003e46 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b12      	cmp	r3, #18
 8003e44:	d130      	bne.n	8003ea8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	005b      	lsls	r3, r3, #1
 8003e50:	2203      	movs	r2, #3
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	43db      	mvns	r3, r3
 8003e58:	69ba      	ldr	r2, [r7, #24]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	68da      	ldr	r2, [r3, #12]
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	43db      	mvns	r3, r3
 8003e86:	69ba      	ldr	r2, [r7, #24]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	091b      	lsrs	r3, r3, #4
 8003e92:	f003 0201 	and.w	r2, r3, #1
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	2203      	movs	r2, #3
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	69ba      	ldr	r2, [r7, #24]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d003      	beq.n	8003ee8 <HAL_GPIO_Init+0xfc>
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b12      	cmp	r3, #18
 8003ee6:	d123      	bne.n	8003f30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	08da      	lsrs	r2, r3, #3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3208      	adds	r2, #8
 8003ef0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	f003 0307 	and.w	r3, r3, #7
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	220f      	movs	r2, #15
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	43db      	mvns	r3, r3
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	691a      	ldr	r2, [r3, #16]
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	f003 0307 	and.w	r3, r3, #7
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f22:	69fb      	ldr	r3, [r7, #28]
 8003f24:	08da      	lsrs	r2, r3, #3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3208      	adds	r2, #8
 8003f2a:	69b9      	ldr	r1, [r7, #24]
 8003f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	2203      	movs	r2, #3
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	43db      	mvns	r3, r3
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	4013      	ands	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f003 0203 	and.w	r2, r3, #3
 8003f50:	69fb      	ldr	r3, [r7, #28]
 8003f52:	005b      	lsls	r3, r3, #1
 8003f54:	fa02 f303 	lsl.w	r3, r2, r3
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	69ba      	ldr	r2, [r7, #24]
 8003f62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 80ae 	beq.w	80040ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f72:	2300      	movs	r3, #0
 8003f74:	60fb      	str	r3, [r7, #12]
 8003f76:	4b5c      	ldr	r3, [pc, #368]	; (80040e8 <HAL_GPIO_Init+0x2fc>)
 8003f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7a:	4a5b      	ldr	r2, [pc, #364]	; (80040e8 <HAL_GPIO_Init+0x2fc>)
 8003f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f80:	6453      	str	r3, [r2, #68]	; 0x44
 8003f82:	4b59      	ldr	r3, [pc, #356]	; (80040e8 <HAL_GPIO_Init+0x2fc>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f8e:	4a57      	ldr	r2, [pc, #348]	; (80040ec <HAL_GPIO_Init+0x300>)
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	089b      	lsrs	r3, r3, #2
 8003f94:	3302      	adds	r3, #2
 8003f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 0303 	and.w	r3, r3, #3
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	220f      	movs	r2, #15
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	43db      	mvns	r3, r3
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a4e      	ldr	r2, [pc, #312]	; (80040f0 <HAL_GPIO_Init+0x304>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d025      	beq.n	8004006 <HAL_GPIO_Init+0x21a>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a4d      	ldr	r2, [pc, #308]	; (80040f4 <HAL_GPIO_Init+0x308>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d01f      	beq.n	8004002 <HAL_GPIO_Init+0x216>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a4c      	ldr	r2, [pc, #304]	; (80040f8 <HAL_GPIO_Init+0x30c>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d019      	beq.n	8003ffe <HAL_GPIO_Init+0x212>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a4b      	ldr	r2, [pc, #300]	; (80040fc <HAL_GPIO_Init+0x310>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d013      	beq.n	8003ffa <HAL_GPIO_Init+0x20e>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a4a      	ldr	r2, [pc, #296]	; (8004100 <HAL_GPIO_Init+0x314>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00d      	beq.n	8003ff6 <HAL_GPIO_Init+0x20a>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a49      	ldr	r2, [pc, #292]	; (8004104 <HAL_GPIO_Init+0x318>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d007      	beq.n	8003ff2 <HAL_GPIO_Init+0x206>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a48      	ldr	r2, [pc, #288]	; (8004108 <HAL_GPIO_Init+0x31c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d101      	bne.n	8003fee <HAL_GPIO_Init+0x202>
 8003fea:	2306      	movs	r3, #6
 8003fec:	e00c      	b.n	8004008 <HAL_GPIO_Init+0x21c>
 8003fee:	2307      	movs	r3, #7
 8003ff0:	e00a      	b.n	8004008 <HAL_GPIO_Init+0x21c>
 8003ff2:	2305      	movs	r3, #5
 8003ff4:	e008      	b.n	8004008 <HAL_GPIO_Init+0x21c>
 8003ff6:	2304      	movs	r3, #4
 8003ff8:	e006      	b.n	8004008 <HAL_GPIO_Init+0x21c>
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e004      	b.n	8004008 <HAL_GPIO_Init+0x21c>
 8003ffe:	2302      	movs	r3, #2
 8004000:	e002      	b.n	8004008 <HAL_GPIO_Init+0x21c>
 8004002:	2301      	movs	r3, #1
 8004004:	e000      	b.n	8004008 <HAL_GPIO_Init+0x21c>
 8004006:	2300      	movs	r3, #0
 8004008:	69fa      	ldr	r2, [r7, #28]
 800400a:	f002 0203 	and.w	r2, r2, #3
 800400e:	0092      	lsls	r2, r2, #2
 8004010:	4093      	lsls	r3, r2
 8004012:	69ba      	ldr	r2, [r7, #24]
 8004014:	4313      	orrs	r3, r2
 8004016:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004018:	4934      	ldr	r1, [pc, #208]	; (80040ec <HAL_GPIO_Init+0x300>)
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	089b      	lsrs	r3, r3, #2
 800401e:	3302      	adds	r3, #2
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004026:	4b39      	ldr	r3, [pc, #228]	; (800410c <HAL_GPIO_Init+0x320>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	43db      	mvns	r3, r3
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	4013      	ands	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d003      	beq.n	800404a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004042:	69ba      	ldr	r2, [r7, #24]
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800404a:	4a30      	ldr	r2, [pc, #192]	; (800410c <HAL_GPIO_Init+0x320>)
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004050:	4b2e      	ldr	r3, [pc, #184]	; (800410c <HAL_GPIO_Init+0x320>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	43db      	mvns	r3, r3
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4013      	ands	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800406c:	69ba      	ldr	r2, [r7, #24]
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	4313      	orrs	r3, r2
 8004072:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004074:	4a25      	ldr	r2, [pc, #148]	; (800410c <HAL_GPIO_Init+0x320>)
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800407a:	4b24      	ldr	r3, [pc, #144]	; (800410c <HAL_GPIO_Init+0x320>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	43db      	mvns	r3, r3
 8004084:	69ba      	ldr	r2, [r7, #24]
 8004086:	4013      	ands	r3, r2
 8004088:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004092:	2b00      	cmp	r3, #0
 8004094:	d003      	beq.n	800409e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004096:	69ba      	ldr	r2, [r7, #24]
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	4313      	orrs	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800409e:	4a1b      	ldr	r2, [pc, #108]	; (800410c <HAL_GPIO_Init+0x320>)
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040a4:	4b19      	ldr	r3, [pc, #100]	; (800410c <HAL_GPIO_Init+0x320>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	43db      	mvns	r3, r3
 80040ae:	69ba      	ldr	r2, [r7, #24]
 80040b0:	4013      	ands	r3, r2
 80040b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685b      	ldr	r3, [r3, #4]
 80040b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d003      	beq.n	80040c8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040c8:	4a10      	ldr	r2, [pc, #64]	; (800410c <HAL_GPIO_Init+0x320>)
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	3301      	adds	r3, #1
 80040d2:	61fb      	str	r3, [r7, #28]
 80040d4:	69fb      	ldr	r3, [r7, #28]
 80040d6:	2b0f      	cmp	r3, #15
 80040d8:	f67f ae96 	bls.w	8003e08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040dc:	bf00      	nop
 80040de:	3724      	adds	r7, #36	; 0x24
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr
 80040e8:	40023800 	.word	0x40023800
 80040ec:	40013800 	.word	0x40013800
 80040f0:	40020000 	.word	0x40020000
 80040f4:	40020400 	.word	0x40020400
 80040f8:	40020800 	.word	0x40020800
 80040fc:	40020c00 	.word	0x40020c00
 8004100:	40021000 	.word	0x40021000
 8004104:	40021400 	.word	0x40021400
 8004108:	40021800 	.word	0x40021800
 800410c:	40013c00 	.word	0x40013c00

08004110 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	460b      	mov	r3, r1
 800411a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	691a      	ldr	r2, [r3, #16]
 8004120:	887b      	ldrh	r3, [r7, #2]
 8004122:	4013      	ands	r3, r2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d002      	beq.n	800412e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004128:	2301      	movs	r3, #1
 800412a:	73fb      	strb	r3, [r7, #15]
 800412c:	e001      	b.n	8004132 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800412e:	2300      	movs	r3, #0
 8004130:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004132:	7bfb      	ldrb	r3, [r7, #15]
}
 8004134:	4618      	mov	r0, r3
 8004136:	3714      	adds	r7, #20
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr

08004140 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]
 8004148:	460b      	mov	r3, r1
 800414a:	807b      	strh	r3, [r7, #2]
 800414c:	4613      	mov	r3, r2
 800414e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004150:	787b      	ldrb	r3, [r7, #1]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004156:	887a      	ldrh	r2, [r7, #2]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800415c:	e003      	b.n	8004166 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800415e:	887b      	ldrh	r3, [r7, #2]
 8004160:	041a      	lsls	r2, r3, #16
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	619a      	str	r2, [r3, #24]
}
 8004166:	bf00      	nop
 8004168:	370c      	adds	r7, #12
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
	...

08004174 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d101      	bne.n	8004186 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e154      	b.n	8004430 <HAL_I2S_Init+0x2bc>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800418c:	b2db      	uxtb	r3, r3
 800418e:	2b00      	cmp	r3, #0
 8004190:	d109      	bne.n	80041a6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a98      	ldr	r2, [pc, #608]	; (8004400 <HAL_I2S_Init+0x28c>)
 800419e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7fd fd9d 	bl	8001ce0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2202      	movs	r2, #2
 80041aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6812      	ldr	r2, [r2, #0]
 80041b8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80041bc:	f023 030f 	bic.w	r3, r3, #15
 80041c0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2202      	movs	r2, #2
 80041c8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d06f      	beq.n	80042b2 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d102      	bne.n	80041e0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80041da:	2310      	movs	r3, #16
 80041dc:	617b      	str	r3, [r7, #20]
 80041de:	e001      	b.n	80041e4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80041e0:	2320      	movs	r3, #32
 80041e2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	2b20      	cmp	r3, #32
 80041ea:	d802      	bhi.n	80041f2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a83      	ldr	r2, [pc, #524]	; (8004404 <HAL_I2S_Init+0x290>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d004      	beq.n	8004206 <HAL_I2S_Init+0x92>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a81      	ldr	r2, [pc, #516]	; (8004408 <HAL_I2S_Init+0x294>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d104      	bne.n	8004210 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8004206:	2001      	movs	r0, #1
 8004208:	f001 f990 	bl	800552c <HAL_RCCEx_GetPeriphCLKFreq>
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	e003      	b.n	8004218 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8004210:	2002      	movs	r0, #2
 8004212:	f001 f98b 	bl	800552c <HAL_RCCEx_GetPeriphCLKFreq>
 8004216:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	691b      	ldr	r3, [r3, #16]
 800421c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004220:	d125      	bne.n	800426e <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	68db      	ldr	r3, [r3, #12]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d010      	beq.n	800424c <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	68fa      	ldr	r2, [r7, #12]
 8004230:	fbb2 f2f3 	udiv	r2, r2, r3
 8004234:	4613      	mov	r3, r2
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	4413      	add	r3, r2
 800423a:	005b      	lsls	r3, r3, #1
 800423c:	461a      	mov	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	fbb2 f3f3 	udiv	r3, r2, r3
 8004246:	3305      	adds	r3, #5
 8004248:	613b      	str	r3, [r7, #16]
 800424a:	e01f      	b.n	800428c <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	00db      	lsls	r3, r3, #3
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	fbb2 f2f3 	udiv	r2, r2, r3
 8004256:	4613      	mov	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	4413      	add	r3, r2
 800425c:	005b      	lsls	r3, r3, #1
 800425e:	461a      	mov	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	695b      	ldr	r3, [r3, #20]
 8004264:	fbb2 f3f3 	udiv	r3, r2, r3
 8004268:	3305      	adds	r3, #5
 800426a:	613b      	str	r3, [r7, #16]
 800426c:	e00e      	b.n	800428c <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	fbb2 f2f3 	udiv	r2, r2, r3
 8004276:	4613      	mov	r3, r2
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	4413      	add	r3, r2
 800427c:	005b      	lsls	r3, r3, #1
 800427e:	461a      	mov	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	fbb2 f3f3 	udiv	r3, r2, r3
 8004288:	3305      	adds	r3, #5
 800428a:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4a5f      	ldr	r2, [pc, #380]	; (800440c <HAL_I2S_Init+0x298>)
 8004290:	fba2 2303 	umull	r2, r3, r2, r3
 8004294:	08db      	lsrs	r3, r3, #3
 8004296:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	085b      	lsrs	r3, r3, #1
 80042a8:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	021b      	lsls	r3, r3, #8
 80042ae:	61bb      	str	r3, [r7, #24]
 80042b0:	e003      	b.n	80042ba <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80042b2:	2302      	movs	r3, #2
 80042b4:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d902      	bls.n	80042c6 <HAL_I2S_Init+0x152>
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	2bff      	cmp	r3, #255	; 0xff
 80042c4:	d907      	bls.n	80042d6 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ca:	f043 0210 	orr.w	r2, r3, #16
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e0ac      	b.n	8004430 <HAL_I2S_Init+0x2bc>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	ea42 0103 	orr.w	r1, r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	69db      	ldr	r3, [r3, #28]
 80042f0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80042f4:	f023 030f 	bic.w	r3, r3, #15
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	6851      	ldr	r1, [r2, #4]
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	6892      	ldr	r2, [r2, #8]
 8004300:	4311      	orrs	r1, r2
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	68d2      	ldr	r2, [r2, #12]
 8004306:	4311      	orrs	r1, r2
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6992      	ldr	r2, [r2, #24]
 800430c:	430a      	orrs	r2, r1
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004318:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	2b30      	cmp	r3, #48	; 0x30
 8004320:	d003      	beq.n	800432a <HAL_I2S_Init+0x1b6>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	2bb0      	cmp	r3, #176	; 0xb0
 8004328:	d107      	bne.n	800433a <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	69da      	ldr	r2, [r3, #28]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004338:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d16e      	bne.n	8004420 <HAL_I2S_Init+0x2ac>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a32      	ldr	r2, [pc, #200]	; (8004410 <HAL_I2S_Init+0x29c>)
 8004346:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a2d      	ldr	r2, [pc, #180]	; (8004404 <HAL_I2S_Init+0x290>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d101      	bne.n	8004356 <HAL_I2S_Init+0x1e2>
 8004352:	4b30      	ldr	r3, [pc, #192]	; (8004414 <HAL_I2S_Init+0x2a0>)
 8004354:	e001      	b.n	800435a <HAL_I2S_Init+0x1e6>
 8004356:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800435a:	69db      	ldr	r3, [r3, #28]
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6812      	ldr	r2, [r2, #0]
 8004360:	4928      	ldr	r1, [pc, #160]	; (8004404 <HAL_I2S_Init+0x290>)
 8004362:	428a      	cmp	r2, r1
 8004364:	d101      	bne.n	800436a <HAL_I2S_Init+0x1f6>
 8004366:	4a2b      	ldr	r2, [pc, #172]	; (8004414 <HAL_I2S_Init+0x2a0>)
 8004368:	e001      	b.n	800436e <HAL_I2S_Init+0x1fa>
 800436a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800436e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004372:	f023 030f 	bic.w	r3, r3, #15
 8004376:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a21      	ldr	r2, [pc, #132]	; (8004404 <HAL_I2S_Init+0x290>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d101      	bne.n	8004386 <HAL_I2S_Init+0x212>
 8004382:	4b24      	ldr	r3, [pc, #144]	; (8004414 <HAL_I2S_Init+0x2a0>)
 8004384:	e001      	b.n	800438a <HAL_I2S_Init+0x216>
 8004386:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800438a:	2202      	movs	r2, #2
 800438c:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a1c      	ldr	r2, [pc, #112]	; (8004404 <HAL_I2S_Init+0x290>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d101      	bne.n	800439c <HAL_I2S_Init+0x228>
 8004398:	4b1e      	ldr	r3, [pc, #120]	; (8004414 <HAL_I2S_Init+0x2a0>)
 800439a:	e001      	b.n	80043a0 <HAL_I2S_Init+0x22c>
 800439c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043a0:	69db      	ldr	r3, [r3, #28]
 80043a2:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043ac:	d003      	beq.n	80043b6 <HAL_I2S_Init+0x242>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d103      	bne.n	80043be <HAL_I2S_Init+0x24a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80043b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80043ba:	613b      	str	r3, [r7, #16]
 80043bc:	e001      	b.n	80043c2 <HAL_I2S_Init+0x24e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80043be:	2300      	movs	r3, #0
 80043c0:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	b299      	uxth	r1, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 80043d8:	4303      	orrs	r3, r0
 80043da:	b29b      	uxth	r3, r3
 80043dc:	430b      	orrs	r3, r1
 80043de:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80043e0:	4313      	orrs	r3, r2
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	897b      	ldrh	r3, [r7, #10]
 80043e6:	4313      	orrs	r3, r2
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043ee:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a03      	ldr	r2, [pc, #12]	; (8004404 <HAL_I2S_Init+0x290>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d10e      	bne.n	8004418 <HAL_I2S_Init+0x2a4>
 80043fa:	4b06      	ldr	r3, [pc, #24]	; (8004414 <HAL_I2S_Init+0x2a0>)
 80043fc:	e00e      	b.n	800441c <HAL_I2S_Init+0x2a8>
 80043fe:	bf00      	nop
 8004400:	0800452f 	.word	0x0800452f
 8004404:	40003800 	.word	0x40003800
 8004408:	40003c00 	.word	0x40003c00
 800440c:	cccccccd 	.word	0xcccccccd
 8004410:	08004645 	.word	0x08004645
 8004414:	40003400 	.word	0x40003400
 8004418:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800441c:	897a      	ldrh	r2, [r7, #10]
 800441e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2201      	movs	r2, #1
 800442a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800442e:	2300      	movs	r3, #0
}
 8004430:	4618      	mov	r0, r3
 8004432:	3720      	adds	r7, #32
 8004434:	46bd      	mov	sp, r7
 8004436:	bd80      	pop	{r7, pc}

08004438 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004480:	881a      	ldrh	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	1c9a      	adds	r2, r3, #2
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004496:	b29b      	uxth	r3, r3
 8004498:	3b01      	subs	r3, #1
 800449a:	b29a      	uxth	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d10e      	bne.n	80044c8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	685a      	ldr	r2, [r3, #4]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044b8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2201      	movs	r2, #1
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f7ff ffb8 	bl	8004438 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80044c8:	bf00      	nop
 80044ca:	3708      	adds	r7, #8
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b082      	sub	sp, #8
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68da      	ldr	r2, [r3, #12]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044e2:	b292      	uxth	r2, r2
 80044e4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ea:	1c9a      	adds	r2, r3, #2
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80044f4:	b29b      	uxth	r3, r3
 80044f6:	3b01      	subs	r3, #1
 80044f8:	b29a      	uxth	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004502:	b29b      	uxth	r3, r3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d10e      	bne.n	8004526 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	685a      	ldr	r2, [r3, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004516:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f7ff ff93 	bl	800444c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004526:	bf00      	nop
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b086      	sub	sp, #24
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b04      	cmp	r3, #4
 8004548:	d13a      	bne.n	80045c0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b01      	cmp	r3, #1
 8004552:	d109      	bne.n	8004568 <I2S_IRQHandler+0x3a>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455e:	2b40      	cmp	r3, #64	; 0x40
 8004560:	d102      	bne.n	8004568 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004562:	6878      	ldr	r0, [r7, #4]
 8004564:	f7ff ffb4 	bl	80044d0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004568:	697b      	ldr	r3, [r7, #20]
 800456a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456e:	2b40      	cmp	r3, #64	; 0x40
 8004570:	d126      	bne.n	80045c0 <I2S_IRQHandler+0x92>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 0320 	and.w	r3, r3, #32
 800457c:	2b20      	cmp	r3, #32
 800457e:	d11f      	bne.n	80045c0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	685a      	ldr	r2, [r3, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800458e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004590:	2300      	movs	r3, #0
 8004592:	613b      	str	r3, [r7, #16]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	613b      	str	r3, [r7, #16]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	613b      	str	r3, [r7, #16]
 80045a4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2201      	movs	r2, #1
 80045aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	f043 0202 	orr.w	r2, r3, #2
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f7ff ff50 	bl	8004460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	2b03      	cmp	r3, #3
 80045ca:	d136      	bne.n	800463a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d109      	bne.n	80045ea <I2S_IRQHandler+0xbc>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e0:	2b80      	cmp	r3, #128	; 0x80
 80045e2:	d102      	bne.n	80045ea <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7ff ff45 	bl	8004474 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	f003 0308 	and.w	r3, r3, #8
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d122      	bne.n	800463a <I2S_IRQHandler+0x10c>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f003 0320 	and.w	r3, r3, #32
 80045fe:	2b20      	cmp	r3, #32
 8004600:	d11b      	bne.n	800463a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	685a      	ldr	r2, [r3, #4]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004610:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8004612:	2300      	movs	r3, #0
 8004614:	60fb      	str	r3, [r7, #12]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	60fb      	str	r3, [r7, #12]
 800461e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800462c:	f043 0204 	orr.w	r2, r3, #4
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f7ff ff13 	bl	8004460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800463a:	bf00      	nop
 800463c:	3718      	adds	r7, #24
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
	...

08004644 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b088      	sub	sp, #32
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4aa2      	ldr	r2, [pc, #648]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d101      	bne.n	8004662 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800465e:	4ba2      	ldr	r3, [pc, #648]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004660:	e001      	b.n	8004666 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8004662:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a9b      	ldr	r2, [pc, #620]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d101      	bne.n	8004680 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800467c:	4b9a      	ldr	r3, [pc, #616]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800467e:	e001      	b.n	8004684 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8004680:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	685b      	ldr	r3, [r3, #4]
 800468c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004690:	d004      	beq.n	800469c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	f040 8099 	bne.w	80047ce <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d107      	bne.n	80046b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d002      	beq.n	80046b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 f925 	bl	8004900 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	f003 0301 	and.w	r3, r3, #1
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d107      	bne.n	80046d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f9c8 	bl	8004a60 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d6:	2b40      	cmp	r3, #64	; 0x40
 80046d8:	d13a      	bne.n	8004750 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	f003 0320 	and.w	r3, r3, #32
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d035      	beq.n	8004750 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a7e      	ldr	r2, [pc, #504]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d101      	bne.n	80046f2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80046ee:	4b7e      	ldr	r3, [pc, #504]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80046f0:	e001      	b.n	80046f6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80046f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4979      	ldr	r1, [pc, #484]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80046fe:	428b      	cmp	r3, r1
 8004700:	d101      	bne.n	8004706 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8004702:	4b79      	ldr	r3, [pc, #484]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004704:	e001      	b.n	800470a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004706:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800470a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800470e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	685a      	ldr	r2, [r3, #4]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800471e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004720:	2300      	movs	r3, #0
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004742:	f043 0202 	orr.w	r2, r3, #2
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f7ff fe88 	bl	8004460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	f003 0308 	and.w	r3, r3, #8
 8004756:	2b08      	cmp	r3, #8
 8004758:	f040 80be 	bne.w	80048d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	f003 0320 	and.w	r3, r3, #32
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 80b8 	beq.w	80048d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685a      	ldr	r2, [r3, #4]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004776:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a59      	ldr	r2, [pc, #356]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d101      	bne.n	8004786 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8004782:	4b59      	ldr	r3, [pc, #356]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004784:	e001      	b.n	800478a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004786:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4954      	ldr	r1, [pc, #336]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004792:	428b      	cmp	r3, r1
 8004794:	d101      	bne.n	800479a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8004796:	4b54      	ldr	r3, [pc, #336]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004798:	e001      	b.n	800479e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800479a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800479e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80047a2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80047a4:	2300      	movs	r3, #0
 80047a6:	60bb      	str	r3, [r7, #8]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	60bb      	str	r3, [r7, #8]
 80047b0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047be:	f043 0204 	orr.w	r2, r3, #4
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f7ff fe4a 	bl	8004460 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80047cc:	e084      	b.n	80048d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	f003 0302 	and.w	r3, r3, #2
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d107      	bne.n	80047e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d002      	beq.n	80047e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f8be 	bl	8004964 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	f003 0301 	and.w	r3, r3, #1
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d107      	bne.n	8004802 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d002      	beq.n	8004802 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 f8fd 	bl	80049fc <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004808:	2b40      	cmp	r3, #64	; 0x40
 800480a:	d12f      	bne.n	800486c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	f003 0320 	and.w	r3, r3, #32
 8004812:	2b00      	cmp	r3, #0
 8004814:	d02a      	beq.n	800486c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	685a      	ldr	r2, [r3, #4]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004824:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a2e      	ldr	r2, [pc, #184]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d101      	bne.n	8004834 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004830:	4b2d      	ldr	r3, [pc, #180]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004832:	e001      	b.n	8004838 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004834:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4929      	ldr	r1, [pc, #164]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004840:	428b      	cmp	r3, r1
 8004842:	d101      	bne.n	8004848 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004844:	4b28      	ldr	r3, [pc, #160]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8004846:	e001      	b.n	800484c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004848:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800484c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004850:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2201      	movs	r2, #1
 8004856:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800485e:	f043 0202 	orr.w	r2, r3, #2
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7ff fdfa 	bl	8004460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	f003 0308 	and.w	r3, r3, #8
 8004872:	2b08      	cmp	r3, #8
 8004874:	d131      	bne.n	80048da <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	f003 0320 	and.w	r3, r3, #32
 800487c:	2b00      	cmp	r3, #0
 800487e:	d02c      	beq.n	80048da <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a17      	ldr	r2, [pc, #92]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d101      	bne.n	800488e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800488a:	4b17      	ldr	r3, [pc, #92]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800488c:	e001      	b.n	8004892 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800488e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004892:	685a      	ldr	r2, [r3, #4]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4912      	ldr	r1, [pc, #72]	; (80048e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800489a:	428b      	cmp	r3, r1
 800489c:	d101      	bne.n	80048a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800489e:	4b12      	ldr	r3, [pc, #72]	; (80048e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80048a0:	e001      	b.n	80048a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80048a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80048a6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80048aa:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80048ba:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048c8:	f043 0204 	orr.w	r2, r3, #4
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f7ff fdc5 	bl	8004460 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80048d6:	e000      	b.n	80048da <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80048d8:	bf00      	nop
}
 80048da:	bf00      	nop
 80048dc:	3720      	adds	r7, #32
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	40003800 	.word	0x40003800
 80048e8:	40003400 	.word	0x40003400

080048ec <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490c:	1c99      	adds	r1, r3, #2
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6251      	str	r1, [r2, #36]	; 0x24
 8004912:	881a      	ldrh	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d113      	bne.n	800495a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	685a      	ldr	r2, [r3, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004940:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004946:	b29b      	uxth	r3, r3
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f7ff ffc9 	bl	80048ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800495a:	bf00      	nop
 800495c:	3708      	adds	r7, #8
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b082      	sub	sp, #8
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	1c99      	adds	r1, r3, #2
 8004972:	687a      	ldr	r2, [r7, #4]
 8004974:	6251      	str	r1, [r2, #36]	; 0x24
 8004976:	8819      	ldrh	r1, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a1d      	ldr	r2, [pc, #116]	; (80049f4 <I2SEx_TxISR_I2SExt+0x90>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d101      	bne.n	8004986 <I2SEx_TxISR_I2SExt+0x22>
 8004982:	4b1d      	ldr	r3, [pc, #116]	; (80049f8 <I2SEx_TxISR_I2SExt+0x94>)
 8004984:	e001      	b.n	800498a <I2SEx_TxISR_I2SExt+0x26>
 8004986:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800498a:	460a      	mov	r2, r1
 800498c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004992:	b29b      	uxth	r3, r3
 8004994:	3b01      	subs	r3, #1
 8004996:	b29a      	uxth	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d121      	bne.n	80049ea <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a12      	ldr	r2, [pc, #72]	; (80049f4 <I2SEx_TxISR_I2SExt+0x90>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d101      	bne.n	80049b4 <I2SEx_TxISR_I2SExt+0x50>
 80049b0:	4b11      	ldr	r3, [pc, #68]	; (80049f8 <I2SEx_TxISR_I2SExt+0x94>)
 80049b2:	e001      	b.n	80049b8 <I2SEx_TxISR_I2SExt+0x54>
 80049b4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049b8:	685a      	ldr	r2, [r3, #4]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	490d      	ldr	r1, [pc, #52]	; (80049f4 <I2SEx_TxISR_I2SExt+0x90>)
 80049c0:	428b      	cmp	r3, r1
 80049c2:	d101      	bne.n	80049c8 <I2SEx_TxISR_I2SExt+0x64>
 80049c4:	4b0c      	ldr	r3, [pc, #48]	; (80049f8 <I2SEx_TxISR_I2SExt+0x94>)
 80049c6:	e001      	b.n	80049cc <I2SEx_TxISR_I2SExt+0x68>
 80049c8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80049cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80049d0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80049d6:	b29b      	uxth	r3, r3
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d106      	bne.n	80049ea <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80049e4:	6878      	ldr	r0, [r7, #4]
 80049e6:	f7ff ff81 	bl	80048ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80049ea:	bf00      	nop
 80049ec:	3708      	adds	r7, #8
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	40003800 	.word	0x40003800
 80049f8:	40003400 	.word	0x40003400

080049fc <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b082      	sub	sp, #8
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68d8      	ldr	r0, [r3, #12]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a0e:	1c99      	adds	r1, r3, #2
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004a14:	b282      	uxth	r2, r0
 8004a16:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	b29a      	uxth	r2, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d113      	bne.n	8004a58 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	685a      	ldr	r2, [r3, #4]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004a3e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d106      	bne.n	8004a58 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7ff ff4a 	bl	80048ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004a58:	bf00      	nop
 8004a5a:	3708      	adds	r7, #8
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a20      	ldr	r2, [pc, #128]	; (8004af0 <I2SEx_RxISR_I2SExt+0x90>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d101      	bne.n	8004a76 <I2SEx_RxISR_I2SExt+0x16>
 8004a72:	4b20      	ldr	r3, [pc, #128]	; (8004af4 <I2SEx_RxISR_I2SExt+0x94>)
 8004a74:	e001      	b.n	8004a7a <I2SEx_RxISR_I2SExt+0x1a>
 8004a76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004a7a:	68d8      	ldr	r0, [r3, #12]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a80:	1c99      	adds	r1, r3, #2
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	62d1      	str	r1, [r2, #44]	; 0x2c
 8004a86:	b282      	uxth	r2, r0
 8004a88:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	3b01      	subs	r3, #1
 8004a92:	b29a      	uxth	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d121      	bne.n	8004ae6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a12      	ldr	r2, [pc, #72]	; (8004af0 <I2SEx_RxISR_I2SExt+0x90>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d101      	bne.n	8004ab0 <I2SEx_RxISR_I2SExt+0x50>
 8004aac:	4b11      	ldr	r3, [pc, #68]	; (8004af4 <I2SEx_RxISR_I2SExt+0x94>)
 8004aae:	e001      	b.n	8004ab4 <I2SEx_RxISR_I2SExt+0x54>
 8004ab0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	490d      	ldr	r1, [pc, #52]	; (8004af0 <I2SEx_RxISR_I2SExt+0x90>)
 8004abc:	428b      	cmp	r3, r1
 8004abe:	d101      	bne.n	8004ac4 <I2SEx_RxISR_I2SExt+0x64>
 8004ac0:	4b0c      	ldr	r3, [pc, #48]	; (8004af4 <I2SEx_RxISR_I2SExt+0x94>)
 8004ac2:	e001      	b.n	8004ac8 <I2SEx_RxISR_I2SExt+0x68>
 8004ac4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004ac8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004acc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d106      	bne.n	8004ae6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f7ff ff03 	bl	80048ec <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004ae6:	bf00      	nop
 8004ae8:	3708      	adds	r7, #8
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	40003800 	.word	0x40003800
 8004af4:	40003400 	.word	0x40003400

08004af8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af02      	add	r7, sp, #8
 8004afe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004b00:	f7fd fd66 	bl	80025d0 <HAL_GetTick>
 8004b04:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d101      	bne.n	8004b10 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e069      	b.n	8004be4 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d10b      	bne.n	8004b34 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f7fd f995 	bl	8001e54 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004b2a:	f241 3188 	movw	r1, #5000	; 0x1388
 8004b2e:	6878      	ldr	r0, [r7, #4]
 8004b30:	f000 f85e 	bl	8004bf0 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	3b01      	subs	r3, #1
 8004b44:	021a      	lsls	r2, r3, #8
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b52:	9300      	str	r3, [sp, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	2120      	movs	r1, #32
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 f856 	bl	8004c0c <QSPI_WaitFlagStateUntilTimeout>
 8004b60:	4603      	mov	r3, r0
 8004b62:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004b64:	7afb      	ldrb	r3, [r7, #11]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d137      	bne.n	8004bda <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004b74:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8004b78:	687a      	ldr	r2, [r7, #4]
 8004b7a:	6852      	ldr	r2, [r2, #4]
 8004b7c:	0611      	lsls	r1, r2, #24
 8004b7e:	687a      	ldr	r2, [r7, #4]
 8004b80:	68d2      	ldr	r2, [r2, #12]
 8004b82:	4311      	orrs	r1, r2
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	69d2      	ldr	r2, [r2, #28]
 8004b88:	4311      	orrs	r1, r2
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6a12      	ldr	r2, [r2, #32]
 8004b8e:	4311      	orrs	r1, r2
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	6812      	ldr	r2, [r2, #0]
 8004b94:	430b      	orrs	r3, r1
 8004b96:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	4b13      	ldr	r3, [pc, #76]	; (8004bec <HAL_QSPI_Init+0xf4>)
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	6912      	ldr	r2, [r2, #16]
 8004ba6:	0411      	lsls	r1, r2, #16
 8004ba8:	687a      	ldr	r2, [r7, #4]
 8004baa:	6952      	ldr	r2, [r2, #20]
 8004bac:	4311      	orrs	r1, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	6992      	ldr	r2, [r2, #24]
 8004bb2:	4311      	orrs	r1, r2
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6812      	ldr	r2, [r2, #0]
 8004bb8:	430b      	orrs	r3, r1
 8004bba:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f042 0201 	orr.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8004be2:	7afb      	ldrb	r3, [r7, #11]
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3710      	adds	r7, #16
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}
 8004bec:	ffe0f8fe 	.word	0xffe0f8fe

08004bf0 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b083      	sub	sp, #12
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004c00:	bf00      	nop
 8004c02:	370c      	adds	r7, #12
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr

08004c0c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	60f8      	str	r0, [r7, #12]
 8004c14:	60b9      	str	r1, [r7, #8]
 8004c16:	603b      	str	r3, [r7, #0]
 8004c18:	4613      	mov	r3, r2
 8004c1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004c1c:	e01a      	b.n	8004c54 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c24:	d016      	beq.n	8004c54 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c26:	f7fd fcd3 	bl	80025d0 <HAL_GetTick>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	1ad3      	subs	r3, r2, r3
 8004c30:	69ba      	ldr	r2, [r7, #24]
 8004c32:	429a      	cmp	r2, r3
 8004c34:	d302      	bcc.n	8004c3c <QSPI_WaitFlagStateUntilTimeout+0x30>
 8004c36:	69bb      	ldr	r3, [r7, #24]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10b      	bne.n	8004c54 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2204      	movs	r2, #4
 8004c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c48:	f043 0201 	orr.w	r2, r3, #1
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e00e      	b.n	8004c72 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	bf14      	ite	ne
 8004c62:	2301      	movne	r3, #1
 8004c64:	2300      	moveq	r3, #0
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	461a      	mov	r2, r3
 8004c6a:	79fb      	ldrb	r3, [r7, #7]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d1d6      	bne.n	8004c1e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
	...

08004c7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e0cc      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c90:	4b68      	ldr	r3, [pc, #416]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 030f 	and.w	r3, r3, #15
 8004c98:	683a      	ldr	r2, [r7, #0]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d90c      	bls.n	8004cb8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c9e:	4b65      	ldr	r3, [pc, #404]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca0:	683a      	ldr	r2, [r7, #0]
 8004ca2:	b2d2      	uxtb	r2, r2
 8004ca4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ca6:	4b63      	ldr	r3, [pc, #396]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 030f 	and.w	r3, r3, #15
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	429a      	cmp	r2, r3
 8004cb2:	d001      	beq.n	8004cb8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	e0b8      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d020      	beq.n	8004d06 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0304 	and.w	r3, r3, #4
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d005      	beq.n	8004cdc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004cd0:	4b59      	ldr	r3, [pc, #356]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	4a58      	ldr	r2, [pc, #352]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cd6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004cda:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0308 	and.w	r3, r3, #8
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d005      	beq.n	8004cf4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ce8:	4b53      	ldr	r3, [pc, #332]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	4a52      	ldr	r2, [pc, #328]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004cf2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cf4:	4b50      	ldr	r3, [pc, #320]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	689b      	ldr	r3, [r3, #8]
 8004cf8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	494d      	ldr	r1, [pc, #308]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d02:	4313      	orrs	r3, r2
 8004d04:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d044      	beq.n	8004d9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d107      	bne.n	8004d2a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d1a:	4b47      	ldr	r3, [pc, #284]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d119      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e07f      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b02      	cmp	r3, #2
 8004d30:	d003      	beq.n	8004d3a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d107      	bne.n	8004d4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d3a:	4b3f      	ldr	r3, [pc, #252]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d109      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	e06f      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d4a:	4b3b      	ldr	r3, [pc, #236]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0302 	and.w	r3, r3, #2
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d101      	bne.n	8004d5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	e067      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d5a:	4b37      	ldr	r3, [pc, #220]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f023 0203 	bic.w	r2, r3, #3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	4934      	ldr	r1, [pc, #208]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d6c:	f7fd fc30 	bl	80025d0 <HAL_GetTick>
 8004d70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d72:	e00a      	b.n	8004d8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d74:	f7fd fc2c 	bl	80025d0 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e04f      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d8a:	4b2b      	ldr	r3, [pc, #172]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 020c 	and.w	r2, r3, #12
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d1eb      	bne.n	8004d74 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d9c:	4b25      	ldr	r3, [pc, #148]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 030f 	and.w	r3, r3, #15
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d20c      	bcs.n	8004dc4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004daa:	4b22      	ldr	r3, [pc, #136]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004dac:	683a      	ldr	r2, [r7, #0]
 8004dae:	b2d2      	uxtb	r2, r2
 8004db0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004db2:	4b20      	ldr	r3, [pc, #128]	; (8004e34 <HAL_RCC_ClockConfig+0x1b8>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 030f 	and.w	r3, r3, #15
 8004dba:	683a      	ldr	r2, [r7, #0]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	d001      	beq.n	8004dc4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e032      	b.n	8004e2a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0304 	and.w	r3, r3, #4
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d008      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dd0:	4b19      	ldr	r3, [pc, #100]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	4916      	ldr	r1, [pc, #88]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0308 	and.w	r3, r3, #8
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d009      	beq.n	8004e02 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dee:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	490e      	ldr	r1, [pc, #56]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004e02:	f000 f821 	bl	8004e48 <HAL_RCC_GetSysClockFreq>
 8004e06:	4601      	mov	r1, r0
 8004e08:	4b0b      	ldr	r3, [pc, #44]	; (8004e38 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	091b      	lsrs	r3, r3, #4
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	4a0a      	ldr	r2, [pc, #40]	; (8004e3c <HAL_RCC_ClockConfig+0x1c0>)
 8004e14:	5cd3      	ldrb	r3, [r2, r3]
 8004e16:	fa21 f303 	lsr.w	r3, r1, r3
 8004e1a:	4a09      	ldr	r2, [pc, #36]	; (8004e40 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004e1e:	4b09      	ldr	r3, [pc, #36]	; (8004e44 <HAL_RCC_ClockConfig+0x1c8>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fd fb90 	bl	8002548 <HAL_InitTick>

  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3710      	adds	r7, #16
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	40023c00 	.word	0x40023c00
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	0800c1a4 	.word	0x0800c1a4
 8004e40:	20000000 	.word	0x20000000
 8004e44:	20000004 	.word	0x20000004

08004e48 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	607b      	str	r3, [r7, #4]
 8004e52:	2300      	movs	r3, #0
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	2300      	movs	r3, #0
 8004e58:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e5e:	4b50      	ldr	r3, [pc, #320]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x158>)
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f003 030c 	and.w	r3, r3, #12
 8004e66:	2b04      	cmp	r3, #4
 8004e68:	d007      	beq.n	8004e7a <HAL_RCC_GetSysClockFreq+0x32>
 8004e6a:	2b08      	cmp	r3, #8
 8004e6c:	d008      	beq.n	8004e80 <HAL_RCC_GetSysClockFreq+0x38>
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	f040 808d 	bne.w	8004f8e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e74:	4b4b      	ldr	r3, [pc, #300]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004e76:	60bb      	str	r3, [r7, #8]
       break;
 8004e78:	e08c      	b.n	8004f94 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e7a:	4b4b      	ldr	r3, [pc, #300]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x160>)
 8004e7c:	60bb      	str	r3, [r7, #8]
      break;
 8004e7e:	e089      	b.n	8004f94 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e80:	4b47      	ldr	r3, [pc, #284]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x158>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e88:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e8a:	4b45      	ldr	r3, [pc, #276]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x158>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d023      	beq.n	8004ede <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e96:	4b42      	ldr	r3, [pc, #264]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x158>)
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	099b      	lsrs	r3, r3, #6
 8004e9c:	f04f 0400 	mov.w	r4, #0
 8004ea0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004ea4:	f04f 0200 	mov.w	r2, #0
 8004ea8:	ea03 0501 	and.w	r5, r3, r1
 8004eac:	ea04 0602 	and.w	r6, r4, r2
 8004eb0:	4a3d      	ldr	r2, [pc, #244]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x160>)
 8004eb2:	fb02 f106 	mul.w	r1, r2, r6
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	fb02 f205 	mul.w	r2, r2, r5
 8004ebc:	440a      	add	r2, r1
 8004ebe:	493a      	ldr	r1, [pc, #232]	; (8004fa8 <HAL_RCC_GetSysClockFreq+0x160>)
 8004ec0:	fba5 0101 	umull	r0, r1, r5, r1
 8004ec4:	1853      	adds	r3, r2, r1
 8004ec6:	4619      	mov	r1, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f04f 0400 	mov.w	r4, #0
 8004ece:	461a      	mov	r2, r3
 8004ed0:	4623      	mov	r3, r4
 8004ed2:	f7fb f9f5 	bl	80002c0 <__aeabi_uldivmod>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	460c      	mov	r4, r1
 8004eda:	60fb      	str	r3, [r7, #12]
 8004edc:	e049      	b.n	8004f72 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ede:	4b30      	ldr	r3, [pc, #192]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x158>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	099b      	lsrs	r3, r3, #6
 8004ee4:	f04f 0400 	mov.w	r4, #0
 8004ee8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004eec:	f04f 0200 	mov.w	r2, #0
 8004ef0:	ea03 0501 	and.w	r5, r3, r1
 8004ef4:	ea04 0602 	and.w	r6, r4, r2
 8004ef8:	4629      	mov	r1, r5
 8004efa:	4632      	mov	r2, r6
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	f04f 0400 	mov.w	r4, #0
 8004f04:	0154      	lsls	r4, r2, #5
 8004f06:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004f0a:	014b      	lsls	r3, r1, #5
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	4622      	mov	r2, r4
 8004f10:	1b49      	subs	r1, r1, r5
 8004f12:	eb62 0206 	sbc.w	r2, r2, r6
 8004f16:	f04f 0300 	mov.w	r3, #0
 8004f1a:	f04f 0400 	mov.w	r4, #0
 8004f1e:	0194      	lsls	r4, r2, #6
 8004f20:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004f24:	018b      	lsls	r3, r1, #6
 8004f26:	1a5b      	subs	r3, r3, r1
 8004f28:	eb64 0402 	sbc.w	r4, r4, r2
 8004f2c:	f04f 0100 	mov.w	r1, #0
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	00e2      	lsls	r2, r4, #3
 8004f36:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004f3a:	00d9      	lsls	r1, r3, #3
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	4614      	mov	r4, r2
 8004f40:	195b      	adds	r3, r3, r5
 8004f42:	eb44 0406 	adc.w	r4, r4, r6
 8004f46:	f04f 0100 	mov.w	r1, #0
 8004f4a:	f04f 0200 	mov.w	r2, #0
 8004f4e:	02a2      	lsls	r2, r4, #10
 8004f50:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004f54:	0299      	lsls	r1, r3, #10
 8004f56:	460b      	mov	r3, r1
 8004f58:	4614      	mov	r4, r2
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	4621      	mov	r1, r4
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f04f 0400 	mov.w	r4, #0
 8004f64:	461a      	mov	r2, r3
 8004f66:	4623      	mov	r3, r4
 8004f68:	f7fb f9aa 	bl	80002c0 <__aeabi_uldivmod>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	460c      	mov	r4, r1
 8004f70:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f72:	4b0b      	ldr	r3, [pc, #44]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0x158>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	0c1b      	lsrs	r3, r3, #16
 8004f78:	f003 0303 	and.w	r3, r3, #3
 8004f7c:	3301      	adds	r3, #1
 8004f7e:	005b      	lsls	r3, r3, #1
 8004f80:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8a:	60bb      	str	r3, [r7, #8]
      break;
 8004f8c:	e002      	b.n	8004f94 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004f8e:	4b05      	ldr	r3, [pc, #20]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0x15c>)
 8004f90:	60bb      	str	r3, [r7, #8]
      break;
 8004f92:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f94:	68bb      	ldr	r3, [r7, #8]
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	00f42400 	.word	0x00f42400
 8004fa8:	017d7840 	.word	0x017d7840

08004fac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fb0:	4b03      	ldr	r3, [pc, #12]	; (8004fc0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbc:	4770      	bx	lr
 8004fbe:	bf00      	nop
 8004fc0:	20000000 	.word	0x20000000

08004fc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004fc8:	f7ff fff0 	bl	8004fac <HAL_RCC_GetHCLKFreq>
 8004fcc:	4601      	mov	r1, r0
 8004fce:	4b05      	ldr	r3, [pc, #20]	; (8004fe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	0a9b      	lsrs	r3, r3, #10
 8004fd4:	f003 0307 	and.w	r3, r3, #7
 8004fd8:	4a03      	ldr	r2, [pc, #12]	; (8004fe8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fda:	5cd3      	ldrb	r3, [r2, r3]
 8004fdc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	40023800 	.word	0x40023800
 8004fe8:	0800c1b4 	.word	0x0800c1b4

08004fec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ff0:	f7ff ffdc 	bl	8004fac <HAL_RCC_GetHCLKFreq>
 8004ff4:	4601      	mov	r1, r0
 8004ff6:	4b05      	ldr	r3, [pc, #20]	; (800500c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	0b5b      	lsrs	r3, r3, #13
 8004ffc:	f003 0307 	and.w	r3, r3, #7
 8005000:	4a03      	ldr	r2, [pc, #12]	; (8005010 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005002:	5cd3      	ldrb	r3, [r2, r3]
 8005004:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005008:	4618      	mov	r0, r3
 800500a:	bd80      	pop	{r7, pc}
 800500c:	40023800 	.word	0x40023800
 8005010:	0800c1b4 	.word	0x0800c1b4

08005014 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b088      	sub	sp, #32
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800501c:	2300      	movs	r3, #0
 800501e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8005020:	2300      	movs	r3, #0
 8005022:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8005024:	2300      	movs	r3, #0
 8005026:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0301 	and.w	r3, r3, #1
 8005034:	2b00      	cmp	r3, #0
 8005036:	d010      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8005038:	4b7a      	ldr	r3, [pc, #488]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800503a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800503e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	69db      	ldr	r3, [r3, #28]
 8005046:	4977      	ldr	r1, [pc, #476]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005048:	4313      	orrs	r3, r2
 800504a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	69db      	ldr	r3, [r3, #28]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8005056:	2301      	movs	r3, #1
 8005058:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0302 	and.w	r3, r3, #2
 8005062:	2b00      	cmp	r3, #0
 8005064:	d010      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8005066:	4b6f      	ldr	r3, [pc, #444]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005068:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800506c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	496b      	ldr	r1, [pc, #428]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005076:	4313      	orrs	r3, r2
 8005078:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a1b      	ldr	r3, [r3, #32]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8005084:	2301      	movs	r3, #1
 8005086:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005090:	2b00      	cmp	r3, #0
 8005092:	d022      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8005094:	4b63      	ldr	r3, [pc, #396]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005096:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800509a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050a2:	4960      	ldr	r1, [pc, #384]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d101      	bne.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 80050b2:	2301      	movs	r3, #1
 80050b4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050be:	d10c      	bne.n	80050da <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 80050c0:	4b58      	ldr	r3, [pc, #352]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80050c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050c6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	3b01      	subs	r3, #1
 80050d0:	021b      	lsls	r3, r3, #8
 80050d2:	4954      	ldr	r1, [pc, #336]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d022      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 80050e6:	4b4f      	ldr	r3, [pc, #316]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80050e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050ec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80050f4:	494b      	ldr	r1, [pc, #300]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005100:	2b00      	cmp	r3, #0
 8005102:	d101      	bne.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8005104:	2301      	movs	r3, #1
 8005106:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800510c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005110:	d10c      	bne.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8005112:	4b44      	ldr	r3, [pc, #272]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005114:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005118:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	3b01      	subs	r3, #1
 8005122:	021b      	lsls	r3, r3, #8
 8005124:	493f      	ldr	r1, [pc, #252]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005126:	4313      	orrs	r3, r2
 8005128:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0308 	and.w	r3, r3, #8
 8005134:	2b00      	cmp	r3, #0
 8005136:	f000 808a 	beq.w	800524e <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800513a:	2300      	movs	r3, #0
 800513c:	60fb      	str	r3, [r7, #12]
 800513e:	4b39      	ldr	r3, [pc, #228]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005142:	4a38      	ldr	r2, [pc, #224]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005148:	6413      	str	r3, [r2, #64]	; 0x40
 800514a:	4b36      	ldr	r3, [pc, #216]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800514c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800514e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005152:	60fb      	str	r3, [r7, #12]
 8005154:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005156:	4b34      	ldr	r3, [pc, #208]	; (8005228 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a33      	ldr	r2, [pc, #204]	; (8005228 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 800515c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005160:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005162:	f7fd fa35 	bl	80025d0 <HAL_GetTick>
 8005166:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005168:	e008      	b.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800516a:	f7fd fa31 	bl	80025d0 <HAL_GetTick>
 800516e:	4602      	mov	r2, r0
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	2b02      	cmp	r3, #2
 8005176:	d901      	bls.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e1d1      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800517c:	4b2a      	ldr	r3, [pc, #168]	; (8005228 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005184:	2b00      	cmp	r3, #0
 8005186:	d0f0      	beq.n	800516a <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005188:	4b26      	ldr	r3, [pc, #152]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800518a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800518c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005190:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d02f      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d028      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051a6:	4b1f      	ldr	r3, [pc, #124]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80051a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ae:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80051b0:	4b1e      	ldr	r3, [pc, #120]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80051b2:	2201      	movs	r2, #1
 80051b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051b6:	4b1d      	ldr	r3, [pc, #116]	; (800522c <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80051bc:	4a19      	ldr	r2, [pc, #100]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80051c2:	4b18      	ldr	r3, [pc, #96]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80051c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d114      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80051ce:	f7fd f9ff 	bl	80025d0 <HAL_GetTick>
 80051d2:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051d4:	e00a      	b.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051d6:	f7fd f9fb 	bl	80025d0 <HAL_GetTick>
 80051da:	4602      	mov	r2, r0
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d901      	bls.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 80051e8:	2303      	movs	r3, #3
 80051ea:	e199      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ec:	4b0d      	ldr	r3, [pc, #52]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80051ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d0ee      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005200:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005204:	d114      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8005206:	4b07      	ldr	r3, [pc, #28]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005212:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005216:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800521a:	4902      	ldr	r1, [pc, #8]	; (8005224 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 800521c:	4313      	orrs	r3, r2
 800521e:	608b      	str	r3, [r1, #8]
 8005220:	e00c      	b.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x228>
 8005222:	bf00      	nop
 8005224:	40023800 	.word	0x40023800
 8005228:	40007000 	.word	0x40007000
 800522c:	42470e40 	.word	0x42470e40
 8005230:	4b89      	ldr	r3, [pc, #548]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005232:	689b      	ldr	r3, [r3, #8]
 8005234:	4a88      	ldr	r2, [pc, #544]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005236:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800523a:	6093      	str	r3, [r2, #8]
 800523c:	4b86      	ldr	r3, [pc, #536]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800523e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005248:	4983      	ldr	r1, [pc, #524]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800524a:	4313      	orrs	r3, r2
 800524c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0304 	and.w	r3, r3, #4
 8005256:	2b00      	cmp	r3, #0
 8005258:	d004      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8005260:	4b7e      	ldr	r3, [pc, #504]	; (800545c <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8005262:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0310 	and.w	r3, r3, #16
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00a      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8005270:	4b79      	ldr	r3, [pc, #484]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005272:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005276:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800527e:	4976      	ldr	r1, [pc, #472]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005280:	4313      	orrs	r3, r2
 8005282:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f003 0320 	and.w	r3, r3, #32
 800528e:	2b00      	cmp	r3, #0
 8005290:	d011      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005292:	4b71      	ldr	r3, [pc, #452]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005294:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005298:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a0:	496d      	ldr	r1, [pc, #436]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80052b0:	d101      	bne.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 80052b2:	2301      	movs	r3, #1
 80052b4:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00a      	beq.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80052c2:	4b65      	ldr	r3, [pc, #404]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80052c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052c8:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d0:	4961      	ldr	r1, [pc, #388]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80052d2:	4313      	orrs	r3, r2
 80052d4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80052d8:	69fb      	ldr	r3, [r7, #28]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d004      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2b80      	cmp	r3, #128	; 0x80
 80052e4:	f040 80c6 	bne.w	8005474 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80052e8:	4b5d      	ldr	r3, [pc, #372]	; (8005460 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 80052ea:	2200      	movs	r2, #0
 80052ec:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80052ee:	f7fd f96f 	bl	80025d0 <HAL_GetTick>
 80052f2:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80052f4:	e008      	b.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80052f6:	f7fd f96b 	bl	80025d0 <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	2b02      	cmp	r3, #2
 8005302:	d901      	bls.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e10b      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005308:	4b53      	ldr	r3, [pc, #332]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005310:	2b00      	cmp	r3, #0
 8005312:	d1f0      	bne.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8005314:	4a53      	ldr	r2, [pc, #332]	; (8005464 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800531a:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b00      	cmp	r3, #0
 8005326:	d003      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	69db      	ldr	r3, [r3, #28]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d023      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005338:	2b00      	cmp	r3, #0
 800533a:	d003      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d019      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800534c:	2b00      	cmp	r3, #0
 800534e:	d004      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005354:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005358:	d00e      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005362:	2b00      	cmp	r3, #0
 8005364:	d019      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800536a:	2b00      	cmp	r3, #0
 800536c:	d115      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x386>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005372:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005376:	d110      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685a      	ldr	r2, [r3, #4]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	019b      	lsls	r3, r3, #6
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	061b      	lsls	r3, r3, #24
 800538a:	431a      	orrs	r2, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	691b      	ldr	r3, [r3, #16]
 8005390:	071b      	lsls	r3, r3, #28
 8005392:	4931      	ldr	r1, [pc, #196]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005394:	4313      	orrs	r3, r2
 8005396:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0x39a>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d009      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d026      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d122      	bne.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80053c2:	4b25      	ldr	r3, [pc, #148]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80053c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053c8:	0e1b      	lsrs	r3, r3, #24
 80053ca:	f003 030f 	and.w	r3, r3, #15
 80053ce:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	019b      	lsls	r3, r3, #6
 80053da:	431a      	orrs	r2, r3
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	061b      	lsls	r3, r3, #24
 80053e0:	431a      	orrs	r2, r3
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	071b      	lsls	r3, r3, #28
 80053e8:	491b      	ldr	r1, [pc, #108]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 80053f0:	4b19      	ldr	r3, [pc, #100]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80053f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053f6:	f023 021f 	bic.w	r2, r3, #31
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	3b01      	subs	r3, #1
 8005400:	4915      	ldr	r1, [pc, #84]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005410:	2b00      	cmp	r3, #0
 8005412:	d010      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	019b      	lsls	r3, r3, #6
 800541e:	431a      	orrs	r2, r3
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	061b      	lsls	r3, r3, #24
 8005426:	431a      	orrs	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	071b      	lsls	r3, r3, #28
 800542e:	490a      	ldr	r1, [pc, #40]	; (8005458 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8005430:	4313      	orrs	r3, r2
 8005432:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005436:	4b0a      	ldr	r3, [pc, #40]	; (8005460 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8005438:	2201      	movs	r2, #1
 800543a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800543c:	f7fd f8c8 	bl	80025d0 <HAL_GetTick>
 8005440:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005442:	e011      	b.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005444:	f7fd f8c4 	bl	80025d0 <HAL_GetTick>
 8005448:	4602      	mov	r2, r0
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	1ad3      	subs	r3, r2, r3
 800544e:	2b02      	cmp	r3, #2
 8005450:	d90a      	bls.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e064      	b.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8005456:	bf00      	nop
 8005458:	40023800 	.word	0x40023800
 800545c:	424711e0 	.word	0x424711e0
 8005460:	42470068 	.word	0x42470068
 8005464:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005468:	4b2f      	ldr	r3, [pc, #188]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005470:	2b00      	cmp	r3, #0
 8005472:	d0e7      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005480:	4b29      	ldr	r3, [pc, #164]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005482:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005486:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800548e:	4926      	ldr	r1, [pc, #152]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005490:	4313      	orrs	r3, r2
 8005492:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d00a      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80054a2:	4b21      	ldr	r3, [pc, #132]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80054a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054a8:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054b0:	491d      	ldr	r1, [pc, #116]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d00a      	beq.n	80054da <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80054c4:	4b18      	ldr	r3, [pc, #96]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80054c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054ca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054d2:	4915      	ldr	r1, [pc, #84]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d00a      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 80054e6:	4b10      	ldr	r3, [pc, #64]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80054e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054ec:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f4:	490c      	ldr	r1, [pc, #48]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80054f6:	4313      	orrs	r3, r2
 80054f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005504:	2b00      	cmp	r3, #0
 8005506:	d00a      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005508:	4b07      	ldr	r3, [pc, #28]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800550a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800550e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005516:	4904      	ldr	r1, [pc, #16]	; (8005528 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8005518:	4313      	orrs	r3, r2
 800551a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3720      	adds	r7, #32
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}
 8005528:	40023800 	.word	0x40023800

0800552c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800552c:	b480      	push	{r7}
 800552e:	b087      	sub	sp, #28
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005534:	2300      	movs	r3, #0
 8005536:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005538:	2300      	movs	r3, #0
 800553a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005540:	2300      	movs	r3, #0
 8005542:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b01      	cmp	r3, #1
 8005548:	d003      	beq.n	8005552 <HAL_RCCEx_GetPeriphCLKFreq+0x26>
 800554a:	2b02      	cmp	r3, #2
 800554c:	f000 8098 	beq.w	8005680 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005550:	e12d      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x282>
  {
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8005552:	4b9a      	ldr	r3, [pc, #616]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005554:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005558:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 800555c:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005564:	d00c      	beq.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x54>
 8005566:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800556a:	d802      	bhi.n	8005572 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00a      	beq.n	8005586 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
 8005570:	e082      	b.n	8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8005572:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005576:	d047      	beq.n	8005608 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8005578:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 800557c:	d06f      	beq.n	800565e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
 800557e:	e07b      	b.n	8005678 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005580:	4b8f      	ldr	r3, [pc, #572]	; (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005582:	617b      	str	r3, [r7, #20]
          break;
 8005584:	e07b      	b.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 8005586:	4b8d      	ldr	r3, [pc, #564]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005588:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800558c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005590:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005594:	d109      	bne.n	80055aa <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005596:	4b89      	ldr	r3, [pc, #548]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005598:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800559c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055a0:	4a87      	ldr	r2, [pc, #540]	; (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a6:	613b      	str	r3, [r7, #16]
 80055a8:	e019      	b.n	80055de <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80055aa:	4b84      	ldr	r3, [pc, #528]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055b6:	d109      	bne.n	80055cc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80055b8:	4b80      	ldr	r3, [pc, #512]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80055ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055be:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055c2:	4a80      	ldr	r2, [pc, #512]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80055c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055c8:	613b      	str	r3, [r7, #16]
 80055ca:	e008      	b.n	80055de <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80055cc:	4b7b      	ldr	r3, [pc, #492]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80055ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80055d6:	4a7c      	ldr	r2, [pc, #496]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80055d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055dc:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80055de:	4b77      	ldr	r3, [pc, #476]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80055e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055e4:	099b      	lsrs	r3, r3, #6
 80055e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	fb02 f303 	mul.w	r3, r2, r3
 80055f0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80055f2:	4b72      	ldr	r3, [pc, #456]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80055f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80055f8:	0f1b      	lsrs	r3, r3, #28
 80055fa:	f003 0307 	and.w	r3, r3, #7
 80055fe:	68ba      	ldr	r2, [r7, #8]
 8005600:	fbb2 f3f3 	udiv	r3, r2, r3
 8005604:	617b      	str	r3, [r7, #20]
          break;
 8005606:	e03a      	b.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005608:	4b6c      	ldr	r3, [pc, #432]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005610:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005614:	d108      	bne.n	8005628 <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005616:	4b69      	ldr	r3, [pc, #420]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800561e:	4a69      	ldr	r2, [pc, #420]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005620:	fbb2 f3f3 	udiv	r3, r2, r3
 8005624:	613b      	str	r3, [r7, #16]
 8005626:	e007      	b.n	8005638 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005628:	4b64      	ldr	r3, [pc, #400]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005630:	4a65      	ldr	r2, [pc, #404]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005632:	fbb2 f3f3 	udiv	r3, r2, r3
 8005636:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8005638:	4b60      	ldr	r3, [pc, #384]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	099b      	lsrs	r3, r3, #6
 800563e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	fb02 f303 	mul.w	r3, r2, r3
 8005648:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 800564a:	4b5c      	ldr	r3, [pc, #368]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	0f1b      	lsrs	r3, r3, #28
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	fbb2 f3f3 	udiv	r3, r2, r3
 800565a:	617b      	str	r3, [r7, #20]
          break;
 800565c:	e00f      	b.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800565e:	4b57      	ldr	r3, [pc, #348]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005666:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800566a:	d102      	bne.n	8005672 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
          {
            frequency = HSE_VALUE;
 800566c:	4b55      	ldr	r3, [pc, #340]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800566e:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8005670:	e005      	b.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
            frequency = HSI_VALUE;
 8005672:	4b55      	ldr	r3, [pc, #340]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005674:	617b      	str	r3, [r7, #20]
          break;
 8005676:	e002      	b.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x152>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005678:	2300      	movs	r3, #0
 800567a:	617b      	str	r3, [r7, #20]
          break;
 800567c:	bf00      	nop
        }
      }
      break;
 800567e:	e096      	b.n	80057ae <HAL_RCCEx_GetPeriphCLKFreq+0x282>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8005680:	4b4e      	ldr	r3, [pc, #312]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005682:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005686:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 800568a:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005692:	d00c      	beq.n	80056ae <HAL_RCCEx_GetPeriphCLKFreq+0x182>
 8005694:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005698:	d802      	bhi.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00a      	beq.n	80056b4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800569e:	e082      	b.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 80056a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80056a4:	d047      	beq.n	8005736 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 80056a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80056aa:	d06f      	beq.n	800578c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 80056ac:	e07b      	b.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80056ae:	4b44      	ldr	r3, [pc, #272]	; (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056b0:	617b      	str	r3, [r7, #20]
          break;
 80056b2:	e07b      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          if((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
 80056b4:	4b41      	ldr	r3, [pc, #260]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80056b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056c2:	d109      	bne.n	80056d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80056c4:	4b3d      	ldr	r3, [pc, #244]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80056c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056ce:	4a3c      	ldr	r2, [pc, #240]	; (80057c0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056d4:	613b      	str	r3, [r7, #16]
 80056d6:	e019      	b.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
          }
          else
          {
            /* Configure the PLLI2S division factor */
            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
            if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80056d8:	4b38      	ldr	r3, [pc, #224]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056e4:	d109      	bne.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80056e6:	4b35      	ldr	r3, [pc, #212]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80056e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056f0:	4a34      	ldr	r2, [pc, #208]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80056f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f6:	613b      	str	r3, [r7, #16]
 80056f8:	e008      	b.n	800570c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
            }
            else
            {
              /* Get the I2S source clock value */
              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80056fa:	4b30      	ldr	r3, [pc, #192]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80056fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005704:	4a30      	ldr	r2, [pc, #192]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005706:	fbb2 f3f3 	udiv	r3, r2, r3
 800570a:	613b      	str	r3, [r7, #16]
            }
          }
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800570c:	4b2b      	ldr	r3, [pc, #172]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800570e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005712:	099b      	lsrs	r3, r3, #6
 8005714:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	fb02 f303 	mul.w	r3, r2, r3
 800571e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005720:	4b26      	ldr	r3, [pc, #152]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005722:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005726:	0f1b      	lsrs	r3, r3, #28
 8005728:	f003 0307 	and.w	r3, r3, #7
 800572c:	68ba      	ldr	r2, [r7, #8]
 800572e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005732:	617b      	str	r3, [r7, #20]
          break;
 8005734:	e03a      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005736:	4b21      	ldr	r3, [pc, #132]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800573e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005742:	d108      	bne.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005744:	4b1d      	ldr	r3, [pc, #116]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800574c:	4a1d      	ldr	r2, [pc, #116]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800574e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	e007      	b.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005756:	4b19      	ldr	r3, [pc, #100]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800575e:	4a1a      	ldr	r2, [pc, #104]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8005760:	fbb2 f3f3 	udiv	r3, r2, r3
 8005764:	613b      	str	r3, [r7, #16]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8005766:	4b15      	ldr	r3, [pc, #84]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	099b      	lsrs	r3, r3, #6
 800576c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005770:	693b      	ldr	r3, [r7, #16]
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8005778:	4b10      	ldr	r3, [pc, #64]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	0f1b      	lsrs	r3, r3, #28
 800577e:	f003 0307 	and.w	r3, r3, #7
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	fbb2 f3f3 	udiv	r3, r2, r3
 8005788:	617b      	str	r3, [r7, #20]
          break;
 800578a:	e00f      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800578c:	4b0b      	ldr	r3, [pc, #44]	; (80057bc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005794:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005798:	d102      	bne.n	80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
          {
            frequency = HSE_VALUE;
 800579a:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800579c:	617b      	str	r3, [r7, #20]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 800579e:	e005      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x280>
            frequency = HSI_VALUE;
 80057a0:	4b09      	ldr	r3, [pc, #36]	; (80057c8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80057a2:	617b      	str	r3, [r7, #20]
          break;
 80057a4:	e002      	b.n	80057ac <HAL_RCCEx_GetPeriphCLKFreq+0x280>
        }
      /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	617b      	str	r3, [r7, #20]
          break;
 80057aa:	bf00      	nop
        }
      }
      break;
 80057ac:	bf00      	nop
    }
  }
  return frequency;
 80057ae:	697b      	ldr	r3, [r7, #20]
}
 80057b0:	4618      	mov	r0, r3
 80057b2:	371c      	adds	r7, #28
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr
 80057bc:	40023800 	.word	0x40023800
 80057c0:	00bb8000 	.word	0x00bb8000
 80057c4:	017d7840 	.word	0x017d7840
 80057c8:	00f42400 	.word	0x00f42400

080057cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80057d4:	2300      	movs	r3, #0
 80057d6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0301 	and.w	r3, r3, #1
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d075      	beq.n	80058d0 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80057e4:	4ba2      	ldr	r3, [pc, #648]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f003 030c 	and.w	r3, r3, #12
 80057ec:	2b04      	cmp	r3, #4
 80057ee:	d00c      	beq.n	800580a <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057f0:	4b9f      	ldr	r3, [pc, #636]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d112      	bne.n	8005822 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057fc:	4b9c      	ldr	r3, [pc, #624]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005804:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005808:	d10b      	bne.n	8005822 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800580a:	4b99      	ldr	r3, [pc, #612]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005812:	2b00      	cmp	r3, #0
 8005814:	d05b      	beq.n	80058ce <HAL_RCC_OscConfig+0x102>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d157      	bne.n	80058ce <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e20b      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800582a:	d106      	bne.n	800583a <HAL_RCC_OscConfig+0x6e>
 800582c:	4b90      	ldr	r3, [pc, #576]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a8f      	ldr	r2, [pc, #572]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005832:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005836:	6013      	str	r3, [r2, #0]
 8005838:	e01d      	b.n	8005876 <HAL_RCC_OscConfig+0xaa>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005842:	d10c      	bne.n	800585e <HAL_RCC_OscConfig+0x92>
 8005844:	4b8a      	ldr	r3, [pc, #552]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a89      	ldr	r2, [pc, #548]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 800584a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800584e:	6013      	str	r3, [r2, #0]
 8005850:	4b87      	ldr	r3, [pc, #540]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a86      	ldr	r2, [pc, #536]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005856:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800585a:	6013      	str	r3, [r2, #0]
 800585c:	e00b      	b.n	8005876 <HAL_RCC_OscConfig+0xaa>
 800585e:	4b84      	ldr	r3, [pc, #528]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a83      	ldr	r2, [pc, #524]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005864:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005868:	6013      	str	r3, [r2, #0]
 800586a:	4b81      	ldr	r3, [pc, #516]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a80      	ldr	r2, [pc, #512]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005870:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005874:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d013      	beq.n	80058a6 <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800587e:	f7fc fea7 	bl	80025d0 <HAL_GetTick>
 8005882:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005884:	e008      	b.n	8005898 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005886:	f7fc fea3 	bl	80025d0 <HAL_GetTick>
 800588a:	4602      	mov	r2, r0
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	1ad3      	subs	r3, r2, r3
 8005890:	2b64      	cmp	r3, #100	; 0x64
 8005892:	d901      	bls.n	8005898 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e1d0      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005898:	4b75      	ldr	r3, [pc, #468]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d0f0      	beq.n	8005886 <HAL_RCC_OscConfig+0xba>
 80058a4:	e014      	b.n	80058d0 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a6:	f7fc fe93 	bl	80025d0 <HAL_GetTick>
 80058aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ac:	e008      	b.n	80058c0 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058ae:	f7fc fe8f 	bl	80025d0 <HAL_GetTick>
 80058b2:	4602      	mov	r2, r0
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	2b64      	cmp	r3, #100	; 0x64
 80058ba:	d901      	bls.n	80058c0 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e1bc      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058c0:	4b6b      	ldr	r3, [pc, #428]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1f0      	bne.n	80058ae <HAL_RCC_OscConfig+0xe2>
 80058cc:	e000      	b.n	80058d0 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058ce:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0302 	and.w	r3, r3, #2
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d063      	beq.n	80059a4 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80058dc:	4b64      	ldr	r3, [pc, #400]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f003 030c 	and.w	r3, r3, #12
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00b      	beq.n	8005900 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058e8:	4b61      	ldr	r3, [pc, #388]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80058f0:	2b08      	cmp	r3, #8
 80058f2:	d11c      	bne.n	800592e <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058f4:	4b5e      	ldr	r3, [pc, #376]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d116      	bne.n	800592e <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005900:	4b5b      	ldr	r3, [pc, #364]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d005      	beq.n	8005918 <HAL_RCC_OscConfig+0x14c>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d001      	beq.n	8005918 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e190      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005918:	4b55      	ldr	r3, [pc, #340]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	4952      	ldr	r1, [pc, #328]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005928:	4313      	orrs	r3, r2
 800592a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800592c:	e03a      	b.n	80059a4 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	68db      	ldr	r3, [r3, #12]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d020      	beq.n	8005978 <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005936:	4b4f      	ldr	r3, [pc, #316]	; (8005a74 <HAL_RCC_OscConfig+0x2a8>)
 8005938:	2201      	movs	r2, #1
 800593a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800593c:	f7fc fe48 	bl	80025d0 <HAL_GetTick>
 8005940:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005942:	e008      	b.n	8005956 <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005944:	f7fc fe44 	bl	80025d0 <HAL_GetTick>
 8005948:	4602      	mov	r2, r0
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	1ad3      	subs	r3, r2, r3
 800594e:	2b02      	cmp	r3, #2
 8005950:	d901      	bls.n	8005956 <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8005952:	2303      	movs	r3, #3
 8005954:	e171      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005956:	4b46      	ldr	r3, [pc, #280]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d0f0      	beq.n	8005944 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005962:	4b43      	ldr	r3, [pc, #268]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	00db      	lsls	r3, r3, #3
 8005970:	493f      	ldr	r1, [pc, #252]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005972:	4313      	orrs	r3, r2
 8005974:	600b      	str	r3, [r1, #0]
 8005976:	e015      	b.n	80059a4 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005978:	4b3e      	ldr	r3, [pc, #248]	; (8005a74 <HAL_RCC_OscConfig+0x2a8>)
 800597a:	2200      	movs	r2, #0
 800597c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800597e:	f7fc fe27 	bl	80025d0 <HAL_GetTick>
 8005982:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005984:	e008      	b.n	8005998 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005986:	f7fc fe23 	bl	80025d0 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	2b02      	cmp	r3, #2
 8005992:	d901      	bls.n	8005998 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e150      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005998:	4b35      	ldr	r3, [pc, #212]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1f0      	bne.n	8005986 <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0308 	and.w	r3, r3, #8
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d030      	beq.n	8005a12 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d016      	beq.n	80059e6 <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059b8:	4b2f      	ldr	r3, [pc, #188]	; (8005a78 <HAL_RCC_OscConfig+0x2ac>)
 80059ba:	2201      	movs	r2, #1
 80059bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059be:	f7fc fe07 	bl	80025d0 <HAL_GetTick>
 80059c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059c4:	e008      	b.n	80059d8 <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059c6:	f7fc fe03 	bl	80025d0 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e130      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059d8:	4b25      	ldr	r3, [pc, #148]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 80059da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059dc:	f003 0302 	and.w	r3, r3, #2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d0f0      	beq.n	80059c6 <HAL_RCC_OscConfig+0x1fa>
 80059e4:	e015      	b.n	8005a12 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059e6:	4b24      	ldr	r3, [pc, #144]	; (8005a78 <HAL_RCC_OscConfig+0x2ac>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ec:	f7fc fdf0 	bl	80025d0 <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059f2:	e008      	b.n	8005a06 <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059f4:	f7fc fdec 	bl	80025d0 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e119      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a06:	4b1a      	ldr	r3, [pc, #104]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005a08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1f0      	bne.n	80059f4 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0304 	and.w	r3, r3, #4
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f000 809f 	beq.w	8005b5e <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a20:	2300      	movs	r3, #0
 8005a22:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a24:	4b12      	ldr	r3, [pc, #72]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10f      	bne.n	8005a50 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a30:	2300      	movs	r3, #0
 8005a32:	60fb      	str	r3, [r7, #12]
 8005a34:	4b0e      	ldr	r3, [pc, #56]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a38:	4a0d      	ldr	r2, [pc, #52]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005a3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a3e:	6413      	str	r3, [r2, #64]	; 0x40
 8005a40:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <HAL_RCC_OscConfig+0x2a4>)
 8005a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a48:	60fb      	str	r3, [r7, #12]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a50:	4b0a      	ldr	r3, [pc, #40]	; (8005a7c <HAL_RCC_OscConfig+0x2b0>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d120      	bne.n	8005a9e <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a5c:	4b07      	ldr	r3, [pc, #28]	; (8005a7c <HAL_RCC_OscConfig+0x2b0>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a06      	ldr	r2, [pc, #24]	; (8005a7c <HAL_RCC_OscConfig+0x2b0>)
 8005a62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a66:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a68:	f7fc fdb2 	bl	80025d0 <HAL_GetTick>
 8005a6c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a6e:	e010      	b.n	8005a92 <HAL_RCC_OscConfig+0x2c6>
 8005a70:	40023800 	.word	0x40023800
 8005a74:	42470000 	.word	0x42470000
 8005a78:	42470e80 	.word	0x42470e80
 8005a7c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a80:	f7fc fda6 	bl	80025d0 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e0d3      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a92:	4b6c      	ldr	r3, [pc, #432]	; (8005c44 <HAL_RCC_OscConfig+0x478>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d0f0      	beq.n	8005a80 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d106      	bne.n	8005ab4 <HAL_RCC_OscConfig+0x2e8>
 8005aa6:	4b68      	ldr	r3, [pc, #416]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aaa:	4a67      	ldr	r2, [pc, #412]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005aac:	f043 0301 	orr.w	r3, r3, #1
 8005ab0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ab2:	e01c      	b.n	8005aee <HAL_RCC_OscConfig+0x322>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	2b05      	cmp	r3, #5
 8005aba:	d10c      	bne.n	8005ad6 <HAL_RCC_OscConfig+0x30a>
 8005abc:	4b62      	ldr	r3, [pc, #392]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005abe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac0:	4a61      	ldr	r2, [pc, #388]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005ac2:	f043 0304 	orr.w	r3, r3, #4
 8005ac6:	6713      	str	r3, [r2, #112]	; 0x70
 8005ac8:	4b5f      	ldr	r3, [pc, #380]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005aca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005acc:	4a5e      	ldr	r2, [pc, #376]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005ace:	f043 0301 	orr.w	r3, r3, #1
 8005ad2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ad4:	e00b      	b.n	8005aee <HAL_RCC_OscConfig+0x322>
 8005ad6:	4b5c      	ldr	r3, [pc, #368]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005ad8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ada:	4a5b      	ldr	r2, [pc, #364]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005adc:	f023 0301 	bic.w	r3, r3, #1
 8005ae0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ae2:	4b59      	ldr	r3, [pc, #356]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005ae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae6:	4a58      	ldr	r2, [pc, #352]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005ae8:	f023 0304 	bic.w	r3, r3, #4
 8005aec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d015      	beq.n	8005b22 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af6:	f7fc fd6b 	bl	80025d0 <HAL_GetTick>
 8005afa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005afc:	e00a      	b.n	8005b14 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005afe:	f7fc fd67 	bl	80025d0 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	693b      	ldr	r3, [r7, #16]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e092      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b14:	4b4c      	ldr	r3, [pc, #304]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0ee      	beq.n	8005afe <HAL_RCC_OscConfig+0x332>
 8005b20:	e014      	b.n	8005b4c <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b22:	f7fc fd55 	bl	80025d0 <HAL_GetTick>
 8005b26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b28:	e00a      	b.n	8005b40 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b2a:	f7fc fd51 	bl	80025d0 <HAL_GetTick>
 8005b2e:	4602      	mov	r2, r0
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d901      	bls.n	8005b40 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 8005b3c:	2303      	movs	r3, #3
 8005b3e:	e07c      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b40:	4b41      	ldr	r3, [pc, #260]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b44:	f003 0302 	and.w	r3, r3, #2
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1ee      	bne.n	8005b2a <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b4c:	7dfb      	ldrb	r3, [r7, #23]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d105      	bne.n	8005b5e <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b52:	4b3d      	ldr	r3, [pc, #244]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b56:	4a3c      	ldr	r2, [pc, #240]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005b58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b5c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d068      	beq.n	8005c38 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b66:	4b38      	ldr	r3, [pc, #224]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f003 030c 	and.w	r3, r3, #12
 8005b6e:	2b08      	cmp	r3, #8
 8005b70:	d060      	beq.n	8005c34 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	699b      	ldr	r3, [r3, #24]
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d145      	bne.n	8005c06 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b7a:	4b34      	ldr	r3, [pc, #208]	; (8005c4c <HAL_RCC_OscConfig+0x480>)
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b80:	f7fc fd26 	bl	80025d0 <HAL_GetTick>
 8005b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b86:	e008      	b.n	8005b9a <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b88:	f7fc fd22 	bl	80025d0 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e04f      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b9a:	4b2b      	ldr	r3, [pc, #172]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1f0      	bne.n	8005b88 <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	69da      	ldr	r2, [r3, #28]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a1b      	ldr	r3, [r3, #32]
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb4:	019b      	lsls	r3, r3, #6
 8005bb6:	431a      	orrs	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bbc:	085b      	lsrs	r3, r3, #1
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	041b      	lsls	r3, r3, #16
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc8:	061b      	lsls	r3, r3, #24
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd0:	071b      	lsls	r3, r3, #28
 8005bd2:	491d      	ldr	r1, [pc, #116]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bd8:	4b1c      	ldr	r3, [pc, #112]	; (8005c4c <HAL_RCC_OscConfig+0x480>)
 8005bda:	2201      	movs	r2, #1
 8005bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bde:	f7fc fcf7 	bl	80025d0 <HAL_GetTick>
 8005be2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be4:	e008      	b.n	8005bf8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005be6:	f7fc fcf3 	bl	80025d0 <HAL_GetTick>
 8005bea:	4602      	mov	r2, r0
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	1ad3      	subs	r3, r2, r3
 8005bf0:	2b02      	cmp	r3, #2
 8005bf2:	d901      	bls.n	8005bf8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005bf4:	2303      	movs	r3, #3
 8005bf6:	e020      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bf8:	4b13      	ldr	r3, [pc, #76]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d0f0      	beq.n	8005be6 <HAL_RCC_OscConfig+0x41a>
 8005c04:	e018      	b.n	8005c38 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c06:	4b11      	ldr	r3, [pc, #68]	; (8005c4c <HAL_RCC_OscConfig+0x480>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c0c:	f7fc fce0 	bl	80025d0 <HAL_GetTick>
 8005c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c12:	e008      	b.n	8005c26 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c14:	f7fc fcdc 	bl	80025d0 <HAL_GetTick>
 8005c18:	4602      	mov	r2, r0
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	2b02      	cmp	r3, #2
 8005c20:	d901      	bls.n	8005c26 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e009      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c26:	4b08      	ldr	r3, [pc, #32]	; (8005c48 <HAL_RCC_OscConfig+0x47c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f0      	bne.n	8005c14 <HAL_RCC_OscConfig+0x448>
 8005c32:	e001      	b.n	8005c38 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005c34:	2301      	movs	r3, #1
 8005c36:	e000      	b.n	8005c3a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3718      	adds	r7, #24
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop
 8005c44:	40007000 	.word	0x40007000
 8005c48:	40023800 	.word	0x40023800
 8005c4c:	42470060 	.word	0x42470060

08005c50 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b082      	sub	sp, #8
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d101      	bne.n	8005c62 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e022      	b.n	8005ca8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d105      	bne.n	8005c7a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2200      	movs	r2, #0
 8005c72:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f7fc f9b7 	bl	8001fe8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2203      	movs	r2, #3
 8005c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f814 	bl	8005cb0 <HAL_SD_InitCard>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d001      	beq.n	8005c92 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e00a      	b.n	8005ca8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3708      	adds	r7, #8
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005cb0:	b5b0      	push	{r4, r5, r7, lr}
 8005cb2:	b08e      	sub	sp, #56	; 0x38
 8005cb4:	af04      	add	r7, sp, #16
 8005cb6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005ccc:	2376      	movs	r3, #118	; 0x76
 8005cce:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681d      	ldr	r5, [r3, #0]
 8005cd4:	466c      	mov	r4, sp
 8005cd6:	f107 0314 	add.w	r3, r7, #20
 8005cda:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005cde:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005ce2:	f107 0308 	add.w	r3, r7, #8
 8005ce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ce8:	4628      	mov	r0, r5
 8005cea:	f001 fc7b 	bl	80075e4 <SDIO_Init>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005cf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d001      	beq.n	8005d00 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e031      	b.n	8005d64 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8005d00:	4b1a      	ldr	r3, [pc, #104]	; (8005d6c <HAL_SD_InitCard+0xbc>)
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f001 fcb3 	bl	8007676 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8005d10:	4b16      	ldr	r3, [pc, #88]	; (8005d6c <HAL_SD_InitCard+0xbc>)
 8005d12:	2201      	movs	r2, #1
 8005d14:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 fe80 	bl	8006a1c <SD_PowerON>
 8005d1c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d1e:	6a3b      	ldr	r3, [r7, #32]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00b      	beq.n	8005d3c <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d30:	6a3b      	ldr	r3, [r7, #32]
 8005d32:	431a      	orrs	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e013      	b.n	8005d64 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 fd9f 	bl	8006880 <SD_InitCard>
 8005d42:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005d44:	6a3b      	ldr	r3, [r7, #32]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d00b      	beq.n	8005d62 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	431a      	orrs	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e000      	b.n	8005d64 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3728      	adds	r7, #40	; 0x28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bdb0      	pop	{r4, r5, r7, pc}
 8005d6c:	422580a0 	.word	0x422580a0

08005d70 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b092      	sub	sp, #72	; 0x48
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
 8005d7c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005d7e:	f7fc fc27 	bl	80025d0 <HAL_GetTick>
 8005d82:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d107      	bne.n	8005da2 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d96:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e1d7      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	f040 81ca 	bne.w	8006144 <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2200      	movs	r2, #0
 8005db4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005db6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	441a      	add	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d907      	bls.n	8005dd4 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dc8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e1be      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2203      	movs	r2, #3
 8005dd8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2200      	movs	r2, #0
 8005de2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de8:	2b01      	cmp	r3, #1
 8005dea:	d002      	beq.n	8005df2 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dee:	025b      	lsls	r3, r3, #9
 8005df0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f001 fcce 	bl	800779c <SDMMC_CmdBlockLength>
 8005e00:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00f      	beq.n	8005e28 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a9a      	ldr	r2, [pc, #616]	; (8006078 <HAL_SD_ReadBlocks+0x308>)
 8005e0e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e16:	431a      	orrs	r2, r3
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e194      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005e28:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2c:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	025b      	lsls	r3, r3, #9
 8005e32:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005e34:	2390      	movs	r3, #144	; 0x90
 8005e36:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005e38:	2302      	movs	r3, #2
 8005e3a:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005e40:	2301      	movs	r3, #1
 8005e42:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f107 0214 	add.w	r2, r7, #20
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f001 fc78 	bl	8007744 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d90a      	bls.n	8005e70 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	2202      	movs	r2, #2
 8005e5e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e66:	4618      	mov	r0, r3
 8005e68:	f001 fcdc 	bl	8007824 <SDMMC_CmdReadMultiBlock>
 8005e6c:	6478      	str	r0, [r7, #68]	; 0x44
 8005e6e:	e009      	b.n	8005e84 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2201      	movs	r2, #1
 8005e74:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f001 fcaf 	bl	80077e0 <SDMMC_CmdReadSingleBlock>
 8005e82:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005e84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d012      	beq.n	8005eb0 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4a7a      	ldr	r2, [pc, #488]	; (8006078 <HAL_SD_ReadBlocks+0x308>)
 8005e90:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e150      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8005eb4:	e061      	b.n	8005f7a <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ebc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d03c      	beq.n	8005f3e <HAL_SD_ReadBlocks+0x1ce>
 8005ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d039      	beq.n	8005f3e <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8005eca:	2300      	movs	r3, #0
 8005ecc:	643b      	str	r3, [r7, #64]	; 0x40
 8005ece:	e033      	b.n	8005f38 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	f001 fbb0 	bl	800763a <SDIO_ReadFIFO>
 8005eda:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee2:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005eea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eec:	3b01      	subs	r3, #1
 8005eee:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005ef0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef2:	0a1b      	lsrs	r3, r3, #8
 8005ef4:	b2da      	uxtb	r2, r3
 8005ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ef8:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005efa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005efc:	3301      	adds	r3, #1
 8005efe:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f02:	3b01      	subs	r3, #1
 8005f04:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8005f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f08:	0c1b      	lsrs	r3, r3, #16
 8005f0a:	b2da      	uxtb	r2, r3
 8005f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f0e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005f10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f12:	3301      	adds	r3, #1
 8005f14:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005f16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f1e:	0e1b      	lsrs	r3, r3, #24
 8005f20:	b2da      	uxtb	r2, r3
 8005f22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f24:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f28:	3301      	adds	r3, #1
 8005f2a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8005f32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f34:	3301      	adds	r3, #1
 8005f36:	643b      	str	r3, [r7, #64]	; 0x40
 8005f38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f3a:	2b07      	cmp	r3, #7
 8005f3c:	d9c8      	bls.n	8005ed0 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005f3e:	f7fc fb47 	bl	80025d0 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d902      	bls.n	8005f54 <HAL_SD_ReadBlocks+0x1e4>
 8005f4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d112      	bne.n	8005f7a <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a47      	ldr	r2, [pc, #284]	; (8006078 <HAL_SD_ReadBlocks+0x308>)
 8005f5a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f60:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2200      	movs	r2, #0
 8005f74:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e0eb      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f80:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d096      	beq.n	8005eb6 <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d022      	beq.n	8005fdc <HAL_SD_ReadBlocks+0x26c>
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d91f      	bls.n	8005fdc <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fa0:	2b03      	cmp	r3, #3
 8005fa2:	d01b      	beq.n	8005fdc <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f001 fca1 	bl	80078f0 <SDMMC_CmdStopTransfer>
 8005fae:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005fb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d012      	beq.n	8005fdc <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a2f      	ldr	r2, [pc, #188]	; (8006078 <HAL_SD_ReadBlocks+0x308>)
 8005fbc:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fc4:	431a      	orrs	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e0ba      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fe2:	f003 0308 	and.w	r3, r3, #8
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d012      	beq.n	8006010 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4a22      	ldr	r2, [pc, #136]	; (8006078 <HAL_SD_ReadBlocks+0x308>)
 8005ff0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff6:	f043 0208 	orr.w	r2, r3, #8
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800600c:	2301      	movs	r3, #1
 800600e:	e0a0      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006016:	f003 0302 	and.w	r3, r3, #2
 800601a:	2b00      	cmp	r3, #0
 800601c:	d012      	beq.n	8006044 <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a15      	ldr	r2, [pc, #84]	; (8006078 <HAL_SD_ReadBlocks+0x308>)
 8006024:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800602a:	f043 0202 	orr.w	r2, r3, #2
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2200      	movs	r2, #0
 800603e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e086      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800604a:	f003 0320 	and.w	r3, r3, #32
 800604e:	2b00      	cmp	r3, #0
 8006050:	d063      	beq.n	800611a <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a08      	ldr	r2, [pc, #32]	; (8006078 <HAL_SD_ReadBlocks+0x308>)
 8006058:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605e:	f043 0220 	orr.w	r2, r3, #32
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	2200      	movs	r2, #0
 8006072:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e06c      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
 8006078:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	4618      	mov	r0, r3
 8006082:	f001 fada 	bl	800763a <SDIO_ReadFIFO>
 8006086:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800608a:	b2da      	uxtb	r2, r3
 800608c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800608e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006092:	3301      	adds	r3, #1
 8006094:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006098:	3b01      	subs	r3, #1
 800609a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800609c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800609e:	0a1b      	lsrs	r3, r3, #8
 80060a0:	b2da      	uxtb	r2, r3
 80060a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a4:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80060a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060a8:	3301      	adds	r3, #1
 80060aa:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80060ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060ae:	3b01      	subs	r3, #1
 80060b0:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80060b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b4:	0c1b      	lsrs	r3, r3, #16
 80060b6:	b2da      	uxtb	r2, r3
 80060b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060ba:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80060bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060be:	3301      	adds	r3, #1
 80060c0:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80060c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060c4:	3b01      	subs	r3, #1
 80060c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80060c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ca:	0e1b      	lsrs	r3, r3, #24
 80060cc:	b2da      	uxtb	r2, r3
 80060ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d0:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80060d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060d4:	3301      	adds	r3, #1
 80060d6:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80060d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80060da:	3b01      	subs	r3, #1
 80060dc:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80060de:	f7fc fa77 	bl	80025d0 <HAL_GetTick>
 80060e2:	4602      	mov	r2, r0
 80060e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060e6:	1ad3      	subs	r3, r2, r3
 80060e8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80060ea:	429a      	cmp	r2, r3
 80060ec:	d902      	bls.n	80060f4 <HAL_SD_ReadBlocks+0x384>
 80060ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d112      	bne.n	800611a <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a18      	ldr	r2, [pc, #96]	; (800615c <HAL_SD_ReadBlocks+0x3ec>)
 80060fa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006100:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e01b      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d002      	beq.n	800612e <HAL_SD_ReadBlocks+0x3be>
 8006128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1a6      	bne.n	800607c <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f240 523a 	movw	r2, #1338	; 0x53a
 8006136:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006140:	2300      	movs	r3, #0
 8006142:	e006      	b.n	8006152 <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006148:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006150:	2301      	movs	r3, #1
  }
}
 8006152:	4618      	mov	r0, r3
 8006154:	3748      	adds	r7, #72	; 0x48
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	004005ff 	.word	0x004005ff

08006160 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b092      	sub	sp, #72	; 0x48
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800616e:	f7fc fa2f 	bl	80025d0 <HAL_GetTick>
 8006172:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d107      	bne.n	8006192 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006186:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800618e:	2301      	movs	r3, #1
 8006190:	e182      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006198:	b2db      	uxtb	r3, r3
 800619a:	2b01      	cmp	r3, #1
 800619c:	f040 8175 	bne.w	800648a <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80061a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	441a      	add	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d907      	bls.n	80061c4 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e169      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2203      	movs	r2, #3
 80061c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2200      	movs	r2, #0
 80061d2:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061d8:	2b01      	cmp	r3, #1
 80061da:	d002      	beq.n	80061e2 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80061dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061de:	025b      	lsls	r3, r3, #9
 80061e0:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80061ea:	4618      	mov	r0, r3
 80061ec:	f001 fad6 	bl	800779c <SDMMC_CmdBlockLength>
 80061f0:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80061f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d00f      	beq.n	8006218 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a9c      	ldr	r2, [pc, #624]	; (8006470 <HAL_SD_WriteBlocks+0x310>)
 80061fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006204:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006206:	431a      	orrs	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e13f      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006218:	f04f 33ff 	mov.w	r3, #4294967295
 800621c:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	025b      	lsls	r3, r3, #9
 8006222:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006224:	2390      	movs	r3, #144	; 0x90
 8006226:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006228:	2300      	movs	r3, #0
 800622a:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800622c:	2300      	movs	r3, #0
 800622e:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006230:	2301      	movs	r3, #1
 8006232:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f107 0218 	add.w	r2, r7, #24
 800623c:	4611      	mov	r1, r2
 800623e:	4618      	mov	r0, r3
 8006240:	f001 fa80 	bl	8007744 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	2b01      	cmp	r3, #1
 8006248:	d90a      	bls.n	8006260 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	2220      	movs	r2, #32
 800624e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006256:	4618      	mov	r0, r3
 8006258:	f001 fb28 	bl	80078ac <SDMMC_CmdWriteMultiBlock>
 800625c:	6478      	str	r0, [r7, #68]	; 0x44
 800625e:	e009      	b.n	8006274 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2210      	movs	r2, #16
 8006264:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800626c:	4618      	mov	r0, r3
 800626e:	f001 fafb 	bl	8007868 <SDMMC_CmdWriteSingleBlock>
 8006272:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006274:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006276:	2b00      	cmp	r3, #0
 8006278:	d012      	beq.n	80062a0 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a7c      	ldr	r2, [pc, #496]	; (8006470 <HAL_SD_WriteBlocks+0x310>)
 8006280:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006286:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006288:	431a      	orrs	r2, r3
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	e0fb      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80062a4:	e065      	b.n	8006372 <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d040      	beq.n	8006336 <HAL_SD_WriteBlocks+0x1d6>
 80062b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d03d      	beq.n	8006336 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80062ba:	2300      	movs	r3, #0
 80062bc:	643b      	str	r3, [r7, #64]	; 0x40
 80062be:	e037      	b.n	8006330 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 80062c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80062c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062c8:	3301      	adds	r3, #1
 80062ca:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80062cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062ce:	3b01      	subs	r3, #1
 80062d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80062d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	021a      	lsls	r2, r3, #8
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	4313      	orrs	r3, r2
 80062dc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80062de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062e0:	3301      	adds	r3, #1
 80062e2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80062e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062e6:	3b01      	subs	r3, #1
 80062e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80062ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	041a      	lsls	r2, r3, #16
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80062f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f8:	3301      	adds	r3, #1
 80062fa:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80062fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062fe:	3b01      	subs	r3, #1
 8006300:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006302:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	061a      	lsls	r2, r3, #24
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	4313      	orrs	r3, r2
 800630c:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800630e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006310:	3301      	adds	r3, #1
 8006312:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006314:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006316:	3b01      	subs	r3, #1
 8006318:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f107 0214 	add.w	r2, r7, #20
 8006322:	4611      	mov	r1, r2
 8006324:	4618      	mov	r0, r3
 8006326:	f001 f995 	bl	8007654 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800632a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800632c:	3301      	adds	r3, #1
 800632e:	643b      	str	r3, [r7, #64]	; 0x40
 8006330:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006332:	2b07      	cmp	r3, #7
 8006334:	d9c4      	bls.n	80062c0 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006336:	f7fc f94b 	bl	80025d0 <HAL_GetTick>
 800633a:	4602      	mov	r2, r0
 800633c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800633e:	1ad3      	subs	r3, r2, r3
 8006340:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006342:	429a      	cmp	r2, r3
 8006344:	d902      	bls.n	800634c <HAL_SD_WriteBlocks+0x1ec>
 8006346:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006348:	2b00      	cmp	r3, #0
 800634a:	d112      	bne.n	8006372 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a47      	ldr	r2, [pc, #284]	; (8006470 <HAL_SD_WriteBlocks+0x310>)
 8006352:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800635a:	431a      	orrs	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2201      	movs	r2, #1
 8006364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	e092      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006378:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 800637c:	2b00      	cmp	r3, #0
 800637e:	d092      	beq.n	80062a6 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800638a:	2b00      	cmp	r3, #0
 800638c:	d022      	beq.n	80063d4 <HAL_SD_WriteBlocks+0x274>
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	2b01      	cmp	r3, #1
 8006392:	d91f      	bls.n	80063d4 <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006398:	2b03      	cmp	r3, #3
 800639a:	d01b      	beq.n	80063d4 <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4618      	mov	r0, r3
 80063a2:	f001 faa5 	bl	80078f0 <SDMMC_CmdStopTransfer>
 80063a6:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80063a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d012      	beq.n	80063d4 <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	4a2f      	ldr	r2, [pc, #188]	; (8006470 <HAL_SD_WriteBlocks+0x310>)
 80063b4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063bc:	431a      	orrs	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e061      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d012      	beq.n	8006408 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a22      	ldr	r2, [pc, #136]	; (8006470 <HAL_SD_WriteBlocks+0x310>)
 80063e8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ee:	f043 0208 	orr.w	r2, r3, #8
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	2201      	movs	r2, #1
 80063fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2200      	movs	r2, #0
 8006402:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e047      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d012      	beq.n	800643c <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a15      	ldr	r2, [pc, #84]	; (8006470 <HAL_SD_WriteBlocks+0x310>)
 800641c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006422:	f043 0202 	orr.w	r2, r3, #2
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e02d      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006442:	f003 0310 	and.w	r3, r3, #16
 8006446:	2b00      	cmp	r3, #0
 8006448:	d014      	beq.n	8006474 <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a08      	ldr	r2, [pc, #32]	; (8006470 <HAL_SD_WriteBlocks+0x310>)
 8006450:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006456:	f043 0210 	orr.w	r2, r3, #16
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2201      	movs	r2, #1
 8006462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2200      	movs	r2, #0
 800646a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800646c:	2301      	movs	r3, #1
 800646e:	e013      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
 8006470:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f240 523a 	movw	r2, #1338	; 0x53a
 800647c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2201      	movs	r2, #1
 8006482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	e006      	b.n	8006498 <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800648e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006496:	2301      	movs	r3, #1
  }
}
 8006498:	4618      	mov	r0, r3
 800649a:	3748      	adds	r7, #72	; 0x48
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064ae:	0f9b      	lsrs	r3, r3, #30
 80064b0:	b2da      	uxtb	r2, r3
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064ba:	0e9b      	lsrs	r3, r3, #26
 80064bc:	b2db      	uxtb	r3, r3
 80064be:	f003 030f 	and.w	r3, r3, #15
 80064c2:	b2da      	uxtb	r2, r3
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064cc:	0e1b      	lsrs	r3, r3, #24
 80064ce:	b2db      	uxtb	r3, r3
 80064d0:	f003 0303 	and.w	r3, r3, #3
 80064d4:	b2da      	uxtb	r2, r3
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064de:	0c1b      	lsrs	r3, r3, #16
 80064e0:	b2da      	uxtb	r2, r3
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064ea:	0a1b      	lsrs	r3, r3, #8
 80064ec:	b2da      	uxtb	r2, r3
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006500:	0d1b      	lsrs	r3, r3, #20
 8006502:	b29a      	uxth	r2, r3
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800650c:	0c1b      	lsrs	r3, r3, #16
 800650e:	b2db      	uxtb	r3, r3
 8006510:	f003 030f 	and.w	r3, r3, #15
 8006514:	b2da      	uxtb	r2, r3
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800651e:	0bdb      	lsrs	r3, r3, #15
 8006520:	b2db      	uxtb	r3, r3
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	b2da      	uxtb	r2, r3
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006530:	0b9b      	lsrs	r3, r3, #14
 8006532:	b2db      	uxtb	r3, r3
 8006534:	f003 0301 	and.w	r3, r3, #1
 8006538:	b2da      	uxtb	r2, r3
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006542:	0b5b      	lsrs	r3, r3, #13
 8006544:	b2db      	uxtb	r3, r3
 8006546:	f003 0301 	and.w	r3, r3, #1
 800654a:	b2da      	uxtb	r2, r3
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006554:	0b1b      	lsrs	r3, r3, #12
 8006556:	b2db      	uxtb	r3, r3
 8006558:	f003 0301 	and.w	r3, r3, #1
 800655c:	b2da      	uxtb	r2, r3
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	2200      	movs	r2, #0
 8006566:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800656c:	2b00      	cmp	r3, #0
 800656e:	d163      	bne.n	8006638 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006574:	009a      	lsls	r2, r3, #2
 8006576:	f640 73fc 	movw	r3, #4092	; 0xffc
 800657a:	4013      	ands	r3, r2
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006580:	0f92      	lsrs	r2, r2, #30
 8006582:	431a      	orrs	r2, r3
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800658c:	0edb      	lsrs	r3, r3, #27
 800658e:	b2db      	uxtb	r3, r3
 8006590:	f003 0307 	and.w	r3, r3, #7
 8006594:	b2da      	uxtb	r2, r3
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800659e:	0e1b      	lsrs	r3, r3, #24
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	f003 0307 	and.w	r3, r3, #7
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065b0:	0d5b      	lsrs	r3, r3, #21
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	f003 0307 	and.w	r3, r3, #7
 80065b8:	b2da      	uxtb	r2, r3
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065c2:	0c9b      	lsrs	r3, r3, #18
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	f003 0307 	and.w	r3, r3, #7
 80065ca:	b2da      	uxtb	r2, r3
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80065d4:	0bdb      	lsrs	r3, r3, #15
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	f003 0307 	and.w	r3, r3, #7
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	1c5a      	adds	r2, r3, #1
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	7e1b      	ldrb	r3, [r3, #24]
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	f003 0307 	and.w	r3, r3, #7
 80065f6:	3302      	adds	r3, #2
 80065f8:	2201      	movs	r2, #1
 80065fa:	fa02 f303 	lsl.w	r3, r2, r3
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006602:	fb02 f203 	mul.w	r2, r2, r3
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	7a1b      	ldrb	r3, [r3, #8]
 800660e:	b2db      	uxtb	r3, r3
 8006610:	f003 030f 	and.w	r3, r3, #15
 8006614:	2201      	movs	r2, #1
 8006616:	409a      	lsls	r2, r3
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006624:	0a52      	lsrs	r2, r2, #9
 8006626:	fb02 f203 	mul.w	r2, r2, r3
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006634:	661a      	str	r2, [r3, #96]	; 0x60
 8006636:	e031      	b.n	800669c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800663c:	2b01      	cmp	r3, #1
 800663e:	d11d      	bne.n	800667c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006644:	041b      	lsls	r3, r3, #16
 8006646:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800664e:	0c1b      	lsrs	r3, r3, #16
 8006650:	431a      	orrs	r2, r3
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006656:	683b      	ldr	r3, [r7, #0]
 8006658:	691b      	ldr	r3, [r3, #16]
 800665a:	3301      	adds	r3, #1
 800665c:	029a      	lsls	r2, r3, #10
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006670:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	661a      	str	r2, [r3, #96]	; 0x60
 800667a:	e00f      	b.n	800669c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a58      	ldr	r2, [pc, #352]	; (80067e4 <HAL_SD_GetCardCSD+0x344>)
 8006682:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006688:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2201      	movs	r2, #1
 8006694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	e09d      	b.n	80067d8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066a0:	0b9b      	lsrs	r3, r3, #14
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	f003 0301 	and.w	r3, r3, #1
 80066a8:	b2da      	uxtb	r2, r3
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066b2:	09db      	lsrs	r3, r3, #7
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066ba:	b2da      	uxtb	r2, r3
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80066ca:	b2da      	uxtb	r2, r3
 80066cc:	683b      	ldr	r3, [r7, #0]
 80066ce:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d4:	0fdb      	lsrs	r3, r3, #31
 80066d6:	b2da      	uxtb	r2, r3
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e0:	0f5b      	lsrs	r3, r3, #29
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	f003 0303 	and.w	r3, r3, #3
 80066e8:	b2da      	uxtb	r2, r3
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066f2:	0e9b      	lsrs	r3, r3, #26
 80066f4:	b2db      	uxtb	r3, r3
 80066f6:	f003 0307 	and.w	r3, r3, #7
 80066fa:	b2da      	uxtb	r2, r3
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006704:	0d9b      	lsrs	r3, r3, #22
 8006706:	b2db      	uxtb	r3, r3
 8006708:	f003 030f 	and.w	r3, r3, #15
 800670c:	b2da      	uxtb	r2, r3
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006716:	0d5b      	lsrs	r3, r3, #21
 8006718:	b2db      	uxtb	r3, r3
 800671a:	f003 0301 	and.w	r3, r3, #1
 800671e:	b2da      	uxtb	r2, r3
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006732:	0c1b      	lsrs	r3, r3, #16
 8006734:	b2db      	uxtb	r3, r3
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	b2da      	uxtb	r2, r3
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006746:	0bdb      	lsrs	r3, r3, #15
 8006748:	b2db      	uxtb	r3, r3
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	b2da      	uxtb	r2, r3
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800675a:	0b9b      	lsrs	r3, r3, #14
 800675c:	b2db      	uxtb	r3, r3
 800675e:	f003 0301 	and.w	r3, r3, #1
 8006762:	b2da      	uxtb	r2, r3
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800676e:	0b5b      	lsrs	r3, r3, #13
 8006770:	b2db      	uxtb	r3, r3
 8006772:	f003 0301 	and.w	r3, r3, #1
 8006776:	b2da      	uxtb	r2, r3
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006782:	0b1b      	lsrs	r3, r3, #12
 8006784:	b2db      	uxtb	r3, r3
 8006786:	f003 0301 	and.w	r3, r3, #1
 800678a:	b2da      	uxtb	r2, r3
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006796:	0a9b      	lsrs	r3, r3, #10
 8006798:	b2db      	uxtb	r3, r3
 800679a:	f003 0303 	and.w	r3, r3, #3
 800679e:	b2da      	uxtb	r2, r3
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067aa:	0a1b      	lsrs	r3, r3, #8
 80067ac:	b2db      	uxtb	r3, r3
 80067ae:	f003 0303 	and.w	r3, r3, #3
 80067b2:	b2da      	uxtb	r2, r3
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067be:	085b      	lsrs	r3, r3, #1
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80067c6:	b2da      	uxtb	r2, r3
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2201      	movs	r2, #1
 80067d2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	370c      	adds	r7, #12
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr
 80067e4:	004005ff 	.word	0x004005ff

080067e8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800680e:	683b      	ldr	r3, [r7, #0]
 8006810:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006848:	2300      	movs	r3, #0
 800684a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800684c:	f107 030c 	add.w	r3, r7, #12
 8006850:	4619      	mov	r1, r3
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f970 	bl	8006b38 <SD_SendStatus>
 8006858:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d005      	beq.n	800686c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	431a      	orrs	r2, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	0a5b      	lsrs	r3, r3, #9
 8006870:	f003 030f 	and.w	r3, r3, #15
 8006874:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006876:	693b      	ldr	r3, [r7, #16]
}
 8006878:	4618      	mov	r0, r3
 800687a:	3718      	adds	r7, #24
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}

08006880 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006880:	b5b0      	push	{r4, r5, r7, lr}
 8006882:	b094      	sub	sp, #80	; 0x50
 8006884:	af04      	add	r7, sp, #16
 8006886:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006888:	2301      	movs	r3, #1
 800688a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4618      	mov	r0, r3
 8006892:	f000 feff 	bl	8007694 <SDIO_GetPowerState>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d102      	bne.n	80068a2 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800689c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80068a0:	e0b7      	b.n	8006a12 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d02f      	beq.n	800690a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f001 f8e5 	bl	8007a7e <SDMMC_CmdSendCID>
 80068b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80068b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d001      	beq.n	80068c0 <SD_InitCard+0x40>
    {
      return errorstate;
 80068bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068be:	e0a8      	b.n	8006a12 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2100      	movs	r1, #0
 80068c6:	4618      	mov	r0, r3
 80068c8:	f000 ff29 	bl	800771e <SDIO_GetResponse>
 80068cc:	4602      	mov	r2, r0
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2104      	movs	r1, #4
 80068d8:	4618      	mov	r0, r3
 80068da:	f000 ff20 	bl	800771e <SDIO_GetResponse>
 80068de:	4602      	mov	r2, r0
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2108      	movs	r1, #8
 80068ea:	4618      	mov	r0, r3
 80068ec:	f000 ff17 	bl	800771e <SDIO_GetResponse>
 80068f0:	4602      	mov	r2, r0
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	210c      	movs	r1, #12
 80068fc:	4618      	mov	r0, r3
 80068fe:	f000 ff0e 	bl	800771e <SDIO_GetResponse>
 8006902:	4602      	mov	r2, r0
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800690e:	2b03      	cmp	r3, #3
 8006910:	d00d      	beq.n	800692e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f107 020e 	add.w	r2, r7, #14
 800691a:	4611      	mov	r1, r2
 800691c:	4618      	mov	r0, r3
 800691e:	f001 f8eb 	bl	8007af8 <SDMMC_CmdSetRelAdd>
 8006922:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006926:	2b00      	cmp	r3, #0
 8006928:	d001      	beq.n	800692e <SD_InitCard+0xae>
    {
      return errorstate;
 800692a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800692c:	e071      	b.n	8006a12 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006932:	2b03      	cmp	r3, #3
 8006934:	d036      	beq.n	80069a4 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006936:	89fb      	ldrh	r3, [r7, #14]
 8006938:	461a      	mov	r2, r3
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006946:	041b      	lsls	r3, r3, #16
 8006948:	4619      	mov	r1, r3
 800694a:	4610      	mov	r0, r2
 800694c:	f001 f8b5 	bl	8007aba <SDMMC_CmdSendCSD>
 8006950:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006952:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006954:	2b00      	cmp	r3, #0
 8006956:	d001      	beq.n	800695c <SD_InitCard+0xdc>
    {
      return errorstate;
 8006958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800695a:	e05a      	b.n	8006a12 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2100      	movs	r1, #0
 8006962:	4618      	mov	r0, r3
 8006964:	f000 fedb 	bl	800771e <SDIO_GetResponse>
 8006968:	4602      	mov	r2, r0
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2104      	movs	r1, #4
 8006974:	4618      	mov	r0, r3
 8006976:	f000 fed2 	bl	800771e <SDIO_GetResponse>
 800697a:	4602      	mov	r2, r0
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2108      	movs	r1, #8
 8006986:	4618      	mov	r0, r3
 8006988:	f000 fec9 	bl	800771e <SDIO_GetResponse>
 800698c:	4602      	mov	r2, r0
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	210c      	movs	r1, #12
 8006998:	4618      	mov	r0, r3
 800699a:	f000 fec0 	bl	800771e <SDIO_GetResponse>
 800699e:	4602      	mov	r2, r0
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	2104      	movs	r1, #4
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 feb7 	bl	800771e <SDIO_GetResponse>
 80069b0:	4603      	mov	r3, r0
 80069b2:	0d1a      	lsrs	r2, r3, #20
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80069b8:	f107 0310 	add.w	r3, r7, #16
 80069bc:	4619      	mov	r1, r3
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f7ff fd6e 	bl	80064a0 <HAL_SD_GetCardCSD>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d002      	beq.n	80069d0 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80069ca:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80069ce:	e020      	b.n	8006a12 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6819      	ldr	r1, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069d8:	041b      	lsls	r3, r3, #16
 80069da:	f04f 0400 	mov.w	r4, #0
 80069de:	461a      	mov	r2, r3
 80069e0:	4623      	mov	r3, r4
 80069e2:	4608      	mov	r0, r1
 80069e4:	f000 ffa6 	bl	8007934 <SDMMC_CmdSelDesel>
 80069e8:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80069ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d001      	beq.n	80069f4 <SD_InitCard+0x174>
  {
    return errorstate;
 80069f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069f2:	e00e      	b.n	8006a12 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681d      	ldr	r5, [r3, #0]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	466c      	mov	r4, sp
 80069fc:	f103 0210 	add.w	r2, r3, #16
 8006a00:	ca07      	ldmia	r2, {r0, r1, r2}
 8006a02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006a06:	3304      	adds	r3, #4
 8006a08:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006a0a:	4628      	mov	r0, r5
 8006a0c:	f000 fdea 	bl	80075e4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3740      	adds	r7, #64	; 0x40
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006a1c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b086      	sub	sp, #24
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006a24:	2300      	movs	r3, #0
 8006a26:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006a28:	2300      	movs	r3, #0
 8006a2a:	617b      	str	r3, [r7, #20]
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 ffa0 	bl	800797a <SDMMC_CmdGoIdleState>
 8006a3a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d001      	beq.n	8006a46 <SD_PowerON+0x2a>
  {
    return errorstate;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	e072      	b.n	8006b2c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	f000 ffb3 	bl	80079b6 <SDMMC_CmdOperCond>
 8006a50:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00d      	beq.n	8006a74 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 ff89 	bl	800797a <SDMMC_CmdGoIdleState>
 8006a68:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d004      	beq.n	8006a7a <SD_PowerON+0x5e>
    {
      return errorstate;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	e05b      	b.n	8006b2c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d137      	bne.n	8006af2 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2100      	movs	r1, #0
 8006a88:	4618      	mov	r0, r3
 8006a8a:	f000 ffb3 	bl	80079f4 <SDMMC_CmdAppCommand>
 8006a8e:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d02d      	beq.n	8006af2 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006a96:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006a9a:	e047      	b.n	8006b2c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 ffa6 	bl	80079f4 <SDMMC_CmdAppCommand>
 8006aa8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d001      	beq.n	8006ab4 <SD_PowerON+0x98>
    {
      return errorstate;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	e03b      	b.n	8006b2c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	491e      	ldr	r1, [pc, #120]	; (8006b34 <SD_PowerON+0x118>)
 8006aba:	4618      	mov	r0, r3
 8006abc:	f000 ffbc 	bl	8007a38 <SDMMC_CmdAppOperCommand>
 8006ac0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d002      	beq.n	8006ace <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006ac8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006acc:	e02e      	b.n	8006b2c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	2100      	movs	r1, #0
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f000 fe22 	bl	800771e <SDIO_GetResponse>
 8006ada:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	0fdb      	lsrs	r3, r3, #31
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d101      	bne.n	8006ae8 <SD_PowerON+0xcc>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e000      	b.n	8006aea <SD_PowerON+0xce>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	613b      	str	r3, [r7, #16]

    count++;
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	3301      	adds	r3, #1
 8006af0:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d802      	bhi.n	8006b02 <SD_PowerON+0xe6>
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d0cc      	beq.n	8006a9c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d902      	bls.n	8006b12 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006b0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006b10:	e00c      	b.n	8006b2c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d003      	beq.n	8006b24 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	645a      	str	r2, [r3, #68]	; 0x44
 8006b22:	e002      	b.n	8006b2a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3718      	adds	r7, #24
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	c1100000 	.word	0xc1100000

08006b38 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d102      	bne.n	8006b4e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8006b48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006b4c:	e018      	b.n	8006b80 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b56:	041b      	lsls	r3, r3, #16
 8006b58:	4619      	mov	r1, r3
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	f000 ffed 	bl	8007b3a <SDMMC_CmdSendStatus>
 8006b60:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d001      	beq.n	8006b6c <SD_SendStatus+0x34>
  {
    return errorstate;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	e009      	b.n	8006b80 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	2100      	movs	r1, #0
 8006b72:	4618      	mov	r0, r3
 8006b74:	f000 fdd3 	bl	800771e <SDIO_GetResponse>
 8006b78:	4602      	mov	r2, r0
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8006b7e:	2300      	movs	r3, #0
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3710      	adds	r7, #16
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	60f8      	str	r0, [r7, #12]
 8006b90:	60b9      	str	r1, [r7, #8]
 8006b92:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e034      	b.n	8006c08 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d106      	bne.n	8006bb8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f7fb fb80 	bl	80022b8 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681a      	ldr	r2, [r3, #0]
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	3308      	adds	r3, #8
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	4610      	mov	r0, r2
 8006bc4:	f000 fc0a 	bl	80073dc <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	6818      	ldr	r0, [r3, #0]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	689b      	ldr	r3, [r3, #8]
 8006bd0:	461a      	mov	r2, r3
 8006bd2:	68b9      	ldr	r1, [r7, #8]
 8006bd4:	f000 fc72 	bl	80074bc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6858      	ldr	r0, [r3, #4]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be4:	6879      	ldr	r1, [r7, #4]
 8006be6:	f000 fcbd 	bl	8007564 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	68fa      	ldr	r2, [r7, #12]
 8006bf0:	6892      	ldr	r2, [r2, #8]
 8006bf2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68fa      	ldr	r2, [r7, #12]
 8006bfc:	6892      	ldr	r2, [r2, #8]
 8006bfe:	f041 0101 	orr.w	r1, r1, #1
 8006c02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b082      	sub	sp, #8
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d101      	bne.n	8006c22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	e03f      	b.n	8006ca2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d106      	bne.n	8006c3c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f7fb fa50 	bl	80020dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2224      	movs	r2, #36	; 0x24
 8006c40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68da      	ldr	r2, [r3, #12]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c52:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 f829 	bl	8006cac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	691a      	ldr	r2, [r3, #16]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c68:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	695a      	ldr	r2, [r3, #20]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c78:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68da      	ldr	r2, [r3, #12]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c88:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2220      	movs	r2, #32
 8006c9c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3708      	adds	r7, #8
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
	...

08006cac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cb0:	b085      	sub	sp, #20
 8006cb2:	af00      	add	r7, sp, #0
 8006cb4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	430a      	orrs	r2, r1
 8006cca:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	689a      	ldr	r2, [r3, #8]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	691b      	ldr	r3, [r3, #16]
 8006cd4:	431a      	orrs	r2, r3
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	695b      	ldr	r3, [r3, #20]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	69db      	ldr	r3, [r3, #28]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006cee:	f023 030c 	bic.w	r3, r3, #12
 8006cf2:	687a      	ldr	r2, [r7, #4]
 8006cf4:	6812      	ldr	r2, [r2, #0]
 8006cf6:	68f9      	ldr	r1, [r7, #12]
 8006cf8:	430b      	orrs	r3, r1
 8006cfa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	695b      	ldr	r3, [r3, #20]
 8006d02:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	699a      	ldr	r2, [r3, #24]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	430a      	orrs	r2, r1
 8006d10:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	69db      	ldr	r3, [r3, #28]
 8006d16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d1a:	f040 8199 	bne.w	8007050 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4ac6      	ldr	r2, [pc, #792]	; (800703c <UART_SetConfig+0x390>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d00f      	beq.n	8006d48 <UART_SetConfig+0x9c>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4ac4      	ldr	r2, [pc, #784]	; (8007040 <UART_SetConfig+0x394>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d00a      	beq.n	8006d48 <UART_SetConfig+0x9c>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4ac3      	ldr	r2, [pc, #780]	; (8007044 <UART_SetConfig+0x398>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d005      	beq.n	8006d48 <UART_SetConfig+0x9c>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4ac1      	ldr	r2, [pc, #772]	; (8007048 <UART_SetConfig+0x39c>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	f040 80bd 	bne.w	8006ec2 <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d48:	f7fe f950 	bl	8004fec <HAL_RCC_GetPCLK2Freq>
 8006d4c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	461d      	mov	r5, r3
 8006d52:	f04f 0600 	mov.w	r6, #0
 8006d56:	46a8      	mov	r8, r5
 8006d58:	46b1      	mov	r9, r6
 8006d5a:	eb18 0308 	adds.w	r3, r8, r8
 8006d5e:	eb49 0409 	adc.w	r4, r9, r9
 8006d62:	4698      	mov	r8, r3
 8006d64:	46a1      	mov	r9, r4
 8006d66:	eb18 0805 	adds.w	r8, r8, r5
 8006d6a:	eb49 0906 	adc.w	r9, r9, r6
 8006d6e:	f04f 0100 	mov.w	r1, #0
 8006d72:	f04f 0200 	mov.w	r2, #0
 8006d76:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006d7a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006d7e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006d82:	4688      	mov	r8, r1
 8006d84:	4691      	mov	r9, r2
 8006d86:	eb18 0005 	adds.w	r0, r8, r5
 8006d8a:	eb49 0106 	adc.w	r1, r9, r6
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	461d      	mov	r5, r3
 8006d94:	f04f 0600 	mov.w	r6, #0
 8006d98:	196b      	adds	r3, r5, r5
 8006d9a:	eb46 0406 	adc.w	r4, r6, r6
 8006d9e:	461a      	mov	r2, r3
 8006da0:	4623      	mov	r3, r4
 8006da2:	f7f9 fa8d 	bl	80002c0 <__aeabi_uldivmod>
 8006da6:	4603      	mov	r3, r0
 8006da8:	460c      	mov	r4, r1
 8006daa:	461a      	mov	r2, r3
 8006dac:	4ba7      	ldr	r3, [pc, #668]	; (800704c <UART_SetConfig+0x3a0>)
 8006dae:	fba3 2302 	umull	r2, r3, r3, r2
 8006db2:	095b      	lsrs	r3, r3, #5
 8006db4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	461d      	mov	r5, r3
 8006dbc:	f04f 0600 	mov.w	r6, #0
 8006dc0:	46a9      	mov	r9, r5
 8006dc2:	46b2      	mov	sl, r6
 8006dc4:	eb19 0309 	adds.w	r3, r9, r9
 8006dc8:	eb4a 040a 	adc.w	r4, sl, sl
 8006dcc:	4699      	mov	r9, r3
 8006dce:	46a2      	mov	sl, r4
 8006dd0:	eb19 0905 	adds.w	r9, r9, r5
 8006dd4:	eb4a 0a06 	adc.w	sl, sl, r6
 8006dd8:	f04f 0100 	mov.w	r1, #0
 8006ddc:	f04f 0200 	mov.w	r2, #0
 8006de0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006de4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006de8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006dec:	4689      	mov	r9, r1
 8006dee:	4692      	mov	sl, r2
 8006df0:	eb19 0005 	adds.w	r0, r9, r5
 8006df4:	eb4a 0106 	adc.w	r1, sl, r6
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	461d      	mov	r5, r3
 8006dfe:	f04f 0600 	mov.w	r6, #0
 8006e02:	196b      	adds	r3, r5, r5
 8006e04:	eb46 0406 	adc.w	r4, r6, r6
 8006e08:	461a      	mov	r2, r3
 8006e0a:	4623      	mov	r3, r4
 8006e0c:	f7f9 fa58 	bl	80002c0 <__aeabi_uldivmod>
 8006e10:	4603      	mov	r3, r0
 8006e12:	460c      	mov	r4, r1
 8006e14:	461a      	mov	r2, r3
 8006e16:	4b8d      	ldr	r3, [pc, #564]	; (800704c <UART_SetConfig+0x3a0>)
 8006e18:	fba3 1302 	umull	r1, r3, r3, r2
 8006e1c:	095b      	lsrs	r3, r3, #5
 8006e1e:	2164      	movs	r1, #100	; 0x64
 8006e20:	fb01 f303 	mul.w	r3, r1, r3
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	00db      	lsls	r3, r3, #3
 8006e28:	3332      	adds	r3, #50	; 0x32
 8006e2a:	4a88      	ldr	r2, [pc, #544]	; (800704c <UART_SetConfig+0x3a0>)
 8006e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e30:	095b      	lsrs	r3, r3, #5
 8006e32:	005b      	lsls	r3, r3, #1
 8006e34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006e38:	4498      	add	r8, r3
 8006e3a:	68bb      	ldr	r3, [r7, #8]
 8006e3c:	461d      	mov	r5, r3
 8006e3e:	f04f 0600 	mov.w	r6, #0
 8006e42:	46a9      	mov	r9, r5
 8006e44:	46b2      	mov	sl, r6
 8006e46:	eb19 0309 	adds.w	r3, r9, r9
 8006e4a:	eb4a 040a 	adc.w	r4, sl, sl
 8006e4e:	4699      	mov	r9, r3
 8006e50:	46a2      	mov	sl, r4
 8006e52:	eb19 0905 	adds.w	r9, r9, r5
 8006e56:	eb4a 0a06 	adc.w	sl, sl, r6
 8006e5a:	f04f 0100 	mov.w	r1, #0
 8006e5e:	f04f 0200 	mov.w	r2, #0
 8006e62:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e66:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006e6a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006e6e:	4689      	mov	r9, r1
 8006e70:	4692      	mov	sl, r2
 8006e72:	eb19 0005 	adds.w	r0, r9, r5
 8006e76:	eb4a 0106 	adc.w	r1, sl, r6
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	461d      	mov	r5, r3
 8006e80:	f04f 0600 	mov.w	r6, #0
 8006e84:	196b      	adds	r3, r5, r5
 8006e86:	eb46 0406 	adc.w	r4, r6, r6
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	4623      	mov	r3, r4
 8006e8e:	f7f9 fa17 	bl	80002c0 <__aeabi_uldivmod>
 8006e92:	4603      	mov	r3, r0
 8006e94:	460c      	mov	r4, r1
 8006e96:	461a      	mov	r2, r3
 8006e98:	4b6c      	ldr	r3, [pc, #432]	; (800704c <UART_SetConfig+0x3a0>)
 8006e9a:	fba3 1302 	umull	r1, r3, r3, r2
 8006e9e:	095b      	lsrs	r3, r3, #5
 8006ea0:	2164      	movs	r1, #100	; 0x64
 8006ea2:	fb01 f303 	mul.w	r3, r1, r3
 8006ea6:	1ad3      	subs	r3, r2, r3
 8006ea8:	00db      	lsls	r3, r3, #3
 8006eaa:	3332      	adds	r3, #50	; 0x32
 8006eac:	4a67      	ldr	r2, [pc, #412]	; (800704c <UART_SetConfig+0x3a0>)
 8006eae:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb2:	095b      	lsrs	r3, r3, #5
 8006eb4:	f003 0207 	and.w	r2, r3, #7
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4442      	add	r2, r8
 8006ebe:	609a      	str	r2, [r3, #8]
 8006ec0:	e27d      	b.n	80073be <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ec2:	f7fe f87f 	bl	8004fc4 <HAL_RCC_GetPCLK1Freq>
 8006ec6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	461d      	mov	r5, r3
 8006ecc:	f04f 0600 	mov.w	r6, #0
 8006ed0:	46a8      	mov	r8, r5
 8006ed2:	46b1      	mov	r9, r6
 8006ed4:	eb18 0308 	adds.w	r3, r8, r8
 8006ed8:	eb49 0409 	adc.w	r4, r9, r9
 8006edc:	4698      	mov	r8, r3
 8006ede:	46a1      	mov	r9, r4
 8006ee0:	eb18 0805 	adds.w	r8, r8, r5
 8006ee4:	eb49 0906 	adc.w	r9, r9, r6
 8006ee8:	f04f 0100 	mov.w	r1, #0
 8006eec:	f04f 0200 	mov.w	r2, #0
 8006ef0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006ef4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006ef8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006efc:	4688      	mov	r8, r1
 8006efe:	4691      	mov	r9, r2
 8006f00:	eb18 0005 	adds.w	r0, r8, r5
 8006f04:	eb49 0106 	adc.w	r1, r9, r6
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	461d      	mov	r5, r3
 8006f0e:	f04f 0600 	mov.w	r6, #0
 8006f12:	196b      	adds	r3, r5, r5
 8006f14:	eb46 0406 	adc.w	r4, r6, r6
 8006f18:	461a      	mov	r2, r3
 8006f1a:	4623      	mov	r3, r4
 8006f1c:	f7f9 f9d0 	bl	80002c0 <__aeabi_uldivmod>
 8006f20:	4603      	mov	r3, r0
 8006f22:	460c      	mov	r4, r1
 8006f24:	461a      	mov	r2, r3
 8006f26:	4b49      	ldr	r3, [pc, #292]	; (800704c <UART_SetConfig+0x3a0>)
 8006f28:	fba3 2302 	umull	r2, r3, r3, r2
 8006f2c:	095b      	lsrs	r3, r3, #5
 8006f2e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	461d      	mov	r5, r3
 8006f36:	f04f 0600 	mov.w	r6, #0
 8006f3a:	46a9      	mov	r9, r5
 8006f3c:	46b2      	mov	sl, r6
 8006f3e:	eb19 0309 	adds.w	r3, r9, r9
 8006f42:	eb4a 040a 	adc.w	r4, sl, sl
 8006f46:	4699      	mov	r9, r3
 8006f48:	46a2      	mov	sl, r4
 8006f4a:	eb19 0905 	adds.w	r9, r9, r5
 8006f4e:	eb4a 0a06 	adc.w	sl, sl, r6
 8006f52:	f04f 0100 	mov.w	r1, #0
 8006f56:	f04f 0200 	mov.w	r2, #0
 8006f5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006f62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006f66:	4689      	mov	r9, r1
 8006f68:	4692      	mov	sl, r2
 8006f6a:	eb19 0005 	adds.w	r0, r9, r5
 8006f6e:	eb4a 0106 	adc.w	r1, sl, r6
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	461d      	mov	r5, r3
 8006f78:	f04f 0600 	mov.w	r6, #0
 8006f7c:	196b      	adds	r3, r5, r5
 8006f7e:	eb46 0406 	adc.w	r4, r6, r6
 8006f82:	461a      	mov	r2, r3
 8006f84:	4623      	mov	r3, r4
 8006f86:	f7f9 f99b 	bl	80002c0 <__aeabi_uldivmod>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	461a      	mov	r2, r3
 8006f90:	4b2e      	ldr	r3, [pc, #184]	; (800704c <UART_SetConfig+0x3a0>)
 8006f92:	fba3 1302 	umull	r1, r3, r3, r2
 8006f96:	095b      	lsrs	r3, r3, #5
 8006f98:	2164      	movs	r1, #100	; 0x64
 8006f9a:	fb01 f303 	mul.w	r3, r1, r3
 8006f9e:	1ad3      	subs	r3, r2, r3
 8006fa0:	00db      	lsls	r3, r3, #3
 8006fa2:	3332      	adds	r3, #50	; 0x32
 8006fa4:	4a29      	ldr	r2, [pc, #164]	; (800704c <UART_SetConfig+0x3a0>)
 8006fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8006faa:	095b      	lsrs	r3, r3, #5
 8006fac:	005b      	lsls	r3, r3, #1
 8006fae:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006fb2:	4498      	add	r8, r3
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	461d      	mov	r5, r3
 8006fb8:	f04f 0600 	mov.w	r6, #0
 8006fbc:	46a9      	mov	r9, r5
 8006fbe:	46b2      	mov	sl, r6
 8006fc0:	eb19 0309 	adds.w	r3, r9, r9
 8006fc4:	eb4a 040a 	adc.w	r4, sl, sl
 8006fc8:	4699      	mov	r9, r3
 8006fca:	46a2      	mov	sl, r4
 8006fcc:	eb19 0905 	adds.w	r9, r9, r5
 8006fd0:	eb4a 0a06 	adc.w	sl, sl, r6
 8006fd4:	f04f 0100 	mov.w	r1, #0
 8006fd8:	f04f 0200 	mov.w	r2, #0
 8006fdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fe0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006fe4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006fe8:	4689      	mov	r9, r1
 8006fea:	4692      	mov	sl, r2
 8006fec:	eb19 0005 	adds.w	r0, r9, r5
 8006ff0:	eb4a 0106 	adc.w	r1, sl, r6
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	461d      	mov	r5, r3
 8006ffa:	f04f 0600 	mov.w	r6, #0
 8006ffe:	196b      	adds	r3, r5, r5
 8007000:	eb46 0406 	adc.w	r4, r6, r6
 8007004:	461a      	mov	r2, r3
 8007006:	4623      	mov	r3, r4
 8007008:	f7f9 f95a 	bl	80002c0 <__aeabi_uldivmod>
 800700c:	4603      	mov	r3, r0
 800700e:	460c      	mov	r4, r1
 8007010:	461a      	mov	r2, r3
 8007012:	4b0e      	ldr	r3, [pc, #56]	; (800704c <UART_SetConfig+0x3a0>)
 8007014:	fba3 1302 	umull	r1, r3, r3, r2
 8007018:	095b      	lsrs	r3, r3, #5
 800701a:	2164      	movs	r1, #100	; 0x64
 800701c:	fb01 f303 	mul.w	r3, r1, r3
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	00db      	lsls	r3, r3, #3
 8007024:	3332      	adds	r3, #50	; 0x32
 8007026:	4a09      	ldr	r2, [pc, #36]	; (800704c <UART_SetConfig+0x3a0>)
 8007028:	fba2 2303 	umull	r2, r3, r2, r3
 800702c:	095b      	lsrs	r3, r3, #5
 800702e:	f003 0207 	and.w	r2, r3, #7
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4442      	add	r2, r8
 8007038:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800703a:	e1c0      	b.n	80073be <UART_SetConfig+0x712>
 800703c:	40011000 	.word	0x40011000
 8007040:	40011400 	.word	0x40011400
 8007044:	40011800 	.word	0x40011800
 8007048:	40011c00 	.word	0x40011c00
 800704c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4adc      	ldr	r2, [pc, #880]	; (80073c8 <UART_SetConfig+0x71c>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d00f      	beq.n	800707a <UART_SetConfig+0x3ce>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4adb      	ldr	r2, [pc, #876]	; (80073cc <UART_SetConfig+0x720>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d00a      	beq.n	800707a <UART_SetConfig+0x3ce>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4ad9      	ldr	r2, [pc, #868]	; (80073d0 <UART_SetConfig+0x724>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d005      	beq.n	800707a <UART_SetConfig+0x3ce>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4ad8      	ldr	r2, [pc, #864]	; (80073d4 <UART_SetConfig+0x728>)
 8007074:	4293      	cmp	r3, r2
 8007076:	f040 80d1 	bne.w	800721c <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 800707a:	f7fd ffb7 	bl	8004fec <HAL_RCC_GetPCLK2Freq>
 800707e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	469a      	mov	sl, r3
 8007084:	f04f 0b00 	mov.w	fp, #0
 8007088:	46d0      	mov	r8, sl
 800708a:	46d9      	mov	r9, fp
 800708c:	eb18 0308 	adds.w	r3, r8, r8
 8007090:	eb49 0409 	adc.w	r4, r9, r9
 8007094:	4698      	mov	r8, r3
 8007096:	46a1      	mov	r9, r4
 8007098:	eb18 080a 	adds.w	r8, r8, sl
 800709c:	eb49 090b 	adc.w	r9, r9, fp
 80070a0:	f04f 0100 	mov.w	r1, #0
 80070a4:	f04f 0200 	mov.w	r2, #0
 80070a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80070ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80070b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80070b4:	4688      	mov	r8, r1
 80070b6:	4691      	mov	r9, r2
 80070b8:	eb1a 0508 	adds.w	r5, sl, r8
 80070bc:	eb4b 0609 	adc.w	r6, fp, r9
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	4619      	mov	r1, r3
 80070c6:	f04f 0200 	mov.w	r2, #0
 80070ca:	f04f 0300 	mov.w	r3, #0
 80070ce:	f04f 0400 	mov.w	r4, #0
 80070d2:	0094      	lsls	r4, r2, #2
 80070d4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80070d8:	008b      	lsls	r3, r1, #2
 80070da:	461a      	mov	r2, r3
 80070dc:	4623      	mov	r3, r4
 80070de:	4628      	mov	r0, r5
 80070e0:	4631      	mov	r1, r6
 80070e2:	f7f9 f8ed 	bl	80002c0 <__aeabi_uldivmod>
 80070e6:	4603      	mov	r3, r0
 80070e8:	460c      	mov	r4, r1
 80070ea:	461a      	mov	r2, r3
 80070ec:	4bba      	ldr	r3, [pc, #744]	; (80073d8 <UART_SetConfig+0x72c>)
 80070ee:	fba3 2302 	umull	r2, r3, r3, r2
 80070f2:	095b      	lsrs	r3, r3, #5
 80070f4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	469b      	mov	fp, r3
 80070fc:	f04f 0c00 	mov.w	ip, #0
 8007100:	46d9      	mov	r9, fp
 8007102:	46e2      	mov	sl, ip
 8007104:	eb19 0309 	adds.w	r3, r9, r9
 8007108:	eb4a 040a 	adc.w	r4, sl, sl
 800710c:	4699      	mov	r9, r3
 800710e:	46a2      	mov	sl, r4
 8007110:	eb19 090b 	adds.w	r9, r9, fp
 8007114:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007118:	f04f 0100 	mov.w	r1, #0
 800711c:	f04f 0200 	mov.w	r2, #0
 8007120:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007124:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007128:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800712c:	4689      	mov	r9, r1
 800712e:	4692      	mov	sl, r2
 8007130:	eb1b 0509 	adds.w	r5, fp, r9
 8007134:	eb4c 060a 	adc.w	r6, ip, sl
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	4619      	mov	r1, r3
 800713e:	f04f 0200 	mov.w	r2, #0
 8007142:	f04f 0300 	mov.w	r3, #0
 8007146:	f04f 0400 	mov.w	r4, #0
 800714a:	0094      	lsls	r4, r2, #2
 800714c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007150:	008b      	lsls	r3, r1, #2
 8007152:	461a      	mov	r2, r3
 8007154:	4623      	mov	r3, r4
 8007156:	4628      	mov	r0, r5
 8007158:	4631      	mov	r1, r6
 800715a:	f7f9 f8b1 	bl	80002c0 <__aeabi_uldivmod>
 800715e:	4603      	mov	r3, r0
 8007160:	460c      	mov	r4, r1
 8007162:	461a      	mov	r2, r3
 8007164:	4b9c      	ldr	r3, [pc, #624]	; (80073d8 <UART_SetConfig+0x72c>)
 8007166:	fba3 1302 	umull	r1, r3, r3, r2
 800716a:	095b      	lsrs	r3, r3, #5
 800716c:	2164      	movs	r1, #100	; 0x64
 800716e:	fb01 f303 	mul.w	r3, r1, r3
 8007172:	1ad3      	subs	r3, r2, r3
 8007174:	011b      	lsls	r3, r3, #4
 8007176:	3332      	adds	r3, #50	; 0x32
 8007178:	4a97      	ldr	r2, [pc, #604]	; (80073d8 <UART_SetConfig+0x72c>)
 800717a:	fba2 2303 	umull	r2, r3, r2, r3
 800717e:	095b      	lsrs	r3, r3, #5
 8007180:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007184:	4498      	add	r8, r3
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	469b      	mov	fp, r3
 800718a:	f04f 0c00 	mov.w	ip, #0
 800718e:	46d9      	mov	r9, fp
 8007190:	46e2      	mov	sl, ip
 8007192:	eb19 0309 	adds.w	r3, r9, r9
 8007196:	eb4a 040a 	adc.w	r4, sl, sl
 800719a:	4699      	mov	r9, r3
 800719c:	46a2      	mov	sl, r4
 800719e:	eb19 090b 	adds.w	r9, r9, fp
 80071a2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80071a6:	f04f 0100 	mov.w	r1, #0
 80071aa:	f04f 0200 	mov.w	r2, #0
 80071ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80071b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80071ba:	4689      	mov	r9, r1
 80071bc:	4692      	mov	sl, r2
 80071be:	eb1b 0509 	adds.w	r5, fp, r9
 80071c2:	eb4c 060a 	adc.w	r6, ip, sl
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	4619      	mov	r1, r3
 80071cc:	f04f 0200 	mov.w	r2, #0
 80071d0:	f04f 0300 	mov.w	r3, #0
 80071d4:	f04f 0400 	mov.w	r4, #0
 80071d8:	0094      	lsls	r4, r2, #2
 80071da:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80071de:	008b      	lsls	r3, r1, #2
 80071e0:	461a      	mov	r2, r3
 80071e2:	4623      	mov	r3, r4
 80071e4:	4628      	mov	r0, r5
 80071e6:	4631      	mov	r1, r6
 80071e8:	f7f9 f86a 	bl	80002c0 <__aeabi_uldivmod>
 80071ec:	4603      	mov	r3, r0
 80071ee:	460c      	mov	r4, r1
 80071f0:	461a      	mov	r2, r3
 80071f2:	4b79      	ldr	r3, [pc, #484]	; (80073d8 <UART_SetConfig+0x72c>)
 80071f4:	fba3 1302 	umull	r1, r3, r3, r2
 80071f8:	095b      	lsrs	r3, r3, #5
 80071fa:	2164      	movs	r1, #100	; 0x64
 80071fc:	fb01 f303 	mul.w	r3, r1, r3
 8007200:	1ad3      	subs	r3, r2, r3
 8007202:	011b      	lsls	r3, r3, #4
 8007204:	3332      	adds	r3, #50	; 0x32
 8007206:	4a74      	ldr	r2, [pc, #464]	; (80073d8 <UART_SetConfig+0x72c>)
 8007208:	fba2 2303 	umull	r2, r3, r2, r3
 800720c:	095b      	lsrs	r3, r3, #5
 800720e:	f003 020f 	and.w	r2, r3, #15
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	4442      	add	r2, r8
 8007218:	609a      	str	r2, [r3, #8]
 800721a:	e0d0      	b.n	80073be <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 800721c:	f7fd fed2 	bl	8004fc4 <HAL_RCC_GetPCLK1Freq>
 8007220:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	469a      	mov	sl, r3
 8007226:	f04f 0b00 	mov.w	fp, #0
 800722a:	46d0      	mov	r8, sl
 800722c:	46d9      	mov	r9, fp
 800722e:	eb18 0308 	adds.w	r3, r8, r8
 8007232:	eb49 0409 	adc.w	r4, r9, r9
 8007236:	4698      	mov	r8, r3
 8007238:	46a1      	mov	r9, r4
 800723a:	eb18 080a 	adds.w	r8, r8, sl
 800723e:	eb49 090b 	adc.w	r9, r9, fp
 8007242:	f04f 0100 	mov.w	r1, #0
 8007246:	f04f 0200 	mov.w	r2, #0
 800724a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800724e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007252:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007256:	4688      	mov	r8, r1
 8007258:	4691      	mov	r9, r2
 800725a:	eb1a 0508 	adds.w	r5, sl, r8
 800725e:	eb4b 0609 	adc.w	r6, fp, r9
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	4619      	mov	r1, r3
 8007268:	f04f 0200 	mov.w	r2, #0
 800726c:	f04f 0300 	mov.w	r3, #0
 8007270:	f04f 0400 	mov.w	r4, #0
 8007274:	0094      	lsls	r4, r2, #2
 8007276:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800727a:	008b      	lsls	r3, r1, #2
 800727c:	461a      	mov	r2, r3
 800727e:	4623      	mov	r3, r4
 8007280:	4628      	mov	r0, r5
 8007282:	4631      	mov	r1, r6
 8007284:	f7f9 f81c 	bl	80002c0 <__aeabi_uldivmod>
 8007288:	4603      	mov	r3, r0
 800728a:	460c      	mov	r4, r1
 800728c:	461a      	mov	r2, r3
 800728e:	4b52      	ldr	r3, [pc, #328]	; (80073d8 <UART_SetConfig+0x72c>)
 8007290:	fba3 2302 	umull	r2, r3, r3, r2
 8007294:	095b      	lsrs	r3, r3, #5
 8007296:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	469b      	mov	fp, r3
 800729e:	f04f 0c00 	mov.w	ip, #0
 80072a2:	46d9      	mov	r9, fp
 80072a4:	46e2      	mov	sl, ip
 80072a6:	eb19 0309 	adds.w	r3, r9, r9
 80072aa:	eb4a 040a 	adc.w	r4, sl, sl
 80072ae:	4699      	mov	r9, r3
 80072b0:	46a2      	mov	sl, r4
 80072b2:	eb19 090b 	adds.w	r9, r9, fp
 80072b6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80072ba:	f04f 0100 	mov.w	r1, #0
 80072be:	f04f 0200 	mov.w	r2, #0
 80072c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80072c6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80072ca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80072ce:	4689      	mov	r9, r1
 80072d0:	4692      	mov	sl, r2
 80072d2:	eb1b 0509 	adds.w	r5, fp, r9
 80072d6:	eb4c 060a 	adc.w	r6, ip, sl
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	4619      	mov	r1, r3
 80072e0:	f04f 0200 	mov.w	r2, #0
 80072e4:	f04f 0300 	mov.w	r3, #0
 80072e8:	f04f 0400 	mov.w	r4, #0
 80072ec:	0094      	lsls	r4, r2, #2
 80072ee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80072f2:	008b      	lsls	r3, r1, #2
 80072f4:	461a      	mov	r2, r3
 80072f6:	4623      	mov	r3, r4
 80072f8:	4628      	mov	r0, r5
 80072fa:	4631      	mov	r1, r6
 80072fc:	f7f8 ffe0 	bl	80002c0 <__aeabi_uldivmod>
 8007300:	4603      	mov	r3, r0
 8007302:	460c      	mov	r4, r1
 8007304:	461a      	mov	r2, r3
 8007306:	4b34      	ldr	r3, [pc, #208]	; (80073d8 <UART_SetConfig+0x72c>)
 8007308:	fba3 1302 	umull	r1, r3, r3, r2
 800730c:	095b      	lsrs	r3, r3, #5
 800730e:	2164      	movs	r1, #100	; 0x64
 8007310:	fb01 f303 	mul.w	r3, r1, r3
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	011b      	lsls	r3, r3, #4
 8007318:	3332      	adds	r3, #50	; 0x32
 800731a:	4a2f      	ldr	r2, [pc, #188]	; (80073d8 <UART_SetConfig+0x72c>)
 800731c:	fba2 2303 	umull	r2, r3, r2, r3
 8007320:	095b      	lsrs	r3, r3, #5
 8007322:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007326:	4498      	add	r8, r3
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	469b      	mov	fp, r3
 800732c:	f04f 0c00 	mov.w	ip, #0
 8007330:	46d9      	mov	r9, fp
 8007332:	46e2      	mov	sl, ip
 8007334:	eb19 0309 	adds.w	r3, r9, r9
 8007338:	eb4a 040a 	adc.w	r4, sl, sl
 800733c:	4699      	mov	r9, r3
 800733e:	46a2      	mov	sl, r4
 8007340:	eb19 090b 	adds.w	r9, r9, fp
 8007344:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007348:	f04f 0100 	mov.w	r1, #0
 800734c:	f04f 0200 	mov.w	r2, #0
 8007350:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007354:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007358:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800735c:	4689      	mov	r9, r1
 800735e:	4692      	mov	sl, r2
 8007360:	eb1b 0509 	adds.w	r5, fp, r9
 8007364:	eb4c 060a 	adc.w	r6, ip, sl
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	4619      	mov	r1, r3
 800736e:	f04f 0200 	mov.w	r2, #0
 8007372:	f04f 0300 	mov.w	r3, #0
 8007376:	f04f 0400 	mov.w	r4, #0
 800737a:	0094      	lsls	r4, r2, #2
 800737c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007380:	008b      	lsls	r3, r1, #2
 8007382:	461a      	mov	r2, r3
 8007384:	4623      	mov	r3, r4
 8007386:	4628      	mov	r0, r5
 8007388:	4631      	mov	r1, r6
 800738a:	f7f8 ff99 	bl	80002c0 <__aeabi_uldivmod>
 800738e:	4603      	mov	r3, r0
 8007390:	460c      	mov	r4, r1
 8007392:	461a      	mov	r2, r3
 8007394:	4b10      	ldr	r3, [pc, #64]	; (80073d8 <UART_SetConfig+0x72c>)
 8007396:	fba3 1302 	umull	r1, r3, r3, r2
 800739a:	095b      	lsrs	r3, r3, #5
 800739c:	2164      	movs	r1, #100	; 0x64
 800739e:	fb01 f303 	mul.w	r3, r1, r3
 80073a2:	1ad3      	subs	r3, r2, r3
 80073a4:	011b      	lsls	r3, r3, #4
 80073a6:	3332      	adds	r3, #50	; 0x32
 80073a8:	4a0b      	ldr	r2, [pc, #44]	; (80073d8 <UART_SetConfig+0x72c>)
 80073aa:	fba2 2303 	umull	r2, r3, r2, r3
 80073ae:	095b      	lsrs	r3, r3, #5
 80073b0:	f003 020f 	and.w	r2, r3, #15
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4442      	add	r2, r8
 80073ba:	609a      	str	r2, [r3, #8]
}
 80073bc:	e7ff      	b.n	80073be <UART_SetConfig+0x712>
 80073be:	bf00      	nop
 80073c0:	3714      	adds	r7, #20
 80073c2:	46bd      	mov	sp, r7
 80073c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c8:	40011000 	.word	0x40011000
 80073cc:	40011400 	.word	0x40011400
 80073d0:	40011800 	.word	0x40011800
 80073d4:	40011c00 	.word	0x40011c00
 80073d8:	51eb851f 	.word	0x51eb851f

080073dc <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80073e6:	2300      	movs	r3, #0
 80073e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80073ea:	683b      	ldr	r3, [r7, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073f4:	60fb      	str	r3, [r7, #12]
                     Init->WriteBurst
                     );
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	4b2f      	ldr	r3, [pc, #188]	; (80074b8 <FSMC_NORSRAM_Init+0xdc>)
 80073fa:	4013      	ands	r3, r2
 80073fc:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
                       FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
                       FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
                       FSMC_BCR1_WFDIS));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007406:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 800740c:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8007412:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8007418:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	69db      	ldr	r3, [r3, #28]
                     Init->WaitSignalPolarity   |\
 800741e:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8007424:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800742a:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8007430:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8007436:	431a      	orrs	r2, r3
                     Init->WriteBurst           |\
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 800743c:	431a      	orrs	r2, r3
                     Init->ContinuousClock      |\
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                     Init->WriteBurst           |\
 8007442:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->ContinuousClock      |\
 8007448:	431a      	orrs	r2, r3
                     Init->WriteFifo);
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                     Init->PageSize             |\
 800744e:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007450:	68fa      	ldr	r2, [r7, #12]
 8007452:	4313      	orrs	r3, r2
 8007454:	60fb      	str	r3, [r7, #12]
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	2b08      	cmp	r3, #8
 800745c:	d103      	bne.n	8007466 <FSMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007464:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	68f9      	ldr	r1, [r7, #12]
 800746e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007476:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800747a:	d10a      	bne.n	8007492 <FSMC_NORSRAM_Init+0xb6>
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d006      	beq.n	8007492 <FSMC_NORSRAM_Init+0xb6>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800748c:	431a      	orrs	r2, r3
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	601a      	str	r2, [r3, #0]
  }

  if(Init->NSBank != FSMC_NORSRAM_BANK1)
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2b00      	cmp	r3, #0
 8007498:	d006      	beq.n	80074a8 <FSMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a2:	431a      	orrs	r2, r3
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3714      	adds	r7, #20
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	ffc00480 	.word	0xffc00480

080074bc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80074bc:	b480      	push	{r7}
 80074be:	b087      	sub	sp, #28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80074c8:	2300      	movs	r3, #0
 80074ca:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	1c5a      	adds	r2, r3, #1
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80074d6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80074de:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80074ea:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80074f2:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	68db      	ldr	r3, [r3, #12]
 80074f8:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80074fa:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	691b      	ldr	r3, [r3, #16]
 8007500:	3b01      	subs	r3, #1
 8007502:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007504:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	3b02      	subs	r3, #2
 800750c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800750e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007514:	4313      	orrs	r3, r2
 8007516:	697a      	ldr	r2, [r7, #20]
 8007518:	4313      	orrs	r3, r2
 800751a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	1c5a      	adds	r2, r3, #1
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	6979      	ldr	r1, [r7, #20]
 8007524:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007530:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007534:	d10e      	bne.n	8007554 <FSMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	685b      	ldr	r3, [r3, #4]
 800753a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800753e:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	3b01      	subs	r3, #1
 8007546:	051b      	lsls	r3, r3, #20
 8007548:	697a      	ldr	r2, [r7, #20]
 800754a:	4313      	orrs	r3, r2
 800754c:	617b      	str	r3, [r7, #20]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	697a      	ldr	r2, [r7, #20]
 8007552:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007554:	2300      	movs	r3, #0
}
 8007556:	4618      	mov	r0, r3
 8007558:	371c      	adds	r7, #28
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr
	...

08007564 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8007564:	b480      	push	{r7}
 8007566:	b087      	sub	sp, #28
 8007568:	af00      	add	r7, sp, #0
 800756a:	60f8      	str	r0, [r7, #12]
 800756c:	60b9      	str	r1, [r7, #8]
 800756e:	607a      	str	r2, [r7, #4]
 8007570:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8007572:	2300      	movs	r3, #0
 8007574:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800757c:	d122      	bne.n	80075c4 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	687a      	ldr	r2, [r7, #4]
 8007582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007586:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8007588:	697a      	ldr	r2, [r7, #20]
 800758a:	4b15      	ldr	r3, [pc, #84]	; (80075e0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800758c:	4013      	ands	r3, r2
 800758e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800759a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80075a2:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	68db      	ldr	r3, [r3, #12]
 80075a8:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80075aa:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80075b0:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80075b2:	697a      	ldr	r2, [r7, #20]
 80075b4:	4313      	orrs	r3, r2
 80075b6:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	6979      	ldr	r1, [r7, #20]
 80075be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80075c2:	e005      	b.n	80075d0 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80075cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075dc:	4770      	bx	lr
 80075de:	bf00      	nop
 80075e0:	cff00000 	.word	0xcff00000

080075e4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80075e4:	b084      	sub	sp, #16
 80075e6:	b480      	push	{r7}
 80075e8:	b085      	sub	sp, #20
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
 80075ee:	f107 001c 	add.w	r0, r7, #28
 80075f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80075f6:	2300      	movs	r3, #0
 80075f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80075fa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80075fc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80075fe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007602:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007604:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8007606:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800760a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800760c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800760e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007610:	68fa      	ldr	r2, [r7, #12]
 8007612:	4313      	orrs	r3, r2
 8007614:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800761e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007622:	68fa      	ldr	r2, [r7, #12]
 8007624:	431a      	orrs	r2, r3
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800762a:	2300      	movs	r3, #0
}
 800762c:	4618      	mov	r0, r3
 800762e:	3714      	adds	r7, #20
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	b004      	add	sp, #16
 8007638:	4770      	bx	lr

0800763a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800763a:	b480      	push	{r7}
 800763c:	b083      	sub	sp, #12
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8007648:	4618      	mov	r0, r3
 800764a:	370c      	adds	r7, #12
 800764c:	46bd      	mov	sp, r7
 800764e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007652:	4770      	bx	lr

08007654 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
 800765c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8007668:	2300      	movs	r3, #0
}
 800766a:	4618      	mov	r0, r3
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007676:	b580      	push	{r7, lr}
 8007678:	b082      	sub	sp, #8
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	2203      	movs	r2, #3
 8007682:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8007684:	2002      	movs	r0, #2
 8007686:	f7fa ffaf 	bl	80025e8 <HAL_Delay>
  
  return HAL_OK;
 800768a:	2300      	movs	r3, #0
}
 800768c:	4618      	mov	r0, r3
 800768e:	3708      	adds	r7, #8
 8007690:	46bd      	mov	sp, r7
 8007692:	bd80      	pop	{r7, pc}

08007694 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007694:	b480      	push	{r7}
 8007696:	b083      	sub	sp, #12
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f003 0303 	and.w	r3, r3, #3
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	370c      	adds	r7, #12
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr

080076b0 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80076ba:	2300      	movs	r3, #0
 80076bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80076ce:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80076d4:	431a      	orrs	r2, r3
                       Command->CPSM);
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80076da:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	4313      	orrs	r3, r2
 80076e0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80076ea:	f023 030f 	bic.w	r3, r3, #15
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	431a      	orrs	r2, r3
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80076f6:	2300      	movs	r3, #0
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3714      	adds	r7, #20
 80076fc:	46bd      	mov	sp, r7
 80076fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007702:	4770      	bx	lr

08007704 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	691b      	ldr	r3, [r3, #16]
 8007710:	b2db      	uxtb	r3, r3
}
 8007712:	4618      	mov	r0, r3
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800771e:	b480      	push	{r7}
 8007720:	b085      	sub	sp, #20
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
 8007726:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	3314      	adds	r3, #20
 800772c:	461a      	mov	r2, r3
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	4413      	add	r3, r2
 8007732:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
}  
 8007738:	4618      	mov	r0, r3
 800773a:	3714      	adds	r7, #20
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800774e:	2300      	movs	r3, #0
 8007750:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	685a      	ldr	r2, [r3, #4]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800776a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007770:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007776:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007778:	68fa      	ldr	r2, [r7, #12]
 800777a:	4313      	orrs	r3, r2
 800777c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007782:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	431a      	orrs	r2, r3
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800778e:	2300      	movs	r3, #0

}
 8007790:	4618      	mov	r0, r3
 8007792:	3714      	adds	r7, #20
 8007794:	46bd      	mov	sp, r7
 8007796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779a:	4770      	bx	lr

0800779c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b088      	sub	sp, #32
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80077aa:	2310      	movs	r3, #16
 80077ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077ae:	2340      	movs	r3, #64	; 0x40
 80077b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077b2:	2300      	movs	r3, #0
 80077b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80077bc:	f107 0308 	add.w	r3, r7, #8
 80077c0:	4619      	mov	r1, r3
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7ff ff74 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80077c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80077cc:	2110      	movs	r1, #16
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f9fe 	bl	8007bd0 <SDMMC_GetCmdResp1>
 80077d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077d6:	69fb      	ldr	r3, [r7, #28]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3720      	adds	r7, #32
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b088      	sub	sp, #32
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80077ee:	2311      	movs	r3, #17
 80077f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80077f2:	2340      	movs	r3, #64	; 0x40
 80077f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80077f6:	2300      	movs	r3, #0
 80077f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80077fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007800:	f107 0308 	add.w	r3, r7, #8
 8007804:	4619      	mov	r1, r3
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f7ff ff52 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800780c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007810:	2111      	movs	r1, #17
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f9dc 	bl	8007bd0 <SDMMC_GetCmdResp1>
 8007818:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800781a:	69fb      	ldr	r3, [r7, #28]
}
 800781c:	4618      	mov	r0, r3
 800781e:	3720      	adds	r7, #32
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b088      	sub	sp, #32
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007832:	2312      	movs	r3, #18
 8007834:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007836:	2340      	movs	r3, #64	; 0x40
 8007838:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800783a:	2300      	movs	r3, #0
 800783c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800783e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007842:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007844:	f107 0308 	add.w	r3, r7, #8
 8007848:	4619      	mov	r1, r3
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f7ff ff30 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007850:	f241 3288 	movw	r2, #5000	; 0x1388
 8007854:	2112      	movs	r1, #18
 8007856:	6878      	ldr	r0, [r7, #4]
 8007858:	f000 f9ba 	bl	8007bd0 <SDMMC_GetCmdResp1>
 800785c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800785e:	69fb      	ldr	r3, [r7, #28]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3720      	adds	r7, #32
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}

08007868 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007868:	b580      	push	{r7, lr}
 800786a:	b088      	sub	sp, #32
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007876:	2318      	movs	r3, #24
 8007878:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800787a:	2340      	movs	r3, #64	; 0x40
 800787c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800787e:	2300      	movs	r3, #0
 8007880:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007882:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007886:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007888:	f107 0308 	add.w	r3, r7, #8
 800788c:	4619      	mov	r1, r3
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f7ff ff0e 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007894:	f241 3288 	movw	r2, #5000	; 0x1388
 8007898:	2118      	movs	r1, #24
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 f998 	bl	8007bd0 <SDMMC_GetCmdResp1>
 80078a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078a2:	69fb      	ldr	r3, [r7, #28]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3720      	adds	r7, #32
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b088      	sub	sp, #32
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80078ba:	2319      	movs	r3, #25
 80078bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80078be:	2340      	movs	r3, #64	; 0x40
 80078c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80078c2:	2300      	movs	r3, #0
 80078c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80078c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078ca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80078cc:	f107 0308 	add.w	r3, r7, #8
 80078d0:	4619      	mov	r1, r3
 80078d2:	6878      	ldr	r0, [r7, #4]
 80078d4:	f7ff feec 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80078d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80078dc:	2119      	movs	r1, #25
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f976 	bl	8007bd0 <SDMMC_GetCmdResp1>
 80078e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078e6:	69fb      	ldr	r3, [r7, #28]
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3720      	adds	r7, #32
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b088      	sub	sp, #32
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80078f8:	2300      	movs	r3, #0
 80078fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80078fc:	230c      	movs	r3, #12
 80078fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007900:	2340      	movs	r3, #64	; 0x40
 8007902:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007904:	2300      	movs	r3, #0
 8007906:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007908:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800790c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800790e:	f107 0308 	add.w	r3, r7, #8
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f7ff fecb 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800791a:	4a05      	ldr	r2, [pc, #20]	; (8007930 <SDMMC_CmdStopTransfer+0x40>)
 800791c:	210c      	movs	r1, #12
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f956 	bl	8007bd0 <SDMMC_GetCmdResp1>
 8007924:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007926:	69fb      	ldr	r3, [r7, #28]
}
 8007928:	4618      	mov	r0, r3
 800792a:	3720      	adds	r7, #32
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	05f5e100 	.word	0x05f5e100

08007934 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08a      	sub	sp, #40	; 0x28
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007944:	2307      	movs	r3, #7
 8007946:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007948:	2340      	movs	r3, #64	; 0x40
 800794a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800794c:	2300      	movs	r3, #0
 800794e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007954:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007956:	f107 0310 	add.w	r3, r7, #16
 800795a:	4619      	mov	r1, r3
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f7ff fea7 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8007962:	f241 3288 	movw	r2, #5000	; 0x1388
 8007966:	2107      	movs	r1, #7
 8007968:	68f8      	ldr	r0, [r7, #12]
 800796a:	f000 f931 	bl	8007bd0 <SDMMC_GetCmdResp1>
 800796e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007972:	4618      	mov	r0, r3
 8007974:	3728      	adds	r7, #40	; 0x28
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}

0800797a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800797a:	b580      	push	{r7, lr}
 800797c:	b088      	sub	sp, #32
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007982:	2300      	movs	r3, #0
 8007984:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007986:	2300      	movs	r3, #0
 8007988:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800798a:	2300      	movs	r3, #0
 800798c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800798e:	2300      	movs	r3, #0
 8007990:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007992:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007996:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007998:	f107 0308 	add.w	r3, r7, #8
 800799c:	4619      	mov	r1, r3
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f7ff fe86 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 f8eb 	bl	8007b80 <SDMMC_GetCmdError>
 80079aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079ac:	69fb      	ldr	r3, [r7, #28]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3720      	adds	r7, #32
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}

080079b6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b088      	sub	sp, #32
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80079be:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80079c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80079c4:	2308      	movs	r3, #8
 80079c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079c8:	2340      	movs	r3, #64	; 0x40
 80079ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079cc:	2300      	movs	r3, #0
 80079ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079d6:	f107 0308 	add.w	r3, r7, #8
 80079da:	4619      	mov	r1, r3
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f7ff fe67 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80079e2:	6878      	ldr	r0, [r7, #4]
 80079e4:	f000 fad4 	bl	8007f90 <SDMMC_GetCmdResp7>
 80079e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079ea:	69fb      	ldr	r3, [r7, #28]
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3720      	adds	r7, #32
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}

080079f4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b088      	sub	sp, #32
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007a02:	2337      	movs	r3, #55	; 0x37
 8007a04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a06:	2340      	movs	r3, #64	; 0x40
 8007a08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a14:	f107 0308 	add.w	r3, r7, #8
 8007a18:	4619      	mov	r1, r3
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f7ff fe48 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007a20:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a24:	2137      	movs	r1, #55	; 0x37
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f8d2 	bl	8007bd0 <SDMMC_GetCmdResp1>
 8007a2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a2e:	69fb      	ldr	r3, [r7, #28]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3720      	adds	r7, #32
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b088      	sub	sp, #32
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007a4e:	2329      	movs	r3, #41	; 0x29
 8007a50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a52:	2340      	movs	r3, #64	; 0x40
 8007a54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a56:	2300      	movs	r3, #0
 8007a58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a60:	f107 0308 	add.w	r3, r7, #8
 8007a64:	4619      	mov	r1, r3
 8007a66:	6878      	ldr	r0, [r7, #4]
 8007a68:	f7ff fe22 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 f9e1 	bl	8007e34 <SDMMC_GetCmdResp3>
 8007a72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a74:	69fb      	ldr	r3, [r7, #28]
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3720      	adds	r7, #32
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}

08007a7e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007a7e:	b580      	push	{r7, lr}
 8007a80:	b088      	sub	sp, #32
 8007a82:	af00      	add	r7, sp, #0
 8007a84:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007a86:	2300      	movs	r3, #0
 8007a88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007a8e:	23c0      	movs	r3, #192	; 0xc0
 8007a90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a92:	2300      	movs	r3, #0
 8007a94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a9a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a9c:	f107 0308 	add.w	r3, r7, #8
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	6878      	ldr	r0, [r7, #4]
 8007aa4:	f7ff fe04 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f97d 	bl	8007da8 <SDMMC_GetCmdResp2>
 8007aae:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ab0:	69fb      	ldr	r3, [r7, #28]
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3720      	adds	r7, #32
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}

08007aba <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007aba:	b580      	push	{r7, lr}
 8007abc:	b088      	sub	sp, #32
 8007abe:	af00      	add	r7, sp, #0
 8007ac0:	6078      	str	r0, [r7, #4]
 8007ac2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007ac8:	2309      	movs	r3, #9
 8007aca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007acc:	23c0      	movs	r3, #192	; 0xc0
 8007ace:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ad4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ad8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007ada:	f107 0308 	add.w	r3, r7, #8
 8007ade:	4619      	mov	r1, r3
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f7ff fde5 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 f95e 	bl	8007da8 <SDMMC_GetCmdResp2>
 8007aec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007aee:	69fb      	ldr	r3, [r7, #28]
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3720      	adds	r7, #32
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b088      	sub	sp, #32
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
 8007b00:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007b02:	2300      	movs	r3, #0
 8007b04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007b06:	2303      	movs	r3, #3
 8007b08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b0a:	2340      	movs	r3, #64	; 0x40
 8007b0c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b16:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b18:	f107 0308 	add.w	r3, r7, #8
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f7ff fdc6 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007b24:	683a      	ldr	r2, [r7, #0]
 8007b26:	2103      	movs	r1, #3
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 f9bd 	bl	8007ea8 <SDMMC_GetCmdResp6>
 8007b2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b30:	69fb      	ldr	r3, [r7, #28]
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3720      	adds	r7, #32
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007b3a:	b580      	push	{r7, lr}
 8007b3c:	b088      	sub	sp, #32
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
 8007b42:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007b48:	230d      	movs	r3, #13
 8007b4a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b4c:	2340      	movs	r3, #64	; 0x40
 8007b4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b50:	2300      	movs	r3, #0
 8007b52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b58:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b5a:	f107 0308 	add.w	r3, r7, #8
 8007b5e:	4619      	mov	r1, r3
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f7ff fda5 	bl	80076b0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b6a:	210d      	movs	r1, #13
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f000 f82f 	bl	8007bd0 <SDMMC_GetCmdResp1>
 8007b72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b74:	69fb      	ldr	r3, [r7, #28]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3720      	adds	r7, #32
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
	...

08007b80 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007b80:	b490      	push	{r4, r7}
 8007b82:	b082      	sub	sp, #8
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b88:	4b0f      	ldr	r3, [pc, #60]	; (8007bc8 <SDMMC_GetCmdError+0x48>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a0f      	ldr	r2, [pc, #60]	; (8007bcc <SDMMC_GetCmdError+0x4c>)
 8007b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b92:	0a5b      	lsrs	r3, r3, #9
 8007b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b98:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007b9c:	4623      	mov	r3, r4
 8007b9e:	1e5c      	subs	r4, r3, #1
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d102      	bne.n	8007baa <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ba4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007ba8:	e009      	b.n	8007bbe <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d0f2      	beq.n	8007b9c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	22c5      	movs	r2, #197	; 0xc5
 8007bba:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3708      	adds	r7, #8
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bc90      	pop	{r4, r7}
 8007bc6:	4770      	bx	lr
 8007bc8:	20000000 	.word	0x20000000
 8007bcc:	10624dd3 	.word	0x10624dd3

08007bd0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007bd0:	b590      	push	{r4, r7, lr}
 8007bd2:	b087      	sub	sp, #28
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	460b      	mov	r3, r1
 8007bda:	607a      	str	r2, [r7, #4]
 8007bdc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007bde:	4b6f      	ldr	r3, [pc, #444]	; (8007d9c <SDMMC_GetCmdResp1+0x1cc>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	4a6f      	ldr	r2, [pc, #444]	; (8007da0 <SDMMC_GetCmdResp1+0x1d0>)
 8007be4:	fba2 2303 	umull	r2, r3, r2, r3
 8007be8:	0a5b      	lsrs	r3, r3, #9
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007bf0:	4623      	mov	r3, r4
 8007bf2:	1e5c      	subs	r4, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d102      	bne.n	8007bfe <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007bf8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007bfc:	e0c9      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c02:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d0f0      	beq.n	8007bf0 <SDMMC_GetCmdResp1+0x20>
 8007c0e:	697b      	ldr	r3, [r7, #20]
 8007c10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d1eb      	bne.n	8007bf0 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c1c:	f003 0304 	and.w	r3, r3, #4
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d004      	beq.n	8007c2e <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	2204      	movs	r2, #4
 8007c28:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007c2a:	2304      	movs	r3, #4
 8007c2c:	e0b1      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d004      	beq.n	8007c44 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e0a6      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	22c5      	movs	r2, #197	; 0xc5
 8007c48:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	f7ff fd5a 	bl	8007704 <SDIO_GetCommandResponse>
 8007c50:	4603      	mov	r3, r0
 8007c52:	461a      	mov	r2, r3
 8007c54:	7afb      	ldrb	r3, [r7, #11]
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d001      	beq.n	8007c5e <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e099      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007c5e:	2100      	movs	r1, #0
 8007c60:	68f8      	ldr	r0, [r7, #12]
 8007c62:	f7ff fd5c 	bl	800771e <SDIO_GetResponse>
 8007c66:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007c68:	693a      	ldr	r2, [r7, #16]
 8007c6a:	4b4e      	ldr	r3, [pc, #312]	; (8007da4 <SDMMC_GetCmdResp1+0x1d4>)
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d101      	bne.n	8007c76 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8007c72:	2300      	movs	r3, #0
 8007c74:	e08d      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	da02      	bge.n	8007c82 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007c7c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c80:	e087      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d001      	beq.n	8007c90 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007c8c:	2340      	movs	r3, #64	; 0x40
 8007c8e:	e080      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d001      	beq.n	8007c9e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007c9a:	2380      	movs	r3, #128	; 0x80
 8007c9c:	e079      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d002      	beq.n	8007cae <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007ca8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007cac:	e071      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007cae:	693b      	ldr	r3, [r7, #16]
 8007cb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d002      	beq.n	8007cbe <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007cb8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cbc:	e069      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007cbe:	693b      	ldr	r3, [r7, #16]
 8007cc0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d002      	beq.n	8007cce <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007cc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ccc:	e061      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d002      	beq.n	8007cde <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007cd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007cdc:	e059      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d002      	beq.n	8007cee <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007ce8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cec:	e051      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d002      	beq.n	8007cfe <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007cf8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007cfc:	e049      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007d08:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007d0c:	e041      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d002      	beq.n	8007d1e <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8007d18:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d1c:	e039      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d002      	beq.n	8007d2e <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007d28:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007d2c:	e031      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007d38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007d3c:	e029      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007d3e:	693b      	ldr	r3, [r7, #16]
 8007d40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007d48:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007d4c:	e021      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d002      	beq.n	8007d5e <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007d58:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d5c:	e019      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007d5e:	693b      	ldr	r3, [r7, #16]
 8007d60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d002      	beq.n	8007d6e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007d68:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007d6c:	e011      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d002      	beq.n	8007d7e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007d78:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007d7c:	e009      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	f003 0308 	and.w	r3, r3, #8
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d002      	beq.n	8007d8e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007d88:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007d8c:	e001      	b.n	8007d92 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007d8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	371c      	adds	r7, #28
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd90      	pop	{r4, r7, pc}
 8007d9a:	bf00      	nop
 8007d9c:	20000000 	.word	0x20000000
 8007da0:	10624dd3 	.word	0x10624dd3
 8007da4:	fdffe008 	.word	0xfdffe008

08007da8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007da8:	b490      	push	{r4, r7}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007db0:	4b1e      	ldr	r3, [pc, #120]	; (8007e2c <SDMMC_GetCmdResp2+0x84>)
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a1e      	ldr	r2, [pc, #120]	; (8007e30 <SDMMC_GetCmdResp2+0x88>)
 8007db6:	fba2 2303 	umull	r2, r3, r2, r3
 8007dba:	0a5b      	lsrs	r3, r3, #9
 8007dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007dc0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007dc4:	4623      	mov	r3, r4
 8007dc6:	1e5c      	subs	r4, r3, #1
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d102      	bne.n	8007dd2 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007dcc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007dd0:	e026      	b.n	8007e20 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dd6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d0f0      	beq.n	8007dc4 <SDMMC_GetCmdResp2+0x1c>
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d1eb      	bne.n	8007dc4 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007df0:	f003 0304 	and.w	r3, r3, #4
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d004      	beq.n	8007e02 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2204      	movs	r2, #4
 8007dfc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007dfe:	2304      	movs	r3, #4
 8007e00:	e00e      	b.n	8007e20 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e06:	f003 0301 	and.w	r3, r3, #1
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d004      	beq.n	8007e18 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2201      	movs	r2, #1
 8007e12:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e14:	2301      	movs	r3, #1
 8007e16:	e003      	b.n	8007e20 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	22c5      	movs	r2, #197	; 0xc5
 8007e1c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007e1e:	2300      	movs	r3, #0
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3710      	adds	r7, #16
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bc90      	pop	{r4, r7}
 8007e28:	4770      	bx	lr
 8007e2a:	bf00      	nop
 8007e2c:	20000000 	.word	0x20000000
 8007e30:	10624dd3 	.word	0x10624dd3

08007e34 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8007e34:	b490      	push	{r4, r7}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007e3c:	4b18      	ldr	r3, [pc, #96]	; (8007ea0 <SDMMC_GetCmdResp3+0x6c>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a18      	ldr	r2, [pc, #96]	; (8007ea4 <SDMMC_GetCmdResp3+0x70>)
 8007e42:	fba2 2303 	umull	r2, r3, r2, r3
 8007e46:	0a5b      	lsrs	r3, r3, #9
 8007e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e4c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007e50:	4623      	mov	r3, r4
 8007e52:	1e5c      	subs	r4, r3, #1
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d102      	bne.n	8007e5e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e5c:	e01b      	b.n	8007e96 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e62:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d0f0      	beq.n	8007e50 <SDMMC_GetCmdResp3+0x1c>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d1eb      	bne.n	8007e50 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e7c:	f003 0304 	and.w	r3, r3, #4
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d004      	beq.n	8007e8e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2204      	movs	r2, #4
 8007e88:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e8a:	2304      	movs	r3, #4
 8007e8c:	e003      	b.n	8007e96 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	22c5      	movs	r2, #197	; 0xc5
 8007e92:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007e94:	2300      	movs	r3, #0
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3710      	adds	r7, #16
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bc90      	pop	{r4, r7}
 8007e9e:	4770      	bx	lr
 8007ea0:	20000000 	.word	0x20000000
 8007ea4:	10624dd3 	.word	0x10624dd3

08007ea8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007ea8:	b590      	push	{r4, r7, lr}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	460b      	mov	r3, r1
 8007eb2:	607a      	str	r2, [r7, #4]
 8007eb4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007eb6:	4b34      	ldr	r3, [pc, #208]	; (8007f88 <SDMMC_GetCmdResp6+0xe0>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a34      	ldr	r2, [pc, #208]	; (8007f8c <SDMMC_GetCmdResp6+0xe4>)
 8007ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ec0:	0a5b      	lsrs	r3, r3, #9
 8007ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ec6:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007eca:	4623      	mov	r3, r4
 8007ecc:	1e5c      	subs	r4, r3, #1
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d102      	bne.n	8007ed8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ed2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007ed6:	e052      	b.n	8007f7e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007edc:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d0f0      	beq.n	8007eca <SDMMC_GetCmdResp6+0x22>
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d1eb      	bne.n	8007eca <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ef6:	f003 0304 	and.w	r3, r3, #4
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d004      	beq.n	8007f08 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2204      	movs	r2, #4
 8007f02:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f04:	2304      	movs	r3, #4
 8007f06:	e03a      	b.n	8007f7e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d004      	beq.n	8007f1e <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2201      	movs	r2, #1
 8007f18:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	e02f      	b.n	8007f7e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f7ff fbf0 	bl	8007704 <SDIO_GetCommandResponse>
 8007f24:	4603      	mov	r3, r0
 8007f26:	461a      	mov	r2, r3
 8007f28:	7afb      	ldrb	r3, [r7, #11]
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d001      	beq.n	8007f32 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e025      	b.n	8007f7e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	22c5      	movs	r2, #197	; 0xc5
 8007f36:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007f38:	2100      	movs	r1, #0
 8007f3a:	68f8      	ldr	r0, [r7, #12]
 8007f3c:	f7ff fbef 	bl	800771e <SDIO_GetResponse>
 8007f40:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d106      	bne.n	8007f5a <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	0c1b      	lsrs	r3, r3, #16
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007f56:	2300      	movs	r3, #0
 8007f58:	e011      	b.n	8007f7e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d002      	beq.n	8007f6a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007f64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007f68:	e009      	b.n	8007f7e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d002      	beq.n	8007f7a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007f74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f78:	e001      	b.n	8007f7e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007f7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	371c      	adds	r7, #28
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd90      	pop	{r4, r7, pc}
 8007f86:	bf00      	nop
 8007f88:	20000000 	.word	0x20000000
 8007f8c:	10624dd3 	.word	0x10624dd3

08007f90 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007f90:	b490      	push	{r4, r7}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007f98:	4b21      	ldr	r3, [pc, #132]	; (8008020 <SDMMC_GetCmdResp7+0x90>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a21      	ldr	r2, [pc, #132]	; (8008024 <SDMMC_GetCmdResp7+0x94>)
 8007f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa2:	0a5b      	lsrs	r3, r3, #9
 8007fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fa8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8007fac:	4623      	mov	r3, r4
 8007fae:	1e5c      	subs	r4, r3, #1
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d102      	bne.n	8007fba <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007fb4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007fb8:	e02c      	b.n	8008014 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fbe:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d0f0      	beq.n	8007fac <SDMMC_GetCmdResp7+0x1c>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d1eb      	bne.n	8007fac <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd8:	f003 0304 	and.w	r3, r3, #4
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d004      	beq.n	8007fea <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2204      	movs	r2, #4
 8007fe4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007fe6:	2304      	movs	r3, #4
 8007fe8:	e014      	b.n	8008014 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fee:	f003 0301 	and.w	r3, r3, #1
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d004      	beq.n	8008000 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2201      	movs	r2, #1
 8007ffa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e009      	b.n	8008014 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008008:	2b00      	cmp	r3, #0
 800800a:	d002      	beq.n	8008012 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2240      	movs	r2, #64	; 0x40
 8008010:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008012:	2300      	movs	r3, #0
  
}
 8008014:	4618      	mov	r0, r3
 8008016:	3710      	adds	r7, #16
 8008018:	46bd      	mov	sp, r7
 800801a:	bc90      	pop	{r4, r7}
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	20000000 	.word	0x20000000
 8008024:	10624dd3 	.word	0x10624dd3

08008028 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8008028:	b580      	push	{r7, lr}
 800802a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800802c:	4904      	ldr	r1, [pc, #16]	; (8008040 <MX_FATFS_Init+0x18>)
 800802e:	4805      	ldr	r0, [pc, #20]	; (8008044 <MX_FATFS_Init+0x1c>)
 8008030:	f003 f8c4 	bl	800b1bc <FATFS_LinkDriver>
 8008034:	4603      	mov	r3, r0
 8008036:	461a      	mov	r2, r3
 8008038:	4b03      	ldr	r3, [pc, #12]	; (8008048 <MX_FATFS_Init+0x20>)
 800803a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800803c:	bf00      	nop
 800803e:	bd80      	pop	{r7, pc}
 8008040:	200047dc 	.word	0x200047dc
 8008044:	0800c1c4 	.word	0x0800c1c4
 8008048:	200047d8 	.word	0x200047d8

0800804c <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800804c:	b480      	push	{r7}
 800804e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008050:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8008052:	4618      	mov	r0, r3
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8008062:	2300      	movs	r3, #0
 8008064:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8008066:	f000 f86b 	bl	8008140 <BSP_SD_IsDetected>
 800806a:	4603      	mov	r3, r0
 800806c:	2b01      	cmp	r3, #1
 800806e:	d001      	beq.n	8008074 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e005      	b.n	8008080 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8008074:	4804      	ldr	r0, [pc, #16]	; (8008088 <BSP_SD_Init+0x2c>)
 8008076:	f7fd fdeb 	bl	8005c50 <HAL_SD_Init>
 800807a:	4603      	mov	r3, r0
 800807c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800807e:	79fb      	ldrb	r3, [r7, #7]
}
 8008080:	4618      	mov	r0, r3
 8008082:	3708      	adds	r7, #8
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	2000367c 	.word	0x2000367c

0800808c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800808c:	b580      	push	{r7, lr}
 800808e:	b088      	sub	sp, #32
 8008090:	af02      	add	r7, sp, #8
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
 8008098:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800809a:	2300      	movs	r3, #0
 800809c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	9300      	str	r3, [sp, #0]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	68f9      	ldr	r1, [r7, #12]
 80080a8:	4806      	ldr	r0, [pc, #24]	; (80080c4 <BSP_SD_ReadBlocks+0x38>)
 80080aa:	f7fd fe61 	bl	8005d70 <HAL_SD_ReadBlocks>
 80080ae:	4603      	mov	r3, r0
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d001      	beq.n	80080b8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80080b4:	2301      	movs	r3, #1
 80080b6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 80080b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80080ba:	4618      	mov	r0, r3
 80080bc:	3718      	adds	r7, #24
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	bf00      	nop
 80080c4:	2000367c 	.word	0x2000367c

080080c8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b088      	sub	sp, #32
 80080cc:	af02      	add	r7, sp, #8
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
 80080d4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80080d6:	2300      	movs	r3, #0
 80080d8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	9300      	str	r3, [sp, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	68ba      	ldr	r2, [r7, #8]
 80080e2:	68f9      	ldr	r1, [r7, #12]
 80080e4:	4806      	ldr	r0, [pc, #24]	; (8008100 <BSP_SD_WriteBlocks+0x38>)
 80080e6:	f7fe f83b 	bl	8006160 <HAL_SD_WriteBlocks>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d001      	beq.n	80080f4 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80080f0:	2301      	movs	r3, #1
 80080f2:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 80080f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3718      	adds	r7, #24
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}
 80080fe:	bf00      	nop
 8008100:	2000367c 	.word	0x2000367c

08008104 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008108:	4805      	ldr	r0, [pc, #20]	; (8008120 <BSP_SD_GetCardState+0x1c>)
 800810a:	f7fe fb99 	bl	8006840 <HAL_SD_GetCardState>
 800810e:	4603      	mov	r3, r0
 8008110:	2b04      	cmp	r3, #4
 8008112:	bf14      	ite	ne
 8008114:	2301      	movne	r3, #1
 8008116:	2300      	moveq	r3, #0
 8008118:	b2db      	uxtb	r3, r3
}
 800811a:	4618      	mov	r0, r3
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	2000367c 	.word	0x2000367c

08008124 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b082      	sub	sp, #8
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800812c:	6879      	ldr	r1, [r7, #4]
 800812e:	4803      	ldr	r0, [pc, #12]	; (800813c <BSP_SD_GetCardInfo+0x18>)
 8008130:	f7fe fb5a 	bl	80067e8 <HAL_SD_GetCardInfo>
}
 8008134:	bf00      	nop
 8008136:	3708      	adds	r7, #8
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}
 800813c:	2000367c 	.word	0x2000367c

08008140 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b082      	sub	sp, #8
 8008144:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008146:	2301      	movs	r3, #1
 8008148:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 800814a:	f000 f80b 	bl	8008164 <BSP_PlatformIsDetected>
 800814e:	4603      	mov	r3, r0
 8008150:	2b00      	cmp	r3, #0
 8008152:	d101      	bne.n	8008158 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8008154:	2300      	movs	r3, #0
 8008156:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008158:	79fb      	ldrb	r3, [r7, #7]
 800815a:	b2db      	uxtb	r3, r3
}
 800815c:	4618      	mov	r0, r3
 800815e:	3708      	adds	r7, #8
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800816a:	2301      	movs	r3, #1
 800816c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800816e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008172:	4806      	ldr	r0, [pc, #24]	; (800818c <BSP_PlatformIsDetected+0x28>)
 8008174:	f7fb ffcc 	bl	8004110 <HAL_GPIO_ReadPin>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800817e:	2300      	movs	r3, #0
 8008180:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 8008182:	79fb      	ldrb	r3, [r7, #7]
}  
 8008184:	4618      	mov	r0, r3
 8008186:	3708      	adds	r7, #8
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	40021400 	.word	0x40021400

08008190 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b082      	sub	sp, #8
 8008194:	af00      	add	r7, sp, #0
 8008196:	4603      	mov	r3, r0
 8008198:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800819a:	4b0b      	ldr	r3, [pc, #44]	; (80081c8 <SD_CheckStatus+0x38>)
 800819c:	2201      	movs	r2, #1
 800819e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80081a0:	f7ff ffb0 	bl	8008104 <BSP_SD_GetCardState>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d107      	bne.n	80081ba <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80081aa:	4b07      	ldr	r3, [pc, #28]	; (80081c8 <SD_CheckStatus+0x38>)
 80081ac:	781b      	ldrb	r3, [r3, #0]
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	f023 0301 	bic.w	r3, r3, #1
 80081b4:	b2da      	uxtb	r2, r3
 80081b6:	4b04      	ldr	r3, [pc, #16]	; (80081c8 <SD_CheckStatus+0x38>)
 80081b8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80081ba:	4b03      	ldr	r3, [pc, #12]	; (80081c8 <SD_CheckStatus+0x38>)
 80081bc:	781b      	ldrb	r3, [r3, #0]
 80081be:	b2db      	uxtb	r3, r3
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	3708      	adds	r7, #8
 80081c4:	46bd      	mov	sp, r7
 80081c6:	bd80      	pop	{r7, pc}
 80081c8:	20000009 	.word	0x20000009

080081cc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	4603      	mov	r3, r0
 80081d4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 80081d6:	4b0b      	ldr	r3, [pc, #44]	; (8008204 <SD_initialize+0x38>)
 80081d8:	2201      	movs	r2, #1
 80081da:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80081dc:	f7ff ff3e 	bl	800805c <BSP_SD_Init>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d107      	bne.n	80081f6 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 80081e6:	79fb      	ldrb	r3, [r7, #7]
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7ff ffd1 	bl	8008190 <SD_CheckStatus>
 80081ee:	4603      	mov	r3, r0
 80081f0:	461a      	mov	r2, r3
 80081f2:	4b04      	ldr	r3, [pc, #16]	; (8008204 <SD_initialize+0x38>)
 80081f4:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80081f6:	4b03      	ldr	r3, [pc, #12]	; (8008204 <SD_initialize+0x38>)
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	b2db      	uxtb	r3, r3
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3708      	adds	r7, #8
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}
 8008204:	20000009 	.word	0x20000009

08008208 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
 800820e:	4603      	mov	r3, r0
 8008210:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8008212:	79fb      	ldrb	r3, [r7, #7]
 8008214:	4618      	mov	r0, r3
 8008216:	f7ff ffbb 	bl	8008190 <SD_CheckStatus>
 800821a:	4603      	mov	r3, r0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3708      	adds	r7, #8
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b086      	sub	sp, #24
 8008228:	af00      	add	r7, sp, #0
 800822a:	60b9      	str	r1, [r7, #8]
 800822c:	607a      	str	r2, [r7, #4]
 800822e:	603b      	str	r3, [r7, #0]
 8008230:	4603      	mov	r3, r0
 8008232:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008238:	f04f 33ff 	mov.w	r3, #4294967295
 800823c:	683a      	ldr	r2, [r7, #0]
 800823e:	6879      	ldr	r1, [r7, #4]
 8008240:	68b8      	ldr	r0, [r7, #8]
 8008242:	f7ff ff23 	bl	800808c <BSP_SD_ReadBlocks>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d107      	bne.n	800825c <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800824c:	bf00      	nop
 800824e:	f7ff ff59 	bl	8008104 <BSP_SD_GetCardState>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1fa      	bne.n	800824e <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8008258:	2300      	movs	r3, #0
 800825a:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800825c:	7dfb      	ldrb	r3, [r7, #23]
}
 800825e:	4618      	mov	r0, r3
 8008260:	3718      	adds	r7, #24
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b086      	sub	sp, #24
 800826a:	af00      	add	r7, sp, #0
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	607a      	str	r2, [r7, #4]
 8008270:	603b      	str	r3, [r7, #0]
 8008272:	4603      	mov	r3, r0
 8008274:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800827a:	f04f 33ff 	mov.w	r3, #4294967295
 800827e:	683a      	ldr	r2, [r7, #0]
 8008280:	6879      	ldr	r1, [r7, #4]
 8008282:	68b8      	ldr	r0, [r7, #8]
 8008284:	f7ff ff20 	bl	80080c8 <BSP_SD_WriteBlocks>
 8008288:	4603      	mov	r3, r0
 800828a:	2b00      	cmp	r3, #0
 800828c:	d107      	bne.n	800829e <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800828e:	bf00      	nop
 8008290:	f7ff ff38 	bl	8008104 <BSP_SD_GetCardState>
 8008294:	4603      	mov	r3, r0
 8008296:	2b00      	cmp	r3, #0
 8008298:	d1fa      	bne.n	8008290 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800829a:	2300      	movs	r3, #0
 800829c:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800829e:	7dfb      	ldrb	r3, [r7, #23]
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3718      	adds	r7, #24
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b08c      	sub	sp, #48	; 0x30
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	4603      	mov	r3, r0
 80082b0:	603a      	str	r2, [r7, #0]
 80082b2:	71fb      	strb	r3, [r7, #7]
 80082b4:	460b      	mov	r3, r1
 80082b6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80082be:	4b25      	ldr	r3, [pc, #148]	; (8008354 <SD_ioctl+0xac>)
 80082c0:	781b      	ldrb	r3, [r3, #0]
 80082c2:	b2db      	uxtb	r3, r3
 80082c4:	f003 0301 	and.w	r3, r3, #1
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d001      	beq.n	80082d0 <SD_ioctl+0x28>
 80082cc:	2303      	movs	r3, #3
 80082ce:	e03c      	b.n	800834a <SD_ioctl+0xa2>

  switch (cmd)
 80082d0:	79bb      	ldrb	r3, [r7, #6]
 80082d2:	2b03      	cmp	r3, #3
 80082d4:	d834      	bhi.n	8008340 <SD_ioctl+0x98>
 80082d6:	a201      	add	r2, pc, #4	; (adr r2, 80082dc <SD_ioctl+0x34>)
 80082d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082dc:	080082ed 	.word	0x080082ed
 80082e0:	080082f5 	.word	0x080082f5
 80082e4:	0800830d 	.word	0x0800830d
 80082e8:	08008327 	.word	0x08008327
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80082ec:	2300      	movs	r3, #0
 80082ee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80082f2:	e028      	b.n	8008346 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80082f4:	f107 030c 	add.w	r3, r7, #12
 80082f8:	4618      	mov	r0, r3
 80082fa:	f7ff ff13 	bl	8008124 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80082fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008304:	2300      	movs	r3, #0
 8008306:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800830a:	e01c      	b.n	8008346 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800830c:	f107 030c 	add.w	r3, r7, #12
 8008310:	4618      	mov	r0, r3
 8008312:	f7ff ff07 	bl	8008124 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008318:	b29a      	uxth	r2, r3
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800831e:	2300      	movs	r3, #0
 8008320:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008324:	e00f      	b.n	8008346 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008326:	f107 030c 	add.w	r3, r7, #12
 800832a:	4618      	mov	r0, r3
 800832c:	f7ff fefa 	bl	8008124 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008332:	0a5a      	lsrs	r2, r3, #9
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008338:	2300      	movs	r3, #0
 800833a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800833e:	e002      	b.n	8008346 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008340:	2304      	movs	r3, #4
 8008342:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8008346:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800834a:	4618      	mov	r0, r3
 800834c:	3730      	adds	r7, #48	; 0x30
 800834e:	46bd      	mov	sp, r7
 8008350:	bd80      	pop	{r7, pc}
 8008352:	bf00      	nop
 8008354:	20000009 	.word	0x20000009

08008358 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
 800835e:	4603      	mov	r3, r0
 8008360:	6039      	str	r1, [r7, #0]
 8008362:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8008364:	88fb      	ldrh	r3, [r7, #6]
 8008366:	2b7f      	cmp	r3, #127	; 0x7f
 8008368:	d802      	bhi.n	8008370 <ff_convert+0x18>
		c = chr;
 800836a:	88fb      	ldrh	r3, [r7, #6]
 800836c:	81fb      	strh	r3, [r7, #14]
 800836e:	e025      	b.n	80083bc <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00b      	beq.n	800838e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8008376:	88fb      	ldrh	r3, [r7, #6]
 8008378:	2bff      	cmp	r3, #255	; 0xff
 800837a:	d805      	bhi.n	8008388 <ff_convert+0x30>
 800837c:	88fb      	ldrh	r3, [r7, #6]
 800837e:	3b80      	subs	r3, #128	; 0x80
 8008380:	4a12      	ldr	r2, [pc, #72]	; (80083cc <ff_convert+0x74>)
 8008382:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008386:	e000      	b.n	800838a <ff_convert+0x32>
 8008388:	2300      	movs	r3, #0
 800838a:	81fb      	strh	r3, [r7, #14]
 800838c:	e016      	b.n	80083bc <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800838e:	2300      	movs	r3, #0
 8008390:	81fb      	strh	r3, [r7, #14]
 8008392:	e009      	b.n	80083a8 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8008394:	89fb      	ldrh	r3, [r7, #14]
 8008396:	4a0d      	ldr	r2, [pc, #52]	; (80083cc <ff_convert+0x74>)
 8008398:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800839c:	88fa      	ldrh	r2, [r7, #6]
 800839e:	429a      	cmp	r2, r3
 80083a0:	d006      	beq.n	80083b0 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80083a2:	89fb      	ldrh	r3, [r7, #14]
 80083a4:	3301      	adds	r3, #1
 80083a6:	81fb      	strh	r3, [r7, #14]
 80083a8:	89fb      	ldrh	r3, [r7, #14]
 80083aa:	2b7f      	cmp	r3, #127	; 0x7f
 80083ac:	d9f2      	bls.n	8008394 <ff_convert+0x3c>
 80083ae:	e000      	b.n	80083b2 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80083b0:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80083b2:	89fb      	ldrh	r3, [r7, #14]
 80083b4:	3380      	adds	r3, #128	; 0x80
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80083bc:	89fb      	ldrh	r3, [r7, #14]
}
 80083be:	4618      	mov	r0, r3
 80083c0:	3714      	adds	r7, #20
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr
 80083ca:	bf00      	nop
 80083cc:	0800c1d8 	.word	0x0800c1d8

080083d0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	4603      	mov	r3, r0
 80083d8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 80083da:	88fb      	ldrh	r3, [r7, #6]
 80083dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083e0:	d201      	bcs.n	80083e6 <ff_wtoupper+0x16>
 80083e2:	4b3e      	ldr	r3, [pc, #248]	; (80084dc <ff_wtoupper+0x10c>)
 80083e4:	e000      	b.n	80083e8 <ff_wtoupper+0x18>
 80083e6:	4b3e      	ldr	r3, [pc, #248]	; (80084e0 <ff_wtoupper+0x110>)
 80083e8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	1c9a      	adds	r2, r3, #2
 80083ee:	617a      	str	r2, [r7, #20]
 80083f0:	881b      	ldrh	r3, [r3, #0]
 80083f2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 80083f4:	8a7b      	ldrh	r3, [r7, #18]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d068      	beq.n	80084cc <ff_wtoupper+0xfc>
 80083fa:	88fa      	ldrh	r2, [r7, #6]
 80083fc:	8a7b      	ldrh	r3, [r7, #18]
 80083fe:	429a      	cmp	r2, r3
 8008400:	d364      	bcc.n	80084cc <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	1c9a      	adds	r2, r3, #2
 8008406:	617a      	str	r2, [r7, #20]
 8008408:	881b      	ldrh	r3, [r3, #0]
 800840a:	823b      	strh	r3, [r7, #16]
 800840c:	8a3b      	ldrh	r3, [r7, #16]
 800840e:	0a1b      	lsrs	r3, r3, #8
 8008410:	81fb      	strh	r3, [r7, #14]
 8008412:	8a3b      	ldrh	r3, [r7, #16]
 8008414:	b2db      	uxtb	r3, r3
 8008416:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8008418:	88fa      	ldrh	r2, [r7, #6]
 800841a:	8a79      	ldrh	r1, [r7, #18]
 800841c:	8a3b      	ldrh	r3, [r7, #16]
 800841e:	440b      	add	r3, r1
 8008420:	429a      	cmp	r2, r3
 8008422:	da49      	bge.n	80084b8 <ff_wtoupper+0xe8>
			switch (cmd) {
 8008424:	89fb      	ldrh	r3, [r7, #14]
 8008426:	2b08      	cmp	r3, #8
 8008428:	d84f      	bhi.n	80084ca <ff_wtoupper+0xfa>
 800842a:	a201      	add	r2, pc, #4	; (adr r2, 8008430 <ff_wtoupper+0x60>)
 800842c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008430:	08008455 	.word	0x08008455
 8008434:	08008467 	.word	0x08008467
 8008438:	0800847d 	.word	0x0800847d
 800843c:	08008485 	.word	0x08008485
 8008440:	0800848d 	.word	0x0800848d
 8008444:	08008495 	.word	0x08008495
 8008448:	0800849d 	.word	0x0800849d
 800844c:	080084a5 	.word	0x080084a5
 8008450:	080084ad 	.word	0x080084ad
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8008454:	88fa      	ldrh	r2, [r7, #6]
 8008456:	8a7b      	ldrh	r3, [r7, #18]
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	005b      	lsls	r3, r3, #1
 800845c:	697a      	ldr	r2, [r7, #20]
 800845e:	4413      	add	r3, r2
 8008460:	881b      	ldrh	r3, [r3, #0]
 8008462:	80fb      	strh	r3, [r7, #6]
 8008464:	e027      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8008466:	88fa      	ldrh	r2, [r7, #6]
 8008468:	8a7b      	ldrh	r3, [r7, #18]
 800846a:	1ad3      	subs	r3, r2, r3
 800846c:	b29b      	uxth	r3, r3
 800846e:	f003 0301 	and.w	r3, r3, #1
 8008472:	b29b      	uxth	r3, r3
 8008474:	88fa      	ldrh	r2, [r7, #6]
 8008476:	1ad3      	subs	r3, r2, r3
 8008478:	80fb      	strh	r3, [r7, #6]
 800847a:	e01c      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800847c:	88fb      	ldrh	r3, [r7, #6]
 800847e:	3b10      	subs	r3, #16
 8008480:	80fb      	strh	r3, [r7, #6]
 8008482:	e018      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8008484:	88fb      	ldrh	r3, [r7, #6]
 8008486:	3b20      	subs	r3, #32
 8008488:	80fb      	strh	r3, [r7, #6]
 800848a:	e014      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800848c:	88fb      	ldrh	r3, [r7, #6]
 800848e:	3b30      	subs	r3, #48	; 0x30
 8008490:	80fb      	strh	r3, [r7, #6]
 8008492:	e010      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8008494:	88fb      	ldrh	r3, [r7, #6]
 8008496:	3b1a      	subs	r3, #26
 8008498:	80fb      	strh	r3, [r7, #6]
 800849a:	e00c      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800849c:	88fb      	ldrh	r3, [r7, #6]
 800849e:	3308      	adds	r3, #8
 80084a0:	80fb      	strh	r3, [r7, #6]
 80084a2:	e008      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80084a4:	88fb      	ldrh	r3, [r7, #6]
 80084a6:	3b50      	subs	r3, #80	; 0x50
 80084a8:	80fb      	strh	r3, [r7, #6]
 80084aa:	e004      	b.n	80084b6 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80084ac:	88fb      	ldrh	r3, [r7, #6]
 80084ae:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 80084b2:	80fb      	strh	r3, [r7, #6]
 80084b4:	bf00      	nop
			}
			break;
 80084b6:	e008      	b.n	80084ca <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80084b8:	89fb      	ldrh	r3, [r7, #14]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d195      	bne.n	80083ea <ff_wtoupper+0x1a>
 80084be:	8a3b      	ldrh	r3, [r7, #16]
 80084c0:	005b      	lsls	r3, r3, #1
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	4413      	add	r3, r2
 80084c6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80084c8:	e78f      	b.n	80083ea <ff_wtoupper+0x1a>
			break;
 80084ca:	bf00      	nop
	}

	return chr;
 80084cc:	88fb      	ldrh	r3, [r7, #6]
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	371c      	adds	r7, #28
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr
 80084da:	bf00      	nop
 80084dc:	0800c2d8 	.word	0x0800c2d8
 80084e0:	0800c4cc 	.word	0x0800c4cc

080084e4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	4603      	mov	r3, r0
 80084ec:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80084ee:	79fb      	ldrb	r3, [r7, #7]
 80084f0:	4a08      	ldr	r2, [pc, #32]	; (8008514 <disk_status+0x30>)
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	4413      	add	r3, r2
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	79fa      	ldrb	r2, [r7, #7]
 80084fc:	4905      	ldr	r1, [pc, #20]	; (8008514 <disk_status+0x30>)
 80084fe:	440a      	add	r2, r1
 8008500:	7a12      	ldrb	r2, [r2, #8]
 8008502:	4610      	mov	r0, r2
 8008504:	4798      	blx	r3
 8008506:	4603      	mov	r3, r0
 8008508:	73fb      	strb	r3, [r7, #15]
  return stat;
 800850a:	7bfb      	ldrb	r3, [r7, #15]
}
 800850c:	4618      	mov	r0, r3
 800850e:	3710      	adds	r7, #16
 8008510:	46bd      	mov	sp, r7
 8008512:	bd80      	pop	{r7, pc}
 8008514:	20000308 	.word	0x20000308

08008518 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	4603      	mov	r3, r0
 8008520:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008526:	79fb      	ldrb	r3, [r7, #7]
 8008528:	4a0d      	ldr	r2, [pc, #52]	; (8008560 <disk_initialize+0x48>)
 800852a:	5cd3      	ldrb	r3, [r2, r3]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d111      	bne.n	8008554 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	4a0b      	ldr	r2, [pc, #44]	; (8008560 <disk_initialize+0x48>)
 8008534:	2101      	movs	r1, #1
 8008536:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008538:	79fb      	ldrb	r3, [r7, #7]
 800853a:	4a09      	ldr	r2, [pc, #36]	; (8008560 <disk_initialize+0x48>)
 800853c:	009b      	lsls	r3, r3, #2
 800853e:	4413      	add	r3, r2
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	79fa      	ldrb	r2, [r7, #7]
 8008546:	4906      	ldr	r1, [pc, #24]	; (8008560 <disk_initialize+0x48>)
 8008548:	440a      	add	r2, r1
 800854a:	7a12      	ldrb	r2, [r2, #8]
 800854c:	4610      	mov	r0, r2
 800854e:	4798      	blx	r3
 8008550:	4603      	mov	r3, r0
 8008552:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8008554:	7bfb      	ldrb	r3, [r7, #15]
}
 8008556:	4618      	mov	r0, r3
 8008558:	3710      	adds	r7, #16
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	20000308 	.word	0x20000308

08008564 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008564:	b590      	push	{r4, r7, lr}
 8008566:	b087      	sub	sp, #28
 8008568:	af00      	add	r7, sp, #0
 800856a:	60b9      	str	r1, [r7, #8]
 800856c:	607a      	str	r2, [r7, #4]
 800856e:	603b      	str	r3, [r7, #0]
 8008570:	4603      	mov	r3, r0
 8008572:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008574:	7bfb      	ldrb	r3, [r7, #15]
 8008576:	4a0a      	ldr	r2, [pc, #40]	; (80085a0 <disk_read+0x3c>)
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	4413      	add	r3, r2
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	689c      	ldr	r4, [r3, #8]
 8008580:	7bfb      	ldrb	r3, [r7, #15]
 8008582:	4a07      	ldr	r2, [pc, #28]	; (80085a0 <disk_read+0x3c>)
 8008584:	4413      	add	r3, r2
 8008586:	7a18      	ldrb	r0, [r3, #8]
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	687a      	ldr	r2, [r7, #4]
 800858c:	68b9      	ldr	r1, [r7, #8]
 800858e:	47a0      	blx	r4
 8008590:	4603      	mov	r3, r0
 8008592:	75fb      	strb	r3, [r7, #23]
  return res;
 8008594:	7dfb      	ldrb	r3, [r7, #23]
}
 8008596:	4618      	mov	r0, r3
 8008598:	371c      	adds	r7, #28
 800859a:	46bd      	mov	sp, r7
 800859c:	bd90      	pop	{r4, r7, pc}
 800859e:	bf00      	nop
 80085a0:	20000308 	.word	0x20000308

080085a4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80085a4:	b590      	push	{r4, r7, lr}
 80085a6:	b087      	sub	sp, #28
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60b9      	str	r1, [r7, #8]
 80085ac:	607a      	str	r2, [r7, #4]
 80085ae:	603b      	str	r3, [r7, #0]
 80085b0:	4603      	mov	r3, r0
 80085b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80085b4:	7bfb      	ldrb	r3, [r7, #15]
 80085b6:	4a0a      	ldr	r2, [pc, #40]	; (80085e0 <disk_write+0x3c>)
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	4413      	add	r3, r2
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	68dc      	ldr	r4, [r3, #12]
 80085c0:	7bfb      	ldrb	r3, [r7, #15]
 80085c2:	4a07      	ldr	r2, [pc, #28]	; (80085e0 <disk_write+0x3c>)
 80085c4:	4413      	add	r3, r2
 80085c6:	7a18      	ldrb	r0, [r3, #8]
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	687a      	ldr	r2, [r7, #4]
 80085cc:	68b9      	ldr	r1, [r7, #8]
 80085ce:	47a0      	blx	r4
 80085d0:	4603      	mov	r3, r0
 80085d2:	75fb      	strb	r3, [r7, #23]
  return res;
 80085d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	371c      	adds	r7, #28
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd90      	pop	{r4, r7, pc}
 80085de:	bf00      	nop
 80085e0:	20000308 	.word	0x20000308

080085e4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	4603      	mov	r3, r0
 80085ec:	603a      	str	r2, [r7, #0]
 80085ee:	71fb      	strb	r3, [r7, #7]
 80085f0:	460b      	mov	r3, r1
 80085f2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80085f4:	79fb      	ldrb	r3, [r7, #7]
 80085f6:	4a09      	ldr	r2, [pc, #36]	; (800861c <disk_ioctl+0x38>)
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	4413      	add	r3, r2
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	79fa      	ldrb	r2, [r7, #7]
 8008602:	4906      	ldr	r1, [pc, #24]	; (800861c <disk_ioctl+0x38>)
 8008604:	440a      	add	r2, r1
 8008606:	7a10      	ldrb	r0, [r2, #8]
 8008608:	79b9      	ldrb	r1, [r7, #6]
 800860a:	683a      	ldr	r2, [r7, #0]
 800860c:	4798      	blx	r3
 800860e:	4603      	mov	r3, r0
 8008610:	73fb      	strb	r3, [r7, #15]
  return res;
 8008612:	7bfb      	ldrb	r3, [r7, #15]
}
 8008614:	4618      	mov	r0, r3
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20000308 	.word	0x20000308

08008620 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	3301      	adds	r3, #1
 800862c:	781b      	ldrb	r3, [r3, #0]
 800862e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008630:	89fb      	ldrh	r3, [r7, #14]
 8008632:	021b      	lsls	r3, r3, #8
 8008634:	b21a      	sxth	r2, r3
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	781b      	ldrb	r3, [r3, #0]
 800863a:	b21b      	sxth	r3, r3
 800863c:	4313      	orrs	r3, r2
 800863e:	b21b      	sxth	r3, r3
 8008640:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008642:	89fb      	ldrh	r3, [r7, #14]
}
 8008644:	4618      	mov	r0, r3
 8008646:	3714      	adds	r7, #20
 8008648:	46bd      	mov	sp, r7
 800864a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864e:	4770      	bx	lr

08008650 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	3303      	adds	r3, #3
 800865c:	781b      	ldrb	r3, [r3, #0]
 800865e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	021b      	lsls	r3, r3, #8
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	3202      	adds	r2, #2
 8008668:	7812      	ldrb	r2, [r2, #0]
 800866a:	4313      	orrs	r3, r2
 800866c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	021b      	lsls	r3, r3, #8
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	3201      	adds	r2, #1
 8008676:	7812      	ldrb	r2, [r2, #0]
 8008678:	4313      	orrs	r3, r2
 800867a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	021b      	lsls	r3, r3, #8
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	7812      	ldrb	r2, [r2, #0]
 8008684:	4313      	orrs	r3, r2
 8008686:	60fb      	str	r3, [r7, #12]
	return rv;
 8008688:	68fb      	ldr	r3, [r7, #12]
}
 800868a:	4618      	mov	r0, r3
 800868c:	3714      	adds	r7, #20
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr

08008696 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008696:	b480      	push	{r7}
 8008698:	b083      	sub	sp, #12
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
 800869e:	460b      	mov	r3, r1
 80086a0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	1c5a      	adds	r2, r3, #1
 80086a6:	607a      	str	r2, [r7, #4]
 80086a8:	887a      	ldrh	r2, [r7, #2]
 80086aa:	b2d2      	uxtb	r2, r2
 80086ac:	701a      	strb	r2, [r3, #0]
 80086ae:	887b      	ldrh	r3, [r7, #2]
 80086b0:	0a1b      	lsrs	r3, r3, #8
 80086b2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	1c5a      	adds	r2, r3, #1
 80086b8:	607a      	str	r2, [r7, #4]
 80086ba:	887a      	ldrh	r2, [r7, #2]
 80086bc:	b2d2      	uxtb	r2, r2
 80086be:	701a      	strb	r2, [r3, #0]
}
 80086c0:	bf00      	nop
 80086c2:	370c      	adds	r7, #12
 80086c4:	46bd      	mov	sp, r7
 80086c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ca:	4770      	bx	lr

080086cc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
 80086d4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	1c5a      	adds	r2, r3, #1
 80086da:	607a      	str	r2, [r7, #4]
 80086dc:	683a      	ldr	r2, [r7, #0]
 80086de:	b2d2      	uxtb	r2, r2
 80086e0:	701a      	strb	r2, [r3, #0]
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	0a1b      	lsrs	r3, r3, #8
 80086e6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	1c5a      	adds	r2, r3, #1
 80086ec:	607a      	str	r2, [r7, #4]
 80086ee:	683a      	ldr	r2, [r7, #0]
 80086f0:	b2d2      	uxtb	r2, r2
 80086f2:	701a      	strb	r2, [r3, #0]
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	0a1b      	lsrs	r3, r3, #8
 80086f8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	1c5a      	adds	r2, r3, #1
 80086fe:	607a      	str	r2, [r7, #4]
 8008700:	683a      	ldr	r2, [r7, #0]
 8008702:	b2d2      	uxtb	r2, r2
 8008704:	701a      	strb	r2, [r3, #0]
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	0a1b      	lsrs	r3, r3, #8
 800870a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	1c5a      	adds	r2, r3, #1
 8008710:	607a      	str	r2, [r7, #4]
 8008712:	683a      	ldr	r2, [r7, #0]
 8008714:	b2d2      	uxtb	r2, r2
 8008716:	701a      	strb	r2, [r3, #0]
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008724:	b480      	push	{r7}
 8008726:	b087      	sub	sp, #28
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00d      	beq.n	800875a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	1c53      	adds	r3, r2, #1
 8008742:	613b      	str	r3, [r7, #16]
 8008744:	697b      	ldr	r3, [r7, #20]
 8008746:	1c59      	adds	r1, r3, #1
 8008748:	6179      	str	r1, [r7, #20]
 800874a:	7812      	ldrb	r2, [r2, #0]
 800874c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	3b01      	subs	r3, #1
 8008752:	607b      	str	r3, [r7, #4]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d1f1      	bne.n	800873e <mem_cpy+0x1a>
	}
}
 800875a:	bf00      	nop
 800875c:	371c      	adds	r7, #28
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr

08008766 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008766:	b480      	push	{r7}
 8008768:	b087      	sub	sp, #28
 800876a:	af00      	add	r7, sp, #0
 800876c:	60f8      	str	r0, [r7, #12]
 800876e:	60b9      	str	r1, [r7, #8]
 8008770:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	617a      	str	r2, [r7, #20]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	b2d2      	uxtb	r2, r2
 8008780:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	3b01      	subs	r3, #1
 8008786:	607b      	str	r3, [r7, #4]
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1f3      	bne.n	8008776 <mem_set+0x10>
}
 800878e:	bf00      	nop
 8008790:	371c      	adds	r7, #28
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr

0800879a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800879a:	b480      	push	{r7}
 800879c:	b089      	sub	sp, #36	; 0x24
 800879e:	af00      	add	r7, sp, #0
 80087a0:	60f8      	str	r0, [r7, #12]
 80087a2:	60b9      	str	r1, [r7, #8]
 80087a4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	61fb      	str	r3, [r7, #28]
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80087ae:	2300      	movs	r3, #0
 80087b0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	1c5a      	adds	r2, r3, #1
 80087b6:	61fa      	str	r2, [r7, #28]
 80087b8:	781b      	ldrb	r3, [r3, #0]
 80087ba:	4619      	mov	r1, r3
 80087bc:	69bb      	ldr	r3, [r7, #24]
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	61ba      	str	r2, [r7, #24]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	1acb      	subs	r3, r1, r3
 80087c6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	3b01      	subs	r3, #1
 80087cc:	607b      	str	r3, [r7, #4]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <mem_cmp+0x40>
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d0eb      	beq.n	80087b2 <mem_cmp+0x18>

	return r;
 80087da:	697b      	ldr	r3, [r7, #20]
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3724      	adds	r7, #36	; 0x24
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr

080087e8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80087f2:	e002      	b.n	80087fa <chk_chr+0x12>
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	3301      	adds	r3, #1
 80087f8:	607b      	str	r3, [r7, #4]
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	781b      	ldrb	r3, [r3, #0]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d005      	beq.n	800880e <chk_chr+0x26>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	4293      	cmp	r3, r2
 800880c:	d1f2      	bne.n	80087f4 <chk_chr+0xc>
	return *str;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	781b      	ldrb	r3, [r3, #0]
}
 8008812:	4618      	mov	r0, r3
 8008814:	370c      	adds	r7, #12
 8008816:	46bd      	mov	sp, r7
 8008818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881c:	4770      	bx	lr
	...

08008820 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008820:	b480      	push	{r7}
 8008822:	b085      	sub	sp, #20
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800882a:	2300      	movs	r3, #0
 800882c:	60bb      	str	r3, [r7, #8]
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	60fb      	str	r3, [r7, #12]
 8008832:	e029      	b.n	8008888 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008834:	4a27      	ldr	r2, [pc, #156]	; (80088d4 <chk_lock+0xb4>)
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	011b      	lsls	r3, r3, #4
 800883a:	4413      	add	r3, r2
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d01d      	beq.n	800887e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008842:	4a24      	ldr	r2, [pc, #144]	; (80088d4 <chk_lock+0xb4>)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	011b      	lsls	r3, r3, #4
 8008848:	4413      	add	r3, r2
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	429a      	cmp	r2, r3
 8008852:	d116      	bne.n	8008882 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008854:	4a1f      	ldr	r2, [pc, #124]	; (80088d4 <chk_lock+0xb4>)
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	011b      	lsls	r3, r3, #4
 800885a:	4413      	add	r3, r2
 800885c:	3304      	adds	r3, #4
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008864:	429a      	cmp	r2, r3
 8008866:	d10c      	bne.n	8008882 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008868:	4a1a      	ldr	r2, [pc, #104]	; (80088d4 <chk_lock+0xb4>)
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	011b      	lsls	r3, r3, #4
 800886e:	4413      	add	r3, r2
 8008870:	3308      	adds	r3, #8
 8008872:	681a      	ldr	r2, [r3, #0]
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008878:	429a      	cmp	r2, r3
 800887a:	d102      	bne.n	8008882 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800887c:	e007      	b.n	800888e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800887e:	2301      	movs	r3, #1
 8008880:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	3301      	adds	r3, #1
 8008886:	60fb      	str	r3, [r7, #12]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2b01      	cmp	r3, #1
 800888c:	d9d2      	bls.n	8008834 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2b02      	cmp	r3, #2
 8008892:	d109      	bne.n	80088a8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d102      	bne.n	80088a0 <chk_lock+0x80>
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	2b02      	cmp	r3, #2
 800889e:	d101      	bne.n	80088a4 <chk_lock+0x84>
 80088a0:	2300      	movs	r3, #0
 80088a2:	e010      	b.n	80088c6 <chk_lock+0xa6>
 80088a4:	2312      	movs	r3, #18
 80088a6:	e00e      	b.n	80088c6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d108      	bne.n	80088c0 <chk_lock+0xa0>
 80088ae:	4a09      	ldr	r2, [pc, #36]	; (80088d4 <chk_lock+0xb4>)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	011b      	lsls	r3, r3, #4
 80088b4:	4413      	add	r3, r2
 80088b6:	330c      	adds	r3, #12
 80088b8:	881b      	ldrh	r3, [r3, #0]
 80088ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088be:	d101      	bne.n	80088c4 <chk_lock+0xa4>
 80088c0:	2310      	movs	r3, #16
 80088c2:	e000      	b.n	80088c6 <chk_lock+0xa6>
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	200000e8 	.word	0x200000e8

080088d8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80088d8:	b480      	push	{r7}
 80088da:	b083      	sub	sp, #12
 80088dc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80088de:	2300      	movs	r3, #0
 80088e0:	607b      	str	r3, [r7, #4]
 80088e2:	e002      	b.n	80088ea <enq_lock+0x12>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	3301      	adds	r3, #1
 80088e8:	607b      	str	r3, [r7, #4]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d806      	bhi.n	80088fe <enq_lock+0x26>
 80088f0:	4a09      	ldr	r2, [pc, #36]	; (8008918 <enq_lock+0x40>)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	011b      	lsls	r3, r3, #4
 80088f6:	4413      	add	r3, r2
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d1f2      	bne.n	80088e4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2b02      	cmp	r3, #2
 8008902:	bf14      	ite	ne
 8008904:	2301      	movne	r3, #1
 8008906:	2300      	moveq	r3, #0
 8008908:	b2db      	uxtb	r3, r3
}
 800890a:	4618      	mov	r0, r3
 800890c:	370c      	adds	r7, #12
 800890e:	46bd      	mov	sp, r7
 8008910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008914:	4770      	bx	lr
 8008916:	bf00      	nop
 8008918:	200000e8 	.word	0x200000e8

0800891c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800891c:	b480      	push	{r7}
 800891e:	b085      	sub	sp, #20
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
 8008924:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008926:	2300      	movs	r3, #0
 8008928:	60fb      	str	r3, [r7, #12]
 800892a:	e01f      	b.n	800896c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800892c:	4a41      	ldr	r2, [pc, #260]	; (8008a34 <inc_lock+0x118>)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	011b      	lsls	r3, r3, #4
 8008932:	4413      	add	r3, r2
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	429a      	cmp	r2, r3
 800893c:	d113      	bne.n	8008966 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800893e:	4a3d      	ldr	r2, [pc, #244]	; (8008a34 <inc_lock+0x118>)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	011b      	lsls	r3, r3, #4
 8008944:	4413      	add	r3, r2
 8008946:	3304      	adds	r3, #4
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800894e:	429a      	cmp	r2, r3
 8008950:	d109      	bne.n	8008966 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008952:	4a38      	ldr	r2, [pc, #224]	; (8008a34 <inc_lock+0x118>)
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	011b      	lsls	r3, r3, #4
 8008958:	4413      	add	r3, r2
 800895a:	3308      	adds	r3, #8
 800895c:	681a      	ldr	r2, [r3, #0]
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008962:	429a      	cmp	r2, r3
 8008964:	d006      	beq.n	8008974 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	3301      	adds	r3, #1
 800896a:	60fb      	str	r3, [r7, #12]
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2b01      	cmp	r3, #1
 8008970:	d9dc      	bls.n	800892c <inc_lock+0x10>
 8008972:	e000      	b.n	8008976 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008974:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	2b02      	cmp	r3, #2
 800897a:	d132      	bne.n	80089e2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800897c:	2300      	movs	r3, #0
 800897e:	60fb      	str	r3, [r7, #12]
 8008980:	e002      	b.n	8008988 <inc_lock+0x6c>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	3301      	adds	r3, #1
 8008986:	60fb      	str	r3, [r7, #12]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d806      	bhi.n	800899c <inc_lock+0x80>
 800898e:	4a29      	ldr	r2, [pc, #164]	; (8008a34 <inc_lock+0x118>)
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	011b      	lsls	r3, r3, #4
 8008994:	4413      	add	r3, r2
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d1f2      	bne.n	8008982 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2b02      	cmp	r3, #2
 80089a0:	d101      	bne.n	80089a6 <inc_lock+0x8a>
 80089a2:	2300      	movs	r3, #0
 80089a4:	e040      	b.n	8008a28 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	4922      	ldr	r1, [pc, #136]	; (8008a34 <inc_lock+0x118>)
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	011b      	lsls	r3, r3, #4
 80089b0:	440b      	add	r3, r1
 80089b2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	491e      	ldr	r1, [pc, #120]	; (8008a34 <inc_lock+0x118>)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	011b      	lsls	r3, r3, #4
 80089be:	440b      	add	r3, r1
 80089c0:	3304      	adds	r3, #4
 80089c2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	695a      	ldr	r2, [r3, #20]
 80089c8:	491a      	ldr	r1, [pc, #104]	; (8008a34 <inc_lock+0x118>)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	011b      	lsls	r3, r3, #4
 80089ce:	440b      	add	r3, r1
 80089d0:	3308      	adds	r3, #8
 80089d2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80089d4:	4a17      	ldr	r2, [pc, #92]	; (8008a34 <inc_lock+0x118>)
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	011b      	lsls	r3, r3, #4
 80089da:	4413      	add	r3, r2
 80089dc:	330c      	adds	r3, #12
 80089de:	2200      	movs	r2, #0
 80089e0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d009      	beq.n	80089fc <inc_lock+0xe0>
 80089e8:	4a12      	ldr	r2, [pc, #72]	; (8008a34 <inc_lock+0x118>)
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	011b      	lsls	r3, r3, #4
 80089ee:	4413      	add	r3, r2
 80089f0:	330c      	adds	r3, #12
 80089f2:	881b      	ldrh	r3, [r3, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d001      	beq.n	80089fc <inc_lock+0xe0>
 80089f8:	2300      	movs	r3, #0
 80089fa:	e015      	b.n	8008a28 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80089fc:	683b      	ldr	r3, [r7, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d108      	bne.n	8008a14 <inc_lock+0xf8>
 8008a02:	4a0c      	ldr	r2, [pc, #48]	; (8008a34 <inc_lock+0x118>)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	011b      	lsls	r3, r3, #4
 8008a08:	4413      	add	r3, r2
 8008a0a:	330c      	adds	r3, #12
 8008a0c:	881b      	ldrh	r3, [r3, #0]
 8008a0e:	3301      	adds	r3, #1
 8008a10:	b29a      	uxth	r2, r3
 8008a12:	e001      	b.n	8008a18 <inc_lock+0xfc>
 8008a14:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a18:	4906      	ldr	r1, [pc, #24]	; (8008a34 <inc_lock+0x118>)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	011b      	lsls	r3, r3, #4
 8008a1e:	440b      	add	r3, r1
 8008a20:	330c      	adds	r3, #12
 8008a22:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	3301      	adds	r3, #1
}
 8008a28:	4618      	mov	r0, r3
 8008a2a:	3714      	adds	r7, #20
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr
 8008a34:	200000e8 	.word	0x200000e8

08008a38 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b085      	sub	sp, #20
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	3b01      	subs	r3, #1
 8008a44:	607b      	str	r3, [r7, #4]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d825      	bhi.n	8008a98 <dec_lock+0x60>
		n = Files[i].ctr;
 8008a4c:	4a17      	ldr	r2, [pc, #92]	; (8008aac <dec_lock+0x74>)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	011b      	lsls	r3, r3, #4
 8008a52:	4413      	add	r3, r2
 8008a54:	330c      	adds	r3, #12
 8008a56:	881b      	ldrh	r3, [r3, #0]
 8008a58:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008a5a:	89fb      	ldrh	r3, [r7, #14]
 8008a5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a60:	d101      	bne.n	8008a66 <dec_lock+0x2e>
 8008a62:	2300      	movs	r3, #0
 8008a64:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008a66:	89fb      	ldrh	r3, [r7, #14]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <dec_lock+0x3a>
 8008a6c:	89fb      	ldrh	r3, [r7, #14]
 8008a6e:	3b01      	subs	r3, #1
 8008a70:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008a72:	4a0e      	ldr	r2, [pc, #56]	; (8008aac <dec_lock+0x74>)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	011b      	lsls	r3, r3, #4
 8008a78:	4413      	add	r3, r2
 8008a7a:	330c      	adds	r3, #12
 8008a7c:	89fa      	ldrh	r2, [r7, #14]
 8008a7e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008a80:	89fb      	ldrh	r3, [r7, #14]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d105      	bne.n	8008a92 <dec_lock+0x5a>
 8008a86:	4a09      	ldr	r2, [pc, #36]	; (8008aac <dec_lock+0x74>)
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	011b      	lsls	r3, r3, #4
 8008a8c:	4413      	add	r3, r2
 8008a8e:	2200      	movs	r2, #0
 8008a90:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008a92:	2300      	movs	r3, #0
 8008a94:	737b      	strb	r3, [r7, #13]
 8008a96:	e001      	b.n	8008a9c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008a98:	2302      	movs	r3, #2
 8008a9a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008a9c:	7b7b      	ldrb	r3, [r7, #13]
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3714      	adds	r7, #20
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	200000e8 	.word	0x200000e8

08008ab0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008ab0:	b480      	push	{r7}
 8008ab2:	b085      	sub	sp, #20
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008ab8:	2300      	movs	r3, #0
 8008aba:	60fb      	str	r3, [r7, #12]
 8008abc:	e010      	b.n	8008ae0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008abe:	4a0d      	ldr	r2, [pc, #52]	; (8008af4 <clear_lock+0x44>)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	011b      	lsls	r3, r3, #4
 8008ac4:	4413      	add	r3, r2
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d105      	bne.n	8008ada <clear_lock+0x2a>
 8008ace:	4a09      	ldr	r2, [pc, #36]	; (8008af4 <clear_lock+0x44>)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	011b      	lsls	r3, r3, #4
 8008ad4:	4413      	add	r3, r2
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	3301      	adds	r3, #1
 8008ade:	60fb      	str	r3, [r7, #12]
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2b01      	cmp	r3, #1
 8008ae4:	d9eb      	bls.n	8008abe <clear_lock+0xe>
	}
}
 8008ae6:	bf00      	nop
 8008ae8:	3714      	adds	r7, #20
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr
 8008af2:	bf00      	nop
 8008af4:	200000e8 	.word	0x200000e8

08008af8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b086      	sub	sp, #24
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008b00:	2300      	movs	r3, #0
 8008b02:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	78db      	ldrb	r3, [r3, #3]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d034      	beq.n	8008b76 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b10:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	7858      	ldrb	r0, [r3, #1]
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	f7ff fd40 	bl	80085a4 <disk_write>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d002      	beq.n	8008b30 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008b2a:	2301      	movs	r3, #1
 8008b2c:	73fb      	strb	r3, [r7, #15]
 8008b2e:	e022      	b.n	8008b76 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2200      	movs	r2, #0
 8008b34:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b3a:	697a      	ldr	r2, [r7, #20]
 8008b3c:	1ad2      	subs	r2, r2, r3
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a1b      	ldr	r3, [r3, #32]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d217      	bcs.n	8008b76 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	789b      	ldrb	r3, [r3, #2]
 8008b4a:	613b      	str	r3, [r7, #16]
 8008b4c:	e010      	b.n	8008b70 <sync_window+0x78>
					wsect += fs->fsize;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	697a      	ldr	r2, [r7, #20]
 8008b54:	4413      	add	r3, r2
 8008b56:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	7858      	ldrb	r0, [r3, #1]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008b62:	2301      	movs	r3, #1
 8008b64:	697a      	ldr	r2, [r7, #20]
 8008b66:	f7ff fd1d 	bl	80085a4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	3b01      	subs	r3, #1
 8008b6e:	613b      	str	r3, [r7, #16]
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d8eb      	bhi.n	8008b4e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008b76:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b78:	4618      	mov	r0, r3
 8008b7a:	3718      	adds	r7, #24
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}

08008b80 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008b80:	b580      	push	{r7, lr}
 8008b82:	b084      	sub	sp, #16
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
 8008b88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b92:	683a      	ldr	r2, [r7, #0]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d01b      	beq.n	8008bd0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f7ff ffad 	bl	8008af8 <sync_window>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d113      	bne.n	8008bd0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	7858      	ldrb	r0, [r3, #1]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	683a      	ldr	r2, [r7, #0]
 8008bb6:	f7ff fcd5 	bl	8008564 <disk_read>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d004      	beq.n	8008bca <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008bc0:	f04f 33ff 	mov.w	r3, #4294967295
 8008bc4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	683a      	ldr	r2, [r7, #0]
 8008bce:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8008bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
	...

08008bdc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008be4:	6878      	ldr	r0, [r7, #4]
 8008be6:	f7ff ff87 	bl	8008af8 <sync_window>
 8008bea:	4603      	mov	r3, r0
 8008bec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008bee:	7bfb      	ldrb	r3, [r7, #15]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d159      	bne.n	8008ca8 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	2b03      	cmp	r3, #3
 8008bfa:	d149      	bne.n	8008c90 <sync_fs+0xb4>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	791b      	ldrb	r3, [r3, #4]
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d145      	bne.n	8008c90 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	899b      	ldrh	r3, [r3, #12]
 8008c0e:	461a      	mov	r2, r3
 8008c10:	2100      	movs	r1, #0
 8008c12:	f7ff fda8 	bl	8008766 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	3338      	adds	r3, #56	; 0x38
 8008c1a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008c1e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7ff fd37 	bl	8008696 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	3338      	adds	r3, #56	; 0x38
 8008c2c:	4921      	ldr	r1, [pc, #132]	; (8008cb4 <sync_fs+0xd8>)
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7ff fd4c 	bl	80086cc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	3338      	adds	r3, #56	; 0x38
 8008c38:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008c3c:	491e      	ldr	r1, [pc, #120]	; (8008cb8 <sync_fs+0xdc>)
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f7ff fd44 	bl	80086cc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	3338      	adds	r3, #56	; 0x38
 8008c48:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	699b      	ldr	r3, [r3, #24]
 8008c50:	4619      	mov	r1, r3
 8008c52:	4610      	mov	r0, r2
 8008c54:	f7ff fd3a 	bl	80086cc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	3338      	adds	r3, #56	; 0x38
 8008c5c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	695b      	ldr	r3, [r3, #20]
 8008c64:	4619      	mov	r1, r3
 8008c66:	4610      	mov	r0, r2
 8008c68:	f7ff fd30 	bl	80086cc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c70:	1c5a      	adds	r2, r3, #1
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	7858      	ldrb	r0, [r3, #1]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c84:	2301      	movs	r3, #1
 8008c86:	f7ff fc8d 	bl	80085a4 <disk_write>
			fs->fsi_flag = 0;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	785b      	ldrb	r3, [r3, #1]
 8008c94:	2200      	movs	r2, #0
 8008c96:	2100      	movs	r1, #0
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7ff fca3 	bl	80085e4 <disk_ioctl>
 8008c9e:	4603      	mov	r3, r0
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d001      	beq.n	8008ca8 <sync_fs+0xcc>
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3710      	adds	r7, #16
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	bf00      	nop
 8008cb4:	41615252 	.word	0x41615252
 8008cb8:	61417272 	.word	0x61417272

08008cbc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b083      	sub	sp, #12
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	3b02      	subs	r3, #2
 8008cca:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	69db      	ldr	r3, [r3, #28]
 8008cd0:	3b02      	subs	r3, #2
 8008cd2:	683a      	ldr	r2, [r7, #0]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d301      	bcc.n	8008cdc <clust2sect+0x20>
 8008cd8:	2300      	movs	r3, #0
 8008cda:	e008      	b.n	8008cee <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	895b      	ldrh	r3, [r3, #10]
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	fb03 f202 	mul.w	r2, r3, r2
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cec:	4413      	add	r3, r2
}
 8008cee:	4618      	mov	r0, r3
 8008cf0:	370c      	adds	r7, #12
 8008cf2:	46bd      	mov	sp, r7
 8008cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf8:	4770      	bx	lr

08008cfa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b086      	sub	sp, #24
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
 8008d02:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d904      	bls.n	8008d1a <get_fat+0x20>
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	69db      	ldr	r3, [r3, #28]
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	429a      	cmp	r2, r3
 8008d18:	d302      	bcc.n	8008d20 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	617b      	str	r3, [r7, #20]
 8008d1e:	e0b7      	b.n	8008e90 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008d20:	f04f 33ff 	mov.w	r3, #4294967295
 8008d24:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008d26:	693b      	ldr	r3, [r7, #16]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	2b02      	cmp	r3, #2
 8008d2c:	d05a      	beq.n	8008de4 <get_fat+0xea>
 8008d2e:	2b03      	cmp	r3, #3
 8008d30:	d07d      	beq.n	8008e2e <get_fat+0x134>
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	f040 80a2 	bne.w	8008e7c <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	60fb      	str	r3, [r7, #12]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	085b      	lsrs	r3, r3, #1
 8008d40:	68fa      	ldr	r2, [r7, #12]
 8008d42:	4413      	add	r3, r2
 8008d44:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d4a:	693b      	ldr	r3, [r7, #16]
 8008d4c:	899b      	ldrh	r3, [r3, #12]
 8008d4e:	4619      	mov	r1, r3
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d56:	4413      	add	r3, r2
 8008d58:	4619      	mov	r1, r3
 8008d5a:	6938      	ldr	r0, [r7, #16]
 8008d5c:	f7ff ff10 	bl	8008b80 <move_window>
 8008d60:	4603      	mov	r3, r0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	f040 808d 	bne.w	8008e82 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	1c5a      	adds	r2, r3, #1
 8008d6c:	60fa      	str	r2, [r7, #12]
 8008d6e:	693a      	ldr	r2, [r7, #16]
 8008d70:	8992      	ldrh	r2, [r2, #12]
 8008d72:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d76:	fb02 f201 	mul.w	r2, r2, r1
 8008d7a:	1a9b      	subs	r3, r3, r2
 8008d7c:	693a      	ldr	r2, [r7, #16]
 8008d7e:	4413      	add	r3, r2
 8008d80:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d84:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d86:	693b      	ldr	r3, [r7, #16]
 8008d88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d8a:	693b      	ldr	r3, [r7, #16]
 8008d8c:	899b      	ldrh	r3, [r3, #12]
 8008d8e:	4619      	mov	r1, r3
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d96:	4413      	add	r3, r2
 8008d98:	4619      	mov	r1, r3
 8008d9a:	6938      	ldr	r0, [r7, #16]
 8008d9c:	f7ff fef0 	bl	8008b80 <move_window>
 8008da0:	4603      	mov	r3, r0
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d16f      	bne.n	8008e86 <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008da6:	693b      	ldr	r3, [r7, #16]
 8008da8:	899b      	ldrh	r3, [r3, #12]
 8008daa:	461a      	mov	r2, r3
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	fbb3 f1f2 	udiv	r1, r3, r2
 8008db2:	fb02 f201 	mul.w	r2, r2, r1
 8008db6:	1a9b      	subs	r3, r3, r2
 8008db8:	693a      	ldr	r2, [r7, #16]
 8008dba:	4413      	add	r3, r2
 8008dbc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008dc0:	021b      	lsls	r3, r3, #8
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	f003 0301 	and.w	r3, r3, #1
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d002      	beq.n	8008dda <get_fat+0xe0>
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	091b      	lsrs	r3, r3, #4
 8008dd8:	e002      	b.n	8008de0 <get_fat+0xe6>
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008de0:	617b      	str	r3, [r7, #20]
			break;
 8008de2:	e055      	b.n	8008e90 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008de4:	693b      	ldr	r3, [r7, #16]
 8008de6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	899b      	ldrh	r3, [r3, #12]
 8008dec:	085b      	lsrs	r3, r3, #1
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	4619      	mov	r1, r3
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	fbb3 f3f1 	udiv	r3, r3, r1
 8008df8:	4413      	add	r3, r2
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	6938      	ldr	r0, [r7, #16]
 8008dfe:	f7ff febf 	bl	8008b80 <move_window>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d140      	bne.n	8008e8a <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	005b      	lsls	r3, r3, #1
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	8992      	ldrh	r2, [r2, #12]
 8008e16:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e1a:	fb02 f200 	mul.w	r2, r2, r0
 8008e1e:	1a9b      	subs	r3, r3, r2
 8008e20:	440b      	add	r3, r1
 8008e22:	4618      	mov	r0, r3
 8008e24:	f7ff fbfc 	bl	8008620 <ld_word>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	617b      	str	r3, [r7, #20]
			break;
 8008e2c:	e030      	b.n	8008e90 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008e2e:	693b      	ldr	r3, [r7, #16]
 8008e30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008e32:	693b      	ldr	r3, [r7, #16]
 8008e34:	899b      	ldrh	r3, [r3, #12]
 8008e36:	089b      	lsrs	r3, r3, #2
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8008e42:	4413      	add	r3, r2
 8008e44:	4619      	mov	r1, r3
 8008e46:	6938      	ldr	r0, [r7, #16]
 8008e48:	f7ff fe9a 	bl	8008b80 <move_window>
 8008e4c:	4603      	mov	r3, r0
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d11d      	bne.n	8008e8e <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008e58:	683b      	ldr	r3, [r7, #0]
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	693a      	ldr	r2, [r7, #16]
 8008e5e:	8992      	ldrh	r2, [r2, #12]
 8008e60:	fbb3 f0f2 	udiv	r0, r3, r2
 8008e64:	fb02 f200 	mul.w	r2, r2, r0
 8008e68:	1a9b      	subs	r3, r3, r2
 8008e6a:	440b      	add	r3, r1
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f7ff fbef 	bl	8008650 <ld_dword>
 8008e72:	4603      	mov	r3, r0
 8008e74:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008e78:	617b      	str	r3, [r7, #20]
			break;
 8008e7a:	e009      	b.n	8008e90 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	617b      	str	r3, [r7, #20]
 8008e80:	e006      	b.n	8008e90 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008e82:	bf00      	nop
 8008e84:	e004      	b.n	8008e90 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008e86:	bf00      	nop
 8008e88:	e002      	b.n	8008e90 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008e8a:	bf00      	nop
 8008e8c:	e000      	b.n	8008e90 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008e8e:	bf00      	nop
		}
	}

	return val;
 8008e90:	697b      	ldr	r3, [r7, #20]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3718      	adds	r7, #24
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008e9a:	b590      	push	{r4, r7, lr}
 8008e9c:	b089      	sub	sp, #36	; 0x24
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	60f8      	str	r0, [r7, #12]
 8008ea2:	60b9      	str	r1, [r7, #8]
 8008ea4:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	f240 8106 	bls.w	80090be <put_fat+0x224>
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	69db      	ldr	r3, [r3, #28]
 8008eb6:	68ba      	ldr	r2, [r7, #8]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	f080 8100 	bcs.w	80090be <put_fat+0x224>
		switch (fs->fs_type) {
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	f000 8088 	beq.w	8008fd8 <put_fat+0x13e>
 8008ec8:	2b03      	cmp	r3, #3
 8008eca:	f000 80b0 	beq.w	800902e <put_fat+0x194>
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	f040 80f5 	bne.w	80090be <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	61bb      	str	r3, [r7, #24]
 8008ed8:	69bb      	ldr	r3, [r7, #24]
 8008eda:	085b      	lsrs	r3, r3, #1
 8008edc:	69ba      	ldr	r2, [r7, #24]
 8008ede:	4413      	add	r3, r2
 8008ee0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	899b      	ldrh	r3, [r3, #12]
 8008eea:	4619      	mov	r1, r3
 8008eec:	69bb      	ldr	r3, [r7, #24]
 8008eee:	fbb3 f3f1 	udiv	r3, r3, r1
 8008ef2:	4413      	add	r3, r2
 8008ef4:	4619      	mov	r1, r3
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7ff fe42 	bl	8008b80 <move_window>
 8008efc:	4603      	mov	r3, r0
 8008efe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f00:	7ffb      	ldrb	r3, [r7, #31]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f040 80d4 	bne.w	80090b0 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008f0e:	69bb      	ldr	r3, [r7, #24]
 8008f10:	1c5a      	adds	r2, r3, #1
 8008f12:	61ba      	str	r2, [r7, #24]
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	8992      	ldrh	r2, [r2, #12]
 8008f18:	fbb3 f0f2 	udiv	r0, r3, r2
 8008f1c:	fb02 f200 	mul.w	r2, r2, r0
 8008f20:	1a9b      	subs	r3, r3, r2
 8008f22:	440b      	add	r3, r1
 8008f24:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	f003 0301 	and.w	r3, r3, #1
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d00d      	beq.n	8008f4c <put_fat+0xb2>
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	b25b      	sxtb	r3, r3
 8008f36:	f003 030f 	and.w	r3, r3, #15
 8008f3a:	b25a      	sxtb	r2, r3
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	011b      	lsls	r3, r3, #4
 8008f42:	b25b      	sxtb	r3, r3
 8008f44:	4313      	orrs	r3, r2
 8008f46:	b25b      	sxtb	r3, r3
 8008f48:	b2db      	uxtb	r3, r3
 8008f4a:	e001      	b.n	8008f50 <put_fat+0xb6>
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	b2db      	uxtb	r3, r3
 8008f50:	697a      	ldr	r2, [r7, #20]
 8008f52:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2201      	movs	r2, #1
 8008f58:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	899b      	ldrh	r3, [r3, #12]
 8008f62:	4619      	mov	r1, r3
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	fbb3 f3f1 	udiv	r3, r3, r1
 8008f6a:	4413      	add	r3, r2
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	68f8      	ldr	r0, [r7, #12]
 8008f70:	f7ff fe06 	bl	8008b80 <move_window>
 8008f74:	4603      	mov	r3, r0
 8008f76:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f78:	7ffb      	ldrb	r3, [r7, #31]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	f040 809a 	bne.w	80090b4 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	899b      	ldrh	r3, [r3, #12]
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	69bb      	ldr	r3, [r7, #24]
 8008f8e:	fbb3 f0f2 	udiv	r0, r3, r2
 8008f92:	fb02 f200 	mul.w	r2, r2, r0
 8008f96:	1a9b      	subs	r3, r3, r2
 8008f98:	440b      	add	r3, r1
 8008f9a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	f003 0301 	and.w	r3, r3, #1
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d003      	beq.n	8008fae <put_fat+0x114>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	091b      	lsrs	r3, r3, #4
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	e00e      	b.n	8008fcc <put_fat+0x132>
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	b25b      	sxtb	r3, r3
 8008fb4:	f023 030f 	bic.w	r3, r3, #15
 8008fb8:	b25a      	sxtb	r2, r3
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	0a1b      	lsrs	r3, r3, #8
 8008fbe:	b25b      	sxtb	r3, r3
 8008fc0:	f003 030f 	and.w	r3, r3, #15
 8008fc4:	b25b      	sxtb	r3, r3
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	b25b      	sxtb	r3, r3
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	697a      	ldr	r2, [r7, #20]
 8008fce:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	70da      	strb	r2, [r3, #3]
			break;
 8008fd6:	e072      	b.n	80090be <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	899b      	ldrh	r3, [r3, #12]
 8008fe0:	085b      	lsrs	r3, r3, #1
 8008fe2:	b29b      	uxth	r3, r3
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	fbb3 f3f1 	udiv	r3, r3, r1
 8008fec:	4413      	add	r3, r2
 8008fee:	4619      	mov	r1, r3
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	f7ff fdc5 	bl	8008b80 <move_window>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008ffa:	7ffb      	ldrb	r3, [r7, #31]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d15b      	bne.n	80090b8 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	005b      	lsls	r3, r3, #1
 800900a:	68fa      	ldr	r2, [r7, #12]
 800900c:	8992      	ldrh	r2, [r2, #12]
 800900e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009012:	fb02 f200 	mul.w	r2, r2, r0
 8009016:	1a9b      	subs	r3, r3, r2
 8009018:	440b      	add	r3, r1
 800901a:	687a      	ldr	r2, [r7, #4]
 800901c:	b292      	uxth	r2, r2
 800901e:	4611      	mov	r1, r2
 8009020:	4618      	mov	r0, r3
 8009022:	f7ff fb38 	bl	8008696 <st_word>
			fs->wflag = 1;
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2201      	movs	r2, #1
 800902a:	70da      	strb	r2, [r3, #3]
			break;
 800902c:	e047      	b.n	80090be <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	899b      	ldrh	r3, [r3, #12]
 8009036:	089b      	lsrs	r3, r3, #2
 8009038:	b29b      	uxth	r3, r3
 800903a:	4619      	mov	r1, r3
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009042:	4413      	add	r3, r2
 8009044:	4619      	mov	r1, r3
 8009046:	68f8      	ldr	r0, [r7, #12]
 8009048:	f7ff fd9a 	bl	8008b80 <move_window>
 800904c:	4603      	mov	r3, r0
 800904e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009050:	7ffb      	ldrb	r3, [r7, #31]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d132      	bne.n	80090bc <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	8992      	ldrh	r2, [r2, #12]
 800906a:	fbb3 f0f2 	udiv	r0, r3, r2
 800906e:	fb02 f200 	mul.w	r2, r2, r0
 8009072:	1a9b      	subs	r3, r3, r2
 8009074:	440b      	add	r3, r1
 8009076:	4618      	mov	r0, r3
 8009078:	f7ff faea 	bl	8008650 <ld_dword>
 800907c:	4603      	mov	r3, r0
 800907e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009082:	4323      	orrs	r3, r4
 8009084:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	68fa      	ldr	r2, [r7, #12]
 8009092:	8992      	ldrh	r2, [r2, #12]
 8009094:	fbb3 f0f2 	udiv	r0, r3, r2
 8009098:	fb02 f200 	mul.w	r2, r2, r0
 800909c:	1a9b      	subs	r3, r3, r2
 800909e:	440b      	add	r3, r1
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	4618      	mov	r0, r3
 80090a4:	f7ff fb12 	bl	80086cc <st_dword>
			fs->wflag = 1;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2201      	movs	r2, #1
 80090ac:	70da      	strb	r2, [r3, #3]
			break;
 80090ae:	e006      	b.n	80090be <put_fat+0x224>
			if (res != FR_OK) break;
 80090b0:	bf00      	nop
 80090b2:	e004      	b.n	80090be <put_fat+0x224>
			if (res != FR_OK) break;
 80090b4:	bf00      	nop
 80090b6:	e002      	b.n	80090be <put_fat+0x224>
			if (res != FR_OK) break;
 80090b8:	bf00      	nop
 80090ba:	e000      	b.n	80090be <put_fat+0x224>
			if (res != FR_OK) break;
 80090bc:	bf00      	nop
		}
	}
	return res;
 80090be:	7ffb      	ldrb	r3, [r7, #31]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3724      	adds	r7, #36	; 0x24
 80090c4:	46bd      	mov	sp, r7
 80090c6:	bd90      	pop	{r4, r7, pc}

080090c8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b088      	sub	sp, #32
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80090d4:	2300      	movs	r3, #0
 80090d6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	2b01      	cmp	r3, #1
 80090e2:	d904      	bls.n	80090ee <remove_chain+0x26>
 80090e4:	69bb      	ldr	r3, [r7, #24]
 80090e6:	69db      	ldr	r3, [r3, #28]
 80090e8:	68ba      	ldr	r2, [r7, #8]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d301      	bcc.n	80090f2 <remove_chain+0x2a>
 80090ee:	2302      	movs	r3, #2
 80090f0:	e04b      	b.n	800918a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d00c      	beq.n	8009112 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80090f8:	f04f 32ff 	mov.w	r2, #4294967295
 80090fc:	6879      	ldr	r1, [r7, #4]
 80090fe:	69b8      	ldr	r0, [r7, #24]
 8009100:	f7ff fecb 	bl	8008e9a <put_fat>
 8009104:	4603      	mov	r3, r0
 8009106:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009108:	7ffb      	ldrb	r3, [r7, #31]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d001      	beq.n	8009112 <remove_chain+0x4a>
 800910e:	7ffb      	ldrb	r3, [r7, #31]
 8009110:	e03b      	b.n	800918a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009112:	68b9      	ldr	r1, [r7, #8]
 8009114:	68f8      	ldr	r0, [r7, #12]
 8009116:	f7ff fdf0 	bl	8008cfa <get_fat>
 800911a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800911c:	697b      	ldr	r3, [r7, #20]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d031      	beq.n	8009186 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d101      	bne.n	800912c <remove_chain+0x64>
 8009128:	2302      	movs	r3, #2
 800912a:	e02e      	b.n	800918a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800912c:	697b      	ldr	r3, [r7, #20]
 800912e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009132:	d101      	bne.n	8009138 <remove_chain+0x70>
 8009134:	2301      	movs	r3, #1
 8009136:	e028      	b.n	800918a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009138:	2200      	movs	r2, #0
 800913a:	68b9      	ldr	r1, [r7, #8]
 800913c:	69b8      	ldr	r0, [r7, #24]
 800913e:	f7ff feac 	bl	8008e9a <put_fat>
 8009142:	4603      	mov	r3, r0
 8009144:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009146:	7ffb      	ldrb	r3, [r7, #31]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d001      	beq.n	8009150 <remove_chain+0x88>
 800914c:	7ffb      	ldrb	r3, [r7, #31]
 800914e:	e01c      	b.n	800918a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009150:	69bb      	ldr	r3, [r7, #24]
 8009152:	699a      	ldr	r2, [r3, #24]
 8009154:	69bb      	ldr	r3, [r7, #24]
 8009156:	69db      	ldr	r3, [r3, #28]
 8009158:	3b02      	subs	r3, #2
 800915a:	429a      	cmp	r2, r3
 800915c:	d20b      	bcs.n	8009176 <remove_chain+0xae>
			fs->free_clst++;
 800915e:	69bb      	ldr	r3, [r7, #24]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	1c5a      	adds	r2, r3, #1
 8009164:	69bb      	ldr	r3, [r7, #24]
 8009166:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	791b      	ldrb	r3, [r3, #4]
 800916c:	f043 0301 	orr.w	r3, r3, #1
 8009170:	b2da      	uxtb	r2, r3
 8009172:	69bb      	ldr	r3, [r7, #24]
 8009174:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800917a:	69bb      	ldr	r3, [r7, #24]
 800917c:	69db      	ldr	r3, [r3, #28]
 800917e:	68ba      	ldr	r2, [r7, #8]
 8009180:	429a      	cmp	r2, r3
 8009182:	d3c6      	bcc.n	8009112 <remove_chain+0x4a>
 8009184:	e000      	b.n	8009188 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009186:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009188:	2300      	movs	r3, #0
}
 800918a:	4618      	mov	r0, r3
 800918c:	3720      	adds	r7, #32
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b088      	sub	sp, #32
 8009196:	af00      	add	r7, sp, #0
 8009198:	6078      	str	r0, [r7, #4]
 800919a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d10d      	bne.n	80091c4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	695b      	ldr	r3, [r3, #20]
 80091ac:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80091ae:	69bb      	ldr	r3, [r7, #24]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d004      	beq.n	80091be <create_chain+0x2c>
 80091b4:	693b      	ldr	r3, [r7, #16]
 80091b6:	69db      	ldr	r3, [r3, #28]
 80091b8:	69ba      	ldr	r2, [r7, #24]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d31b      	bcc.n	80091f6 <create_chain+0x64>
 80091be:	2301      	movs	r3, #1
 80091c0:	61bb      	str	r3, [r7, #24]
 80091c2:	e018      	b.n	80091f6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80091c4:	6839      	ldr	r1, [r7, #0]
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f7ff fd97 	bl	8008cfa <get_fat>
 80091cc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	2b01      	cmp	r3, #1
 80091d2:	d801      	bhi.n	80091d8 <create_chain+0x46>
 80091d4:	2301      	movs	r3, #1
 80091d6:	e070      	b.n	80092ba <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091de:	d101      	bne.n	80091e4 <create_chain+0x52>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	e06a      	b.n	80092ba <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	69db      	ldr	r3, [r3, #28]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d201      	bcs.n	80091f2 <create_chain+0x60>
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	e063      	b.n	80092ba <create_chain+0x128>
		scl = clst;
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80091f6:	69bb      	ldr	r3, [r7, #24]
 80091f8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80091fa:	69fb      	ldr	r3, [r7, #28]
 80091fc:	3301      	adds	r3, #1
 80091fe:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	69db      	ldr	r3, [r3, #28]
 8009204:	69fa      	ldr	r2, [r7, #28]
 8009206:	429a      	cmp	r2, r3
 8009208:	d307      	bcc.n	800921a <create_chain+0x88>
				ncl = 2;
 800920a:	2302      	movs	r3, #2
 800920c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800920e:	69fa      	ldr	r2, [r7, #28]
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	429a      	cmp	r2, r3
 8009214:	d901      	bls.n	800921a <create_chain+0x88>
 8009216:	2300      	movs	r3, #0
 8009218:	e04f      	b.n	80092ba <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800921a:	69f9      	ldr	r1, [r7, #28]
 800921c:	6878      	ldr	r0, [r7, #4]
 800921e:	f7ff fd6c 	bl	8008cfa <get_fat>
 8009222:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d00e      	beq.n	8009248 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2b01      	cmp	r3, #1
 800922e:	d003      	beq.n	8009238 <create_chain+0xa6>
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009236:	d101      	bne.n	800923c <create_chain+0xaa>
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	e03e      	b.n	80092ba <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800923c:	69fa      	ldr	r2, [r7, #28]
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	429a      	cmp	r2, r3
 8009242:	d1da      	bne.n	80091fa <create_chain+0x68>
 8009244:	2300      	movs	r3, #0
 8009246:	e038      	b.n	80092ba <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009248:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800924a:	f04f 32ff 	mov.w	r2, #4294967295
 800924e:	69f9      	ldr	r1, [r7, #28]
 8009250:	6938      	ldr	r0, [r7, #16]
 8009252:	f7ff fe22 	bl	8008e9a <put_fat>
 8009256:	4603      	mov	r3, r0
 8009258:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800925a:	7dfb      	ldrb	r3, [r7, #23]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d109      	bne.n	8009274 <create_chain+0xe2>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d006      	beq.n	8009274 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009266:	69fa      	ldr	r2, [r7, #28]
 8009268:	6839      	ldr	r1, [r7, #0]
 800926a:	6938      	ldr	r0, [r7, #16]
 800926c:	f7ff fe15 	bl	8008e9a <put_fat>
 8009270:	4603      	mov	r3, r0
 8009272:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009274:	7dfb      	ldrb	r3, [r7, #23]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d116      	bne.n	80092a8 <create_chain+0x116>
		fs->last_clst = ncl;
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	69fa      	ldr	r2, [r7, #28]
 800927e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	699a      	ldr	r2, [r3, #24]
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	69db      	ldr	r3, [r3, #28]
 8009288:	3b02      	subs	r3, #2
 800928a:	429a      	cmp	r2, r3
 800928c:	d804      	bhi.n	8009298 <create_chain+0x106>
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	699b      	ldr	r3, [r3, #24]
 8009292:	1e5a      	subs	r2, r3, #1
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8009298:	693b      	ldr	r3, [r7, #16]
 800929a:	791b      	ldrb	r3, [r3, #4]
 800929c:	f043 0301 	orr.w	r3, r3, #1
 80092a0:	b2da      	uxtb	r2, r3
 80092a2:	693b      	ldr	r3, [r7, #16]
 80092a4:	711a      	strb	r2, [r3, #4]
 80092a6:	e007      	b.n	80092b8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80092a8:	7dfb      	ldrb	r3, [r7, #23]
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d102      	bne.n	80092b4 <create_chain+0x122>
 80092ae:	f04f 33ff 	mov.w	r3, #4294967295
 80092b2:	e000      	b.n	80092b6 <create_chain+0x124>
 80092b4:	2301      	movs	r3, #1
 80092b6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80092b8:	69fb      	ldr	r3, [r7, #28]
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3720      	adds	r7, #32
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}

080092c2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80092c2:	b480      	push	{r7}
 80092c4:	b087      	sub	sp, #28
 80092c6:	af00      	add	r7, sp, #0
 80092c8:	6078      	str	r0, [r7, #4]
 80092ca:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d6:	3304      	adds	r3, #4
 80092d8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	899b      	ldrh	r3, [r3, #12]
 80092de:	461a      	mov	r2, r3
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80092e6:	68fa      	ldr	r2, [r7, #12]
 80092e8:	8952      	ldrh	r2, [r2, #10]
 80092ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80092ee:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	1d1a      	adds	r2, r3, #4
 80092f4:	613a      	str	r2, [r7, #16]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d101      	bne.n	8009304 <clmt_clust+0x42>
 8009300:	2300      	movs	r3, #0
 8009302:	e010      	b.n	8009326 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8009304:	697a      	ldr	r2, [r7, #20]
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	429a      	cmp	r2, r3
 800930a:	d307      	bcc.n	800931c <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800930c:	697a      	ldr	r2, [r7, #20]
 800930e:	68bb      	ldr	r3, [r7, #8]
 8009310:	1ad3      	subs	r3, r2, r3
 8009312:	617b      	str	r3, [r7, #20]
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	3304      	adds	r3, #4
 8009318:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800931a:	e7e9      	b.n	80092f0 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800931c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	681a      	ldr	r2, [r3, #0]
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	4413      	add	r3, r2
}
 8009326:	4618      	mov	r0, r3
 8009328:	371c      	adds	r7, #28
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009332:	b580      	push	{r7, lr}
 8009334:	b086      	sub	sp, #24
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
 800933a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009348:	d204      	bcs.n	8009354 <dir_sdi+0x22>
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	f003 031f 	and.w	r3, r3, #31
 8009350:	2b00      	cmp	r3, #0
 8009352:	d001      	beq.n	8009358 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009354:	2302      	movs	r3, #2
 8009356:	e071      	b.n	800943c <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	683a      	ldr	r2, [r7, #0]
 800935c:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d106      	bne.n	8009378 <dir_sdi+0x46>
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	781b      	ldrb	r3, [r3, #0]
 800936e:	2b02      	cmp	r3, #2
 8009370:	d902      	bls.n	8009378 <dir_sdi+0x46>
		clst = fs->dirbase;
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009376:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10c      	bne.n	8009398 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	095b      	lsrs	r3, r3, #5
 8009382:	693a      	ldr	r2, [r7, #16]
 8009384:	8912      	ldrh	r2, [r2, #8]
 8009386:	4293      	cmp	r3, r2
 8009388:	d301      	bcc.n	800938e <dir_sdi+0x5c>
 800938a:	2302      	movs	r3, #2
 800938c:	e056      	b.n	800943c <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	61da      	str	r2, [r3, #28]
 8009396:	e02d      	b.n	80093f4 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	895b      	ldrh	r3, [r3, #10]
 800939c:	461a      	mov	r2, r3
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	899b      	ldrh	r3, [r3, #12]
 80093a2:	fb03 f302 	mul.w	r3, r3, r2
 80093a6:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80093a8:	e019      	b.n	80093de <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6979      	ldr	r1, [r7, #20]
 80093ae:	4618      	mov	r0, r3
 80093b0:	f7ff fca3 	bl	8008cfa <get_fat>
 80093b4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093bc:	d101      	bne.n	80093c2 <dir_sdi+0x90>
 80093be:	2301      	movs	r3, #1
 80093c0:	e03c      	b.n	800943c <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	2b01      	cmp	r3, #1
 80093c6:	d904      	bls.n	80093d2 <dir_sdi+0xa0>
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	69db      	ldr	r3, [r3, #28]
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d301      	bcc.n	80093d6 <dir_sdi+0xa4>
 80093d2:	2302      	movs	r3, #2
 80093d4:	e032      	b.n	800943c <dir_sdi+0x10a>
			ofs -= csz;
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	1ad3      	subs	r3, r2, r3
 80093dc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80093de:	683a      	ldr	r2, [r7, #0]
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d2e1      	bcs.n	80093aa <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80093e6:	6979      	ldr	r1, [r7, #20]
 80093e8:	6938      	ldr	r0, [r7, #16]
 80093ea:	f7ff fc67 	bl	8008cbc <clust2sect>
 80093ee:	4602      	mov	r2, r0
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	697a      	ldr	r2, [r7, #20]
 80093f8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	69db      	ldr	r3, [r3, #28]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d101      	bne.n	8009406 <dir_sdi+0xd4>
 8009402:	2302      	movs	r3, #2
 8009404:	e01a      	b.n	800943c <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	69da      	ldr	r2, [r3, #28]
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	899b      	ldrh	r3, [r3, #12]
 800940e:	4619      	mov	r1, r3
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	fbb3 f3f1 	udiv	r3, r3, r1
 8009416:	441a      	add	r2, r3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	899b      	ldrh	r3, [r3, #12]
 8009426:	461a      	mov	r2, r3
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	fbb3 f0f2 	udiv	r0, r3, r2
 800942e:	fb02 f200 	mul.w	r2, r2, r0
 8009432:	1a9b      	subs	r3, r3, r2
 8009434:	18ca      	adds	r2, r1, r3
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800943a:	2300      	movs	r3, #0
}
 800943c:	4618      	mov	r0, r3
 800943e:	3718      	adds	r7, #24
 8009440:	46bd      	mov	sp, r7
 8009442:	bd80      	pop	{r7, pc}

08009444 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b086      	sub	sp, #24
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	695b      	ldr	r3, [r3, #20]
 8009458:	3320      	adds	r3, #32
 800945a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	69db      	ldr	r3, [r3, #28]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d003      	beq.n	800946c <dir_next+0x28>
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800946a:	d301      	bcc.n	8009470 <dir_next+0x2c>
 800946c:	2304      	movs	r3, #4
 800946e:	e0bb      	b.n	80095e8 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	899b      	ldrh	r3, [r3, #12]
 8009474:	461a      	mov	r2, r3
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	fbb3 f1f2 	udiv	r1, r3, r2
 800947c:	fb02 f201 	mul.w	r2, r2, r1
 8009480:	1a9b      	subs	r3, r3, r2
 8009482:	2b00      	cmp	r3, #0
 8009484:	f040 809d 	bne.w	80095c2 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	69db      	ldr	r3, [r3, #28]
 800948c:	1c5a      	adds	r2, r3, #1
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	699b      	ldr	r3, [r3, #24]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d10b      	bne.n	80094b2 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	095b      	lsrs	r3, r3, #5
 800949e:	68fa      	ldr	r2, [r7, #12]
 80094a0:	8912      	ldrh	r2, [r2, #8]
 80094a2:	4293      	cmp	r3, r2
 80094a4:	f0c0 808d 	bcc.w	80095c2 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2200      	movs	r2, #0
 80094ac:	61da      	str	r2, [r3, #28]
 80094ae:	2304      	movs	r3, #4
 80094b0:	e09a      	b.n	80095e8 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	899b      	ldrh	r3, [r3, #12]
 80094b6:	461a      	mov	r2, r3
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80094be:	68fa      	ldr	r2, [r7, #12]
 80094c0:	8952      	ldrh	r2, [r2, #10]
 80094c2:	3a01      	subs	r2, #1
 80094c4:	4013      	ands	r3, r2
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d17b      	bne.n	80095c2 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80094ca:	687a      	ldr	r2, [r7, #4]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	699b      	ldr	r3, [r3, #24]
 80094d0:	4619      	mov	r1, r3
 80094d2:	4610      	mov	r0, r2
 80094d4:	f7ff fc11 	bl	8008cfa <get_fat>
 80094d8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d801      	bhi.n	80094e4 <dir_next+0xa0>
 80094e0:	2302      	movs	r3, #2
 80094e2:	e081      	b.n	80095e8 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80094e4:	697b      	ldr	r3, [r7, #20]
 80094e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ea:	d101      	bne.n	80094f0 <dir_next+0xac>
 80094ec:	2301      	movs	r3, #1
 80094ee:	e07b      	b.n	80095e8 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	69db      	ldr	r3, [r3, #28]
 80094f4:	697a      	ldr	r2, [r7, #20]
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d359      	bcc.n	80095ae <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d104      	bne.n	800950a <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2200      	movs	r2, #0
 8009504:	61da      	str	r2, [r3, #28]
 8009506:	2304      	movs	r3, #4
 8009508:	e06e      	b.n	80095e8 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	699b      	ldr	r3, [r3, #24]
 8009510:	4619      	mov	r1, r3
 8009512:	4610      	mov	r0, r2
 8009514:	f7ff fe3d 	bl	8009192 <create_chain>
 8009518:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d101      	bne.n	8009524 <dir_next+0xe0>
 8009520:	2307      	movs	r3, #7
 8009522:	e061      	b.n	80095e8 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	2b01      	cmp	r3, #1
 8009528:	d101      	bne.n	800952e <dir_next+0xea>
 800952a:	2302      	movs	r3, #2
 800952c:	e05c      	b.n	80095e8 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009534:	d101      	bne.n	800953a <dir_next+0xf6>
 8009536:	2301      	movs	r3, #1
 8009538:	e056      	b.n	80095e8 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800953a:	68f8      	ldr	r0, [r7, #12]
 800953c:	f7ff fadc 	bl	8008af8 <sync_window>
 8009540:	4603      	mov	r3, r0
 8009542:	2b00      	cmp	r3, #0
 8009544:	d001      	beq.n	800954a <dir_next+0x106>
 8009546:	2301      	movs	r3, #1
 8009548:	e04e      	b.n	80095e8 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	899b      	ldrh	r3, [r3, #12]
 8009554:	461a      	mov	r2, r3
 8009556:	2100      	movs	r1, #0
 8009558:	f7ff f905 	bl	8008766 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800955c:	2300      	movs	r3, #0
 800955e:	613b      	str	r3, [r7, #16]
 8009560:	6979      	ldr	r1, [r7, #20]
 8009562:	68f8      	ldr	r0, [r7, #12]
 8009564:	f7ff fbaa 	bl	8008cbc <clust2sect>
 8009568:	4602      	mov	r2, r0
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	635a      	str	r2, [r3, #52]	; 0x34
 800956e:	e012      	b.n	8009596 <dir_next+0x152>
						fs->wflag = 1;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2201      	movs	r2, #1
 8009574:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009576:	68f8      	ldr	r0, [r7, #12]
 8009578:	f7ff fabe 	bl	8008af8 <sync_window>
 800957c:	4603      	mov	r3, r0
 800957e:	2b00      	cmp	r3, #0
 8009580:	d001      	beq.n	8009586 <dir_next+0x142>
 8009582:	2301      	movs	r3, #1
 8009584:	e030      	b.n	80095e8 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	3301      	adds	r3, #1
 800958a:	613b      	str	r3, [r7, #16]
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009590:	1c5a      	adds	r2, r3, #1
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	635a      	str	r2, [r3, #52]	; 0x34
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	895b      	ldrh	r3, [r3, #10]
 800959a:	461a      	mov	r2, r3
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	4293      	cmp	r3, r2
 80095a0:	d3e6      	bcc.n	8009570 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	1ad2      	subs	r2, r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	697a      	ldr	r2, [r7, #20]
 80095b2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80095b4:	6979      	ldr	r1, [r7, #20]
 80095b6:	68f8      	ldr	r0, [r7, #12]
 80095b8:	f7ff fb80 	bl	8008cbc <clust2sect>
 80095bc:	4602      	mov	r2, r0
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	68ba      	ldr	r2, [r7, #8]
 80095c6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	899b      	ldrh	r3, [r3, #12]
 80095d2:	461a      	mov	r2, r3
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80095da:	fb02 f200 	mul.w	r2, r2, r0
 80095de:	1a9b      	subs	r3, r3, r2
 80095e0:	18ca      	adds	r2, r1, r3
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80095e6:	2300      	movs	r3, #0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3718      	adds	r7, #24
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b086      	sub	sp, #24
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009600:	2100      	movs	r1, #0
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f7ff fe95 	bl	8009332 <dir_sdi>
 8009608:	4603      	mov	r3, r0
 800960a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800960c:	7dfb      	ldrb	r3, [r7, #23]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d12b      	bne.n	800966a <dir_alloc+0x7a>
		n = 0;
 8009612:	2300      	movs	r3, #0
 8009614:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	69db      	ldr	r3, [r3, #28]
 800961a:	4619      	mov	r1, r3
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f7ff faaf 	bl	8008b80 <move_window>
 8009622:	4603      	mov	r3, r0
 8009624:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009626:	7dfb      	ldrb	r3, [r7, #23]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d11d      	bne.n	8009668 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6a1b      	ldr	r3, [r3, #32]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2be5      	cmp	r3, #229	; 0xe5
 8009634:	d004      	beq.n	8009640 <dir_alloc+0x50>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d107      	bne.n	8009650 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009640:	693b      	ldr	r3, [r7, #16]
 8009642:	3301      	adds	r3, #1
 8009644:	613b      	str	r3, [r7, #16]
 8009646:	693a      	ldr	r2, [r7, #16]
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	429a      	cmp	r2, r3
 800964c:	d102      	bne.n	8009654 <dir_alloc+0x64>
 800964e:	e00c      	b.n	800966a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009650:	2300      	movs	r3, #0
 8009652:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009654:	2101      	movs	r1, #1
 8009656:	6878      	ldr	r0, [r7, #4]
 8009658:	f7ff fef4 	bl	8009444 <dir_next>
 800965c:	4603      	mov	r3, r0
 800965e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009660:	7dfb      	ldrb	r3, [r7, #23]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d0d7      	beq.n	8009616 <dir_alloc+0x26>
 8009666:	e000      	b.n	800966a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009668:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800966a:	7dfb      	ldrb	r3, [r7, #23]
 800966c:	2b04      	cmp	r3, #4
 800966e:	d101      	bne.n	8009674 <dir_alloc+0x84>
 8009670:	2307      	movs	r3, #7
 8009672:	75fb      	strb	r3, [r7, #23]
	return res;
 8009674:	7dfb      	ldrb	r3, [r7, #23]
}
 8009676:	4618      	mov	r0, r3
 8009678:	3718      	adds	r7, #24
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}

0800967e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800967e:	b580      	push	{r7, lr}
 8009680:	b084      	sub	sp, #16
 8009682:	af00      	add	r7, sp, #0
 8009684:	6078      	str	r0, [r7, #4]
 8009686:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	331a      	adds	r3, #26
 800968c:	4618      	mov	r0, r3
 800968e:	f7fe ffc7 	bl	8008620 <ld_word>
 8009692:	4603      	mov	r3, r0
 8009694:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	2b03      	cmp	r3, #3
 800969c:	d109      	bne.n	80096b2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	3314      	adds	r3, #20
 80096a2:	4618      	mov	r0, r3
 80096a4:	f7fe ffbc 	bl	8008620 <ld_word>
 80096a8:	4603      	mov	r3, r0
 80096aa:	041b      	lsls	r3, r3, #16
 80096ac:	68fa      	ldr	r2, [r7, #12]
 80096ae:	4313      	orrs	r3, r2
 80096b0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80096b2:	68fb      	ldr	r3, [r7, #12]
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3710      	adds	r7, #16
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	60f8      	str	r0, [r7, #12]
 80096c4:	60b9      	str	r1, [r7, #8]
 80096c6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	331a      	adds	r3, #26
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	b292      	uxth	r2, r2
 80096d0:	4611      	mov	r1, r2
 80096d2:	4618      	mov	r0, r3
 80096d4:	f7fe ffdf 	bl	8008696 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	2b03      	cmp	r3, #3
 80096de:	d109      	bne.n	80096f4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	f103 0214 	add.w	r2, r3, #20
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	0c1b      	lsrs	r3, r3, #16
 80096ea:	b29b      	uxth	r3, r3
 80096ec:	4619      	mov	r1, r3
 80096ee:	4610      	mov	r0, r2
 80096f0:	f7fe ffd1 	bl	8008696 <st_word>
	}
}
 80096f4:	bf00      	nop
 80096f6:	3710      	adds	r7, #16
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}

080096fc <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80096fc:	b590      	push	{r4, r7, lr}
 80096fe:	b087      	sub	sp, #28
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	331a      	adds	r3, #26
 800970a:	4618      	mov	r0, r3
 800970c:	f7fe ff88 	bl	8008620 <ld_word>
 8009710:	4603      	mov	r3, r0
 8009712:	2b00      	cmp	r3, #0
 8009714:	d001      	beq.n	800971a <cmp_lfn+0x1e>
 8009716:	2300      	movs	r3, #0
 8009718:	e059      	b.n	80097ce <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	781b      	ldrb	r3, [r3, #0]
 800971e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009722:	1e5a      	subs	r2, r3, #1
 8009724:	4613      	mov	r3, r2
 8009726:	005b      	lsls	r3, r3, #1
 8009728:	4413      	add	r3, r2
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	4413      	add	r3, r2
 800972e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8009730:	2301      	movs	r3, #1
 8009732:	81fb      	strh	r3, [r7, #14]
 8009734:	2300      	movs	r3, #0
 8009736:	613b      	str	r3, [r7, #16]
 8009738:	e033      	b.n	80097a2 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800973a:	4a27      	ldr	r2, [pc, #156]	; (80097d8 <cmp_lfn+0xdc>)
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	4413      	add	r3, r2
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	461a      	mov	r2, r3
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	4413      	add	r3, r2
 8009748:	4618      	mov	r0, r3
 800974a:	f7fe ff69 	bl	8008620 <ld_word>
 800974e:	4603      	mov	r3, r0
 8009750:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8009752:	89fb      	ldrh	r3, [r7, #14]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d01a      	beq.n	800978e <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	2bfe      	cmp	r3, #254	; 0xfe
 800975c:	d812      	bhi.n	8009784 <cmp_lfn+0x88>
 800975e:	89bb      	ldrh	r3, [r7, #12]
 8009760:	4618      	mov	r0, r3
 8009762:	f7fe fe35 	bl	80083d0 <ff_wtoupper>
 8009766:	4603      	mov	r3, r0
 8009768:	461c      	mov	r4, r3
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	1c5a      	adds	r2, r3, #1
 800976e:	617a      	str	r2, [r7, #20]
 8009770:	005b      	lsls	r3, r3, #1
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	4413      	add	r3, r2
 8009776:	881b      	ldrh	r3, [r3, #0]
 8009778:	4618      	mov	r0, r3
 800977a:	f7fe fe29 	bl	80083d0 <ff_wtoupper>
 800977e:	4603      	mov	r3, r0
 8009780:	429c      	cmp	r4, r3
 8009782:	d001      	beq.n	8009788 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009784:	2300      	movs	r3, #0
 8009786:	e022      	b.n	80097ce <cmp_lfn+0xd2>
			}
			wc = uc;
 8009788:	89bb      	ldrh	r3, [r7, #12]
 800978a:	81fb      	strh	r3, [r7, #14]
 800978c:	e006      	b.n	800979c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800978e:	89bb      	ldrh	r3, [r7, #12]
 8009790:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009794:	4293      	cmp	r3, r2
 8009796:	d001      	beq.n	800979c <cmp_lfn+0xa0>
 8009798:	2300      	movs	r3, #0
 800979a:	e018      	b.n	80097ce <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	3301      	adds	r3, #1
 80097a0:	613b      	str	r3, [r7, #16]
 80097a2:	693b      	ldr	r3, [r7, #16]
 80097a4:	2b0c      	cmp	r3, #12
 80097a6:	d9c8      	bls.n	800973a <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	781b      	ldrb	r3, [r3, #0]
 80097ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d00b      	beq.n	80097cc <cmp_lfn+0xd0>
 80097b4:	89fb      	ldrh	r3, [r7, #14]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d008      	beq.n	80097cc <cmp_lfn+0xd0>
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	005b      	lsls	r3, r3, #1
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	4413      	add	r3, r2
 80097c2:	881b      	ldrh	r3, [r3, #0]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d001      	beq.n	80097cc <cmp_lfn+0xd0>
 80097c8:	2300      	movs	r3, #0
 80097ca:	e000      	b.n	80097ce <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80097cc:	2301      	movs	r3, #1
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	371c      	adds	r7, #28
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd90      	pop	{r4, r7, pc}
 80097d6:	bf00      	nop
 80097d8:	0800c608 	.word	0x0800c608

080097dc <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b088      	sub	sp, #32
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	60f8      	str	r0, [r7, #12]
 80097e4:	60b9      	str	r1, [r7, #8]
 80097e6:	4611      	mov	r1, r2
 80097e8:	461a      	mov	r2, r3
 80097ea:	460b      	mov	r3, r1
 80097ec:	71fb      	strb	r3, [r7, #7]
 80097ee:	4613      	mov	r3, r2
 80097f0:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80097f2:	68bb      	ldr	r3, [r7, #8]
 80097f4:	330d      	adds	r3, #13
 80097f6:	79ba      	ldrb	r2, [r7, #6]
 80097f8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	330b      	adds	r3, #11
 80097fe:	220f      	movs	r2, #15
 8009800:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	330c      	adds	r3, #12
 8009806:	2200      	movs	r2, #0
 8009808:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	331a      	adds	r3, #26
 800980e:	2100      	movs	r1, #0
 8009810:	4618      	mov	r0, r3
 8009812:	f7fe ff40 	bl	8008696 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8009816:	79fb      	ldrb	r3, [r7, #7]
 8009818:	1e5a      	subs	r2, r3, #1
 800981a:	4613      	mov	r3, r2
 800981c:	005b      	lsls	r3, r3, #1
 800981e:	4413      	add	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4413      	add	r3, r2
 8009824:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8009826:	2300      	movs	r3, #0
 8009828:	82fb      	strh	r3, [r7, #22]
 800982a:	2300      	movs	r3, #0
 800982c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800982e:	8afb      	ldrh	r3, [r7, #22]
 8009830:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009834:	4293      	cmp	r3, r2
 8009836:	d007      	beq.n	8009848 <put_lfn+0x6c>
 8009838:	69fb      	ldr	r3, [r7, #28]
 800983a:	1c5a      	adds	r2, r3, #1
 800983c:	61fa      	str	r2, [r7, #28]
 800983e:	005b      	lsls	r3, r3, #1
 8009840:	68fa      	ldr	r2, [r7, #12]
 8009842:	4413      	add	r3, r2
 8009844:	881b      	ldrh	r3, [r3, #0]
 8009846:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8009848:	4a17      	ldr	r2, [pc, #92]	; (80098a8 <put_lfn+0xcc>)
 800984a:	69bb      	ldr	r3, [r7, #24]
 800984c:	4413      	add	r3, r2
 800984e:	781b      	ldrb	r3, [r3, #0]
 8009850:	461a      	mov	r2, r3
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	4413      	add	r3, r2
 8009856:	8afa      	ldrh	r2, [r7, #22]
 8009858:	4611      	mov	r1, r2
 800985a:	4618      	mov	r0, r3
 800985c:	f7fe ff1b 	bl	8008696 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8009860:	8afb      	ldrh	r3, [r7, #22]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d102      	bne.n	800986c <put_lfn+0x90>
 8009866:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800986a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800986c:	69bb      	ldr	r3, [r7, #24]
 800986e:	3301      	adds	r3, #1
 8009870:	61bb      	str	r3, [r7, #24]
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	2b0c      	cmp	r3, #12
 8009876:	d9da      	bls.n	800982e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8009878:	8afb      	ldrh	r3, [r7, #22]
 800987a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800987e:	4293      	cmp	r3, r2
 8009880:	d006      	beq.n	8009890 <put_lfn+0xb4>
 8009882:	69fb      	ldr	r3, [r7, #28]
 8009884:	005b      	lsls	r3, r3, #1
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	4413      	add	r3, r2
 800988a:	881b      	ldrh	r3, [r3, #0]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d103      	bne.n	8009898 <put_lfn+0xbc>
 8009890:	79fb      	ldrb	r3, [r7, #7]
 8009892:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009896:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	79fa      	ldrb	r2, [r7, #7]
 800989c:	701a      	strb	r2, [r3, #0]
}
 800989e:	bf00      	nop
 80098a0:	3720      	adds	r7, #32
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}
 80098a6:	bf00      	nop
 80098a8:	0800c608 	.word	0x0800c608

080098ac <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b08c      	sub	sp, #48	; 0x30
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	60b9      	str	r1, [r7, #8]
 80098b6:	607a      	str	r2, [r7, #4]
 80098b8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80098ba:	220b      	movs	r2, #11
 80098bc:	68b9      	ldr	r1, [r7, #8]
 80098be:	68f8      	ldr	r0, [r7, #12]
 80098c0:	f7fe ff30 	bl	8008724 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	2b05      	cmp	r3, #5
 80098c8:	d92b      	bls.n	8009922 <gen_numname+0x76>
		sr = seq;
 80098ca:	683b      	ldr	r3, [r7, #0]
 80098cc:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80098ce:	e022      	b.n	8009916 <gen_numname+0x6a>
			wc = *lfn++;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	1c9a      	adds	r2, r3, #2
 80098d4:	607a      	str	r2, [r7, #4]
 80098d6:	881b      	ldrh	r3, [r3, #0]
 80098d8:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80098da:	2300      	movs	r3, #0
 80098dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80098de:	e017      	b.n	8009910 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80098e0:	69fb      	ldr	r3, [r7, #28]
 80098e2:	005a      	lsls	r2, r3, #1
 80098e4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80098e6:	f003 0301 	and.w	r3, r3, #1
 80098ea:	4413      	add	r3, r2
 80098ec:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80098ee:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80098f0:	085b      	lsrs	r3, r3, #1
 80098f2:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80098f4:	69fb      	ldr	r3, [r7, #28]
 80098f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d005      	beq.n	800990a <gen_numname+0x5e>
 80098fe:	69fb      	ldr	r3, [r7, #28]
 8009900:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8009904:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8009908:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800990a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800990c:	3301      	adds	r3, #1
 800990e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009912:	2b0f      	cmp	r3, #15
 8009914:	d9e4      	bls.n	80098e0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	881b      	ldrh	r3, [r3, #0]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d1d8      	bne.n	80098d0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8009922:	2307      	movs	r3, #7
 8009924:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8009926:	683b      	ldr	r3, [r7, #0]
 8009928:	b2db      	uxtb	r3, r3
 800992a:	f003 030f 	and.w	r3, r3, #15
 800992e:	b2db      	uxtb	r3, r3
 8009930:	3330      	adds	r3, #48	; 0x30
 8009932:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 8009936:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800993a:	2b39      	cmp	r3, #57	; 0x39
 800993c:	d904      	bls.n	8009948 <gen_numname+0x9c>
 800993e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009942:	3307      	adds	r3, #7
 8009944:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8009948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800994a:	1e5a      	subs	r2, r3, #1
 800994c:	62ba      	str	r2, [r7, #40]	; 0x28
 800994e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8009952:	4413      	add	r3, r2
 8009954:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8009958:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	091b      	lsrs	r3, r3, #4
 8009960:	603b      	str	r3, [r7, #0]
	} while (seq);
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d1de      	bne.n	8009926 <gen_numname+0x7a>
	ns[i] = '~';
 8009968:	f107 0214 	add.w	r2, r7, #20
 800996c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996e:	4413      	add	r3, r2
 8009970:	227e      	movs	r2, #126	; 0x7e
 8009972:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8009974:	2300      	movs	r3, #0
 8009976:	627b      	str	r3, [r7, #36]	; 0x24
 8009978:	e002      	b.n	8009980 <gen_numname+0xd4>
 800997a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800997c:	3301      	adds	r3, #1
 800997e:	627b      	str	r3, [r7, #36]	; 0x24
 8009980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009984:	429a      	cmp	r2, r3
 8009986:	d205      	bcs.n	8009994 <gen_numname+0xe8>
 8009988:	68fa      	ldr	r2, [r7, #12]
 800998a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998c:	4413      	add	r3, r2
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	2b20      	cmp	r3, #32
 8009992:	d1f2      	bne.n	800997a <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8009994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009996:	2b07      	cmp	r3, #7
 8009998:	d808      	bhi.n	80099ac <gen_numname+0x100>
 800999a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800999c:	1c5a      	adds	r2, r3, #1
 800999e:	62ba      	str	r2, [r7, #40]	; 0x28
 80099a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80099a4:	4413      	add	r3, r2
 80099a6:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80099aa:	e000      	b.n	80099ae <gen_numname+0x102>
 80099ac:	2120      	movs	r1, #32
 80099ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	627a      	str	r2, [r7, #36]	; 0x24
 80099b4:	68fa      	ldr	r2, [r7, #12]
 80099b6:	4413      	add	r3, r2
 80099b8:	460a      	mov	r2, r1
 80099ba:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80099bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099be:	2b07      	cmp	r3, #7
 80099c0:	d9e8      	bls.n	8009994 <gen_numname+0xe8>
}
 80099c2:	bf00      	nop
 80099c4:	3730      	adds	r7, #48	; 0x30
 80099c6:	46bd      	mov	sp, r7
 80099c8:	bd80      	pop	{r7, pc}

080099ca <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80099ca:	b480      	push	{r7}
 80099cc:	b085      	sub	sp, #20
 80099ce:	af00      	add	r7, sp, #0
 80099d0:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80099d2:	2300      	movs	r3, #0
 80099d4:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80099d6:	230b      	movs	r3, #11
 80099d8:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80099da:	7bfb      	ldrb	r3, [r7, #15]
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	0852      	lsrs	r2, r2, #1
 80099e0:	01db      	lsls	r3, r3, #7
 80099e2:	4313      	orrs	r3, r2
 80099e4:	b2da      	uxtb	r2, r3
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	1c59      	adds	r1, r3, #1
 80099ea:	6079      	str	r1, [r7, #4]
 80099ec:	781b      	ldrb	r3, [r3, #0]
 80099ee:	4413      	add	r3, r2
 80099f0:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	3b01      	subs	r3, #1
 80099f6:	60bb      	str	r3, [r7, #8]
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d1ed      	bne.n	80099da <sum_sfn+0x10>
	return sum;
 80099fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	3714      	adds	r7, #20
 8009a04:	46bd      	mov	sp, r7
 8009a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0a:	4770      	bx	lr

08009a0c <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b086      	sub	sp, #24
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f7ff fc88 	bl	8009332 <dir_sdi>
 8009a22:	4603      	mov	r3, r0
 8009a24:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009a26:	7dfb      	ldrb	r3, [r7, #23]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d001      	beq.n	8009a30 <dir_find+0x24>
 8009a2c:	7dfb      	ldrb	r3, [r7, #23]
 8009a2e:	e0a9      	b.n	8009b84 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009a30:	23ff      	movs	r3, #255	; 0xff
 8009a32:	753b      	strb	r3, [r7, #20]
 8009a34:	7d3b      	ldrb	r3, [r7, #20]
 8009a36:	757b      	strb	r3, [r7, #21]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a3e:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	69db      	ldr	r3, [r3, #28]
 8009a44:	4619      	mov	r1, r3
 8009a46:	6938      	ldr	r0, [r7, #16]
 8009a48:	f7ff f89a 	bl	8008b80 <move_window>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009a50:	7dfb      	ldrb	r3, [r7, #23]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	f040 8090 	bne.w	8009b78 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a1b      	ldr	r3, [r3, #32]
 8009a5c:	781b      	ldrb	r3, [r3, #0]
 8009a5e:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009a60:	7dbb      	ldrb	r3, [r7, #22]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d102      	bne.n	8009a6c <dir_find+0x60>
 8009a66:	2304      	movs	r3, #4
 8009a68:	75fb      	strb	r3, [r7, #23]
 8009a6a:	e08a      	b.n	8009b82 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a1b      	ldr	r3, [r3, #32]
 8009a70:	330b      	adds	r3, #11
 8009a72:	781b      	ldrb	r3, [r3, #0]
 8009a74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009a78:	73fb      	strb	r3, [r7, #15]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	7bfa      	ldrb	r2, [r7, #15]
 8009a7e:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8009a80:	7dbb      	ldrb	r3, [r7, #22]
 8009a82:	2be5      	cmp	r3, #229	; 0xe5
 8009a84:	d007      	beq.n	8009a96 <dir_find+0x8a>
 8009a86:	7bfb      	ldrb	r3, [r7, #15]
 8009a88:	f003 0308 	and.w	r3, r3, #8
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d009      	beq.n	8009aa4 <dir_find+0x98>
 8009a90:	7bfb      	ldrb	r3, [r7, #15]
 8009a92:	2b0f      	cmp	r3, #15
 8009a94:	d006      	beq.n	8009aa4 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009a96:	23ff      	movs	r3, #255	; 0xff
 8009a98:	757b      	strb	r3, [r7, #21]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8009aa0:	631a      	str	r2, [r3, #48]	; 0x30
 8009aa2:	e05e      	b.n	8009b62 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8009aa4:	7bfb      	ldrb	r3, [r7, #15]
 8009aa6:	2b0f      	cmp	r3, #15
 8009aa8:	d136      	bne.n	8009b18 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d154      	bne.n	8009b62 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8009ab8:	7dbb      	ldrb	r3, [r7, #22]
 8009aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d00d      	beq.n	8009ade <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	6a1b      	ldr	r3, [r3, #32]
 8009ac6:	7b5b      	ldrb	r3, [r3, #13]
 8009ac8:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8009aca:	7dbb      	ldrb	r3, [r7, #22]
 8009acc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ad0:	75bb      	strb	r3, [r7, #22]
 8009ad2:	7dbb      	ldrb	r3, [r7, #22]
 8009ad4:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	695a      	ldr	r2, [r3, #20]
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8009ade:	7dba      	ldrb	r2, [r7, #22]
 8009ae0:	7d7b      	ldrb	r3, [r7, #21]
 8009ae2:	429a      	cmp	r2, r3
 8009ae4:	d115      	bne.n	8009b12 <dir_find+0x106>
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6a1b      	ldr	r3, [r3, #32]
 8009aea:	330d      	adds	r3, #13
 8009aec:	781b      	ldrb	r3, [r3, #0]
 8009aee:	7d3a      	ldrb	r2, [r7, #20]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d10e      	bne.n	8009b12 <dir_find+0x106>
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	691a      	ldr	r2, [r3, #16]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6a1b      	ldr	r3, [r3, #32]
 8009afc:	4619      	mov	r1, r3
 8009afe:	4610      	mov	r0, r2
 8009b00:	f7ff fdfc 	bl	80096fc <cmp_lfn>
 8009b04:	4603      	mov	r3, r0
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d003      	beq.n	8009b12 <dir_find+0x106>
 8009b0a:	7d7b      	ldrb	r3, [r7, #21]
 8009b0c:	3b01      	subs	r3, #1
 8009b0e:	b2db      	uxtb	r3, r3
 8009b10:	e000      	b.n	8009b14 <dir_find+0x108>
 8009b12:	23ff      	movs	r3, #255	; 0xff
 8009b14:	757b      	strb	r3, [r7, #21]
 8009b16:	e024      	b.n	8009b62 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009b18:	7d7b      	ldrb	r3, [r7, #21]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d109      	bne.n	8009b32 <dir_find+0x126>
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a1b      	ldr	r3, [r3, #32]
 8009b22:	4618      	mov	r0, r3
 8009b24:	f7ff ff51 	bl	80099ca <sum_sfn>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	461a      	mov	r2, r3
 8009b2c:	7d3b      	ldrb	r3, [r7, #20]
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d024      	beq.n	8009b7c <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009b38:	f003 0301 	and.w	r3, r3, #1
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d10a      	bne.n	8009b56 <dir_find+0x14a>
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6a18      	ldr	r0, [r3, #32]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	3324      	adds	r3, #36	; 0x24
 8009b48:	220b      	movs	r2, #11
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	f7fe fe25 	bl	800879a <mem_cmp>
 8009b50:	4603      	mov	r3, r0
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d014      	beq.n	8009b80 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8009b56:	23ff      	movs	r3, #255	; 0xff
 8009b58:	757b      	strb	r3, [r7, #21]
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b60:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009b62:	2100      	movs	r1, #0
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f7ff fc6d 	bl	8009444 <dir_next>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009b6e:	7dfb      	ldrb	r3, [r7, #23]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	f43f af65 	beq.w	8009a40 <dir_find+0x34>
 8009b76:	e004      	b.n	8009b82 <dir_find+0x176>
		if (res != FR_OK) break;
 8009b78:	bf00      	nop
 8009b7a:	e002      	b.n	8009b82 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8009b7c:	bf00      	nop
 8009b7e:	e000      	b.n	8009b82 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8009b80:	bf00      	nop

	return res;
 8009b82:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b84:	4618      	mov	r0, r3
 8009b86:	3718      	adds	r7, #24
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b08c      	sub	sp, #48	; 0x30
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009ba0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d001      	beq.n	8009bac <dir_register+0x20>
 8009ba8:	2306      	movs	r3, #6
 8009baa:	e0e0      	b.n	8009d6e <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8009bac:	2300      	movs	r3, #0
 8009bae:	627b      	str	r3, [r7, #36]	; 0x24
 8009bb0:	e002      	b.n	8009bb8 <dir_register+0x2c>
 8009bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bb4:	3301      	adds	r3, #1
 8009bb6:	627b      	str	r3, [r7, #36]	; 0x24
 8009bb8:	69fb      	ldr	r3, [r7, #28]
 8009bba:	691a      	ldr	r2, [r3, #16]
 8009bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bbe:	005b      	lsls	r3, r3, #1
 8009bc0:	4413      	add	r3, r2
 8009bc2:	881b      	ldrh	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d1f4      	bne.n	8009bb2 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8009bce:	f107 030c 	add.w	r3, r7, #12
 8009bd2:	220c      	movs	r2, #12
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7fe fda5 	bl	8008724 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8009bda:	7dfb      	ldrb	r3, [r7, #23]
 8009bdc:	f003 0301 	and.w	r3, r3, #1
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d032      	beq.n	8009c4a <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2240      	movs	r2, #64	; 0x40
 8009be8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8009bec:	2301      	movs	r3, #1
 8009bee:	62bb      	str	r3, [r7, #40]	; 0x28
 8009bf0:	e016      	b.n	8009c20 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f103 0024 	add.w	r0, r3, #36	; 0x24
 8009bf8:	69fb      	ldr	r3, [r7, #28]
 8009bfa:	691a      	ldr	r2, [r3, #16]
 8009bfc:	f107 010c 	add.w	r1, r7, #12
 8009c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c02:	f7ff fe53 	bl	80098ac <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f7ff ff00 	bl	8009a0c <dir_find>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8009c12:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d106      	bne.n	8009c28 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8009c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c1c:	3301      	adds	r3, #1
 8009c1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c22:	2b63      	cmp	r3, #99	; 0x63
 8009c24:	d9e5      	bls.n	8009bf2 <dir_register+0x66>
 8009c26:	e000      	b.n	8009c2a <dir_register+0x9e>
			if (res != FR_OK) break;
 8009c28:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8009c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c2c:	2b64      	cmp	r3, #100	; 0x64
 8009c2e:	d101      	bne.n	8009c34 <dir_register+0xa8>
 8009c30:	2307      	movs	r3, #7
 8009c32:	e09c      	b.n	8009d6e <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8009c34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c38:	2b04      	cmp	r3, #4
 8009c3a:	d002      	beq.n	8009c42 <dir_register+0xb6>
 8009c3c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c40:	e095      	b.n	8009d6e <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8009c42:	7dfa      	ldrb	r2, [r7, #23]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8009c4a:	7dfb      	ldrb	r3, [r7, #23]
 8009c4c:	f003 0302 	and.w	r3, r3, #2
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d007      	beq.n	8009c64 <dir_register+0xd8>
 8009c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c56:	330c      	adds	r3, #12
 8009c58:	4a47      	ldr	r2, [pc, #284]	; (8009d78 <dir_register+0x1ec>)
 8009c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8009c5e:	089b      	lsrs	r3, r3, #2
 8009c60:	3301      	adds	r3, #1
 8009c62:	e000      	b.n	8009c66 <dir_register+0xda>
 8009c64:	2301      	movs	r3, #1
 8009c66:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8009c68:	6a39      	ldr	r1, [r7, #32]
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f7ff fcc0 	bl	80095f0 <dir_alloc>
 8009c70:	4603      	mov	r3, r0
 8009c72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8009c76:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d148      	bne.n	8009d10 <dir_register+0x184>
 8009c7e:	6a3b      	ldr	r3, [r7, #32]
 8009c80:	3b01      	subs	r3, #1
 8009c82:	623b      	str	r3, [r7, #32]
 8009c84:	6a3b      	ldr	r3, [r7, #32]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d042      	beq.n	8009d10 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	695a      	ldr	r2, [r3, #20]
 8009c8e:	6a3b      	ldr	r3, [r7, #32]
 8009c90:	015b      	lsls	r3, r3, #5
 8009c92:	1ad3      	subs	r3, r2, r3
 8009c94:	4619      	mov	r1, r3
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f7ff fb4b 	bl	8009332 <dir_sdi>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009ca2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d132      	bne.n	8009d10 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	3324      	adds	r3, #36	; 0x24
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f7ff fe8b 	bl	80099ca <sum_sfn>
 8009cb4:	4603      	mov	r3, r0
 8009cb6:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	69db      	ldr	r3, [r3, #28]
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	69f8      	ldr	r0, [r7, #28]
 8009cc0:	f7fe ff5e 	bl	8008b80 <move_window>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8009cca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d11d      	bne.n	8009d0e <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8009cd2:	69fb      	ldr	r3, [r7, #28]
 8009cd4:	6918      	ldr	r0, [r3, #16]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	6a19      	ldr	r1, [r3, #32]
 8009cda:	6a3b      	ldr	r3, [r7, #32]
 8009cdc:	b2da      	uxtb	r2, r3
 8009cde:	7efb      	ldrb	r3, [r7, #27]
 8009ce0:	f7ff fd7c 	bl	80097dc <put_lfn>
				fs->wflag = 1;
 8009ce4:	69fb      	ldr	r3, [r7, #28]
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8009cea:	2100      	movs	r1, #0
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f7ff fba9 	bl	8009444 <dir_next>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8009cf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d107      	bne.n	8009d10 <dir_register+0x184>
 8009d00:	6a3b      	ldr	r3, [r7, #32]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	623b      	str	r3, [r7, #32]
 8009d06:	6a3b      	ldr	r3, [r7, #32]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d1d5      	bne.n	8009cb8 <dir_register+0x12c>
 8009d0c:	e000      	b.n	8009d10 <dir_register+0x184>
				if (res != FR_OK) break;
 8009d0e:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009d10:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d128      	bne.n	8009d6a <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	69db      	ldr	r3, [r3, #28]
 8009d1c:	4619      	mov	r1, r3
 8009d1e:	69f8      	ldr	r0, [r7, #28]
 8009d20:	f7fe ff2e 	bl	8008b80 <move_window>
 8009d24:	4603      	mov	r3, r0
 8009d26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8009d2a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d11b      	bne.n	8009d6a <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a1b      	ldr	r3, [r3, #32]
 8009d36:	2220      	movs	r2, #32
 8009d38:	2100      	movs	r1, #0
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fe fd13 	bl	8008766 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6a18      	ldr	r0, [r3, #32]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	3324      	adds	r3, #36	; 0x24
 8009d48:	220b      	movs	r2, #11
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	f7fe fcea 	bl	8008724 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6a1b      	ldr	r3, [r3, #32]
 8009d5a:	330c      	adds	r3, #12
 8009d5c:	f002 0218 	and.w	r2, r2, #24
 8009d60:	b2d2      	uxtb	r2, r2
 8009d62:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8009d64:	69fb      	ldr	r3, [r7, #28]
 8009d66:	2201      	movs	r2, #1
 8009d68:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009d6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3730      	adds	r7, #48	; 0x30
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
 8009d76:	bf00      	nop
 8009d78:	4ec4ec4f 	.word	0x4ec4ec4f

08009d7c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b08a      	sub	sp, #40	; 0x28
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	613b      	str	r3, [r7, #16]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	60fb      	str	r3, [r7, #12]
 8009d94:	2300      	movs	r3, #0
 8009d96:	617b      	str	r3, [r7, #20]
 8009d98:	697b      	ldr	r3, [r7, #20]
 8009d9a:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8009d9c:	69bb      	ldr	r3, [r7, #24]
 8009d9e:	1c5a      	adds	r2, r3, #1
 8009da0:	61ba      	str	r2, [r7, #24]
 8009da2:	693a      	ldr	r2, [r7, #16]
 8009da4:	4413      	add	r3, r2
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8009daa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dac:	2b1f      	cmp	r3, #31
 8009dae:	d940      	bls.n	8009e32 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8009db0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009db2:	2b2f      	cmp	r3, #47	; 0x2f
 8009db4:	d006      	beq.n	8009dc4 <create_name+0x48>
 8009db6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009db8:	2b5c      	cmp	r3, #92	; 0x5c
 8009dba:	d110      	bne.n	8009dde <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009dbc:	e002      	b.n	8009dc4 <create_name+0x48>
 8009dbe:	69bb      	ldr	r3, [r7, #24]
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	61bb      	str	r3, [r7, #24]
 8009dc4:	693a      	ldr	r2, [r7, #16]
 8009dc6:	69bb      	ldr	r3, [r7, #24]
 8009dc8:	4413      	add	r3, r2
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	2b2f      	cmp	r3, #47	; 0x2f
 8009dce:	d0f6      	beq.n	8009dbe <create_name+0x42>
 8009dd0:	693a      	ldr	r2, [r7, #16]
 8009dd2:	69bb      	ldr	r3, [r7, #24]
 8009dd4:	4413      	add	r3, r2
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	2b5c      	cmp	r3, #92	; 0x5c
 8009dda:	d0f0      	beq.n	8009dbe <create_name+0x42>
			break;
 8009ddc:	e02a      	b.n	8009e34 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	2bfe      	cmp	r3, #254	; 0xfe
 8009de2:	d901      	bls.n	8009de8 <create_name+0x6c>
 8009de4:	2306      	movs	r3, #6
 8009de6:	e177      	b.n	800a0d8 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8009de8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8009dee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009df0:	2101      	movs	r1, #1
 8009df2:	4618      	mov	r0, r3
 8009df4:	f7fe fab0 	bl	8008358 <ff_convert>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8009dfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d101      	bne.n	8009e06 <create_name+0x8a>
 8009e02:	2306      	movs	r3, #6
 8009e04:	e168      	b.n	800a0d8 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8009e06:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e08:	2b7f      	cmp	r3, #127	; 0x7f
 8009e0a:	d809      	bhi.n	8009e20 <create_name+0xa4>
 8009e0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e0e:	4619      	mov	r1, r3
 8009e10:	48b3      	ldr	r0, [pc, #716]	; (800a0e0 <create_name+0x364>)
 8009e12:	f7fe fce9 	bl	80087e8 <chk_chr>
 8009e16:	4603      	mov	r3, r0
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d001      	beq.n	8009e20 <create_name+0xa4>
 8009e1c:	2306      	movs	r3, #6
 8009e1e:	e15b      	b.n	800a0d8 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	1c5a      	adds	r2, r3, #1
 8009e24:	617a      	str	r2, [r7, #20]
 8009e26:	005b      	lsls	r3, r3, #1
 8009e28:	68fa      	ldr	r2, [r7, #12]
 8009e2a:	4413      	add	r3, r2
 8009e2c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009e2e:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8009e30:	e7b4      	b.n	8009d9c <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8009e32:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8009e34:	693a      	ldr	r2, [r7, #16]
 8009e36:	69bb      	ldr	r3, [r7, #24]
 8009e38:	441a      	add	r2, r3
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009e3e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e40:	2b1f      	cmp	r3, #31
 8009e42:	d801      	bhi.n	8009e48 <create_name+0xcc>
 8009e44:	2304      	movs	r3, #4
 8009e46:	e000      	b.n	8009e4a <create_name+0xce>
 8009e48:	2300      	movs	r3, #0
 8009e4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009e4e:	e011      	b.n	8009e74 <create_name+0xf8>
		w = lfn[di - 1];
 8009e50:	697b      	ldr	r3, [r7, #20]
 8009e52:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009e56:	3b01      	subs	r3, #1
 8009e58:	005b      	lsls	r3, r3, #1
 8009e5a:	68fa      	ldr	r2, [r7, #12]
 8009e5c:	4413      	add	r3, r2
 8009e5e:	881b      	ldrh	r3, [r3, #0]
 8009e60:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8009e62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e64:	2b20      	cmp	r3, #32
 8009e66:	d002      	beq.n	8009e6e <create_name+0xf2>
 8009e68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009e6a:	2b2e      	cmp	r3, #46	; 0x2e
 8009e6c:	d106      	bne.n	8009e7c <create_name+0x100>
		di--;
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	3b01      	subs	r3, #1
 8009e72:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d1ea      	bne.n	8009e50 <create_name+0xd4>
 8009e7a:	e000      	b.n	8009e7e <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8009e7c:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	005b      	lsls	r3, r3, #1
 8009e82:	68fa      	ldr	r2, [r7, #12]
 8009e84:	4413      	add	r3, r2
 8009e86:	2200      	movs	r2, #0
 8009e88:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d101      	bne.n	8009e94 <create_name+0x118>
 8009e90:	2306      	movs	r3, #6
 8009e92:	e121      	b.n	800a0d8 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	3324      	adds	r3, #36	; 0x24
 8009e98:	220b      	movs	r2, #11
 8009e9a:	2120      	movs	r1, #32
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	f7fe fc62 	bl	8008766 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	61bb      	str	r3, [r7, #24]
 8009ea6:	e002      	b.n	8009eae <create_name+0x132>
 8009ea8:	69bb      	ldr	r3, [r7, #24]
 8009eaa:	3301      	adds	r3, #1
 8009eac:	61bb      	str	r3, [r7, #24]
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	005b      	lsls	r3, r3, #1
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	881b      	ldrh	r3, [r3, #0]
 8009eb8:	2b20      	cmp	r3, #32
 8009eba:	d0f5      	beq.n	8009ea8 <create_name+0x12c>
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	005b      	lsls	r3, r3, #1
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	4413      	add	r3, r2
 8009ec4:	881b      	ldrh	r3, [r3, #0]
 8009ec6:	2b2e      	cmp	r3, #46	; 0x2e
 8009ec8:	d0ee      	beq.n	8009ea8 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d009      	beq.n	8009ee4 <create_name+0x168>
 8009ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009ed4:	f043 0303 	orr.w	r3, r3, #3
 8009ed8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8009edc:	e002      	b.n	8009ee4 <create_name+0x168>
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	3b01      	subs	r3, #1
 8009ee2:	617b      	str	r3, [r7, #20]
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d009      	beq.n	8009efe <create_name+0x182>
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009ef0:	3b01      	subs	r3, #1
 8009ef2:	005b      	lsls	r3, r3, #1
 8009ef4:	68fa      	ldr	r2, [r7, #12]
 8009ef6:	4413      	add	r3, r2
 8009ef8:	881b      	ldrh	r3, [r3, #0]
 8009efa:	2b2e      	cmp	r3, #46	; 0x2e
 8009efc:	d1ef      	bne.n	8009ede <create_name+0x162>

	i = b = 0; ni = 8;
 8009efe:	2300      	movs	r3, #0
 8009f00:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009f04:	2300      	movs	r3, #0
 8009f06:	623b      	str	r3, [r7, #32]
 8009f08:	2308      	movs	r3, #8
 8009f0a:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8009f0c:	69bb      	ldr	r3, [r7, #24]
 8009f0e:	1c5a      	adds	r2, r3, #1
 8009f10:	61ba      	str	r2, [r7, #24]
 8009f12:	005b      	lsls	r3, r3, #1
 8009f14:	68fa      	ldr	r2, [r7, #12]
 8009f16:	4413      	add	r3, r2
 8009f18:	881b      	ldrh	r3, [r3, #0]
 8009f1a:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8009f1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	f000 8090 	beq.w	800a044 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8009f24:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f26:	2b20      	cmp	r3, #32
 8009f28:	d006      	beq.n	8009f38 <create_name+0x1bc>
 8009f2a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f2c:	2b2e      	cmp	r3, #46	; 0x2e
 8009f2e:	d10a      	bne.n	8009f46 <create_name+0x1ca>
 8009f30:	69ba      	ldr	r2, [r7, #24]
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d006      	beq.n	8009f46 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8009f38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f3c:	f043 0303 	orr.w	r3, r3, #3
 8009f40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009f44:	e07d      	b.n	800a042 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8009f46:	6a3a      	ldr	r2, [r7, #32]
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	429a      	cmp	r2, r3
 8009f4c:	d203      	bcs.n	8009f56 <create_name+0x1da>
 8009f4e:	69ba      	ldr	r2, [r7, #24]
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d123      	bne.n	8009f9e <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8009f56:	69fb      	ldr	r3, [r7, #28]
 8009f58:	2b0b      	cmp	r3, #11
 8009f5a:	d106      	bne.n	8009f6a <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8009f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f60:	f043 0303 	orr.w	r3, r3, #3
 8009f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009f68:	e06f      	b.n	800a04a <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8009f6a:	69ba      	ldr	r2, [r7, #24]
 8009f6c:	697b      	ldr	r3, [r7, #20]
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d005      	beq.n	8009f7e <create_name+0x202>
 8009f72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f76:	f043 0303 	orr.w	r3, r3, #3
 8009f7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8009f7e:	69ba      	ldr	r2, [r7, #24]
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	429a      	cmp	r2, r3
 8009f84:	d860      	bhi.n	800a048 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	61bb      	str	r3, [r7, #24]
 8009f8a:	2308      	movs	r3, #8
 8009f8c:	623b      	str	r3, [r7, #32]
 8009f8e:	230b      	movs	r3, #11
 8009f90:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8009f92:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8009f96:	009b      	lsls	r3, r3, #2
 8009f98:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8009f9c:	e051      	b.n	800a042 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8009f9e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fa0:	2b7f      	cmp	r3, #127	; 0x7f
 8009fa2:	d914      	bls.n	8009fce <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8009fa4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fa6:	2100      	movs	r1, #0
 8009fa8:	4618      	mov	r0, r3
 8009faa:	f7fe f9d5 	bl	8008358 <ff_convert>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8009fb2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d004      	beq.n	8009fc2 <create_name+0x246>
 8009fb8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fba:	3b80      	subs	r3, #128	; 0x80
 8009fbc:	4a49      	ldr	r2, [pc, #292]	; (800a0e4 <create_name+0x368>)
 8009fbe:	5cd3      	ldrb	r3, [r2, r3]
 8009fc0:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8009fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fc6:	f043 0302 	orr.w	r3, r3, #2
 8009fca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8009fce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d007      	beq.n	8009fe4 <create_name+0x268>
 8009fd4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009fd6:	4619      	mov	r1, r3
 8009fd8:	4843      	ldr	r0, [pc, #268]	; (800a0e8 <create_name+0x36c>)
 8009fda:	f7fe fc05 	bl	80087e8 <chk_chr>
 8009fde:	4603      	mov	r3, r0
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d008      	beq.n	8009ff6 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8009fe4:	235f      	movs	r3, #95	; 0x5f
 8009fe6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009fec:	f043 0303 	orr.w	r3, r3, #3
 8009ff0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009ff4:	e01b      	b.n	800a02e <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8009ff6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ff8:	2b40      	cmp	r3, #64	; 0x40
 8009ffa:	d909      	bls.n	800a010 <create_name+0x294>
 8009ffc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009ffe:	2b5a      	cmp	r3, #90	; 0x5a
 800a000:	d806      	bhi.n	800a010 <create_name+0x294>
					b |= 2;
 800a002:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a006:	f043 0302 	orr.w	r3, r3, #2
 800a00a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a00e:	e00e      	b.n	800a02e <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800a010:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a012:	2b60      	cmp	r3, #96	; 0x60
 800a014:	d90b      	bls.n	800a02e <create_name+0x2b2>
 800a016:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a018:	2b7a      	cmp	r3, #122	; 0x7a
 800a01a:	d808      	bhi.n	800a02e <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800a01c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a020:	f043 0301 	orr.w	r3, r3, #1
 800a024:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800a028:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800a02a:	3b20      	subs	r3, #32
 800a02c:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800a02e:	6a3b      	ldr	r3, [r7, #32]
 800a030:	1c5a      	adds	r2, r3, #1
 800a032:	623a      	str	r2, [r7, #32]
 800a034:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800a036:	b2d1      	uxtb	r1, r2
 800a038:	687a      	ldr	r2, [r7, #4]
 800a03a:	4413      	add	r3, r2
 800a03c:	460a      	mov	r2, r1
 800a03e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800a042:	e763      	b.n	8009f0c <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800a044:	bf00      	nop
 800a046:	e000      	b.n	800a04a <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800a048:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a050:	2be5      	cmp	r3, #229	; 0xe5
 800a052:	d103      	bne.n	800a05c <create_name+0x2e0>
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2205      	movs	r2, #5
 800a058:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800a05c:	69fb      	ldr	r3, [r7, #28]
 800a05e:	2b08      	cmp	r3, #8
 800a060:	d104      	bne.n	800a06c <create_name+0x2f0>
 800a062:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a066:	009b      	lsls	r3, r3, #2
 800a068:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800a06c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a070:	f003 030c 	and.w	r3, r3, #12
 800a074:	2b0c      	cmp	r3, #12
 800a076:	d005      	beq.n	800a084 <create_name+0x308>
 800a078:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a07c:	f003 0303 	and.w	r3, r3, #3
 800a080:	2b03      	cmp	r3, #3
 800a082:	d105      	bne.n	800a090 <create_name+0x314>
 800a084:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a088:	f043 0302 	orr.w	r3, r3, #2
 800a08c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800a090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a094:	f003 0302 	and.w	r3, r3, #2
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d117      	bne.n	800a0cc <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800a09c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a0a0:	f003 0303 	and.w	r3, r3, #3
 800a0a4:	2b01      	cmp	r3, #1
 800a0a6:	d105      	bne.n	800a0b4 <create_name+0x338>
 800a0a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a0ac:	f043 0310 	orr.w	r3, r3, #16
 800a0b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800a0b4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a0b8:	f003 030c 	and.w	r3, r3, #12
 800a0bc:	2b04      	cmp	r3, #4
 800a0be:	d105      	bne.n	800a0cc <create_name+0x350>
 800a0c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a0c4:	f043 0308 	orr.w	r3, r3, #8
 800a0c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a0d2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800a0d6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3728      	adds	r7, #40	; 0x28
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}
 800a0e0:	0800c15c 	.word	0x0800c15c
 800a0e4:	0800c588 	.word	0x0800c588
 800a0e8:	0800c168 	.word	0x0800c168

0800a0ec <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b086      	sub	sp, #24
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	6078      	str	r0, [r7, #4]
 800a0f4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800a100:	e002      	b.n	800a108 <follow_path+0x1c>
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	3301      	adds	r3, #1
 800a106:	603b      	str	r3, [r7, #0]
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	781b      	ldrb	r3, [r3, #0]
 800a10c:	2b2f      	cmp	r3, #47	; 0x2f
 800a10e:	d0f8      	beq.n	800a102 <follow_path+0x16>
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	2b5c      	cmp	r3, #92	; 0x5c
 800a116:	d0f4      	beq.n	800a102 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	2200      	movs	r2, #0
 800a11c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800a11e:	683b      	ldr	r3, [r7, #0]
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	2b1f      	cmp	r3, #31
 800a124:	d80a      	bhi.n	800a13c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2280      	movs	r2, #128	; 0x80
 800a12a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800a12e:	2100      	movs	r1, #0
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f7ff f8fe 	bl	8009332 <dir_sdi>
 800a136:	4603      	mov	r3, r0
 800a138:	75fb      	strb	r3, [r7, #23]
 800a13a:	e048      	b.n	800a1ce <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a13c:	463b      	mov	r3, r7
 800a13e:	4619      	mov	r1, r3
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f7ff fe1b 	bl	8009d7c <create_name>
 800a146:	4603      	mov	r3, r0
 800a148:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a14a:	7dfb      	ldrb	r3, [r7, #23]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d139      	bne.n	800a1c4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f7ff fc5b 	bl	8009a0c <dir_find>
 800a156:	4603      	mov	r3, r0
 800a158:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800a160:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800a162:	7dfb      	ldrb	r3, [r7, #23]
 800a164:	2b00      	cmp	r3, #0
 800a166:	d00a      	beq.n	800a17e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800a168:	7dfb      	ldrb	r3, [r7, #23]
 800a16a:	2b04      	cmp	r3, #4
 800a16c:	d12c      	bne.n	800a1c8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800a16e:	7afb      	ldrb	r3, [r7, #11]
 800a170:	f003 0304 	and.w	r3, r3, #4
 800a174:	2b00      	cmp	r3, #0
 800a176:	d127      	bne.n	800a1c8 <follow_path+0xdc>
 800a178:	2305      	movs	r3, #5
 800a17a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800a17c:	e024      	b.n	800a1c8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a17e:	7afb      	ldrb	r3, [r7, #11]
 800a180:	f003 0304 	and.w	r3, r3, #4
 800a184:	2b00      	cmp	r3, #0
 800a186:	d121      	bne.n	800a1cc <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	799b      	ldrb	r3, [r3, #6]
 800a18c:	f003 0310 	and.w	r3, r3, #16
 800a190:	2b00      	cmp	r3, #0
 800a192:	d102      	bne.n	800a19a <follow_path+0xae>
				res = FR_NO_PATH; break;
 800a194:	2305      	movs	r3, #5
 800a196:	75fb      	strb	r3, [r7, #23]
 800a198:	e019      	b.n	800a1ce <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	695b      	ldr	r3, [r3, #20]
 800a1a4:	68fa      	ldr	r2, [r7, #12]
 800a1a6:	8992      	ldrh	r2, [r2, #12]
 800a1a8:	fbb3 f0f2 	udiv	r0, r3, r2
 800a1ac:	fb02 f200 	mul.w	r2, r2, r0
 800a1b0:	1a9b      	subs	r3, r3, r2
 800a1b2:	440b      	add	r3, r1
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	68f8      	ldr	r0, [r7, #12]
 800a1b8:	f7ff fa61 	bl	800967e <ld_clust>
 800a1bc:	4602      	mov	r2, r0
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800a1c2:	e7bb      	b.n	800a13c <follow_path+0x50>
			if (res != FR_OK) break;
 800a1c4:	bf00      	nop
 800a1c6:	e002      	b.n	800a1ce <follow_path+0xe2>
				break;
 800a1c8:	bf00      	nop
 800a1ca:	e000      	b.n	800a1ce <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800a1cc:	bf00      	nop
			}
		}
	}

	return res;
 800a1ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	3718      	adds	r7, #24
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b087      	sub	sp, #28
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800a1e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a1e4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d031      	beq.n	800a252 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	617b      	str	r3, [r7, #20]
 800a1f4:	e002      	b.n	800a1fc <get_ldnumber+0x24>
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	617b      	str	r3, [r7, #20]
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	781b      	ldrb	r3, [r3, #0]
 800a200:	2b1f      	cmp	r3, #31
 800a202:	d903      	bls.n	800a20c <get_ldnumber+0x34>
 800a204:	697b      	ldr	r3, [r7, #20]
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	2b3a      	cmp	r3, #58	; 0x3a
 800a20a:	d1f4      	bne.n	800a1f6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800a20c:	697b      	ldr	r3, [r7, #20]
 800a20e:	781b      	ldrb	r3, [r3, #0]
 800a210:	2b3a      	cmp	r3, #58	; 0x3a
 800a212:	d11c      	bne.n	800a24e <get_ldnumber+0x76>
			tp = *path;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	1c5a      	adds	r2, r3, #1
 800a21e:	60fa      	str	r2, [r7, #12]
 800a220:	781b      	ldrb	r3, [r3, #0]
 800a222:	3b30      	subs	r3, #48	; 0x30
 800a224:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	2b09      	cmp	r3, #9
 800a22a:	d80e      	bhi.n	800a24a <get_ldnumber+0x72>
 800a22c:	68fa      	ldr	r2, [r7, #12]
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	429a      	cmp	r2, r3
 800a232:	d10a      	bne.n	800a24a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800a234:	68bb      	ldr	r3, [r7, #8]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d107      	bne.n	800a24a <get_ldnumber+0x72>
					vol = (int)i;
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	3301      	adds	r3, #1
 800a242:	617b      	str	r3, [r7, #20]
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	697a      	ldr	r2, [r7, #20]
 800a248:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a24a:	693b      	ldr	r3, [r7, #16]
 800a24c:	e002      	b.n	800a254 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a24e:	2300      	movs	r3, #0
 800a250:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a252:	693b      	ldr	r3, [r7, #16]
}
 800a254:	4618      	mov	r0, r3
 800a256:	371c      	adds	r7, #28
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2200      	movs	r2, #0
 800a26e:	70da      	strb	r2, [r3, #3]
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f04f 32ff 	mov.w	r2, #4294967295
 800a276:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a278:	6839      	ldr	r1, [r7, #0]
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f7fe fc80 	bl	8008b80 <move_window>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d001      	beq.n	800a28a <check_fs+0x2a>
 800a286:	2304      	movs	r3, #4
 800a288:	e038      	b.n	800a2fc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	3338      	adds	r3, #56	; 0x38
 800a28e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a292:	4618      	mov	r0, r3
 800a294:	f7fe f9c4 	bl	8008620 <ld_word>
 800a298:	4603      	mov	r3, r0
 800a29a:	461a      	mov	r2, r3
 800a29c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d001      	beq.n	800a2a8 <check_fs+0x48>
 800a2a4:	2303      	movs	r3, #3
 800a2a6:	e029      	b.n	800a2fc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a2ae:	2be9      	cmp	r3, #233	; 0xe9
 800a2b0:	d009      	beq.n	800a2c6 <check_fs+0x66>
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a2b8:	2beb      	cmp	r3, #235	; 0xeb
 800a2ba:	d11e      	bne.n	800a2fa <check_fs+0x9a>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a2c2:	2b90      	cmp	r3, #144	; 0x90
 800a2c4:	d119      	bne.n	800a2fa <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	3338      	adds	r3, #56	; 0x38
 800a2ca:	3336      	adds	r3, #54	; 0x36
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	f7fe f9bf 	bl	8008650 <ld_dword>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a2d8:	4a0a      	ldr	r2, [pc, #40]	; (800a304 <check_fs+0xa4>)
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d101      	bne.n	800a2e2 <check_fs+0x82>
 800a2de:	2300      	movs	r3, #0
 800a2e0:	e00c      	b.n	800a2fc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	3338      	adds	r3, #56	; 0x38
 800a2e6:	3352      	adds	r3, #82	; 0x52
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f7fe f9b1 	bl	8008650 <ld_dword>
 800a2ee:	4602      	mov	r2, r0
 800a2f0:	4b05      	ldr	r3, [pc, #20]	; (800a308 <check_fs+0xa8>)
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d101      	bne.n	800a2fa <check_fs+0x9a>
 800a2f6:	2300      	movs	r3, #0
 800a2f8:	e000      	b.n	800a2fc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a2fa:	2302      	movs	r3, #2
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3708      	adds	r7, #8
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}
 800a304:	00544146 	.word	0x00544146
 800a308:	33544146 	.word	0x33544146

0800a30c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b096      	sub	sp, #88	; 0x58
 800a310:	af00      	add	r7, sp, #0
 800a312:	60f8      	str	r0, [r7, #12]
 800a314:	60b9      	str	r1, [r7, #8]
 800a316:	4613      	mov	r3, r2
 800a318:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	2200      	movs	r2, #0
 800a31e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a320:	68f8      	ldr	r0, [r7, #12]
 800a322:	f7ff ff59 	bl	800a1d8 <get_ldnumber>
 800a326:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	da01      	bge.n	800a332 <find_volume+0x26>
 800a32e:	230b      	movs	r3, #11
 800a330:	e268      	b.n	800a804 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a332:	4ab0      	ldr	r2, [pc, #704]	; (800a5f4 <find_volume+0x2e8>)
 800a334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a33a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a33c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d101      	bne.n	800a346 <find_volume+0x3a>
 800a342:	230c      	movs	r3, #12
 800a344:	e25e      	b.n	800a804 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a34a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a34c:	79fb      	ldrb	r3, [r7, #7]
 800a34e:	f023 0301 	bic.w	r3, r3, #1
 800a352:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a354:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d01a      	beq.n	800a392 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a35c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a35e:	785b      	ldrb	r3, [r3, #1]
 800a360:	4618      	mov	r0, r3
 800a362:	f7fe f8bf 	bl	80084e4 <disk_status>
 800a366:	4603      	mov	r3, r0
 800a368:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a36c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a370:	f003 0301 	and.w	r3, r3, #1
 800a374:	2b00      	cmp	r3, #0
 800a376:	d10c      	bne.n	800a392 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a378:	79fb      	ldrb	r3, [r7, #7]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d007      	beq.n	800a38e <find_volume+0x82>
 800a37e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a382:	f003 0304 	and.w	r3, r3, #4
 800a386:	2b00      	cmp	r3, #0
 800a388:	d001      	beq.n	800a38e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a38a:	230a      	movs	r3, #10
 800a38c:	e23a      	b.n	800a804 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800a38e:	2300      	movs	r3, #0
 800a390:	e238      	b.n	800a804 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a394:	2200      	movs	r2, #0
 800a396:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a398:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a39a:	b2da      	uxtb	r2, r3
 800a39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a39e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a2:	785b      	ldrb	r3, [r3, #1]
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	f7fe f8b7 	bl	8008518 <disk_initialize>
 800a3aa:	4603      	mov	r3, r0
 800a3ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a3b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a3b4:	f003 0301 	and.w	r3, r3, #1
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d001      	beq.n	800a3c0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a3bc:	2303      	movs	r3, #3
 800a3be:	e221      	b.n	800a804 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a3c0:	79fb      	ldrb	r3, [r7, #7]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d007      	beq.n	800a3d6 <find_volume+0xca>
 800a3c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800a3ca:	f003 0304 	and.w	r3, r3, #4
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	d001      	beq.n	800a3d6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a3d2:	230a      	movs	r3, #10
 800a3d4:	e216      	b.n	800a804 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800a3d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3d8:	7858      	ldrb	r0, [r3, #1]
 800a3da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3dc:	330c      	adds	r3, #12
 800a3de:	461a      	mov	r2, r3
 800a3e0:	2102      	movs	r1, #2
 800a3e2:	f7fe f8ff 	bl	80085e4 <disk_ioctl>
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d001      	beq.n	800a3f0 <find_volume+0xe4>
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	e209      	b.n	800a804 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800a3f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3f2:	899b      	ldrh	r3, [r3, #12]
 800a3f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3f8:	d80d      	bhi.n	800a416 <find_volume+0x10a>
 800a3fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3fc:	899b      	ldrh	r3, [r3, #12]
 800a3fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a402:	d308      	bcc.n	800a416 <find_volume+0x10a>
 800a404:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a406:	899b      	ldrh	r3, [r3, #12]
 800a408:	461a      	mov	r2, r3
 800a40a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a40c:	899b      	ldrh	r3, [r3, #12]
 800a40e:	3b01      	subs	r3, #1
 800a410:	4013      	ands	r3, r2
 800a412:	2b00      	cmp	r3, #0
 800a414:	d001      	beq.n	800a41a <find_volume+0x10e>
 800a416:	2301      	movs	r3, #1
 800a418:	e1f4      	b.n	800a804 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a41a:	2300      	movs	r3, #0
 800a41c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a41e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a420:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a422:	f7ff ff1d 	bl	800a260 <check_fs>
 800a426:	4603      	mov	r3, r0
 800a428:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a42c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a430:	2b02      	cmp	r3, #2
 800a432:	d14b      	bne.n	800a4cc <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a434:	2300      	movs	r3, #0
 800a436:	643b      	str	r3, [r7, #64]	; 0x40
 800a438:	e01f      	b.n	800a47a <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a43a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a43c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800a440:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a442:	011b      	lsls	r3, r3, #4
 800a444:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800a448:	4413      	add	r3, r2
 800a44a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a44c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a44e:	3304      	adds	r3, #4
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d006      	beq.n	800a464 <find_volume+0x158>
 800a456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a458:	3308      	adds	r3, #8
 800a45a:	4618      	mov	r0, r3
 800a45c:	f7fe f8f8 	bl	8008650 <ld_dword>
 800a460:	4602      	mov	r2, r0
 800a462:	e000      	b.n	800a466 <find_volume+0x15a>
 800a464:	2200      	movs	r2, #0
 800a466:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800a46e:	440b      	add	r3, r1
 800a470:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a476:	3301      	adds	r3, #1
 800a478:	643b      	str	r3, [r7, #64]	; 0x40
 800a47a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a47c:	2b03      	cmp	r3, #3
 800a47e:	d9dc      	bls.n	800a43a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a480:	2300      	movs	r3, #0
 800a482:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800a484:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a486:	2b00      	cmp	r3, #0
 800a488:	d002      	beq.n	800a490 <find_volume+0x184>
 800a48a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a48c:	3b01      	subs	r3, #1
 800a48e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a492:	009b      	lsls	r3, r3, #2
 800a494:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800a498:	4413      	add	r3, r2
 800a49a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a49e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a4a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d005      	beq.n	800a4b2 <find_volume+0x1a6>
 800a4a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a4a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a4aa:	f7ff fed9 	bl	800a260 <check_fs>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	e000      	b.n	800a4b4 <find_volume+0x1a8>
 800a4b2:	2303      	movs	r3, #3
 800a4b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a4b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a4bc:	2b01      	cmp	r3, #1
 800a4be:	d905      	bls.n	800a4cc <find_volume+0x1c0>
 800a4c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	643b      	str	r3, [r7, #64]	; 0x40
 800a4c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a4c8:	2b03      	cmp	r3, #3
 800a4ca:	d9e1      	bls.n	800a490 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a4cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a4d0:	2b04      	cmp	r3, #4
 800a4d2:	d101      	bne.n	800a4d8 <find_volume+0x1cc>
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	e195      	b.n	800a804 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a4d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a4dc:	2b01      	cmp	r3, #1
 800a4de:	d901      	bls.n	800a4e4 <find_volume+0x1d8>
 800a4e0:	230d      	movs	r3, #13
 800a4e2:	e18f      	b.n	800a804 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a4e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4e6:	3338      	adds	r3, #56	; 0x38
 800a4e8:	330b      	adds	r3, #11
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f7fe f898 	bl	8008620 <ld_word>
 800a4f0:	4603      	mov	r3, r0
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4f6:	899b      	ldrh	r3, [r3, #12]
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d001      	beq.n	800a500 <find_volume+0x1f4>
 800a4fc:	230d      	movs	r3, #13
 800a4fe:	e181      	b.n	800a804 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a502:	3338      	adds	r3, #56	; 0x38
 800a504:	3316      	adds	r3, #22
 800a506:	4618      	mov	r0, r3
 800a508:	f7fe f88a 	bl	8008620 <ld_word>
 800a50c:	4603      	mov	r3, r0
 800a50e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a510:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a512:	2b00      	cmp	r3, #0
 800a514:	d106      	bne.n	800a524 <find_volume+0x218>
 800a516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a518:	3338      	adds	r3, #56	; 0x38
 800a51a:	3324      	adds	r3, #36	; 0x24
 800a51c:	4618      	mov	r0, r3
 800a51e:	f7fe f897 	bl	8008650 <ld_dword>
 800a522:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800a524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a526:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a528:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a52a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a52c:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800a530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a532:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a536:	789b      	ldrb	r3, [r3, #2]
 800a538:	2b01      	cmp	r3, #1
 800a53a:	d005      	beq.n	800a548 <find_volume+0x23c>
 800a53c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a53e:	789b      	ldrb	r3, [r3, #2]
 800a540:	2b02      	cmp	r3, #2
 800a542:	d001      	beq.n	800a548 <find_volume+0x23c>
 800a544:	230d      	movs	r3, #13
 800a546:	e15d      	b.n	800a804 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a54a:	789b      	ldrb	r3, [r3, #2]
 800a54c:	461a      	mov	r2, r3
 800a54e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a550:	fb02 f303 	mul.w	r3, r2, r3
 800a554:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a558:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a55c:	b29a      	uxth	r2, r3
 800a55e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a560:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a564:	895b      	ldrh	r3, [r3, #10]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d008      	beq.n	800a57c <find_volume+0x270>
 800a56a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a56c:	895b      	ldrh	r3, [r3, #10]
 800a56e:	461a      	mov	r2, r3
 800a570:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a572:	895b      	ldrh	r3, [r3, #10]
 800a574:	3b01      	subs	r3, #1
 800a576:	4013      	ands	r3, r2
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d001      	beq.n	800a580 <find_volume+0x274>
 800a57c:	230d      	movs	r3, #13
 800a57e:	e141      	b.n	800a804 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a582:	3338      	adds	r3, #56	; 0x38
 800a584:	3311      	adds	r3, #17
 800a586:	4618      	mov	r0, r3
 800a588:	f7fe f84a 	bl	8008620 <ld_word>
 800a58c:	4603      	mov	r3, r0
 800a58e:	461a      	mov	r2, r3
 800a590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a592:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a596:	891b      	ldrh	r3, [r3, #8]
 800a598:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a59a:	8992      	ldrh	r2, [r2, #12]
 800a59c:	0952      	lsrs	r2, r2, #5
 800a59e:	b292      	uxth	r2, r2
 800a5a0:	fbb3 f1f2 	udiv	r1, r3, r2
 800a5a4:	fb02 f201 	mul.w	r2, r2, r1
 800a5a8:	1a9b      	subs	r3, r3, r2
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d001      	beq.n	800a5b4 <find_volume+0x2a8>
 800a5b0:	230d      	movs	r3, #13
 800a5b2:	e127      	b.n	800a804 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a5b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b6:	3338      	adds	r3, #56	; 0x38
 800a5b8:	3313      	adds	r3, #19
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7fe f830 	bl	8008620 <ld_word>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a5c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d106      	bne.n	800a5d8 <find_volume+0x2cc>
 800a5ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5cc:	3338      	adds	r3, #56	; 0x38
 800a5ce:	3320      	adds	r3, #32
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f7fe f83d 	bl	8008650 <ld_dword>
 800a5d6:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a5d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5da:	3338      	adds	r3, #56	; 0x38
 800a5dc:	330e      	adds	r3, #14
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7fe f81e 	bl	8008620 <ld_word>
 800a5e4:	4603      	mov	r3, r0
 800a5e6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a5e8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d104      	bne.n	800a5f8 <find_volume+0x2ec>
 800a5ee:	230d      	movs	r3, #13
 800a5f0:	e108      	b.n	800a804 <find_volume+0x4f8>
 800a5f2:	bf00      	nop
 800a5f4:	200000e0 	.word	0x200000e0

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a5f8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a5fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5fc:	4413      	add	r3, r2
 800a5fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a600:	8911      	ldrh	r1, [r2, #8]
 800a602:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a604:	8992      	ldrh	r2, [r2, #12]
 800a606:	0952      	lsrs	r2, r2, #5
 800a608:	b292      	uxth	r2, r2
 800a60a:	fbb1 f2f2 	udiv	r2, r1, r2
 800a60e:	b292      	uxth	r2, r2
 800a610:	4413      	add	r3, r2
 800a612:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a614:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a618:	429a      	cmp	r2, r3
 800a61a:	d201      	bcs.n	800a620 <find_volume+0x314>
 800a61c:	230d      	movs	r3, #13
 800a61e:	e0f1      	b.n	800a804 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a620:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a624:	1ad3      	subs	r3, r2, r3
 800a626:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a628:	8952      	ldrh	r2, [r2, #10]
 800a62a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a62e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a632:	2b00      	cmp	r3, #0
 800a634:	d101      	bne.n	800a63a <find_volume+0x32e>
 800a636:	230d      	movs	r3, #13
 800a638:	e0e4      	b.n	800a804 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800a63a:	2303      	movs	r3, #3
 800a63c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a642:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a646:	4293      	cmp	r3, r2
 800a648:	d802      	bhi.n	800a650 <find_volume+0x344>
 800a64a:	2302      	movs	r3, #2
 800a64c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a652:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a656:	4293      	cmp	r3, r2
 800a658:	d802      	bhi.n	800a660 <find_volume+0x354>
 800a65a:	2301      	movs	r3, #1
 800a65c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a662:	1c9a      	adds	r2, r3, #2
 800a664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a666:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800a668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a66a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a66c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a66e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a670:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a672:	441a      	add	r2, r3
 800a674:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a676:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800a678:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a67c:	441a      	add	r2, r3
 800a67e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a680:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800a682:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a686:	2b03      	cmp	r3, #3
 800a688:	d11e      	bne.n	800a6c8 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a68a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a68c:	3338      	adds	r3, #56	; 0x38
 800a68e:	332a      	adds	r3, #42	; 0x2a
 800a690:	4618      	mov	r0, r3
 800a692:	f7fd ffc5 	bl	8008620 <ld_word>
 800a696:	4603      	mov	r3, r0
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d001      	beq.n	800a6a0 <find_volume+0x394>
 800a69c:	230d      	movs	r3, #13
 800a69e:	e0b1      	b.n	800a804 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a6a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a2:	891b      	ldrh	r3, [r3, #8]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d001      	beq.n	800a6ac <find_volume+0x3a0>
 800a6a8:	230d      	movs	r3, #13
 800a6aa:	e0ab      	b.n	800a804 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ae:	3338      	adds	r3, #56	; 0x38
 800a6b0:	332c      	adds	r3, #44	; 0x2c
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f7fd ffcc 	bl	8008650 <ld_dword>
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6bc:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a6be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c0:	69db      	ldr	r3, [r3, #28]
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	647b      	str	r3, [r7, #68]	; 0x44
 800a6c6:	e01f      	b.n	800a708 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ca:	891b      	ldrh	r3, [r3, #8]
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d101      	bne.n	800a6d4 <find_volume+0x3c8>
 800a6d0:	230d      	movs	r3, #13
 800a6d2:	e097      	b.n	800a804 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a6d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6da:	441a      	add	r2, r3
 800a6dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6de:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a6e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a6e4:	2b02      	cmp	r3, #2
 800a6e6:	d103      	bne.n	800a6f0 <find_volume+0x3e4>
 800a6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ea:	69db      	ldr	r3, [r3, #28]
 800a6ec:	005b      	lsls	r3, r3, #1
 800a6ee:	e00a      	b.n	800a706 <find_volume+0x3fa>
 800a6f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6f2:	69da      	ldr	r2, [r3, #28]
 800a6f4:	4613      	mov	r3, r2
 800a6f6:	005b      	lsls	r3, r3, #1
 800a6f8:	4413      	add	r3, r2
 800a6fa:	085a      	lsrs	r2, r3, #1
 800a6fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6fe:	69db      	ldr	r3, [r3, #28]
 800a700:	f003 0301 	and.w	r3, r3, #1
 800a704:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a706:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a708:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70a:	6a1a      	ldr	r2, [r3, #32]
 800a70c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a70e:	899b      	ldrh	r3, [r3, #12]
 800a710:	4619      	mov	r1, r3
 800a712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a714:	440b      	add	r3, r1
 800a716:	3b01      	subs	r3, #1
 800a718:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a71a:	8989      	ldrh	r1, [r1, #12]
 800a71c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a720:	429a      	cmp	r2, r3
 800a722:	d201      	bcs.n	800a728 <find_volume+0x41c>
 800a724:	230d      	movs	r3, #13
 800a726:	e06d      	b.n	800a804 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a72a:	f04f 32ff 	mov.w	r2, #4294967295
 800a72e:	619a      	str	r2, [r3, #24]
 800a730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a732:	699a      	ldr	r2, [r3, #24]
 800a734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a736:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800a738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a73a:	2280      	movs	r2, #128	; 0x80
 800a73c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a73e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a742:	2b03      	cmp	r3, #3
 800a744:	d149      	bne.n	800a7da <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a748:	3338      	adds	r3, #56	; 0x38
 800a74a:	3330      	adds	r3, #48	; 0x30
 800a74c:	4618      	mov	r0, r3
 800a74e:	f7fd ff67 	bl	8008620 <ld_word>
 800a752:	4603      	mov	r3, r0
 800a754:	2b01      	cmp	r3, #1
 800a756:	d140      	bne.n	800a7da <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a758:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a75a:	3301      	adds	r3, #1
 800a75c:	4619      	mov	r1, r3
 800a75e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a760:	f7fe fa0e 	bl	8008b80 <move_window>
 800a764:	4603      	mov	r3, r0
 800a766:	2b00      	cmp	r3, #0
 800a768:	d137      	bne.n	800a7da <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800a76a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a76c:	2200      	movs	r2, #0
 800a76e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a772:	3338      	adds	r3, #56	; 0x38
 800a774:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a778:	4618      	mov	r0, r3
 800a77a:	f7fd ff51 	bl	8008620 <ld_word>
 800a77e:	4603      	mov	r3, r0
 800a780:	461a      	mov	r2, r3
 800a782:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a786:	429a      	cmp	r2, r3
 800a788:	d127      	bne.n	800a7da <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a78a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a78c:	3338      	adds	r3, #56	; 0x38
 800a78e:	4618      	mov	r0, r3
 800a790:	f7fd ff5e 	bl	8008650 <ld_dword>
 800a794:	4602      	mov	r2, r0
 800a796:	4b1d      	ldr	r3, [pc, #116]	; (800a80c <find_volume+0x500>)
 800a798:	429a      	cmp	r2, r3
 800a79a:	d11e      	bne.n	800a7da <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a79c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a79e:	3338      	adds	r3, #56	; 0x38
 800a7a0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7fd ff53 	bl	8008650 <ld_dword>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	4b18      	ldr	r3, [pc, #96]	; (800a810 <find_volume+0x504>)
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	d113      	bne.n	800a7da <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a7b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7b4:	3338      	adds	r3, #56	; 0x38
 800a7b6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7fd ff48 	bl	8008650 <ld_dword>
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c4:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a7c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7c8:	3338      	adds	r3, #56	; 0x38
 800a7ca:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f7fd ff3e 	bl	8008650 <ld_dword>
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7d8:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a7da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7dc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a7e0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a7e2:	4b0c      	ldr	r3, [pc, #48]	; (800a814 <find_volume+0x508>)
 800a7e4:	881b      	ldrh	r3, [r3, #0]
 800a7e6:	3301      	adds	r3, #1
 800a7e8:	b29a      	uxth	r2, r3
 800a7ea:	4b0a      	ldr	r3, [pc, #40]	; (800a814 <find_volume+0x508>)
 800a7ec:	801a      	strh	r2, [r3, #0]
 800a7ee:	4b09      	ldr	r3, [pc, #36]	; (800a814 <find_volume+0x508>)
 800a7f0:	881a      	ldrh	r2, [r3, #0]
 800a7f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7f4:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800a7f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a7f8:	4a07      	ldr	r2, [pc, #28]	; (800a818 <find_volume+0x50c>)
 800a7fa:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a7fc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a7fe:	f7fe f957 	bl	8008ab0 <clear_lock>
#endif
	return FR_OK;
 800a802:	2300      	movs	r3, #0
}
 800a804:	4618      	mov	r0, r3
 800a806:	3758      	adds	r7, #88	; 0x58
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}
 800a80c:	41615252 	.word	0x41615252
 800a810:	61417272 	.word	0x61417272
 800a814:	200000e4 	.word	0x200000e4
 800a818:	20000108 	.word	0x20000108

0800a81c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	b084      	sub	sp, #16
 800a820:	af00      	add	r7, sp, #0
 800a822:	6078      	str	r0, [r7, #4]
 800a824:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a826:	2309      	movs	r3, #9
 800a828:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d01c      	beq.n	800a86a <validate+0x4e>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d018      	beq.n	800a86a <validate+0x4e>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d013      	beq.n	800a86a <validate+0x4e>
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	889a      	ldrh	r2, [r3, #4]
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	88db      	ldrh	r3, [r3, #6]
 800a84c:	429a      	cmp	r2, r3
 800a84e:	d10c      	bne.n	800a86a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	785b      	ldrb	r3, [r3, #1]
 800a856:	4618      	mov	r0, r3
 800a858:	f7fd fe44 	bl	80084e4 <disk_status>
 800a85c:	4603      	mov	r3, r0
 800a85e:	f003 0301 	and.w	r3, r3, #1
 800a862:	2b00      	cmp	r3, #0
 800a864:	d101      	bne.n	800a86a <validate+0x4e>
			res = FR_OK;
 800a866:	2300      	movs	r3, #0
 800a868:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a86a:	7bfb      	ldrb	r3, [r7, #15]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d102      	bne.n	800a876 <validate+0x5a>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	e000      	b.n	800a878 <validate+0x5c>
 800a876:	2300      	movs	r3, #0
 800a878:	683a      	ldr	r2, [r7, #0]
 800a87a:	6013      	str	r3, [r2, #0]
	return res;
 800a87c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a87e:	4618      	mov	r0, r3
 800a880:	3710      	adds	r7, #16
 800a882:	46bd      	mov	sp, r7
 800a884:	bd80      	pop	{r7, pc}
	...

0800a888 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b088      	sub	sp, #32
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60f8      	str	r0, [r7, #12]
 800a890:	60b9      	str	r1, [r7, #8]
 800a892:	4613      	mov	r3, r2
 800a894:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a89a:	f107 0310 	add.w	r3, r7, #16
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f7ff fc9a 	bl	800a1d8 <get_ldnumber>
 800a8a4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a8a6:	69fb      	ldr	r3, [r7, #28]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	da01      	bge.n	800a8b0 <f_mount+0x28>
 800a8ac:	230b      	movs	r3, #11
 800a8ae:	e02b      	b.n	800a908 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a8b0:	4a17      	ldr	r2, [pc, #92]	; (800a910 <f_mount+0x88>)
 800a8b2:	69fb      	ldr	r3, [r7, #28]
 800a8b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a8b8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a8ba:	69bb      	ldr	r3, [r7, #24]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d005      	beq.n	800a8cc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a8c0:	69b8      	ldr	r0, [r7, #24]
 800a8c2:	f7fe f8f5 	bl	8008ab0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a8c6:	69bb      	ldr	r3, [r7, #24]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d002      	beq.n	800a8d8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	490d      	ldr	r1, [pc, #52]	; (800a910 <f_mount+0x88>)
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d002      	beq.n	800a8ee <f_mount+0x66>
 800a8e8:	79fb      	ldrb	r3, [r7, #7]
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d001      	beq.n	800a8f2 <f_mount+0x6a>
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	e00a      	b.n	800a908 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a8f2:	f107 010c 	add.w	r1, r7, #12
 800a8f6:	f107 0308 	add.w	r3, r7, #8
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	4618      	mov	r0, r3
 800a8fe:	f7ff fd05 	bl	800a30c <find_volume>
 800a902:	4603      	mov	r3, r0
 800a904:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a906:	7dfb      	ldrb	r3, [r7, #23]
}
 800a908:	4618      	mov	r0, r3
 800a90a:	3720      	adds	r7, #32
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}
 800a910:	200000e0 	.word	0x200000e0

0800a914 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a914:	b580      	push	{r7, lr}
 800a916:	b09a      	sub	sp, #104	; 0x68
 800a918:	af00      	add	r7, sp, #0
 800a91a:	60f8      	str	r0, [r7, #12]
 800a91c:	60b9      	str	r1, [r7, #8]
 800a91e:	4613      	mov	r3, r2
 800a920:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d101      	bne.n	800a92c <f_open+0x18>
 800a928:	2309      	movs	r3, #9
 800a92a:	e1bb      	b.n	800aca4 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a92c:	79fb      	ldrb	r3, [r7, #7]
 800a92e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a932:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a934:	79fa      	ldrb	r2, [r7, #7]
 800a936:	f107 0114 	add.w	r1, r7, #20
 800a93a:	f107 0308 	add.w	r3, r7, #8
 800a93e:	4618      	mov	r0, r3
 800a940:	f7ff fce4 	bl	800a30c <find_volume>
 800a944:	4603      	mov	r3, r0
 800a946:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800a94a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a94e:	2b00      	cmp	r3, #0
 800a950:	f040 819f 	bne.w	800ac92 <f_open+0x37e>
		dj.obj.fs = fs;
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a958:	68ba      	ldr	r2, [r7, #8]
 800a95a:	f107 0318 	add.w	r3, r7, #24
 800a95e:	4611      	mov	r1, r2
 800a960:	4618      	mov	r0, r3
 800a962:	f7ff fbc3 	bl	800a0ec <follow_path>
 800a966:	4603      	mov	r3, r0
 800a968:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a96c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a970:	2b00      	cmp	r3, #0
 800a972:	d11a      	bne.n	800a9aa <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a974:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800a978:	b25b      	sxtb	r3, r3
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	da03      	bge.n	800a986 <f_open+0x72>
				res = FR_INVALID_NAME;
 800a97e:	2306      	movs	r3, #6
 800a980:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a984:	e011      	b.n	800a9aa <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a986:	79fb      	ldrb	r3, [r7, #7]
 800a988:	f023 0301 	bic.w	r3, r3, #1
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	bf14      	ite	ne
 800a990:	2301      	movne	r3, #1
 800a992:	2300      	moveq	r3, #0
 800a994:	b2db      	uxtb	r3, r3
 800a996:	461a      	mov	r2, r3
 800a998:	f107 0318 	add.w	r3, r7, #24
 800a99c:	4611      	mov	r1, r2
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f7fd ff3e 	bl	8008820 <chk_lock>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a9aa:	79fb      	ldrb	r3, [r7, #7]
 800a9ac:	f003 031c 	and.w	r3, r3, #28
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d07f      	beq.n	800aab4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a9b4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d017      	beq.n	800a9ec <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a9bc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800a9c0:	2b04      	cmp	r3, #4
 800a9c2:	d10e      	bne.n	800a9e2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a9c4:	f7fd ff88 	bl	80088d8 <enq_lock>
 800a9c8:	4603      	mov	r3, r0
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d006      	beq.n	800a9dc <f_open+0xc8>
 800a9ce:	f107 0318 	add.w	r3, r7, #24
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	f7ff f8da 	bl	8009b8c <dir_register>
 800a9d8:	4603      	mov	r3, r0
 800a9da:	e000      	b.n	800a9de <f_open+0xca>
 800a9dc:	2312      	movs	r3, #18
 800a9de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a9e2:	79fb      	ldrb	r3, [r7, #7]
 800a9e4:	f043 0308 	orr.w	r3, r3, #8
 800a9e8:	71fb      	strb	r3, [r7, #7]
 800a9ea:	e010      	b.n	800aa0e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a9ec:	7fbb      	ldrb	r3, [r7, #30]
 800a9ee:	f003 0311 	and.w	r3, r3, #17
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d003      	beq.n	800a9fe <f_open+0xea>
					res = FR_DENIED;
 800a9f6:	2307      	movs	r3, #7
 800a9f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800a9fc:	e007      	b.n	800aa0e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a9fe:	79fb      	ldrb	r3, [r7, #7]
 800aa00:	f003 0304 	and.w	r3, r3, #4
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d002      	beq.n	800aa0e <f_open+0xfa>
 800aa08:	2308      	movs	r3, #8
 800aa0a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800aa0e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d168      	bne.n	800aae8 <f_open+0x1d4>
 800aa16:	79fb      	ldrb	r3, [r7, #7]
 800aa18:	f003 0308 	and.w	r3, r3, #8
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d063      	beq.n	800aae8 <f_open+0x1d4>
				dw = GET_FATTIME();
 800aa20:	f7fd fb14 	bl	800804c <get_fattime>
 800aa24:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800aa26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa28:	330e      	adds	r3, #14
 800aa2a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7fd fe4d 	bl	80086cc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800aa32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa34:	3316      	adds	r3, #22
 800aa36:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa38:	4618      	mov	r0, r3
 800aa3a:	f7fd fe47 	bl	80086cc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800aa3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa40:	330b      	adds	r3, #11
 800aa42:	2220      	movs	r2, #32
 800aa44:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aa4a:	4611      	mov	r1, r2
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	f7fe fe16 	bl	800967e <ld_clust>
 800aa52:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800aa58:	2200      	movs	r2, #0
 800aa5a:	4618      	mov	r0, r3
 800aa5c:	f7fe fe2e 	bl	80096bc <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800aa60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aa62:	331c      	adds	r3, #28
 800aa64:	2100      	movs	r1, #0
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fd fe30 	bl	80086cc <st_dword>
					fs->wflag = 1;
 800aa6c:	697b      	ldr	r3, [r7, #20]
 800aa6e:	2201      	movs	r2, #1
 800aa70:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800aa72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d037      	beq.n	800aae8 <f_open+0x1d4>
						dw = fs->winsect;
 800aa78:	697b      	ldr	r3, [r7, #20]
 800aa7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa7c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800aa7e:	f107 0318 	add.w	r3, r7, #24
 800aa82:	2200      	movs	r2, #0
 800aa84:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800aa86:	4618      	mov	r0, r3
 800aa88:	f7fe fb1e 	bl	80090c8 <remove_chain>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800aa92:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d126      	bne.n	800aae8 <f_open+0x1d4>
							res = move_window(fs, dw);
 800aa9a:	697b      	ldr	r3, [r7, #20]
 800aa9c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f7fe f86e 	bl	8008b80 <move_window>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aaae:	3a01      	subs	r2, #1
 800aab0:	615a      	str	r2, [r3, #20]
 800aab2:	e019      	b.n	800aae8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800aab4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d115      	bne.n	800aae8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800aabc:	7fbb      	ldrb	r3, [r7, #30]
 800aabe:	f003 0310 	and.w	r3, r3, #16
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d003      	beq.n	800aace <f_open+0x1ba>
					res = FR_NO_FILE;
 800aac6:	2304      	movs	r3, #4
 800aac8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800aacc:	e00c      	b.n	800aae8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800aace:	79fb      	ldrb	r3, [r7, #7]
 800aad0:	f003 0302 	and.w	r3, r3, #2
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d007      	beq.n	800aae8 <f_open+0x1d4>
 800aad8:	7fbb      	ldrb	r3, [r7, #30]
 800aada:	f003 0301 	and.w	r3, r3, #1
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d002      	beq.n	800aae8 <f_open+0x1d4>
						res = FR_DENIED;
 800aae2:	2307      	movs	r3, #7
 800aae4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800aae8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d128      	bne.n	800ab42 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800aaf0:	79fb      	ldrb	r3, [r7, #7]
 800aaf2:	f003 0308 	and.w	r3, r3, #8
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d003      	beq.n	800ab02 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800aafa:	79fb      	ldrb	r3, [r7, #7]
 800aafc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab00:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ab02:	697b      	ldr	r3, [r7, #20]
 800ab04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ab0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ab10:	79fb      	ldrb	r3, [r7, #7]
 800ab12:	f023 0301 	bic.w	r3, r3, #1
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	bf14      	ite	ne
 800ab1a:	2301      	movne	r3, #1
 800ab1c:	2300      	moveq	r3, #0
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	461a      	mov	r2, r3
 800ab22:	f107 0318 	add.w	r3, r7, #24
 800ab26:	4611      	mov	r1, r2
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7fd fef7 	bl	800891c <inc_lock>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	691b      	ldr	r3, [r3, #16]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d102      	bne.n	800ab42 <f_open+0x22e>
 800ab3c:	2302      	movs	r3, #2
 800ab3e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ab42:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	f040 80a3 	bne.w	800ac92 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ab50:	4611      	mov	r1, r2
 800ab52:	4618      	mov	r0, r3
 800ab54:	f7fe fd93 	bl	800967e <ld_clust>
 800ab58:	4602      	mov	r2, r0
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ab5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab60:	331c      	adds	r3, #28
 800ab62:	4618      	mov	r0, r3
 800ab64:	f7fd fd74 	bl	8008650 <ld_dword>
 800ab68:	4602      	mov	r2, r0
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2200      	movs	r2, #0
 800ab72:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ab74:	697a      	ldr	r2, [r7, #20]
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	88da      	ldrh	r2, [r3, #6]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	79fa      	ldrb	r2, [r7, #7]
 800ab86:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2200      	movs	r2, #0
 800ab92:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	2200      	movs	r2, #0
 800ab98:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	3330      	adds	r3, #48	; 0x30
 800ab9e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800aba2:	2100      	movs	r1, #0
 800aba4:	4618      	mov	r0, r3
 800aba6:	f7fd fdde 	bl	8008766 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800abaa:	79fb      	ldrb	r3, [r7, #7]
 800abac:	f003 0320 	and.w	r3, r3, #32
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d06e      	beq.n	800ac92 <f_open+0x37e>
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	68db      	ldr	r3, [r3, #12]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d06a      	beq.n	800ac92 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	68da      	ldr	r2, [r3, #12]
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	895b      	ldrh	r3, [r3, #10]
 800abc8:	461a      	mov	r2, r3
 800abca:	697b      	ldr	r3, [r7, #20]
 800abcc:	899b      	ldrh	r3, [r3, #12]
 800abce:	fb03 f302 	mul.w	r3, r3, r2
 800abd2:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	689b      	ldr	r3, [r3, #8]
 800abd8:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	68db      	ldr	r3, [r3, #12]
 800abde:	65fb      	str	r3, [r7, #92]	; 0x5c
 800abe0:	e016      	b.n	800ac10 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fe f887 	bl	8008cfa <get_fat>
 800abec:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800abee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800abf0:	2b01      	cmp	r3, #1
 800abf2:	d802      	bhi.n	800abfa <f_open+0x2e6>
 800abf4:	2302      	movs	r3, #2
 800abf6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800abfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800abfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac00:	d102      	bne.n	800ac08 <f_open+0x2f4>
 800ac02:	2301      	movs	r3, #1
 800ac04:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ac08:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ac0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac0c:	1ad3      	subs	r3, r2, r3
 800ac0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ac10:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d103      	bne.n	800ac20 <f_open+0x30c>
 800ac18:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ac1a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d8e0      	bhi.n	800abe2 <f_open+0x2ce>
				}
				fp->clust = clst;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ac24:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ac26:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d131      	bne.n	800ac92 <f_open+0x37e>
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	899b      	ldrh	r3, [r3, #12]
 800ac32:	461a      	mov	r2, r3
 800ac34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac36:	fbb3 f1f2 	udiv	r1, r3, r2
 800ac3a:	fb02 f201 	mul.w	r2, r2, r1
 800ac3e:	1a9b      	subs	r3, r3, r2
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d026      	beq.n	800ac92 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800ac48:	4618      	mov	r0, r3
 800ac4a:	f7fe f837 	bl	8008cbc <clust2sect>
 800ac4e:	64f8      	str	r0, [r7, #76]	; 0x4c
 800ac50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d103      	bne.n	800ac5e <f_open+0x34a>
						res = FR_INT_ERR;
 800ac56:	2302      	movs	r3, #2
 800ac58:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800ac5c:	e019      	b.n	800ac92 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ac5e:	697b      	ldr	r3, [r7, #20]
 800ac60:	899b      	ldrh	r3, [r3, #12]
 800ac62:	461a      	mov	r2, r3
 800ac64:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac66:	fbb3 f2f2 	udiv	r2, r3, r2
 800ac6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ac6c:	441a      	add	r2, r3
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	7858      	ldrb	r0, [r3, #1]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	6a1a      	ldr	r2, [r3, #32]
 800ac80:	2301      	movs	r3, #1
 800ac82:	f7fd fc6f 	bl	8008564 <disk_read>
 800ac86:	4603      	mov	r3, r0
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d002      	beq.n	800ac92 <f_open+0x37e>
 800ac8c:	2301      	movs	r3, #1
 800ac8e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ac92:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d002      	beq.n	800aca0 <f_open+0x38c>
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800aca0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3768      	adds	r7, #104	; 0x68
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b08c      	sub	sp, #48	; 0x30
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	60f8      	str	r0, [r7, #12]
 800acb4:	60b9      	str	r1, [r7, #8]
 800acb6:	607a      	str	r2, [r7, #4]
 800acb8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	2200      	movs	r2, #0
 800acc2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	f107 0210 	add.w	r2, r7, #16
 800acca:	4611      	mov	r1, r2
 800accc:	4618      	mov	r0, r3
 800acce:	f7ff fda5 	bl	800a81c <validate>
 800acd2:	4603      	mov	r3, r0
 800acd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800acd8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d107      	bne.n	800acf0 <f_write+0x44>
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	7d5b      	ldrb	r3, [r3, #21]
 800ace4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800ace8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acec:	2b00      	cmp	r3, #0
 800acee:	d002      	beq.n	800acf6 <f_write+0x4a>
 800acf0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800acf4:	e16a      	b.n	800afcc <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	7d1b      	ldrb	r3, [r3, #20]
 800acfa:	f003 0302 	and.w	r3, r3, #2
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d101      	bne.n	800ad06 <f_write+0x5a>
 800ad02:	2307      	movs	r3, #7
 800ad04:	e162      	b.n	800afcc <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	699a      	ldr	r2, [r3, #24]
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	441a      	add	r2, r3
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	699b      	ldr	r3, [r3, #24]
 800ad12:	429a      	cmp	r2, r3
 800ad14:	f080 814c 	bcs.w	800afb0 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	699b      	ldr	r3, [r3, #24]
 800ad1c:	43db      	mvns	r3, r3
 800ad1e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800ad20:	e146      	b.n	800afb0 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	699b      	ldr	r3, [r3, #24]
 800ad26:	693a      	ldr	r2, [r7, #16]
 800ad28:	8992      	ldrh	r2, [r2, #12]
 800ad2a:	fbb3 f1f2 	udiv	r1, r3, r2
 800ad2e:	fb02 f201 	mul.w	r2, r2, r1
 800ad32:	1a9b      	subs	r3, r3, r2
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	f040 80f1 	bne.w	800af1c <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	699b      	ldr	r3, [r3, #24]
 800ad3e:	693a      	ldr	r2, [r7, #16]
 800ad40:	8992      	ldrh	r2, [r2, #12]
 800ad42:	fbb3 f3f2 	udiv	r3, r3, r2
 800ad46:	693a      	ldr	r2, [r7, #16]
 800ad48:	8952      	ldrh	r2, [r2, #10]
 800ad4a:	3a01      	subs	r2, #1
 800ad4c:	4013      	ands	r3, r2
 800ad4e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ad50:	69bb      	ldr	r3, [r7, #24]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d143      	bne.n	800adde <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	699b      	ldr	r3, [r3, #24]
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d10c      	bne.n	800ad78 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	689b      	ldr	r3, [r3, #8]
 800ad62:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ad64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d11a      	bne.n	800ada0 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	2100      	movs	r1, #0
 800ad6e:	4618      	mov	r0, r3
 800ad70:	f7fe fa0f 	bl	8009192 <create_chain>
 800ad74:	62b8      	str	r0, [r7, #40]	; 0x28
 800ad76:	e013      	b.n	800ada0 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d007      	beq.n	800ad90 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	699b      	ldr	r3, [r3, #24]
 800ad84:	4619      	mov	r1, r3
 800ad86:	68f8      	ldr	r0, [r7, #12]
 800ad88:	f7fe fa9b 	bl	80092c2 <clmt_clust>
 800ad8c:	62b8      	str	r0, [r7, #40]	; 0x28
 800ad8e:	e007      	b.n	800ada0 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ad90:	68fa      	ldr	r2, [r7, #12]
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	69db      	ldr	r3, [r3, #28]
 800ad96:	4619      	mov	r1, r3
 800ad98:	4610      	mov	r0, r2
 800ad9a:	f7fe f9fa 	bl	8009192 <create_chain>
 800ad9e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ada0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	f000 8109 	beq.w	800afba <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ada8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d104      	bne.n	800adb8 <f_write+0x10c>
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	2202      	movs	r2, #2
 800adb2:	755a      	strb	r2, [r3, #21]
 800adb4:	2302      	movs	r3, #2
 800adb6:	e109      	b.n	800afcc <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800adb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adbe:	d104      	bne.n	800adca <f_write+0x11e>
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2201      	movs	r2, #1
 800adc4:	755a      	strb	r2, [r3, #21]
 800adc6:	2301      	movs	r3, #1
 800adc8:	e100      	b.n	800afcc <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adce:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	689b      	ldr	r3, [r3, #8]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d102      	bne.n	800adde <f_write+0x132>
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800addc:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	7d1b      	ldrb	r3, [r3, #20]
 800ade2:	b25b      	sxtb	r3, r3
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	da18      	bge.n	800ae1a <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	7858      	ldrb	r0, [r3, #1]
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6a1a      	ldr	r2, [r3, #32]
 800adf6:	2301      	movs	r3, #1
 800adf8:	f7fd fbd4 	bl	80085a4 <disk_write>
 800adfc:	4603      	mov	r3, r0
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d004      	beq.n	800ae0c <f_write+0x160>
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	2201      	movs	r2, #1
 800ae06:	755a      	strb	r2, [r3, #21]
 800ae08:	2301      	movs	r3, #1
 800ae0a:	e0df      	b.n	800afcc <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	7d1b      	ldrb	r3, [r3, #20]
 800ae10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae14:	b2da      	uxtb	r2, r3
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ae1a:	693a      	ldr	r2, [r7, #16]
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	69db      	ldr	r3, [r3, #28]
 800ae20:	4619      	mov	r1, r3
 800ae22:	4610      	mov	r0, r2
 800ae24:	f7fd ff4a 	bl	8008cbc <clust2sect>
 800ae28:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d104      	bne.n	800ae3a <f_write+0x18e>
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	2202      	movs	r2, #2
 800ae34:	755a      	strb	r2, [r3, #21]
 800ae36:	2302      	movs	r3, #2
 800ae38:	e0c8      	b.n	800afcc <f_write+0x320>
			sect += csect;
 800ae3a:	697a      	ldr	r2, [r7, #20]
 800ae3c:	69bb      	ldr	r3, [r7, #24]
 800ae3e:	4413      	add	r3, r2
 800ae40:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	899b      	ldrh	r3, [r3, #12]
 800ae46:	461a      	mov	r2, r3
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ae4e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ae50:	6a3b      	ldr	r3, [r7, #32]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d043      	beq.n	800aede <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ae56:	69ba      	ldr	r2, [r7, #24]
 800ae58:	6a3b      	ldr	r3, [r7, #32]
 800ae5a:	4413      	add	r3, r2
 800ae5c:	693a      	ldr	r2, [r7, #16]
 800ae5e:	8952      	ldrh	r2, [r2, #10]
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d905      	bls.n	800ae70 <f_write+0x1c4>
					cc = fs->csize - csect;
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	895b      	ldrh	r3, [r3, #10]
 800ae68:	461a      	mov	r2, r3
 800ae6a:	69bb      	ldr	r3, [r7, #24]
 800ae6c:	1ad3      	subs	r3, r2, r3
 800ae6e:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae70:	693b      	ldr	r3, [r7, #16]
 800ae72:	7858      	ldrb	r0, [r3, #1]
 800ae74:	6a3b      	ldr	r3, [r7, #32]
 800ae76:	697a      	ldr	r2, [r7, #20]
 800ae78:	69f9      	ldr	r1, [r7, #28]
 800ae7a:	f7fd fb93 	bl	80085a4 <disk_write>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d004      	beq.n	800ae8e <f_write+0x1e2>
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	2201      	movs	r2, #1
 800ae88:	755a      	strb	r2, [r3, #21]
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	e09e      	b.n	800afcc <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	6a1a      	ldr	r2, [r3, #32]
 800ae92:	697b      	ldr	r3, [r7, #20]
 800ae94:	1ad3      	subs	r3, r2, r3
 800ae96:	6a3a      	ldr	r2, [r7, #32]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d918      	bls.n	800aece <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	6a1a      	ldr	r2, [r3, #32]
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	1ad3      	subs	r3, r2, r3
 800aeaa:	693a      	ldr	r2, [r7, #16]
 800aeac:	8992      	ldrh	r2, [r2, #12]
 800aeae:	fb02 f303 	mul.w	r3, r2, r3
 800aeb2:	69fa      	ldr	r2, [r7, #28]
 800aeb4:	18d1      	adds	r1, r2, r3
 800aeb6:	693b      	ldr	r3, [r7, #16]
 800aeb8:	899b      	ldrh	r3, [r3, #12]
 800aeba:	461a      	mov	r2, r3
 800aebc:	f7fd fc32 	bl	8008724 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	7d1b      	ldrb	r3, [r3, #20]
 800aec4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aec8:	b2da      	uxtb	r2, r3
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	899b      	ldrh	r3, [r3, #12]
 800aed2:	461a      	mov	r2, r3
 800aed4:	6a3b      	ldr	r3, [r7, #32]
 800aed6:	fb02 f303 	mul.w	r3, r2, r3
 800aeda:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800aedc:	e04b      	b.n	800af76 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	6a1b      	ldr	r3, [r3, #32]
 800aee2:	697a      	ldr	r2, [r7, #20]
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d016      	beq.n	800af16 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	699a      	ldr	r2, [r3, #24]
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800aef0:	429a      	cmp	r2, r3
 800aef2:	d210      	bcs.n	800af16 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	7858      	ldrb	r0, [r3, #1]
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aefe:	2301      	movs	r3, #1
 800af00:	697a      	ldr	r2, [r7, #20]
 800af02:	f7fd fb2f 	bl	8008564 <disk_read>
 800af06:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d004      	beq.n	800af16 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	2201      	movs	r2, #1
 800af10:	755a      	strb	r2, [r3, #21]
 800af12:	2301      	movs	r3, #1
 800af14:	e05a      	b.n	800afcc <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	697a      	ldr	r2, [r7, #20]
 800af1a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	899b      	ldrh	r3, [r3, #12]
 800af20:	4618      	mov	r0, r3
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	699b      	ldr	r3, [r3, #24]
 800af26:	693a      	ldr	r2, [r7, #16]
 800af28:	8992      	ldrh	r2, [r2, #12]
 800af2a:	fbb3 f1f2 	udiv	r1, r3, r2
 800af2e:	fb02 f201 	mul.w	r2, r2, r1
 800af32:	1a9b      	subs	r3, r3, r2
 800af34:	1ac3      	subs	r3, r0, r3
 800af36:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800af38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	429a      	cmp	r2, r3
 800af3e:	d901      	bls.n	800af44 <f_write+0x298>
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	699b      	ldr	r3, [r3, #24]
 800af4e:	693a      	ldr	r2, [r7, #16]
 800af50:	8992      	ldrh	r2, [r2, #12]
 800af52:	fbb3 f0f2 	udiv	r0, r3, r2
 800af56:	fb02 f200 	mul.w	r2, r2, r0
 800af5a:	1a9b      	subs	r3, r3, r2
 800af5c:	440b      	add	r3, r1
 800af5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800af60:	69f9      	ldr	r1, [r7, #28]
 800af62:	4618      	mov	r0, r3
 800af64:	f7fd fbde 	bl	8008724 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	7d1b      	ldrb	r3, [r3, #20]
 800af6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800af70:	b2da      	uxtb	r2, r3
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800af76:	69fa      	ldr	r2, [r7, #28]
 800af78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af7a:	4413      	add	r3, r2
 800af7c:	61fb      	str	r3, [r7, #28]
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	699a      	ldr	r2, [r3, #24]
 800af82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af84:	441a      	add	r2, r3
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	619a      	str	r2, [r3, #24]
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	68da      	ldr	r2, [r3, #12]
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	699b      	ldr	r3, [r3, #24]
 800af92:	429a      	cmp	r2, r3
 800af94:	bf38      	it	cc
 800af96:	461a      	movcc	r2, r3
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	60da      	str	r2, [r3, #12]
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	681a      	ldr	r2, [r3, #0]
 800afa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afa2:	441a      	add	r2, r3
 800afa4:	683b      	ldr	r3, [r7, #0]
 800afa6:	601a      	str	r2, [r3, #0]
 800afa8:	687a      	ldr	r2, [r7, #4]
 800afaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afac:	1ad3      	subs	r3, r2, r3
 800afae:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	f47f aeb5 	bne.w	800ad22 <f_write+0x76>
 800afb8:	e000      	b.n	800afbc <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800afba:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	7d1b      	ldrb	r3, [r3, #20]
 800afc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afc4:	b2da      	uxtb	r2, r3
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800afca:	2300      	movs	r3, #0
}
 800afcc:	4618      	mov	r0, r3
 800afce:	3730      	adds	r7, #48	; 0x30
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}

0800afd4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b086      	sub	sp, #24
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f107 0208 	add.w	r2, r7, #8
 800afe2:	4611      	mov	r1, r2
 800afe4:	4618      	mov	r0, r3
 800afe6:	f7ff fc19 	bl	800a81c <validate>
 800afea:	4603      	mov	r3, r0
 800afec:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800afee:	7dfb      	ldrb	r3, [r7, #23]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d168      	bne.n	800b0c6 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	7d1b      	ldrb	r3, [r3, #20]
 800aff8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800affc:	2b00      	cmp	r3, #0
 800affe:	d062      	beq.n	800b0c6 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	7d1b      	ldrb	r3, [r3, #20]
 800b004:	b25b      	sxtb	r3, r3
 800b006:	2b00      	cmp	r3, #0
 800b008:	da15      	bge.n	800b036 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	7858      	ldrb	r0, [r3, #1]
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6a1a      	ldr	r2, [r3, #32]
 800b018:	2301      	movs	r3, #1
 800b01a:	f7fd fac3 	bl	80085a4 <disk_write>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b00      	cmp	r3, #0
 800b022:	d001      	beq.n	800b028 <f_sync+0x54>
 800b024:	2301      	movs	r3, #1
 800b026:	e04f      	b.n	800b0c8 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	7d1b      	ldrb	r3, [r3, #20]
 800b02c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b030:	b2da      	uxtb	r2, r3
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800b036:	f7fd f809 	bl	800804c <get_fattime>
 800b03a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800b03c:	68ba      	ldr	r2, [r7, #8]
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b042:	4619      	mov	r1, r3
 800b044:	4610      	mov	r0, r2
 800b046:	f7fd fd9b 	bl	8008b80 <move_window>
 800b04a:	4603      	mov	r3, r0
 800b04c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800b04e:	7dfb      	ldrb	r3, [r7, #23]
 800b050:	2b00      	cmp	r3, #0
 800b052:	d138      	bne.n	800b0c6 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b058:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	330b      	adds	r3, #11
 800b05e:	781a      	ldrb	r2, [r3, #0]
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	330b      	adds	r3, #11
 800b064:	f042 0220 	orr.w	r2, r2, #32
 800b068:	b2d2      	uxtb	r2, r2
 800b06a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	6818      	ldr	r0, [r3, #0]
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	689b      	ldr	r3, [r3, #8]
 800b074:	461a      	mov	r2, r3
 800b076:	68f9      	ldr	r1, [r7, #12]
 800b078:	f7fe fb20 	bl	80096bc <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f103 021c 	add.w	r2, r3, #28
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	68db      	ldr	r3, [r3, #12]
 800b086:	4619      	mov	r1, r3
 800b088:	4610      	mov	r0, r2
 800b08a:	f7fd fb1f 	bl	80086cc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	3316      	adds	r3, #22
 800b092:	6939      	ldr	r1, [r7, #16]
 800b094:	4618      	mov	r0, r3
 800b096:	f7fd fb19 	bl	80086cc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	3312      	adds	r3, #18
 800b09e:	2100      	movs	r1, #0
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f7fd faf8 	bl	8008696 <st_word>
					fs->wflag = 1;
 800b0a6:	68bb      	ldr	r3, [r7, #8]
 800b0a8:	2201      	movs	r2, #1
 800b0aa:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f7fd fd94 	bl	8008bdc <sync_fs>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	7d1b      	ldrb	r3, [r3, #20]
 800b0bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0c0:	b2da      	uxtb	r2, r3
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b0c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3718      	adds	r7, #24
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b0d8:	6878      	ldr	r0, [r7, #4]
 800b0da:	f7ff ff7b 	bl	800afd4 <f_sync>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b0e2:	7bfb      	ldrb	r3, [r7, #15]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d118      	bne.n	800b11a <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f107 0208 	add.w	r2, r7, #8
 800b0ee:	4611      	mov	r1, r2
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7ff fb93 	bl	800a81c <validate>
 800b0f6:	4603      	mov	r3, r0
 800b0f8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b0fa:	7bfb      	ldrb	r3, [r7, #15]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d10c      	bne.n	800b11a <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	691b      	ldr	r3, [r3, #16]
 800b104:	4618      	mov	r0, r3
 800b106:	f7fd fc97 	bl	8008a38 <dec_lock>
 800b10a:	4603      	mov	r3, r0
 800b10c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b10e:	7bfb      	ldrb	r3, [r7, #15]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d102      	bne.n	800b11a <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b11a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b11c:	4618      	mov	r0, r3
 800b11e:	3710      	adds	r7, #16
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}

0800b124 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b124:	b480      	push	{r7}
 800b126:	b087      	sub	sp, #28
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	4613      	mov	r3, r2
 800b130:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b132:	2301      	movs	r3, #1
 800b134:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b136:	2300      	movs	r3, #0
 800b138:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b13a:	4b1f      	ldr	r3, [pc, #124]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b13c:	7a5b      	ldrb	r3, [r3, #9]
 800b13e:	b2db      	uxtb	r3, r3
 800b140:	2b00      	cmp	r3, #0
 800b142:	d131      	bne.n	800b1a8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b144:	4b1c      	ldr	r3, [pc, #112]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b146:	7a5b      	ldrb	r3, [r3, #9]
 800b148:	b2db      	uxtb	r3, r3
 800b14a:	461a      	mov	r2, r3
 800b14c:	4b1a      	ldr	r3, [pc, #104]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b14e:	2100      	movs	r1, #0
 800b150:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b152:	4b19      	ldr	r3, [pc, #100]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b154:	7a5b      	ldrb	r3, [r3, #9]
 800b156:	b2db      	uxtb	r3, r3
 800b158:	4a17      	ldr	r2, [pc, #92]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b15a:	009b      	lsls	r3, r3, #2
 800b15c:	4413      	add	r3, r2
 800b15e:	68fa      	ldr	r2, [r7, #12]
 800b160:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b162:	4b15      	ldr	r3, [pc, #84]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b164:	7a5b      	ldrb	r3, [r3, #9]
 800b166:	b2db      	uxtb	r3, r3
 800b168:	461a      	mov	r2, r3
 800b16a:	4b13      	ldr	r3, [pc, #76]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b16c:	4413      	add	r3, r2
 800b16e:	79fa      	ldrb	r2, [r7, #7]
 800b170:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b172:	4b11      	ldr	r3, [pc, #68]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b174:	7a5b      	ldrb	r3, [r3, #9]
 800b176:	b2db      	uxtb	r3, r3
 800b178:	1c5a      	adds	r2, r3, #1
 800b17a:	b2d1      	uxtb	r1, r2
 800b17c:	4a0e      	ldr	r2, [pc, #56]	; (800b1b8 <FATFS_LinkDriverEx+0x94>)
 800b17e:	7251      	strb	r1, [r2, #9]
 800b180:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b182:	7dbb      	ldrb	r3, [r7, #22]
 800b184:	3330      	adds	r3, #48	; 0x30
 800b186:	b2da      	uxtb	r2, r3
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	3301      	adds	r3, #1
 800b190:	223a      	movs	r2, #58	; 0x3a
 800b192:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	3302      	adds	r3, #2
 800b198:	222f      	movs	r2, #47	; 0x2f
 800b19a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	3303      	adds	r3, #3
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b1a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	371c      	adds	r7, #28
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b4:	4770      	bx	lr
 800b1b6:	bf00      	nop
 800b1b8:	20000308 	.word	0x20000308

0800b1bc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b082      	sub	sp, #8
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	6839      	ldr	r1, [r7, #0]
 800b1ca:	6878      	ldr	r0, [r7, #4]
 800b1cc:	f7ff ffaa 	bl	800b124 <FATFS_LinkDriverEx>
 800b1d0:	4603      	mov	r3, r0
}
 800b1d2:	4618      	mov	r0, r3
 800b1d4:	3708      	adds	r7, #8
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
	...

0800b1dc <__errno>:
 800b1dc:	4b01      	ldr	r3, [pc, #4]	; (800b1e4 <__errno+0x8>)
 800b1de:	6818      	ldr	r0, [r3, #0]
 800b1e0:	4770      	bx	lr
 800b1e2:	bf00      	nop
 800b1e4:	2000000c 	.word	0x2000000c

0800b1e8 <__libc_init_array>:
 800b1e8:	b570      	push	{r4, r5, r6, lr}
 800b1ea:	4e0d      	ldr	r6, [pc, #52]	; (800b220 <__libc_init_array+0x38>)
 800b1ec:	4c0d      	ldr	r4, [pc, #52]	; (800b224 <__libc_init_array+0x3c>)
 800b1ee:	1ba4      	subs	r4, r4, r6
 800b1f0:	10a4      	asrs	r4, r4, #2
 800b1f2:	2500      	movs	r5, #0
 800b1f4:	42a5      	cmp	r5, r4
 800b1f6:	d109      	bne.n	800b20c <__libc_init_array+0x24>
 800b1f8:	4e0b      	ldr	r6, [pc, #44]	; (800b228 <__libc_init_array+0x40>)
 800b1fa:	4c0c      	ldr	r4, [pc, #48]	; (800b22c <__libc_init_array+0x44>)
 800b1fc:	f000 ff68 	bl	800c0d0 <_init>
 800b200:	1ba4      	subs	r4, r4, r6
 800b202:	10a4      	asrs	r4, r4, #2
 800b204:	2500      	movs	r5, #0
 800b206:	42a5      	cmp	r5, r4
 800b208:	d105      	bne.n	800b216 <__libc_init_array+0x2e>
 800b20a:	bd70      	pop	{r4, r5, r6, pc}
 800b20c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b210:	4798      	blx	r3
 800b212:	3501      	adds	r5, #1
 800b214:	e7ee      	b.n	800b1f4 <__libc_init_array+0xc>
 800b216:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b21a:	4798      	blx	r3
 800b21c:	3501      	adds	r5, #1
 800b21e:	e7f2      	b.n	800b206 <__libc_init_array+0x1e>
 800b220:	0800c6b8 	.word	0x0800c6b8
 800b224:	0800c6b8 	.word	0x0800c6b8
 800b228:	0800c6b8 	.word	0x0800c6b8
 800b22c:	0800c6bc 	.word	0x0800c6bc

0800b230 <memset>:
 800b230:	4402      	add	r2, r0
 800b232:	4603      	mov	r3, r0
 800b234:	4293      	cmp	r3, r2
 800b236:	d100      	bne.n	800b23a <memset+0xa>
 800b238:	4770      	bx	lr
 800b23a:	f803 1b01 	strb.w	r1, [r3], #1
 800b23e:	e7f9      	b.n	800b234 <memset+0x4>

0800b240 <_free_r>:
 800b240:	b538      	push	{r3, r4, r5, lr}
 800b242:	4605      	mov	r5, r0
 800b244:	2900      	cmp	r1, #0
 800b246:	d045      	beq.n	800b2d4 <_free_r+0x94>
 800b248:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b24c:	1f0c      	subs	r4, r1, #4
 800b24e:	2b00      	cmp	r3, #0
 800b250:	bfb8      	it	lt
 800b252:	18e4      	addlt	r4, r4, r3
 800b254:	f000 fbc6 	bl	800b9e4 <__malloc_lock>
 800b258:	4a1f      	ldr	r2, [pc, #124]	; (800b2d8 <_free_r+0x98>)
 800b25a:	6813      	ldr	r3, [r2, #0]
 800b25c:	4610      	mov	r0, r2
 800b25e:	b933      	cbnz	r3, 800b26e <_free_r+0x2e>
 800b260:	6063      	str	r3, [r4, #4]
 800b262:	6014      	str	r4, [r2, #0]
 800b264:	4628      	mov	r0, r5
 800b266:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b26a:	f000 bbbc 	b.w	800b9e6 <__malloc_unlock>
 800b26e:	42a3      	cmp	r3, r4
 800b270:	d90c      	bls.n	800b28c <_free_r+0x4c>
 800b272:	6821      	ldr	r1, [r4, #0]
 800b274:	1862      	adds	r2, r4, r1
 800b276:	4293      	cmp	r3, r2
 800b278:	bf04      	itt	eq
 800b27a:	681a      	ldreq	r2, [r3, #0]
 800b27c:	685b      	ldreq	r3, [r3, #4]
 800b27e:	6063      	str	r3, [r4, #4]
 800b280:	bf04      	itt	eq
 800b282:	1852      	addeq	r2, r2, r1
 800b284:	6022      	streq	r2, [r4, #0]
 800b286:	6004      	str	r4, [r0, #0]
 800b288:	e7ec      	b.n	800b264 <_free_r+0x24>
 800b28a:	4613      	mov	r3, r2
 800b28c:	685a      	ldr	r2, [r3, #4]
 800b28e:	b10a      	cbz	r2, 800b294 <_free_r+0x54>
 800b290:	42a2      	cmp	r2, r4
 800b292:	d9fa      	bls.n	800b28a <_free_r+0x4a>
 800b294:	6819      	ldr	r1, [r3, #0]
 800b296:	1858      	adds	r0, r3, r1
 800b298:	42a0      	cmp	r0, r4
 800b29a:	d10b      	bne.n	800b2b4 <_free_r+0x74>
 800b29c:	6820      	ldr	r0, [r4, #0]
 800b29e:	4401      	add	r1, r0
 800b2a0:	1858      	adds	r0, r3, r1
 800b2a2:	4282      	cmp	r2, r0
 800b2a4:	6019      	str	r1, [r3, #0]
 800b2a6:	d1dd      	bne.n	800b264 <_free_r+0x24>
 800b2a8:	6810      	ldr	r0, [r2, #0]
 800b2aa:	6852      	ldr	r2, [r2, #4]
 800b2ac:	605a      	str	r2, [r3, #4]
 800b2ae:	4401      	add	r1, r0
 800b2b0:	6019      	str	r1, [r3, #0]
 800b2b2:	e7d7      	b.n	800b264 <_free_r+0x24>
 800b2b4:	d902      	bls.n	800b2bc <_free_r+0x7c>
 800b2b6:	230c      	movs	r3, #12
 800b2b8:	602b      	str	r3, [r5, #0]
 800b2ba:	e7d3      	b.n	800b264 <_free_r+0x24>
 800b2bc:	6820      	ldr	r0, [r4, #0]
 800b2be:	1821      	adds	r1, r4, r0
 800b2c0:	428a      	cmp	r2, r1
 800b2c2:	bf04      	itt	eq
 800b2c4:	6811      	ldreq	r1, [r2, #0]
 800b2c6:	6852      	ldreq	r2, [r2, #4]
 800b2c8:	6062      	str	r2, [r4, #4]
 800b2ca:	bf04      	itt	eq
 800b2cc:	1809      	addeq	r1, r1, r0
 800b2ce:	6021      	streq	r1, [r4, #0]
 800b2d0:	605c      	str	r4, [r3, #4]
 800b2d2:	e7c7      	b.n	800b264 <_free_r+0x24>
 800b2d4:	bd38      	pop	{r3, r4, r5, pc}
 800b2d6:	bf00      	nop
 800b2d8:	20000314 	.word	0x20000314

0800b2dc <_malloc_r>:
 800b2dc:	b570      	push	{r4, r5, r6, lr}
 800b2de:	1ccd      	adds	r5, r1, #3
 800b2e0:	f025 0503 	bic.w	r5, r5, #3
 800b2e4:	3508      	adds	r5, #8
 800b2e6:	2d0c      	cmp	r5, #12
 800b2e8:	bf38      	it	cc
 800b2ea:	250c      	movcc	r5, #12
 800b2ec:	2d00      	cmp	r5, #0
 800b2ee:	4606      	mov	r6, r0
 800b2f0:	db01      	blt.n	800b2f6 <_malloc_r+0x1a>
 800b2f2:	42a9      	cmp	r1, r5
 800b2f4:	d903      	bls.n	800b2fe <_malloc_r+0x22>
 800b2f6:	230c      	movs	r3, #12
 800b2f8:	6033      	str	r3, [r6, #0]
 800b2fa:	2000      	movs	r0, #0
 800b2fc:	bd70      	pop	{r4, r5, r6, pc}
 800b2fe:	f000 fb71 	bl	800b9e4 <__malloc_lock>
 800b302:	4a21      	ldr	r2, [pc, #132]	; (800b388 <_malloc_r+0xac>)
 800b304:	6814      	ldr	r4, [r2, #0]
 800b306:	4621      	mov	r1, r4
 800b308:	b991      	cbnz	r1, 800b330 <_malloc_r+0x54>
 800b30a:	4c20      	ldr	r4, [pc, #128]	; (800b38c <_malloc_r+0xb0>)
 800b30c:	6823      	ldr	r3, [r4, #0]
 800b30e:	b91b      	cbnz	r3, 800b318 <_malloc_r+0x3c>
 800b310:	4630      	mov	r0, r6
 800b312:	f000 f8b9 	bl	800b488 <_sbrk_r>
 800b316:	6020      	str	r0, [r4, #0]
 800b318:	4629      	mov	r1, r5
 800b31a:	4630      	mov	r0, r6
 800b31c:	f000 f8b4 	bl	800b488 <_sbrk_r>
 800b320:	1c43      	adds	r3, r0, #1
 800b322:	d124      	bne.n	800b36e <_malloc_r+0x92>
 800b324:	230c      	movs	r3, #12
 800b326:	6033      	str	r3, [r6, #0]
 800b328:	4630      	mov	r0, r6
 800b32a:	f000 fb5c 	bl	800b9e6 <__malloc_unlock>
 800b32e:	e7e4      	b.n	800b2fa <_malloc_r+0x1e>
 800b330:	680b      	ldr	r3, [r1, #0]
 800b332:	1b5b      	subs	r3, r3, r5
 800b334:	d418      	bmi.n	800b368 <_malloc_r+0x8c>
 800b336:	2b0b      	cmp	r3, #11
 800b338:	d90f      	bls.n	800b35a <_malloc_r+0x7e>
 800b33a:	600b      	str	r3, [r1, #0]
 800b33c:	50cd      	str	r5, [r1, r3]
 800b33e:	18cc      	adds	r4, r1, r3
 800b340:	4630      	mov	r0, r6
 800b342:	f000 fb50 	bl	800b9e6 <__malloc_unlock>
 800b346:	f104 000b 	add.w	r0, r4, #11
 800b34a:	1d23      	adds	r3, r4, #4
 800b34c:	f020 0007 	bic.w	r0, r0, #7
 800b350:	1ac3      	subs	r3, r0, r3
 800b352:	d0d3      	beq.n	800b2fc <_malloc_r+0x20>
 800b354:	425a      	negs	r2, r3
 800b356:	50e2      	str	r2, [r4, r3]
 800b358:	e7d0      	b.n	800b2fc <_malloc_r+0x20>
 800b35a:	428c      	cmp	r4, r1
 800b35c:	684b      	ldr	r3, [r1, #4]
 800b35e:	bf16      	itet	ne
 800b360:	6063      	strne	r3, [r4, #4]
 800b362:	6013      	streq	r3, [r2, #0]
 800b364:	460c      	movne	r4, r1
 800b366:	e7eb      	b.n	800b340 <_malloc_r+0x64>
 800b368:	460c      	mov	r4, r1
 800b36a:	6849      	ldr	r1, [r1, #4]
 800b36c:	e7cc      	b.n	800b308 <_malloc_r+0x2c>
 800b36e:	1cc4      	adds	r4, r0, #3
 800b370:	f024 0403 	bic.w	r4, r4, #3
 800b374:	42a0      	cmp	r0, r4
 800b376:	d005      	beq.n	800b384 <_malloc_r+0xa8>
 800b378:	1a21      	subs	r1, r4, r0
 800b37a:	4630      	mov	r0, r6
 800b37c:	f000 f884 	bl	800b488 <_sbrk_r>
 800b380:	3001      	adds	r0, #1
 800b382:	d0cf      	beq.n	800b324 <_malloc_r+0x48>
 800b384:	6025      	str	r5, [r4, #0]
 800b386:	e7db      	b.n	800b340 <_malloc_r+0x64>
 800b388:	20000314 	.word	0x20000314
 800b38c:	20000318 	.word	0x20000318

0800b390 <iprintf>:
 800b390:	b40f      	push	{r0, r1, r2, r3}
 800b392:	4b0a      	ldr	r3, [pc, #40]	; (800b3bc <iprintf+0x2c>)
 800b394:	b513      	push	{r0, r1, r4, lr}
 800b396:	681c      	ldr	r4, [r3, #0]
 800b398:	b124      	cbz	r4, 800b3a4 <iprintf+0x14>
 800b39a:	69a3      	ldr	r3, [r4, #24]
 800b39c:	b913      	cbnz	r3, 800b3a4 <iprintf+0x14>
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f000 fa32 	bl	800b808 <__sinit>
 800b3a4:	ab05      	add	r3, sp, #20
 800b3a6:	9a04      	ldr	r2, [sp, #16]
 800b3a8:	68a1      	ldr	r1, [r4, #8]
 800b3aa:	9301      	str	r3, [sp, #4]
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f000 fb45 	bl	800ba3c <_vfiprintf_r>
 800b3b2:	b002      	add	sp, #8
 800b3b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3b8:	b004      	add	sp, #16
 800b3ba:	4770      	bx	lr
 800b3bc:	2000000c 	.word	0x2000000c

0800b3c0 <_puts_r>:
 800b3c0:	b570      	push	{r4, r5, r6, lr}
 800b3c2:	460e      	mov	r6, r1
 800b3c4:	4605      	mov	r5, r0
 800b3c6:	b118      	cbz	r0, 800b3d0 <_puts_r+0x10>
 800b3c8:	6983      	ldr	r3, [r0, #24]
 800b3ca:	b90b      	cbnz	r3, 800b3d0 <_puts_r+0x10>
 800b3cc:	f000 fa1c 	bl	800b808 <__sinit>
 800b3d0:	69ab      	ldr	r3, [r5, #24]
 800b3d2:	68ac      	ldr	r4, [r5, #8]
 800b3d4:	b913      	cbnz	r3, 800b3dc <_puts_r+0x1c>
 800b3d6:	4628      	mov	r0, r5
 800b3d8:	f000 fa16 	bl	800b808 <__sinit>
 800b3dc:	4b23      	ldr	r3, [pc, #140]	; (800b46c <_puts_r+0xac>)
 800b3de:	429c      	cmp	r4, r3
 800b3e0:	d117      	bne.n	800b412 <_puts_r+0x52>
 800b3e2:	686c      	ldr	r4, [r5, #4]
 800b3e4:	89a3      	ldrh	r3, [r4, #12]
 800b3e6:	071b      	lsls	r3, r3, #28
 800b3e8:	d51d      	bpl.n	800b426 <_puts_r+0x66>
 800b3ea:	6923      	ldr	r3, [r4, #16]
 800b3ec:	b1db      	cbz	r3, 800b426 <_puts_r+0x66>
 800b3ee:	3e01      	subs	r6, #1
 800b3f0:	68a3      	ldr	r3, [r4, #8]
 800b3f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b3f6:	3b01      	subs	r3, #1
 800b3f8:	60a3      	str	r3, [r4, #8]
 800b3fa:	b9e9      	cbnz	r1, 800b438 <_puts_r+0x78>
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	da2e      	bge.n	800b45e <_puts_r+0x9e>
 800b400:	4622      	mov	r2, r4
 800b402:	210a      	movs	r1, #10
 800b404:	4628      	mov	r0, r5
 800b406:	f000 f84f 	bl	800b4a8 <__swbuf_r>
 800b40a:	3001      	adds	r0, #1
 800b40c:	d011      	beq.n	800b432 <_puts_r+0x72>
 800b40e:	200a      	movs	r0, #10
 800b410:	e011      	b.n	800b436 <_puts_r+0x76>
 800b412:	4b17      	ldr	r3, [pc, #92]	; (800b470 <_puts_r+0xb0>)
 800b414:	429c      	cmp	r4, r3
 800b416:	d101      	bne.n	800b41c <_puts_r+0x5c>
 800b418:	68ac      	ldr	r4, [r5, #8]
 800b41a:	e7e3      	b.n	800b3e4 <_puts_r+0x24>
 800b41c:	4b15      	ldr	r3, [pc, #84]	; (800b474 <_puts_r+0xb4>)
 800b41e:	429c      	cmp	r4, r3
 800b420:	bf08      	it	eq
 800b422:	68ec      	ldreq	r4, [r5, #12]
 800b424:	e7de      	b.n	800b3e4 <_puts_r+0x24>
 800b426:	4621      	mov	r1, r4
 800b428:	4628      	mov	r0, r5
 800b42a:	f000 f88f 	bl	800b54c <__swsetup_r>
 800b42e:	2800      	cmp	r0, #0
 800b430:	d0dd      	beq.n	800b3ee <_puts_r+0x2e>
 800b432:	f04f 30ff 	mov.w	r0, #4294967295
 800b436:	bd70      	pop	{r4, r5, r6, pc}
 800b438:	2b00      	cmp	r3, #0
 800b43a:	da04      	bge.n	800b446 <_puts_r+0x86>
 800b43c:	69a2      	ldr	r2, [r4, #24]
 800b43e:	429a      	cmp	r2, r3
 800b440:	dc06      	bgt.n	800b450 <_puts_r+0x90>
 800b442:	290a      	cmp	r1, #10
 800b444:	d004      	beq.n	800b450 <_puts_r+0x90>
 800b446:	6823      	ldr	r3, [r4, #0]
 800b448:	1c5a      	adds	r2, r3, #1
 800b44a:	6022      	str	r2, [r4, #0]
 800b44c:	7019      	strb	r1, [r3, #0]
 800b44e:	e7cf      	b.n	800b3f0 <_puts_r+0x30>
 800b450:	4622      	mov	r2, r4
 800b452:	4628      	mov	r0, r5
 800b454:	f000 f828 	bl	800b4a8 <__swbuf_r>
 800b458:	3001      	adds	r0, #1
 800b45a:	d1c9      	bne.n	800b3f0 <_puts_r+0x30>
 800b45c:	e7e9      	b.n	800b432 <_puts_r+0x72>
 800b45e:	6823      	ldr	r3, [r4, #0]
 800b460:	200a      	movs	r0, #10
 800b462:	1c5a      	adds	r2, r3, #1
 800b464:	6022      	str	r2, [r4, #0]
 800b466:	7018      	strb	r0, [r3, #0]
 800b468:	e7e5      	b.n	800b436 <_puts_r+0x76>
 800b46a:	bf00      	nop
 800b46c:	0800c63c 	.word	0x0800c63c
 800b470:	0800c65c 	.word	0x0800c65c
 800b474:	0800c61c 	.word	0x0800c61c

0800b478 <puts>:
 800b478:	4b02      	ldr	r3, [pc, #8]	; (800b484 <puts+0xc>)
 800b47a:	4601      	mov	r1, r0
 800b47c:	6818      	ldr	r0, [r3, #0]
 800b47e:	f7ff bf9f 	b.w	800b3c0 <_puts_r>
 800b482:	bf00      	nop
 800b484:	2000000c 	.word	0x2000000c

0800b488 <_sbrk_r>:
 800b488:	b538      	push	{r3, r4, r5, lr}
 800b48a:	4c06      	ldr	r4, [pc, #24]	; (800b4a4 <_sbrk_r+0x1c>)
 800b48c:	2300      	movs	r3, #0
 800b48e:	4605      	mov	r5, r0
 800b490:	4608      	mov	r0, r1
 800b492:	6023      	str	r3, [r4, #0]
 800b494:	f7f6 ffca 	bl	800242c <_sbrk>
 800b498:	1c43      	adds	r3, r0, #1
 800b49a:	d102      	bne.n	800b4a2 <_sbrk_r+0x1a>
 800b49c:	6823      	ldr	r3, [r4, #0]
 800b49e:	b103      	cbz	r3, 800b4a2 <_sbrk_r+0x1a>
 800b4a0:	602b      	str	r3, [r5, #0]
 800b4a2:	bd38      	pop	{r3, r4, r5, pc}
 800b4a4:	20006848 	.word	0x20006848

0800b4a8 <__swbuf_r>:
 800b4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4aa:	460e      	mov	r6, r1
 800b4ac:	4614      	mov	r4, r2
 800b4ae:	4605      	mov	r5, r0
 800b4b0:	b118      	cbz	r0, 800b4ba <__swbuf_r+0x12>
 800b4b2:	6983      	ldr	r3, [r0, #24]
 800b4b4:	b90b      	cbnz	r3, 800b4ba <__swbuf_r+0x12>
 800b4b6:	f000 f9a7 	bl	800b808 <__sinit>
 800b4ba:	4b21      	ldr	r3, [pc, #132]	; (800b540 <__swbuf_r+0x98>)
 800b4bc:	429c      	cmp	r4, r3
 800b4be:	d12a      	bne.n	800b516 <__swbuf_r+0x6e>
 800b4c0:	686c      	ldr	r4, [r5, #4]
 800b4c2:	69a3      	ldr	r3, [r4, #24]
 800b4c4:	60a3      	str	r3, [r4, #8]
 800b4c6:	89a3      	ldrh	r3, [r4, #12]
 800b4c8:	071a      	lsls	r2, r3, #28
 800b4ca:	d52e      	bpl.n	800b52a <__swbuf_r+0x82>
 800b4cc:	6923      	ldr	r3, [r4, #16]
 800b4ce:	b363      	cbz	r3, 800b52a <__swbuf_r+0x82>
 800b4d0:	6923      	ldr	r3, [r4, #16]
 800b4d2:	6820      	ldr	r0, [r4, #0]
 800b4d4:	1ac0      	subs	r0, r0, r3
 800b4d6:	6963      	ldr	r3, [r4, #20]
 800b4d8:	b2f6      	uxtb	r6, r6
 800b4da:	4283      	cmp	r3, r0
 800b4dc:	4637      	mov	r7, r6
 800b4de:	dc04      	bgt.n	800b4ea <__swbuf_r+0x42>
 800b4e0:	4621      	mov	r1, r4
 800b4e2:	4628      	mov	r0, r5
 800b4e4:	f000 f926 	bl	800b734 <_fflush_r>
 800b4e8:	bb28      	cbnz	r0, 800b536 <__swbuf_r+0x8e>
 800b4ea:	68a3      	ldr	r3, [r4, #8]
 800b4ec:	3b01      	subs	r3, #1
 800b4ee:	60a3      	str	r3, [r4, #8]
 800b4f0:	6823      	ldr	r3, [r4, #0]
 800b4f2:	1c5a      	adds	r2, r3, #1
 800b4f4:	6022      	str	r2, [r4, #0]
 800b4f6:	701e      	strb	r6, [r3, #0]
 800b4f8:	6963      	ldr	r3, [r4, #20]
 800b4fa:	3001      	adds	r0, #1
 800b4fc:	4283      	cmp	r3, r0
 800b4fe:	d004      	beq.n	800b50a <__swbuf_r+0x62>
 800b500:	89a3      	ldrh	r3, [r4, #12]
 800b502:	07db      	lsls	r3, r3, #31
 800b504:	d519      	bpl.n	800b53a <__swbuf_r+0x92>
 800b506:	2e0a      	cmp	r6, #10
 800b508:	d117      	bne.n	800b53a <__swbuf_r+0x92>
 800b50a:	4621      	mov	r1, r4
 800b50c:	4628      	mov	r0, r5
 800b50e:	f000 f911 	bl	800b734 <_fflush_r>
 800b512:	b190      	cbz	r0, 800b53a <__swbuf_r+0x92>
 800b514:	e00f      	b.n	800b536 <__swbuf_r+0x8e>
 800b516:	4b0b      	ldr	r3, [pc, #44]	; (800b544 <__swbuf_r+0x9c>)
 800b518:	429c      	cmp	r4, r3
 800b51a:	d101      	bne.n	800b520 <__swbuf_r+0x78>
 800b51c:	68ac      	ldr	r4, [r5, #8]
 800b51e:	e7d0      	b.n	800b4c2 <__swbuf_r+0x1a>
 800b520:	4b09      	ldr	r3, [pc, #36]	; (800b548 <__swbuf_r+0xa0>)
 800b522:	429c      	cmp	r4, r3
 800b524:	bf08      	it	eq
 800b526:	68ec      	ldreq	r4, [r5, #12]
 800b528:	e7cb      	b.n	800b4c2 <__swbuf_r+0x1a>
 800b52a:	4621      	mov	r1, r4
 800b52c:	4628      	mov	r0, r5
 800b52e:	f000 f80d 	bl	800b54c <__swsetup_r>
 800b532:	2800      	cmp	r0, #0
 800b534:	d0cc      	beq.n	800b4d0 <__swbuf_r+0x28>
 800b536:	f04f 37ff 	mov.w	r7, #4294967295
 800b53a:	4638      	mov	r0, r7
 800b53c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b53e:	bf00      	nop
 800b540:	0800c63c 	.word	0x0800c63c
 800b544:	0800c65c 	.word	0x0800c65c
 800b548:	0800c61c 	.word	0x0800c61c

0800b54c <__swsetup_r>:
 800b54c:	4b32      	ldr	r3, [pc, #200]	; (800b618 <__swsetup_r+0xcc>)
 800b54e:	b570      	push	{r4, r5, r6, lr}
 800b550:	681d      	ldr	r5, [r3, #0]
 800b552:	4606      	mov	r6, r0
 800b554:	460c      	mov	r4, r1
 800b556:	b125      	cbz	r5, 800b562 <__swsetup_r+0x16>
 800b558:	69ab      	ldr	r3, [r5, #24]
 800b55a:	b913      	cbnz	r3, 800b562 <__swsetup_r+0x16>
 800b55c:	4628      	mov	r0, r5
 800b55e:	f000 f953 	bl	800b808 <__sinit>
 800b562:	4b2e      	ldr	r3, [pc, #184]	; (800b61c <__swsetup_r+0xd0>)
 800b564:	429c      	cmp	r4, r3
 800b566:	d10f      	bne.n	800b588 <__swsetup_r+0x3c>
 800b568:	686c      	ldr	r4, [r5, #4]
 800b56a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b56e:	b29a      	uxth	r2, r3
 800b570:	0715      	lsls	r5, r2, #28
 800b572:	d42c      	bmi.n	800b5ce <__swsetup_r+0x82>
 800b574:	06d0      	lsls	r0, r2, #27
 800b576:	d411      	bmi.n	800b59c <__swsetup_r+0x50>
 800b578:	2209      	movs	r2, #9
 800b57a:	6032      	str	r2, [r6, #0]
 800b57c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b580:	81a3      	strh	r3, [r4, #12]
 800b582:	f04f 30ff 	mov.w	r0, #4294967295
 800b586:	e03e      	b.n	800b606 <__swsetup_r+0xba>
 800b588:	4b25      	ldr	r3, [pc, #148]	; (800b620 <__swsetup_r+0xd4>)
 800b58a:	429c      	cmp	r4, r3
 800b58c:	d101      	bne.n	800b592 <__swsetup_r+0x46>
 800b58e:	68ac      	ldr	r4, [r5, #8]
 800b590:	e7eb      	b.n	800b56a <__swsetup_r+0x1e>
 800b592:	4b24      	ldr	r3, [pc, #144]	; (800b624 <__swsetup_r+0xd8>)
 800b594:	429c      	cmp	r4, r3
 800b596:	bf08      	it	eq
 800b598:	68ec      	ldreq	r4, [r5, #12]
 800b59a:	e7e6      	b.n	800b56a <__swsetup_r+0x1e>
 800b59c:	0751      	lsls	r1, r2, #29
 800b59e:	d512      	bpl.n	800b5c6 <__swsetup_r+0x7a>
 800b5a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b5a2:	b141      	cbz	r1, 800b5b6 <__swsetup_r+0x6a>
 800b5a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b5a8:	4299      	cmp	r1, r3
 800b5aa:	d002      	beq.n	800b5b2 <__swsetup_r+0x66>
 800b5ac:	4630      	mov	r0, r6
 800b5ae:	f7ff fe47 	bl	800b240 <_free_r>
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	6363      	str	r3, [r4, #52]	; 0x34
 800b5b6:	89a3      	ldrh	r3, [r4, #12]
 800b5b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b5bc:	81a3      	strh	r3, [r4, #12]
 800b5be:	2300      	movs	r3, #0
 800b5c0:	6063      	str	r3, [r4, #4]
 800b5c2:	6923      	ldr	r3, [r4, #16]
 800b5c4:	6023      	str	r3, [r4, #0]
 800b5c6:	89a3      	ldrh	r3, [r4, #12]
 800b5c8:	f043 0308 	orr.w	r3, r3, #8
 800b5cc:	81a3      	strh	r3, [r4, #12]
 800b5ce:	6923      	ldr	r3, [r4, #16]
 800b5d0:	b94b      	cbnz	r3, 800b5e6 <__swsetup_r+0x9a>
 800b5d2:	89a3      	ldrh	r3, [r4, #12]
 800b5d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b5d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b5dc:	d003      	beq.n	800b5e6 <__swsetup_r+0x9a>
 800b5de:	4621      	mov	r1, r4
 800b5e0:	4630      	mov	r0, r6
 800b5e2:	f000 f9bf 	bl	800b964 <__smakebuf_r>
 800b5e6:	89a2      	ldrh	r2, [r4, #12]
 800b5e8:	f012 0301 	ands.w	r3, r2, #1
 800b5ec:	d00c      	beq.n	800b608 <__swsetup_r+0xbc>
 800b5ee:	2300      	movs	r3, #0
 800b5f0:	60a3      	str	r3, [r4, #8]
 800b5f2:	6963      	ldr	r3, [r4, #20]
 800b5f4:	425b      	negs	r3, r3
 800b5f6:	61a3      	str	r3, [r4, #24]
 800b5f8:	6923      	ldr	r3, [r4, #16]
 800b5fa:	b953      	cbnz	r3, 800b612 <__swsetup_r+0xc6>
 800b5fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b600:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b604:	d1ba      	bne.n	800b57c <__swsetup_r+0x30>
 800b606:	bd70      	pop	{r4, r5, r6, pc}
 800b608:	0792      	lsls	r2, r2, #30
 800b60a:	bf58      	it	pl
 800b60c:	6963      	ldrpl	r3, [r4, #20]
 800b60e:	60a3      	str	r3, [r4, #8]
 800b610:	e7f2      	b.n	800b5f8 <__swsetup_r+0xac>
 800b612:	2000      	movs	r0, #0
 800b614:	e7f7      	b.n	800b606 <__swsetup_r+0xba>
 800b616:	bf00      	nop
 800b618:	2000000c 	.word	0x2000000c
 800b61c:	0800c63c 	.word	0x0800c63c
 800b620:	0800c65c 	.word	0x0800c65c
 800b624:	0800c61c 	.word	0x0800c61c

0800b628 <__sflush_r>:
 800b628:	898a      	ldrh	r2, [r1, #12]
 800b62a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b62e:	4605      	mov	r5, r0
 800b630:	0710      	lsls	r0, r2, #28
 800b632:	460c      	mov	r4, r1
 800b634:	d458      	bmi.n	800b6e8 <__sflush_r+0xc0>
 800b636:	684b      	ldr	r3, [r1, #4]
 800b638:	2b00      	cmp	r3, #0
 800b63a:	dc05      	bgt.n	800b648 <__sflush_r+0x20>
 800b63c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b63e:	2b00      	cmp	r3, #0
 800b640:	dc02      	bgt.n	800b648 <__sflush_r+0x20>
 800b642:	2000      	movs	r0, #0
 800b644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b648:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b64a:	2e00      	cmp	r6, #0
 800b64c:	d0f9      	beq.n	800b642 <__sflush_r+0x1a>
 800b64e:	2300      	movs	r3, #0
 800b650:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b654:	682f      	ldr	r7, [r5, #0]
 800b656:	6a21      	ldr	r1, [r4, #32]
 800b658:	602b      	str	r3, [r5, #0]
 800b65a:	d032      	beq.n	800b6c2 <__sflush_r+0x9a>
 800b65c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b65e:	89a3      	ldrh	r3, [r4, #12]
 800b660:	075a      	lsls	r2, r3, #29
 800b662:	d505      	bpl.n	800b670 <__sflush_r+0x48>
 800b664:	6863      	ldr	r3, [r4, #4]
 800b666:	1ac0      	subs	r0, r0, r3
 800b668:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b66a:	b10b      	cbz	r3, 800b670 <__sflush_r+0x48>
 800b66c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b66e:	1ac0      	subs	r0, r0, r3
 800b670:	2300      	movs	r3, #0
 800b672:	4602      	mov	r2, r0
 800b674:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b676:	6a21      	ldr	r1, [r4, #32]
 800b678:	4628      	mov	r0, r5
 800b67a:	47b0      	blx	r6
 800b67c:	1c43      	adds	r3, r0, #1
 800b67e:	89a3      	ldrh	r3, [r4, #12]
 800b680:	d106      	bne.n	800b690 <__sflush_r+0x68>
 800b682:	6829      	ldr	r1, [r5, #0]
 800b684:	291d      	cmp	r1, #29
 800b686:	d848      	bhi.n	800b71a <__sflush_r+0xf2>
 800b688:	4a29      	ldr	r2, [pc, #164]	; (800b730 <__sflush_r+0x108>)
 800b68a:	40ca      	lsrs	r2, r1
 800b68c:	07d6      	lsls	r6, r2, #31
 800b68e:	d544      	bpl.n	800b71a <__sflush_r+0xf2>
 800b690:	2200      	movs	r2, #0
 800b692:	6062      	str	r2, [r4, #4]
 800b694:	04d9      	lsls	r1, r3, #19
 800b696:	6922      	ldr	r2, [r4, #16]
 800b698:	6022      	str	r2, [r4, #0]
 800b69a:	d504      	bpl.n	800b6a6 <__sflush_r+0x7e>
 800b69c:	1c42      	adds	r2, r0, #1
 800b69e:	d101      	bne.n	800b6a4 <__sflush_r+0x7c>
 800b6a0:	682b      	ldr	r3, [r5, #0]
 800b6a2:	b903      	cbnz	r3, 800b6a6 <__sflush_r+0x7e>
 800b6a4:	6560      	str	r0, [r4, #84]	; 0x54
 800b6a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b6a8:	602f      	str	r7, [r5, #0]
 800b6aa:	2900      	cmp	r1, #0
 800b6ac:	d0c9      	beq.n	800b642 <__sflush_r+0x1a>
 800b6ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b6b2:	4299      	cmp	r1, r3
 800b6b4:	d002      	beq.n	800b6bc <__sflush_r+0x94>
 800b6b6:	4628      	mov	r0, r5
 800b6b8:	f7ff fdc2 	bl	800b240 <_free_r>
 800b6bc:	2000      	movs	r0, #0
 800b6be:	6360      	str	r0, [r4, #52]	; 0x34
 800b6c0:	e7c0      	b.n	800b644 <__sflush_r+0x1c>
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	4628      	mov	r0, r5
 800b6c6:	47b0      	blx	r6
 800b6c8:	1c41      	adds	r1, r0, #1
 800b6ca:	d1c8      	bne.n	800b65e <__sflush_r+0x36>
 800b6cc:	682b      	ldr	r3, [r5, #0]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d0c5      	beq.n	800b65e <__sflush_r+0x36>
 800b6d2:	2b1d      	cmp	r3, #29
 800b6d4:	d001      	beq.n	800b6da <__sflush_r+0xb2>
 800b6d6:	2b16      	cmp	r3, #22
 800b6d8:	d101      	bne.n	800b6de <__sflush_r+0xb6>
 800b6da:	602f      	str	r7, [r5, #0]
 800b6dc:	e7b1      	b.n	800b642 <__sflush_r+0x1a>
 800b6de:	89a3      	ldrh	r3, [r4, #12]
 800b6e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6e4:	81a3      	strh	r3, [r4, #12]
 800b6e6:	e7ad      	b.n	800b644 <__sflush_r+0x1c>
 800b6e8:	690f      	ldr	r7, [r1, #16]
 800b6ea:	2f00      	cmp	r7, #0
 800b6ec:	d0a9      	beq.n	800b642 <__sflush_r+0x1a>
 800b6ee:	0793      	lsls	r3, r2, #30
 800b6f0:	680e      	ldr	r6, [r1, #0]
 800b6f2:	bf08      	it	eq
 800b6f4:	694b      	ldreq	r3, [r1, #20]
 800b6f6:	600f      	str	r7, [r1, #0]
 800b6f8:	bf18      	it	ne
 800b6fa:	2300      	movne	r3, #0
 800b6fc:	eba6 0807 	sub.w	r8, r6, r7
 800b700:	608b      	str	r3, [r1, #8]
 800b702:	f1b8 0f00 	cmp.w	r8, #0
 800b706:	dd9c      	ble.n	800b642 <__sflush_r+0x1a>
 800b708:	4643      	mov	r3, r8
 800b70a:	463a      	mov	r2, r7
 800b70c:	6a21      	ldr	r1, [r4, #32]
 800b70e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b710:	4628      	mov	r0, r5
 800b712:	47b0      	blx	r6
 800b714:	2800      	cmp	r0, #0
 800b716:	dc06      	bgt.n	800b726 <__sflush_r+0xfe>
 800b718:	89a3      	ldrh	r3, [r4, #12]
 800b71a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b71e:	81a3      	strh	r3, [r4, #12]
 800b720:	f04f 30ff 	mov.w	r0, #4294967295
 800b724:	e78e      	b.n	800b644 <__sflush_r+0x1c>
 800b726:	4407      	add	r7, r0
 800b728:	eba8 0800 	sub.w	r8, r8, r0
 800b72c:	e7e9      	b.n	800b702 <__sflush_r+0xda>
 800b72e:	bf00      	nop
 800b730:	20400001 	.word	0x20400001

0800b734 <_fflush_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	690b      	ldr	r3, [r1, #16]
 800b738:	4605      	mov	r5, r0
 800b73a:	460c      	mov	r4, r1
 800b73c:	b1db      	cbz	r3, 800b776 <_fflush_r+0x42>
 800b73e:	b118      	cbz	r0, 800b748 <_fflush_r+0x14>
 800b740:	6983      	ldr	r3, [r0, #24]
 800b742:	b90b      	cbnz	r3, 800b748 <_fflush_r+0x14>
 800b744:	f000 f860 	bl	800b808 <__sinit>
 800b748:	4b0c      	ldr	r3, [pc, #48]	; (800b77c <_fflush_r+0x48>)
 800b74a:	429c      	cmp	r4, r3
 800b74c:	d109      	bne.n	800b762 <_fflush_r+0x2e>
 800b74e:	686c      	ldr	r4, [r5, #4]
 800b750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b754:	b17b      	cbz	r3, 800b776 <_fflush_r+0x42>
 800b756:	4621      	mov	r1, r4
 800b758:	4628      	mov	r0, r5
 800b75a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b75e:	f7ff bf63 	b.w	800b628 <__sflush_r>
 800b762:	4b07      	ldr	r3, [pc, #28]	; (800b780 <_fflush_r+0x4c>)
 800b764:	429c      	cmp	r4, r3
 800b766:	d101      	bne.n	800b76c <_fflush_r+0x38>
 800b768:	68ac      	ldr	r4, [r5, #8]
 800b76a:	e7f1      	b.n	800b750 <_fflush_r+0x1c>
 800b76c:	4b05      	ldr	r3, [pc, #20]	; (800b784 <_fflush_r+0x50>)
 800b76e:	429c      	cmp	r4, r3
 800b770:	bf08      	it	eq
 800b772:	68ec      	ldreq	r4, [r5, #12]
 800b774:	e7ec      	b.n	800b750 <_fflush_r+0x1c>
 800b776:	2000      	movs	r0, #0
 800b778:	bd38      	pop	{r3, r4, r5, pc}
 800b77a:	bf00      	nop
 800b77c:	0800c63c 	.word	0x0800c63c
 800b780:	0800c65c 	.word	0x0800c65c
 800b784:	0800c61c 	.word	0x0800c61c

0800b788 <std>:
 800b788:	2300      	movs	r3, #0
 800b78a:	b510      	push	{r4, lr}
 800b78c:	4604      	mov	r4, r0
 800b78e:	e9c0 3300 	strd	r3, r3, [r0]
 800b792:	6083      	str	r3, [r0, #8]
 800b794:	8181      	strh	r1, [r0, #12]
 800b796:	6643      	str	r3, [r0, #100]	; 0x64
 800b798:	81c2      	strh	r2, [r0, #14]
 800b79a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b79e:	6183      	str	r3, [r0, #24]
 800b7a0:	4619      	mov	r1, r3
 800b7a2:	2208      	movs	r2, #8
 800b7a4:	305c      	adds	r0, #92	; 0x5c
 800b7a6:	f7ff fd43 	bl	800b230 <memset>
 800b7aa:	4b05      	ldr	r3, [pc, #20]	; (800b7c0 <std+0x38>)
 800b7ac:	6263      	str	r3, [r4, #36]	; 0x24
 800b7ae:	4b05      	ldr	r3, [pc, #20]	; (800b7c4 <std+0x3c>)
 800b7b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b7b2:	4b05      	ldr	r3, [pc, #20]	; (800b7c8 <std+0x40>)
 800b7b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b7b6:	4b05      	ldr	r3, [pc, #20]	; (800b7cc <std+0x44>)
 800b7b8:	6224      	str	r4, [r4, #32]
 800b7ba:	6323      	str	r3, [r4, #48]	; 0x30
 800b7bc:	bd10      	pop	{r4, pc}
 800b7be:	bf00      	nop
 800b7c0:	0800bf79 	.word	0x0800bf79
 800b7c4:	0800bf9b 	.word	0x0800bf9b
 800b7c8:	0800bfd3 	.word	0x0800bfd3
 800b7cc:	0800bff7 	.word	0x0800bff7

0800b7d0 <_cleanup_r>:
 800b7d0:	4901      	ldr	r1, [pc, #4]	; (800b7d8 <_cleanup_r+0x8>)
 800b7d2:	f000 b885 	b.w	800b8e0 <_fwalk_reent>
 800b7d6:	bf00      	nop
 800b7d8:	0800b735 	.word	0x0800b735

0800b7dc <__sfmoreglue>:
 800b7dc:	b570      	push	{r4, r5, r6, lr}
 800b7de:	1e4a      	subs	r2, r1, #1
 800b7e0:	2568      	movs	r5, #104	; 0x68
 800b7e2:	4355      	muls	r5, r2
 800b7e4:	460e      	mov	r6, r1
 800b7e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b7ea:	f7ff fd77 	bl	800b2dc <_malloc_r>
 800b7ee:	4604      	mov	r4, r0
 800b7f0:	b140      	cbz	r0, 800b804 <__sfmoreglue+0x28>
 800b7f2:	2100      	movs	r1, #0
 800b7f4:	e9c0 1600 	strd	r1, r6, [r0]
 800b7f8:	300c      	adds	r0, #12
 800b7fa:	60a0      	str	r0, [r4, #8]
 800b7fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b800:	f7ff fd16 	bl	800b230 <memset>
 800b804:	4620      	mov	r0, r4
 800b806:	bd70      	pop	{r4, r5, r6, pc}

0800b808 <__sinit>:
 800b808:	6983      	ldr	r3, [r0, #24]
 800b80a:	b510      	push	{r4, lr}
 800b80c:	4604      	mov	r4, r0
 800b80e:	bb33      	cbnz	r3, 800b85e <__sinit+0x56>
 800b810:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b814:	6503      	str	r3, [r0, #80]	; 0x50
 800b816:	4b12      	ldr	r3, [pc, #72]	; (800b860 <__sinit+0x58>)
 800b818:	4a12      	ldr	r2, [pc, #72]	; (800b864 <__sinit+0x5c>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	6282      	str	r2, [r0, #40]	; 0x28
 800b81e:	4298      	cmp	r0, r3
 800b820:	bf04      	itt	eq
 800b822:	2301      	moveq	r3, #1
 800b824:	6183      	streq	r3, [r0, #24]
 800b826:	f000 f81f 	bl	800b868 <__sfp>
 800b82a:	6060      	str	r0, [r4, #4]
 800b82c:	4620      	mov	r0, r4
 800b82e:	f000 f81b 	bl	800b868 <__sfp>
 800b832:	60a0      	str	r0, [r4, #8]
 800b834:	4620      	mov	r0, r4
 800b836:	f000 f817 	bl	800b868 <__sfp>
 800b83a:	2200      	movs	r2, #0
 800b83c:	60e0      	str	r0, [r4, #12]
 800b83e:	2104      	movs	r1, #4
 800b840:	6860      	ldr	r0, [r4, #4]
 800b842:	f7ff ffa1 	bl	800b788 <std>
 800b846:	2201      	movs	r2, #1
 800b848:	2109      	movs	r1, #9
 800b84a:	68a0      	ldr	r0, [r4, #8]
 800b84c:	f7ff ff9c 	bl	800b788 <std>
 800b850:	2202      	movs	r2, #2
 800b852:	2112      	movs	r1, #18
 800b854:	68e0      	ldr	r0, [r4, #12]
 800b856:	f7ff ff97 	bl	800b788 <std>
 800b85a:	2301      	movs	r3, #1
 800b85c:	61a3      	str	r3, [r4, #24]
 800b85e:	bd10      	pop	{r4, pc}
 800b860:	0800c618 	.word	0x0800c618
 800b864:	0800b7d1 	.word	0x0800b7d1

0800b868 <__sfp>:
 800b868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b86a:	4b1b      	ldr	r3, [pc, #108]	; (800b8d8 <__sfp+0x70>)
 800b86c:	681e      	ldr	r6, [r3, #0]
 800b86e:	69b3      	ldr	r3, [r6, #24]
 800b870:	4607      	mov	r7, r0
 800b872:	b913      	cbnz	r3, 800b87a <__sfp+0x12>
 800b874:	4630      	mov	r0, r6
 800b876:	f7ff ffc7 	bl	800b808 <__sinit>
 800b87a:	3648      	adds	r6, #72	; 0x48
 800b87c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b880:	3b01      	subs	r3, #1
 800b882:	d503      	bpl.n	800b88c <__sfp+0x24>
 800b884:	6833      	ldr	r3, [r6, #0]
 800b886:	b133      	cbz	r3, 800b896 <__sfp+0x2e>
 800b888:	6836      	ldr	r6, [r6, #0]
 800b88a:	e7f7      	b.n	800b87c <__sfp+0x14>
 800b88c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b890:	b16d      	cbz	r5, 800b8ae <__sfp+0x46>
 800b892:	3468      	adds	r4, #104	; 0x68
 800b894:	e7f4      	b.n	800b880 <__sfp+0x18>
 800b896:	2104      	movs	r1, #4
 800b898:	4638      	mov	r0, r7
 800b89a:	f7ff ff9f 	bl	800b7dc <__sfmoreglue>
 800b89e:	6030      	str	r0, [r6, #0]
 800b8a0:	2800      	cmp	r0, #0
 800b8a2:	d1f1      	bne.n	800b888 <__sfp+0x20>
 800b8a4:	230c      	movs	r3, #12
 800b8a6:	603b      	str	r3, [r7, #0]
 800b8a8:	4604      	mov	r4, r0
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8ae:	4b0b      	ldr	r3, [pc, #44]	; (800b8dc <__sfp+0x74>)
 800b8b0:	6665      	str	r5, [r4, #100]	; 0x64
 800b8b2:	e9c4 5500 	strd	r5, r5, [r4]
 800b8b6:	60a5      	str	r5, [r4, #8]
 800b8b8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b8bc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b8c0:	2208      	movs	r2, #8
 800b8c2:	4629      	mov	r1, r5
 800b8c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b8c8:	f7ff fcb2 	bl	800b230 <memset>
 800b8cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b8d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b8d4:	e7e9      	b.n	800b8aa <__sfp+0x42>
 800b8d6:	bf00      	nop
 800b8d8:	0800c618 	.word	0x0800c618
 800b8dc:	ffff0001 	.word	0xffff0001

0800b8e0 <_fwalk_reent>:
 800b8e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8e4:	4680      	mov	r8, r0
 800b8e6:	4689      	mov	r9, r1
 800b8e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b8ec:	2600      	movs	r6, #0
 800b8ee:	b914      	cbnz	r4, 800b8f6 <_fwalk_reent+0x16>
 800b8f0:	4630      	mov	r0, r6
 800b8f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8f6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800b8fa:	3f01      	subs	r7, #1
 800b8fc:	d501      	bpl.n	800b902 <_fwalk_reent+0x22>
 800b8fe:	6824      	ldr	r4, [r4, #0]
 800b900:	e7f5      	b.n	800b8ee <_fwalk_reent+0xe>
 800b902:	89ab      	ldrh	r3, [r5, #12]
 800b904:	2b01      	cmp	r3, #1
 800b906:	d907      	bls.n	800b918 <_fwalk_reent+0x38>
 800b908:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b90c:	3301      	adds	r3, #1
 800b90e:	d003      	beq.n	800b918 <_fwalk_reent+0x38>
 800b910:	4629      	mov	r1, r5
 800b912:	4640      	mov	r0, r8
 800b914:	47c8      	blx	r9
 800b916:	4306      	orrs	r6, r0
 800b918:	3568      	adds	r5, #104	; 0x68
 800b91a:	e7ee      	b.n	800b8fa <_fwalk_reent+0x1a>

0800b91c <__swhatbuf_r>:
 800b91c:	b570      	push	{r4, r5, r6, lr}
 800b91e:	460e      	mov	r6, r1
 800b920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b924:	2900      	cmp	r1, #0
 800b926:	b096      	sub	sp, #88	; 0x58
 800b928:	4614      	mov	r4, r2
 800b92a:	461d      	mov	r5, r3
 800b92c:	da07      	bge.n	800b93e <__swhatbuf_r+0x22>
 800b92e:	2300      	movs	r3, #0
 800b930:	602b      	str	r3, [r5, #0]
 800b932:	89b3      	ldrh	r3, [r6, #12]
 800b934:	061a      	lsls	r2, r3, #24
 800b936:	d410      	bmi.n	800b95a <__swhatbuf_r+0x3e>
 800b938:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b93c:	e00e      	b.n	800b95c <__swhatbuf_r+0x40>
 800b93e:	466a      	mov	r2, sp
 800b940:	f000 fb80 	bl	800c044 <_fstat_r>
 800b944:	2800      	cmp	r0, #0
 800b946:	dbf2      	blt.n	800b92e <__swhatbuf_r+0x12>
 800b948:	9a01      	ldr	r2, [sp, #4]
 800b94a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b94e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b952:	425a      	negs	r2, r3
 800b954:	415a      	adcs	r2, r3
 800b956:	602a      	str	r2, [r5, #0]
 800b958:	e7ee      	b.n	800b938 <__swhatbuf_r+0x1c>
 800b95a:	2340      	movs	r3, #64	; 0x40
 800b95c:	2000      	movs	r0, #0
 800b95e:	6023      	str	r3, [r4, #0]
 800b960:	b016      	add	sp, #88	; 0x58
 800b962:	bd70      	pop	{r4, r5, r6, pc}

0800b964 <__smakebuf_r>:
 800b964:	898b      	ldrh	r3, [r1, #12]
 800b966:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b968:	079d      	lsls	r5, r3, #30
 800b96a:	4606      	mov	r6, r0
 800b96c:	460c      	mov	r4, r1
 800b96e:	d507      	bpl.n	800b980 <__smakebuf_r+0x1c>
 800b970:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b974:	6023      	str	r3, [r4, #0]
 800b976:	6123      	str	r3, [r4, #16]
 800b978:	2301      	movs	r3, #1
 800b97a:	6163      	str	r3, [r4, #20]
 800b97c:	b002      	add	sp, #8
 800b97e:	bd70      	pop	{r4, r5, r6, pc}
 800b980:	ab01      	add	r3, sp, #4
 800b982:	466a      	mov	r2, sp
 800b984:	f7ff ffca 	bl	800b91c <__swhatbuf_r>
 800b988:	9900      	ldr	r1, [sp, #0]
 800b98a:	4605      	mov	r5, r0
 800b98c:	4630      	mov	r0, r6
 800b98e:	f7ff fca5 	bl	800b2dc <_malloc_r>
 800b992:	b948      	cbnz	r0, 800b9a8 <__smakebuf_r+0x44>
 800b994:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b998:	059a      	lsls	r2, r3, #22
 800b99a:	d4ef      	bmi.n	800b97c <__smakebuf_r+0x18>
 800b99c:	f023 0303 	bic.w	r3, r3, #3
 800b9a0:	f043 0302 	orr.w	r3, r3, #2
 800b9a4:	81a3      	strh	r3, [r4, #12]
 800b9a6:	e7e3      	b.n	800b970 <__smakebuf_r+0xc>
 800b9a8:	4b0d      	ldr	r3, [pc, #52]	; (800b9e0 <__smakebuf_r+0x7c>)
 800b9aa:	62b3      	str	r3, [r6, #40]	; 0x28
 800b9ac:	89a3      	ldrh	r3, [r4, #12]
 800b9ae:	6020      	str	r0, [r4, #0]
 800b9b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b9b4:	81a3      	strh	r3, [r4, #12]
 800b9b6:	9b00      	ldr	r3, [sp, #0]
 800b9b8:	6163      	str	r3, [r4, #20]
 800b9ba:	9b01      	ldr	r3, [sp, #4]
 800b9bc:	6120      	str	r0, [r4, #16]
 800b9be:	b15b      	cbz	r3, 800b9d8 <__smakebuf_r+0x74>
 800b9c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b9c4:	4630      	mov	r0, r6
 800b9c6:	f000 fb4f 	bl	800c068 <_isatty_r>
 800b9ca:	b128      	cbz	r0, 800b9d8 <__smakebuf_r+0x74>
 800b9cc:	89a3      	ldrh	r3, [r4, #12]
 800b9ce:	f023 0303 	bic.w	r3, r3, #3
 800b9d2:	f043 0301 	orr.w	r3, r3, #1
 800b9d6:	81a3      	strh	r3, [r4, #12]
 800b9d8:	89a3      	ldrh	r3, [r4, #12]
 800b9da:	431d      	orrs	r5, r3
 800b9dc:	81a5      	strh	r5, [r4, #12]
 800b9de:	e7cd      	b.n	800b97c <__smakebuf_r+0x18>
 800b9e0:	0800b7d1 	.word	0x0800b7d1

0800b9e4 <__malloc_lock>:
 800b9e4:	4770      	bx	lr

0800b9e6 <__malloc_unlock>:
 800b9e6:	4770      	bx	lr

0800b9e8 <__sfputc_r>:
 800b9e8:	6893      	ldr	r3, [r2, #8]
 800b9ea:	3b01      	subs	r3, #1
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	b410      	push	{r4}
 800b9f0:	6093      	str	r3, [r2, #8]
 800b9f2:	da08      	bge.n	800ba06 <__sfputc_r+0x1e>
 800b9f4:	6994      	ldr	r4, [r2, #24]
 800b9f6:	42a3      	cmp	r3, r4
 800b9f8:	db01      	blt.n	800b9fe <__sfputc_r+0x16>
 800b9fa:	290a      	cmp	r1, #10
 800b9fc:	d103      	bne.n	800ba06 <__sfputc_r+0x1e>
 800b9fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba02:	f7ff bd51 	b.w	800b4a8 <__swbuf_r>
 800ba06:	6813      	ldr	r3, [r2, #0]
 800ba08:	1c58      	adds	r0, r3, #1
 800ba0a:	6010      	str	r0, [r2, #0]
 800ba0c:	7019      	strb	r1, [r3, #0]
 800ba0e:	4608      	mov	r0, r1
 800ba10:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba14:	4770      	bx	lr

0800ba16 <__sfputs_r>:
 800ba16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba18:	4606      	mov	r6, r0
 800ba1a:	460f      	mov	r7, r1
 800ba1c:	4614      	mov	r4, r2
 800ba1e:	18d5      	adds	r5, r2, r3
 800ba20:	42ac      	cmp	r4, r5
 800ba22:	d101      	bne.n	800ba28 <__sfputs_r+0x12>
 800ba24:	2000      	movs	r0, #0
 800ba26:	e007      	b.n	800ba38 <__sfputs_r+0x22>
 800ba28:	463a      	mov	r2, r7
 800ba2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba2e:	4630      	mov	r0, r6
 800ba30:	f7ff ffda 	bl	800b9e8 <__sfputc_r>
 800ba34:	1c43      	adds	r3, r0, #1
 800ba36:	d1f3      	bne.n	800ba20 <__sfputs_r+0xa>
 800ba38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ba3c <_vfiprintf_r>:
 800ba3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba40:	460c      	mov	r4, r1
 800ba42:	b09d      	sub	sp, #116	; 0x74
 800ba44:	4617      	mov	r7, r2
 800ba46:	461d      	mov	r5, r3
 800ba48:	4606      	mov	r6, r0
 800ba4a:	b118      	cbz	r0, 800ba54 <_vfiprintf_r+0x18>
 800ba4c:	6983      	ldr	r3, [r0, #24]
 800ba4e:	b90b      	cbnz	r3, 800ba54 <_vfiprintf_r+0x18>
 800ba50:	f7ff feda 	bl	800b808 <__sinit>
 800ba54:	4b7c      	ldr	r3, [pc, #496]	; (800bc48 <_vfiprintf_r+0x20c>)
 800ba56:	429c      	cmp	r4, r3
 800ba58:	d158      	bne.n	800bb0c <_vfiprintf_r+0xd0>
 800ba5a:	6874      	ldr	r4, [r6, #4]
 800ba5c:	89a3      	ldrh	r3, [r4, #12]
 800ba5e:	0718      	lsls	r0, r3, #28
 800ba60:	d55e      	bpl.n	800bb20 <_vfiprintf_r+0xe4>
 800ba62:	6923      	ldr	r3, [r4, #16]
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d05b      	beq.n	800bb20 <_vfiprintf_r+0xe4>
 800ba68:	2300      	movs	r3, #0
 800ba6a:	9309      	str	r3, [sp, #36]	; 0x24
 800ba6c:	2320      	movs	r3, #32
 800ba6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba72:	2330      	movs	r3, #48	; 0x30
 800ba74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba78:	9503      	str	r5, [sp, #12]
 800ba7a:	f04f 0b01 	mov.w	fp, #1
 800ba7e:	46b8      	mov	r8, r7
 800ba80:	4645      	mov	r5, r8
 800ba82:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ba86:	b10b      	cbz	r3, 800ba8c <_vfiprintf_r+0x50>
 800ba88:	2b25      	cmp	r3, #37	; 0x25
 800ba8a:	d154      	bne.n	800bb36 <_vfiprintf_r+0xfa>
 800ba8c:	ebb8 0a07 	subs.w	sl, r8, r7
 800ba90:	d00b      	beq.n	800baaa <_vfiprintf_r+0x6e>
 800ba92:	4653      	mov	r3, sl
 800ba94:	463a      	mov	r2, r7
 800ba96:	4621      	mov	r1, r4
 800ba98:	4630      	mov	r0, r6
 800ba9a:	f7ff ffbc 	bl	800ba16 <__sfputs_r>
 800ba9e:	3001      	adds	r0, #1
 800baa0:	f000 80c2 	beq.w	800bc28 <_vfiprintf_r+0x1ec>
 800baa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baa6:	4453      	add	r3, sl
 800baa8:	9309      	str	r3, [sp, #36]	; 0x24
 800baaa:	f898 3000 	ldrb.w	r3, [r8]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	f000 80ba 	beq.w	800bc28 <_vfiprintf_r+0x1ec>
 800bab4:	2300      	movs	r3, #0
 800bab6:	f04f 32ff 	mov.w	r2, #4294967295
 800baba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800babe:	9304      	str	r3, [sp, #16]
 800bac0:	9307      	str	r3, [sp, #28]
 800bac2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bac6:	931a      	str	r3, [sp, #104]	; 0x68
 800bac8:	46a8      	mov	r8, r5
 800baca:	2205      	movs	r2, #5
 800bacc:	f818 1b01 	ldrb.w	r1, [r8], #1
 800bad0:	485e      	ldr	r0, [pc, #376]	; (800bc4c <_vfiprintf_r+0x210>)
 800bad2:	f7f4 fba5 	bl	8000220 <memchr>
 800bad6:	9b04      	ldr	r3, [sp, #16]
 800bad8:	bb78      	cbnz	r0, 800bb3a <_vfiprintf_r+0xfe>
 800bada:	06d9      	lsls	r1, r3, #27
 800badc:	bf44      	itt	mi
 800bade:	2220      	movmi	r2, #32
 800bae0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bae4:	071a      	lsls	r2, r3, #28
 800bae6:	bf44      	itt	mi
 800bae8:	222b      	movmi	r2, #43	; 0x2b
 800baea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800baee:	782a      	ldrb	r2, [r5, #0]
 800baf0:	2a2a      	cmp	r2, #42	; 0x2a
 800baf2:	d02a      	beq.n	800bb4a <_vfiprintf_r+0x10e>
 800baf4:	9a07      	ldr	r2, [sp, #28]
 800baf6:	46a8      	mov	r8, r5
 800baf8:	2000      	movs	r0, #0
 800bafa:	250a      	movs	r5, #10
 800bafc:	4641      	mov	r1, r8
 800bafe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb02:	3b30      	subs	r3, #48	; 0x30
 800bb04:	2b09      	cmp	r3, #9
 800bb06:	d969      	bls.n	800bbdc <_vfiprintf_r+0x1a0>
 800bb08:	b360      	cbz	r0, 800bb64 <_vfiprintf_r+0x128>
 800bb0a:	e024      	b.n	800bb56 <_vfiprintf_r+0x11a>
 800bb0c:	4b50      	ldr	r3, [pc, #320]	; (800bc50 <_vfiprintf_r+0x214>)
 800bb0e:	429c      	cmp	r4, r3
 800bb10:	d101      	bne.n	800bb16 <_vfiprintf_r+0xda>
 800bb12:	68b4      	ldr	r4, [r6, #8]
 800bb14:	e7a2      	b.n	800ba5c <_vfiprintf_r+0x20>
 800bb16:	4b4f      	ldr	r3, [pc, #316]	; (800bc54 <_vfiprintf_r+0x218>)
 800bb18:	429c      	cmp	r4, r3
 800bb1a:	bf08      	it	eq
 800bb1c:	68f4      	ldreq	r4, [r6, #12]
 800bb1e:	e79d      	b.n	800ba5c <_vfiprintf_r+0x20>
 800bb20:	4621      	mov	r1, r4
 800bb22:	4630      	mov	r0, r6
 800bb24:	f7ff fd12 	bl	800b54c <__swsetup_r>
 800bb28:	2800      	cmp	r0, #0
 800bb2a:	d09d      	beq.n	800ba68 <_vfiprintf_r+0x2c>
 800bb2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb30:	b01d      	add	sp, #116	; 0x74
 800bb32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb36:	46a8      	mov	r8, r5
 800bb38:	e7a2      	b.n	800ba80 <_vfiprintf_r+0x44>
 800bb3a:	4a44      	ldr	r2, [pc, #272]	; (800bc4c <_vfiprintf_r+0x210>)
 800bb3c:	1a80      	subs	r0, r0, r2
 800bb3e:	fa0b f000 	lsl.w	r0, fp, r0
 800bb42:	4318      	orrs	r0, r3
 800bb44:	9004      	str	r0, [sp, #16]
 800bb46:	4645      	mov	r5, r8
 800bb48:	e7be      	b.n	800bac8 <_vfiprintf_r+0x8c>
 800bb4a:	9a03      	ldr	r2, [sp, #12]
 800bb4c:	1d11      	adds	r1, r2, #4
 800bb4e:	6812      	ldr	r2, [r2, #0]
 800bb50:	9103      	str	r1, [sp, #12]
 800bb52:	2a00      	cmp	r2, #0
 800bb54:	db01      	blt.n	800bb5a <_vfiprintf_r+0x11e>
 800bb56:	9207      	str	r2, [sp, #28]
 800bb58:	e004      	b.n	800bb64 <_vfiprintf_r+0x128>
 800bb5a:	4252      	negs	r2, r2
 800bb5c:	f043 0302 	orr.w	r3, r3, #2
 800bb60:	9207      	str	r2, [sp, #28]
 800bb62:	9304      	str	r3, [sp, #16]
 800bb64:	f898 3000 	ldrb.w	r3, [r8]
 800bb68:	2b2e      	cmp	r3, #46	; 0x2e
 800bb6a:	d10e      	bne.n	800bb8a <_vfiprintf_r+0x14e>
 800bb6c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bb70:	2b2a      	cmp	r3, #42	; 0x2a
 800bb72:	d138      	bne.n	800bbe6 <_vfiprintf_r+0x1aa>
 800bb74:	9b03      	ldr	r3, [sp, #12]
 800bb76:	1d1a      	adds	r2, r3, #4
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	9203      	str	r2, [sp, #12]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	bfb8      	it	lt
 800bb80:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb84:	f108 0802 	add.w	r8, r8, #2
 800bb88:	9305      	str	r3, [sp, #20]
 800bb8a:	4d33      	ldr	r5, [pc, #204]	; (800bc58 <_vfiprintf_r+0x21c>)
 800bb8c:	f898 1000 	ldrb.w	r1, [r8]
 800bb90:	2203      	movs	r2, #3
 800bb92:	4628      	mov	r0, r5
 800bb94:	f7f4 fb44 	bl	8000220 <memchr>
 800bb98:	b140      	cbz	r0, 800bbac <_vfiprintf_r+0x170>
 800bb9a:	2340      	movs	r3, #64	; 0x40
 800bb9c:	1b40      	subs	r0, r0, r5
 800bb9e:	fa03 f000 	lsl.w	r0, r3, r0
 800bba2:	9b04      	ldr	r3, [sp, #16]
 800bba4:	4303      	orrs	r3, r0
 800bba6:	f108 0801 	add.w	r8, r8, #1
 800bbaa:	9304      	str	r3, [sp, #16]
 800bbac:	f898 1000 	ldrb.w	r1, [r8]
 800bbb0:	482a      	ldr	r0, [pc, #168]	; (800bc5c <_vfiprintf_r+0x220>)
 800bbb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbb6:	2206      	movs	r2, #6
 800bbb8:	f108 0701 	add.w	r7, r8, #1
 800bbbc:	f7f4 fb30 	bl	8000220 <memchr>
 800bbc0:	2800      	cmp	r0, #0
 800bbc2:	d037      	beq.n	800bc34 <_vfiprintf_r+0x1f8>
 800bbc4:	4b26      	ldr	r3, [pc, #152]	; (800bc60 <_vfiprintf_r+0x224>)
 800bbc6:	bb1b      	cbnz	r3, 800bc10 <_vfiprintf_r+0x1d4>
 800bbc8:	9b03      	ldr	r3, [sp, #12]
 800bbca:	3307      	adds	r3, #7
 800bbcc:	f023 0307 	bic.w	r3, r3, #7
 800bbd0:	3308      	adds	r3, #8
 800bbd2:	9303      	str	r3, [sp, #12]
 800bbd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbd6:	444b      	add	r3, r9
 800bbd8:	9309      	str	r3, [sp, #36]	; 0x24
 800bbda:	e750      	b.n	800ba7e <_vfiprintf_r+0x42>
 800bbdc:	fb05 3202 	mla	r2, r5, r2, r3
 800bbe0:	2001      	movs	r0, #1
 800bbe2:	4688      	mov	r8, r1
 800bbe4:	e78a      	b.n	800bafc <_vfiprintf_r+0xc0>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	f108 0801 	add.w	r8, r8, #1
 800bbec:	9305      	str	r3, [sp, #20]
 800bbee:	4619      	mov	r1, r3
 800bbf0:	250a      	movs	r5, #10
 800bbf2:	4640      	mov	r0, r8
 800bbf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbf8:	3a30      	subs	r2, #48	; 0x30
 800bbfa:	2a09      	cmp	r2, #9
 800bbfc:	d903      	bls.n	800bc06 <_vfiprintf_r+0x1ca>
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d0c3      	beq.n	800bb8a <_vfiprintf_r+0x14e>
 800bc02:	9105      	str	r1, [sp, #20]
 800bc04:	e7c1      	b.n	800bb8a <_vfiprintf_r+0x14e>
 800bc06:	fb05 2101 	mla	r1, r5, r1, r2
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	4680      	mov	r8, r0
 800bc0e:	e7f0      	b.n	800bbf2 <_vfiprintf_r+0x1b6>
 800bc10:	ab03      	add	r3, sp, #12
 800bc12:	9300      	str	r3, [sp, #0]
 800bc14:	4622      	mov	r2, r4
 800bc16:	4b13      	ldr	r3, [pc, #76]	; (800bc64 <_vfiprintf_r+0x228>)
 800bc18:	a904      	add	r1, sp, #16
 800bc1a:	4630      	mov	r0, r6
 800bc1c:	f3af 8000 	nop.w
 800bc20:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bc24:	4681      	mov	r9, r0
 800bc26:	d1d5      	bne.n	800bbd4 <_vfiprintf_r+0x198>
 800bc28:	89a3      	ldrh	r3, [r4, #12]
 800bc2a:	065b      	lsls	r3, r3, #25
 800bc2c:	f53f af7e 	bmi.w	800bb2c <_vfiprintf_r+0xf0>
 800bc30:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc32:	e77d      	b.n	800bb30 <_vfiprintf_r+0xf4>
 800bc34:	ab03      	add	r3, sp, #12
 800bc36:	9300      	str	r3, [sp, #0]
 800bc38:	4622      	mov	r2, r4
 800bc3a:	4b0a      	ldr	r3, [pc, #40]	; (800bc64 <_vfiprintf_r+0x228>)
 800bc3c:	a904      	add	r1, sp, #16
 800bc3e:	4630      	mov	r0, r6
 800bc40:	f000 f888 	bl	800bd54 <_printf_i>
 800bc44:	e7ec      	b.n	800bc20 <_vfiprintf_r+0x1e4>
 800bc46:	bf00      	nop
 800bc48:	0800c63c 	.word	0x0800c63c
 800bc4c:	0800c67c 	.word	0x0800c67c
 800bc50:	0800c65c 	.word	0x0800c65c
 800bc54:	0800c61c 	.word	0x0800c61c
 800bc58:	0800c682 	.word	0x0800c682
 800bc5c:	0800c686 	.word	0x0800c686
 800bc60:	00000000 	.word	0x00000000
 800bc64:	0800ba17 	.word	0x0800ba17

0800bc68 <_printf_common>:
 800bc68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc6c:	4691      	mov	r9, r2
 800bc6e:	461f      	mov	r7, r3
 800bc70:	688a      	ldr	r2, [r1, #8]
 800bc72:	690b      	ldr	r3, [r1, #16]
 800bc74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bc78:	4293      	cmp	r3, r2
 800bc7a:	bfb8      	it	lt
 800bc7c:	4613      	movlt	r3, r2
 800bc7e:	f8c9 3000 	str.w	r3, [r9]
 800bc82:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bc86:	4606      	mov	r6, r0
 800bc88:	460c      	mov	r4, r1
 800bc8a:	b112      	cbz	r2, 800bc92 <_printf_common+0x2a>
 800bc8c:	3301      	adds	r3, #1
 800bc8e:	f8c9 3000 	str.w	r3, [r9]
 800bc92:	6823      	ldr	r3, [r4, #0]
 800bc94:	0699      	lsls	r1, r3, #26
 800bc96:	bf42      	ittt	mi
 800bc98:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bc9c:	3302      	addmi	r3, #2
 800bc9e:	f8c9 3000 	strmi.w	r3, [r9]
 800bca2:	6825      	ldr	r5, [r4, #0]
 800bca4:	f015 0506 	ands.w	r5, r5, #6
 800bca8:	d107      	bne.n	800bcba <_printf_common+0x52>
 800bcaa:	f104 0a19 	add.w	sl, r4, #25
 800bcae:	68e3      	ldr	r3, [r4, #12]
 800bcb0:	f8d9 2000 	ldr.w	r2, [r9]
 800bcb4:	1a9b      	subs	r3, r3, r2
 800bcb6:	42ab      	cmp	r3, r5
 800bcb8:	dc28      	bgt.n	800bd0c <_printf_common+0xa4>
 800bcba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800bcbe:	6822      	ldr	r2, [r4, #0]
 800bcc0:	3300      	adds	r3, #0
 800bcc2:	bf18      	it	ne
 800bcc4:	2301      	movne	r3, #1
 800bcc6:	0692      	lsls	r2, r2, #26
 800bcc8:	d42d      	bmi.n	800bd26 <_printf_common+0xbe>
 800bcca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bcce:	4639      	mov	r1, r7
 800bcd0:	4630      	mov	r0, r6
 800bcd2:	47c0      	blx	r8
 800bcd4:	3001      	adds	r0, #1
 800bcd6:	d020      	beq.n	800bd1a <_printf_common+0xb2>
 800bcd8:	6823      	ldr	r3, [r4, #0]
 800bcda:	68e5      	ldr	r5, [r4, #12]
 800bcdc:	f8d9 2000 	ldr.w	r2, [r9]
 800bce0:	f003 0306 	and.w	r3, r3, #6
 800bce4:	2b04      	cmp	r3, #4
 800bce6:	bf08      	it	eq
 800bce8:	1aad      	subeq	r5, r5, r2
 800bcea:	68a3      	ldr	r3, [r4, #8]
 800bcec:	6922      	ldr	r2, [r4, #16]
 800bcee:	bf0c      	ite	eq
 800bcf0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bcf4:	2500      	movne	r5, #0
 800bcf6:	4293      	cmp	r3, r2
 800bcf8:	bfc4      	itt	gt
 800bcfa:	1a9b      	subgt	r3, r3, r2
 800bcfc:	18ed      	addgt	r5, r5, r3
 800bcfe:	f04f 0900 	mov.w	r9, #0
 800bd02:	341a      	adds	r4, #26
 800bd04:	454d      	cmp	r5, r9
 800bd06:	d11a      	bne.n	800bd3e <_printf_common+0xd6>
 800bd08:	2000      	movs	r0, #0
 800bd0a:	e008      	b.n	800bd1e <_printf_common+0xb6>
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	4652      	mov	r2, sl
 800bd10:	4639      	mov	r1, r7
 800bd12:	4630      	mov	r0, r6
 800bd14:	47c0      	blx	r8
 800bd16:	3001      	adds	r0, #1
 800bd18:	d103      	bne.n	800bd22 <_printf_common+0xba>
 800bd1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bd1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd22:	3501      	adds	r5, #1
 800bd24:	e7c3      	b.n	800bcae <_printf_common+0x46>
 800bd26:	18e1      	adds	r1, r4, r3
 800bd28:	1c5a      	adds	r2, r3, #1
 800bd2a:	2030      	movs	r0, #48	; 0x30
 800bd2c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bd30:	4422      	add	r2, r4
 800bd32:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800bd36:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800bd3a:	3302      	adds	r3, #2
 800bd3c:	e7c5      	b.n	800bcca <_printf_common+0x62>
 800bd3e:	2301      	movs	r3, #1
 800bd40:	4622      	mov	r2, r4
 800bd42:	4639      	mov	r1, r7
 800bd44:	4630      	mov	r0, r6
 800bd46:	47c0      	blx	r8
 800bd48:	3001      	adds	r0, #1
 800bd4a:	d0e6      	beq.n	800bd1a <_printf_common+0xb2>
 800bd4c:	f109 0901 	add.w	r9, r9, #1
 800bd50:	e7d8      	b.n	800bd04 <_printf_common+0x9c>
	...

0800bd54 <_printf_i>:
 800bd54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd58:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800bd5c:	460c      	mov	r4, r1
 800bd5e:	7e09      	ldrb	r1, [r1, #24]
 800bd60:	b085      	sub	sp, #20
 800bd62:	296e      	cmp	r1, #110	; 0x6e
 800bd64:	4617      	mov	r7, r2
 800bd66:	4606      	mov	r6, r0
 800bd68:	4698      	mov	r8, r3
 800bd6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd6c:	f000 80b3 	beq.w	800bed6 <_printf_i+0x182>
 800bd70:	d822      	bhi.n	800bdb8 <_printf_i+0x64>
 800bd72:	2963      	cmp	r1, #99	; 0x63
 800bd74:	d036      	beq.n	800bde4 <_printf_i+0x90>
 800bd76:	d80a      	bhi.n	800bd8e <_printf_i+0x3a>
 800bd78:	2900      	cmp	r1, #0
 800bd7a:	f000 80b9 	beq.w	800bef0 <_printf_i+0x19c>
 800bd7e:	2958      	cmp	r1, #88	; 0x58
 800bd80:	f000 8083 	beq.w	800be8a <_printf_i+0x136>
 800bd84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bd88:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800bd8c:	e032      	b.n	800bdf4 <_printf_i+0xa0>
 800bd8e:	2964      	cmp	r1, #100	; 0x64
 800bd90:	d001      	beq.n	800bd96 <_printf_i+0x42>
 800bd92:	2969      	cmp	r1, #105	; 0x69
 800bd94:	d1f6      	bne.n	800bd84 <_printf_i+0x30>
 800bd96:	6820      	ldr	r0, [r4, #0]
 800bd98:	6813      	ldr	r3, [r2, #0]
 800bd9a:	0605      	lsls	r5, r0, #24
 800bd9c:	f103 0104 	add.w	r1, r3, #4
 800bda0:	d52a      	bpl.n	800bdf8 <_printf_i+0xa4>
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	6011      	str	r1, [r2, #0]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	da03      	bge.n	800bdb2 <_printf_i+0x5e>
 800bdaa:	222d      	movs	r2, #45	; 0x2d
 800bdac:	425b      	negs	r3, r3
 800bdae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800bdb2:	486f      	ldr	r0, [pc, #444]	; (800bf70 <_printf_i+0x21c>)
 800bdb4:	220a      	movs	r2, #10
 800bdb6:	e039      	b.n	800be2c <_printf_i+0xd8>
 800bdb8:	2973      	cmp	r1, #115	; 0x73
 800bdba:	f000 809d 	beq.w	800bef8 <_printf_i+0x1a4>
 800bdbe:	d808      	bhi.n	800bdd2 <_printf_i+0x7e>
 800bdc0:	296f      	cmp	r1, #111	; 0x6f
 800bdc2:	d020      	beq.n	800be06 <_printf_i+0xb2>
 800bdc4:	2970      	cmp	r1, #112	; 0x70
 800bdc6:	d1dd      	bne.n	800bd84 <_printf_i+0x30>
 800bdc8:	6823      	ldr	r3, [r4, #0]
 800bdca:	f043 0320 	orr.w	r3, r3, #32
 800bdce:	6023      	str	r3, [r4, #0]
 800bdd0:	e003      	b.n	800bdda <_printf_i+0x86>
 800bdd2:	2975      	cmp	r1, #117	; 0x75
 800bdd4:	d017      	beq.n	800be06 <_printf_i+0xb2>
 800bdd6:	2978      	cmp	r1, #120	; 0x78
 800bdd8:	d1d4      	bne.n	800bd84 <_printf_i+0x30>
 800bdda:	2378      	movs	r3, #120	; 0x78
 800bddc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bde0:	4864      	ldr	r0, [pc, #400]	; (800bf74 <_printf_i+0x220>)
 800bde2:	e055      	b.n	800be90 <_printf_i+0x13c>
 800bde4:	6813      	ldr	r3, [r2, #0]
 800bde6:	1d19      	adds	r1, r3, #4
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	6011      	str	r1, [r2, #0]
 800bdec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bdf0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	e08c      	b.n	800bf12 <_printf_i+0x1be>
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	6011      	str	r1, [r2, #0]
 800bdfc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800be00:	bf18      	it	ne
 800be02:	b21b      	sxthne	r3, r3
 800be04:	e7cf      	b.n	800bda6 <_printf_i+0x52>
 800be06:	6813      	ldr	r3, [r2, #0]
 800be08:	6825      	ldr	r5, [r4, #0]
 800be0a:	1d18      	adds	r0, r3, #4
 800be0c:	6010      	str	r0, [r2, #0]
 800be0e:	0628      	lsls	r0, r5, #24
 800be10:	d501      	bpl.n	800be16 <_printf_i+0xc2>
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	e002      	b.n	800be1c <_printf_i+0xc8>
 800be16:	0668      	lsls	r0, r5, #25
 800be18:	d5fb      	bpl.n	800be12 <_printf_i+0xbe>
 800be1a:	881b      	ldrh	r3, [r3, #0]
 800be1c:	4854      	ldr	r0, [pc, #336]	; (800bf70 <_printf_i+0x21c>)
 800be1e:	296f      	cmp	r1, #111	; 0x6f
 800be20:	bf14      	ite	ne
 800be22:	220a      	movne	r2, #10
 800be24:	2208      	moveq	r2, #8
 800be26:	2100      	movs	r1, #0
 800be28:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800be2c:	6865      	ldr	r5, [r4, #4]
 800be2e:	60a5      	str	r5, [r4, #8]
 800be30:	2d00      	cmp	r5, #0
 800be32:	f2c0 8095 	blt.w	800bf60 <_printf_i+0x20c>
 800be36:	6821      	ldr	r1, [r4, #0]
 800be38:	f021 0104 	bic.w	r1, r1, #4
 800be3c:	6021      	str	r1, [r4, #0]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d13d      	bne.n	800bebe <_printf_i+0x16a>
 800be42:	2d00      	cmp	r5, #0
 800be44:	f040 808e 	bne.w	800bf64 <_printf_i+0x210>
 800be48:	4665      	mov	r5, ip
 800be4a:	2a08      	cmp	r2, #8
 800be4c:	d10b      	bne.n	800be66 <_printf_i+0x112>
 800be4e:	6823      	ldr	r3, [r4, #0]
 800be50:	07db      	lsls	r3, r3, #31
 800be52:	d508      	bpl.n	800be66 <_printf_i+0x112>
 800be54:	6923      	ldr	r3, [r4, #16]
 800be56:	6862      	ldr	r2, [r4, #4]
 800be58:	429a      	cmp	r2, r3
 800be5a:	bfde      	ittt	le
 800be5c:	2330      	movle	r3, #48	; 0x30
 800be5e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800be62:	f105 35ff 	addle.w	r5, r5, #4294967295
 800be66:	ebac 0305 	sub.w	r3, ip, r5
 800be6a:	6123      	str	r3, [r4, #16]
 800be6c:	f8cd 8000 	str.w	r8, [sp]
 800be70:	463b      	mov	r3, r7
 800be72:	aa03      	add	r2, sp, #12
 800be74:	4621      	mov	r1, r4
 800be76:	4630      	mov	r0, r6
 800be78:	f7ff fef6 	bl	800bc68 <_printf_common>
 800be7c:	3001      	adds	r0, #1
 800be7e:	d14d      	bne.n	800bf1c <_printf_i+0x1c8>
 800be80:	f04f 30ff 	mov.w	r0, #4294967295
 800be84:	b005      	add	sp, #20
 800be86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be8a:	4839      	ldr	r0, [pc, #228]	; (800bf70 <_printf_i+0x21c>)
 800be8c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800be90:	6813      	ldr	r3, [r2, #0]
 800be92:	6821      	ldr	r1, [r4, #0]
 800be94:	1d1d      	adds	r5, r3, #4
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	6015      	str	r5, [r2, #0]
 800be9a:	060a      	lsls	r2, r1, #24
 800be9c:	d50b      	bpl.n	800beb6 <_printf_i+0x162>
 800be9e:	07ca      	lsls	r2, r1, #31
 800bea0:	bf44      	itt	mi
 800bea2:	f041 0120 	orrmi.w	r1, r1, #32
 800bea6:	6021      	strmi	r1, [r4, #0]
 800bea8:	b91b      	cbnz	r3, 800beb2 <_printf_i+0x15e>
 800beaa:	6822      	ldr	r2, [r4, #0]
 800beac:	f022 0220 	bic.w	r2, r2, #32
 800beb0:	6022      	str	r2, [r4, #0]
 800beb2:	2210      	movs	r2, #16
 800beb4:	e7b7      	b.n	800be26 <_printf_i+0xd2>
 800beb6:	064d      	lsls	r5, r1, #25
 800beb8:	bf48      	it	mi
 800beba:	b29b      	uxthmi	r3, r3
 800bebc:	e7ef      	b.n	800be9e <_printf_i+0x14a>
 800bebe:	4665      	mov	r5, ip
 800bec0:	fbb3 f1f2 	udiv	r1, r3, r2
 800bec4:	fb02 3311 	mls	r3, r2, r1, r3
 800bec8:	5cc3      	ldrb	r3, [r0, r3]
 800beca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800bece:	460b      	mov	r3, r1
 800bed0:	2900      	cmp	r1, #0
 800bed2:	d1f5      	bne.n	800bec0 <_printf_i+0x16c>
 800bed4:	e7b9      	b.n	800be4a <_printf_i+0xf6>
 800bed6:	6813      	ldr	r3, [r2, #0]
 800bed8:	6825      	ldr	r5, [r4, #0]
 800beda:	6961      	ldr	r1, [r4, #20]
 800bedc:	1d18      	adds	r0, r3, #4
 800bede:	6010      	str	r0, [r2, #0]
 800bee0:	0628      	lsls	r0, r5, #24
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	d501      	bpl.n	800beea <_printf_i+0x196>
 800bee6:	6019      	str	r1, [r3, #0]
 800bee8:	e002      	b.n	800bef0 <_printf_i+0x19c>
 800beea:	066a      	lsls	r2, r5, #25
 800beec:	d5fb      	bpl.n	800bee6 <_printf_i+0x192>
 800beee:	8019      	strh	r1, [r3, #0]
 800bef0:	2300      	movs	r3, #0
 800bef2:	6123      	str	r3, [r4, #16]
 800bef4:	4665      	mov	r5, ip
 800bef6:	e7b9      	b.n	800be6c <_printf_i+0x118>
 800bef8:	6813      	ldr	r3, [r2, #0]
 800befa:	1d19      	adds	r1, r3, #4
 800befc:	6011      	str	r1, [r2, #0]
 800befe:	681d      	ldr	r5, [r3, #0]
 800bf00:	6862      	ldr	r2, [r4, #4]
 800bf02:	2100      	movs	r1, #0
 800bf04:	4628      	mov	r0, r5
 800bf06:	f7f4 f98b 	bl	8000220 <memchr>
 800bf0a:	b108      	cbz	r0, 800bf10 <_printf_i+0x1bc>
 800bf0c:	1b40      	subs	r0, r0, r5
 800bf0e:	6060      	str	r0, [r4, #4]
 800bf10:	6863      	ldr	r3, [r4, #4]
 800bf12:	6123      	str	r3, [r4, #16]
 800bf14:	2300      	movs	r3, #0
 800bf16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf1a:	e7a7      	b.n	800be6c <_printf_i+0x118>
 800bf1c:	6923      	ldr	r3, [r4, #16]
 800bf1e:	462a      	mov	r2, r5
 800bf20:	4639      	mov	r1, r7
 800bf22:	4630      	mov	r0, r6
 800bf24:	47c0      	blx	r8
 800bf26:	3001      	adds	r0, #1
 800bf28:	d0aa      	beq.n	800be80 <_printf_i+0x12c>
 800bf2a:	6823      	ldr	r3, [r4, #0]
 800bf2c:	079b      	lsls	r3, r3, #30
 800bf2e:	d413      	bmi.n	800bf58 <_printf_i+0x204>
 800bf30:	68e0      	ldr	r0, [r4, #12]
 800bf32:	9b03      	ldr	r3, [sp, #12]
 800bf34:	4298      	cmp	r0, r3
 800bf36:	bfb8      	it	lt
 800bf38:	4618      	movlt	r0, r3
 800bf3a:	e7a3      	b.n	800be84 <_printf_i+0x130>
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	464a      	mov	r2, r9
 800bf40:	4639      	mov	r1, r7
 800bf42:	4630      	mov	r0, r6
 800bf44:	47c0      	blx	r8
 800bf46:	3001      	adds	r0, #1
 800bf48:	d09a      	beq.n	800be80 <_printf_i+0x12c>
 800bf4a:	3501      	adds	r5, #1
 800bf4c:	68e3      	ldr	r3, [r4, #12]
 800bf4e:	9a03      	ldr	r2, [sp, #12]
 800bf50:	1a9b      	subs	r3, r3, r2
 800bf52:	42ab      	cmp	r3, r5
 800bf54:	dcf2      	bgt.n	800bf3c <_printf_i+0x1e8>
 800bf56:	e7eb      	b.n	800bf30 <_printf_i+0x1dc>
 800bf58:	2500      	movs	r5, #0
 800bf5a:	f104 0919 	add.w	r9, r4, #25
 800bf5e:	e7f5      	b.n	800bf4c <_printf_i+0x1f8>
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d1ac      	bne.n	800bebe <_printf_i+0x16a>
 800bf64:	7803      	ldrb	r3, [r0, #0]
 800bf66:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf6e:	e76c      	b.n	800be4a <_printf_i+0xf6>
 800bf70:	0800c68d 	.word	0x0800c68d
 800bf74:	0800c69e 	.word	0x0800c69e

0800bf78 <__sread>:
 800bf78:	b510      	push	{r4, lr}
 800bf7a:	460c      	mov	r4, r1
 800bf7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bf80:	f000 f894 	bl	800c0ac <_read_r>
 800bf84:	2800      	cmp	r0, #0
 800bf86:	bfab      	itete	ge
 800bf88:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bf8a:	89a3      	ldrhlt	r3, [r4, #12]
 800bf8c:	181b      	addge	r3, r3, r0
 800bf8e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bf92:	bfac      	ite	ge
 800bf94:	6563      	strge	r3, [r4, #84]	; 0x54
 800bf96:	81a3      	strhlt	r3, [r4, #12]
 800bf98:	bd10      	pop	{r4, pc}

0800bf9a <__swrite>:
 800bf9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf9e:	461f      	mov	r7, r3
 800bfa0:	898b      	ldrh	r3, [r1, #12]
 800bfa2:	05db      	lsls	r3, r3, #23
 800bfa4:	4605      	mov	r5, r0
 800bfa6:	460c      	mov	r4, r1
 800bfa8:	4616      	mov	r6, r2
 800bfaa:	d505      	bpl.n	800bfb8 <__swrite+0x1e>
 800bfac:	2302      	movs	r3, #2
 800bfae:	2200      	movs	r2, #0
 800bfb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfb4:	f000 f868 	bl	800c088 <_lseek_r>
 800bfb8:	89a3      	ldrh	r3, [r4, #12]
 800bfba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bfbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bfc2:	81a3      	strh	r3, [r4, #12]
 800bfc4:	4632      	mov	r2, r6
 800bfc6:	463b      	mov	r3, r7
 800bfc8:	4628      	mov	r0, r5
 800bfca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfce:	f000 b817 	b.w	800c000 <_write_r>

0800bfd2 <__sseek>:
 800bfd2:	b510      	push	{r4, lr}
 800bfd4:	460c      	mov	r4, r1
 800bfd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bfda:	f000 f855 	bl	800c088 <_lseek_r>
 800bfde:	1c43      	adds	r3, r0, #1
 800bfe0:	89a3      	ldrh	r3, [r4, #12]
 800bfe2:	bf15      	itete	ne
 800bfe4:	6560      	strne	r0, [r4, #84]	; 0x54
 800bfe6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bfea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bfee:	81a3      	strheq	r3, [r4, #12]
 800bff0:	bf18      	it	ne
 800bff2:	81a3      	strhne	r3, [r4, #12]
 800bff4:	bd10      	pop	{r4, pc}

0800bff6 <__sclose>:
 800bff6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bffa:	f000 b813 	b.w	800c024 <_close_r>
	...

0800c000 <_write_r>:
 800c000:	b538      	push	{r3, r4, r5, lr}
 800c002:	4c07      	ldr	r4, [pc, #28]	; (800c020 <_write_r+0x20>)
 800c004:	4605      	mov	r5, r0
 800c006:	4608      	mov	r0, r1
 800c008:	4611      	mov	r1, r2
 800c00a:	2200      	movs	r2, #0
 800c00c:	6022      	str	r2, [r4, #0]
 800c00e:	461a      	mov	r2, r3
 800c010:	f7f6 f9bb 	bl	800238a <_write>
 800c014:	1c43      	adds	r3, r0, #1
 800c016:	d102      	bne.n	800c01e <_write_r+0x1e>
 800c018:	6823      	ldr	r3, [r4, #0]
 800c01a:	b103      	cbz	r3, 800c01e <_write_r+0x1e>
 800c01c:	602b      	str	r3, [r5, #0]
 800c01e:	bd38      	pop	{r3, r4, r5, pc}
 800c020:	20006848 	.word	0x20006848

0800c024 <_close_r>:
 800c024:	b538      	push	{r3, r4, r5, lr}
 800c026:	4c06      	ldr	r4, [pc, #24]	; (800c040 <_close_r+0x1c>)
 800c028:	2300      	movs	r3, #0
 800c02a:	4605      	mov	r5, r0
 800c02c:	4608      	mov	r0, r1
 800c02e:	6023      	str	r3, [r4, #0]
 800c030:	f7f6 f9c7 	bl	80023c2 <_close>
 800c034:	1c43      	adds	r3, r0, #1
 800c036:	d102      	bne.n	800c03e <_close_r+0x1a>
 800c038:	6823      	ldr	r3, [r4, #0]
 800c03a:	b103      	cbz	r3, 800c03e <_close_r+0x1a>
 800c03c:	602b      	str	r3, [r5, #0]
 800c03e:	bd38      	pop	{r3, r4, r5, pc}
 800c040:	20006848 	.word	0x20006848

0800c044 <_fstat_r>:
 800c044:	b538      	push	{r3, r4, r5, lr}
 800c046:	4c07      	ldr	r4, [pc, #28]	; (800c064 <_fstat_r+0x20>)
 800c048:	2300      	movs	r3, #0
 800c04a:	4605      	mov	r5, r0
 800c04c:	4608      	mov	r0, r1
 800c04e:	4611      	mov	r1, r2
 800c050:	6023      	str	r3, [r4, #0]
 800c052:	f7f6 f9c2 	bl	80023da <_fstat>
 800c056:	1c43      	adds	r3, r0, #1
 800c058:	d102      	bne.n	800c060 <_fstat_r+0x1c>
 800c05a:	6823      	ldr	r3, [r4, #0]
 800c05c:	b103      	cbz	r3, 800c060 <_fstat_r+0x1c>
 800c05e:	602b      	str	r3, [r5, #0]
 800c060:	bd38      	pop	{r3, r4, r5, pc}
 800c062:	bf00      	nop
 800c064:	20006848 	.word	0x20006848

0800c068 <_isatty_r>:
 800c068:	b538      	push	{r3, r4, r5, lr}
 800c06a:	4c06      	ldr	r4, [pc, #24]	; (800c084 <_isatty_r+0x1c>)
 800c06c:	2300      	movs	r3, #0
 800c06e:	4605      	mov	r5, r0
 800c070:	4608      	mov	r0, r1
 800c072:	6023      	str	r3, [r4, #0]
 800c074:	f7f6 f9c1 	bl	80023fa <_isatty>
 800c078:	1c43      	adds	r3, r0, #1
 800c07a:	d102      	bne.n	800c082 <_isatty_r+0x1a>
 800c07c:	6823      	ldr	r3, [r4, #0]
 800c07e:	b103      	cbz	r3, 800c082 <_isatty_r+0x1a>
 800c080:	602b      	str	r3, [r5, #0]
 800c082:	bd38      	pop	{r3, r4, r5, pc}
 800c084:	20006848 	.word	0x20006848

0800c088 <_lseek_r>:
 800c088:	b538      	push	{r3, r4, r5, lr}
 800c08a:	4c07      	ldr	r4, [pc, #28]	; (800c0a8 <_lseek_r+0x20>)
 800c08c:	4605      	mov	r5, r0
 800c08e:	4608      	mov	r0, r1
 800c090:	4611      	mov	r1, r2
 800c092:	2200      	movs	r2, #0
 800c094:	6022      	str	r2, [r4, #0]
 800c096:	461a      	mov	r2, r3
 800c098:	f7f6 f9ba 	bl	8002410 <_lseek>
 800c09c:	1c43      	adds	r3, r0, #1
 800c09e:	d102      	bne.n	800c0a6 <_lseek_r+0x1e>
 800c0a0:	6823      	ldr	r3, [r4, #0]
 800c0a2:	b103      	cbz	r3, 800c0a6 <_lseek_r+0x1e>
 800c0a4:	602b      	str	r3, [r5, #0]
 800c0a6:	bd38      	pop	{r3, r4, r5, pc}
 800c0a8:	20006848 	.word	0x20006848

0800c0ac <_read_r>:
 800c0ac:	b538      	push	{r3, r4, r5, lr}
 800c0ae:	4c07      	ldr	r4, [pc, #28]	; (800c0cc <_read_r+0x20>)
 800c0b0:	4605      	mov	r5, r0
 800c0b2:	4608      	mov	r0, r1
 800c0b4:	4611      	mov	r1, r2
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	6022      	str	r2, [r4, #0]
 800c0ba:	461a      	mov	r2, r3
 800c0bc:	f7f6 f948 	bl	8002350 <_read>
 800c0c0:	1c43      	adds	r3, r0, #1
 800c0c2:	d102      	bne.n	800c0ca <_read_r+0x1e>
 800c0c4:	6823      	ldr	r3, [r4, #0]
 800c0c6:	b103      	cbz	r3, 800c0ca <_read_r+0x1e>
 800c0c8:	602b      	str	r3, [r5, #0]
 800c0ca:	bd38      	pop	{r3, r4, r5, pc}
 800c0cc:	20006848 	.word	0x20006848

0800c0d0 <_init>:
 800c0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0d2:	bf00      	nop
 800c0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0d6:	bc08      	pop	{r3}
 800c0d8:	469e      	mov	lr, r3
 800c0da:	4770      	bx	lr

0800c0dc <_fini>:
 800c0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0de:	bf00      	nop
 800c0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0e2:	bc08      	pop	{r3}
 800c0e4:	469e      	mov	lr, r3
 800c0e6:	4770      	bx	lr
