Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/dev/huiversity/Quartus/ --output-directory=C:/dev/huiversity/Quartus/dasda/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/dev/huiversity/Quartus/dasda.sopcinfo --report-file=html:C:/dev/huiversity/Quartus/dasda.html --report-file=sip:C:/dev/huiversity/Quartus/dasda/simulation/dasda.sip --report-file=csv:C:/dev/huiversity/Quartus/dasda.csv --report-file=spd:C:/dev/huiversity/Quartus/dasda.spd --report-file=cmp:C:/dev/huiversity/Quartus/dasda.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/dev/huiversity/Quartus/dasda.qsys
Progress: Loading Quartus/dasda.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dasda: Generating dasda "dasda" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: dasda: Done dasda" with 1 modules, 1 files, 392 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/dev/huiversity/Quartus/dasda.spd --output-directory=C:/dev/huiversity/Quartus/dasda/simulation/
Info: Doing: ip-make-simscript --spd=C:/dev/huiversity/Quartus/dasda.spd --output-directory=C:/dev/huiversity/Quartus/dasda/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/dev/huiversity/Quartus/dasda/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/dev/huiversity/Quartus/dasda/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/dev/huiversity/Quartus/dasda/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/dev/huiversity/Quartus/dasda/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/dev/huiversity/Quartus/ --output-directory=C:/dev/huiversity/Quartus/dasda/ --report-file=bsf:C:/dev/huiversity/Quartus/dasda.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/dev/huiversity/Quartus/dasda.qsys
Progress: Loading Quartus/dasda.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/dev/huiversity/Quartus/ --output-directory=C:/dev/huiversity/Quartus/dasda/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/dev/huiversity/Quartus/dasda.sopcinfo --report-file=html:C:/dev/huiversity/Quartus/dasda.html --report-file=qip:C:/dev/huiversity/Quartus/dasda/synthesis/dasda.qip --report-file=cmp:C:/dev/huiversity/Quartus/dasda.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/dev/huiversity/Quartus/dasda.qsys --language=VERILOG
Progress: Loading Quartus/dasda.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dasda: Generating dasda "dasda" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: dasda: Done dasda" with 1 modules, 1 files, 231 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
