This is a port of the normal Verilog code to run on a Xilinx device, done by teknohog (http://forum.bitcoin.org/index.php?action=profile;u=575).
Modified by makomk.

Experimenting with it on an LX150T device.