============================================================
   Tang Dynasty, V5.0.25878
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Program Files/Anlogic/TD5.0.25878/bin/td.exe
   Run by =     mbere
   Run Date =   Thu Apr  8 16:03:18 2021

   Run on =     DESKTOP-MICHAL
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-8007 ERROR: 'math_real' is not compiled in library 'ieee' in ../rtl/subleqTopLevel.vhd(173)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(175)
HDL-8007 ERROR: ignore unit pkg_scala2hdl due to previous errors in ../rtl/subleqTopLevel.vhd(226)
HDL-1007 : VHDL file '../rtl/subleqTopLevel.vhd' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(546)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(555)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(587)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(604)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(757)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(775)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(998)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1020)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1116)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1125)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(546)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(555)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(587)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(604)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(757)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(775)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(998)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1020)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1116)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1125)
RUN-1002 : start command "elaborate -top subleqtoplevel"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate subleqTopLevel(arch) in ../rtl/subleqTopLevel.vhd(1116)
HDL-5007 WARNING: using initial value 'U' for 'zz_6' since it is never assigned in ../rtl/subleqTopLevel.vhd(1130)
HDL-1007 : extracting RAM for identifier 'subleqArea_ram' in ../rtl/subleqTopLevel.vhd(1169)
HDL-1007 : elaborate UartCtrl(arch) in ../rtl/subleqTopLevel.vhd(998)
HDL-1007 : elaborate UartCtrlTx(arch) in ../rtl/subleqTopLevel.vhd(587)
HDL-1007 : elaborate UartCtrlRx(arch) in ../rtl/subleqTopLevel.vhd(757)
HDL-1007 : elaborate BufferCC(arch) in ../rtl/subleqTopLevel.vhd(546)
HDL-1200 : Current top model is subleqTopLevel
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top subleqtoplevel" in  3.608491s wall, 3.421875s user + 0.187500s system = 3.609375s CPU (100.0%)

RUN-1004 : used memory is 345 MB, reserved memory is 285 MB, peak memory is 837 MB
RUN-6008 WARNING: Something unexpected happened in schematic process
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(546)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(555)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(587)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(604)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(757)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(775)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(998)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1020)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1116)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1125)
RUN-1002 : start command "elaborate -top subleqtoplevel"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate subleqTopLevel(arch) in ../rtl/subleqTopLevel.vhd(1116)
HDL-5007 WARNING: using initial value 'U' for 'zz_6' since it is never assigned in ../rtl/subleqTopLevel.vhd(1130)
HDL-1007 : extracting RAM for identifier 'subleqArea_ram' in ../rtl/subleqTopLevel.vhd(1169)
HDL-1007 : elaborate UartCtrl(arch) in ../rtl/subleqTopLevel.vhd(998)
HDL-1007 : elaborate UartCtrlTx(arch) in ../rtl/subleqTopLevel.vhd(587)
HDL-1007 : elaborate UartCtrlRx(arch) in ../rtl/subleqTopLevel.vhd(757)
HDL-1007 : elaborate BufferCC(arch) in ../rtl/subleqTopLevel.vhd(546)
HDL-1200 : Current top model is subleqTopLevel
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top subleqtoplevel" in  3.588212s wall, 3.421875s user + 0.187500s system = 3.609375s CPU (100.6%)

RUN-1004 : used memory is 358 MB, reserved memory is 295 MB, peak memory is 848 MB
RUN-6008 WARNING: Something unexpected happened in schematic process
RUN-1002 : start command "read_adc adc.adc"
RUN-1002 : start command "set_pin_assignment  io_clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  io_resetn   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  io_uart_rxd   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  io_uart_txd   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "subleqTopLevel"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1026 : Infer Logic BRAM(ram_subleqArea_ram0)
	 port mode: single port
	 port a size: 32768 x 16	 write mode: READBEFOREWRITE
	 port b size: 32768 x 16	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 777/219 useful/useless nets, 625/182 useful/useless insts
SYN-1020 : Optimized 148 distributor mux.
SYN-1016 : Merged 318 instances.
SYN-1015 : Optimize round 1, 962 better
SYN-1014 : Optimize round 2
SYN-1032 : 576/0 useful/useless nets, 455/100 useful/useless insts
SYN-1015 : Optimize round 2, 100 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in ../rtl/subleqTopLevel.vhd(1051) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 219/6 useful/useless nets, 173/14 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 20 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "td_mkdir simulation"
RUN-1002 : start command "report_area -file project_rtl.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Gate Statistics
#Basic gates              269
  #and                     34
  #nand                     0
  #or                      10
  #nor                      0
  #xor                      1
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    48
  #FADD                     0
  #DFF                    163
  #LATCH                    0
#MACRO_ADD                  7
#MACRO_EQ                   8
#MACRO_MUX                138

Report Hierarchy Area:
+--------------------------------------------------------------+
|Instance              |Module         |gates  |seq    |macros |
+--------------------------------------------------------------+
|top                   |subleqTopLevel |106    |163    |16     |
|  subleqArea_uartCtrl |UartCtrl       |51     |45     |9      |
|    rx                |UartCtrlRx     |27     |14     |2      |
+--------------------------------------------------------------+

RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_rtl.db" in  1.137493s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (100.3%)

RUN-1004 : used memory is 448 MB, reserved memory is 393 MB, peak memory is 848 MB
RUN-1002 : start command "optimize_gate -maparea project_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "ram_subleqArea_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 80 instances.
SYN-2571 : Optimize after map_dsp, round 1, 80 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 322 mux instances.
SYN-1016 : Merged 27 instances.
SYN-1032 : 1621/326 useful/useless nets, 1287/4 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1032 : 294/23 useful/useless nets, 248/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 7 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1016 : Merged 1 instances.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-1032 : 1699/20 useful/useless nets, 1366/19 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 7148, tnet num: 1704, tinst num: 1363, tnode num: 10413, tedge num: 12576.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1704 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 419 (4.00), #lev = 7 (4.50)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 378 (3.89), #lev = 9 (4.99)
SYN-3001 : Logic optimization runtime opt =   0.09 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 870 instances into 379 LUTs, name keeping = 39%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.13), #lev = 7 (4.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.08), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 236.26 sec
SYN-3001 : Mapper mapped 125 instances into 51 LUTs, name keeping = 72%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (3.91), #lev = 4 (2.82)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 11 (3.91), #lev = 4 (2.82)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 236.42 sec
SYN-3001 : Mapper mapped 50 instances into 11 LUTs, name keeping = 90%.
RUN-1002 : start command "report_area -file project_gate.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

LUT Statistics
#Total_luts               522
  #lut4                   397
  #lut5                    44
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b              81

Utilization Statistics
#lut                      522   out of  19600    2.66%
#reg                      166   out of  19600    0.85%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+------------------------------------------------------------------------------+
|Instance              |Module         |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------------+
|top                   |subleqTopLevel |441    |81     |168    |60     |0      |
|  subleqArea_uartCtrl |UartCtrl       |62     |29     |45     |0      |0      |
|    rx                |UartCtrlRx     |11     |8      |14     |0      |0      |
+------------------------------------------------------------------------------+

SYN-1001 : Packing model "subleqTopLevel" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 1092/156 useful/useless nets, 762/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 123 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 30 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 13 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea project_gate.area" in  1.685000s wall, 1.703125s user + 0.078125s system = 1.781250s CPU (105.7%)

RUN-1004 : used memory is 470 MB, reserved memory is 414 MB, peak memory is 848 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_gate.db" in  1.270541s wall, 1.265625s user + 0.062500s system = 1.328125s CPU (104.5%)

RUN-1004 : used memory is 464 MB, reserved memory is 409 MB, peak memory is 848 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "io_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net io_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 701 instances
RUN-1001 : 441 luts, 166 seqs, 9 mslices, 18 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1014 nets
RUN-1001 : 805 nets have 2 pins
RUN-1001 : 110 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 699 instances, 441 luts, 166 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4563, tnet num: 1012, tinst num: 699, tnode num: 5170, tedge num: 7588.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073340s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 249452
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 699.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 190362, overlap = 135
PHY-3002 : Step(2): len = 163029, overlap = 135
PHY-3002 : Step(3): len = 144468, overlap = 135
PHY-3002 : Step(4): len = 132752, overlap = 135
PHY-3002 : Step(5): len = 123940, overlap = 135
PHY-3002 : Step(6): len = 115804, overlap = 135
PHY-3002 : Step(7): len = 109435, overlap = 135
PHY-3002 : Step(8): len = 103317, overlap = 135
PHY-3002 : Step(9): len = 98060.6, overlap = 135
PHY-3002 : Step(10): len = 93253.8, overlap = 136.188
PHY-3002 : Step(11): len = 88586, overlap = 137
PHY-3002 : Step(12): len = 83927.5, overlap = 138.094
PHY-3002 : Step(13): len = 80248.6, overlap = 139.219
PHY-3002 : Step(14): len = 76359.5, overlap = 139.406
PHY-3002 : Step(15): len = 72923.9, overlap = 140.438
PHY-3002 : Step(16): len = 69475.4, overlap = 140.438
PHY-3002 : Step(17): len = 65704.2, overlap = 140.625
PHY-3002 : Step(18): len = 61846.6, overlap = 140.438
PHY-3002 : Step(19): len = 58711.5, overlap = 140.063
PHY-3002 : Step(20): len = 55872.9, overlap = 139.594
PHY-3002 : Step(21): len = 51614.8, overlap = 138.844
PHY-3002 : Step(22): len = 49420.4, overlap = 137.875
PHY-3002 : Step(23): len = 48046.7, overlap = 137.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5946e-06
PHY-3002 : Step(24): len = 50781.5, overlap = 136.813
PHY-3002 : Step(25): len = 56141.2, overlap = 132.75
PHY-3002 : Step(26): len = 52788, overlap = 132.75
PHY-3002 : Step(27): len = 51465.7, overlap = 136.313
PHY-3002 : Step(28): len = 51866, overlap = 136.563
PHY-3002 : Step(29): len = 51936.3, overlap = 131.25
PHY-3002 : Step(30): len = 50723.6, overlap = 130.5
PHY-3002 : Step(31): len = 50432, overlap = 130.5
PHY-3002 : Step(32): len = 48693.9, overlap = 130.5
PHY-3002 : Step(33): len = 47988.4, overlap = 130.5
PHY-3002 : Step(34): len = 44889.5, overlap = 135
PHY-3002 : Step(35): len = 43630.1, overlap = 135
PHY-3002 : Step(36): len = 42406.1, overlap = 130.5
PHY-3002 : Step(37): len = 41253.3, overlap = 130.5
PHY-3002 : Step(38): len = 39109.8, overlap = 121.5
PHY-3002 : Step(39): len = 38285.1, overlap = 112.5
PHY-3002 : Step(40): len = 37000.3, overlap = 117
PHY-3002 : Step(41): len = 36043.8, overlap = 114.75
PHY-3002 : Step(42): len = 34785.2, overlap = 114.75
PHY-3002 : Step(43): len = 33388, overlap = 112.5
PHY-3002 : Step(44): len = 32997.4, overlap = 112.5
PHY-3002 : Step(45): len = 31364.3, overlap = 110.25
PHY-3002 : Step(46): len = 31381.1, overlap = 105.75
PHY-3002 : Step(47): len = 30150.7, overlap = 105.813
PHY-3002 : Step(48): len = 30001.6, overlap = 106.25
PHY-3002 : Step(49): len = 28685.3, overlap = 114.75
PHY-3002 : Step(50): len = 28092.1, overlap = 103.5
PHY-3002 : Step(51): len = 27545.8, overlap = 103.5
PHY-3002 : Step(52): len = 27417.3, overlap = 110.25
PHY-3002 : Step(53): len = 26936.4, overlap = 105.938
PHY-3002 : Step(54): len = 26122.7, overlap = 106.625
PHY-3002 : Step(55): len = 25534.4, overlap = 108
PHY-3002 : Step(56): len = 25293.5, overlap = 109.625
PHY-3002 : Step(57): len = 25095.6, overlap = 107.75
PHY-3002 : Step(58): len = 24700.6, overlap = 114.781
PHY-3002 : Step(59): len = 24588, overlap = 114.969
PHY-3002 : Step(60): len = 24254.1, overlap = 115.625
PHY-3002 : Step(61): len = 24108.3, overlap = 113.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.1892e-06
PHY-3002 : Step(62): len = 25745.8, overlap = 113.344
PHY-3002 : Step(63): len = 26707.8, overlap = 117.969
PHY-3002 : Step(64): len = 26729.6, overlap = 113.594
PHY-3002 : Step(65): len = 26921.4, overlap = 115.844
PHY-3002 : Step(66): len = 26547, overlap = 116.031
PHY-3002 : Step(67): len = 26630.5, overlap = 120.844
PHY-3002 : Step(68): len = 27097.7, overlap = 112.125
PHY-3002 : Step(69): len = 26955.8, overlap = 117.281
PHY-3002 : Step(70): len = 26454.8, overlap = 121.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.03784e-05
PHY-3002 : Step(71): len = 27966.8, overlap = 121.5
PHY-3002 : Step(72): len = 28654, overlap = 121.5
PHY-3002 : Step(73): len = 28569.1, overlap = 121.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.07568e-05
PHY-3002 : Step(74): len = 29755.9, overlap = 116.875
PHY-3002 : Step(75): len = 31384, overlap = 112.375
PHY-3002 : Step(76): len = 32901.8, overlap = 103.563
PHY-3002 : Step(77): len = 33174.4, overlap = 103.656
PHY-3002 : Step(78): len = 33075.9, overlap = 99.1875
PHY-3002 : Step(79): len = 33629.7, overlap = 99.2813
PHY-3002 : Step(80): len = 33808, overlap = 103.781
PHY-3002 : Step(81): len = 33406.3, overlap = 101.563
PHY-3002 : Step(82): len = 33633.1, overlap = 99.3125
PHY-3002 : Step(83): len = 33289.1, overlap = 99.0313
PHY-3002 : Step(84): len = 33408.4, overlap = 99.0313
PHY-3002 : Step(85): len = 33470.2, overlap = 96.7813
PHY-3002 : Step(86): len = 33192.6, overlap = 100.188
PHY-3002 : Step(87): len = 33069.4, overlap = 95.7813
PHY-3002 : Step(88): len = 32740.3, overlap = 100.281
PHY-3002 : Step(89): len = 32483.4, overlap = 98.1563
PHY-3002 : Step(90): len = 32481.3, overlap = 97.2188
PHY-3002 : Step(91): len = 32283.9, overlap = 97.2188
PHY-3002 : Step(92): len = 32543, overlap = 97.125
PHY-3002 : Step(93): len = 32519.7, overlap = 97.2188
PHY-3002 : Step(94): len = 32377.9, overlap = 92.7188
PHY-3002 : Step(95): len = 32336.5, overlap = 92.7188
PHY-3002 : Step(96): len = 32047.8, overlap = 97.2188
PHY-3002 : Step(97): len = 32147.8, overlap = 97.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.15136e-05
PHY-3002 : Step(98): len = 33035.6, overlap = 97.2188
PHY-3002 : Step(99): len = 33476.1, overlap = 97.2188
PHY-3002 : Step(100): len = 33808.7, overlap = 99.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.30273e-05
PHY-3002 : Step(101): len = 34317.4, overlap = 97.125
PHY-3002 : Step(102): len = 34734.3, overlap = 101.625
PHY-3002 : Step(103): len = 35470.5, overlap = 94.875
PHY-3002 : Step(104): len = 35226.8, overlap = 92.625
PHY-3002 : Step(105): len = 35290.6, overlap = 94.875
PHY-3002 : Step(106): len = 35078.1, overlap = 92.625
PHY-3002 : Step(107): len = 34980.6, overlap = 90.375
PHY-3002 : Step(108): len = 35004.6, overlap = 90.375
PHY-3002 : Step(109): len = 35225.9, overlap = 90.375
PHY-3002 : Step(110): len = 34952.2, overlap = 85.875
PHY-3002 : Step(111): len = 35113.5, overlap = 83.7188
PHY-3002 : Step(112): len = 35259.6, overlap = 83.7188
PHY-3002 : Step(113): len = 35103.1, overlap = 83.7188
PHY-3002 : Step(114): len = 34880.7, overlap = 83.7188
PHY-3002 : Step(115): len = 34957.6, overlap = 83.7188
PHY-3002 : Step(116): len = 34817.6, overlap = 83.7188
PHY-3002 : Step(117): len = 34839, overlap = 83.7188
PHY-3002 : Step(118): len = 34805.6, overlap = 83.7188
PHY-3002 : Step(119): len = 34962.1, overlap = 83.7188
PHY-3002 : Step(120): len = 34723.3, overlap = 83.7188
PHY-3002 : Step(121): len = 34685.9, overlap = 83.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000166055
PHY-3002 : Step(122): len = 35176.6, overlap = 83.7188
PHY-3002 : Step(123): len = 35617, overlap = 83.7188
PHY-3002 : Step(124): len = 36018.7, overlap = 81.4688
PHY-3002 : Step(125): len = 36315.4, overlap = 81.4688
PHY-3002 : Step(126): len = 36270.7, overlap = 81.4688
PHY-3002 : Step(127): len = 36305.3, overlap = 83.7188
PHY-3002 : Step(128): len = 36105.5, overlap = 81.4688
PHY-3002 : Step(129): len = 36019.3, overlap = 68.0938
PHY-3002 : Step(130): len = 35820.7, overlap = 68.0938
PHY-3002 : Step(131): len = 36177.7, overlap = 68.0938
PHY-3002 : Step(132): len = 36228.2, overlap = 74.8438
PHY-3002 : Step(133): len = 36506.5, overlap = 77.0938
PHY-3002 : Step(134): len = 36463.4, overlap = 77.0938
PHY-3002 : Step(135): len = 36456, overlap = 79.3438
PHY-3002 : Step(136): len = 36353, overlap = 81.5938
PHY-3002 : Step(137): len = 36532.5, overlap = 79.3438
PHY-3002 : Step(138): len = 36621.8, overlap = 81.5938
PHY-3002 : Step(139): len = 36714, overlap = 81.5938
PHY-3002 : Step(140): len = 36774.6, overlap = 83.8438
PHY-3002 : Step(141): len = 36758.6, overlap = 83.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000332109
PHY-3002 : Step(142): len = 37013.3, overlap = 81.5938
PHY-3002 : Step(143): len = 37287.4, overlap = 81.5938
PHY-3002 : Step(144): len = 37479.3, overlap = 81.5938
PHY-3002 : Step(145): len = 37724.2, overlap = 81.5938
PHY-3002 : Step(146): len = 37873.6, overlap = 79.3438
PHY-3002 : Step(147): len = 37918.3, overlap = 79.3438
PHY-3002 : Step(148): len = 37962.1, overlap = 81.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000664218
PHY-3002 : Step(149): len = 38069.5, overlap = 79.3438
PHY-3002 : Step(150): len = 38401.3, overlap = 74.8438
PHY-3002 : Step(151): len = 38738.2, overlap = 74.8438
PHY-3002 : Step(152): len = 38827.9, overlap = 74.8438
PHY-3002 : Step(153): len = 38896.5, overlap = 74.8438
PHY-3002 : Step(154): len = 38931.9, overlap = 74.8438
PHY-3002 : Step(155): len = 39018.4, overlap = 77.0938
PHY-3002 : Step(156): len = 39106.7, overlap = 74.8438
PHY-3002 : Step(157): len = 39156.3, overlap = 74.8438
PHY-3002 : Step(158): len = 39213.1, overlap = 77.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00112095
PHY-3002 : Step(159): len = 39256.3, overlap = 77.0938
PHY-3002 : Step(160): len = 39487.5, overlap = 77.0938
PHY-3002 : Step(161): len = 39657.3, overlap = 77.0938
PHY-3002 : Step(162): len = 39694.3, overlap = 77.0938
PHY-3002 : Step(163): len = 39767.7, overlap = 74.8438
PHY-3002 : Step(164): len = 39863.7, overlap = 74.8438
PHY-3002 : Step(165): len = 39928.7, overlap = 74.8438
PHY-3002 : Step(166): len = 39988, overlap = 74.8438
PHY-3002 : Step(167): len = 40039.6, overlap = 74.8438
PHY-3002 : Step(168): len = 40102.8, overlap = 74.8438
PHY-3002 : Step(169): len = 40151.3, overlap = 74.8438
PHY-3002 : Step(170): len = 40222.6, overlap = 74.8438
PHY-3002 : Step(171): len = 40268.7, overlap = 70.3438
PHY-3002 : Step(172): len = 40339, overlap = 70.3438
PHY-3002 : Step(173): len = 40384.3, overlap = 70.3438
PHY-3002 : Step(174): len = 40431.1, overlap = 70.3438
PHY-3002 : Step(175): len = 40486.7, overlap = 70.3438
PHY-3002 : Step(176): len = 40550.4, overlap = 70.3438
PHY-3002 : Step(177): len = 40588.4, overlap = 70.3438
PHY-3002 : Step(178): len = 40659.9, overlap = 70.3438
PHY-3002 : Step(179): len = 40709.2, overlap = 70.3438
PHY-3002 : Step(180): len = 40750.8, overlap = 70.3438
PHY-3002 : Step(181): len = 40790.1, overlap = 70.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0018137
PHY-3002 : Step(182): len = 40877.3, overlap = 70.3438
PHY-3002 : Step(183): len = 40947.6, overlap = 70.3438
PHY-3002 : Step(184): len = 41021.2, overlap = 70.3438
PHY-3002 : Step(185): len = 41100, overlap = 70.3438
PHY-3002 : Step(186): len = 41163.3, overlap = 70.3438
PHY-3002 : Step(187): len = 41222.8, overlap = 70.3438
PHY-3002 : Step(188): len = 41288.7, overlap = 70.3438
PHY-3002 : Step(189): len = 41357.5, overlap = 70.0938
PHY-3002 : Step(190): len = 41400.3, overlap = 70.0938
PHY-3002 : Step(191): len = 41524.5, overlap = 70.0938
PHY-3002 : Step(192): len = 41570.8, overlap = 70.0938
PHY-3002 : Step(193): len = 41710.1, overlap = 70.0938
PHY-3002 : Step(194): len = 41748.4, overlap = 70.0938
PHY-3002 : Step(195): len = 41952.9, overlap = 72.3438
PHY-3002 : Step(196): len = 41985.4, overlap = 72.3438
PHY-3002 : Step(197): len = 42049.3, overlap = 72.3438
PHY-3002 : Step(198): len = 42096.3, overlap = 72.3438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00293456
PHY-3002 : Step(199): len = 42161, overlap = 72.3438
PHY-3002 : Step(200): len = 42234.3, overlap = 72.3438
PHY-3002 : Step(201): len = 42288.4, overlap = 72.3438
PHY-3002 : Step(202): len = 42339.5, overlap = 72.3438
PHY-3002 : Step(203): len = 42409.3, overlap = 72.3438
PHY-3002 : Step(204): len = 42442.3, overlap = 72.3438
PHY-3002 : Step(205): len = 42595.8, overlap = 72.3438
PHY-3002 : Step(206): len = 42620.4, overlap = 72.3438
PHY-3002 : Step(207): len = 42860.9, overlap = 67.8438
PHY-3002 : Step(208): len = 42901.7, overlap = 67.8438
PHY-3002 : Step(209): len = 42981.5, overlap = 67.8438
PHY-3002 : Step(210): len = 42994.8, overlap = 67.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040970s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (114.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035371s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 52450, overlap = 9.03125
PHY-3002 : Step(212): len = 49894.7, overlap = 8.9375
PHY-3002 : Step(213): len = 48302.4, overlap = 8.84375
PHY-3002 : Step(214): len = 47794.4, overlap = 8.5625
PHY-3002 : Step(215): len = 47368.9, overlap = 8.375
PHY-3002 : Step(216): len = 47169.9, overlap = 8.375
PHY-3002 : Step(217): len = 47108.1, overlap = 7.71875
PHY-3002 : Step(218): len = 47117.2, overlap = 7.4375
PHY-3002 : Step(219): len = 47112.7, overlap = 7.34375
PHY-3002 : Step(220): len = 47284.7, overlap = 6.875
PHY-3002 : Step(221): len = 47569, overlap = 6.625
PHY-3002 : Step(222): len = 47757.6, overlap = 6.375
PHY-3002 : Step(223): len = 47859.3, overlap = 5.5625
PHY-3002 : Step(224): len = 47810, overlap = 5.25
PHY-3002 : Step(225): len = 47729.3, overlap = 4.9375
PHY-3002 : Step(226): len = 47626.8, overlap = 5.375
PHY-3002 : Step(227): len = 47547.3, overlap = 6.03125
PHY-3002 : Step(228): len = 47414.5, overlap = 6.5
PHY-3002 : Step(229): len = 47093.4, overlap = 6.0625
PHY-3002 : Step(230): len = 46714.2, overlap = 6.46875
PHY-3002 : Step(231): len = 46458.4, overlap = 5.40625
PHY-3002 : Step(232): len = 46187.1, overlap = 3.09375
PHY-3002 : Step(233): len = 46015.3, overlap = 1.46875
PHY-3002 : Step(234): len = 45876.8, overlap = 2.46875
PHY-3002 : Step(235): len = 45669.3, overlap = 3.5
PHY-3002 : Step(236): len = 45456.7, overlap = 4.09375
PHY-3002 : Step(237): len = 45315.7, overlap = 9.4375
PHY-3002 : Step(238): len = 45175.9, overlap = 10.875
PHY-3002 : Step(239): len = 45017.6, overlap = 12.75
PHY-3002 : Step(240): len = 44937.5, overlap = 13.4063
PHY-3002 : Step(241): len = 44851.6, overlap = 13.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00280583
PHY-3002 : Step(242): len = 44821, overlap = 13.2188
PHY-3002 : Step(243): len = 44821, overlap = 13.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00561166
PHY-3002 : Step(244): len = 44821.6, overlap = 13
PHY-3002 : Step(245): len = 44821.6, overlap = 13
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.6177e-05
PHY-3002 : Step(246): len = 45330.5, overlap = 24
PHY-3002 : Step(247): len = 46099.6, overlap = 21.25
PHY-3002 : Step(248): len = 46368.3, overlap = 18.4375
PHY-3002 : Step(249): len = 46775.8, overlap = 13.6875
PHY-3002 : Step(250): len = 47182.4, overlap = 10.8438
PHY-3002 : Step(251): len = 47132.9, overlap = 10.75
PHY-3002 : Step(252): len = 47164.8, overlap = 10.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000172354
PHY-3002 : Step(253): len = 47426, overlap = 10.0625
PHY-3002 : Step(254): len = 47596.5, overlap = 9.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000344708
PHY-3002 : Step(255): len = 47899.2, overlap = 8.90625
PHY-3002 : Step(256): len = 48200.2, overlap = 8.34375
PHY-3002 : Step(257): len = 48155.9, overlap = 7.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 21.69 peak overflow 1.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 162512, over cnt = 95(0%), over = 135, worst = 3
PHY-1002 : len = 163704, over cnt = 50(0%), over = 61, worst = 3
PHY-1002 : len = 164832, over cnt = 21(0%), over = 21, worst = 1
PHY-1002 : len = 165280, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 165312, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End global iterations;  0.114418s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.2%)

PHY-1001 : Congestion index: top1 = 44.38, top5 = 18.75, top10 = 9.38, top15 = 4.38.
PHY-1001 : End incremental global routing;  0.204992s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (106.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.043751s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model subleqTopLevel.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 693 has valid locations, 5 needs to be replaced
PHY-3001 : design contains 703 instances, 441 luts, 170 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 48077.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4575, tnet num: 1016, tinst num: 703, tnode num: 5190, tedge num: 7604.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077957s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(258): len = 48077.2, overlap = 0.5
PHY-3002 : Step(259): len = 48077.2, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.036516s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.5669
PHY-3002 : Step(260): len = 48077.2, overlap = 7.8125
PHY-3002 : Step(261): len = 48077.2, overlap = 7.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 13.1338
PHY-3002 : Step(262): len = 48077.2, overlap = 7.8125
PHY-3002 : Step(263): len = 48077.2, overlap = 7.8125
PHY-3001 : Final: Len = 48077.2, Over = 7.8125
PHY-3001 : End incremental placement;  0.324232s wall, 0.328125s user + 0.078125s system = 0.406250s CPU (125.3%)

OPT-1001 : End high-fanout net optimization;  0.645460s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (113.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 160224, over cnt = 93(0%), over = 133, worst = 3
PHY-1002 : len = 161392, over cnt = 50(0%), over = 60, worst = 3
PHY-1002 : len = 162648, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 162984, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 163016, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End global iterations;  0.117064s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.4%)

PHY-1001 : Congestion index: top1 = 44.38, top5 = 18.75, top10 = 9.38, top15 = 3.13.
OPT-1001 : End congestion update;  0.217772s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (114.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033158s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.2%)

OPT-1001 : Start: WNS 28002 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.251890s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (111.7%)

OPT-1001 : End physical optimization;  0.900862s wall, 0.937500s user + 0.078125s system = 1.015625s CPU (112.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 441 LUT to BLE ...
SYN-4008 : Packed 441 LUT and 0 SEQ to BLE.
SYN-4003 : Packing 170 remaining SEQ's ...
SYN-4005 : Packed 162 SEQ with LUT/SLICE
SYN-4006 : 282 single LUT's are left
SYN-4006 : 8 single SEQ's are left
SYN-4011 : Packing model "subleqTopLevel" (AL_USER_NORMAL) with 449/872 primitive instances ...
PHY-3001 : End packing;  0.060707s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (128.7%)

PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 347 instances
RUN-1001 : 140 mslices, 140 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1018 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 129 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 41 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 345 instances, 280 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 48580.2, Over = 12.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4545, tnet num: 1016, tinst num: 345, tnode num: 5054, tedge num: 7598.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.105154s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (118.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000132145
PHY-3002 : Step(264): len = 48385.6, overlap = 12
PHY-3002 : Step(265): len = 48333.3, overlap = 12.25
PHY-3002 : Step(266): len = 48301.7, overlap = 11.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00026429
PHY-3002 : Step(267): len = 48598.3, overlap = 9.75
PHY-3002 : Step(268): len = 48711.9, overlap = 8.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00052858
PHY-3002 : Step(269): len = 48887.1, overlap = 8.75
PHY-3002 : Step(270): len = 49055.9, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.193174s wall, 0.234375s user + 0.187500s system = 0.421875s CPU (218.4%)

PHY-3001 : Trial Legalized: Len = 53465.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.035605s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00492742
PHY-3002 : Step(271): len = 52072.9, overlap = 1.75
PHY-3002 : Step(272): len = 51597.4, overlap = 1.5
PHY-3002 : Step(273): len = 50531.8, overlap = 2.5
PHY-3002 : Step(274): len = 50192.8, overlap = 4
PHY-3002 : Step(275): len = 49942.9, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005695s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (274.4%)

PHY-3001 : Legalized: Len = 52007.2, Over = 0
PHY-3001 : End spreading;  0.003406s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 52007.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 173376, over cnt = 51(0%), over = 68, worst = 2
PHY-1002 : len = 173680, over cnt = 27(0%), over = 34, worst = 2
PHY-1002 : len = 173688, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 173688, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 173720, over cnt = 5(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  0.114356s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (95.6%)

PHY-1001 : Congestion index: top1 = 40.63, top5 = 21.88, top10 = 10.00, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.221614s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (119.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044820s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (69.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.360951s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (112.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 173376, over cnt = 51(0%), over = 68, worst = 2
PHY-1002 : len = 173680, over cnt = 27(0%), over = 34, worst = 2
PHY-1002 : len = 173688, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 173688, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 173720, over cnt = 5(0%), over = 7, worst = 2
PHY-1001 : End global iterations;  0.113379s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.5%)

PHY-1001 : Congestion index: top1 = 40.63, top5 = 21.88, top10 = 10.00, top15 = 5.00.
OPT-1001 : End congestion update;  0.214550s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (109.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033638s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.9%)

OPT-1001 : Start: WNS 28365 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.248307s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.0%)

OPT-1001 : End physical optimization;  0.612433s wall, 0.625000s user + 0.046875s system = 0.671875s CPU (109.7%)

RUN-1003 : finish command "place" in  11.478746s wall, 14.421875s user + 7.406250s system = 21.828125s CPU (190.2%)

RUN-1004 : used memory is 517 MB, reserved memory is 459 MB, peak memory is 848 MB
RUN-1002 : start command "report_area -io_info -file project_place.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      514   out of  19600    2.62%
#reg                      170   out of  19600    0.87%
#le                       522
  #lut only               352   out of    522   67.43%
  #reg only                 8   out of    522    1.53%
  #lut&reg                162   out of    522   31.03%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |522   |487    |27     |172    |60     |0      |
+------------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 347 instances
RUN-1001 : 140 mslices, 140 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1018 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 129 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 41 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 173376, over cnt = 51(0%), over = 68, worst = 2
PHY-1002 : len = 173680, over cnt = 27(0%), over = 34, worst = 2
PHY-1002 : len = 173704, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 173720, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 171576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.116664s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (227.7%)

PHY-1001 : Congestion index: top1 = 40.63, top5 = 21.25, top10 = 10.00, top15 = 5.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 91 to 9
PHY-1001 : End pin swap;  0.040353s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.4%)

PHY-1001 : End global routing;  0.464700s wall, 0.593750s user + 0.031250s system = 0.625000s CPU (134.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.008093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (193.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.003917s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 114072, over cnt = 171(0%), over = 171, worst = 1
PHY-1001 : End Routed; 2.759112s wall, 3.500000s user + 0.203125s system = 3.703125s CPU (134.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/990(0%) critical/total net(s), WNS 23.167ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  0.147890s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (105.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 114528, over cnt = 87(0%), over = 87, worst = 1
PHY-1001 : End DR Iter 1; 0.147630s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (116.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 115272, over cnt = 27(0%), over = 27, worst = 1
PHY-1001 : End DR Iter 2; 0.091068s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (137.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 115672, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.036263s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 115704, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 115704
PHY-1001 : End DR Iter 4; 0.010261s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (304.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  8.244902s wall, 8.781250s user + 0.468750s system = 9.250000s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  9.016887s wall, 9.656250s user + 0.515625s system = 10.171875s CPU (112.8%)

RUN-1004 : used memory is 621 MB, reserved memory is 569 MB, peak memory is 1155 MB
RUN-1002 : start command "report_area -io_info -file project_phy.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      514   out of  19600    2.62%
#reg                      170   out of  19600    0.87%
#le                       522
  #lut only               352   out of    522   67.43%
  #reg only                 8   out of    522    1.53%
  #lut&reg                162   out of    522   31.03%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |522   |487    |27     |172    |60     |0      |
+------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       780   
    #2         2        91   
    #3         3        17   
    #4         4        21   
    #5        5-10      52   
    #6       11-50      36   
    #7       51-100     14   
  Average     3.31           

RUN-1002 : start command "export_db project_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_pr.db" in  1.290105s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (99.3%)

RUN-1004 : used memory is 598 MB, reserved memory is 549 MB, peak memory is 1155 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4545, tnet num: 1016, tinst num: 345, tnode num: 5054, tedge num: 7598.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file project_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 1 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in project_phy.timing, timing summary in project_phy.tsm.
RUN-1002 : start command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 347
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1018, pip num: 10260
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 753 valid insts, and 28729 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file project.bit.
RUN-1003 : finish command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000" in  2.011356s wall, 11.281250s user + 0.171875s system = 11.453125s CPU (569.4%)

RUN-1004 : used memory is 1197 MB, reserved memory is 1144 MB, peak memory is 1337 MB
RUN-1002 : start command "download -bit ..\..\fpga-midi\fpga\td_project\project.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../fpga-midi/fpga/td_project/project.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../fpga-midi/fpga/td_project/project.bit" in  1.056534s wall, 1.015625s user + 0.062500s system = 1.078125s CPU (102.0%)

RUN-1004 : used memory is 1317 MB, reserved memory is 1268 MB, peak memory is 1337 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.285089s wall, 0.250000s user + 0.062500s system = 0.312500s CPU (5.0%)

RUN-1004 : used memory is 1346 MB, reserved memory is 1298 MB, peak memory is 1346 MB
RUN-1003 : finish command "download -bit ..\..\fpga-midi\fpga\td_project\project.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.006330s wall, 1.359375s user + 0.125000s system = 1.484375s CPU (18.5%)

RUN-1004 : used memory is 1235 MB, reserved memory is 1182 MB, peak memory is 1346 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1350, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit" in  1.065052s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (102.7%)

RUN-1004 : used memory is 1326 MB, reserved memory is 1276 MB, peak memory is 1346 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.911050s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (5.9%)

RUN-1004 : used memory is 1357 MB, reserved memory is 1308 MB, peak memory is 1357 MB
RUN-1003 : finish command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.647831s wall, 1.546875s user + 0.093750s system = 1.640625s CPU (19.0%)

RUN-1004 : used memory is 1231 MB, reserved memory is 1176 MB, peak memory is 1357 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit project.bit -mode program_spi -v -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit project.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -bit project.bit" in  2.084425s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (101.9%)

RUN-1004 : used memory is 1571 MB, reserved memory is 1535 MB, peak memory is 1582 MB
RUN-1002 : start command "program_spi -cable 0 -spd 9"
RUN-1003 : finish command "program_spi -cable 0 -spd 9" in  102.475721s wall, 2.343750s user + 0.234375s system = 2.578125s CPU (2.5%)

RUN-1004 : used memory is 1572 MB, reserved memory is 1537 MB, peak memory is 1582 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -bit project.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  28.245304s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (1.1%)

RUN-1004 : used memory is 1360 MB, reserved memory is 1314 MB, peak memory is 1582 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit project.bit -mode program_spi -v -spd 9 -sec 64 -cable 0" in  134.957251s wall, 5.406250s user + 0.453125s system = 5.859375s CPU (4.3%)

RUN-1004 : used memory is 1231 MB, reserved memory is 1177 MB, peak memory is 1582 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-8007 ERROR: 'math_real' is not compiled in library 'ieee' in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-8007 ERROR: ignore unit pkg_scala2hdl due to previous errors in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : VHDL file '../rtl/subleqTopLevel.vhd' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1002 : start command "elaborate -top subleqtoplevel"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate subleqTopLevel(arch) in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : extracting RAM for identifier 'subleqArea_ram' in ../rtl/subleqTopLevel.vhd(1171)
HDL-1007 : elaborate UartCtrl(arch) in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : elaborate UartCtrlTx(arch) in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : elaborate UartCtrlRx(arch) in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : elaborate BufferCC(arch) in ../rtl/subleqTopLevel.vhd(548)
HDL-1200 : Current top model is subleqTopLevel
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top subleqtoplevel" in  3.645664s wall, 3.546875s user + 0.109375s system = 3.656250s CPU (100.3%)

RUN-1004 : used memory is 447 MB, reserved memory is 641 MB, peak memory is 1582 MB
RUN-6008 WARNING: Something unexpected happened in schematic process
RUN-1002 : start command "read_adc adc.adc"
RUN-1002 : start command "set_pin_assignment  io_clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  io_resetn   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  io_uart_rxd   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  io_uart_txd   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "subleqTopLevel"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1026 : Infer Logic BRAM(ram_subleqArea_ram0)
	 port mode: single port
	 port a size: 32768 x 16	 write mode: READBEFOREWRITE
	 port b size: 32768 x 16	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 958/72 useful/useless nets, 771/70 useful/useless insts
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 284 instances.
SYN-1015 : Optimize round 1, 635 better
SYN-1014 : Optimize round 2
SYN-1032 : 789/0 useful/useless nets, 633/82 useful/useless insts
SYN-1015 : Optimize round 2, 82 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in ../rtl/subleqTopLevel.vhd(1053) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 355/6 useful/useless nets, 289/14 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 30 distributor mux.
SYN-1016 : Merged 43 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 171/7 useful/useless nets, 149/37 useful/useless insts
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.052558s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (105.4%)

RUN-1004 : used memory is 492 MB, reserved memory is 686 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -file project_rtl.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Gate Statistics
#Basic gates              345
  #and                     55
  #nand                     0
  #or                      10
  #nor                      0
  #xor                      2
  #xnor                     1
  #buf                      0
  #not                     19
  #bufif1                   0
  #MX21                    75
  #FADD                     0
  #DFF                    183
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                  11
#MACRO_MUX                209

Report Hierarchy Area:
+--------------------------------------------------------------+
|Instance              |Module         |gates  |seq    |macros |
+--------------------------------------------------------------+
|top                   |subleqTopLevel |162    |183    |21     |
|  subleqArea_uartCtrl |UartCtrl       |94     |65     |14     |
|    rx                |UartCtrlRx     |70     |34     |7      |
+--------------------------------------------------------------+

RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_rtl.db" in  1.213687s wall, 1.125000s user + 0.093750s system = 1.218750s CPU (100.4%)

RUN-1004 : used memory is 472 MB, reserved memory is 590 MB, peak memory is 1582 MB
RUN-1002 : start command "optimize_gate -maparea project_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "ram_subleqArea_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 80 instances.
SYN-2571 : Optimize after map_dsp, round 1, 80 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 445 mux instances.
SYN-1016 : Merged 27 instances.
SYN-1032 : 1917/449 useful/useless nets, 1554/4 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1032 : 404/23 useful/useless nets, 338/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 222/32 useful/useless nets, 207/0 useful/useless insts
SYN-1032 : 2011/39 useful/useless nets, 1658/36 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 8345, tnet num: 2016, tinst num: 1656, tnode num: 11990, tedge num: 14499.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 480 (3.95), #lev = 9 (5.45)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 457 (3.84), #lev = 8 (5.37)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1048 instances into 457 LUTs, name keeping = 42%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.13), #lev = 7 (4.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.08), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3769.67 sec
SYN-3001 : Mapper mapped 125 instances into 51 LUTs, name keeping = 72%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (3.45), #lev = 4 (2.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (3.41), #lev = 4 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3769.85 sec
SYN-3001 : Mapper mapped 144 instances into 42 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file project_gate.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

LUT Statistics
#Total_luts               632
  #lut4                   510
  #lut5                    41
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b              81

Utilization Statistics
#lut                      632   out of  19600    3.22%
#reg                      186   out of  19600    0.95%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+------------------------------------------------------------------------------+
|Instance              |Module         |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------------+
|top                   |subleqTopLevel |551    |81     |188    |60     |0      |
|  subleqArea_uartCtrl |UartCtrl       |93     |29     |65     |0      |0      |
|    rx                |UartCtrlRx     |42     |8      |34     |0      |0      |
+------------------------------------------------------------------------------+

SYN-1001 : Packing model "subleqTopLevel" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 123 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 30 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea project_gate.area" in  1.879315s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (103.1%)

RUN-1004 : used memory is 514 MB, reserved memory is 628 MB, peak memory is 1582 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_gate.db" in  1.274818s wall, 1.140625s user + 0.125000s system = 1.265625s CPU (99.3%)

RUN-1004 : used memory is 515 MB, reserved memory is 641 MB, peak memory is 1582 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "io_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net io_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 831 instances
RUN-1001 : 551 luts, 186 seqs, 9 mslices, 18 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1144 nets
RUN-1001 : 900 nets have 2 pins
RUN-1001 : 124 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 829 instances, 551 luts, 186 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5118, tnet num: 1142, tinst num: 829, tnode num: 5770, tedge num: 8438.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.077064s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (81.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 266084
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 829.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(276): len = 201181, overlap = 135
PHY-3002 : Step(277): len = 178575, overlap = 135
PHY-3002 : Step(278): len = 161759, overlap = 135
PHY-3002 : Step(279): len = 150096, overlap = 135
PHY-3002 : Step(280): len = 141071, overlap = 135
PHY-3002 : Step(281): len = 133179, overlap = 135
PHY-3002 : Step(282): len = 126128, overlap = 135.688
PHY-3002 : Step(283): len = 120171, overlap = 137.438
PHY-3002 : Step(284): len = 114864, overlap = 139.219
PHY-3002 : Step(285): len = 109400, overlap = 140.438
PHY-3002 : Step(286): len = 104489, overlap = 141
PHY-3002 : Step(287): len = 100029, overlap = 141.094
PHY-3002 : Step(288): len = 95757.9, overlap = 141
PHY-3002 : Step(289): len = 90904, overlap = 140.719
PHY-3002 : Step(290): len = 87120.2, overlap = 140.625
PHY-3002 : Step(291): len = 82845.8, overlap = 139.969
PHY-3002 : Step(292): len = 75728.2, overlap = 139.688
PHY-3002 : Step(293): len = 71771.2, overlap = 139.688
PHY-3002 : Step(294): len = 68766.6, overlap = 139.219
PHY-3002 : Step(295): len = 62885.7, overlap = 136.125
PHY-3002 : Step(296): len = 59490.9, overlap = 135
PHY-3002 : Step(297): len = 57134.3, overlap = 137.375
PHY-3002 : Step(298): len = 54554.4, overlap = 139.313
PHY-3002 : Step(299): len = 50726.6, overlap = 142.219
PHY-3002 : Step(300): len = 48714.4, overlap = 142.219
PHY-3002 : Step(301): len = 46874.2, overlap = 142.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.94569e-07
PHY-3002 : Step(302): len = 47416, overlap = 142.219
PHY-3002 : Step(303): len = 49364.9, overlap = 142.125
PHY-3002 : Step(304): len = 47567.6, overlap = 141.938
PHY-3002 : Step(305): len = 45793.4, overlap = 141.938
PHY-3002 : Step(306): len = 44869.6, overlap = 139.219
PHY-3002 : Step(307): len = 43569.2, overlap = 139.125
PHY-3002 : Step(308): len = 41771.4, overlap = 134.625
PHY-3002 : Step(309): len = 39922.3, overlap = 134.625
PHY-3002 : Step(310): len = 38989.3, overlap = 134.625
PHY-3002 : Step(311): len = 37267.9, overlap = 131.625
PHY-3002 : Step(312): len = 35407.2, overlap = 133.688
PHY-3002 : Step(313): len = 33745.3, overlap = 132.375
PHY-3002 : Step(314): len = 32754.1, overlap = 127.125
PHY-3002 : Step(315): len = 31463.1, overlap = 124.125
PHY-3002 : Step(316): len = 29662.5, overlap = 128.625
PHY-3002 : Step(317): len = 28441.1, overlap = 128.719
PHY-3002 : Step(318): len = 27294.8, overlap = 128.719
PHY-3002 : Step(319): len = 26532.3, overlap = 129.094
PHY-3002 : Step(320): len = 25920.1, overlap = 129.094
PHY-3002 : Step(321): len = 25662.1, overlap = 129.469
PHY-3002 : Step(322): len = 24885.1, overlap = 133.969
PHY-3002 : Step(323): len = 24167.3, overlap = 129.469
PHY-3002 : Step(324): len = 23539.6, overlap = 129.469
PHY-3002 : Step(325): len = 22742.8, overlap = 129.469
PHY-3002 : Step(326): len = 22272.2, overlap = 131.781
PHY-3002 : Step(327): len = 21525.6, overlap = 131.906
PHY-3002 : Step(328): len = 21369.3, overlap = 132.156
PHY-3002 : Step(329): len = 20981.8, overlap = 132.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.89138e-07
PHY-3002 : Step(330): len = 21150.5, overlap = 132.281
PHY-3002 : Step(331): len = 21525.8, overlap = 132.344
PHY-3002 : Step(332): len = 21759.5, overlap = 132.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.57828e-06
PHY-3002 : Step(333): len = 22092.1, overlap = 132.469
PHY-3002 : Step(334): len = 22487.6, overlap = 132.375
PHY-3002 : Step(335): len = 22249.1, overlap = 139.344
PHY-3002 : Step(336): len = 22793.6, overlap = 139.656
PHY-3002 : Step(337): len = 23132.8, overlap = 139.719
PHY-3002 : Step(338): len = 23522.5, overlap = 133.031
PHY-3002 : Step(339): len = 24087.3, overlap = 133.094
PHY-3002 : Step(340): len = 24356.3, overlap = 127.563
PHY-3002 : Step(341): len = 25146.1, overlap = 127.438
PHY-3002 : Step(342): len = 24511.1, overlap = 127.375
PHY-3002 : Step(343): len = 24511.1, overlap = 128.656
PHY-3002 : Step(344): len = 24861.9, overlap = 128.688
PHY-3002 : Step(345): len = 24414.2, overlap = 128.688
PHY-3002 : Step(346): len = 24298.9, overlap = 128.875
PHY-3002 : Step(347): len = 24309.4, overlap = 128.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.15655e-06
PHY-3002 : Step(348): len = 26108.4, overlap = 129.063
PHY-3002 : Step(349): len = 27061.5, overlap = 129.063
PHY-3002 : Step(350): len = 27000.6, overlap = 129.25
PHY-3002 : Step(351): len = 27248.6, overlap = 125.875
PHY-3002 : Step(352): len = 28804.1, overlap = 124.469
PHY-3002 : Step(353): len = 29076.3, overlap = 123.844
PHY-3002 : Step(354): len = 28958.1, overlap = 118.625
PHY-3002 : Step(355): len = 28858.4, overlap = 123.156
PHY-3002 : Step(356): len = 28230.1, overlap = 123.375
PHY-3002 : Step(357): len = 28049.3, overlap = 125.719
PHY-3002 : Step(358): len = 27438.9, overlap = 121.313
PHY-3002 : Step(359): len = 27864.2, overlap = 112.594
PHY-3002 : Step(360): len = 27696.5, overlap = 112.688
PHY-3002 : Step(361): len = 27230.2, overlap = 108.281
PHY-3002 : Step(362): len = 27511.9, overlap = 113.344
PHY-3002 : Step(363): len = 27700.7, overlap = 113.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.31311e-06
PHY-3002 : Step(364): len = 29364.9, overlap = 108.75
PHY-3002 : Step(365): len = 30083.9, overlap = 108.844
PHY-3002 : Step(366): len = 29536.5, overlap = 108.938
PHY-3002 : Step(367): len = 29147.5, overlap = 108.938
PHY-3002 : Step(368): len = 29181.3, overlap = 108.938
PHY-3002 : Step(369): len = 29208.9, overlap = 109.063
PHY-3002 : Step(370): len = 29344.8, overlap = 109.063
PHY-3002 : Step(371): len = 29249.6, overlap = 109.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.26262e-05
PHY-3002 : Step(372): len = 30997.1, overlap = 102.5
PHY-3002 : Step(373): len = 31837.4, overlap = 102.5
PHY-3002 : Step(374): len = 31522.3, overlap = 102.875
PHY-3002 : Step(375): len = 31631, overlap = 104.625
PHY-3002 : Step(376): len = 32180.2, overlap = 109.125
PHY-3002 : Step(377): len = 32320.1, overlap = 104.531
PHY-3002 : Step(378): len = 31973.3, overlap = 104.438
PHY-3002 : Step(379): len = 32015.8, overlap = 103.875
PHY-3002 : Step(380): len = 32214.7, overlap = 103.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.52524e-05
PHY-3002 : Step(381): len = 33568.6, overlap = 103.031
PHY-3002 : Step(382): len = 34701.8, overlap = 100.781
PHY-3002 : Step(383): len = 35158.8, overlap = 100.781
PHY-3002 : Step(384): len = 36091.9, overlap = 100.781
PHY-3002 : Step(385): len = 36428.2, overlap = 105.188
PHY-3002 : Step(386): len = 36537.6, overlap = 100.688
PHY-3002 : Step(387): len = 35865, overlap = 100.688
PHY-3002 : Step(388): len = 35849.1, overlap = 105.281
PHY-3002 : Step(389): len = 35940, overlap = 105.375
PHY-3002 : Step(390): len = 36019.5, overlap = 105.375
PHY-3002 : Step(391): len = 35641.6, overlap = 100.875
PHY-3002 : Step(392): len = 35572.8, overlap = 101
PHY-3002 : Step(393): len = 35987.7, overlap = 101.313
PHY-3002 : Step(394): len = 36134.3, overlap = 101.406
PHY-3002 : Step(395): len = 35459.8, overlap = 101.594
PHY-3002 : Step(396): len = 35025.1, overlap = 104.188
PHY-3002 : Step(397): len = 35887, overlap = 102.031
PHY-3002 : Step(398): len = 35654, overlap = 104.281
PHY-3002 : Step(399): len = 35194.9, overlap = 106.531
PHY-3002 : Step(400): len = 35350.3, overlap = 106.906
PHY-3002 : Step(401): len = 35351, overlap = 106.906
PHY-3002 : Step(402): len = 35209.4, overlap = 102.531
PHY-3002 : Step(403): len = 35485.6, overlap = 102.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.05049e-05
PHY-3002 : Step(404): len = 36917.4, overlap = 98.0313
PHY-3002 : Step(405): len = 37481.2, overlap = 93.5313
PHY-3002 : Step(406): len = 37378.7, overlap = 93.5313
PHY-3002 : Step(407): len = 37501, overlap = 93.5313
PHY-3002 : Step(408): len = 37367, overlap = 91.4688
PHY-3002 : Step(409): len = 37438, overlap = 91.7188
PHY-3002 : Step(410): len = 37447.9, overlap = 91.7188
PHY-3002 : Step(411): len = 37542.2, overlap = 91.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00010101
PHY-3002 : Step(412): len = 38401.7, overlap = 91.8125
PHY-3002 : Step(413): len = 38670, overlap = 91.8125
PHY-3002 : Step(414): len = 38746, overlap = 91.8125
PHY-3002 : Step(415): len = 39112.3, overlap = 91.8125
PHY-3002 : Step(416): len = 39452.8, overlap = 94.1563
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000202019
PHY-3002 : Step(417): len = 39763.6, overlap = 94.1563
PHY-3002 : Step(418): len = 40048.1, overlap = 94.1563
PHY-3002 : Step(419): len = 40360.5, overlap = 91.9063
PHY-3002 : Step(420): len = 40754.2, overlap = 87.4063
PHY-3002 : Step(421): len = 41073.3, overlap = 87.4063
PHY-3002 : Step(422): len = 41145.5, overlap = 87.4063
PHY-3002 : Step(423): len = 41092.1, overlap = 87.4063
PHY-3002 : Step(424): len = 41157.4, overlap = 87.4063
PHY-3002 : Step(425): len = 41136.4, overlap = 87.4063
PHY-3002 : Step(426): len = 41125.8, overlap = 91.9063
PHY-3002 : Step(427): len = 41033.2, overlap = 91.9063
PHY-3002 : Step(428): len = 40989.1, overlap = 91.9063
PHY-3002 : Step(429): len = 40875.3, overlap = 91.9063
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000404039
PHY-3002 : Step(430): len = 41249.9, overlap = 91.9063
PHY-3002 : Step(431): len = 41788.4, overlap = 87.4063
PHY-3002 : Step(432): len = 42250.6, overlap = 87.4063
PHY-3002 : Step(433): len = 42444.9, overlap = 85.1563
PHY-3002 : Step(434): len = 42554.7, overlap = 85.1563
PHY-3002 : Step(435): len = 42576.9, overlap = 85.1563
PHY-3002 : Step(436): len = 42682.5, overlap = 85.1563
PHY-3002 : Step(437): len = 42696.4, overlap = 85.1563
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000808078
PHY-3002 : Step(438): len = 42872.5, overlap = 89.6563
PHY-3002 : Step(439): len = 43253.5, overlap = 80.6563
PHY-3002 : Step(440): len = 43589.9, overlap = 80.6563
PHY-3002 : Step(441): len = 43644.7, overlap = 80.6563
PHY-3002 : Step(442): len = 43645.3, overlap = 80.6563
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00145611
PHY-3002 : Step(443): len = 43720, overlap = 80.6563
PHY-3002 : Step(444): len = 44075.3, overlap = 80.6563
PHY-3002 : Step(445): len = 44387.4, overlap = 71.6563
PHY-3002 : Step(446): len = 44356.3, overlap = 76.1563
PHY-3002 : Step(447): len = 44315.8, overlap = 76.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033154s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (188.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039791s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000525335
PHY-3002 : Step(448): len = 59841.3, overlap = 11.625
PHY-3002 : Step(449): len = 58812.5, overlap = 9.78125
PHY-3002 : Step(450): len = 58240.5, overlap = 6.84375
PHY-3002 : Step(451): len = 57590.3, overlap = 4.6875
PHY-3002 : Step(452): len = 57163, overlap = 5.84375
PHY-3002 : Step(453): len = 57089, overlap = 5.9375
PHY-3002 : Step(454): len = 56988.3, overlap = 4.25
PHY-3002 : Step(455): len = 56881, overlap = 3.3125
PHY-3002 : Step(456): len = 56683.3, overlap = 2.125
PHY-3002 : Step(457): len = 56655.5, overlap = 2
PHY-3002 : Step(458): len = 56626.4, overlap = 2.03125
PHY-3002 : Step(459): len = 56614.3, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00105067
PHY-3002 : Step(460): len = 56532.7, overlap = 2.09375
PHY-3002 : Step(461): len = 56527.2, overlap = 2.15625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00210134
PHY-3002 : Step(462): len = 56581, overlap = 2.03125
PHY-3002 : Step(463): len = 56581, overlap = 2.03125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039638s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119747
PHY-3002 : Step(464): len = 57962.8, overlap = 12.25
PHY-3002 : Step(465): len = 58672.2, overlap = 10.125
PHY-3002 : Step(466): len = 58466.6, overlap = 10.0938
PHY-3002 : Step(467): len = 58293.4, overlap = 10.25
PHY-3002 : Step(468): len = 58186.8, overlap = 10.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000239494
PHY-3002 : Step(469): len = 58263.5, overlap = 10.3125
PHY-3002 : Step(470): len = 58263.5, overlap = 10.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000478989
PHY-3002 : Step(471): len = 58422.3, overlap = 10.375
PHY-3002 : Step(472): len = 58422.3, overlap = 10.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.97 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 188216, over cnt = 61(0%), over = 82, worst = 4
PHY-1002 : len = 188952, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 189416, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 189416, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 189352, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.118872s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (170.9%)

PHY-1001 : Congestion index: top1 = 40.00, top5 = 19.38, top10 = 10.00, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.226727s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (130.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.048761s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model subleqTopLevel.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 823 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 835 instances, 551 luts, 192 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58386.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5136, tnet num: 1148, tinst num: 835, tnode num: 5800, tedge num: 8462.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089624s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (139.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(473): len = 58386.6, overlap = 0
PHY-3002 : Step(474): len = 58386.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039813s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(475): len = 58386.6, overlap = 10.375
PHY-3002 : Step(476): len = 58386.6, overlap = 10.375
PHY-3001 : Final: Len = 58386.6, Over = 10.375
PHY-3001 : End incremental placement;  0.285443s wall, 0.296875s user + 0.187500s system = 0.484375s CPU (169.7%)

OPT-1001 : End high-fanout net optimization;  0.639214s wall, 0.656250s user + 0.265625s system = 0.921875s CPU (144.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 186984, over cnt = 62(0%), over = 83, worst = 4
PHY-1002 : len = 187736, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 188200, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 188200, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 188136, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.122477s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (140.3%)

PHY-1001 : Congestion index: top1 = 40.00, top5 = 19.38, top10 = 10.00, top15 = 6.25.
OPT-1001 : End congestion update;  0.237922s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (118.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037851s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.6%)

OPT-1001 : Start: WNS 27860 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.275882s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (113.3%)

OPT-1001 : End physical optimization;  0.918538s wall, 0.953125s user + 0.281250s system = 1.234375s CPU (134.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 551 LUT to BLE ...
SYN-4008 : Packed 551 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 73 remaining SEQ's ...
SYN-4005 : Packed 53 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "subleqTopLevel" (AL_USER_NORMAL) with 571/665 primitive instances ...
PHY-3001 : End packing;  0.063575s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (122.9%)

PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1052 nets
RUN-1001 : 783 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 418 instances, 353 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 59278, Over = 18.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4916, tnet num: 1050, tinst num: 418, tnode num: 5481, tedge num: 8348.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.121893s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230356
PHY-3002 : Step(477): len = 59459.2, overlap = 16.75
PHY-3002 : Step(478): len = 59636, overlap = 13.5
PHY-3002 : Step(479): len = 59733.8, overlap = 12.75
PHY-3002 : Step(480): len = 59686.8, overlap = 12
PHY-3002 : Step(481): len = 59523.8, overlap = 12.25
PHY-3002 : Step(482): len = 59320.3, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000460712
PHY-3002 : Step(483): len = 59382.8, overlap = 11.5
PHY-3002 : Step(484): len = 59503, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000921424
PHY-3002 : Step(485): len = 59481.3, overlap = 10
PHY-3002 : Step(486): len = 59481.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.244229s wall, 0.250000s user + 0.156250s system = 0.406250s CPU (166.3%)

PHY-3001 : Trial Legalized: Len = 64782
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038403s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(487): len = 62470.3, overlap = 1.5
PHY-3002 : Step(488): len = 61532.2, overlap = 4
PHY-3002 : Step(489): len = 60460, overlap = 4.25
PHY-3002 : Step(490): len = 59777, overlap = 8
PHY-3002 : Step(491): len = 59171.5, overlap = 9.75
PHY-3002 : Step(492): len = 58603.9, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150062
PHY-3002 : Step(493): len = 58776.7, overlap = 10.75
PHY-3002 : Step(494): len = 58874, overlap = 10.5
PHY-3002 : Step(495): len = 58811.4, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000300124
PHY-3002 : Step(496): len = 59021.7, overlap = 9.25
PHY-3002 : Step(497): len = 59132.5, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006521s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 61972, Over = 0
PHY-3001 : End spreading;  0.003119s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 61972, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197344, over cnt = 35(0%), over = 44, worst = 2
PHY-1002 : len = 197424, over cnt = 28(0%), over = 34, worst = 2
PHY-1002 : len = 197488, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 197352, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 197352, over cnt = 13(0%), over = 18, worst = 2
PHY-1001 : End global iterations;  0.127249s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.2%)

PHY-1001 : Congestion index: top1 = 37.50, top5 = 21.88, top10 = 12.50, top15 = 7.50.
PHY-1001 : End incremental global routing;  0.247757s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050573s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.399944s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197344, over cnt = 35(0%), over = 44, worst = 2
PHY-1002 : len = 197424, over cnt = 28(0%), over = 34, worst = 2
PHY-1002 : len = 197488, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 197352, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 197352, over cnt = 13(0%), over = 18, worst = 2
PHY-1001 : End global iterations;  0.119834s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (156.5%)

PHY-1001 : Congestion index: top1 = 37.50, top5 = 21.88, top10 = 12.50, top15 = 7.50.
OPT-1001 : End congestion update;  0.227488s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (123.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038651s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (161.7%)

OPT-1001 : Start: WNS 28443 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.266268s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (129.1%)

OPT-1001 : End physical optimization;  0.669373s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (112.0%)

RUN-1003 : finish command "place" in  9.342790s wall, 12.062500s user + 5.828125s system = 17.890625s CPU (191.5%)

RUN-1004 : used memory is 547 MB, reserved memory is 665 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_place.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      629   out of  19600    3.21%
#reg                      192   out of  19600    0.98%
#le                       649
  #lut only               457   out of    649   70.42%
  #reg only                20   out of    649    3.08%
  #lut&reg                172   out of    649   26.50%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |649   |602    |27     |194    |60     |0      |
+------------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1052 nets
RUN-1001 : 783 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197344, over cnt = 35(0%), over = 44, worst = 2
PHY-1002 : len = 197424, over cnt = 28(0%), over = 34, worst = 2
PHY-1002 : len = 197536, over cnt = 18(0%), over = 23, worst = 2
PHY-1002 : len = 197352, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 185192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.137497s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (159.1%)

PHY-1001 : Congestion index: top1 = 37.50, top5 = 20.00, top10 = 11.25, top15 = 7.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 145 to 8
PHY-1001 : End pin swap;  0.061693s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (76.0%)

PHY-1001 : End global routing;  0.477530s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (127.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007987s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (195.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 16560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.008889s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.003644s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 127664, over cnt = 157(0%), over = 157, worst = 1
PHY-1001 : End Routed; 2.722244s wall, 3.734375s user + 0.281250s system = 4.015625s CPU (147.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1024(0%) critical/total net(s), WNS 24.220ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  0.162556s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 128048, over cnt = 93(0%), over = 93, worst = 1
PHY-1001 : End DR Iter 1; 0.192213s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (146.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 128776, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 2; 0.132624s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (141.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 129200, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.074391s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (147.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 129232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 129232
PHY-1001 : End DR Iter 4; 0.010965s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.708139s wall, 5.718750s user + 0.500000s system = 6.218750s CPU (132.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.481457s wall, 6.562500s user + 0.546875s system = 7.109375s CPU (129.7%)

RUN-1004 : used memory is 731 MB, reserved memory is 760 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_phy.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      629   out of  19600    3.21%
#reg                      192   out of  19600    0.98%
#le                       649
  #lut only               457   out of    649   70.42%
  #reg only                20   out of    649    3.08%
  #lut&reg                172   out of    649   26.50%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |649   |602    |27     |194    |60     |0      |
+------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       779   
    #2         2       101   
    #3         3        21   
    #4         4        23   
    #5        5-10      63   
    #6       11-50      42   
    #7       51-100     16   
  Average     3.50           

RUN-1002 : start command "export_db project_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_pr.db" in  1.345395s wall, 1.171875s user + 0.171875s system = 1.343750s CPU (99.9%)

RUN-1004 : used memory is 731 MB, reserved memory is 760 MB, peak memory is 1582 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4916, tnet num: 1050, tinst num: 418, tnode num: 5481, tedge num: 8348.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file project_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 1 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in project_phy.timing, timing summary in project_phy.tsm.
RUN-1002 : start command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1052, pip num: 11085
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 876 valid insts, and 31445 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file project.bit.
RUN-1003 : finish command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000" in  2.316130s wall, 12.750000s user + 0.062500s system = 12.812500s CPU (553.2%)

RUN-1004 : used memory is 1201 MB, reserved memory is 1219 MB, peak memory is 1582 MB
RUN-1002 : start command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1350, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit" in  1.083266s wall, 1.125000s user + 0.093750s system = 1.218750s CPU (112.5%)

RUN-1004 : used memory is 1324 MB, reserved memory is 1348 MB, peak memory is 1582 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.915059s wall, 0.281250s user + 0.062500s system = 0.343750s CPU (5.0%)

RUN-1004 : used memory is 1355 MB, reserved memory is 1381 MB, peak memory is 1582 MB
RUN-1003 : finish command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.677943s wall, 1.515625s user + 0.187500s system = 1.703125s CPU (19.6%)

RUN-1004 : used memory is 1230 MB, reserved memory is 1242 MB, peak memory is 1582 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-8007 ERROR: 'math_real' is not compiled in library 'ieee' in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-8007 ERROR: ignore unit pkg_scala2hdl due to previous errors in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : VHDL file '../rtl/subleqTopLevel.vhd' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1002 : start command "elaborate -top subleqtoplevel"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate subleqTopLevel(arch) in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : extracting RAM for identifier 'subleqArea_ram' in ../rtl/subleqTopLevel.vhd(1171)
HDL-1007 : elaborate UartCtrl(arch) in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : elaborate UartCtrlTx(arch) in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : elaborate UartCtrlRx(arch) in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : elaborate BufferCC(arch) in ../rtl/subleqTopLevel.vhd(548)
HDL-1200 : Current top model is subleqTopLevel
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top subleqtoplevel" in  3.664723s wall, 3.515625s user + 0.156250s system = 3.671875s CPU (100.2%)

RUN-1004 : used memory is 892 MB, reserved memory is 925 MB, peak memory is 1582 MB
RUN-6008 WARNING: Something unexpected happened in schematic process
RUN-1002 : start command "read_adc adc.adc"
RUN-1002 : start command "set_pin_assignment  io_clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  io_resetn   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  io_uart_rxd   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  io_uart_txd   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "subleqTopLevel"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1026 : Infer Logic BRAM(ram_subleqArea_ram0)
	 port mode: single port
	 port a size: 32768 x 16	 write mode: READBEFOREWRITE
	 port b size: 32768 x 16	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 958/72 useful/useless nets, 771/70 useful/useless insts
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 284 instances.
SYN-1015 : Optimize round 1, 635 better
SYN-1014 : Optimize round 2
SYN-1032 : 789/0 useful/useless nets, 633/82 useful/useless insts
SYN-1015 : Optimize round 2, 82 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in ../rtl/subleqTopLevel.vhd(1053) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 355/6 useful/useless nets, 289/14 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 30 distributor mux.
SYN-1016 : Merged 43 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 171/7 useful/useless nets, 149/37 useful/useless insts
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.117763s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (104.8%)

RUN-1004 : used memory is 902 MB, reserved memory is 927 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -file project_rtl.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Gate Statistics
#Basic gates              345
  #and                     55
  #nand                     0
  #or                      10
  #nor                      0
  #xor                      2
  #xnor                     1
  #buf                      0
  #not                     19
  #bufif1                   0
  #MX21                    75
  #FADD                     0
  #DFF                    183
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                  11
#MACRO_MUX                209

Report Hierarchy Area:
+--------------------------------------------------------------+
|Instance              |Module         |gates  |seq    |macros |
+--------------------------------------------------------------+
|top                   |subleqTopLevel |162    |183    |21     |
|  subleqArea_uartCtrl |UartCtrl       |94     |65     |14     |
|    rx                |UartCtrlRx     |70     |34     |7      |
+--------------------------------------------------------------+

RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_rtl.db" in  1.188479s wall, 1.140625s user + 0.062500s system = 1.203125s CPU (101.2%)

RUN-1004 : used memory is 642 MB, reserved memory is 674 MB, peak memory is 1582 MB
RUN-1002 : start command "optimize_gate -maparea project_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "ram_subleqArea_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 80 instances.
SYN-2571 : Optimize after map_dsp, round 1, 80 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 445 mux instances.
SYN-1016 : Merged 27 instances.
SYN-1032 : 1917/449 useful/useless nets, 1554/4 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1032 : 404/23 useful/useless nets, 338/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 222/32 useful/useless nets, 207/0 useful/useless insts
SYN-1032 : 2011/39 useful/useless nets, 1658/36 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 8345, tnet num: 2016, tinst num: 1656, tnode num: 11990, tedge num: 14499.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2016 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 480 (3.95), #lev = 9 (5.45)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 457 (3.84), #lev = 8 (5.37)
SYN-3001 : Logic optimization runtime opt =   0.11 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1048 instances into 457 LUTs, name keeping = 42%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.13), #lev = 7 (4.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.08), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3899.43 sec
SYN-3001 : Mapper mapped 125 instances into 51 LUTs, name keeping = 72%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (3.45), #lev = 4 (2.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (3.41), #lev = 4 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 3899.61 sec
SYN-3001 : Mapper mapped 144 instances into 42 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file project_gate.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

LUT Statistics
#Total_luts               632
  #lut4                   510
  #lut5                    41
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b              81

Utilization Statistics
#lut                      632   out of  19600    3.22%
#reg                      186   out of  19600    0.95%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+------------------------------------------------------------------------------+
|Instance              |Module         |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------------+
|top                   |subleqTopLevel |551    |81     |188    |60     |0      |
|  subleqArea_uartCtrl |UartCtrl       |93     |29     |65     |0      |0      |
|    rx                |UartCtrlRx     |42     |8      |34     |0      |0      |
+------------------------------------------------------------------------------+

SYN-1001 : Packing model "subleqTopLevel" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 123 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 30 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea project_gate.area" in  1.858561s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (102.6%)

RUN-1004 : used memory is 665 MB, reserved memory is 699 MB, peak memory is 1582 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_gate.db" in  1.270132s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (99.6%)

RUN-1004 : used memory is 666 MB, reserved memory is 699 MB, peak memory is 1582 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "io_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net io_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 831 instances
RUN-1001 : 551 luts, 186 seqs, 9 mslices, 18 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1144 nets
RUN-1001 : 900 nets have 2 pins
RUN-1001 : 124 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 829 instances, 551 luts, 186 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5118, tnet num: 1142, tinst num: 829, tnode num: 5770, tedge num: 8438.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073104s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (149.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 266084
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 829.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(498): len = 201181, overlap = 135
PHY-3002 : Step(499): len = 178575, overlap = 135
PHY-3002 : Step(500): len = 161759, overlap = 135
PHY-3002 : Step(501): len = 150096, overlap = 135
PHY-3002 : Step(502): len = 141071, overlap = 135
PHY-3002 : Step(503): len = 133179, overlap = 135
PHY-3002 : Step(504): len = 126128, overlap = 135.688
PHY-3002 : Step(505): len = 120171, overlap = 137.438
PHY-3002 : Step(506): len = 114864, overlap = 139.219
PHY-3002 : Step(507): len = 109400, overlap = 140.438
PHY-3002 : Step(508): len = 104489, overlap = 141
PHY-3002 : Step(509): len = 100029, overlap = 141.094
PHY-3002 : Step(510): len = 95757.9, overlap = 141
PHY-3002 : Step(511): len = 90904, overlap = 140.719
PHY-3002 : Step(512): len = 87120.2, overlap = 140.625
PHY-3002 : Step(513): len = 82845.8, overlap = 139.969
PHY-3002 : Step(514): len = 75728.2, overlap = 139.688
PHY-3002 : Step(515): len = 71771.2, overlap = 139.688
PHY-3002 : Step(516): len = 68766.6, overlap = 139.219
PHY-3002 : Step(517): len = 62885.7, overlap = 136.125
PHY-3002 : Step(518): len = 59490.9, overlap = 135
PHY-3002 : Step(519): len = 57134.3, overlap = 137.375
PHY-3002 : Step(520): len = 54554.4, overlap = 139.313
PHY-3002 : Step(521): len = 50726.6, overlap = 142.219
PHY-3002 : Step(522): len = 48714.4, overlap = 142.219
PHY-3002 : Step(523): len = 46874.2, overlap = 142.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.94569e-07
PHY-3002 : Step(524): len = 47416, overlap = 142.219
PHY-3002 : Step(525): len = 49364.9, overlap = 142.125
PHY-3002 : Step(526): len = 47567.6, overlap = 141.938
PHY-3002 : Step(527): len = 45793.4, overlap = 141.938
PHY-3002 : Step(528): len = 44869.6, overlap = 139.219
PHY-3002 : Step(529): len = 43569.2, overlap = 139.125
PHY-3002 : Step(530): len = 41771.4, overlap = 134.625
PHY-3002 : Step(531): len = 39922.3, overlap = 134.625
PHY-3002 : Step(532): len = 38989.3, overlap = 134.625
PHY-3002 : Step(533): len = 37267.9, overlap = 131.625
PHY-3002 : Step(534): len = 35407.2, overlap = 133.688
PHY-3002 : Step(535): len = 33745.3, overlap = 132.375
PHY-3002 : Step(536): len = 32754.1, overlap = 127.125
PHY-3002 : Step(537): len = 31463.1, overlap = 124.125
PHY-3002 : Step(538): len = 29662.5, overlap = 128.625
PHY-3002 : Step(539): len = 28441.1, overlap = 128.719
PHY-3002 : Step(540): len = 27294.8, overlap = 128.719
PHY-3002 : Step(541): len = 26532.3, overlap = 129.094
PHY-3002 : Step(542): len = 25920.1, overlap = 129.094
PHY-3002 : Step(543): len = 25662.1, overlap = 129.469
PHY-3002 : Step(544): len = 24885.1, overlap = 133.969
PHY-3002 : Step(545): len = 24167.3, overlap = 129.469
PHY-3002 : Step(546): len = 23539.6, overlap = 129.469
PHY-3002 : Step(547): len = 22742.8, overlap = 129.469
PHY-3002 : Step(548): len = 22272.2, overlap = 131.781
PHY-3002 : Step(549): len = 21525.6, overlap = 131.906
PHY-3002 : Step(550): len = 21369.3, overlap = 132.156
PHY-3002 : Step(551): len = 20981.8, overlap = 132.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.89138e-07
PHY-3002 : Step(552): len = 21150.5, overlap = 132.281
PHY-3002 : Step(553): len = 21525.8, overlap = 132.344
PHY-3002 : Step(554): len = 21759.5, overlap = 132.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.57828e-06
PHY-3002 : Step(555): len = 22092.1, overlap = 132.469
PHY-3002 : Step(556): len = 22487.6, overlap = 132.375
PHY-3002 : Step(557): len = 22249.1, overlap = 139.344
PHY-3002 : Step(558): len = 22793.6, overlap = 139.656
PHY-3002 : Step(559): len = 23132.8, overlap = 139.719
PHY-3002 : Step(560): len = 23522.5, overlap = 133.031
PHY-3002 : Step(561): len = 24087.3, overlap = 133.094
PHY-3002 : Step(562): len = 24356.3, overlap = 127.563
PHY-3002 : Step(563): len = 25146.1, overlap = 127.438
PHY-3002 : Step(564): len = 24511.1, overlap = 127.375
PHY-3002 : Step(565): len = 24511.1, overlap = 128.656
PHY-3002 : Step(566): len = 24861.9, overlap = 128.688
PHY-3002 : Step(567): len = 24414.2, overlap = 128.688
PHY-3002 : Step(568): len = 24298.9, overlap = 128.875
PHY-3002 : Step(569): len = 24309.4, overlap = 128.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.15655e-06
PHY-3002 : Step(570): len = 26108.4, overlap = 129.063
PHY-3002 : Step(571): len = 27061.5, overlap = 129.063
PHY-3002 : Step(572): len = 27000.6, overlap = 129.25
PHY-3002 : Step(573): len = 27248.6, overlap = 125.875
PHY-3002 : Step(574): len = 28804.1, overlap = 124.469
PHY-3002 : Step(575): len = 29076.3, overlap = 123.844
PHY-3002 : Step(576): len = 28958.1, overlap = 118.625
PHY-3002 : Step(577): len = 28858.4, overlap = 123.156
PHY-3002 : Step(578): len = 28230.1, overlap = 123.375
PHY-3002 : Step(579): len = 28049.3, overlap = 125.719
PHY-3002 : Step(580): len = 27438.9, overlap = 121.313
PHY-3002 : Step(581): len = 27864.2, overlap = 112.594
PHY-3002 : Step(582): len = 27696.5, overlap = 112.688
PHY-3002 : Step(583): len = 27230.2, overlap = 108.281
PHY-3002 : Step(584): len = 27511.9, overlap = 113.344
PHY-3002 : Step(585): len = 27700.7, overlap = 113.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.31311e-06
PHY-3002 : Step(586): len = 29364.9, overlap = 108.75
PHY-3002 : Step(587): len = 30083.9, overlap = 108.844
PHY-3002 : Step(588): len = 29536.5, overlap = 108.938
PHY-3002 : Step(589): len = 29147.5, overlap = 108.938
PHY-3002 : Step(590): len = 29181.3, overlap = 108.938
PHY-3002 : Step(591): len = 29208.9, overlap = 109.063
PHY-3002 : Step(592): len = 29344.8, overlap = 109.063
PHY-3002 : Step(593): len = 29249.6, overlap = 109.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.26262e-05
PHY-3002 : Step(594): len = 30997.1, overlap = 102.5
PHY-3002 : Step(595): len = 31837.4, overlap = 102.5
PHY-3002 : Step(596): len = 31522.3, overlap = 102.875
PHY-3002 : Step(597): len = 31631, overlap = 104.625
PHY-3002 : Step(598): len = 32180.2, overlap = 109.125
PHY-3002 : Step(599): len = 32320.1, overlap = 104.531
PHY-3002 : Step(600): len = 31973.3, overlap = 104.438
PHY-3002 : Step(601): len = 32015.8, overlap = 103.875
PHY-3002 : Step(602): len = 32214.7, overlap = 103.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.52524e-05
PHY-3002 : Step(603): len = 33568.6, overlap = 103.031
PHY-3002 : Step(604): len = 34701.8, overlap = 100.781
PHY-3002 : Step(605): len = 35158.8, overlap = 100.781
PHY-3002 : Step(606): len = 36091.9, overlap = 100.781
PHY-3002 : Step(607): len = 36428.2, overlap = 105.188
PHY-3002 : Step(608): len = 36537.6, overlap = 100.688
PHY-3002 : Step(609): len = 35865, overlap = 100.688
PHY-3002 : Step(610): len = 35849.1, overlap = 105.281
PHY-3002 : Step(611): len = 35940, overlap = 105.375
PHY-3002 : Step(612): len = 36019.5, overlap = 105.375
PHY-3002 : Step(613): len = 35641.6, overlap = 100.875
PHY-3002 : Step(614): len = 35572.8, overlap = 101
PHY-3002 : Step(615): len = 35987.7, overlap = 101.313
PHY-3002 : Step(616): len = 36134.3, overlap = 101.406
PHY-3002 : Step(617): len = 35459.8, overlap = 101.594
PHY-3002 : Step(618): len = 35025.1, overlap = 104.188
PHY-3002 : Step(619): len = 35887, overlap = 102.031
PHY-3002 : Step(620): len = 35654, overlap = 104.281
PHY-3002 : Step(621): len = 35194.9, overlap = 106.531
PHY-3002 : Step(622): len = 35350.3, overlap = 106.906
PHY-3002 : Step(623): len = 35351, overlap = 106.906
PHY-3002 : Step(624): len = 35209.4, overlap = 102.531
PHY-3002 : Step(625): len = 35485.6, overlap = 102.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.05049e-05
PHY-3002 : Step(626): len = 36917.4, overlap = 98.0313
PHY-3002 : Step(627): len = 37481.2, overlap = 93.5313
PHY-3002 : Step(628): len = 37378.7, overlap = 93.5313
PHY-3002 : Step(629): len = 37501, overlap = 93.5313
PHY-3002 : Step(630): len = 37367, overlap = 91.4688
PHY-3002 : Step(631): len = 37438, overlap = 91.7188
PHY-3002 : Step(632): len = 37447.9, overlap = 91.7188
PHY-3002 : Step(633): len = 37542.2, overlap = 91.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00010101
PHY-3002 : Step(634): len = 38401.7, overlap = 91.8125
PHY-3002 : Step(635): len = 38670, overlap = 91.8125
PHY-3002 : Step(636): len = 38746, overlap = 91.8125
PHY-3002 : Step(637): len = 39112.3, overlap = 91.8125
PHY-3002 : Step(638): len = 39452.8, overlap = 94.1563
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000202019
PHY-3002 : Step(639): len = 39763.6, overlap = 94.1563
PHY-3002 : Step(640): len = 40048.1, overlap = 94.1563
PHY-3002 : Step(641): len = 40360.5, overlap = 91.9063
PHY-3002 : Step(642): len = 40754.2, overlap = 87.4063
PHY-3002 : Step(643): len = 41073.3, overlap = 87.4063
PHY-3002 : Step(644): len = 41145.5, overlap = 87.4063
PHY-3002 : Step(645): len = 41092.1, overlap = 87.4063
PHY-3002 : Step(646): len = 41157.4, overlap = 87.4063
PHY-3002 : Step(647): len = 41136.4, overlap = 87.4063
PHY-3002 : Step(648): len = 41125.8, overlap = 91.9063
PHY-3002 : Step(649): len = 41033.2, overlap = 91.9063
PHY-3002 : Step(650): len = 40989.1, overlap = 91.9063
PHY-3002 : Step(651): len = 40875.3, overlap = 91.9063
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000404039
PHY-3002 : Step(652): len = 41249.9, overlap = 91.9063
PHY-3002 : Step(653): len = 41788.4, overlap = 87.4063
PHY-3002 : Step(654): len = 42250.6, overlap = 87.4063
PHY-3002 : Step(655): len = 42444.9, overlap = 85.1563
PHY-3002 : Step(656): len = 42554.7, overlap = 85.1563
PHY-3002 : Step(657): len = 42576.9, overlap = 85.1563
PHY-3002 : Step(658): len = 42682.5, overlap = 85.1563
PHY-3002 : Step(659): len = 42696.4, overlap = 85.1563
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000808078
PHY-3002 : Step(660): len = 42872.5, overlap = 89.6563
PHY-3002 : Step(661): len = 43253.5, overlap = 80.6563
PHY-3002 : Step(662): len = 43589.9, overlap = 80.6563
PHY-3002 : Step(663): len = 43644.7, overlap = 80.6563
PHY-3002 : Step(664): len = 43645.3, overlap = 80.6563
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00145611
PHY-3002 : Step(665): len = 43720, overlap = 80.6563
PHY-3002 : Step(666): len = 44075.3, overlap = 80.6563
PHY-3002 : Step(667): len = 44387.4, overlap = 71.6563
PHY-3002 : Step(668): len = 44356.3, overlap = 76.1563
PHY-3002 : Step(669): len = 44315.8, overlap = 76.1563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033340s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (140.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040125s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000525335
PHY-3002 : Step(670): len = 59841.3, overlap = 11.625
PHY-3002 : Step(671): len = 58812.5, overlap = 9.78125
PHY-3002 : Step(672): len = 58240.5, overlap = 6.84375
PHY-3002 : Step(673): len = 57590.3, overlap = 4.6875
PHY-3002 : Step(674): len = 57163, overlap = 5.84375
PHY-3002 : Step(675): len = 57089, overlap = 5.9375
PHY-3002 : Step(676): len = 56988.3, overlap = 4.25
PHY-3002 : Step(677): len = 56881, overlap = 3.3125
PHY-3002 : Step(678): len = 56683.3, overlap = 2.125
PHY-3002 : Step(679): len = 56655.5, overlap = 2
PHY-3002 : Step(680): len = 56626.4, overlap = 2.03125
PHY-3002 : Step(681): len = 56614.3, overlap = 2
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00105067
PHY-3002 : Step(682): len = 56532.7, overlap = 2.09375
PHY-3002 : Step(683): len = 56527.2, overlap = 2.15625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00210134
PHY-3002 : Step(684): len = 56581, overlap = 2.03125
PHY-3002 : Step(685): len = 56581, overlap = 2.03125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040237s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (194.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000119747
PHY-3002 : Step(686): len = 57962.8, overlap = 12.25
PHY-3002 : Step(687): len = 58672.2, overlap = 10.125
PHY-3002 : Step(688): len = 58466.6, overlap = 10.0938
PHY-3002 : Step(689): len = 58293.4, overlap = 10.25
PHY-3002 : Step(690): len = 58186.8, overlap = 10.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000239494
PHY-3002 : Step(691): len = 58263.5, overlap = 10.3125
PHY-3002 : Step(692): len = 58263.5, overlap = 10.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000478989
PHY-3002 : Step(693): len = 58422.3, overlap = 10.375
PHY-3002 : Step(694): len = 58422.3, overlap = 10.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 29.97 peak overflow 2.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 188216, over cnt = 61(0%), over = 82, worst = 4
PHY-1002 : len = 188952, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 189416, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 189416, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 189352, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.122094s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (140.8%)

PHY-1001 : Congestion index: top1 = 40.00, top5 = 19.38, top10 = 10.00, top15 = 6.25.
PHY-1001 : End incremental global routing;  0.225970s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (117.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1142 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050516s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.8%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model subleqTopLevel.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 823 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 835 instances, 551 luts, 192 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 58386.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5136, tnet num: 1148, tinst num: 835, tnode num: 5800, tedge num: 8462.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086474s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (108.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(695): len = 58386.6, overlap = 0
PHY-3002 : Step(696): len = 58386.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040369s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(697): len = 58386.6, overlap = 10.375
PHY-3002 : Step(698): len = 58386.6, overlap = 10.375
PHY-3001 : Final: Len = 58386.6, Over = 10.375
PHY-3001 : End incremental placement;  0.285081s wall, 0.265625s user + 0.109375s system = 0.375000s CPU (131.5%)

OPT-1001 : End high-fanout net optimization;  0.646802s wall, 0.656250s user + 0.125000s system = 0.781250s CPU (120.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 186984, over cnt = 62(0%), over = 83, worst = 4
PHY-1002 : len = 187736, over cnt = 29(0%), over = 34, worst = 2
PHY-1002 : len = 188200, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 188200, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 188136, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.122972s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (152.5%)

PHY-1001 : Congestion index: top1 = 40.00, top5 = 19.38, top10 = 10.00, top15 = 6.25.
OPT-1001 : End congestion update;  0.232705s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (127.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1148 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038054s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.1%)

OPT-1001 : Start: WNS 27860 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.270869s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (121.1%)

OPT-1001 : End physical optimization;  0.921124s wall, 1.015625s user + 0.171875s system = 1.187500s CPU (128.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 551 LUT to BLE ...
SYN-4008 : Packed 551 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 73 remaining SEQ's ...
SYN-4005 : Packed 53 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "subleqTopLevel" (AL_USER_NORMAL) with 571/665 primitive instances ...
PHY-3001 : End packing;  0.063886s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (122.3%)

PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1052 nets
RUN-1001 : 783 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 418 instances, 353 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 59278, Over = 18.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4916, tnet num: 1050, tinst num: 418, tnode num: 5481, tedge num: 8348.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.119981s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (104.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230356
PHY-3002 : Step(699): len = 59459.2, overlap = 16.75
PHY-3002 : Step(700): len = 59636, overlap = 13.5
PHY-3002 : Step(701): len = 59733.8, overlap = 12.75
PHY-3002 : Step(702): len = 59686.8, overlap = 12
PHY-3002 : Step(703): len = 59523.8, overlap = 12.25
PHY-3002 : Step(704): len = 59320.3, overlap = 12.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000460712
PHY-3002 : Step(705): len = 59382.8, overlap = 11.5
PHY-3002 : Step(706): len = 59503, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000921424
PHY-3002 : Step(707): len = 59481.3, overlap = 10
PHY-3002 : Step(708): len = 59481.3, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237593s wall, 0.296875s user + 0.156250s system = 0.453125s CPU (190.7%)

PHY-3001 : Trial Legalized: Len = 64782
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039568s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(709): len = 62470.3, overlap = 1.5
PHY-3002 : Step(710): len = 61532.2, overlap = 4
PHY-3002 : Step(711): len = 60460, overlap = 4.25
PHY-3002 : Step(712): len = 59777, overlap = 8
PHY-3002 : Step(713): len = 59171.5, overlap = 9.75
PHY-3002 : Step(714): len = 58603.9, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000150062
PHY-3002 : Step(715): len = 58776.7, overlap = 10.75
PHY-3002 : Step(716): len = 58874, overlap = 10.5
PHY-3002 : Step(717): len = 58811.4, overlap = 10.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000300124
PHY-3002 : Step(718): len = 59021.7, overlap = 9.25
PHY-3002 : Step(719): len = 59132.5, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006643s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (235.2%)

PHY-3001 : Legalized: Len = 61972, Over = 0
PHY-3001 : End spreading;  0.003435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 61972, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197344, over cnt = 35(0%), over = 44, worst = 2
PHY-1002 : len = 197424, over cnt = 28(0%), over = 34, worst = 2
PHY-1002 : len = 197488, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 197352, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 197352, over cnt = 13(0%), over = 18, worst = 2
PHY-1001 : End global iterations;  0.120478s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (116.7%)

PHY-1001 : Congestion index: top1 = 37.50, top5 = 21.88, top10 = 12.50, top15 = 7.50.
PHY-1001 : End incremental global routing;  0.241632s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (109.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.052623s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.410349s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (106.6%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197344, over cnt = 35(0%), over = 44, worst = 2
PHY-1002 : len = 197424, over cnt = 28(0%), over = 34, worst = 2
PHY-1002 : len = 197488, over cnt = 23(0%), over = 29, worst = 2
PHY-1002 : len = 197352, over cnt = 14(0%), over = 19, worst = 2
PHY-1002 : len = 197352, over cnt = 13(0%), over = 18, worst = 2
PHY-1001 : End global iterations;  0.121640s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (154.1%)

PHY-1001 : Congestion index: top1 = 37.50, top5 = 21.88, top10 = 12.50, top15 = 7.50.
OPT-1001 : End congestion update;  0.236123s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (125.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.0%)

OPT-1001 : Start: WNS 28443 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.276844s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (118.5%)

OPT-1001 : End physical optimization;  0.690322s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (110.9%)

RUN-1003 : finish command "place" in  9.255638s wall, 12.109375s user + 5.781250s system = 17.890625s CPU (193.3%)

RUN-1004 : used memory is 681 MB, reserved memory is 713 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_place.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      629   out of  19600    3.21%
#reg                      192   out of  19600    0.98%
#le                       649
  #lut only               457   out of    649   70.42%
  #reg only                20   out of    649    3.08%
  #lut&reg                172   out of    649   26.50%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |649   |602    |27     |194    |60     |0      |
+------------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1052 nets
RUN-1001 : 783 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 40 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 197344, over cnt = 35(0%), over = 44, worst = 2
PHY-1002 : len = 197424, over cnt = 28(0%), over = 34, worst = 2
PHY-1002 : len = 197536, over cnt = 18(0%), over = 23, worst = 2
PHY-1002 : len = 197352, over cnt = 12(0%), over = 17, worst = 2
PHY-1002 : len = 185192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133323s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 37.50, top5 = 20.00, top10 = 11.25, top15 = 7.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 145 to 8
PHY-1001 : End pin swap;  0.064023s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.6%)

PHY-1001 : End global routing;  0.480583s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (107.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007598s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 16560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.008990s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 16560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.003977s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 127664, over cnt = 157(0%), over = 157, worst = 1
PHY-1001 : End Routed; 2.677300s wall, 3.250000s user + 0.093750s system = 3.343750s CPU (124.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1024(0%) critical/total net(s), WNS 24.220ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  0.162433s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (96.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 128048, over cnt = 93(0%), over = 93, worst = 1
PHY-1001 : End DR Iter 1; 0.193224s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (153.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 128776, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 2; 0.130229s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (132.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 129200, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.071876s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 129232, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 129232
PHY-1001 : End DR Iter 4; 0.010938s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (285.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.649649s wall, 5.281250s user + 0.203125s system = 5.484375s CPU (118.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.431498s wall, 6.031250s user + 0.234375s system = 6.265625s CPU (115.4%)

RUN-1004 : used memory is 790 MB, reserved memory is 822 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_phy.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      629   out of  19600    3.21%
#reg                      192   out of  19600    0.98%
#le                       649
  #lut only               457   out of    649   70.42%
  #reg only                20   out of    649    3.08%
  #lut&reg                172   out of    649   26.50%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |649   |602    |27     |194    |60     |0      |
+------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       779   
    #2         2       101   
    #3         3        21   
    #4         4        23   
    #5        5-10      63   
    #6       11-50      42   
    #7       51-100     16   
  Average     3.50           

RUN-1002 : start command "export_db project_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_pr.db" in  1.331755s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (100.9%)

RUN-1004 : used memory is 790 MB, reserved memory is 822 MB, peak memory is 1582 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4916, tnet num: 1050, tinst num: 418, tnode num: 5481, tedge num: 8348.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file project_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1050 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 1 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in project_phy.timing, timing summary in project_phy.tsm.
RUN-1002 : start command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1052, pip num: 11085
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 876 valid insts, and 31445 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file project.bit.
RUN-1003 : finish command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000" in  2.272824s wall, 12.734375s user + 0.062500s system = 12.796875s CPU (563.0%)

RUN-1004 : used memory is 1250 MB, reserved memory is 1277 MB, peak memory is 1582 MB
RUN-1002 : start command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1350, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit" in  1.100235s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (99.4%)

RUN-1004 : used memory is 1346 MB, reserved memory is 1369 MB, peak memory is 1582 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.916200s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 1377 MB, reserved memory is 1403 MB, peak memory is 1582 MB
RUN-1003 : finish command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.690226s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (18.2%)

RUN-1004 : used memory is 1312 MB, reserved memory is 1335 MB, peak memory is 1582 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-8007 ERROR: 'math_real' is not compiled in library 'ieee' in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-8007 ERROR: ignore unit pkg_scala2hdl due to previous errors in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : VHDL file '../rtl/subleqTopLevel.vhd' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1002 : start command "elaborate -top subleqtoplevel"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate subleqTopLevel(arch) in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : extracting RAM for identifier 'subleqArea_ram' in ../rtl/subleqTopLevel.vhd(1171)
HDL-1007 : elaborate UartCtrl(arch) in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : elaborate UartCtrlTx(arch) in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : elaborate UartCtrlRx(arch) in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : elaborate BufferCC(arch) in ../rtl/subleqTopLevel.vhd(548)
HDL-1200 : Current top model is subleqTopLevel
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top subleqtoplevel" in  3.633682s wall, 3.593750s user + 0.093750s system = 3.687500s CPU (101.5%)

RUN-1004 : used memory is 925 MB, reserved memory is 973 MB, peak memory is 1582 MB
RUN-6008 WARNING: Something unexpected happened in schematic process
RUN-1002 : start command "read_adc adc.adc"
RUN-1002 : start command "set_pin_assignment  io_clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  io_resetn   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  io_uart_rxd   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  io_uart_txd   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "subleqTopLevel"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1026 : Infer Logic BRAM(ram_subleqArea_ram0)
	 port mode: single port
	 port a size: 32768 x 16	 write mode: READBEFOREWRITE
	 port b size: 32768 x 16	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 962/72 useful/useless nets, 775/70 useful/useless insts
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 284 instances.
SYN-1015 : Optimize round 1, 635 better
SYN-1014 : Optimize round 2
SYN-1032 : 793/0 useful/useless nets, 637/82 useful/useless insts
SYN-1015 : Optimize round 2, 82 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in ../rtl/subleqTopLevel.vhd(1053) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 355/6 useful/useless nets, 289/14 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 30 distributor mux.
SYN-1016 : Merged 43 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 171/7 useful/useless nets, 149/37 useful/useless insts
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.431994s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (105.8%)

RUN-1004 : used memory is 937 MB, reserved memory is 976 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -file project_rtl.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Gate Statistics
#Basic gates              345
  #and                     55
  #nand                     0
  #or                      10
  #nor                      0
  #xor                      2
  #xnor                     1
  #buf                      0
  #not                     19
  #bufif1                   0
  #MX21                    75
  #FADD                     0
  #DFF                    183
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                  11
#MACRO_MUX                213

Report Hierarchy Area:
+--------------------------------------------------------------+
|Instance              |Module         |gates  |seq    |macros |
+--------------------------------------------------------------+
|top                   |subleqTopLevel |162    |183    |21     |
|  subleqArea_uartCtrl |UartCtrl       |94     |65     |14     |
|    rx                |UartCtrlRx     |70     |34     |7      |
+--------------------------------------------------------------+

RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_rtl.db" in  1.216379s wall, 1.078125s user + 0.140625s system = 1.218750s CPU (100.2%)

RUN-1004 : used memory is 660 MB, reserved memory is 690 MB, peak memory is 1582 MB
RUN-1002 : start command "optimize_gate -maparea project_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "ram_subleqArea_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 80 instances.
SYN-2571 : Optimize after map_dsp, round 1, 80 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 441 mux instances.
SYN-1016 : Merged 27 instances.
SYN-1032 : 1925/445 useful/useless nets, 1562/4 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1032 : 404/23 useful/useless nets, 338/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 222/32 useful/useless nets, 207/0 useful/useless insts
SYN-1032 : 2018/40 useful/useless nets, 1665/37 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 8369, tnet num: 2023, tinst num: 1663, tnode num: 12014, tedge num: 14533.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 496 (3.95), #lev = 8 (5.29)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 466 (3.83), #lev = 8 (5.45)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1055 instances into 466 LUTs, name keeping = 38%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.13), #lev = 7 (4.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.08), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5893.24 sec
SYN-3001 : Mapper mapped 125 instances into 51 LUTs, name keeping = 72%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (3.45), #lev = 4 (2.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (3.41), #lev = 4 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 5893.43 sec
SYN-3001 : Mapper mapped 144 instances into 42 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file project_gate.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

LUT Statistics
#Total_luts               641
  #lut4                   511
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b              81

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      186   out of  19600    0.95%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+------------------------------------------------------------------------------+
|Instance              |Module         |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------------+
|top                   |subleqTopLevel |560    |81     |188    |60     |0      |
|  subleqArea_uartCtrl |UartCtrl       |93     |29     |65     |0      |0      |
|    rx                |UartCtrlRx     |42     |8      |34     |0      |0      |
+------------------------------------------------------------------------------+

SYN-1001 : Packing model "subleqTopLevel" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 123 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 30 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea project_gate.area" in  1.916057s wall, 1.906250s user + 0.062500s system = 1.968750s CPU (102.8%)

RUN-1004 : used memory is 677 MB, reserved memory is 708 MB, peak memory is 1582 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_gate.db" in  1.325441s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (99.0%)

RUN-1004 : used memory is 677 MB, reserved memory is 708 MB, peak memory is 1582 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "io_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net io_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 840 instances
RUN-1001 : 560 luts, 186 seqs, 9 mslices, 18 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1153 nets
RUN-1001 : 903 nets have 2 pins
RUN-1001 : 133 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 838 instances, 560 luts, 186 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5156, tnet num: 1151, tinst num: 838, tnode num: 5808, tedge num: 8496.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078071s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (120.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264864
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 838.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(720): len = 202006, overlap = 135
PHY-3002 : Step(721): len = 178572, overlap = 135
PHY-3002 : Step(722): len = 160401, overlap = 135
PHY-3002 : Step(723): len = 148230, overlap = 135
PHY-3002 : Step(724): len = 139470, overlap = 135
PHY-3002 : Step(725): len = 131805, overlap = 135
PHY-3002 : Step(726): len = 125360, overlap = 136.375
PHY-3002 : Step(727): len = 119234, overlap = 137.813
PHY-3002 : Step(728): len = 114429, overlap = 139.344
PHY-3002 : Step(729): len = 108856, overlap = 140.844
PHY-3002 : Step(730): len = 104212, overlap = 141.219
PHY-3002 : Step(731): len = 99734.5, overlap = 141.031
PHY-3002 : Step(732): len = 95246.4, overlap = 141.219
PHY-3002 : Step(733): len = 91267.4, overlap = 140.938
PHY-3002 : Step(734): len = 86693.1, overlap = 140.75
PHY-3002 : Step(735): len = 82177.8, overlap = 140.094
PHY-3002 : Step(736): len = 79008, overlap = 140
PHY-3002 : Step(737): len = 74748.4, overlap = 139.906
PHY-3002 : Step(738): len = 69794.6, overlap = 139.813
PHY-3002 : Step(739): len = 65397.8, overlap = 138.969
PHY-3002 : Step(740): len = 63726.6, overlap = 136.563
PHY-3002 : Step(741): len = 57190, overlap = 140.656
PHY-3002 : Step(742): len = 52821.5, overlap = 142.438
PHY-3002 : Step(743): len = 51786.4, overlap = 142.438
PHY-3002 : Step(744): len = 46174.8, overlap = 141.5
PHY-3002 : Step(745): len = 44817.1, overlap = 141.5
PHY-3002 : Step(746): len = 42930.2, overlap = 141.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.443e-07
PHY-3002 : Step(747): len = 43633.8, overlap = 141.5
PHY-3002 : Step(748): len = 46176.9, overlap = 139.156
PHY-3002 : Step(749): len = 43979.8, overlap = 134.75
PHY-3002 : Step(750): len = 42915.1, overlap = 134.75
PHY-3002 : Step(751): len = 42618.6, overlap = 134.75
PHY-3002 : Step(752): len = 41598.7, overlap = 134.656
PHY-3002 : Step(753): len = 40028.7, overlap = 134.75
PHY-3002 : Step(754): len = 38488.4, overlap = 134.75
PHY-3002 : Step(755): len = 37574.3, overlap = 134.469
PHY-3002 : Step(756): len = 35014.4, overlap = 128.656
PHY-3002 : Step(757): len = 32762.9, overlap = 125.75
PHY-3002 : Step(758): len = 31036.5, overlap = 120
PHY-3002 : Step(759): len = 30349.7, overlap = 117.5
PHY-3002 : Step(760): len = 29270.3, overlap = 127.438
PHY-3002 : Step(761): len = 27945.1, overlap = 133.281
PHY-3002 : Step(762): len = 26944.6, overlap = 135.656
PHY-3002 : Step(763): len = 26203.1, overlap = 135.594
PHY-3002 : Step(764): len = 25375.2, overlap = 133.625
PHY-3002 : Step(765): len = 24238.8, overlap = 129.313
PHY-3002 : Step(766): len = 23373.4, overlap = 129.594
PHY-3002 : Step(767): len = 22507.4, overlap = 129.594
PHY-3002 : Step(768): len = 21787.2, overlap = 128.969
PHY-3002 : Step(769): len = 21326.1, overlap = 134.063
PHY-3002 : Step(770): len = 20743.9, overlap = 132.781
PHY-3002 : Step(771): len = 19867.4, overlap = 134.031
PHY-3002 : Step(772): len = 19372.2, overlap = 135.125
PHY-3002 : Step(773): len = 19134.7, overlap = 135.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.88599e-07
PHY-3002 : Step(774): len = 19291.2, overlap = 130.531
PHY-3002 : Step(775): len = 19465.7, overlap = 132.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.7772e-06
PHY-3002 : Step(776): len = 20617.2, overlap = 137.281
PHY-3002 : Step(777): len = 21450.4, overlap = 137.281
PHY-3002 : Step(778): len = 21553.4, overlap = 137.469
PHY-3002 : Step(779): len = 23281.3, overlap = 136.656
PHY-3002 : Step(780): len = 25076.4, overlap = 131.813
PHY-3002 : Step(781): len = 24256.2, overlap = 131.844
PHY-3002 : Step(782): len = 23751.7, overlap = 132.281
PHY-3002 : Step(783): len = 23811.6, overlap = 132.438
PHY-3002 : Step(784): len = 23729.7, overlap = 129.625
PHY-3002 : Step(785): len = 23437.7, overlap = 129.313
PHY-3002 : Step(786): len = 23458.2, overlap = 131.75
PHY-3002 : Step(787): len = 23484.5, overlap = 132.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.5544e-06
PHY-3002 : Step(788): len = 25419.6, overlap = 132.594
PHY-3002 : Step(789): len = 27209.3, overlap = 132.5
PHY-3002 : Step(790): len = 27571.6, overlap = 127.906
PHY-3002 : Step(791): len = 26794.5, overlap = 131.719
PHY-3002 : Step(792): len = 26824.2, overlap = 132.094
PHY-3002 : Step(793): len = 27722.8, overlap = 131.594
PHY-3002 : Step(794): len = 28327.1, overlap = 133.594
PHY-3002 : Step(795): len = 28532.1, overlap = 133.094
PHY-3002 : Step(796): len = 28242.3, overlap = 134
PHY-3002 : Step(797): len = 28729.2, overlap = 129.938
PHY-3002 : Step(798): len = 28167.4, overlap = 130.031
PHY-3002 : Step(799): len = 28518.5, overlap = 123.844
PHY-3002 : Step(800): len = 27966.8, overlap = 115.531
PHY-3002 : Step(801): len = 27470.6, overlap = 115.625
PHY-3002 : Step(802): len = 27503.6, overlap = 111.219
PHY-3002 : Step(803): len = 27372, overlap = 115.719
PHY-3002 : Step(804): len = 27134.7, overlap = 120.219
PHY-3002 : Step(805): len = 27060, overlap = 120.438
PHY-3002 : Step(806): len = 26775.8, overlap = 119.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.1088e-06
PHY-3002 : Step(807): len = 28584.3, overlap = 119.031
PHY-3002 : Step(808): len = 29577.7, overlap = 119.031
PHY-3002 : Step(809): len = 29776.7, overlap = 114.438
PHY-3002 : Step(810): len = 29258.4, overlap = 114.438
PHY-3002 : Step(811): len = 28978.3, overlap = 114.563
PHY-3002 : Step(812): len = 28895.5, overlap = 114.563
PHY-3002 : Step(813): len = 29110.3, overlap = 114.563
PHY-3002 : Step(814): len = 29313.5, overlap = 112.313
PHY-3002 : Step(815): len = 29216.2, overlap = 112.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.42176e-05
PHY-3002 : Step(816): len = 30894.9, overlap = 112.5
PHY-3002 : Step(817): len = 31910.1, overlap = 121.5
PHY-3002 : Step(818): len = 32030, overlap = 117
PHY-3002 : Step(819): len = 32376.2, overlap = 114.75
PHY-3002 : Step(820): len = 32600.5, overlap = 110.438
PHY-3002 : Step(821): len = 32608.4, overlap = 110.75
PHY-3002 : Step(822): len = 32563.8, overlap = 116.25
PHY-3002 : Step(823): len = 32880.7, overlap = 120
PHY-3002 : Step(824): len = 33030.7, overlap = 113.25
PHY-3002 : Step(825): len = 33398, overlap = 115.781
PHY-3002 : Step(826): len = 33652.5, overlap = 118.031
PHY-3002 : Step(827): len = 33030.9, overlap = 109.5
PHY-3002 : Step(828): len = 32983.6, overlap = 109.906
PHY-3002 : Step(829): len = 33099, overlap = 112.625
PHY-3002 : Step(830): len = 32593.8, overlap = 113.125
PHY-3002 : Step(831): len = 33144.9, overlap = 109.125
PHY-3002 : Step(832): len = 33043.2, overlap = 107.063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.84352e-05
PHY-3002 : Step(833): len = 34365.2, overlap = 102.563
PHY-3002 : Step(834): len = 35143.2, overlap = 102.563
PHY-3002 : Step(835): len = 34995.4, overlap = 107.063
PHY-3002 : Step(836): len = 34861.6, overlap = 107.531
PHY-3002 : Step(837): len = 35269.9, overlap = 107.719
PHY-3002 : Step(838): len = 35171.7, overlap = 107.813
PHY-3002 : Step(839): len = 35001.6, overlap = 105.563
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.68704e-05
PHY-3002 : Step(840): len = 36171.4, overlap = 105.563
PHY-3002 : Step(841): len = 37020.9, overlap = 105.563
PHY-3002 : Step(842): len = 37132.1, overlap = 101.063
PHY-3002 : Step(843): len = 37220.2, overlap = 101.063
PHY-3002 : Step(844): len = 37262, overlap = 101.156
PHY-3002 : Step(845): len = 37272.5, overlap = 101.281
PHY-3002 : Step(846): len = 36759.1, overlap = 94.75
PHY-3002 : Step(847): len = 36974.1, overlap = 94.8438
PHY-3002 : Step(848): len = 36761.5, overlap = 94.9375
PHY-3002 : Step(849): len = 36839.8, overlap = 90.5625
PHY-3002 : Step(850): len = 36860.5, overlap = 90.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000113741
PHY-3002 : Step(851): len = 37807.3, overlap = 88.4375
PHY-3002 : Step(852): len = 38174.2, overlap = 92.9375
PHY-3002 : Step(853): len = 38216.7, overlap = 92.9375
PHY-3002 : Step(854): len = 38355.9, overlap = 92.9375
PHY-3002 : Step(855): len = 38503.5, overlap = 92.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000227481
PHY-3002 : Step(856): len = 39119, overlap = 90.6875
PHY-3002 : Step(857): len = 39363, overlap = 86.1875
PHY-3002 : Step(858): len = 39805.5, overlap = 81.6875
PHY-3002 : Step(859): len = 40523.1, overlap = 86.1875
PHY-3002 : Step(860): len = 40404.3, overlap = 90.6875
PHY-3002 : Step(861): len = 40421.3, overlap = 90.6875
PHY-3002 : Step(862): len = 40376.5, overlap = 90.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000454963
PHY-3002 : Step(863): len = 40582.7, overlap = 90.6875
PHY-3002 : Step(864): len = 40927.8, overlap = 86.1875
PHY-3002 : Step(865): len = 41254.2, overlap = 86.1875
PHY-3002 : Step(866): len = 41468.5, overlap = 86.1875
PHY-3002 : Step(867): len = 41634.5, overlap = 88.4375
PHY-3002 : Step(868): len = 41664.7, overlap = 88.4375
PHY-3002 : Step(869): len = 41642.9, overlap = 88.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000909926
PHY-3002 : Step(870): len = 41767.2, overlap = 88.4375
PHY-3002 : Step(871): len = 42102.4, overlap = 88.4375
PHY-3002 : Step(872): len = 42363.9, overlap = 83.9375
PHY-3002 : Step(873): len = 42387.6, overlap = 83.9375
PHY-3002 : Step(874): len = 42417.3, overlap = 83.9375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00181985
PHY-3002 : Step(875): len = 42441, overlap = 83.9375
PHY-3002 : Step(876): len = 42589.8, overlap = 83.9375
PHY-3002 : Step(877): len = 42762.2, overlap = 79.4375
PHY-3002 : Step(878): len = 42802, overlap = 79.4375
PHY-3002 : Step(879): len = 42858.1, overlap = 79.4375
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00294452
PHY-3002 : Step(880): len = 42894.7, overlap = 79.4375
PHY-3002 : Step(881): len = 43028.3, overlap = 83.9375
PHY-3002 : Step(882): len = 43134.9, overlap = 83.9375
PHY-3002 : Step(883): len = 43195.1, overlap = 83.9375
PHY-3002 : Step(884): len = 43259.6, overlap = 83.9375
PHY-3002 : Step(885): len = 43322.7, overlap = 83.9375
PHY-3002 : Step(886): len = 43354.4, overlap = 86.1875
PHY-3002 : Step(887): len = 43409.9, overlap = 83.9375
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00476423
PHY-3002 : Step(888): len = 43427, overlap = 83.9375
PHY-3002 : Step(889): len = 43519.8, overlap = 83.9375
PHY-3002 : Step(890): len = 43567, overlap = 83.9375
PHY-3002 : Step(891): len = 43614.1, overlap = 81.6875
PHY-3002 : Step(892): len = 43674.3, overlap = 81.6875
PHY-3002 : Step(893): len = 43718.2, overlap = 81.6875
PHY-3002 : Step(894): len = 43756.3, overlap = 81.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015997s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (195.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.049819s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000400424
PHY-3002 : Step(895): len = 53036.6, overlap = 18.4063
PHY-3002 : Step(896): len = 51612.5, overlap = 13.9063
PHY-3002 : Step(897): len = 51252.2, overlap = 12.5938
PHY-3002 : Step(898): len = 51201.5, overlap = 10.0938
PHY-3002 : Step(899): len = 51259, overlap = 7.03125
PHY-3002 : Step(900): len = 51361.5, overlap = 4.71875
PHY-3002 : Step(901): len = 51443.9, overlap = 4.15625
PHY-3002 : Step(902): len = 51542.1, overlap = 3.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000800848
PHY-3002 : Step(903): len = 51519.8, overlap = 3.375
PHY-3002 : Step(904): len = 51528.9, overlap = 3.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016017
PHY-3002 : Step(905): len = 51684.9, overlap = 2.71875
PHY-3002 : Step(906): len = 51793.5, overlap = 2.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046847s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (133.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117235
PHY-3002 : Step(907): len = 52245.2, overlap = 13.6875
PHY-3002 : Step(908): len = 52947.4, overlap = 9.0625
PHY-3002 : Step(909): len = 52997.4, overlap = 8.28125
PHY-3002 : Step(910): len = 52949.7, overlap = 7.9375
PHY-3002 : Step(911): len = 52988.3, overlap = 7.03125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000234469
PHY-3002 : Step(912): len = 52928.5, overlap = 7.125
PHY-3002 : Step(913): len = 52940.7, overlap = 6.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000468938
PHY-3002 : Step(914): len = 53026.4, overlap = 6.8125
PHY-3002 : Step(915): len = 53059, overlap = 6.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.56 peak overflow 3.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 185456, over cnt = 63(0%), over = 93, worst = 4
PHY-1002 : len = 186232, over cnt = 35(0%), over = 48, worst = 3
PHY-1002 : len = 185824, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 185848, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 185864, over cnt = 6(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  0.126767s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (135.6%)

PHY-1001 : Congestion index: top1 = 39.38, top5 = 20.00, top10 = 11.88, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.237532s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (118.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.053844s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model subleqTopLevel.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 832 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 845 instances, 560 luts, 193 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 52995.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5177, tnet num: 1158, tinst num: 845, tnode num: 5843, tedge num: 8524.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.089805s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(916): len = 52995.6, overlap = 0
PHY-3002 : Step(917): len = 52995.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040338s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(918): len = 52995.6, overlap = 6.875
PHY-3002 : Step(919): len = 52995.6, overlap = 6.875
PHY-3001 : Final: Len = 52995.6, Over = 6.875
PHY-3001 : End incremental placement;  0.289619s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (113.3%)

OPT-1001 : End high-fanout net optimization;  0.670459s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (139.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 184128, over cnt = 62(0%), over = 88, worst = 3
PHY-1002 : len = 184952, over cnt = 33(0%), over = 43, worst = 3
PHY-1002 : len = 184768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 184800, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 184800, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.122158s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (140.7%)

PHY-1001 : Congestion index: top1 = 39.38, top5 = 20.00, top10 = 11.25, top15 = 5.00.
OPT-1001 : End congestion update;  0.233013s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (114.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040763s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (191.7%)

OPT-1001 : Start: WNS 27460 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.273904s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (125.5%)

OPT-1001 : End physical optimization;  0.948522s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (146.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 560 LUT to BLE ...
SYN-4008 : Packed 560 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 74 remaining SEQ's ...
SYN-4005 : Packed 56 SEQ with LUT/SLICE
SYN-4006 : 387 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "subleqTopLevel" (AL_USER_NORMAL) with 578/672 primitive instances ...
PHY-3001 : End packing;  0.068416s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.4%)

PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1062 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 155 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 39 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 418 instances, 353 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 54401, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4978, tnet num: 1060, tinst num: 418, tnode num: 5554, tedge num: 8448.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.133082s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (105.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000177025
PHY-3002 : Step(920): len = 54315.7, overlap = 12.75
PHY-3002 : Step(921): len = 54197, overlap = 13.25
PHY-3002 : Step(922): len = 54337.3, overlap = 14.25
PHY-3002 : Step(923): len = 54281.9, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00035405
PHY-3002 : Step(924): len = 54243.6, overlap = 13
PHY-3002 : Step(925): len = 54256.3, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0007081
PHY-3002 : Step(926): len = 54331.3, overlap = 13.25
PHY-3002 : Step(927): len = 54408.4, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.237887s wall, 0.265625s user + 0.125000s system = 0.390625s CPU (164.2%)

PHY-3001 : Trial Legalized: Len = 60388
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.046692s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00590149
PHY-3002 : Step(928): len = 58684.4, overlap = 2.5
PHY-3002 : Step(929): len = 57255.7, overlap = 5
PHY-3002 : Step(930): len = 56675.6, overlap = 5.75
PHY-3002 : Step(931): len = 56485.1, overlap = 6
PHY-3002 : Step(932): len = 56108.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006643s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (470.4%)

PHY-3001 : Legalized: Len = 58694, Over = 0
PHY-3001 : End spreading;  0.003135s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58694, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.133423s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (210.8%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.25, top10 = 13.75, top15 = 7.50.
PHY-1001 : End incremental global routing;  0.269488s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (150.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.057463s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.448578s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (128.9%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.125556s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (211.6%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.25, top10 = 13.75, top15 = 7.50.
OPT-1001 : End congestion update;  0.245346s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (159.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.045572s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (137.1%)

OPT-1001 : Start: WNS 27894 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.291050s wall, 0.390625s user + 0.062500s system = 0.453125s CPU (155.7%)

OPT-1001 : End physical optimization;  0.742802s wall, 1.000000s user + 0.078125s system = 1.078125s CPU (145.1%)

RUN-1003 : finish command "place" in  9.815547s wall, 12.968750s user + 5.953125s system = 18.921875s CPU (192.8%)

RUN-1004 : used memory is 692 MB, reserved memory is 724 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_place.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      193   out of  19600    0.98%
#le                       659
  #lut only               466   out of    659   70.71%
  #reg only                18   out of    659    2.73%
  #lut&reg                175   out of    659   26.56%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |659   |614    |27     |195    |60     |0      |
+------------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1062 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 155 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 39 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199816, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 199816, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 197968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.135408s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (103.9%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.88, top10 = 13.75, top15 = 7.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 109 to 4
PHY-1001 : End pin swap;  0.048306s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.0%)

PHY-1001 : End global routing;  0.480224s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (107.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.009026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (173.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.011132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (140.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 124768, over cnt = 157(0%), over = 159, worst = 2
PHY-1001 : End Routed; 2.715661s wall, 3.312500s user + 0.109375s system = 3.421875s CPU (126.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1034(0%) critical/total net(s), WNS 23.379ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  0.174576s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 124792, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End DR Iter 1; 0.172975s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (117.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 125768, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 2; 0.168397s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (111.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 126248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 126248
PHY-1001 : End DR Iter 3; 0.031920s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (293.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.744916s wall, 5.265625s user + 0.265625s system = 5.531250s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.529036s wall, 6.046875s user + 0.281250s system = 6.328125s CPU (114.5%)

RUN-1004 : used memory is 805 MB, reserved memory is 846 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_phy.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      193   out of  19600    0.98%
#le                       659
  #lut only               466   out of    659   70.71%
  #reg only                18   out of    659    2.73%
  #lut&reg                175   out of    659   26.56%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |659   |614    |27     |195    |60     |0      |
+------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       780   
    #2         2        98   
    #3         3        33   
    #4         4        24   
    #5        5-10      67   
    #6       11-50      36   
    #7       51-100     17   
  Average     3.51           

RUN-1002 : start command "export_db project_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_pr.db" in  1.372921s wall, 1.187500s user + 0.171875s system = 1.359375s CPU (99.0%)

RUN-1004 : used memory is 805 MB, reserved memory is 847 MB, peak memory is 1582 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4978, tnet num: 1060, tinst num: 418, tnode num: 5554, tedge num: 8448.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file project_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 1 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in project_phy.timing, timing summary in project_phy.tsm.
RUN-1002 : start command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1062, pip num: 11088
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 876 valid insts, and 31656 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file project.bit.
RUN-1003 : finish command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000" in  2.225021s wall, 12.875000s user + 0.046875s system = 12.921875s CPU (580.8%)

RUN-1004 : used memory is 1273 MB, reserved memory is 1305 MB, peak memory is 1582 MB
RUN-1002 : start command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1350, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit" in  1.115935s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (102.2%)

RUN-1004 : used memory is 1356 MB, reserved memory is 1393 MB, peak memory is 1582 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.944883s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (5.4%)

RUN-1004 : used memory is 1387 MB, reserved memory is 1426 MB, peak memory is 1582 MB
RUN-1003 : finish command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.737147s wall, 1.562500s user + 0.078125s system = 1.640625s CPU (18.8%)

RUN-1004 : used memory is 1344 MB, reserved memory is 1383 MB, peak memory is 1582 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-8007 ERROR: 'math_real' is not compiled in library 'ieee' in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-8007 ERROR: ignore unit pkg_scala2hdl due to previous errors in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : VHDL file '../rtl/subleqTopLevel.vhd' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1002 : start command "elaborate -top subleqtoplevel"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate subleqTopLevel(arch) in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : extracting RAM for identifier 'subleqArea_ram' in ../rtl/subleqTopLevel.vhd(1171)
HDL-1007 : elaborate UartCtrl(arch) in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : elaborate UartCtrlTx(arch) in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : elaborate UartCtrlRx(arch) in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : elaborate BufferCC(arch) in ../rtl/subleqTopLevel.vhd(548)
HDL-1200 : Current top model is subleqTopLevel
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top subleqtoplevel" in  3.715973s wall, 3.656250s user + 0.046875s system = 3.703125s CPU (99.7%)

RUN-1004 : used memory is 948 MB, reserved memory is 1016 MB, peak memory is 1582 MB
RUN-6008 WARNING: Something unexpected happened in schematic process
RUN-1002 : start command "read_adc adc.adc"
RUN-1002 : start command "set_pin_assignment  io_clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  io_resetn   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  io_uart_rxd   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  io_uart_txd   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "subleqTopLevel"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1026 : Infer Logic BRAM(ram_subleqArea_ram0)
	 port mode: single port
	 port a size: 32768 x 16	 write mode: READBEFOREWRITE
	 port b size: 32768 x 16	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 962/72 useful/useless nets, 775/70 useful/useless insts
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 284 instances.
SYN-1015 : Optimize round 1, 635 better
SYN-1014 : Optimize round 2
SYN-1032 : 793/0 useful/useless nets, 637/82 useful/useless insts
SYN-1015 : Optimize round 2, 82 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in ../rtl/subleqTopLevel.vhd(1053) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 355/6 useful/useless nets, 289/14 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 30 distributor mux.
SYN-1016 : Merged 43 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 171/7 useful/useless nets, 149/37 useful/useless insts
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.629201s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (103.6%)

RUN-1004 : used memory is 963 MB, reserved memory is 1021 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -file project_rtl.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Gate Statistics
#Basic gates              345
  #and                     55
  #nand                     0
  #or                      10
  #nor                      0
  #xor                      2
  #xnor                     1
  #buf                      0
  #not                     19
  #bufif1                   0
  #MX21                    75
  #FADD                     0
  #DFF                    183
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                  11
#MACRO_MUX                213

Report Hierarchy Area:
+--------------------------------------------------------------+
|Instance              |Module         |gates  |seq    |macros |
+--------------------------------------------------------------+
|top                   |subleqTopLevel |162    |183    |21     |
|  subleqArea_uartCtrl |UartCtrl       |94     |65     |14     |
|    rx                |UartCtrlRx     |70     |34     |7      |
+--------------------------------------------------------------+

RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_rtl.db" in  1.206925s wall, 1.125000s user + 0.125000s system = 1.250000s CPU (103.6%)

RUN-1004 : used memory is 686 MB, reserved memory is 716 MB, peak memory is 1582 MB
RUN-1002 : start command "optimize_gate -maparea project_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "ram_subleqArea_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 80 instances.
SYN-2571 : Optimize after map_dsp, round 1, 80 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 441 mux instances.
SYN-1016 : Merged 27 instances.
SYN-1032 : 1925/445 useful/useless nets, 1562/4 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1032 : 404/23 useful/useless nets, 338/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 222/32 useful/useless nets, 207/0 useful/useless insts
SYN-1032 : 2018/40 useful/useless nets, 1665/37 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 8369, tnet num: 2023, tinst num: 1663, tnode num: 12014, tedge num: 14533.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 496 (3.95), #lev = 8 (5.29)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 466 (3.83), #lev = 8 (5.45)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1055 instances into 466 LUTs, name keeping = 38%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.13), #lev = 7 (4.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.08), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6452.28 sec
SYN-3001 : Mapper mapped 125 instances into 51 LUTs, name keeping = 72%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (3.45), #lev = 4 (2.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (3.41), #lev = 4 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6452.47 sec
SYN-3001 : Mapper mapped 144 instances into 42 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file project_gate.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

LUT Statistics
#Total_luts               641
  #lut4                   511
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b              81

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      186   out of  19600    0.95%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+------------------------------------------------------------------------------+
|Instance              |Module         |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------------+
|top                   |subleqTopLevel |560    |81     |188    |60     |0      |
|  subleqArea_uartCtrl |UartCtrl       |93     |29     |65     |0      |0      |
|    rx                |UartCtrlRx     |42     |8      |34     |0      |0      |
+------------------------------------------------------------------------------+

SYN-1001 : Packing model "subleqTopLevel" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 123 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 30 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea project_gate.area" in  1.959079s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (100.5%)

RUN-1004 : used memory is 699 MB, reserved memory is 731 MB, peak memory is 1582 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_gate.db" in  1.282645s wall, 1.234375s user + 0.046875s system = 1.281250s CPU (99.9%)

RUN-1004 : used memory is 700 MB, reserved memory is 732 MB, peak memory is 1582 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "io_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net io_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 840 instances
RUN-1001 : 560 luts, 186 seqs, 9 mslices, 18 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1153 nets
RUN-1001 : 903 nets have 2 pins
RUN-1001 : 133 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 838 instances, 560 luts, 186 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5156, tnet num: 1151, tinst num: 838, tnode num: 5808, tedge num: 8496.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.076606s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264864
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 838.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(933): len = 202006, overlap = 135
PHY-3002 : Step(934): len = 178572, overlap = 135
PHY-3002 : Step(935): len = 160401, overlap = 135
PHY-3002 : Step(936): len = 148230, overlap = 135
PHY-3002 : Step(937): len = 139470, overlap = 135
PHY-3002 : Step(938): len = 131805, overlap = 135
PHY-3002 : Step(939): len = 125360, overlap = 136.375
PHY-3002 : Step(940): len = 119234, overlap = 137.813
PHY-3002 : Step(941): len = 114429, overlap = 139.344
PHY-3002 : Step(942): len = 108856, overlap = 140.844
PHY-3002 : Step(943): len = 104212, overlap = 141.219
PHY-3002 : Step(944): len = 99734.5, overlap = 141.031
PHY-3002 : Step(945): len = 95246.4, overlap = 141.219
PHY-3002 : Step(946): len = 91267.4, overlap = 140.938
PHY-3002 : Step(947): len = 86693.1, overlap = 140.75
PHY-3002 : Step(948): len = 82177.8, overlap = 140.094
PHY-3002 : Step(949): len = 79008, overlap = 140
PHY-3002 : Step(950): len = 74748.4, overlap = 139.906
PHY-3002 : Step(951): len = 69794.6, overlap = 139.813
PHY-3002 : Step(952): len = 65397.8, overlap = 138.969
PHY-3002 : Step(953): len = 63726.6, overlap = 136.563
PHY-3002 : Step(954): len = 57190, overlap = 140.656
PHY-3002 : Step(955): len = 52821.5, overlap = 142.438
PHY-3002 : Step(956): len = 51786.4, overlap = 142.438
PHY-3002 : Step(957): len = 46174.8, overlap = 141.5
PHY-3002 : Step(958): len = 44817.1, overlap = 141.5
PHY-3002 : Step(959): len = 42930.2, overlap = 141.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.443e-07
PHY-3002 : Step(960): len = 43633.8, overlap = 141.5
PHY-3002 : Step(961): len = 46176.9, overlap = 139.156
PHY-3002 : Step(962): len = 43979.8, overlap = 134.75
PHY-3002 : Step(963): len = 42915.1, overlap = 134.75
PHY-3002 : Step(964): len = 42618.6, overlap = 134.75
PHY-3002 : Step(965): len = 41598.7, overlap = 134.656
PHY-3002 : Step(966): len = 40028.7, overlap = 134.75
PHY-3002 : Step(967): len = 38488.4, overlap = 134.75
PHY-3002 : Step(968): len = 37574.3, overlap = 134.469
PHY-3002 : Step(969): len = 35014.4, overlap = 128.656
PHY-3002 : Step(970): len = 32762.9, overlap = 125.75
PHY-3002 : Step(971): len = 31036.5, overlap = 120
PHY-3002 : Step(972): len = 30349.7, overlap = 117.5
PHY-3002 : Step(973): len = 29270.3, overlap = 127.438
PHY-3002 : Step(974): len = 27945.1, overlap = 133.281
PHY-3002 : Step(975): len = 26944.6, overlap = 135.656
PHY-3002 : Step(976): len = 26203.1, overlap = 135.594
PHY-3002 : Step(977): len = 25375.2, overlap = 133.625
PHY-3002 : Step(978): len = 24238.8, overlap = 129.313
PHY-3002 : Step(979): len = 23373.4, overlap = 129.594
PHY-3002 : Step(980): len = 22507.4, overlap = 129.594
PHY-3002 : Step(981): len = 21787.2, overlap = 128.969
PHY-3002 : Step(982): len = 21326.1, overlap = 134.063
PHY-3002 : Step(983): len = 20743.9, overlap = 132.781
PHY-3002 : Step(984): len = 19867.4, overlap = 134.031
PHY-3002 : Step(985): len = 19372.2, overlap = 135.125
PHY-3002 : Step(986): len = 19134.7, overlap = 135.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.88599e-07
PHY-3002 : Step(987): len = 19291.2, overlap = 130.531
PHY-3002 : Step(988): len = 19465.7, overlap = 132.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.7772e-06
PHY-3002 : Step(989): len = 20617.2, overlap = 137.281
PHY-3002 : Step(990): len = 21450.4, overlap = 137.281
PHY-3002 : Step(991): len = 21553.4, overlap = 137.469
PHY-3002 : Step(992): len = 23281.3, overlap = 136.656
PHY-3002 : Step(993): len = 25076.4, overlap = 131.813
PHY-3002 : Step(994): len = 24256.2, overlap = 131.844
PHY-3002 : Step(995): len = 23751.7, overlap = 132.281
PHY-3002 : Step(996): len = 23811.6, overlap = 132.438
PHY-3002 : Step(997): len = 23729.7, overlap = 129.625
PHY-3002 : Step(998): len = 23437.7, overlap = 129.313
PHY-3002 : Step(999): len = 23458.2, overlap = 131.75
PHY-3002 : Step(1000): len = 23484.5, overlap = 132.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.5544e-06
PHY-3002 : Step(1001): len = 25419.6, overlap = 132.594
PHY-3002 : Step(1002): len = 27209.3, overlap = 132.5
PHY-3002 : Step(1003): len = 27571.6, overlap = 127.906
PHY-3002 : Step(1004): len = 26794.5, overlap = 131.719
PHY-3002 : Step(1005): len = 26824.2, overlap = 132.094
PHY-3002 : Step(1006): len = 27722.8, overlap = 131.594
PHY-3002 : Step(1007): len = 28327.1, overlap = 133.594
PHY-3002 : Step(1008): len = 28532.1, overlap = 133.094
PHY-3002 : Step(1009): len = 28242.3, overlap = 134
PHY-3002 : Step(1010): len = 28729.2, overlap = 129.938
PHY-3002 : Step(1011): len = 28167.4, overlap = 130.031
PHY-3002 : Step(1012): len = 28518.5, overlap = 123.844
PHY-3002 : Step(1013): len = 27966.8, overlap = 115.531
PHY-3002 : Step(1014): len = 27470.6, overlap = 115.625
PHY-3002 : Step(1015): len = 27503.6, overlap = 111.219
PHY-3002 : Step(1016): len = 27372, overlap = 115.719
PHY-3002 : Step(1017): len = 27134.7, overlap = 120.219
PHY-3002 : Step(1018): len = 27060, overlap = 120.438
PHY-3002 : Step(1019): len = 26775.8, overlap = 119.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.1088e-06
PHY-3002 : Step(1020): len = 28584.3, overlap = 119.031
PHY-3002 : Step(1021): len = 29577.7, overlap = 119.031
PHY-3002 : Step(1022): len = 29776.7, overlap = 114.438
PHY-3002 : Step(1023): len = 29258.4, overlap = 114.438
PHY-3002 : Step(1024): len = 28978.3, overlap = 114.563
PHY-3002 : Step(1025): len = 28895.5, overlap = 114.563
PHY-3002 : Step(1026): len = 29110.3, overlap = 114.563
PHY-3002 : Step(1027): len = 29313.5, overlap = 112.313
PHY-3002 : Step(1028): len = 29216.2, overlap = 112.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.42176e-05
PHY-3002 : Step(1029): len = 30894.9, overlap = 112.5
PHY-3002 : Step(1030): len = 31910.1, overlap = 121.5
PHY-3002 : Step(1031): len = 32030, overlap = 117
PHY-3002 : Step(1032): len = 32376.2, overlap = 114.75
PHY-3002 : Step(1033): len = 32600.5, overlap = 110.438
PHY-3002 : Step(1034): len = 32608.4, overlap = 110.75
PHY-3002 : Step(1035): len = 32563.8, overlap = 116.25
PHY-3002 : Step(1036): len = 32880.7, overlap = 120
PHY-3002 : Step(1037): len = 33030.7, overlap = 113.25
PHY-3002 : Step(1038): len = 33398, overlap = 115.781
PHY-3002 : Step(1039): len = 33652.5, overlap = 118.031
PHY-3002 : Step(1040): len = 33030.9, overlap = 109.5
PHY-3002 : Step(1041): len = 32983.6, overlap = 109.906
PHY-3002 : Step(1042): len = 33099, overlap = 112.625
PHY-3002 : Step(1043): len = 32593.8, overlap = 113.125
PHY-3002 : Step(1044): len = 33144.9, overlap = 109.125
PHY-3002 : Step(1045): len = 33043.2, overlap = 107.063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.84352e-05
PHY-3002 : Step(1046): len = 34365.2, overlap = 102.563
PHY-3002 : Step(1047): len = 35143.2, overlap = 102.563
PHY-3002 : Step(1048): len = 34995.4, overlap = 107.063
PHY-3002 : Step(1049): len = 34861.6, overlap = 107.531
PHY-3002 : Step(1050): len = 35269.9, overlap = 107.719
PHY-3002 : Step(1051): len = 35171.7, overlap = 107.813
PHY-3002 : Step(1052): len = 35001.6, overlap = 105.563
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.68704e-05
PHY-3002 : Step(1053): len = 36171.4, overlap = 105.563
PHY-3002 : Step(1054): len = 37020.9, overlap = 105.563
PHY-3002 : Step(1055): len = 37132.1, overlap = 101.063
PHY-3002 : Step(1056): len = 37220.2, overlap = 101.063
PHY-3002 : Step(1057): len = 37262, overlap = 101.156
PHY-3002 : Step(1058): len = 37272.5, overlap = 101.281
PHY-3002 : Step(1059): len = 36759.1, overlap = 94.75
PHY-3002 : Step(1060): len = 36974.1, overlap = 94.8438
PHY-3002 : Step(1061): len = 36761.5, overlap = 94.9375
PHY-3002 : Step(1062): len = 36839.8, overlap = 90.5625
PHY-3002 : Step(1063): len = 36860.5, overlap = 90.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000113741
PHY-3002 : Step(1064): len = 37807.3, overlap = 88.4375
PHY-3002 : Step(1065): len = 38174.2, overlap = 92.9375
PHY-3002 : Step(1066): len = 38216.7, overlap = 92.9375
PHY-3002 : Step(1067): len = 38355.9, overlap = 92.9375
PHY-3002 : Step(1068): len = 38503.5, overlap = 92.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000227481
PHY-3002 : Step(1069): len = 39119, overlap = 90.6875
PHY-3002 : Step(1070): len = 39363, overlap = 86.1875
PHY-3002 : Step(1071): len = 39805.5, overlap = 81.6875
PHY-3002 : Step(1072): len = 40523.1, overlap = 86.1875
PHY-3002 : Step(1073): len = 40404.3, overlap = 90.6875
PHY-3002 : Step(1074): len = 40421.3, overlap = 90.6875
PHY-3002 : Step(1075): len = 40376.5, overlap = 90.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000454963
PHY-3002 : Step(1076): len = 40582.7, overlap = 90.6875
PHY-3002 : Step(1077): len = 40927.8, overlap = 86.1875
PHY-3002 : Step(1078): len = 41254.2, overlap = 86.1875
PHY-3002 : Step(1079): len = 41468.5, overlap = 86.1875
PHY-3002 : Step(1080): len = 41634.5, overlap = 88.4375
PHY-3002 : Step(1081): len = 41664.7, overlap = 88.4375
PHY-3002 : Step(1082): len = 41642.9, overlap = 88.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000909926
PHY-3002 : Step(1083): len = 41767.2, overlap = 88.4375
PHY-3002 : Step(1084): len = 42102.4, overlap = 88.4375
PHY-3002 : Step(1085): len = 42363.9, overlap = 83.9375
PHY-3002 : Step(1086): len = 42387.6, overlap = 83.9375
PHY-3002 : Step(1087): len = 42417.3, overlap = 83.9375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00181985
PHY-3002 : Step(1088): len = 42441, overlap = 83.9375
PHY-3002 : Step(1089): len = 42589.8, overlap = 83.9375
PHY-3002 : Step(1090): len = 42762.2, overlap = 79.4375
PHY-3002 : Step(1091): len = 42802, overlap = 79.4375
PHY-3002 : Step(1092): len = 42858.1, overlap = 79.4375
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00294452
PHY-3002 : Step(1093): len = 42894.7, overlap = 79.4375
PHY-3002 : Step(1094): len = 43028.3, overlap = 83.9375
PHY-3002 : Step(1095): len = 43134.9, overlap = 83.9375
PHY-3002 : Step(1096): len = 43195.1, overlap = 83.9375
PHY-3002 : Step(1097): len = 43259.6, overlap = 83.9375
PHY-3002 : Step(1098): len = 43322.7, overlap = 83.9375
PHY-3002 : Step(1099): len = 43354.4, overlap = 86.1875
PHY-3002 : Step(1100): len = 43409.9, overlap = 83.9375
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00476423
PHY-3002 : Step(1101): len = 43427, overlap = 83.9375
PHY-3002 : Step(1102): len = 43519.8, overlap = 83.9375
PHY-3002 : Step(1103): len = 43567, overlap = 83.9375
PHY-3002 : Step(1104): len = 43614.1, overlap = 81.6875
PHY-3002 : Step(1105): len = 43674.3, overlap = 81.6875
PHY-3002 : Step(1106): len = 43718.2, overlap = 81.6875
PHY-3002 : Step(1107): len = 43756.3, overlap = 81.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015301s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (204.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.055419s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (169.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000400424
PHY-3002 : Step(1108): len = 53036.6, overlap = 18.4063
PHY-3002 : Step(1109): len = 51612.5, overlap = 13.9063
PHY-3002 : Step(1110): len = 51252.2, overlap = 12.5938
PHY-3002 : Step(1111): len = 51201.5, overlap = 10.0938
PHY-3002 : Step(1112): len = 51259, overlap = 7.03125
PHY-3002 : Step(1113): len = 51361.5, overlap = 4.71875
PHY-3002 : Step(1114): len = 51443.9, overlap = 4.15625
PHY-3002 : Step(1115): len = 51542.1, overlap = 3.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000800848
PHY-3002 : Step(1116): len = 51519.8, overlap = 3.375
PHY-3002 : Step(1117): len = 51528.9, overlap = 3.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016017
PHY-3002 : Step(1118): len = 51684.9, overlap = 2.71875
PHY-3002 : Step(1119): len = 51793.5, overlap = 2.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041533s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117235
PHY-3002 : Step(1120): len = 52245.2, overlap = 13.6875
PHY-3002 : Step(1121): len = 52947.4, overlap = 9.0625
PHY-3002 : Step(1122): len = 52997.4, overlap = 8.28125
PHY-3002 : Step(1123): len = 52949.7, overlap = 7.9375
PHY-3002 : Step(1124): len = 52988.3, overlap = 7.03125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000234469
PHY-3002 : Step(1125): len = 52928.5, overlap = 7.125
PHY-3002 : Step(1126): len = 52940.7, overlap = 6.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000468938
PHY-3002 : Step(1127): len = 53026.4, overlap = 6.8125
PHY-3002 : Step(1128): len = 53059, overlap = 6.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.56 peak overflow 3.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 185456, over cnt = 63(0%), over = 93, worst = 4
PHY-1002 : len = 186232, over cnt = 35(0%), over = 48, worst = 3
PHY-1002 : len = 185824, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 185848, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 185864, over cnt = 6(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  0.118529s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (237.3%)

PHY-1001 : Congestion index: top1 = 39.38, top5 = 20.00, top10 = 11.88, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.224030s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (167.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.052278s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (119.6%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model subleqTopLevel.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 832 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 845 instances, 560 luts, 193 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 52995.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5177, tnet num: 1158, tinst num: 845, tnode num: 5843, tedge num: 8524.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.091007s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (120.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1129): len = 52995.6, overlap = 0
PHY-3002 : Step(1130): len = 52995.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.041533s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1131): len = 52995.6, overlap = 6.875
PHY-3002 : Step(1132): len = 52995.6, overlap = 6.875
PHY-3001 : Final: Len = 52995.6, Over = 6.875
PHY-3001 : End incremental placement;  0.288189s wall, 0.328125s user + 0.140625s system = 0.468750s CPU (162.7%)

OPT-1001 : End high-fanout net optimization;  0.651942s wall, 0.859375s user + 0.140625s system = 1.000000s CPU (153.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 184128, over cnt = 62(0%), over = 88, worst = 3
PHY-1002 : len = 184952, over cnt = 33(0%), over = 43, worst = 3
PHY-1002 : len = 184768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 184800, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 184800, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.126235s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (111.4%)

PHY-1001 : Congestion index: top1 = 39.38, top5 = 20.00, top10 = 11.25, top15 = 5.00.
OPT-1001 : End congestion update;  0.244399s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (115.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039585s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (118.4%)

OPT-1001 : Start: WNS 27460 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.284136s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (115.5%)

OPT-1001 : End physical optimization;  0.939500s wall, 1.156250s user + 0.171875s system = 1.328125s CPU (141.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 560 LUT to BLE ...
SYN-4008 : Packed 560 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 74 remaining SEQ's ...
SYN-4005 : Packed 56 SEQ with LUT/SLICE
SYN-4006 : 387 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "subleqTopLevel" (AL_USER_NORMAL) with 578/672 primitive instances ...
PHY-3001 : End packing;  0.067408s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.7%)

PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1062 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 155 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 39 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 418 instances, 353 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 54401, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4978, tnet num: 1060, tinst num: 418, tnode num: 5554, tedge num: 8448.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.123190s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (126.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000177025
PHY-3002 : Step(1133): len = 54315.7, overlap = 12.75
PHY-3002 : Step(1134): len = 54197, overlap = 13.25
PHY-3002 : Step(1135): len = 54337.3, overlap = 14.25
PHY-3002 : Step(1136): len = 54281.9, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00035405
PHY-3002 : Step(1137): len = 54243.6, overlap = 13
PHY-3002 : Step(1138): len = 54256.3, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0007081
PHY-3002 : Step(1139): len = 54331.3, overlap = 13.25
PHY-3002 : Step(1140): len = 54408.4, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.224053s wall, 0.187500s user + 0.218750s system = 0.406250s CPU (181.3%)

PHY-3001 : Trial Legalized: Len = 60388
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.039800s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (117.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00590149
PHY-3002 : Step(1141): len = 58684.4, overlap = 2.5
PHY-3002 : Step(1142): len = 57255.7, overlap = 5
PHY-3002 : Step(1143): len = 56675.6, overlap = 5.75
PHY-3002 : Step(1144): len = 56485.1, overlap = 6
PHY-3002 : Step(1145): len = 56108.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006724s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 58694, Over = 0
PHY-3001 : End spreading;  0.003017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58694, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.118846s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.25, top10 = 13.75, top15 = 7.50.
PHY-1001 : End incremental global routing;  0.236149s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (105.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050902s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.402254s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.115907s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (121.3%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.25, top10 = 13.75, top15 = 7.50.
OPT-1001 : End congestion update;  0.226165s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (124.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038471s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.2%)

OPT-1001 : Start: WNS 27894 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.264753s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (118.0%)

OPT-1001 : End physical optimization;  0.670111s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (107.3%)

RUN-1003 : finish command "place" in  9.835626s wall, 13.125000s user + 5.812500s system = 18.937500s CPU (192.5%)

RUN-1004 : used memory is 713 MB, reserved memory is 745 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_place.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      193   out of  19600    0.98%
#le                       659
  #lut only               466   out of    659   70.71%
  #reg only                18   out of    659    2.73%
  #lut&reg                175   out of    659   26.56%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |659   |614    |27     |195    |60     |0      |
+------------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1062 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 155 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 39 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199816, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 199816, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 197968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118742s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.3%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.88, top10 = 13.75, top15 = 7.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 109 to 4
PHY-1001 : End pin swap;  0.047537s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.6%)

PHY-1001 : End global routing;  0.439528s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (103.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007695s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.009595s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 124768, over cnt = 157(0%), over = 159, worst = 2
PHY-1001 : End Routed; 2.475040s wall, 2.812500s user + 0.093750s system = 2.906250s CPU (117.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1034(0%) critical/total net(s), WNS 23.379ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  0.170435s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (110.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 124792, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End DR Iter 1; 0.165154s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (132.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 125768, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 2; 0.159136s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (147.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 126248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 126248
PHY-1001 : End DR Iter 3; 0.030198s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (155.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.409153s wall, 4.843750s user + 0.203125s system = 5.046875s CPU (114.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.152455s wall, 5.578125s user + 0.218750s system = 5.796875s CPU (112.5%)

RUN-1004 : used memory is 820 MB, reserved memory is 870 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_phy.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      193   out of  19600    0.98%
#le                       659
  #lut only               466   out of    659   70.71%
  #reg only                18   out of    659    2.73%
  #lut&reg                175   out of    659   26.56%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |659   |614    |27     |195    |60     |0      |
+------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       780   
    #2         2        98   
    #3         3        33   
    #4         4        24   
    #5        5-10      67   
    #6       11-50      36   
    #7       51-100     17   
  Average     3.51           

RUN-1002 : start command "export_db project_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_pr.db" in  1.353236s wall, 1.265625s user + 0.109375s system = 1.375000s CPU (101.6%)

RUN-1004 : used memory is 820 MB, reserved memory is 871 MB, peak memory is 1582 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4978, tnet num: 1060, tinst num: 418, tnode num: 5554, tedge num: 8448.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file project_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 1 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in project_phy.timing, timing summary in project_phy.tsm.
RUN-1002 : start command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1062, pip num: 11088
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 876 valid insts, and 31656 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file project.bit.
RUN-1003 : finish command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000" in  2.246164s wall, 12.781250s user + 0.031250s system = 12.812500s CPU (570.4%)

RUN-1004 : used memory is 1290 MB, reserved memory is 1331 MB, peak memory is 1582 MB
RUN-1002 : start command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1350, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit" in  1.093681s wall, 1.062500s user + 0.031250s system = 1.093750s CPU (100.0%)

RUN-1004 : used memory is 1382 MB, reserved memory is 1426 MB, peak memory is 1582 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.934157s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (7.4%)

RUN-1004 : used memory is 1399 MB, reserved memory is 1444 MB, peak memory is 1582 MB
RUN-1003 : finish command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.704155s wall, 1.625000s user + 0.093750s system = 1.718750s CPU (19.7%)

RUN-1004 : used memory is 1357 MB, reserved memory is 1402 MB, peak memory is 1582 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-8007 ERROR: 'math_real' is not compiled in library 'ieee' in ../rtl/subleqTopLevel.vhd(175)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-8007 ERROR: ignore unit pkg_scala2hdl due to previous errors in ../rtl/subleqTopLevel.vhd(228)
HDL-1007 : VHDL file '../rtl/subleqTopLevel.vhd' ignored due to errors
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze VHDL file ../rtl/subleqTopLevel.vhd
HDL-1007 : analyze package pkg_enum in ../rtl/subleqTopLevel.vhd(8)
HDL-1007 : analyze package body pkg_enum in ../rtl/subleqTopLevel.vhd(37)
HDL-1007 : analyze package pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(177)
HDL-1007 : analyze package body pkg_scala2hdl in ../rtl/subleqTopLevel.vhd(230)
HDL-1007 : analyze entity buffercc in ../rtl/subleqTopLevel.vhd(548)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(557)
HDL-1007 : analyze entity uartctrltx in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(606)
HDL-1007 : analyze entity uartctrlrx in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(777)
HDL-1007 : analyze entity uartctrl in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1022)
HDL-1007 : analyze entity subleqtoplevel in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : analyze architecture arch in ../rtl/subleqTopLevel.vhd(1127)
RUN-1002 : start command "elaborate -top subleqtoplevel"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate subleqTopLevel(arch) in ../rtl/subleqTopLevel.vhd(1118)
HDL-1007 : extracting RAM for identifier 'subleqArea_ram' in ../rtl/subleqTopLevel.vhd(1171)
HDL-1007 : elaborate UartCtrl(arch) in ../rtl/subleqTopLevel.vhd(1000)
HDL-1007 : elaborate UartCtrlTx(arch) in ../rtl/subleqTopLevel.vhd(589)
HDL-1007 : elaborate UartCtrlRx(arch) in ../rtl/subleqTopLevel.vhd(759)
HDL-1007 : elaborate BufferCC(arch) in ../rtl/subleqTopLevel.vhd(548)
HDL-1200 : Current top model is subleqTopLevel
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top subleqtoplevel" in  3.686420s wall, 3.578125s user + 0.156250s system = 3.734375s CPU (101.3%)

RUN-1004 : used memory is 951 MB, reserved memory is 1060 MB, peak memory is 1582 MB
RUN-6008 WARNING: Something unexpected happened in schematic process
RUN-1002 : start command "read_adc adc.adc"
RUN-1002 : start command "set_pin_assignment  io_clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  io_resetn   LOCATION = K16; "
RUN-1002 : start command "set_pin_assignment  io_uart_rxd   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  io_uart_txd   LOCATION = F16; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "subleqTopLevel"
SYN-1012 : SanityCheck: Model "UartCtrl"
SYN-1012 : SanityCheck: Model "UartCtrlRx"
SYN-1012 : SanityCheck: Model "BufferCC"
SYN-1012 : SanityCheck: Model "UartCtrlTx"
SYN-1026 : Infer Logic BRAM(ram_subleqArea_ram0)
	 port mode: single port
	 port a size: 32768 x 16	 write mode: READBEFOREWRITE
	 port b size: 32768 x 16	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 4 instances.
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1011 : Flatten model BufferCC
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model UartCtrlTx
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 962/72 useful/useless nets, 775/70 useful/useless insts
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 284 instances.
SYN-1015 : Optimize round 1, 635 better
SYN-1014 : Optimize round 2
SYN-1032 : 793/0 useful/useless nets, 637/82 useful/useless insts
SYN-1015 : Optimize round 2, 82 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-5011 WARNING: Undriven pin: model "UartCtrl" / inst "rx" in ../rtl/subleqTopLevel.vhd(1053) / pin "io_read_ready"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1019 : Optimized 3 mux instances.
SYN-1020 : Optimized 12 distributor mux.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 355/6 useful/useless nets, 289/14 useful/useless insts
SYN-1015 : Optimize round 2, 16 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1020 : Optimized 30 distributor mux.
SYN-1016 : Merged 43 instances.
SYN-1015 : Optimize round 1, 118 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 171/7 useful/useless nets, 149/37 useful/useless insts
SYN-1015 : Optimize round 2, 43 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.653142s wall, 1.609375s user + 0.031250s system = 1.640625s CPU (99.2%)

RUN-1004 : used memory is 965 MB, reserved memory is 1066 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -file project_rtl.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Gate Statistics
#Basic gates              345
  #and                     55
  #nand                     0
  #or                      10
  #nor                      0
  #xor                      2
  #xnor                     1
  #buf                      0
  #not                     19
  #bufif1                   0
  #MX21                    75
  #FADD                     0
  #DFF                    183
  #LATCH                    0
#MACRO_ADD                  9
#MACRO_EQ                  11
#MACRO_MUX                213

Report Hierarchy Area:
+--------------------------------------------------------------+
|Instance              |Module         |gates  |seq    |macros |
+--------------------------------------------------------------+
|top                   |subleqTopLevel |162    |183    |21     |
|  subleqArea_uartCtrl |UartCtrl       |94     |65     |14     |
|    rx                |UartCtrlRx     |70     |34     |7      |
+--------------------------------------------------------------+

RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_rtl.db" in  1.207019s wall, 1.125000s user + 0.125000s system = 1.250000s CPU (103.6%)

RUN-1004 : used memory is 705 MB, reserved memory is 799 MB, peak memory is 1582 MB
RUN-1002 : start command "optimize_gate -maparea project_gate.area"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "ram_subleqArea_ram0"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 80 instances.
SYN-2571 : Optimize after map_dsp, round 1, 80 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 1 ROM instances
SYN-1019 : Optimized 441 mux instances.
SYN-1016 : Merged 27 instances.
SYN-1032 : 1925/445 useful/useless nets, 1562/4 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1032 : 404/23 useful/useless nets, 338/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 16 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1019 : Optimized 22 mux instances.
SYN-1016 : Merged 16 instances.
SYN-1032 : 222/32 useful/useless nets, 207/0 useful/useless insts
SYN-1032 : 2018/40 useful/useless nets, 1665/37 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 8369, tnet num: 2023, tinst num: 1663, tnode num: 12014, tedge num: 14533.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2023 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 496 (3.95), #lev = 8 (5.29)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 466 (3.83), #lev = 8 (5.45)
SYN-3001 : Logic optimization runtime opt =   0.12 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1055 instances into 466 LUTs, name keeping = 38%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 52 (3.13), #lev = 7 (4.16)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.08), #lev = 7 (4.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6605.31 sec
SYN-3001 : Mapper mapped 125 instances into 51 LUTs, name keeping = 72%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (3.45), #lev = 4 (2.70)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 41 (3.41), #lev = 4 (2.58)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 6605.50 sec
SYN-3001 : Mapper mapped 144 instances into 42 LUTs, name keeping = 80%.
RUN-1002 : start command "report_area -file project_gate.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

LUT Statistics
#Total_luts               641
  #lut4                   511
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b              81

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      186   out of  19600    0.95%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+------------------------------------------------------------------------------+
|Instance              |Module         |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------------+
|top                   |subleqTopLevel |560    |81     |188    |60     |0      |
|  subleqArea_uartCtrl |UartCtrl       |93     |29     |65     |0      |0      |
|    rx                |UartCtrlRx     |42     |8      |34     |0      |0      |
+------------------------------------------------------------------------------+

SYN-1001 : Packing model "subleqTopLevel" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 123 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 18 adder to BLE ...
SYN-4008 : Packed 18 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrl" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 30 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "UartCtrlRx" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea project_gate.area" in  1.939276s wall, 1.921875s user + 0.078125s system = 2.000000s CPU (103.1%)

RUN-1004 : used memory is 719 MB, reserved memory is 813 MB, peak memory is 1582 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model subleqTopLevel
SYN-1011 : Flatten model UartCtrl
SYN-1011 : Flatten model UartCtrlRx
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc sdc.sdc"
RUN-1002 : start command "get_ports io_clk"
RUN-1002 : start command "create_clock -name clk -period 42 -waveform 0 21 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 42000, rise: 0, fall: 21000.
RUN-1104 : Import SDC file sdc.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db project_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_gate.db" in  1.278463s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.2%)

RUN-1004 : used memory is 719 MB, reserved memory is 814 MB, peak memory is 1582 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 12 thread(s).
SYN-4024 : Net "io_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net io_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 840 instances
RUN-1001 : 560 luts, 186 seqs, 9 mslices, 18 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1153 nets
RUN-1001 : 903 nets have 2 pins
RUN-1001 : 133 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 838 instances, 560 luts, 186 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5156, tnet num: 1151, tinst num: 838, tnode num: 5808, tedge num: 8496.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072788s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (128.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264864
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 838.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1146): len = 202006, overlap = 135
PHY-3002 : Step(1147): len = 178572, overlap = 135
PHY-3002 : Step(1148): len = 160401, overlap = 135
PHY-3002 : Step(1149): len = 148230, overlap = 135
PHY-3002 : Step(1150): len = 139470, overlap = 135
PHY-3002 : Step(1151): len = 131805, overlap = 135
PHY-3002 : Step(1152): len = 125360, overlap = 136.375
PHY-3002 : Step(1153): len = 119234, overlap = 137.813
PHY-3002 : Step(1154): len = 114429, overlap = 139.344
PHY-3002 : Step(1155): len = 108856, overlap = 140.844
PHY-3002 : Step(1156): len = 104212, overlap = 141.219
PHY-3002 : Step(1157): len = 99734.5, overlap = 141.031
PHY-3002 : Step(1158): len = 95246.4, overlap = 141.219
PHY-3002 : Step(1159): len = 91267.4, overlap = 140.938
PHY-3002 : Step(1160): len = 86693.1, overlap = 140.75
PHY-3002 : Step(1161): len = 82177.8, overlap = 140.094
PHY-3002 : Step(1162): len = 79008, overlap = 140
PHY-3002 : Step(1163): len = 74748.4, overlap = 139.906
PHY-3002 : Step(1164): len = 69794.6, overlap = 139.813
PHY-3002 : Step(1165): len = 65397.8, overlap = 138.969
PHY-3002 : Step(1166): len = 63726.6, overlap = 136.563
PHY-3002 : Step(1167): len = 57190, overlap = 140.656
PHY-3002 : Step(1168): len = 52821.5, overlap = 142.438
PHY-3002 : Step(1169): len = 51786.4, overlap = 142.438
PHY-3002 : Step(1170): len = 46174.8, overlap = 141.5
PHY-3002 : Step(1171): len = 44817.1, overlap = 141.5
PHY-3002 : Step(1172): len = 42930.2, overlap = 141.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.443e-07
PHY-3002 : Step(1173): len = 43633.8, overlap = 141.5
PHY-3002 : Step(1174): len = 46176.9, overlap = 139.156
PHY-3002 : Step(1175): len = 43979.8, overlap = 134.75
PHY-3002 : Step(1176): len = 42915.1, overlap = 134.75
PHY-3002 : Step(1177): len = 42618.6, overlap = 134.75
PHY-3002 : Step(1178): len = 41598.7, overlap = 134.656
PHY-3002 : Step(1179): len = 40028.7, overlap = 134.75
PHY-3002 : Step(1180): len = 38488.4, overlap = 134.75
PHY-3002 : Step(1181): len = 37574.3, overlap = 134.469
PHY-3002 : Step(1182): len = 35014.4, overlap = 128.656
PHY-3002 : Step(1183): len = 32762.9, overlap = 125.75
PHY-3002 : Step(1184): len = 31036.5, overlap = 120
PHY-3002 : Step(1185): len = 30349.7, overlap = 117.5
PHY-3002 : Step(1186): len = 29270.3, overlap = 127.438
PHY-3002 : Step(1187): len = 27945.1, overlap = 133.281
PHY-3002 : Step(1188): len = 26944.6, overlap = 135.656
PHY-3002 : Step(1189): len = 26203.1, overlap = 135.594
PHY-3002 : Step(1190): len = 25375.2, overlap = 133.625
PHY-3002 : Step(1191): len = 24238.8, overlap = 129.313
PHY-3002 : Step(1192): len = 23373.4, overlap = 129.594
PHY-3002 : Step(1193): len = 22507.4, overlap = 129.594
PHY-3002 : Step(1194): len = 21787.2, overlap = 128.969
PHY-3002 : Step(1195): len = 21326.1, overlap = 134.063
PHY-3002 : Step(1196): len = 20743.9, overlap = 132.781
PHY-3002 : Step(1197): len = 19867.4, overlap = 134.031
PHY-3002 : Step(1198): len = 19372.2, overlap = 135.125
PHY-3002 : Step(1199): len = 19134.7, overlap = 135.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.88599e-07
PHY-3002 : Step(1200): len = 19291.2, overlap = 130.531
PHY-3002 : Step(1201): len = 19465.7, overlap = 132.594
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.7772e-06
PHY-3002 : Step(1202): len = 20617.2, overlap = 137.281
PHY-3002 : Step(1203): len = 21450.4, overlap = 137.281
PHY-3002 : Step(1204): len = 21553.4, overlap = 137.469
PHY-3002 : Step(1205): len = 23281.3, overlap = 136.656
PHY-3002 : Step(1206): len = 25076.4, overlap = 131.813
PHY-3002 : Step(1207): len = 24256.2, overlap = 131.844
PHY-3002 : Step(1208): len = 23751.7, overlap = 132.281
PHY-3002 : Step(1209): len = 23811.6, overlap = 132.438
PHY-3002 : Step(1210): len = 23729.7, overlap = 129.625
PHY-3002 : Step(1211): len = 23437.7, overlap = 129.313
PHY-3002 : Step(1212): len = 23458.2, overlap = 131.75
PHY-3002 : Step(1213): len = 23484.5, overlap = 132.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.5544e-06
PHY-3002 : Step(1214): len = 25419.6, overlap = 132.594
PHY-3002 : Step(1215): len = 27209.3, overlap = 132.5
PHY-3002 : Step(1216): len = 27571.6, overlap = 127.906
PHY-3002 : Step(1217): len = 26794.5, overlap = 131.719
PHY-3002 : Step(1218): len = 26824.2, overlap = 132.094
PHY-3002 : Step(1219): len = 27722.8, overlap = 131.594
PHY-3002 : Step(1220): len = 28327.1, overlap = 133.594
PHY-3002 : Step(1221): len = 28532.1, overlap = 133.094
PHY-3002 : Step(1222): len = 28242.3, overlap = 134
PHY-3002 : Step(1223): len = 28729.2, overlap = 129.938
PHY-3002 : Step(1224): len = 28167.4, overlap = 130.031
PHY-3002 : Step(1225): len = 28518.5, overlap = 123.844
PHY-3002 : Step(1226): len = 27966.8, overlap = 115.531
PHY-3002 : Step(1227): len = 27470.6, overlap = 115.625
PHY-3002 : Step(1228): len = 27503.6, overlap = 111.219
PHY-3002 : Step(1229): len = 27372, overlap = 115.719
PHY-3002 : Step(1230): len = 27134.7, overlap = 120.219
PHY-3002 : Step(1231): len = 27060, overlap = 120.438
PHY-3002 : Step(1232): len = 26775.8, overlap = 119.031
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.1088e-06
PHY-3002 : Step(1233): len = 28584.3, overlap = 119.031
PHY-3002 : Step(1234): len = 29577.7, overlap = 119.031
PHY-3002 : Step(1235): len = 29776.7, overlap = 114.438
PHY-3002 : Step(1236): len = 29258.4, overlap = 114.438
PHY-3002 : Step(1237): len = 28978.3, overlap = 114.563
PHY-3002 : Step(1238): len = 28895.5, overlap = 114.563
PHY-3002 : Step(1239): len = 29110.3, overlap = 114.563
PHY-3002 : Step(1240): len = 29313.5, overlap = 112.313
PHY-3002 : Step(1241): len = 29216.2, overlap = 112.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.42176e-05
PHY-3002 : Step(1242): len = 30894.9, overlap = 112.5
PHY-3002 : Step(1243): len = 31910.1, overlap = 121.5
PHY-3002 : Step(1244): len = 32030, overlap = 117
PHY-3002 : Step(1245): len = 32376.2, overlap = 114.75
PHY-3002 : Step(1246): len = 32600.5, overlap = 110.438
PHY-3002 : Step(1247): len = 32608.4, overlap = 110.75
PHY-3002 : Step(1248): len = 32563.8, overlap = 116.25
PHY-3002 : Step(1249): len = 32880.7, overlap = 120
PHY-3002 : Step(1250): len = 33030.7, overlap = 113.25
PHY-3002 : Step(1251): len = 33398, overlap = 115.781
PHY-3002 : Step(1252): len = 33652.5, overlap = 118.031
PHY-3002 : Step(1253): len = 33030.9, overlap = 109.5
PHY-3002 : Step(1254): len = 32983.6, overlap = 109.906
PHY-3002 : Step(1255): len = 33099, overlap = 112.625
PHY-3002 : Step(1256): len = 32593.8, overlap = 113.125
PHY-3002 : Step(1257): len = 33144.9, overlap = 109.125
PHY-3002 : Step(1258): len = 33043.2, overlap = 107.063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.84352e-05
PHY-3002 : Step(1259): len = 34365.2, overlap = 102.563
PHY-3002 : Step(1260): len = 35143.2, overlap = 102.563
PHY-3002 : Step(1261): len = 34995.4, overlap = 107.063
PHY-3002 : Step(1262): len = 34861.6, overlap = 107.531
PHY-3002 : Step(1263): len = 35269.9, overlap = 107.719
PHY-3002 : Step(1264): len = 35171.7, overlap = 107.813
PHY-3002 : Step(1265): len = 35001.6, overlap = 105.563
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.68704e-05
PHY-3002 : Step(1266): len = 36171.4, overlap = 105.563
PHY-3002 : Step(1267): len = 37020.9, overlap = 105.563
PHY-3002 : Step(1268): len = 37132.1, overlap = 101.063
PHY-3002 : Step(1269): len = 37220.2, overlap = 101.063
PHY-3002 : Step(1270): len = 37262, overlap = 101.156
PHY-3002 : Step(1271): len = 37272.5, overlap = 101.281
PHY-3002 : Step(1272): len = 36759.1, overlap = 94.75
PHY-3002 : Step(1273): len = 36974.1, overlap = 94.8438
PHY-3002 : Step(1274): len = 36761.5, overlap = 94.9375
PHY-3002 : Step(1275): len = 36839.8, overlap = 90.5625
PHY-3002 : Step(1276): len = 36860.5, overlap = 90.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000113741
PHY-3002 : Step(1277): len = 37807.3, overlap = 88.4375
PHY-3002 : Step(1278): len = 38174.2, overlap = 92.9375
PHY-3002 : Step(1279): len = 38216.7, overlap = 92.9375
PHY-3002 : Step(1280): len = 38355.9, overlap = 92.9375
PHY-3002 : Step(1281): len = 38503.5, overlap = 92.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000227481
PHY-3002 : Step(1282): len = 39119, overlap = 90.6875
PHY-3002 : Step(1283): len = 39363, overlap = 86.1875
PHY-3002 : Step(1284): len = 39805.5, overlap = 81.6875
PHY-3002 : Step(1285): len = 40523.1, overlap = 86.1875
PHY-3002 : Step(1286): len = 40404.3, overlap = 90.6875
PHY-3002 : Step(1287): len = 40421.3, overlap = 90.6875
PHY-3002 : Step(1288): len = 40376.5, overlap = 90.6875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000454963
PHY-3002 : Step(1289): len = 40582.7, overlap = 90.6875
PHY-3002 : Step(1290): len = 40927.8, overlap = 86.1875
PHY-3002 : Step(1291): len = 41254.2, overlap = 86.1875
PHY-3002 : Step(1292): len = 41468.5, overlap = 86.1875
PHY-3002 : Step(1293): len = 41634.5, overlap = 88.4375
PHY-3002 : Step(1294): len = 41664.7, overlap = 88.4375
PHY-3002 : Step(1295): len = 41642.9, overlap = 88.4375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000909926
PHY-3002 : Step(1296): len = 41767.2, overlap = 88.4375
PHY-3002 : Step(1297): len = 42102.4, overlap = 88.4375
PHY-3002 : Step(1298): len = 42363.9, overlap = 83.9375
PHY-3002 : Step(1299): len = 42387.6, overlap = 83.9375
PHY-3002 : Step(1300): len = 42417.3, overlap = 83.9375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00181985
PHY-3002 : Step(1301): len = 42441, overlap = 83.9375
PHY-3002 : Step(1302): len = 42589.8, overlap = 83.9375
PHY-3002 : Step(1303): len = 42762.2, overlap = 79.4375
PHY-3002 : Step(1304): len = 42802, overlap = 79.4375
PHY-3002 : Step(1305): len = 42858.1, overlap = 79.4375
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00294452
PHY-3002 : Step(1306): len = 42894.7, overlap = 79.4375
PHY-3002 : Step(1307): len = 43028.3, overlap = 83.9375
PHY-3002 : Step(1308): len = 43134.9, overlap = 83.9375
PHY-3002 : Step(1309): len = 43195.1, overlap = 83.9375
PHY-3002 : Step(1310): len = 43259.6, overlap = 83.9375
PHY-3002 : Step(1311): len = 43322.7, overlap = 83.9375
PHY-3002 : Step(1312): len = 43354.4, overlap = 86.1875
PHY-3002 : Step(1313): len = 43409.9, overlap = 83.9375
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00476423
PHY-3002 : Step(1314): len = 43427, overlap = 83.9375
PHY-3002 : Step(1315): len = 43519.8, overlap = 83.9375
PHY-3002 : Step(1316): len = 43567, overlap = 83.9375
PHY-3002 : Step(1317): len = 43614.1, overlap = 81.6875
PHY-3002 : Step(1318): len = 43674.3, overlap = 81.6875
PHY-3002 : Step(1319): len = 43718.2, overlap = 81.6875
PHY-3002 : Step(1320): len = 43756.3, overlap = 81.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015289s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (102.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.044437s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000400424
PHY-3002 : Step(1321): len = 53036.6, overlap = 18.4063
PHY-3002 : Step(1322): len = 51612.5, overlap = 13.9063
PHY-3002 : Step(1323): len = 51252.2, overlap = 12.5938
PHY-3002 : Step(1324): len = 51201.5, overlap = 10.0938
PHY-3002 : Step(1325): len = 51259, overlap = 7.03125
PHY-3002 : Step(1326): len = 51361.5, overlap = 4.71875
PHY-3002 : Step(1327): len = 51443.9, overlap = 4.15625
PHY-3002 : Step(1328): len = 51542.1, overlap = 3.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000800848
PHY-3002 : Step(1329): len = 51519.8, overlap = 3.375
PHY-3002 : Step(1330): len = 51528.9, overlap = 3.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016017
PHY-3002 : Step(1331): len = 51684.9, overlap = 2.71875
PHY-3002 : Step(1332): len = 51793.5, overlap = 2.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043463s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117235
PHY-3002 : Step(1333): len = 52245.2, overlap = 13.6875
PHY-3002 : Step(1334): len = 52947.4, overlap = 9.0625
PHY-3002 : Step(1335): len = 52997.4, overlap = 8.28125
PHY-3002 : Step(1336): len = 52949.7, overlap = 7.9375
PHY-3002 : Step(1337): len = 52988.3, overlap = 7.03125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000234469
PHY-3002 : Step(1338): len = 52928.5, overlap = 7.125
PHY-3002 : Step(1339): len = 52940.7, overlap = 6.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000468938
PHY-3002 : Step(1340): len = 53026.4, overlap = 6.8125
PHY-3002 : Step(1341): len = 53059, overlap = 6.875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 31.56 peak overflow 3.28
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 185456, over cnt = 63(0%), over = 93, worst = 4
PHY-1002 : len = 186232, over cnt = 35(0%), over = 48, worst = 3
PHY-1002 : len = 185824, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 185848, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 185864, over cnt = 6(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  0.125175s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (162.3%)

PHY-1001 : Congestion index: top1 = 39.38, top5 = 20.00, top10 = 11.88, top15 = 5.00.
PHY-1001 : End incremental global routing;  0.233617s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (133.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1151 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.052528s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (119.0%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model subleqTopLevel.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 4 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 832 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 845 instances, 560 luts, 193 seqs, 27 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 52995.6
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 5177, tnet num: 1158, tinst num: 845, tnode num: 5843, tedge num: 8524.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099162s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (126.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1342): len = 52995.6, overlap = 0
PHY-3002 : Step(1343): len = 52995.6, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043570s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1344): len = 52995.6, overlap = 6.875
PHY-3002 : Step(1345): len = 52995.6, overlap = 6.875
PHY-3001 : Final: Len = 52995.6, Over = 6.875
PHY-3001 : End incremental placement;  0.304654s wall, 0.312500s user + 0.171875s system = 0.484375s CPU (159.0%)

OPT-1001 : End high-fanout net optimization;  0.670962s wall, 0.734375s user + 0.234375s system = 0.968750s CPU (144.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 184128, over cnt = 62(0%), over = 88, worst = 3
PHY-1002 : len = 184952, over cnt = 33(0%), over = 43, worst = 3
PHY-1002 : len = 184768, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 184800, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 184800, over cnt = 5(0%), over = 6, worst = 2
PHY-1001 : End global iterations;  0.124329s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (226.2%)

PHY-1001 : Congestion index: top1 = 39.38, top5 = 20.00, top10 = 11.25, top15 = 5.00.
OPT-1001 : End congestion update;  0.239107s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (163.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1158 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.041438s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (150.8%)

OPT-1001 : Start: WNS 27460 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.280687s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (161.4%)

OPT-1001 : End physical optimization;  0.955175s wall, 1.171875s user + 0.250000s system = 1.421875s CPU (148.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 560 LUT to BLE ...
SYN-4008 : Packed 560 LUT and 119 SEQ to BLE.
SYN-4003 : Packing 74 remaining SEQ's ...
SYN-4005 : Packed 56 SEQ with LUT/SLICE
SYN-4006 : 387 single LUT's are left
SYN-4006 : 18 single SEQ's are left
SYN-4011 : Packing model "subleqTopLevel" (AL_USER_NORMAL) with 578/672 primitive instances ...
PHY-3001 : End packing;  0.064462s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.0%)

PHY-1001 : Populate physical database on model subleqTopLevel.
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1062 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 155 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 39 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 418 instances, 353 slices, 5 macros(27 instances: 9 mslices 18 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 54401, Over = 13.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4978, tnet num: 1060, tinst num: 418, tnode num: 5554, tedge num: 8448.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.127726s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000177025
PHY-3002 : Step(1346): len = 54315.7, overlap = 12.75
PHY-3002 : Step(1347): len = 54197, overlap = 13.25
PHY-3002 : Step(1348): len = 54337.3, overlap = 14.25
PHY-3002 : Step(1349): len = 54281.9, overlap = 14
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00035405
PHY-3002 : Step(1350): len = 54243.6, overlap = 13
PHY-3002 : Step(1351): len = 54256.3, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0007081
PHY-3002 : Step(1352): len = 54331.3, overlap = 13.25
PHY-3002 : Step(1353): len = 54408.4, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.233562s wall, 0.265625s user + 0.171875s system = 0.437500s CPU (187.3%)

PHY-3001 : Trial Legalized: Len = 60388
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.042063s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (185.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00590149
PHY-3002 : Step(1354): len = 58684.4, overlap = 2.5
PHY-3002 : Step(1355): len = 57255.7, overlap = 5
PHY-3002 : Step(1356): len = 56675.6, overlap = 5.75
PHY-3002 : Step(1357): len = 56485.1, overlap = 6
PHY-3002 : Step(1358): len = 56108.1, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 58694, Over = 0
PHY-3001 : End spreading;  0.002960s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 58694, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.123271s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (126.8%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.25, top10 = 13.75, top15 = 7.50.
PHY-1001 : End incremental global routing;  0.246890s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (107.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.056233s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (194.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.407919s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (118.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199808, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 199800, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.120408s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.8%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.25, top10 = 13.75, top15 = 7.50.
OPT-1001 : End congestion update;  0.238173s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042143s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (148.3%)

OPT-1001 : Start: WNS 27894 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.280436s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (105.9%)

OPT-1001 : End physical optimization;  0.691896s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (137.8%)

RUN-1003 : finish command "place" in  9.486607s wall, 13.109375s user + 5.640625s system = 18.750000s CPU (197.6%)

RUN-1004 : used memory is 731 MB, reserved memory is 823 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_place.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      193   out of  19600    0.98%
#le                       659
  #lut only               466   out of    659   70.71%
  #reg only                18   out of    659    2.73%
  #lut&reg                175   out of    659   26.56%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |659   |614    |27     |195    |60     |0      |
+------------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Program Files/Anlogic/TD5.0.25878/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 420 instances
RUN-1001 : 176 mslices, 177 lslices, 4 pads, 60 brams, 0 dsps
RUN-1001 : There are total 1062 nets
RUN-1001 : 784 nets have 2 pins
RUN-1001 : 155 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 39 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 199624, over cnt = 24(0%), over = 30, worst = 2
PHY-1002 : len = 199824, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 199816, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 199816, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 197968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131734s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (118.6%)

PHY-1001 : Congestion index: top1 = 36.25, top5 = 21.88, top10 = 13.75, top15 = 7.50.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 109 to 4
PHY-1001 : End pin swap;  0.048212s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.2%)

PHY-1001 : End global routing;  0.480262s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (107.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.007855s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (198.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 17560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.009645s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 124768, over cnt = 157(0%), over = 159, worst = 2
PHY-1001 : End Routed; 2.483521s wall, 3.140625s user + 0.140625s system = 3.281250s CPU (132.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1034(0%) critical/total net(s), WNS 23.379ns, TNS 0.000ns, False end point 0.
PHY-1001 : End update timing;  0.166405s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 124792, over cnt = 79(0%), over = 79, worst = 1
PHY-1001 : End DR Iter 1; 0.163239s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (134.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 125768, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 2; 0.161310s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (125.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 126248, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 126248
PHY-1001 : End DR Iter 3; 0.030752s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (152.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  4.444915s wall, 5.171875s user + 0.187500s system = 5.359375s CPU (120.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.231659s wall, 5.968750s user + 0.203125s system = 6.171875s CPU (118.0%)

RUN-1004 : used memory is 821 MB, reserved memory is 920 MB, peak memory is 1582 MB
RUN-1002 : start command "report_area -io_info -file project_phy.area"
RUN-1001 : standard
***Report Model: subleqTopLevel***

IO Statistics
#IO                         4
  #input                    3
  #output                   1
  #inout                    0

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                      193   out of  19600    0.98%
#le                       659
  #lut only               466   out of    659   70.71%
  #reg only                18   out of    659    2.73%
  #lut&reg                175   out of    659   26.56%
#dsp                        0   out of     29    0.00%
#bram                      60   out of     64   93.75%
  #bram9k                  60
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        4   out of    188    2.13%
  #ireg                     1
  #oreg                     1
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       1   out of     16    6.25%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    io_clk         INPUT        K14        LVCMOS25          N/A          PULLUP      NONE    
   io_resetn       INPUT        K16        LVCMOS25          N/A          PULLUP      NONE    
  io_uart_rxd      INPUT        E16        LVCMOS25          N/A          PULLUP      IREG    
  io_uart_txd     OUTPUT        F16        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+------------------------------------------------------------------------+
|Instance |Module         |le    |lut    |ripple |seq    |bram   |dsp    |
+------------------------------------------------------------------------+
|top      |subleqTopLevel |659   |614    |27     |195    |60     |0      |
+------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       780   
    #2         2        98   
    #3         3        33   
    #4         4        24   
    #5        5-10      67   
    #6       11-50      36   
    #7       51-100     17   
  Average     3.51           

RUN-1002 : start command "export_db project_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db project_pr.db" in  1.351085s wall, 1.218750s user + 0.125000s system = 1.343750s CPU (99.5%)

RUN-1004 : used memory is 821 MB, reserved memory is 920 MB, peak memory is 1582 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model subleqTopLevel.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 4978, tnet num: 1060, tinst num: 418, tnode num: 5554, tedge num: 8448.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file project_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net io_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 1060 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 1 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in project_phy.timing, timing summary in project_phy.tsm.
RUN-1002 : start command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 420
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 1062, pip num: 11088
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 876 valid insts, and 31656 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file project.bit.
RUN-1003 : finish command "bitgen -bit project.bit -version 0X00 -g ucode:110110100000000000000000" in  2.345397s wall, 13.250000s user + 0.093750s system = 13.343750s CPU (568.9%)

RUN-1004 : used memory is 1288 MB, reserved memory is 1379 MB, peak memory is 1582 MB
RUN-1002 : start command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1350, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit project.bit" in  1.127779s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (80.4%)

RUN-1004 : used memory is 1368 MB, reserved memory is 1463 MB, peak memory is 1582 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.969618s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (7.6%)

RUN-1004 : used memory is 1383 MB, reserved memory is 1477 MB, peak memory is 1582 MB
RUN-1003 : finish command "download -bit project.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.779213s wall, 1.453125s user + 0.125000s system = 1.578125s CPU (18.0%)

RUN-1004 : used memory is 1341 MB, reserved memory is 1435 MB, peak memory is 1582 MB
GUI-1001 : Download success!
