AArch64 LB+isb+ctrl
{
uint64_t x;
0:X3 = x;
1:X3 = x;
uint64_t y;
0:X2 = y;
1:X2 = y;
}
 P0           | P1           ;
 LDR X0, [X3] | LDR X0, [X2] ;
 ISB          | CMP X0, X0   ;
 MOV X1, #1   | BNE LC00     ;
 STR X1, [X2] | LC00:        ;
              | MOV X1, #1   ;
              | STR X1, [X3] ;

exists
(0:X0=1 /\ 1:X0=1)
