#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Mar 25 18:06:30 2025

#Implementation: U712_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U712\U712_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U712\U712_REG_SM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_TOP.v" (library work)
@I::"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CHIP_RAM.v" (library work)
@I::"D:\AmigaPCI\U712\U712_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U712\U712_BYTE_ENABLE.v changed - recompiling
Selecting top level module U712_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_REG_SM.v":35:7:35:17|Synthesizing module U712_REG_SM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BUFFERS.v":35:7:35:18|Synthesizing module U712_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":33:7:33:21|Synthesizing module U712_CYCLE_TERM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_CHIP_RAM.v":34:7:34:19|Synthesizing module U712_CHIP_RAM in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U712_BYTE_ENABLE in library work.

@N: CG364 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Synthesizing module U712_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":96:2:96:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":96:2:96:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":96:2:96:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":96:2:96:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":96:2:96:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U712\U712_TOP.v":96:2:96:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"D:\AmigaPCI\U712\U712_CYCLE_TERM.v":53:0:53:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL159 :"D:\AmigaPCI\U712\U712_BUFFERS.v":37:10:37:12|Input RnW is unused.
@N: CL201 :"D:\AmigaPCI\U712\U712_REG_SM.v":75:0:75:5|Trying to extract state machine for register STATE_COUNTER.
Extracted state machine for register STATE_COUNTER
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 25 18:06:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 25 18:06:30 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 25 18:06:30 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U712\U712_TOP.v":35:7:35:14|Selected library: work cell: U712_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 25 18:06:31 2025

###########################################################]
Pre-mapping Report

# Tue Mar 25 18:06:31 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U712\U712_TOP.sdc
@L: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U712_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                Requested     Requested     Clock                       Clock                Clock
Clock                                Frequency     Period        Type                        Group                Load 
-----------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       279.330       declared                    default_clkgroup     20   
C3                                   3.6 MHz       279.330       declared                    default_clkgroup     12   
CLK40_IN                             40.0 MHz      25.000        declared                    default_clkgroup     0    
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     31   
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     51   
=======================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNTER[7:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 25 18:06:32 2025

###########################################################]
Map & Optimize Report

# Tue Mar 25 18:06:32 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            C1
            C3


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine STATE_COUNTER[7:0] (in view: work.U712_REG_SM(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\amigapci\u712\u712_chip_ram.v":96:0:96:5|Found counter in view:work.U712_CHIP_RAM(verilog) instance REFRESH_COUNTER[7:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U712_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.85ns		 215 /       104



@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[10] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[9] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[8] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[7] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[6] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[5] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[4] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[3] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[2] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[1] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.CMA[0] (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\amigapci\u712\u712_chip_ram.v":208:0:208:5|Boundary register U712_CHIP_RAM.BANK0 (in view: work.U712_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net CLK40_PLL.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:20:37:21|SB_GB inserted on the net C1_c.
@N: FX1017 :"d:\amigapci\u712\u712_top.v":37:24:37:25|SB_GB inserted on the net C3_c.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.
@N: FX1017 :|SB_GB inserted on the net DBRn_c_i_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 76 clock pin(s) of sequential element(s)
0 instances converted, 76 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0003       C1_ibuf             SB_IO                  18         U712_CHIP_RAM.REFRESH_COUNTER[7]    
@K:CKID0004       C3_ibuf             SB_IO                  10         U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]
============================================================================================================
================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll                 SB_PLL40_2F_CORE       51         DBR_SYNC[0]            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll                 SB_PLL40_2F_CORE       25         U712_REG_SM.REGENn     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 145MB)

Writing Analyst data base D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\synwork\U712_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U712\U712_icecube\U712_icecube_Implmnt\U712_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock C1 with period 279.33ns 
@N: MT615 |Found clock C3 with period 279.33ns 
@N: MT615 |Found clock U712_TOP|CLK40_PLL_derived_clock with period 25.00ns 
@N: MT615 |Found clock U712_TOP|CLK80_PLL_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar 25 18:06:33 2025
#


Top view:               U712_TOP
Requested Frequency:    3.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U712\U712_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.575

                                     Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                       Frequency     Frequency     Period        Period        Slack       Type                        Group           
-----------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   3.6 MHz       0.8 MHz       279.330       1264.292      -4.690      declared                    default_clkgroup
C3                                   3.6 MHz       0.8 MHz       279.330       1239.257      -4.571      declared                    default_clkgroup
CLK40_IN                             40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U712_TOP|CLK40_PLL_derived_clock     40.0 MHz      1.5 MHz       25.000        658.568       -5.575      derived (from CLK40_IN)     default_clkgroup
U712_TOP|CLK80_PLL_derived_clock     80.0 MHz      3.0 MHz       12.500        329.284       -2.450      derived (from CLK40_IN)     default_clkgroup
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT116 |Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W: MT116 |Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W: MT118 |Paths from clock (U712_TOP|CLK40_PLL_derived_clock:f) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 0.22 ns is too small.  



Clock Relationships
*******************

Clocks                                                              |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                          Ending                            |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                C1                                |  279.330     274.543  |  279.330     275.200  |  No paths    -      |  No paths    -     
C1                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.690   |  No paths    -        |  No paths    -      |  3.415       -4.355
C3                                U712_TOP|CLK80_PLL_derived_clock  |  1.330       -4.571   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK80_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  12.500      -2.450   |  No paths    -        |  No paths    -      |  No paths    -     
U712_TOP|CLK40_PLL_derived_clock  U712_TOP|CLK80_PLL_derived_clock  |  No paths    -        |  No paths    -        |  No paths    -      |  0.220       -5.575
U712_TOP|CLK40_PLL_derived_clock  U712_TOP|CLK40_PLL_derived_clock  |  No paths    -        |  25.000      17.160   |  No paths    -      |  No paths    -     
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: C1
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                    Arrival           
Instance                                  Reference     Type           Pin     Net                    Time        Slack 
                                          Clock                                                                         
------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]          C1            SB_DFFR        Q       REFRESH_COUNTER[1]     0.540       -4.690
U712_CHIP_RAM.REFRESH_COUNTER[2]          C1            SB_DFFR        Q       REFRESH_COUNTER[2]     0.540       -4.641
U712_CHIP_RAM.REFRESH_COUNTER[3]          C1            SB_DFFR        Q       REFRESH_COUNTER[3]     0.540       -4.620
U712_CHIP_RAM.REFRESH_COUNTER[4]          C1            SB_DFFR        Q       REFRESH_COUNTER[4]     0.540       -4.557
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[1]     0.540       -4.355
U712_CHIP_RAM.REFRESH_COUNTER[5]          C1            SB_DFFR        Q       REFRESH_COUNTER[5]     0.540       -2.821
U712_CHIP_RAM.REFRESH_COUNTER[6]          C1            SB_DFFR        Q       REFRESH_COUNTER[6]     0.540       -2.800
U712_CHIP_RAM.REFRESH_COUNTER[7]          C1            SB_DFFR        Q       REFRESH_COUNTER[7]     0.540       -2.737
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[5]     0.540       -2.535
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[0]     C1            SB_DFFNESR     Q       DMA_COL_ADDRESS[0]     0.540       -2.486
========================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                             Required           
Instance                     Reference     Type          Pin     Net              Time         Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH        C1            SB_DFFSR      D       REFRESH5_0_i     1.225        -4.690
U712_CHIP_RAM.CMA_esr[1]     C1            SB_DFFESR     D       CMA_5[1]         3.309        -4.355
U712_CHIP_RAM.CMA_esr[5]     C1            SB_DFFESR     D       CMA_5[5]         3.309        -2.535
U712_CHIP_RAM.CMA_esr[0]     C1            SB_DFFESR     D       CMA_5[0]         3.309        -2.486
U712_CHIP_RAM.CMA_esr[2]     C1            SB_DFFESR     D       CMA_5[2]         3.309        -2.486
U712_CHIP_RAM.CMA_esr[3]     C1            SB_DFFESR     D       CMA_5[3]         3.309        -2.486
U712_CHIP_RAM.CMA_esr[4]     C1            SB_DFFESR     D       CMA_5[4]         3.309        -2.486
U712_CHIP_RAM.CMA_esr[6]     C1            SB_DFFESR     D       CMA_5[6]         3.309        -2.486
U712_CHIP_RAM.CMA_esr[7]     C1            SB_DFFESR     D       CMA_5[7]         3.309        -2.486
U712_CHIP_RAM.BANK0_esr      C1            SB_DFFESR     D       BANK0_9          3.309        -0.736
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.915
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.690

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[1]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[1]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I0       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.449     2.588       -         
REFRESH5lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.959       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.408       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.915       -         
===================================================================================================
Total path delay (propagation time + setup) of 6.020 is 1.543(25.6%) logic and 4.477(74.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.641

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[2]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[2]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I1       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.400     2.539       -         
REFRESH5lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.910       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.359       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.620

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[3]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[3]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I2       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.379     2.518       -         
REFRESH5lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.889       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.338       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.557

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.REFRESH_COUNTER[4] / Q
    Ending point:                            U712_CHIP_RAM.REFRESH / D
    The start point is clocked by            C1 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
U712_CHIP_RAM.REFRESH_COUNTER[4]     SB_DFFR      Q        Out     0.540     0.540       -         
REFRESH_COUNTER[4]                   Net          -        -       1.599     -           3         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      I3       In      -         2.139       -         
U712_CHIP_RAM.REFRESH_RNO_0          SB_LUT4      O        Out     0.316     2.455       -         
REFRESH5lt7                          Net          -        -       1.371     -           1         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      I0       In      -         3.826       -         
U712_CHIP_RAM.REFRESH_RNO            SB_LUT4      O        Out     0.449     4.274       -         
REFRESH5_0_i                         Net          -        -       1.507     -           1         
U712_CHIP_RAM.REFRESH                SB_DFFSR     D        In      -         5.781       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.415
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.309

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.355

    Number of logic level(s):                3
    Starting point:                          U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C1 [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                      Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]     SB_DFFNESR     Q        Out     0.540     0.540       -         
DMA_COL_ADDRESS[1]                        Net            -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO_3[1]            SB_LUT4        I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_3[1]            SB_LUT4        O        Out     0.379     2.518       -         
N_136                                     Net            -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO_0[1]            SB_LUT4        I0       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO_0[1]            SB_LUT4        O        Out     0.449     4.338       -         
CMA_esr_RNO_0[1]                          Net            -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]              SB_LUT4        I0       In      -         5.708       -         
U712_CHIP_RAM.CMA_esr_RNO[1]              SB_LUT4        O        Out     0.449     6.157       -         
CMA_5[1]                                  Net            -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                  SB_DFFESR      D        In      -         7.664       -         
==========================================================================================================
Total path delay (propagation time + setup) of 7.769 is 1.922(24.7%) logic and 5.848(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: C3
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                   Arrival           
Instance                                 Reference     Type          Pin     Net                    Time        Slack 
                                         Clock                                                                        
----------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[5]     0.540       -4.571
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[1]     0.540       -4.508
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[0]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[2]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[3]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[4]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[6]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[7]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[8]     0.540       -2.737
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]     C3            SB_DFFESR     Q       DMA_ROW_ADDRESS[9]     0.540       -2.737
======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                         Required           
Instance                     Reference     Type          Pin     Net          Time         Slack 
                             Clock                                                               
-------------------------------------------------------------------------------------------------
U712_CHIP_RAM.CMA_esr[5]     C3            SB_DFFESR     D       CMA_5[5]     1.225        -4.571
U712_CHIP_RAM.CMA_esr[1]     C3            SB_DFFESR     D       CMA_5[1]     1.225        -4.508
U712_CHIP_RAM.CMA_esr[0]     C3            SB_DFFESR     D       CMA_5[0]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[2]     C3            SB_DFFESR     D       CMA_5[2]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[3]     C3            SB_DFFESR     D       CMA_5[3]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[4]     C3            SB_DFFESR     D       CMA_5[4]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[6]     C3            SB_DFFESR     D       CMA_5[6]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[7]     C3            SB_DFFESR     D       CMA_5[7]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[8]     C3            SB_DFFESR     D       CMA_5[8]     1.225        -2.737
U712_CHIP_RAM.CMA_esr[9]     C3            SB_DFFESR     D       CMA_5[9]     1.225        -2.737
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.571

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_1[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I1       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.400     4.288       -         
CMA_5[5]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.774
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.550

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[5] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[5]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       I2       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[5]           SB_LUT4       O        Out     0.379     2.518       -         
CMA_esr_RNO_2[5]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       I2       In      -         3.889       -         
U712_CHIP_RAM.CMA_esr_RNO[5]             SB_LUT4       O        Out     0.379     4.267       -         
CMA_5[5]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[5]                 SB_DFFESR     D        In      -         5.774       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.880 is 1.403(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.732
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.508

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_1[1]           SB_LUT4       O        Out     0.316     2.455       -         
CMA_esr_RNO_1[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I1       In      -         3.826       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.400     4.225       -         
CMA_5[1]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.732       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.838 is 1.361(23.3%) logic and 4.477(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.486

    Number of logic level(s):                2
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[1] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[1]                       Net           -        -       1.599     -           2         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO_2[1]           SB_LUT4       O        Out     0.316     2.455       -         
CMA_esr_RNO_2[1]                         Net           -        -       1.371     -           1         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       I2       In      -         3.826       -         
U712_CHIP_RAM.CMA_esr_RNO[1]             SB_LUT4       O        Out     0.379     4.204       -         
CMA_5[1]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[1]                 SB_DFFESR     D        In      -         5.711       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.339(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.330
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.225

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.737

    Number of logic level(s):                1
    Starting point:                          U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0] / Q
    Ending point:                            U712_CHIP_RAM.CMA_esr[0] / D
    The start point is clocked by            C3 [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
DMA_ROW_ADDRESS[0]                       Net           -        -       1.599     -           1         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       I3       In      -         2.139       -         
U712_CHIP_RAM.CMA_esr_RNO[0]             SB_LUT4       O        Out     0.316     2.455       -         
CMA_5[0]                                 Net           -        -       1.507     -           1         
U712_CHIP_RAM.CMA_esr[0]                 SB_DFFESR     D        In      -         3.962       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK40_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                                        Arrival           
Instance                         Reference                            Type          Pin     Net                  Time        Slack 
                                 Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK             U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     Q       REG_TACK             0.540       -5.575
U712_REG_SM.C3_SYNC[1]           U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     Q       C3_SYNC[1]           0.540       17.160
U712_REG_SM.REG_CYCLE_START      U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     Q       REG_CYCLE_START      0.540       17.209
U712_REG_SM.STATE_COUNTER[0]     U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSS     Q       STATE_COUNTER[0]     0.540       17.230
U712_REG_SM.C1_SYNC[1]           U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     Q       C1_SYNC[1]           0.540       17.259
U712_REG_SM.STATE_COUNTER[7]     U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     Q       STATE_COUNTER[7]     0.540       17.294
U712_REG_SM.STATE_COUNTER[2]     U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     Q       STATE_COUNTER[2]     0.540       17.308
U712_REG_SM.DBR_SYNC[1]          U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     Q       DBR_SYNC[1]          0.540       17.350
U712_REG_SM.REG_WRITE_CYCLE      U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSS     Q       REG_WRITE_CYCLE      0.540       18.980
U712_REG_SM.LDSn                 U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSS     Q       LDSn_c               0.540       19.050
===================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                       Required           
Instance                          Reference                            Type          Pin     Net                 Time         Slack 
                                  Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------------
U712_CYCLE_TERM.TACK_EN_i_ess     U712_TOP|CLK40_PLL_derived_clock     SB_DFFESS     E       N_227_i_0_en_0      0.220        -5.575
U712_CYCLE_TERM.TACK_STATE[0]     U712_TOP|CLK40_PLL_derived_clock     SB_DFFSS      D       TACK_STATEs         0.115        -3.980
U712_CYCLE_TERM.TACK_EN_i_ess     U712_TOP|CLK40_PLL_derived_clock     SB_DFFESS     D       N_227_i_0_i         0.115        -3.931
U712_REG_SM.UDSn                  U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSS     D       UDSn                24.895       17.160
U712_REG_SM.LDSn                  U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSS     D       LDSn                24.895       17.209
U712_REG_SM.REG_CPU_CYCLE         U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     D       REG_CPU_CYCLE_0     24.895       17.280
U712_REG_SM.REG_TACK              U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     D       REG_TACK_0          24.895       18.980
U712_REG_SM.STATE_COUNTER[0]      U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSS     D       STATE_COUNTERs      24.895       18.980
U712_REG_SM.STATE_COUNTER[2]      U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSR     D       N_299_i             24.895       18.980
U712_REG_SM.ASn                   U712_TOP|CLK40_PLL_derived_clock     SB_DFFNSS     D       ASn                 24.895       19.029
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.220
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.220

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.575

    Number of logic level(s):                2
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ess / E
    The start point is clocked by            U712_TOP|CLK40_PLL_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                    Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                    SB_DFFNSR     Q        Out     0.540     0.540       -         
REG_TACK                                Net           -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1     SB_LUT4       I2       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ess_RNO_1     SB_LUT4       O        Out     0.379     2.518       -         
N_227_i_0_en                            Net           -        -       1.371     -           1         
U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0     SB_LUT4       I1       In      -         3.889       -         
U712_CYCLE_TERM.TACK_EN_i_ess_RNO_0     SB_LUT4       O        Out     0.400     4.288       -         
N_227_i_0_en_0                          Net           -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ess           SB_DFFESS     E        In      -         5.795       -         
=======================================================================================================
Total path delay (propagation time + setup) of 5.795 is 1.318(22.7%) logic and 4.477(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.220
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.115

    - Propagation time:                      4.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.917

    Number of logic level(s):                1
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_STATE[0] / D
    The start point is clocked by            U712_TOP|CLK40_PLL_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
REG_TACK                              Net           -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_STATE_RNO[0]     SB_LUT4       I0       In      -         2.139       -         
U712_CYCLE_TERM.TACK_STATE_RNO[0]     SB_LUT4       O        Out     0.386     2.525       -         
TACK_STATEs                           Net           -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_STATE[0]         SB_DFFSS      D        In      -         4.032       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.137 is 1.031(24.9%) logic and 3.106(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.220
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.115

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.910

    Number of logic level(s):                1
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_STATE[1] / D
    The start point is clocked by            U712_TOP|CLK40_PLL_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
REG_TACK                              Net           -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_STATE_RNO[1]     SB_LUT4       I2       In      -         2.139       -         
U712_CYCLE_TERM.TACK_STATE_RNO[1]     SB_LUT4       O        Out     0.379     2.518       -         
TACK_STATEc_i                         Net           -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_STATE[1]         SB_DFFSR      D        In      -         4.025       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.220
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.115

    - Propagation time:                      4.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.910

    Number of logic level(s):                1
    Starting point:                          U712_REG_SM.REG_TACK / Q
    Ending point:                            U712_CYCLE_TERM.TACK_EN_i_ess / D
    The start point is clocked by            U712_TOP|CLK40_PLL_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U712_REG_SM.REG_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
REG_TACK                              Net           -        -       1.599     -           5         
U712_CYCLE_TERM.TACK_EN_i_ess_RNO     SB_LUT4       I1       In      -         2.139       -         
U712_CYCLE_TERM.TACK_EN_i_ess_RNO     SB_LUT4       O        Out     0.379     2.518       -         
N_227_i_0_i                           Net           -        -       1.507     -           1         
U712_CYCLE_TERM.TACK_EN_i_ess         SB_DFFESS     D        In      -         4.025       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.130 is 1.024(24.8%) logic and 3.106(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.895

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.160

    Number of logic level(s):                3
    Starting point:                          U712_REG_SM.C3_SYNC[1] / Q
    Ending point:                            U712_REG_SM.UDSn / D
    The start point is clocked by            U712_TOP|CLK40_PLL_derived_clock [falling] on pin C
    The end   point is clocked by            U712_TOP|CLK40_PLL_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                      Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_REG_SM.C3_SYNC[1]                    SB_DFFNSR     Q        Out     0.540     0.540       -         
C3_SYNC[1]                                Net           -        -       1.599     -           6         
U712_REG_SM.REG_CYCLE_START_RNIGHT91      SB_LUT4       I0       In      -         2.139       -         
U712_REG_SM.REG_CYCLE_START_RNIGHT91      SB_LUT4       O        Out     0.449     2.588       -         
N_224                                     Net           -        -       1.371     -           2         
U712_REG_SM.STATE_COUNTER_RNI5ITS1[2]     SB_LUT4       I0       In      -         3.959       -         
U712_REG_SM.STATE_COUNTER_RNI5ITS1[2]     SB_LUT4       O        Out     0.449     4.408       -         
N_153                                     Net           -        -       1.371     -           2         
U712_REG_SM.UDSn_RNO                      SB_LUT4       I0       In      -         5.779       -         
U712_REG_SM.UDSn_RNO                      SB_LUT4       O        Out     0.449     6.227       -         
UDSn                                      Net           -        -       1.507     -           1         
U712_REG_SM.UDSn                          SB_DFFNSS     D        In      -         7.734       -         
=========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U712_TOP|CLK80_PLL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                       Arrival           
Instance                           Reference                            Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                            
------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[0]     0.540       -2.450
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[1]     0.540       -2.401
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[2]     0.540       -2.380
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[3]     0.540       -2.317
U712_CHIP_RAM.SDRAM_COUNTER[5]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[5]     0.540       -0.631
U712_CHIP_RAM.SDRAM_COUNTER[6]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[6]     0.540       -0.610
U712_CHIP_RAM.SDRAM_COUNTER[7]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[7]     0.540       -0.547
U712_CHIP_RAM.SDRAM_COUNTER[4]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      Q       SDRAM_COUNTER[4]     0.540       -0.518
U712_CHIP_RAM.SDRAM_CONFIGURED     U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       SDRAM_CONFIGURED     0.540       1.140 
U712_CHIP_RAM.DMA_CYCLE            U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     Q       DMA_CYCLE            0.540       1.203 
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                          Required           
Instance                           Reference                            Type         Pin     Net                     Time         Slack 
                                   Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_CMD[3]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_2             12.395       -2.450
U712_CHIP_RAM.SDRAM_CMD[2]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_1             12.395       -0.680
U712_CHIP_RAM.SDRAM_CMD[1]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD_0             12.395       -0.631
U712_CHIP_RAM.DBENn                U712_TOP|CLK80_PLL_derived_clock     SB_DFFSS     D       DBENn                   12.395       -0.568
U712_CHIP_RAM.DMA_CYCLE            U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     D       DMA_CYCLE_0             12.395       -0.568
U712_CHIP_RAM.LATCH_RAM            U712_TOP|CLK80_PLL_derived_clock     SB_DFFSR     D       LATCH_RAM_0             12.395       -0.518
U712_CHIP_RAM.SDRAM_CMD[0]         U712_TOP|CLK80_PLL_derived_clock     SB_DFF       D       SDRAM_CMD               12.395       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[1]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[1]     12.395       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[2]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[2]     12.395       1.140 
U712_CHIP_RAM.SDRAM_COUNTER[3]     U712_TOP|CLK80_PLL_derived_clock     SB_DFFE      D       SDRAM_COUNTER_lm[3]     12.395       1.203 
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.450

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                            Net         -        -       1.599     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_1_63_i_a2_0_a2_0_2         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     O        Out     0.449     4.408       -         
N_345                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     O        Out     0.400     6.178       -         
N_192                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     O        Out     0.449     7.998       -         
N_215                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     O        Out     0.449     9.818       -         
N_350                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I1       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.400     11.589      -         
N_376                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I1       In      -         12.960      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.379     13.338      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.845      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.951 is 3.618(24.2%) logic and 11.332(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.796
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.401

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[1] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[1]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[1]                            Net         -        -       1.599     -           14        
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     I1       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     O        Out     0.400     2.539       -         
SDRAM_CMD_cnst_0_1_63_i_a2_0_a2_0_2         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     I0       In      -         3.910       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     O        Out     0.449     4.359       -         
N_345                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     I1       In      -         5.729       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     O        Out     0.400     6.129       -         
N_192                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     I0       In      -         7.500       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     O        Out     0.449     7.949       -         
N_215                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     I0       In      -         9.320       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     O        Out     0.449     9.769       -         
N_350                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I1       In      -         11.140      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.400     11.540      -         
N_376                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I1       In      -         12.911      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.379     13.289      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.796      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.901 is 3.569(24.0%) logic and 11.332(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.775
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.380

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[2] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[2]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[2]                            Net         -        -       1.599     -           13        
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     I2       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     O        Out     0.379     2.518       -         
SDRAM_CMD_cnst_0_1_63_i_a2_0_a2_0_2         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     I0       In      -         3.889       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     O        Out     0.449     4.338       -         
N_345                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     I1       In      -         5.708       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     O        Out     0.400     6.108       -         
N_192                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     I0       In      -         7.479       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     O        Out     0.449     7.928       -         
N_215                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     I0       In      -         9.299       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     O        Out     0.449     9.748       -         
N_350                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I1       In      -         11.119      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.400     11.519      -         
N_376                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I1       In      -         12.890      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.379     13.268      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.775      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.880 is 3.548(23.8%) logic and 11.332(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      14.712
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.317

    Number of logic level(s):                7
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[3] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[3] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[3]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[3]                            Net         -        -       1.599     -           9         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     I3       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     O        Out     0.316     2.455       -         
SDRAM_CMD_cnst_0_1_63_i_a2_0_a2_0_2         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     I0       In      -         3.826       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     O        Out     0.449     4.274       -         
N_345                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     I1       In      -         5.645       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     O        Out     0.400     6.045       -         
N_192                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     I0       In      -         7.416       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     O        Out     0.449     7.865       -         
N_215                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     I0       In      -         9.236       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     O        Out     0.449     9.685       -         
N_350                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     I1       In      -         11.056      -         
U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]            SB_LUT4     O        Out     0.400     11.455      -         
N_376                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     I1       In      -         12.826      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[3]              SB_LUT4     O        Out     0.379     13.205      -         
SDRAM_CMD_2                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[3]                  SB_DFF      D        In      -         14.712      -         
=========================================================================================================
Total path delay (propagation time + setup) of 14.817 is 3.485(23.5%) logic and 11.332(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.680

    Number of logic level(s):                6
    Starting point:                          U712_CHIP_RAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U712_CHIP_RAM.SDRAM_CMD[2] / D
    The start point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C
    The end   point is clocked by            U712_TOP|CLK80_PLL_derived_clock [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                        Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U712_CHIP_RAM.SDRAM_COUNTER[0]              SB_DFFE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                            Net         -        -       1.599     -           7         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     I0       In      -         2.139       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNIQTMR1[0]     SB_LUT4     O        Out     0.449     2.588       -         
SDRAM_CMD_cnst_0_1_63_i_a2_0_a2_0_2         Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     I0       In      -         3.959       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI3IG83[7]     SB_LUT4     O        Out     0.449     4.408       -         
N_345                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     I1       In      -         5.779       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNI6B326[2]     SB_LUT4     O        Out     0.400     6.178       -         
N_192                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     I0       In      -         7.549       -         
U712_CHIP_RAM.SDRAM_CONFIGURED_RNI5T4O8     SB_LUT4     O        Out     0.449     7.998       -         
N_215                                       Net         -        -       1.371     -           1         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     I0       In      -         9.369       -         
U712_CHIP_RAM.SDRAM_COUNTER_RNILSBFD[4]     SB_LUT4     O        Out     0.449     9.818       -         
N_350                                       Net         -        -       1.371     -           2         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     I1       In      -         11.189      -         
U712_CHIP_RAM.SDRAM_CMD_RNO[2]              SB_LUT4     O        Out     0.379     11.568      -         
SDRAM_CMD_1                                 Net         -        -       1.507     -           1         
U712_CHIP_RAM.SDRAM_CMD[2]                  SB_DFF      D        In      -         13.075      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

---------------------------------------
Resource Usage Report for U712_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        14 uses
SB_DFF          5 uses
SB_DFFE         8 uses
SB_DFFESR       23 uses
SB_DFFESS       1 use
SB_DFFNESR      9 uses
SB_DFFNSR       20 uses
SB_DFFNSS       6 uses
SB_DFFR         8 uses
SB_DFFSR        13 uses
SB_DFFSS        11 uses
SB_GB           5 uses
SB_PLL40_2F_CORE  1 use
VCC             5 uses
SB_LUT4         210 uses

I/O ports: 89
I/O primitives: 89
SB_IO          89 uses

I/O Register bits:                  0
Register bits not including I/Os:   104 (2%)
Total load per clock:
   CLK40_IN: 1
   C1: 1
   C3: 1
   U712_TOP|CLK80_PLL_derived_clock: 51
   U712_TOP|CLK40_PLL_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 210 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 210 = 210 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 146MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 25 18:06:33 2025

###########################################################]
