{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 20:15:22 2018 " "Info: Processing started: Fri Dec 07 20:15:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[12\] HEX0\[1\] 13.915 ns Longest " "Info: Longest tpd from source pin \"SW\[12\]\" to destination pin \"HEX0\[1\]\" is 13.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[12\] 1 PIN PIN_J21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_J21; Fanout = 4; PIN Node = 'SW\[12\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part5/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.045 ns) + CELL(0.420 ns) 7.307 ns mux_3bit_5to1:M0\|M\[0\]~11 2 COMB LCCOMB_X2_Y30_N20 2 " "Info: 2: + IC(6.045 ns) + CELL(0.420 ns) = 7.307 ns; Loc. = LCCOMB_X2_Y30_N20; Fanout = 2; COMB Node = 'mux_3bit_5to1:M0\|M\[0\]~11'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.465 ns" { SW[12] mux_3bit_5to1:M0|M[0]~11 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part5/part5.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 7.847 ns mux_3bit_5to1:M0\|M\[0\]~19 3 COMB LCCOMB_X2_Y30_N14 1 " "Info: 3: + IC(0.265 ns) + CELL(0.275 ns) = 7.847 ns; Loc. = LCCOMB_X2_Y30_N14; Fanout = 1; COMB Node = 'mux_3bit_5to1:M0\|M\[0\]~19'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { mux_3bit_5to1:M0|M[0]~11 mux_3bit_5to1:M0|M[0]~19 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part5/part5.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.438 ns) 9.048 ns mux_3bit_5to1:M0\|M\[0\]~20 4 COMB LCCOMB_X2_Y29_N6 3 " "Info: 4: + IC(0.763 ns) + CELL(0.438 ns) = 9.048 ns; Loc. = LCCOMB_X2_Y29_N6; Fanout = 3; COMB Node = 'mux_3bit_5to1:M0\|M\[0\]~20'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.201 ns" { mux_3bit_5to1:M0|M[0]~19 mux_3bit_5to1:M0|M[0]~20 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part5/part5.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 9.754 ns char_7seg:H0\|Display\[2\]~17 5 COMB LCCOMB_X2_Y29_N16 2 " "Info: 5: + IC(0.268 ns) + CELL(0.438 ns) = 9.754 ns; Loc. = LCCOMB_X2_Y29_N16; Fanout = 2; COMB Node = 'char_7seg:H0\|Display\[2\]~17'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { mux_3bit_5to1:M0|M[0]~20 char_7seg:H0|Display[2]~17 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part5/part5.vhd" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(2.768 ns) 13.915 ns HEX0\[1\] 6 PIN PIN_H10 0 " "Info: 6: + IC(1.393 ns) + CELL(2.768 ns) = 13.915 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'HEX0\[1\]'" {  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { char_7seg:H0|Display[2]~17 HEX0[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/Programming/VHDL/ED2_labs1/Part5/part5.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.181 ns ( 37.23 % ) " "Info: Total cell delay = 5.181 ns ( 37.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.734 ns ( 62.77 % ) " "Info: Total interconnect delay = 8.734 ns ( 62.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfiles/quartusii9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.915 ns" { SW[12] mux_3bit_5to1:M0|M[0]~11 mux_3bit_5to1:M0|M[0]~19 mux_3bit_5to1:M0|M[0]~20 char_7seg:H0|Display[2]~17 HEX0[1] } "NODE_NAME" } } { "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programfiles/quartusii9.0/quartus/bin/Technology_Viewer.qrui" "13.915 ns" { SW[12] {} SW[12]~combout {} mux_3bit_5to1:M0|M[0]~11 {} mux_3bit_5to1:M0|M[0]~19 {} mux_3bit_5to1:M0|M[0]~20 {} char_7seg:H0|Display[2]~17 {} HEX0[1] {} } { 0.000ns 0.000ns 6.045ns 0.265ns 0.763ns 0.268ns 1.393ns } { 0.000ns 0.842ns 0.420ns 0.275ns 0.438ns 0.438ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 20:15:23 2018 " "Info: Processing ended: Fri Dec 07 20:15:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
