// Seed: 2392054376
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output uwire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_7;
  assign id_6 = "" < 1;
  wire id_8;
  assign id_4 = id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd76
) (
    output tri0 id_0
    , id_7,
    input uwire id_1,
    output wor _id_2,
    output tri1 id_3,
    input supply1 id_4,
    input uwire id_5
);
  logic [-1  |  id_2 : 1] id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7
  );
endmodule
