
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -412 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Shichen Lu/MB_top_syncedClocks/pa.fromNetlist.tcl}
# create_project -name MB_top_syncedClocks -dir "D:/Shichen Lu/MB_top_syncedClocks/planAhead_run_1" -part xc6slx25tfgg484-3
create_project: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 414.527 ; gain = 77.875
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Shichen Lu/MB_top_syncedClocks/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Shichen Lu/MB_top_syncedClocks} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/Shichen Lu/MB_top_syncedClocks/top.ucf' to fileset 'constrs_1'
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx25tfgg484-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75404 kilobytes

Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx25t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx25t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lxt/xc6slx25t/fgg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b2550a87
link_design: Time (s): elapsed = 00:00:41 . Memory (MB): peak = 628.699 ; gain = 205.102
refresh_design
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 638.418 ; gain = 7.297
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75724 kilobytes

Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find pin 'imager_time/BUFGMUX_inst_3.O' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 647.605 ; gain = 6.594
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75212 kilobytes

Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find pin 'top/BUFGMUX_inst_3.O' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [D:/Shichen Lu/MB_top_syncedClocks/top.ucf:16]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 665.477 ; gain = 0.000
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75596 kilobytes

Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 665.477 ; gain = 0.000
refresh_design
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 75788 kilobytes

Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/MB_top_syncedClocks.data/cache/top_ngc_zx.edif]
Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
Finished Parsing UCF File [D:/Shichen Lu/MB_top_syncedClocks/top.ucf]
refresh_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 668.129 ; gain = 2.652
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 17 15:31:27 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
