$date
	Mon Jul 24 22:31:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % clk $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$var wire 1 & w0 $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
1&
0%
0$
0#
0"
0!
$end
#5
1%
#10
0%
#15
1%
#20
1!
0(
0%
1$
#25
1%
#30
1(
0'
0%
0$
1#
#35
1%
#40
0!
1'
1"
0&
1(
0%
1$
#45
1%
#50
0%
