

================================================================
== Vitis HLS Report for 'load'
================================================================
* Date:           Wed May 22 14:57:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_partialKnn_wrapper_16 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.709 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_Pipeline_VITIS_LOOP_94_1_fu_54  |load_Pipeline_VITIS_LOOP_94_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       21|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      375|      228|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       32|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      385|      281|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |grp_load_Pipeline_VITIS_LOOP_94_1_fu_54  |load_Pipeline_VITIS_LOOP_94_1  |        0|   0|  375|  228|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                    |                               |        0|   0|  375|  228|    0|
    +-----------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |add2_fu_73_p2                    |        or|   0|  0|  19|          19|           5|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  21|          20|           6|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  14|          3|    1|          3|
    |searchSpace_0_read_addr_write   |   9|          2|    1|          2|
    |searchSpace_0_read_data_s_read  |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  32|          7|    3|          7|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |add2_reg_84                                           |  7|   0|   19|         12|
    |ap_CS_fsm                                             |  2|   0|    2|          0|
    |grp_load_Pipeline_VITIS_LOOP_94_1_fu_54_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 10|   0|   22|         12|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                       load|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                       load|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                       load|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                       load|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                       load|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                       load|  return value|
|flag                               |   in|    1|     ap_none|                       flag|        scalar|
|tile_idx                           |   in|    7|     ap_none|                   tile_idx|        scalar|
|local_SP_address0                  |  out|   12|   ap_memory|                   local_SP|         array|
|local_SP_ce0                       |  out|    1|   ap_memory|                   local_SP|         array|
|local_SP_we0                       |  out|    1|   ap_memory|                   local_SP|         array|
|local_SP_d0                        |  out|  256|   ap_memory|                   local_SP|         array|
|searchSpace_0_read_addr_din        |  out|   65|     ap_fifo|    searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_addr_full_n     |   in|    1|     ap_fifo|    searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_addr_write      |  out|    1|     ap_fifo|    searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_data_s_dout     |   in|  257|     ap_fifo|  searchSpace_0_read_data_s|       pointer|
|searchSpace_0_read_data_s_empty_n  |   in|    1|     ap_fifo|  searchSpace_0_read_data_s|       pointer|
|searchSpace_0_read_data_s_read     |  out|    1|     ap_fifo|  searchSpace_0_read_data_s|       pointer|
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

