INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:39:01 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[0].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux0/tehb1/data_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 0.932ns (19.204%)  route 3.921ns (80.796%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 7.144 - 6.000 ) 
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=633, unset)          1.282     1.282    fork0/generateBlocks[0].regblock/clk
    SLICE_X13Y138        FDPE                                         r  fork0/generateBlocks[0].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDPE (Prop_fdpe_C_Q)         0.223     1.505 f  fork0/generateBlocks[0].regblock/reg_value_reg/Q
                         net (fo=14, routed)          0.617     2.122    control_merge3/oehb1/reg_value
    SLICE_X13Y137        LUT5 (Prop_lut5_I2_O)        0.043     2.165 f  control_merge3/oehb1/full_reg_i_3__1/O
                         net (fo=21, routed)          0.462     2.627    control_merge3/oehb1/data_reg_reg[0]_0
    SLICE_X13Y136        LUT5 (Prop_lut5_I3_O)        0.043     2.670 f  control_merge3/oehb1/a_address1[31]_INST_0_i_5/O
                         net (fo=96, routed)          0.613     3.283    mux0/tehb1/data_reg_reg[0]_2
    SLICE_X19Y128        LUT6 (Prop_lut6_I5_O)        0.043     3.326 r  mux0/tehb1/a_address1[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.666     3.992    mux0/tehb1/data_reg_reg[0]_0
    SLICE_X20Y132        LUT4 (Prop_lut4_I0_O)        0.043     4.035 r  mux0/tehb1/dataOutArray[0]0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.035    cmpi1/S[0]
    SLICE_X20Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.281 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.281    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.335 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.335    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.389 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.389    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X20Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     4.443 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=14, routed)          0.508     4.951    fork6/generateBlocks[1].regblock/condition[0][0]
    SLICE_X15Y135        LUT6 (Prop_lut6_I5_O)        0.043     4.994 f  fork6/generateBlocks[1].regblock/reg_value_i_2__3/O
                         net (fo=2, routed)           0.225     5.220    fork2/generateBlocks[0].regblock/reg_value_reg_6
    SLICE_X14Y135        LUT4 (Prop_lut4_I3_O)        0.043     5.263 r  fork2/generateBlocks[0].regblock/full_reg_i_2__2/O
                         net (fo=4, routed)           0.351     5.614    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_2
    SLICE_X16Y137        LUT6 (Prop_lut6_I5_O)        0.043     5.657 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1/O
                         net (fo=32, routed)          0.479     6.135    mux0/tehb1/E[0]
    SLICE_X19Y131        FDCE                                         r  mux0/tehb1/data_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=633, unset)          1.144     7.144    mux0/tehb1/clk
    SLICE_X19Y131        FDCE                                         r  mux0/tehb1/data_reg_reg[10]/C
                         clock pessimism              0.085     7.229    
                         clock uncertainty           -0.035     7.194    
    SLICE_X19Y131        FDCE (Setup_fdce_C_CE)      -0.201     6.993    mux0/tehb1/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  0.857    




