$date
	Tue Feb 16 12:58:24 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SIPO_testbench $end
$scope module SIPO_test $end
$var wire 1 ! clk $end
$var wire 1 " data_in $end
$var wire 10 # data_out [9:0] $end
$var wire 1 $ reset $end
$var reg 10 % Q [9:0] $end
$var reg 3 & count [2:0] $end
$var reg 1 ' load $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
bx &
bx %
x$
bx #
x"
x!
$end
#20
bx1 %
bx1 #
0'
1"
0$
1!
#30
0!
#40
b0 &
b0 %
b0 #
1!
1$
#50
0!
#60
b1 %
b1 #
b1 &
1!
0$
#70
0!
#80
b11 #
b11 %
b10 &
1!
#90
0!
#100
b110 %
b110 #
b11 &
1!
0"
#110
0!
#120
b1101 %
b1101 #
b100 &
1!
1"
#130
0!
#140
b11011 #
b11011 %
b101 &
1!
#150
0!
#160
b110111 #
b110111 %
b110 &
1!
#170
0!
#180
b1101110 %
b1101110 #
b111 &
1!
0"
#190
0!
#200
b0 &
1'
1!
1"
#210
0!
#220
b11011100 #
b11011100 %
b1 &
0'
1!
0"
#230
0!
#240
b110111000 #
b110111000 %
b10 &
1!
#250
0!
#260
b1101110001 %
b1101110001 #
b11 &
1!
1"
#270
0!
#280
b1011100010 %
b1011100010 #
b100 &
1!
0"
#290
0!
#300
b111000101 %
b111000101 #
b101 &
1!
1"
