Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Tue Mar  3 03:24:35 2020
| Host             : caplab10 running 64-bit major release  (build 9200)
| Command          : report_power -file nexys4fpga_max_inputs_power_routed.rpt -pb nexys4fpga_max_inputs_power_summary_routed.pb -rpx nexys4fpga_max_inputs_power_routed.rpx
| Design           : nexys4fpga_max_inputs
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.450        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.352        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.9         |
| Junction Temperature (C) | 27.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.196 |        8 |       --- |             --- |
| Slice Logic    |     0.008 |    98153 |       --- |             --- |
|   LUT as Logic |     0.006 |    31605 |     63400 |           49.85 |
|   Register     |     0.001 |    55928 |    126800 |           44.11 |
|   CARRY4       |    <0.001 |     7340 |     15850 |           46.31 |
|   F7/F8 Muxes  |    <0.001 |     3207 |     63400 |            5.06 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       34 |       --- |             --- |
| Signals        |     0.016 |    65024 |       --- |             --- |
| MMCM           |     0.111 |        1 |         6 |           16.67 |
| I/O            |     0.021 |       63 |       210 |           30.00 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.450 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.236 |       0.220 |      0.016 |
| Vccaux    |       1.800 |     0.081 |       0.062 |      0.018 |
| Vcco33    |       3.300 |     0.010 |       0.006 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------+-----------------+
| Clock                | Domain                                  | Constraint (ns) |
+----------------------+-----------------------------------------+-----------------+
| clk                  | clk                                     |            10.0 |
| clk_110_clk_wiz_0    | generated_clock/inst/clk_110_clk_wiz_0  |             9.1 |
| clk_110_clk_wiz_0_1  | generated_clock/inst/clk_110_clk_wiz_0  |             9.1 |
| clkfbout_clk_wiz_0   | generated_clock/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | generated_clock/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | clk                                     |            10.0 |
+----------------------+-----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| nexys4fpga_max_inputs |     0.352 |
|   CTL                 |     0.008 |
|   DB                  |     0.008 |
|   OUTMUX              |     0.069 |
|     BINBCD            |    <0.001 |
|   SSB                 |    <0.001 |
|     Digit0            |    <0.001 |
|     Digit1            |    <0.001 |
|     Digit2            |    <0.001 |
|     Digit3            |    <0.001 |
|     Digit4            |    <0.001 |
|     Digit5            |    <0.001 |
|     Digit6            |    <0.001 |
|     Digit7            |    <0.001 |
|   generated_clock     |     0.112 |
|     inst              |     0.112 |
|   u_mean              |     0.064 |
+-----------------------+-----------+


