<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CLK2380: FDCPE port map (CLK2380,CLK2380_D,CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;CLK2380_D <= (stan_licznika(0) AND NOT stan_licznika(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT stan_licznika(2) AND NOT stan_licznika(3) AND NOT stan_licznika(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT stan_licznika(5));
</td></tr><tr><td>
</td></tr><tr><td>
N_PZ_97 <= slowo_trans(0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((slowo_trans(1) AND slowo_trans(2) AND slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT slowo_trans(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (slowo_trans(1) AND slowo_trans(2) AND NOT slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	slowo_trans(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (slowo_trans(1) AND NOT slowo_trans(2) AND slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	slowo_trans(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (slowo_trans(1) AND NOT slowo_trans(2) AND NOT slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT slowo_trans(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT slowo_trans(1) AND slowo_trans(2) AND slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	slowo_trans(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT slowo_trans(1) AND slowo_trans(2) AND NOT slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT slowo_trans(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT slowo_trans(1) AND NOT slowo_trans(2) AND slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT slowo_trans(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT slowo_trans(1) AND NOT slowo_trans(2) AND NOT slowo_trans(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	slowo_trans(7)));
</td></tr><tr><td>
FTCPE_stan0: FTCPE port map (stan(0),stan_T(0),CLK2380,NOT start_trans,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_T(0) <= NOT ((stan(2) AND stan(3)));
</td></tr><tr><td>
FTCPE_stan1: FTCPE port map (stan(1),stan_T(1),CLK2380,NOT start_trans,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_T(1) <= ((NOT stan(2) AND stan(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (stan(0) AND NOT stan(3)));
</td></tr><tr><td>
FTCPE_stan2: FTCPE port map (stan(2),stan_T(2),CLK2380,NOT start_trans,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_T(2) <= ((NOT stan(2) AND stan(0) AND stan(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (stan(0) AND NOT stan(3) AND stan(1)));
</td></tr><tr><td>
FTCPE_stan3: FTCPE port map (stan(3),stan_T(3),CLK2380,NOT start_trans,'0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_T(3) <= (stan(2) AND stan(0) AND NOT stan(3) AND stan(1));
</td></tr><tr><td>
FTCPE_stan_licznika0: FTCPE port map (stan_licznika(0),'0',CLK,'0','0','1');
</td></tr><tr><td>
FTCPE_stan_licznika1: FTCPE port map (stan_licznika(1),stan_licznika_T(1),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_licznika_T(1) <= NOT (((NOT stan_licznika(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT stan_licznika(1) AND NOT stan_licznika(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT stan_licznika(3) AND NOT stan_licznika(4) AND NOT stan_licznika(5))));
</td></tr><tr><td>
FTCPE_stan_licznika2: FTCPE port map (stan_licznika(2),stan_licznika_T(2),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_licznika_T(2) <= (stan_licznika(0) AND stan_licznika(1));
</td></tr><tr><td>
FTCPE_stan_licznika3: FTCPE port map (stan_licznika(3),stan_licznika_T(3),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_licznika_T(3) <= (stan_licznika(0) AND stan_licznika(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	stan_licznika(2));
</td></tr><tr><td>
FTCPE_stan_licznika4: FTCPE port map (stan_licznika(4),stan_licznika_T(4),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_licznika_T(4) <= (stan_licznika(0) AND stan_licznika(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	stan_licznika(2) AND stan_licznika(3));
</td></tr><tr><td>
FTCPE_stan_licznika5: FTCPE port map (stan_licznika(5),stan_licznika_T(5),CLK,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;stan_licznika_T(5) <= (stan_licznika(0) AND stan_licznika(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	stan_licznika(2) AND stan_licznika(3) AND stan_licznika(4));
</td></tr><tr><td>
</td></tr><tr><td>
transmisja <= NOT (((stan(2) AND stan(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT stan(2) AND NOT stan(0) AND NOT stan(3) AND NOT stan(1))));
</td></tr><tr><td>
</td></tr><tr><td>
wyjscie_trans <= NOT (((NOT stan(2) AND stan(0) AND NOT stan(3) AND NOT stan(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT stan(2) AND stan(0) AND NOT stan(3) AND NOT zatrzasniete(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT stan(2) AND stan(0) AND NOT stan(1) AND NOT zatrzasniete(8))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (stan(0) AND NOT stan(3) AND NOT stan(1) AND NOT zatrzasniete(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (stan(2) AND stan(0) AND NOT stan(3) AND stan(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT zatrzasniete(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (stan(2) AND NOT stan(0) AND NOT stan(3) AND stan(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT zatrzasniete(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (stan(2) AND NOT stan(0) AND NOT stan(3) AND NOT stan(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT zatrzasniete(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT stan(2) AND NOT stan(0) AND stan(3) AND stan(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT zatrzasniete(9))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT stan(2) AND NOT stan(0) AND stan(3) AND NOT stan(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT zatrzasniete(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT stan(2) AND NOT stan(0) AND NOT stan(3) AND stan(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT zatrzasniete(1))));
</td></tr><tr><td>
FDCPE_zatrzasniete1: FDCPE port map (zatrzasniete(1),slowo_trans(0),NOT start_trans,'0','0','1');
</td></tr><tr><td>
FDCPE_zatrzasniete2: FDCPE port map (zatrzasniete(2),slowo_trans(1),NOT start_trans,'0','0','1');
</td></tr><tr><td>
FDCPE_zatrzasniete3: FDCPE port map (zatrzasniete(3),slowo_trans(2),NOT start_trans,'0','0','1');
</td></tr><tr><td>
FDCPE_zatrzasniete4: FDCPE port map (zatrzasniete(4),slowo_trans(3),NOT start_trans,'0','0','1');
</td></tr><tr><td>
FDCPE_zatrzasniete5: FDCPE port map (zatrzasniete(5),slowo_trans(4),NOT start_trans,'0','0','1');
</td></tr><tr><td>
FDCPE_zatrzasniete6: FDCPE port map (zatrzasniete(6),slowo_trans(5),NOT start_trans,'0','0','1');
</td></tr><tr><td>
FDCPE_zatrzasniete7: FDCPE port map (zatrzasniete(7),slowo_trans(6),NOT start_trans,'0','0','1');
</td></tr><tr><td>
FDCPE_zatrzasniete8: FDCPE port map (zatrzasniete(8),slowo_trans(7),NOT start_trans,'0','0','1');
</td></tr><tr><td>
LDCP_zatrzasniete9: LDCP port map (zatrzasniete(9),zatrzasniete_D(9),NOT start_trans,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;zatrzasniete_D(9) <= slowo_trans(4)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((slowo_trans(5) AND slowo_trans(6) AND N_PZ_97)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (slowo_trans(5) AND NOT slowo_trans(6) AND NOT N_PZ_97)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT slowo_trans(5) AND slowo_trans(6) AND NOT N_PZ_97)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT slowo_trans(5) AND NOT slowo_trans(6) AND N_PZ_97));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
