5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel6.2.vcd -o mbit_sel6.2.cdd -v mbit_sel6.2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel6.2.v 1 27 1
2 1 0 0 4 1 8 0 0 c
2 2 0 0 0 2a 20000 0 0 1 2 2
2 3 0 0 4 29 20008 1 2 1 2 2
2 4 0 0 1 32 8 0 0 a
2 5 0 0 0 2a 20000 0 0 1 2 2
2 6 0 0 1 29 20000 4 5 1 2 2
2 7 0 0 5 2b 20008 3 6 1 2 2
2 8 8 70008 9 45 2100a 7 0 1 2 2
2 9 9 70007 1 0 20008 0 0 32 96 10 0 0 0 0 0 0 0
2 10 9 80008 4 1 8 0 0 c
2 11 9 6000c 4 4c 208 9 10 a
2 12 9 20002 0 1 400 0 0 b
2 13 9 2000c 4 37 600a 11 12
1 a 0 80000 1 0 15 0 16 33 1 4 10 40
1 b 5 83000c 1 0 3 0 4 33 7eaa
1 c 6 3000c 1 0 3 0 4 33 4caa
4 13 8 8
4 8 13 0
3 1 main.$u0 "main.$u0" mbit_sel6.2.v 0 25 1
