vsim work.qr_cordic_tb
# vsim work.qr_cordic_tb 
# Start time: 17:45:09 on May 21,2024
# Loading work.qr_cordic_tb
# Loading work.qr_cordic
# Loading work.GG
# Loading work.GR
# Loading work.MK
# Loading work.ROM
# Loading work.RAM
run -all
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(227)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 227
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(228)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 228
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(233)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 233
# Compile of qr_cordic_tb.v failed with 8 errors.
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# *****************************************************************************
# **   Error!!! The simulation can't be terminated under normal operation!   **
# **                                  FAIL!                                  **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 10 us  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# *****************************************************************************
# **   Error!!! The simulation can't be terminated under normal operation!   **
# **                                  FAIL!                                  **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 10 us  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# *****************************************************************************
# **   Error!!! The simulation can't be terminated under normal operation!   **
# **                                  FAIL!                                  **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(247)
#    Time: 10 us  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 247
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(235)
#    Time: 3325 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 235
add wave -position end  sim:/qr_cordic_tb/clk
add wave -position end  sim:/qr_cordic_tb/rst
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(235)
#    Time: 3325 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 235
add wave -position end  sim:/qr_cordic_tb/en
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(235)
#    Time: 3325 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 235
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(236)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 236
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(236)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 236
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(238)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 238
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
# ** Warning: (vsim-3008) [CNNODP] - Component name (ram) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v Line: 203
# ** Error: (vsim-3043) Unresolved reference to 'ram' in RAM_R_inst.ram.
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v Line: 203
# Compile of qr_cordic_tb.v failed with 9 errors.
vsim work.qr_cordic_tb
# vsim work.qr_cordic_tb 
# Start time: 17:45:09 on May 21,2024
# Loading work.qr_cordic_tb
# Loading work.qr_cordic
# Loading work.GG
# Loading work.GR
# Loading work.MK
# Loading work.ROM
# Loading work.RAM
# ** Warning: (vsim-3008) [CNNODP] - Component name (ram) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v Line: 203
# ** Error: (vsim-3043) Unresolved reference to 'ram' in RAM_R_inst.ram.
#    Time: 0 ps  Iteration: 0  Instance: /qr_cordic_tb File: C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v Line: 203
# Error loading design
# End time: 17:57:34 on May 21,2024, Elapsed time: 0:12:25
# Errors: 2, Warnings: 4
# Compile of qr_cordic_tb.v failed with 9 errors.
# A time value could not be extracted from the current line
# Compile of qr_cordic_tb.v was successful.
vsim work.qr_cordic_tb
# vsim work.qr_cordic_tb 
# Start time: 17:58:10 on May 21,2024
# Loading work.qr_cordic_tb
# Loading work.qr_cordic
# Loading work.GG
# Loading work.GR
# Loading work.MK
# Loading work.ROM
# Loading work.RAM
run -all
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(235)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 235
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -188           -12          -348          -252
#           460           -56          -392             4
#          -480           148            -4           200
#           -64           212           468           400
#          -124           260          -164           468
#           268          -232            84            48
#           300           184          -284          -372
#          -324           156           256          -360
# 
# Output R matrix golden pattern: 
#           885          -223          -308          -127
#             0           457           -41           175
#             0             0           774           244
#             0             0             0           812
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#           885          -223          -308          -127
#             0           457           -41           175
#             0             0           774           244
#             0             0             0           812
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R matrix data are all correct! The result is PASS!!! **
# ** Get valid at cycle:  62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(235)
#    Time: 3375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 235
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242             0
#             0          1160           -36             0
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# Data R[ 3] is wrong! The output data is     0, but the expected data is   721.
# Data R[ 7] is wrong! The output data is     0, but the expected data is   345.
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** FAIL!!! There are    2 err_Ror in R matrix!                               **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(235)
#    Time: 3275 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 235
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# Data R[ 0] is wrong! The output data is     0, but the expected data is  1008.
# Data R[ 1] is wrong! The output data is     0, but the expected data is   222.
# Data R[ 2] is wrong! The output data is     0, but the expected data is  -242.
# Data R[ 3] is wrong! The output data is     0, but the expected data is   721.
# Data R[ 5] is wrong! The output data is     0, but the expected data is  1160.
# Data R[ 6] is wrong! The output data is     0, but the expected data is   -36.
# Data R[ 7] is wrong! The output data is     0, but the expected data is   345.
# Data R[10] is wrong! The output data is     0, but the expected data is   988.
# Data R[11] is wrong! The output data is     0, but the expected data is  -412.
# Data R[15] is wrong! The output data is     0, but the expected data is   663.
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** FAIL!!! There are   10 err_Ror in R matrix!                               **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(235)
#    Time: 375 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 235
# Compile of cordic.v was successful.
# Compile of qr_cordic_tb.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.qr_cordic
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(243)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 243
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(244)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 244
# Compile of qr_cordic_tb.v failed with 1 errors.
restart
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(228)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 228
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(228)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 228
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# Break key hit
# Break in Module qr_cordic at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/cordic.v line 994
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# ********************************************************************
# **  Failed waiting Valid signal, Simulation STOP at cycle 1023 **
# **  If needed, You can increase End_CYCLE                         **
# ********************************************************************
# ** Note: $finish    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(250)
#    Time: 125 ns  Iteration: 1  Instance: /qr_cordic_tb
# 1
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 250
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# ********************************************************************
# **  Failed waiting Valid signal, Simulation STOP at cycle 1023    **
# **  If needed, You can increase End_CYCLE                         **
# ********************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(250)
#    Time: 125 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 250
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# ********************************************************************
# **  Failed waiting Valid signal, Simulation STOP at cycle 1023    **
# **  If needed, You can increase End_CYCLE                         **
# ********************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(250)
#    Time: 125 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 250
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# ********************************************************************
# **  Failed waiting Valid signal, Simulation STOP at cycle 1023    **
# **  If needed, You can increase End_CYCLE                         **
# ********************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(249)
#    Time: 125 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 249
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# ********************************************************************
# **  Failed waiting Valid signal, Simulation STOP at cycle 1023    **
# **  If needed, You can increase End_CYCLE                         **
# ********************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(249)
#    Time: 125 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 249
# Compile of cordic.v was successful.
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# ********************************************************************
# **  Failed waiting Valid signal, Simulation STOP at cycle 1023    **
# **  If needed, You can increase End_CYCLE                         **
# ********************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(249)
#    Time: 125 ns  Iteration: 1  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 249
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 62                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(227)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 227
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(227)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 227
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(227)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 227
# Compile of qr_cordic_tb.v was successful.
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(227)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 227
restart
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -252          -256          -220           284
#           348           116           260           444
#          -252           -28           256          -380
#           320          -152          -124            68
#          -264           336            68           -32
#           436            84          -436          -500
#          -156            48          -460          -168
#          -312           424            28          -348
# 
# Output R matrix golden pattern: 
#           858          -158          -128           145
#             0           628            89          -330
#             0             0           776           374
#             0             0             0           758
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#           858          -158          -128           145
#             0           628            89          -330
#             0             0           776           374
#             0             0             0           758
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(227)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 227
restart
run -continue
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(227)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 227
# Compile of qr_cordic_tb.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic_tb
# Loading work.ROM
# Loading work.RAM
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** Congratulations!!! R and Q data are all correct! The result is PASS!!!  **
# ** Get finish at cycle: 63                                                 **
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3425 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
# Compile of cordic.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.qr_cordic
run -all
# GetModuleFileName: тぃ飓w杭也铡C
# 
# 
# -------------------------------------------------------
# 
# START!!! Simulation Start .....
# 
# -------------------------------------------------------
# 
# Input A matrix: 
#          -492          -272          -384          -316
#           340          -488          -208           420
#           408           448          -380           288
#           348           456           152           504
#           136           272          -284           508
#           300          -356           384          -460
#          -376           464           488          -276
#           328           488          -440           304
# 
# Output R matrix golden pattern: 
#          1008           222          -242           721
#             0          1160           -36           345
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# R matrix calculated result: 
#          1008           222          -242             0
#             0          1160           -36             0
#             0             0           988          -412
#             0             0             0           663
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
#             0             0             0             0
# Data R[ 3] is wrong! The output data is     0, but the expected data is   721.
# Data R[ 7] is wrong! The output data is     0, but the expected data is   345.
# 
#  
# -------------------------------------------------------
# 
# --------------------- S U M M A R Y -------------------
# 
# *****************************************************************************
# ** FAIL!!! There are   2 error in R matrix!                                **
# *****************************************************************************
# *****************************************************************************
# ** PASS!!! all data are correct in Q matrix!                                **          2
# *****************************************************************************
# ** Note: $stop    : C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v(239)
#    Time: 3325 ns  Iteration: 0  Instance: /qr_cordic_tb
# Break in Module qr_cordic_tb at C:/Users/p8101/Desktop/school/Univ/senior(II)/VLSIDSP/2024/HW/HW4/Verilog/qr_cordic_tb.v line 239
