
lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000180c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001994  08001994  00011994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080019b0  080019b0  000119b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080019b4  080019b4  000119b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  080019b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020018  2**0
                  CONTENTS
  7 .bss          00000020  20000018  20000018  00020018  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000038  20000038  00020018  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 10 .debug_info   000060e2  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000e71  00000000  00000000  0002612a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000910  00000000  00000000  00026fa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000878  00000000  00000000  000278b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002810  00000000  00000000  00028128  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002b99  00000000  00000000  0002a938  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002d4d1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000279c  00000000  00000000  0002d550  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0002fcec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800197c 	.word	0x0800197c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	0800197c 	.word	0x0800197c

080001c8 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001d0:	2300      	movs	r3, #0
 80001d2:	73fb      	strb	r3, [r7, #15]
 80001d4:	2300      	movs	r3, #0
 80001d6:	73bb      	strb	r3, [r7, #14]
 80001d8:	230f      	movs	r3, #15
 80001da:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	78db      	ldrb	r3, [r3, #3]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d039      	beq.n	8000258 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <NVIC_Init+0xbc>)
 80001e6:	68db      	ldr	r3, [r3, #12]
 80001e8:	43db      	mvns	r3, r3
 80001ea:	0a1b      	lsrs	r3, r3, #8
 80001ec:	b2db      	uxtb	r3, r3
 80001ee:	f003 0307 	and.w	r3, r3, #7
 80001f2:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	f1c3 0304 	rsb	r3, r3, #4
 80001fa:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001fc:	7b7a      	ldrb	r2, [r7, #13]
 80001fe:	7bfb      	ldrb	r3, [r7, #15]
 8000200:	fa42 f303 	asr.w	r3, r2, r3
 8000204:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	785b      	ldrb	r3, [r3, #1]
 800020a:	461a      	mov	r2, r3
 800020c:	7bbb      	ldrb	r3, [r7, #14]
 800020e:	fa02 f303 	lsl.w	r3, r2, r3
 8000212:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	789a      	ldrb	r2, [r3, #2]
 8000218:	7b7b      	ldrb	r3, [r7, #13]
 800021a:	4013      	ands	r3, r2
 800021c:	b2da      	uxtb	r2, r3
 800021e:	7bfb      	ldrb	r3, [r7, #15]
 8000220:	4313      	orrs	r3, r2
 8000222:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000224:	7bfb      	ldrb	r3, [r7, #15]
 8000226:	011b      	lsls	r3, r3, #4
 8000228:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022a:	4a17      	ldr	r2, [pc, #92]	; (8000288 <NVIC_Init+0xc0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	781b      	ldrb	r3, [r3, #0]
 8000230:	4413      	add	r3, r2
 8000232:	7bfa      	ldrb	r2, [r7, #15]
 8000234:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000238:	4a13      	ldr	r2, [pc, #76]	; (8000288 <NVIC_Init+0xc0>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	095b      	lsrs	r3, r3, #5
 8000240:	b2db      	uxtb	r3, r3
 8000242:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	781b      	ldrb	r3, [r3, #0]
 8000248:	f003 031f 	and.w	r3, r3, #31
 800024c:	2101      	movs	r1, #1
 800024e:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000252:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000256:	e00f      	b.n	8000278 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000258:	490b      	ldr	r1, [pc, #44]	; (8000288 <NVIC_Init+0xc0>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	781b      	ldrb	r3, [r3, #0]
 800025e:	095b      	lsrs	r3, r3, #5
 8000260:	b2db      	uxtb	r3, r3
 8000262:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	781b      	ldrb	r3, [r3, #0]
 8000268:	f003 031f 	and.w	r3, r3, #31
 800026c:	2201      	movs	r2, #1
 800026e:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000270:	f100 0320 	add.w	r3, r0, #32
 8000274:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000278:	bf00      	nop
 800027a:	3714      	adds	r7, #20
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	e000ed00 	.word	0xe000ed00
 8000288:	e000e100 	.word	0xe000e100

0800028c <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8000290:	2101      	movs	r1, #1
 8000292:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000296:	f000 faf5 	bl	8000884 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 800029a:	2100      	movs	r1, #0
 800029c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80002a0:	f000 faf0 	bl	8000884 <RCC_APB2PeriphResetCmd>
}
 80002a4:	bf00      	nop
 80002a6:	bd80      	pop	{r7, pc}

080002a8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
 80002b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 80002b2:	2300      	movs	r3, #0
 80002b4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 80002b6:	2300      	movs	r3, #0
 80002b8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	685b      	ldr	r3, [r3, #4]
 80002be:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80002c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002ca:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002cc:	683b      	ldr	r3, [r7, #0]
 80002ce:	791b      	ldrb	r3, [r3, #4]
 80002d0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 80002d2:	683b      	ldr	r3, [r7, #0]
 80002d4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80002d6:	4313      	orrs	r3, r2
 80002d8:	68fa      	ldr	r2, [r7, #12]
 80002da:	4313      	orrs	r3, r2
 80002dc:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	68fa      	ldr	r2, [r7, #12]
 80002e2:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	689b      	ldr	r3, [r3, #8]
 80002e8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002ea:	68fa      	ldr	r2, [r7, #12]
 80002ec:	4b18      	ldr	r3, [pc, #96]	; (8000350 <ADC_Init+0xa8>)
 80002ee:	4013      	ands	r3, r2
 80002f0:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002f2:	683b      	ldr	r3, [r7, #0]
 80002f4:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80002f6:	683b      	ldr	r3, [r7, #0]
 80002f8:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80002fa:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 80002fc:	683b      	ldr	r3, [r7, #0]
 80002fe:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000300:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000302:	683b      	ldr	r3, [r7, #0]
 8000304:	795b      	ldrb	r3, [r3, #5]
 8000306:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000308:	4313      	orrs	r3, r2
 800030a:	68fa      	ldr	r2, [r7, #12]
 800030c:	4313      	orrs	r3, r2
 800030e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	68fa      	ldr	r2, [r7, #12]
 8000314:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800031a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000322:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	7d1b      	ldrb	r3, [r3, #20]
 8000328:	3b01      	subs	r3, #1
 800032a:	b2da      	uxtb	r2, r3
 800032c:	7afb      	ldrb	r3, [r7, #11]
 800032e:	4313      	orrs	r3, r2
 8000330:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000332:	7afb      	ldrb	r3, [r7, #11]
 8000334:	051b      	lsls	r3, r3, #20
 8000336:	68fa      	ldr	r2, [r7, #12]
 8000338:	4313      	orrs	r3, r2
 800033a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	68fa      	ldr	r2, [r7, #12]
 8000340:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000342:	bf00      	nop
 8000344:	3714      	adds	r7, #20
 8000346:	46bd      	mov	sp, r7
 8000348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	c0fff7fd 	.word	0xc0fff7fd

08000354 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000354:	b480      	push	{r7}
 8000356:	b083      	sub	sp, #12
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2200      	movs	r2, #0
 8000366:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2200      	movs	r2, #0
 800036c:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	2200      	movs	r2, #0
 8000372:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	2200      	movs	r2, #0
 8000378:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2200      	movs	r2, #0
 800037e:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	2201      	movs	r2, #1
 8000384:	751a      	strb	r2, [r3, #20]
}
 8000386:	bf00      	nop
 8000388:	370c      	adds	r7, #12
 800038a:	46bd      	mov	sp, r7
 800038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000390:	4770      	bx	lr
	...

08000394 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000394:	b480      	push	{r7}
 8000396:	b085      	sub	sp, #20
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 800039c:	2300      	movs	r3, #0
 800039e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80003a0:	4b0e      	ldr	r3, [pc, #56]	; (80003dc <ADC_CommonInit+0x48>)
 80003a2:	685b      	ldr	r3, [r3, #4]
 80003a4:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80003a6:	68fa      	ldr	r2, [r7, #12]
 80003a8:	4b0d      	ldr	r3, [pc, #52]	; (80003e0 <ADC_CommonInit+0x4c>)
 80003aa:	4013      	ands	r3, r2
 80003ac:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003b6:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80003bc:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80003c2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80003c4:	68fa      	ldr	r2, [r7, #12]
 80003c6:	4313      	orrs	r3, r2
 80003c8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80003ca:	4a04      	ldr	r2, [pc, #16]	; (80003dc <ADC_CommonInit+0x48>)
 80003cc:	68fb      	ldr	r3, [r7, #12]
 80003ce:	6053      	str	r3, [r2, #4]
}
 80003d0:	bf00      	nop
 80003d2:	3714      	adds	r7, #20
 80003d4:	46bd      	mov	sp, r7
 80003d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003da:	4770      	bx	lr
 80003dc:	40012300 	.word	0x40012300
 80003e0:	fffc30e0 	.word	0xfffc30e0

080003e4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	460b      	mov	r3, r1
 80003ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80003f0:	78fb      	ldrb	r3, [r7, #3]
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d006      	beq.n	8000404 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	689b      	ldr	r3, [r3, #8]
 80003fa:	f043 0201 	orr.w	r2, r3, #1
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000402:	e005      	b.n	8000410 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	689b      	ldr	r3, [r3, #8]
 8000408:	f023 0201 	bic.w	r2, r3, #1
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	609a      	str	r2, [r3, #8]
}
 8000410:	bf00      	nop
 8000412:	370c      	adds	r7, #12
 8000414:	46bd      	mov	sp, r7
 8000416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041a:	4770      	bx	lr

0800041c <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800041c:	b480      	push	{r7}
 800041e:	b087      	sub	sp, #28
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
 8000424:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000426:	2300      	movs	r3, #0
 8000428:	617b      	str	r3, [r7, #20]
 800042a:	2300      	movs	r3, #0
 800042c:	613b      	str	r3, [r7, #16]
 800042e:	2300      	movs	r3, #0
 8000430:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000432:	2300      	movs	r3, #0
 8000434:	617b      	str	r3, [r7, #20]
 8000436:	e076      	b.n	8000526 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000438:	2201      	movs	r2, #1
 800043a:	697b      	ldr	r3, [r7, #20]
 800043c:	fa02 f303 	lsl.w	r3, r2, r3
 8000440:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000442:	683b      	ldr	r3, [r7, #0]
 8000444:	681a      	ldr	r2, [r3, #0]
 8000446:	693b      	ldr	r3, [r7, #16]
 8000448:	4013      	ands	r3, r2
 800044a:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 800044c:	68fa      	ldr	r2, [r7, #12]
 800044e:	693b      	ldr	r3, [r7, #16]
 8000450:	429a      	cmp	r2, r3
 8000452:	d165      	bne.n	8000520 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	697b      	ldr	r3, [r7, #20]
 800045a:	005b      	lsls	r3, r3, #1
 800045c:	2103      	movs	r1, #3
 800045e:	fa01 f303 	lsl.w	r3, r1, r3
 8000462:	43db      	mvns	r3, r3
 8000464:	401a      	ands	r2, r3
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681a      	ldr	r2, [r3, #0]
 800046e:	683b      	ldr	r3, [r7, #0]
 8000470:	791b      	ldrb	r3, [r3, #4]
 8000472:	4619      	mov	r1, r3
 8000474:	697b      	ldr	r3, [r7, #20]
 8000476:	005b      	lsls	r3, r3, #1
 8000478:	fa01 f303 	lsl.w	r3, r1, r3
 800047c:	431a      	orrs	r2, r3
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000482:	683b      	ldr	r3, [r7, #0]
 8000484:	791b      	ldrb	r3, [r3, #4]
 8000486:	2b01      	cmp	r3, #1
 8000488:	d003      	beq.n	8000492 <GPIO_Init+0x76>
 800048a:	683b      	ldr	r3, [r7, #0]
 800048c:	791b      	ldrb	r3, [r3, #4]
 800048e:	2b02      	cmp	r3, #2
 8000490:	d12e      	bne.n	80004f0 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	689a      	ldr	r2, [r3, #8]
 8000496:	697b      	ldr	r3, [r7, #20]
 8000498:	005b      	lsls	r3, r3, #1
 800049a:	2103      	movs	r1, #3
 800049c:	fa01 f303 	lsl.w	r3, r1, r3
 80004a0:	43db      	mvns	r3, r3
 80004a2:	401a      	ands	r2, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	689a      	ldr	r2, [r3, #8]
 80004ac:	683b      	ldr	r3, [r7, #0]
 80004ae:	795b      	ldrb	r3, [r3, #5]
 80004b0:	4619      	mov	r1, r3
 80004b2:	697b      	ldr	r3, [r7, #20]
 80004b4:	005b      	lsls	r3, r3, #1
 80004b6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ba:	431a      	orrs	r2, r3
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	685a      	ldr	r2, [r3, #4]
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	b29b      	uxth	r3, r3
 80004c8:	4619      	mov	r1, r3
 80004ca:	2301      	movs	r3, #1
 80004cc:	408b      	lsls	r3, r1
 80004ce:	43db      	mvns	r3, r3
 80004d0:	401a      	ands	r2, r3
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	685b      	ldr	r3, [r3, #4]
 80004da:	683a      	ldr	r2, [r7, #0]
 80004dc:	7992      	ldrb	r2, [r2, #6]
 80004de:	4611      	mov	r1, r2
 80004e0:	697a      	ldr	r2, [r7, #20]
 80004e2:	b292      	uxth	r2, r2
 80004e4:	fa01 f202 	lsl.w	r2, r1, r2
 80004e8:	b292      	uxth	r2, r2
 80004ea:	431a      	orrs	r2, r3
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	68da      	ldr	r2, [r3, #12]
 80004f4:	697b      	ldr	r3, [r7, #20]
 80004f6:	b29b      	uxth	r3, r3
 80004f8:	005b      	lsls	r3, r3, #1
 80004fa:	2103      	movs	r1, #3
 80004fc:	fa01 f303 	lsl.w	r3, r1, r3
 8000500:	43db      	mvns	r3, r3
 8000502:	401a      	ands	r2, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	68da      	ldr	r2, [r3, #12]
 800050c:	683b      	ldr	r3, [r7, #0]
 800050e:	79db      	ldrb	r3, [r3, #7]
 8000510:	4619      	mov	r1, r3
 8000512:	697b      	ldr	r3, [r7, #20]
 8000514:	005b      	lsls	r3, r3, #1
 8000516:	fa01 f303 	lsl.w	r3, r1, r3
 800051a:	431a      	orrs	r2, r3
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000520:	697b      	ldr	r3, [r7, #20]
 8000522:	3301      	adds	r3, #1
 8000524:	617b      	str	r3, [r7, #20]
 8000526:	697b      	ldr	r3, [r7, #20]
 8000528:	2b0f      	cmp	r3, #15
 800052a:	d985      	bls.n	8000438 <GPIO_Init+0x1c>
    }
  }
}
 800052c:	bf00      	nop
 800052e:	371c      	adds	r7, #28
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr

08000538 <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000546:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	2200      	movs	r2, #0
 800054c:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	2200      	movs	r2, #0
 8000552:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2200      	movs	r2, #0
 8000558:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2200      	movs	r2, #0
 800055e:	71da      	strb	r2, [r3, #7]
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr

0800056c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800056c:	b480      	push	{r7}
 800056e:	b085      	sub	sp, #20
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
 8000574:	460b      	mov	r3, r1
 8000576:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000578:	2300      	movs	r3, #0
 800057a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	691a      	ldr	r2, [r3, #16]
 8000580:	887b      	ldrh	r3, [r7, #2]
 8000582:	4013      	ands	r3, r2
 8000584:	2b00      	cmp	r3, #0
 8000586:	d002      	beq.n	800058e <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000588:	2301      	movs	r3, #1
 800058a:	73fb      	strb	r3, [r7, #15]
 800058c:	e001      	b.n	8000592 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800058e:	2300      	movs	r3, #0
 8000590:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000592:	7bfb      	ldrb	r3, [r7, #15]
}
 8000594:	4618      	mov	r0, r3
 8000596:	3714      	adds	r7, #20
 8000598:	46bd      	mov	sp, r7
 800059a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059e:	4770      	bx	lr

080005a0 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
 80005a8:	460b      	mov	r3, r1
 80005aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	887a      	ldrh	r2, [r7, #2]
 80005b0:	835a      	strh	r2, [r3, #26]
}
 80005b2:	bf00      	nop
 80005b4:	370c      	adds	r7, #12
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr

080005be <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80005be:	b480      	push	{r7}
 80005c0:	b083      	sub	sp, #12
 80005c2:	af00      	add	r7, sp, #0
 80005c4:	6078      	str	r0, [r7, #4]
 80005c6:	460b      	mov	r3, r1
 80005c8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	695a      	ldr	r2, [r3, #20]
 80005ce:	887b      	ldrh	r3, [r7, #2]
 80005d0:	405a      	eors	r2, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	615a      	str	r2, [r3, #20]
}
 80005d6:	bf00      	nop
 80005d8:	370c      	adds	r7, #12
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr

080005e2 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005e2:	b480      	push	{r7}
 80005e4:	b085      	sub	sp, #20
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	6078      	str	r0, [r7, #4]
 80005ea:	460b      	mov	r3, r1
 80005ec:	807b      	strh	r3, [r7, #2]
 80005ee:	4613      	mov	r3, r2
 80005f0:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005f2:	2300      	movs	r3, #0
 80005f4:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005fa:	787a      	ldrb	r2, [r7, #1]
 80005fc:	887b      	ldrh	r3, [r7, #2]
 80005fe:	f003 0307 	and.w	r3, r3, #7
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	fa02 f303 	lsl.w	r3, r2, r3
 8000608:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800060a:	887b      	ldrh	r3, [r7, #2]
 800060c:	08db      	lsrs	r3, r3, #3
 800060e:	b29b      	uxth	r3, r3
 8000610:	4618      	mov	r0, r3
 8000612:	887b      	ldrh	r3, [r7, #2]
 8000614:	08db      	lsrs	r3, r3, #3
 8000616:	b29b      	uxth	r3, r3
 8000618:	461a      	mov	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	3208      	adds	r2, #8
 800061e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000622:	887b      	ldrh	r3, [r7, #2]
 8000624:	f003 0307 	and.w	r3, r3, #7
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	210f      	movs	r1, #15
 800062c:	fa01 f303 	lsl.w	r3, r1, r3
 8000630:	43db      	mvns	r3, r3
 8000632:	ea02 0103 	and.w	r1, r2, r3
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	f100 0208 	add.w	r2, r0, #8
 800063c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000640:	887b      	ldrh	r3, [r7, #2]
 8000642:	08db      	lsrs	r3, r3, #3
 8000644:	b29b      	uxth	r3, r3
 8000646:	461a      	mov	r2, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	3208      	adds	r2, #8
 800064c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	4313      	orrs	r3, r2
 8000654:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000656:	887b      	ldrh	r3, [r7, #2]
 8000658:	08db      	lsrs	r3, r3, #3
 800065a:	b29b      	uxth	r3, r3
 800065c:	461a      	mov	r2, r3
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	3208      	adds	r2, #8
 8000662:	68b9      	ldr	r1, [r7, #8]
 8000664:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000668:	bf00      	nop
 800066a:	3714      	adds	r7, #20
 800066c:	46bd      	mov	sp, r7
 800066e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000672:	4770      	bx	lr

08000674 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000674:	b480      	push	{r7}
 8000676:	b089      	sub	sp, #36	; 0x24
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800067c:	2300      	movs	r3, #0
 800067e:	61bb      	str	r3, [r7, #24]
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]
 8000684:	2300      	movs	r3, #0
 8000686:	61fb      	str	r3, [r7, #28]
 8000688:	2302      	movs	r3, #2
 800068a:	613b      	str	r3, [r7, #16]
 800068c:	2300      	movs	r3, #0
 800068e:	60fb      	str	r3, [r7, #12]
 8000690:	2302      	movs	r3, #2
 8000692:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000694:	4b47      	ldr	r3, [pc, #284]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 8000696:	689b      	ldr	r3, [r3, #8]
 8000698:	f003 030c 	and.w	r3, r3, #12
 800069c:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	2b04      	cmp	r3, #4
 80006a2:	d007      	beq.n	80006b4 <RCC_GetClocksFreq+0x40>
 80006a4:	2b08      	cmp	r3, #8
 80006a6:	d009      	beq.n	80006bc <RCC_GetClocksFreq+0x48>
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d13d      	bne.n	8000728 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	4a42      	ldr	r2, [pc, #264]	; (80007b8 <RCC_GetClocksFreq+0x144>)
 80006b0:	601a      	str	r2, [r3, #0]
      break;
 80006b2:	e03d      	b.n	8000730 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4a41      	ldr	r2, [pc, #260]	; (80007bc <RCC_GetClocksFreq+0x148>)
 80006b8:	601a      	str	r2, [r3, #0]
      break;
 80006ba:	e039      	b.n	8000730 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80006bc:	4b3d      	ldr	r3, [pc, #244]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 80006be:	685b      	ldr	r3, [r3, #4]
 80006c0:	0d9b      	lsrs	r3, r3, #22
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80006c8:	4b3a      	ldr	r3, [pc, #232]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006d0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d00c      	beq.n	80006f2 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006d8:	4a38      	ldr	r2, [pc, #224]	; (80007bc <RCC_GetClocksFreq+0x148>)
 80006da:	68bb      	ldr	r3, [r7, #8]
 80006dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80006e0:	4a34      	ldr	r2, [pc, #208]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 80006e2:	6852      	ldr	r2, [r2, #4]
 80006e4:	0992      	lsrs	r2, r2, #6
 80006e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006ea:	fb02 f303 	mul.w	r3, r2, r3
 80006ee:	61fb      	str	r3, [r7, #28]
 80006f0:	e00b      	b.n	800070a <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006f2:	4a31      	ldr	r2, [pc, #196]	; (80007b8 <RCC_GetClocksFreq+0x144>)
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80006fa:	4a2e      	ldr	r2, [pc, #184]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 80006fc:	6852      	ldr	r2, [r2, #4]
 80006fe:	0992      	lsrs	r2, r2, #6
 8000700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000704:	fb02 f303 	mul.w	r3, r2, r3
 8000708:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800070a:	4b2a      	ldr	r3, [pc, #168]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 800070c:	685b      	ldr	r3, [r3, #4]
 800070e:	0c1b      	lsrs	r3, r3, #16
 8000710:	f003 0303 	and.w	r3, r3, #3
 8000714:	3301      	adds	r3, #1
 8000716:	005b      	lsls	r3, r3, #1
 8000718:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800071a:	69fa      	ldr	r2, [r7, #28]
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	601a      	str	r2, [r3, #0]
      break;
 8000726:	e003      	b.n	8000730 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	4a23      	ldr	r2, [pc, #140]	; (80007b8 <RCC_GetClocksFreq+0x144>)
 800072c:	601a      	str	r2, [r3, #0]
      break;
 800072e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000730:	4b20      	ldr	r3, [pc, #128]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 8000732:	689b      	ldr	r3, [r3, #8]
 8000734:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000738:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 800073a:	69bb      	ldr	r3, [r7, #24]
 800073c:	091b      	lsrs	r3, r3, #4
 800073e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000740:	4a1f      	ldr	r2, [pc, #124]	; (80007c0 <RCC_GetClocksFreq+0x14c>)
 8000742:	69bb      	ldr	r3, [r7, #24]
 8000744:	4413      	add	r3, r2
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	681a      	ldr	r2, [r3, #0]
 8000750:	697b      	ldr	r3, [r7, #20]
 8000752:	40da      	lsrs	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000758:	4b16      	ldr	r3, [pc, #88]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000760:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000762:	69bb      	ldr	r3, [r7, #24]
 8000764:	0a9b      	lsrs	r3, r3, #10
 8000766:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000768:	4a15      	ldr	r2, [pc, #84]	; (80007c0 <RCC_GetClocksFreq+0x14c>)
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	4413      	add	r3, r2
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	685a      	ldr	r2, [r3, #4]
 8000778:	697b      	ldr	r3, [r7, #20]
 800077a:	40da      	lsrs	r2, r3
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000780:	4b0c      	ldr	r3, [pc, #48]	; (80007b4 <RCC_GetClocksFreq+0x140>)
 8000782:	689b      	ldr	r3, [r3, #8]
 8000784:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000788:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800078a:	69bb      	ldr	r3, [r7, #24]
 800078c:	0b5b      	lsrs	r3, r3, #13
 800078e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000790:	4a0b      	ldr	r2, [pc, #44]	; (80007c0 <RCC_GetClocksFreq+0x14c>)
 8000792:	69bb      	ldr	r3, [r7, #24]
 8000794:	4413      	add	r3, r2
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	685a      	ldr	r2, [r3, #4]
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	40da      	lsrs	r2, r3
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	60da      	str	r2, [r3, #12]
}
 80007a8:	bf00      	nop
 80007aa:	3724      	adds	r7, #36	; 0x24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr
 80007b4:	40023800 	.word	0x40023800
 80007b8:	00f42400 	.word	0x00f42400
 80007bc:	017d7840 	.word	0x017d7840
 80007c0:	20000000 	.word	0x20000000

080007c4 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
 80007cc:	460b      	mov	r3, r1
 80007ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007d0:	78fb      	ldrb	r3, [r7, #3]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d006      	beq.n	80007e4 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007d6:	490a      	ldr	r1, [pc, #40]	; (8000800 <RCC_AHB1PeriphClockCmd+0x3c>)
 80007d8:	4b09      	ldr	r3, [pc, #36]	; (8000800 <RCC_AHB1PeriphClockCmd+0x3c>)
 80007da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4313      	orrs	r3, r2
 80007e0:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80007e2:	e006      	b.n	80007f2 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007e4:	4906      	ldr	r1, [pc, #24]	; (8000800 <RCC_AHB1PeriphClockCmd+0x3c>)
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <RCC_AHB1PeriphClockCmd+0x3c>)
 80007e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	43db      	mvns	r3, r3
 80007ee:	4013      	ands	r3, r2
 80007f0:	630b      	str	r3, [r1, #48]	; 0x30
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800

08000804 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000804:	b480      	push	{r7}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000810:	78fb      	ldrb	r3, [r7, #3]
 8000812:	2b00      	cmp	r3, #0
 8000814:	d006      	beq.n	8000824 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000816:	490a      	ldr	r1, [pc, #40]	; (8000840 <RCC_APB1PeriphClockCmd+0x3c>)
 8000818:	4b09      	ldr	r3, [pc, #36]	; (8000840 <RCC_APB1PeriphClockCmd+0x3c>)
 800081a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	4313      	orrs	r3, r2
 8000820:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000822:	e006      	b.n	8000832 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000824:	4906      	ldr	r1, [pc, #24]	; (8000840 <RCC_APB1PeriphClockCmd+0x3c>)
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <RCC_APB1PeriphClockCmd+0x3c>)
 8000828:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	43db      	mvns	r3, r3
 800082e:	4013      	ands	r3, r2
 8000830:	640b      	str	r3, [r1, #64]	; 0x40
}
 8000832:	bf00      	nop
 8000834:	370c      	adds	r7, #12
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	40023800 	.word	0x40023800

08000844 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000850:	78fb      	ldrb	r3, [r7, #3]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d006      	beq.n	8000864 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000856:	490a      	ldr	r1, [pc, #40]	; (8000880 <RCC_APB2PeriphClockCmd+0x3c>)
 8000858:	4b09      	ldr	r3, [pc, #36]	; (8000880 <RCC_APB2PeriphClockCmd+0x3c>)
 800085a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4313      	orrs	r3, r2
 8000860:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000862:	e006      	b.n	8000872 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000864:	4906      	ldr	r1, [pc, #24]	; (8000880 <RCC_APB2PeriphClockCmd+0x3c>)
 8000866:	4b06      	ldr	r3, [pc, #24]	; (8000880 <RCC_APB2PeriphClockCmd+0x3c>)
 8000868:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	43db      	mvns	r3, r3
 800086e:	4013      	ands	r3, r2
 8000870:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000872:	bf00      	nop
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	40023800 	.word	0x40023800

08000884 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000884:	b480      	push	{r7}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	460b      	mov	r3, r1
 800088e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000890:	78fb      	ldrb	r3, [r7, #3]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d006      	beq.n	80008a4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000896:	490a      	ldr	r1, [pc, #40]	; (80008c0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000898:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <RCC_APB2PeriphResetCmd+0x3c>)
 800089a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4313      	orrs	r3, r2
 80008a0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 80008a2:	e006      	b.n	80008b2 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80008a4:	4906      	ldr	r1, [pc, #24]	; (80008c0 <RCC_APB2PeriphResetCmd+0x3c>)
 80008a6:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <RCC_APB2PeriphResetCmd+0x3c>)
 80008a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	43db      	mvns	r3, r3
 80008ae:	4013      	ands	r3, r2
 80008b0:	624b      	str	r3, [r1, #36]	; 0x24
}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800

080008c4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
 80008cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	881b      	ldrh	r3, [r3, #0]
 80008d6:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	4a29      	ldr	r2, [pc, #164]	; (8000980 <TIM_TimeBaseInit+0xbc>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d013      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	4a28      	ldr	r2, [pc, #160]	; (8000984 <TIM_TimeBaseInit+0xc0>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d00f      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008ee:	d00b      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4a25      	ldr	r2, [pc, #148]	; (8000988 <TIM_TimeBaseInit+0xc4>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d007      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	4a24      	ldr	r2, [pc, #144]	; (800098c <TIM_TimeBaseInit+0xc8>)
 80008fc:	4293      	cmp	r3, r2
 80008fe:	d003      	beq.n	8000908 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	4a23      	ldr	r2, [pc, #140]	; (8000990 <TIM_TimeBaseInit+0xcc>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d108      	bne.n	800091a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000908:	89fb      	ldrh	r3, [r7, #14]
 800090a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800090e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	885a      	ldrh	r2, [r3, #2]
 8000914:	89fb      	ldrh	r3, [r7, #14]
 8000916:	4313      	orrs	r3, r2
 8000918:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	4a1d      	ldr	r2, [pc, #116]	; (8000994 <TIM_TimeBaseInit+0xd0>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d00c      	beq.n	800093c <TIM_TimeBaseInit+0x78>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	4a1c      	ldr	r2, [pc, #112]	; (8000998 <TIM_TimeBaseInit+0xd4>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d008      	beq.n	800093c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 800092a:	89fb      	ldrh	r3, [r7, #14]
 800092c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000930:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	891a      	ldrh	r2, [r3, #8]
 8000936:	89fb      	ldrh	r3, [r7, #14]
 8000938:	4313      	orrs	r3, r2
 800093a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	89fa      	ldrh	r2, [r7, #14]
 8000940:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685a      	ldr	r2, [r3, #4]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	881a      	ldrh	r2, [r3, #0]
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <TIM_TimeBaseInit+0xbc>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d003      	beq.n	8000962 <TIM_TimeBaseInit+0x9e>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a09      	ldr	r2, [pc, #36]	; (8000984 <TIM_TimeBaseInit+0xc0>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d104      	bne.n	800096c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	7a9b      	ldrb	r3, [r3, #10]
 8000966:	b29a      	uxth	r2, r3
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2201      	movs	r2, #1
 8000970:	829a      	strh	r2, [r3, #20]
}
 8000972:	bf00      	nop
 8000974:	3714      	adds	r7, #20
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40010000 	.word	0x40010000
 8000984:	40010400 	.word	0x40010400
 8000988:	40000400 	.word	0x40000400
 800098c:	40000800 	.word	0x40000800
 8000990:	40000c00 	.word	0x40000c00
 8000994:	40001000 	.word	0x40001000
 8000998:	40001400 	.word	0x40001400

0800099c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800099c:	b480      	push	{r7}
 800099e:	b083      	sub	sp, #12
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
 80009a4:	460b      	mov	r3, r1
 80009a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80009a8:	78fb      	ldrb	r3, [r7, #3]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d008      	beq.n	80009c0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	881b      	ldrh	r3, [r3, #0]
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009b8:	b29a      	uxth	r2, r3
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
  }
}
 80009be:	e007      	b.n	80009d0 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	801a      	strh	r2, [r3, #0]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80009dc:	b480      	push	{r7}
 80009de:	b083      	sub	sp, #12
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	460b      	mov	r3, r1
 80009e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80009e8:	78fb      	ldrb	r3, [r7, #3]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d008      	beq.n	8000a00 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80009fe:	e007      	b.n	8000a10 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	881b      	ldrh	r3, [r3, #0]
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	f023 0301 	bic.w	r3, r3, #1
 8000a0a:	b29a      	uxth	r2, r3
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	801a      	strh	r2, [r3, #0]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1a:	4770      	bx	lr

08000a1c <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
 8000a24:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	817b      	strh	r3, [r7, #10]
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	81fb      	strh	r3, [r7, #14]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	8c1b      	ldrh	r3, [r3, #32]
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	8c1b      	ldrh	r3, [r3, #32]
 8000a46:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	889b      	ldrh	r3, [r3, #4]
 8000a4c:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	8b9b      	ldrh	r3, [r3, #28]
 8000a52:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 8000a54:	897b      	ldrh	r3, [r7, #10]
 8000a56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000a5a:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8000a5c:	897b      	ldrh	r3, [r7, #10]
 8000a5e:	f023 0303 	bic.w	r3, r3, #3
 8000a62:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	881a      	ldrh	r2, [r3, #0]
 8000a68:	897b      	ldrh	r3, [r7, #10]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8000a6e:	89fb      	ldrh	r3, [r7, #14]
 8000a70:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000a74:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	899b      	ldrh	r3, [r3, #12]
 8000a7a:	021b      	lsls	r3, r3, #8
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	89fb      	ldrh	r3, [r7, #14]
 8000a80:	4313      	orrs	r3, r2
 8000a82:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	885b      	ldrh	r3, [r3, #2]
 8000a88:	021b      	lsls	r3, r3, #8
 8000a8a:	b29a      	uxth	r2, r3
 8000a8c:	89fb      	ldrh	r3, [r7, #14]
 8000a8e:	4313      	orrs	r3, r2
 8000a90:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a22      	ldr	r2, [pc, #136]	; (8000b20 <TIM_OC3Init+0x104>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d003      	beq.n	8000aa2 <TIM_OC3Init+0x86>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a21      	ldr	r2, [pc, #132]	; (8000b24 <TIM_OC3Init+0x108>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d12b      	bne.n	8000afa <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8000aa2:	89fb      	ldrh	r3, [r7, #14]
 8000aa4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000aa8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	89db      	ldrh	r3, [r3, #14]
 8000aae:	021b      	lsls	r3, r3, #8
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	89fb      	ldrh	r3, [r7, #14]
 8000ab4:	4313      	orrs	r3, r2
 8000ab6:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8000ab8:	89fb      	ldrh	r3, [r7, #14]
 8000aba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000abe:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	889b      	ldrh	r3, [r3, #4]
 8000ac4:	021b      	lsls	r3, r3, #8
 8000ac6:	b29a      	uxth	r2, r3
 8000ac8:	89fb      	ldrh	r3, [r7, #14]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 8000ace:	89bb      	ldrh	r3, [r7, #12]
 8000ad0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000ad4:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8000ad6:	89bb      	ldrh	r3, [r7, #12]
 8000ad8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000adc:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	8a1b      	ldrh	r3, [r3, #16]
 8000ae2:	011b      	lsls	r3, r3, #4
 8000ae4:	b29a      	uxth	r2, r3
 8000ae6:	89bb      	ldrh	r3, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	8a5b      	ldrh	r3, [r3, #18]
 8000af0:	011b      	lsls	r3, r3, #4
 8000af2:	b29a      	uxth	r2, r3
 8000af4:	89bb      	ldrh	r3, [r7, #12]
 8000af6:	4313      	orrs	r3, r2
 8000af8:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	89ba      	ldrh	r2, [r7, #12]
 8000afe:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	897a      	ldrh	r2, [r7, #10]
 8000b04:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	689a      	ldr	r2, [r3, #8]
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	89fa      	ldrh	r2, [r7, #14]
 8000b12:	841a      	strh	r2, [r3, #32]
}
 8000b14:	bf00      	nop
 8000b16:	3714      	adds	r7, #20
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	40010000 	.word	0x40010000
 8000b24:	40010400 	.word	0x40010400

08000b28 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
 8000b30:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000b32:	2300      	movs	r3, #0
 8000b34:	81bb      	strh	r3, [r7, #12]
 8000b36:	2300      	movs	r3, #0
 8000b38:	817b      	strh	r3, [r7, #10]
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	8c1b      	ldrh	r3, [r3, #32]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	8c1b      	ldrh	r3, [r3, #32]
 8000b52:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	889b      	ldrh	r3, [r3, #4]
 8000b58:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	8b9b      	ldrh	r3, [r3, #28]
 8000b5e:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000b60:	89bb      	ldrh	r3, [r7, #12]
 8000b62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000b66:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000b68:	89bb      	ldrh	r3, [r7, #12]
 8000b6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b6e:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	881b      	ldrh	r3, [r3, #0]
 8000b74:	021b      	lsls	r3, r3, #8
 8000b76:	b29a      	uxth	r2, r3
 8000b78:	89bb      	ldrh	r3, [r7, #12]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000b7e:	897b      	ldrh	r3, [r7, #10]
 8000b80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b84:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	899b      	ldrh	r3, [r3, #12]
 8000b8a:	031b      	lsls	r3, r3, #12
 8000b8c:	b29a      	uxth	r2, r3
 8000b8e:	897b      	ldrh	r3, [r7, #10]
 8000b90:	4313      	orrs	r3, r2
 8000b92:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	885b      	ldrh	r3, [r3, #2]
 8000b98:	031b      	lsls	r3, r3, #12
 8000b9a:	b29a      	uxth	r2, r3
 8000b9c:	897b      	ldrh	r3, [r7, #10]
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	4a12      	ldr	r2, [pc, #72]	; (8000bf0 <TIM_OC4Init+0xc8>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d003      	beq.n	8000bb2 <TIM_OC4Init+0x8a>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	4a11      	ldr	r2, [pc, #68]	; (8000bf4 <TIM_OC4Init+0xcc>)
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d10a      	bne.n	8000bc8 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000bb2:	89fb      	ldrh	r3, [r7, #14]
 8000bb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000bb8:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	8a1b      	ldrh	r3, [r3, #16]
 8000bbe:	019b      	lsls	r3, r3, #6
 8000bc0:	b29a      	uxth	r2, r3
 8000bc2:	89fb      	ldrh	r3, [r7, #14]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	89fa      	ldrh	r2, [r7, #14]
 8000bcc:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	89ba      	ldrh	r2, [r7, #12]
 8000bd2:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	689a      	ldr	r2, [r3, #8]
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	897a      	ldrh	r2, [r7, #10]
 8000be0:	841a      	strh	r2, [r3, #32]
}
 8000be2:	bf00      	nop
 8000be4:	3714      	adds	r7, #20
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40010000 	.word	0x40010000
 8000bf4:	40010400 	.word	0x40010400

08000bf8 <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	8b9b      	ldrh	r3, [r3, #28]
 8000c0c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8000c0e:	89fb      	ldrh	r3, [r7, #14]
 8000c10:	f023 0308 	bic.w	r3, r3, #8
 8000c14:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000c16:	89fa      	ldrh	r2, [r7, #14]
 8000c18:	887b      	ldrh	r3, [r7, #2]
 8000c1a:	4313      	orrs	r3, r2
 8000c1c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	89fa      	ldrh	r2, [r7, #14]
 8000c22:	839a      	strh	r2, [r3, #28]
}
 8000c24:	bf00      	nop
 8000c26:	3714      	adds	r7, #20
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr

08000c30 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	8b9b      	ldrh	r3, [r3, #28]
 8000c44:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8000c46:	89fb      	ldrh	r3, [r7, #14]
 8000c48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000c4c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8000c4e:	887b      	ldrh	r3, [r7, #2]
 8000c50:	021b      	lsls	r3, r3, #8
 8000c52:	b29a      	uxth	r2, r3
 8000c54:	89fb      	ldrh	r3, [r7, #14]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	89fa      	ldrh	r2, [r7, #14]
 8000c5e:	839a      	strh	r2, [r3, #28]
}
 8000c60:	bf00      	nop
 8000c62:	3714      	adds	r7, #20
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	807b      	strh	r3, [r7, #2]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c7c:	787b      	ldrb	r3, [r7, #1]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d008      	beq.n	8000c94 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	899b      	ldrh	r3, [r3, #12]
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	887b      	ldrh	r3, [r7, #2]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	b29a      	uxth	r2, r3
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000c92:	e009      	b.n	8000ca8 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	899b      	ldrh	r3, [r3, #12]
 8000c98:	b29a      	uxth	r2, r3
 8000c9a:	887b      	ldrh	r3, [r7, #2]
 8000c9c:	43db      	mvns	r3, r3
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	b29a      	uxth	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	819a      	strh	r2, [r3, #12]
}
 8000ca8:	bf00      	nop
 8000caa:	370c      	adds	r7, #12
 8000cac:	46bd      	mov	sp, r7
 8000cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb2:	4770      	bx	lr

08000cb4 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b085      	sub	sp, #20
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	81bb      	strh	r3, [r7, #12]
 8000cc8:	2300      	movs	r3, #0
 8000cca:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	8a1b      	ldrh	r3, [r3, #16]
 8000cd0:	b29a      	uxth	r2, r3
 8000cd2:	887b      	ldrh	r3, [r7, #2]
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	899b      	ldrh	r3, [r3, #12]
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	887b      	ldrh	r3, [r7, #2]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000ce4:	89bb      	ldrh	r3, [r7, #12]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d005      	beq.n	8000cf6 <TIM_GetITStatus+0x42>
 8000cea:	897b      	ldrh	r3, [r7, #10]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d002      	beq.n	8000cf6 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	73fb      	strb	r3, [r7, #15]
 8000cf4:	e001      	b.n	8000cfa <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	460b      	mov	r3, r1
 8000d12:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000d14:	887b      	ldrh	r3, [r7, #2]
 8000d16:	43db      	mvns	r3, r3
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	821a      	strh	r2, [r3, #16]
}
 8000d1e:	bf00      	nop
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
	...

08000d2c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b08a      	sub	sp, #40	; 0x28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000d36:	2300      	movs	r3, #0
 8000d38:	627b      	str	r3, [r7, #36]	; 0x24
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	8a1b      	ldrh	r3, [r3, #16]
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d54:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	88db      	ldrh	r3, [r3, #6]
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d64:	b29a      	uxth	r2, r3
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	899b      	ldrh	r3, [r3, #12]
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d74:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000d78:	f023 030c 	bic.w	r3, r3, #12
 8000d7c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	889a      	ldrh	r2, [r3, #4]
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	891b      	ldrh	r3, [r3, #8]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	b29b      	uxth	r3, r3
 8000d92:	461a      	mov	r2, r3
 8000d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d96:	4313      	orrs	r3, r2
 8000d98:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	8a9b      	ldrh	r3, [r3, #20]
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000db0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	899b      	ldrh	r3, [r3, #12]
 8000db6:	461a      	mov	r2, r3
 8000db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dc0:	b29a      	uxth	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000dc6:	f107 0308 	add.w	r3, r7, #8
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f7ff fc52 	bl	8000674 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a30      	ldr	r2, [pc, #192]	; (8000e94 <USART_Init+0x168>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d003      	beq.n	8000de0 <USART_Init+0xb4>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	4a2f      	ldr	r2, [pc, #188]	; (8000e98 <USART_Init+0x16c>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d102      	bne.n	8000de6 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	623b      	str	r3, [r7, #32]
 8000de4:	e001      	b.n	8000dea <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	899b      	ldrh	r3, [r3, #12]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	b21b      	sxth	r3, r3
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	da0c      	bge.n	8000e10 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000df6:	6a3a      	ldr	r2, [r7, #32]
 8000df8:	4613      	mov	r3, r2
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	4413      	add	r3, r2
 8000dfe:	009a      	lsls	r2, r3, #2
 8000e00:	441a      	add	r2, r3
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e0c:	61fb      	str	r3, [r7, #28]
 8000e0e:	e00b      	b.n	8000e28 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000e10:	6a3a      	ldr	r2, [r7, #32]
 8000e12:	4613      	mov	r3, r2
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	4413      	add	r3, r2
 8000e18:	009a      	lsls	r2, r3, #2
 8000e1a:	441a      	add	r2, r3
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	4a1c      	ldr	r2, [pc, #112]	; (8000e9c <USART_Init+0x170>)
 8000e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e30:	095b      	lsrs	r3, r3, #5
 8000e32:	011b      	lsls	r3, r3, #4
 8000e34:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e38:	091b      	lsrs	r3, r3, #4
 8000e3a:	2264      	movs	r2, #100	; 0x64
 8000e3c:	fb02 f303 	mul.w	r3, r2, r3
 8000e40:	69fa      	ldr	r2, [r7, #28]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	899b      	ldrh	r3, [r3, #12]
 8000e4a:	b29b      	uxth	r3, r3
 8000e4c:	b21b      	sxth	r3, r3
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	da0c      	bge.n	8000e6c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	00db      	lsls	r3, r3, #3
 8000e56:	3332      	adds	r3, #50	; 0x32
 8000e58:	4a10      	ldr	r2, [pc, #64]	; (8000e9c <USART_Init+0x170>)
 8000e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e5e:	095b      	lsrs	r3, r3, #5
 8000e60:	f003 0307 	and.w	r3, r3, #7
 8000e64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e66:	4313      	orrs	r3, r2
 8000e68:	627b      	str	r3, [r7, #36]	; 0x24
 8000e6a:	e00b      	b.n	8000e84 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	011b      	lsls	r3, r3, #4
 8000e70:	3332      	adds	r3, #50	; 0x32
 8000e72:	4a0a      	ldr	r2, [pc, #40]	; (8000e9c <USART_Init+0x170>)
 8000e74:	fba2 2303 	umull	r2, r3, r2, r3
 8000e78:	095b      	lsrs	r3, r3, #5
 8000e7a:	f003 030f 	and.w	r3, r3, #15
 8000e7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e80:	4313      	orrs	r3, r2
 8000e82:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e86:	b29a      	uxth	r2, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	811a      	strh	r2, [r3, #8]
}
 8000e8c:	bf00      	nop
 8000e8e:	3728      	adds	r7, #40	; 0x28
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	40011000 	.word	0x40011000
 8000e98:	40011400 	.word	0x40011400
 8000e9c:	51eb851f 	.word	0x51eb851f

08000ea0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b083      	sub	sp, #12
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	460b      	mov	r3, r1
 8000eaa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000eac:	78fb      	ldrb	r3, [r7, #3]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d008      	beq.n	8000ec4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	899b      	ldrh	r3, [r3, #12]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000ebc:	b29a      	uxth	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000ec2:	e007      	b.n	8000ed4 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	899b      	ldrh	r3, [r3, #12]
 8000ec8:	b29b      	uxth	r3, r3
 8000eca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	819a      	strh	r2, [r3, #12]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	809a      	strh	r2, [r3, #4]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	889b      	ldrh	r3, [r3, #4]
 8000f10:	b29b      	uxth	r3, r3
 8000f12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000f16:	b29b      	uxth	r3, r3
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	370c      	adds	r7, #12
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b087      	sub	sp, #28
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	807b      	strh	r3, [r7, #2]
 8000f30:	4613      	mov	r3, r2
 8000f32:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000f34:	2300      	movs	r3, #0
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60fb      	str	r3, [r7, #12]
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000f40:	2300      	movs	r3, #0
 8000f42:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000f48:	887b      	ldrh	r3, [r7, #2]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	095b      	lsrs	r3, r3, #5
 8000f4e:	b2db      	uxtb	r3, r3
 8000f50:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000f52:	887b      	ldrh	r3, [r7, #2]
 8000f54:	f003 031f 	and.w	r3, r3, #31
 8000f58:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000f64:	693b      	ldr	r3, [r7, #16]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d103      	bne.n	8000f72 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	330c      	adds	r3, #12
 8000f6e:	617b      	str	r3, [r7, #20]
 8000f70:	e009      	b.n	8000f86 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d103      	bne.n	8000f80 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000f78:	697b      	ldr	r3, [r7, #20]
 8000f7a:	3310      	adds	r3, #16
 8000f7c:	617b      	str	r3, [r7, #20]
 8000f7e:	e002      	b.n	8000f86 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000f80:	697b      	ldr	r3, [r7, #20]
 8000f82:	3314      	adds	r3, #20
 8000f84:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000f86:	787b      	ldrb	r3, [r7, #1]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d006      	beq.n	8000f9a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	6811      	ldr	r1, [r2, #0]
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	430a      	orrs	r2, r1
 8000f96:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000f98:	e006      	b.n	8000fa8 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	697a      	ldr	r2, [r7, #20]
 8000f9e:	6811      	ldr	r1, [r2, #0]
 8000fa0:	68ba      	ldr	r2, [r7, #8]
 8000fa2:	43d2      	mvns	r2, r2
 8000fa4:	400a      	ands	r2, r1
 8000fa6:	601a      	str	r2, [r3, #0]
}
 8000fa8:	bf00      	nop
 8000faa:	371c      	adds	r7, #28
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr

08000fb4 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	617b      	str	r3, [r7, #20]
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000fd0:	887b      	ldrh	r3, [r7, #2]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	095b      	lsrs	r3, r3, #5
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000fda:	887b      	ldrh	r3, [r7, #2]
 8000fdc:	f003 031f 	and.w	r3, r3, #31
 8000fe0:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d107      	bne.n	8001002 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	899b      	ldrh	r3, [r3, #12]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	617b      	str	r3, [r7, #20]
 8001000:	e011      	b.n	8001026 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	2b02      	cmp	r3, #2
 8001006:	d107      	bne.n	8001018 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	8a1b      	ldrh	r3, [r3, #16]
 800100c:	b29b      	uxth	r3, r3
 800100e:	461a      	mov	r2, r3
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	4013      	ands	r3, r2
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	e006      	b.n	8001026 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	8a9b      	ldrh	r3, [r3, #20]
 800101c:	b29b      	uxth	r3, r3
 800101e:	461a      	mov	r2, r3
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	4013      	ands	r3, r2
 8001024:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001026:	887b      	ldrh	r3, [r7, #2]
 8001028:	0a1b      	lsrs	r3, r3, #8
 800102a:	b29b      	uxth	r3, r3
 800102c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800102e:	2201      	movs	r2, #1
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	fa02 f303 	lsl.w	r3, r2, r3
 8001036:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	b29b      	uxth	r3, r3
 800103e:	461a      	mov	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	4013      	ands	r3, r2
 8001044:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d005      	beq.n	8001058 <USART_GetITStatus+0xa4>
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d002      	beq.n	8001058 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001052:	2301      	movs	r3, #1
 8001054:	74fb      	strb	r3, [r7, #19]
 8001056:	e001      	b.n	800105c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001058:	2300      	movs	r3, #0
 800105a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800105c:	7cfb      	ldrb	r3, [r7, #19]
}
 800105e:	4618      	mov	r0, r3
 8001060:	371c      	adds	r7, #28
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr

0800106a <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800106a:	b480      	push	{r7}
 800106c:	b085      	sub	sp, #20
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	460b      	mov	r3, r1
 8001074:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001076:	2300      	movs	r3, #0
 8001078:	81fb      	strh	r3, [r7, #14]
 800107a:	2300      	movs	r3, #0
 800107c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 800107e:	887b      	ldrh	r3, [r7, #2]
 8001080:	0a1b      	lsrs	r3, r3, #8
 8001082:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001084:	89fb      	ldrh	r3, [r7, #14]
 8001086:	2201      	movs	r2, #1
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800108e:	89bb      	ldrh	r3, [r7, #12]
 8001090:	43db      	mvns	r3, r3
 8001092:	b29a      	uxth	r2, r3
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	801a      	strh	r2, [r3, #0]
}
 8001098:	bf00      	nop
 800109a:	3714      	adds	r7, #20
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr

080010a4 <TIM2_IRQHandler>:
u16 readADC1(u8 channel);
void check_cmd(uint8_t ch);
void Usart_Log(uint8_t * buf);

void TIM2_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 80010a8:	2101      	movs	r1, #1
 80010aa:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010ae:	f7ff fe01 	bl	8000cb4 <TIM_GetITStatus>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d03a      	beq.n	800112e <TIM2_IRQHandler+0x8a>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 80010b8:	2101      	movs	r1, #1
 80010ba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80010be:	f7ff fe23 	bl	8000d08 <TIM_ClearITPendingBit>
		//  
		if(GPIO_ReadInputDataBit(GPIOA, GPIO_Pin_0) == 0) {
 80010c2:	2101      	movs	r1, #1
 80010c4:	481b      	ldr	r0, [pc, #108]	; (8001134 <TIM2_IRQHandler+0x90>)
 80010c6:	f7ff fa51 	bl	800056c <GPIO_ReadInputDataBit>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d118      	bne.n	8001102 <TIM2_IRQHandler+0x5e>
			switch (state) {
 80010d0:	4b19      	ldr	r3, [pc, #100]	; (8001138 <TIM2_IRQHandler+0x94>)
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d008      	beq.n	80010ea <TIM2_IRQHandler+0x46>
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d00c      	beq.n	80010f6 <TIM2_IRQHandler+0x52>
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d000      	beq.n	80010e2 <TIM2_IRQHandler+0x3e>
				case MODE_2:
					mode_2_deinit();
					state = MODE_1;
					break;
				default:
					break;
 80010e0:	e00f      	b.n	8001102 <TIM2_IRQHandler+0x5e>
					state = MODE_1;
 80010e2:	4b15      	ldr	r3, [pc, #84]	; (8001138 <TIM2_IRQHandler+0x94>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	701a      	strb	r2, [r3, #0]
					break;
 80010e8:	e00b      	b.n	8001102 <TIM2_IRQHandler+0x5e>
					mode_1_deinit();
 80010ea:	f000 f869 	bl	80011c0 <mode_1_deinit>
					state = MODE_2;
 80010ee:	4b12      	ldr	r3, [pc, #72]	; (8001138 <TIM2_IRQHandler+0x94>)
 80010f0:	2202      	movs	r2, #2
 80010f2:	701a      	strb	r2, [r3, #0]
					break;
 80010f4:	e005      	b.n	8001102 <TIM2_IRQHandler+0x5e>
					mode_2_deinit();
 80010f6:	f000 f86f 	bl	80011d8 <mode_2_deinit>
					state = MODE_1;
 80010fa:	4b0f      	ldr	r3, [pc, #60]	; (8001138 <TIM2_IRQHandler+0x94>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]
					break;
 8001100:	bf00      	nop
			}
		}
		// 
		switch (state) {
 8001102:	4b0d      	ldr	r3, [pc, #52]	; (8001138 <TIM2_IRQHandler+0x94>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b01      	cmp	r3, #1
 8001108:	d004      	beq.n	8001114 <TIM2_IRQHandler+0x70>
 800110a:	2b02      	cmp	r3, #2
 800110c:	d008      	beq.n	8001120 <TIM2_IRQHandler+0x7c>
 800110e:	2b00      	cmp	r3, #0
 8001110:	d00c      	beq.n	800112c <TIM2_IRQHandler+0x88>
				break;
			case MODE_2:
				GPIO_ToggleBits(GPIOD, GPIO_Pin_13);
				break;
			default:
				break;
 8001112:	e00c      	b.n	800112e <TIM2_IRQHandler+0x8a>
				GPIO_ToggleBits(GPIOD, GPIO_Pin_12);
 8001114:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001118:	4808      	ldr	r0, [pc, #32]	; (800113c <TIM2_IRQHandler+0x98>)
 800111a:	f7ff fa50 	bl	80005be <GPIO_ToggleBits>
				break;
 800111e:	e006      	b.n	800112e <TIM2_IRQHandler+0x8a>
				GPIO_ToggleBits(GPIOD, GPIO_Pin_13);
 8001120:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001124:	4805      	ldr	r0, [pc, #20]	; (800113c <TIM2_IRQHandler+0x98>)
 8001126:	f7ff fa4a 	bl	80005be <GPIO_ToggleBits>
				break;
 800112a:	e000      	b.n	800112e <TIM2_IRQHandler+0x8a>
				break;
 800112c:	bf00      	nop
	}

	}
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40020000 	.word	0x40020000
 8001138:	20000010 	.word	0x20000010
 800113c:	40020c00 	.word	0x40020c00

08001140 <USART1_IRQHandler>:
			convert_code = readADC1(ADC_Channel_2);
		}
	}
}

void USART1_IRQHandler(void){
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0

	if( USART_GetITStatus(USART1, USART_IT_RXNE) )
 8001146:	f240 5125 	movw	r1, #1317	; 0x525
 800114a:	480c      	ldr	r0, [pc, #48]	; (800117c <USART1_IRQHandler+0x3c>)
 800114c:	f7ff ff32 	bl	8000fb4 <USART_GetITStatus>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d00d      	beq.n	8001172 <USART1_IRQHandler+0x32>
	{
		USART_ClearITPendingBit(USART1, USART_IT_RXNE);
 8001156:	f240 5125 	movw	r1, #1317	; 0x525
 800115a:	4808      	ldr	r0, [pc, #32]	; (800117c <USART1_IRQHandler+0x3c>)
 800115c:	f7ff ff85 	bl	800106a <USART_ClearITPendingBit>
		uint8_t t = USART_ReceiveData(USART1);
 8001160:	4806      	ldr	r0, [pc, #24]	; (800117c <USART1_IRQHandler+0x3c>)
 8001162:	f7ff fecf 	bl	8000f04 <USART_ReceiveData>
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
		check_cmd(t);
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	4618      	mov	r0, r3
 800116e:	f000 fa99 	bl	80016a4 <check_cmd>

	}

}
 8001172:	bf00      	nop
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	40011000 	.word	0x40011000

08001180 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  usart_init();
 8001184:	f000 f850 	bl	8001228 <usart_init>
  button_init();
 8001188:	f000 f832 	bl	80011f0 <button_init>
  mode_1_init();
 800118c:	f000 f9a4 	bl	80014d8 <mode_1_init>
  mode_2_init();
 8001190:	f000 f9ca 	bl	8001528 <mode_2_init>
  analizator_init();
 8001194:	f000 fa7e 	bl	8001694 <analizator_init>

  while (1)
  {
	switch (state) {
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <main+0x3c>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d004      	beq.n	80011aa <main+0x2a>
 80011a0:	2b02      	cmp	r3, #2
 80011a2:	d005      	beq.n	80011b0 <main+0x30>
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d006      	beq.n	80011b6 <main+0x36>
			break;
		case MODE_2:
			mode_2_process();
			break;
		default:
			break;
 80011a8:	e006      	b.n	80011b8 <main+0x38>
			mode_1_process();
 80011aa:	f000 f9c7 	bl	800153c <mode_1_process>
			break;
 80011ae:	e003      	b.n	80011b8 <main+0x38>
			mode_2_process();
 80011b0:	f000 f9d4 	bl	800155c <mode_2_process>
			break;
 80011b4:	e000      	b.n	80011b8 <main+0x38>
			break;
 80011b6:	bf00      	nop
	switch (state) {
 80011b8:	e7ee      	b.n	8001198 <main+0x18>
 80011ba:	bf00      	nop
 80011bc:	20000010 	.word	0x20000010

080011c0 <mode_1_deinit>:
  }
}

/* Private functions */
static void mode_1_deinit(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOD, GPIO_Pin_12);
 80011c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011c8:	4802      	ldr	r0, [pc, #8]	; (80011d4 <mode_1_deinit+0x14>)
 80011ca:	f7ff f9e9 	bl	80005a0 <GPIO_ResetBits>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40020c00 	.word	0x40020c00

080011d8 <mode_2_deinit>:

static void mode_2_deinit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	GPIO_ResetBits(GPIOD, GPIO_Pin_13);
 80011dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011e0:	4802      	ldr	r0, [pc, #8]	; (80011ec <mode_2_deinit+0x14>)
 80011e2:	f7ff f9dd 	bl	80005a0 <GPIO_ResetBits>
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	40020c00 	.word	0x40020c00

080011f0 <button_init>:

static void button_init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b082      	sub	sp, #8
 80011f4:	af00      	add	r7, sp, #0
	Usart_Log("Init Button \n");
 80011f6:	480a      	ldr	r0, [pc, #40]	; (8001220 <button_init+0x30>)
 80011f8:	f000 fa76 	bl	80016e8 <Usart_Log>
	GPIO_InitTypeDef gpioConf;
	// ,   
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80011fc:	2101      	movs	r1, #1
 80011fe:	2001      	movs	r0, #1
 8001200:	f7ff fae0 	bl	80007c4 <RCC_AHB1PeriphClockCmd>
	gpioConf.GPIO_Pin = GPIO_Pin_0;
 8001204:	2301      	movs	r3, #1
 8001206:	603b      	str	r3, [r7, #0]
	gpioConf.GPIO_Mode = GPIO_Mode_IN;
 8001208:	2300      	movs	r3, #0
 800120a:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &gpioConf);
 800120c:	463b      	mov	r3, r7
 800120e:	4619      	mov	r1, r3
 8001210:	4804      	ldr	r0, [pc, #16]	; (8001224 <button_init+0x34>)
 8001212:	f7ff f903 	bl	800041c <GPIO_Init>
}
 8001216:	bf00      	nop
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	08001994 	.word	0x08001994
 8001224:	40020000 	.word	0x40020000

08001228 <usart_init>:

static void usart_init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b088      	sub	sp, #32
 800122c:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800122e:	2101      	movs	r1, #1
 8001230:	2001      	movs	r0, #1
 8001232:	f7ff fac7 	bl	80007c4 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8001236:	2101      	movs	r1, #1
 8001238:	2010      	movs	r0, #16
 800123a:	f7ff fb03 	bl	8000844 <RCC_APB2PeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 800123e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001242:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001244:	2302      	movs	r3, #2
 8001246:	773b      	strb	r3, [r7, #28]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001248:	2302      	movs	r3, #2
 800124a:	777b      	strb	r3, [r7, #29]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800124c:	2300      	movs	r3, #0
 800124e:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001250:	2301      	movs	r3, #1
 8001252:	77fb      	strb	r3, [r7, #31]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0318 	add.w	r3, r7, #24
 8001258:	4619      	mov	r1, r3
 800125a:	481d      	ldr	r0, [pc, #116]	; (80012d0 <usart_init+0xa8>)
 800125c:	f7ff f8de 	bl	800041c <GPIO_Init>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 8001260:	2207      	movs	r2, #7
 8001262:	2109      	movs	r1, #9
 8001264:	481a      	ldr	r0, [pc, #104]	; (80012d0 <usart_init+0xa8>)
 8001266:	f7ff f9bc 	bl	80005e2 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);
 800126a:	2207      	movs	r2, #7
 800126c:	210a      	movs	r1, #10
 800126e:	4818      	ldr	r0, [pc, #96]	; (80012d0 <usart_init+0xa8>)
 8001270:	f7ff f9b7 	bl	80005e2 <GPIO_PinAFConfig>

	USART_InitTypeDef USART_InitStruct;
	USART_InitStruct.USART_BaudRate = 115200;
 8001274:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001278:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 800127a:	2300      	movs	r3, #0
 800127c:	81bb      	strh	r3, [r7, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 800127e:	2300      	movs	r3, #0
 8001280:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 8001282:	2300      	movs	r3, #0
 8001284:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001286:	2300      	movs	r3, #0
 8001288:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800128a:	230c      	movs	r3, #12
 800128c:	827b      	strh	r3, [r7, #18]
	USART_Init(USART1, &USART_InitStruct);
 800128e:	f107 0308 	add.w	r3, r7, #8
 8001292:	4619      	mov	r1, r3
 8001294:	480f      	ldr	r0, [pc, #60]	; (80012d4 <usart_init+0xac>)
 8001296:	f7ff fd49 	bl	8000d2c <USART_Init>

	NVIC_InitTypeDef NVIC_InitStructure;
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800129a:	2201      	movs	r2, #1
 800129c:	f240 5125 	movw	r1, #1317	; 0x525
 80012a0:	480c      	ldr	r0, [pc, #48]	; (80012d4 <usart_init+0xac>)
 80012a2:	f7ff fe3f 	bl	8000f24 <USART_ITConfig>
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;
 80012a6:	2325      	movs	r3, #37	; 0x25
 80012a8:	713b      	strb	r3, [r7, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	717b      	strb	r3, [r7, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80012ae:	2300      	movs	r3, #0
 80012b0:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80012b2:	2301      	movs	r3, #1
 80012b4:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStructure);
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7fe ff85 	bl	80001c8 <NVIC_Init>
	USART_Cmd(USART1, ENABLE);
 80012be:	2101      	movs	r1, #1
 80012c0:	4804      	ldr	r0, [pc, #16]	; (80012d4 <usart_init+0xac>)
 80012c2:	f7ff fded 	bl	8000ea0 <USART_Cmd>
}
 80012c6:	bf00      	nop
 80012c8:	3720      	adds	r7, #32
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40020000 	.word	0x40020000
 80012d4:	40011000 	.word	0x40011000

080012d8 <mode_1_led_init>:

static void mode_1_led_init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpioConf;
	// ,   
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80012de:	2101      	movs	r1, #1
 80012e0:	2008      	movs	r0, #8
 80012e2:	f7ff fa6f 	bl	80007c4 <RCC_AHB1PeriphClockCmd>
	gpioConf.GPIO_Pin =  GPIO_Pin_12;
 80012e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ea:	603b      	str	r3, [r7, #0]
	gpioConf.GPIO_Mode = GPIO_Mode_OUT;
 80012ec:	2301      	movs	r3, #1
 80012ee:	713b      	strb	r3, [r7, #4]
	gpioConf.GPIO_Speed = GPIO_Speed_100MHz;
 80012f0:	2303      	movs	r3, #3
 80012f2:	717b      	strb	r3, [r7, #5]
	gpioConf.GPIO_OType = GPIO_OType_PP;
 80012f4:	2300      	movs	r3, #0
 80012f6:	71bb      	strb	r3, [r7, #6]
	gpioConf.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOD, &gpioConf);
 80012fc:	463b      	mov	r3, r7
 80012fe:	4619      	mov	r1, r3
 8001300:	4803      	ldr	r0, [pc, #12]	; (8001310 <mode_1_led_init+0x38>)
 8001302:	f7ff f88b 	bl	800041c <GPIO_Init>
}
 8001306:	bf00      	nop
 8001308:	3708      	adds	r7, #8
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40020c00 	.word	0x40020c00

08001314 <mode_timer_init1>:

static void mode_timer_init1(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
	//config NVIC
	NVIC_InitTypeDef nvic_struct;
	nvic_struct.NVIC_IRQChannel = TIM2_IRQn;
 800131a:	231c      	movs	r3, #28
 800131c:	733b      	strb	r3, [r7, #12]
	nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 800131e:	2300      	movs	r3, #0
 8001320:	737b      	strb	r3, [r7, #13]
	nvic_struct.NVIC_IRQChannelSubPriority = 1;
 8001322:	2301      	movs	r3, #1
 8001324:	73bb      	strb	r3, [r7, #14]
	nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001326:	2301      	movs	r3, #1
 8001328:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvic_struct);
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	4618      	mov	r0, r3
 8001330:	f7fe ff4a 	bl	80001c8 <NVIC_Init>

	//congig TIM2
	TIM_TimeBaseInitTypeDef tim_struct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001334:	2101      	movs	r1, #1
 8001336:	2001      	movs	r0, #1
 8001338:	f7ff fa64 	bl	8000804 <RCC_APB1PeriphClockCmd>
	TIM_Cmd(TIM2, DISABLE);
 800133c:	2100      	movs	r1, #0
 800133e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001342:	f7ff fb4b 	bl	80009dc <TIM_Cmd>
	tim_struct.TIM_Period = 3000-1 ;
 8001346:	f640 33b7 	movw	r3, #2999	; 0xbb7
 800134a:	607b      	str	r3, [r7, #4]
	tim_struct.TIM_Prescaler = 4200 -1;
 800134c:	f241 0367 	movw	r3, #4199	; 0x1067
 8001350:	803b      	strh	r3, [r7, #0]
	tim_struct.TIM_ClockDivision = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	813b      	strh	r3, [r7, #8]
	tim_struct.TIM_CounterMode = TIM_CounterMode_Up;
 8001356:	2300      	movs	r3, #0
 8001358:	807b      	strh	r3, [r7, #2]
	TIM_TimeBaseInit(TIM2, &tim_struct);
 800135a:	463b      	mov	r3, r7
 800135c:	4619      	mov	r1, r3
 800135e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001362:	f7ff faaf 	bl	80008c4 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001366:	2201      	movs	r2, #1
 8001368:	2101      	movs	r1, #1
 800136a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800136e:	f7ff fc7d 	bl	8000c6c <TIM_ITConfig>
	TIM_Cmd(TIM2, ENABLE);
 8001372:	2101      	movs	r1, #1
 8001374:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001378:	f7ff fb30 	bl	80009dc <TIM_Cmd>
}
 800137c:	bf00      	nop
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <mode_timer_init2>:


static void mode_timer_init2(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
	//config NVIC
	NVIC_InitTypeDef nvic_struct;
	nvic_struct.NVIC_IRQChannel = TIM2_IRQn;
 800138a:	231c      	movs	r3, #28
 800138c:	733b      	strb	r3, [r7, #12]
	nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 800138e:	2300      	movs	r3, #0
 8001390:	737b      	strb	r3, [r7, #13]
	nvic_struct.NVIC_IRQChannelSubPriority = 1;
 8001392:	2301      	movs	r3, #1
 8001394:	73bb      	strb	r3, [r7, #14]
	nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001396:	2301      	movs	r3, #1
 8001398:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvic_struct);
 800139a:	f107 030c 	add.w	r3, r7, #12
 800139e:	4618      	mov	r0, r3
 80013a0:	f7fe ff12 	bl	80001c8 <NVIC_Init>

	//congig TIM2
	TIM_TimeBaseInitTypeDef tim_struct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80013a4:	2101      	movs	r1, #1
 80013a6:	2001      	movs	r0, #1
 80013a8:	f7ff fa2c 	bl	8000804 <RCC_APB1PeriphClockCmd>
	TIM_Cmd(TIM2, DISABLE);
 80013ac:	2100      	movs	r1, #0
 80013ae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013b2:	f7ff fb13 	bl	80009dc <TIM_Cmd>
	tim_struct.TIM_Period = 6000-1 ;
 80013b6:	f241 736f 	movw	r3, #5999	; 0x176f
 80013ba:	607b      	str	r3, [r7, #4]
	tim_struct.TIM_Prescaler = 4200 -1;
 80013bc:	f241 0367 	movw	r3, #4199	; 0x1067
 80013c0:	803b      	strh	r3, [r7, #0]
	tim_struct.TIM_ClockDivision = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	813b      	strh	r3, [r7, #8]
	tim_struct.TIM_CounterMode = TIM_CounterMode_Up;
 80013c6:	2300      	movs	r3, #0
 80013c8:	807b      	strh	r3, [r7, #2]
	TIM_TimeBaseInit(TIM2, &tim_struct);
 80013ca:	463b      	mov	r3, r7
 80013cc:	4619      	mov	r1, r3
 80013ce:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013d2:	f7ff fa77 	bl	80008c4 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 80013d6:	2201      	movs	r2, #1
 80013d8:	2101      	movs	r1, #1
 80013da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013de:	f7ff fc45 	bl	8000c6c <TIM_ITConfig>
	TIM_Cmd(TIM2, ENABLE);
 80013e2:	2101      	movs	r1, #1
 80013e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80013e8:	f7ff faf8 	bl	80009dc <TIM_Cmd>
}
 80013ec:	bf00      	nop
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <mode_pwm_init>:

static void mode_pwm_init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08c      	sub	sp, #48	; 0x30
 80013f8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpio_init;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80013fa:	2101      	movs	r1, #1
 80013fc:	2008      	movs	r0, #8
 80013fe:	f7ff f9e1 	bl	80007c4 <RCC_AHB1PeriphClockCmd>
	gpio_init.GPIO_Pin = GPIO_Pin_14 | GPIO_Pin_15;
 8001402:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001406:	627b      	str	r3, [r7, #36]	; 0x24
	gpio_init.GPIO_Mode = GPIO_Mode_AF;
 8001408:	2302      	movs	r3, #2
 800140a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	gpio_init.GPIO_Speed = GPIO_Speed_100MHz;
 800140e:	2303      	movs	r3, #3
 8001410:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	gpio_init.GPIO_OType = GPIO_OType_PP;
 8001414:	2300      	movs	r3, #0
 8001416:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	gpio_init.GPIO_PuPd = GPIO_PuPd_UP;
 800141a:	2301      	movs	r3, #1
 800141c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	GPIO_Init(GPIOD, &gpio_init);
 8001420:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001424:	4619      	mov	r1, r3
 8001426:	4828      	ldr	r0, [pc, #160]	; (80014c8 <mode_pwm_init+0xd4>)
 8001428:	f7fe fff8 	bl	800041c <GPIO_Init>

	GPIO_PinAFConfig(GPIOD, GPIO_PinSource14, GPIO_AF_TIM4);
 800142c:	2202      	movs	r2, #2
 800142e:	210e      	movs	r1, #14
 8001430:	4825      	ldr	r0, [pc, #148]	; (80014c8 <mode_pwm_init+0xd4>)
 8001432:	f7ff f8d6 	bl	80005e2 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOD, GPIO_PinSource15, GPIO_AF_TIM4);
 8001436:	2202      	movs	r2, #2
 8001438:	210f      	movs	r1, #15
 800143a:	4823      	ldr	r0, [pc, #140]	; (80014c8 <mode_pwm_init+0xd4>)
 800143c:	f7ff f8d1 	bl	80005e2 <GPIO_PinAFConfig>

	TIM_TimeBaseInitTypeDef time_init;
	TIM_OCInitTypeDef oc_init;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 8001440:	2101      	movs	r1, #1
 8001442:	2004      	movs	r0, #4
 8001444:	f7ff f9de 	bl	8000804 <RCC_APB1PeriphClockCmd>
	uint16_t PrescalerValue = (uint16_t)((SystemCoreClock / 2) / 21000000);
 8001448:	4b20      	ldr	r3, [pc, #128]	; (80014cc <mode_pwm_init+0xd8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a20      	ldr	r2, [pc, #128]	; (80014d0 <mode_pwm_init+0xdc>)
 800144e:	fba2 2303 	umull	r2, r3, r2, r3
 8001452:	0e1b      	lsrs	r3, r3, #24
 8001454:	85fb      	strh	r3, [r7, #46]	; 0x2e
	time_init.TIM_Period = 4095;
 8001456:	f640 73ff 	movw	r3, #4095	; 0xfff
 800145a:	61fb      	str	r3, [r7, #28]
	time_init.TIM_Prescaler = PrescalerValue;
 800145c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800145e:	833b      	strh	r3, [r7, #24]
	time_init.TIM_ClockDivision = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	843b      	strh	r3, [r7, #32]
	time_init.TIM_CounterMode = TIM_CounterMode_Up;
 8001464:	2300      	movs	r3, #0
 8001466:	837b      	strh	r3, [r7, #26]
	TIM_TimeBaseInit(TIM4, &time_init);
 8001468:	f107 0318 	add.w	r3, r7, #24
 800146c:	4619      	mov	r1, r3
 800146e:	4819      	ldr	r0, [pc, #100]	; (80014d4 <mode_pwm_init+0xe0>)
 8001470:	f7ff fa28 	bl	80008c4 <TIM_TimeBaseInit>

	oc_init.TIM_OCMode = TIM_OCMode_PWM1;
 8001474:	2360      	movs	r3, #96	; 0x60
 8001476:	80bb      	strh	r3, [r7, #4]
	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8001478:	2301      	movs	r3, #1
 800147a:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	60fb      	str	r3, [r7, #12]
	oc_init.TIM_OCPolarity = TIM_OCPolarity_High;
 8001480:	2300      	movs	r3, #0
 8001482:	823b      	strh	r3, [r7, #16]

	TIM_OC3Init(TIM4, &oc_init);
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	4619      	mov	r1, r3
 8001488:	4812      	ldr	r0, [pc, #72]	; (80014d4 <mode_pwm_init+0xe0>)
 800148a:	f7ff fac7 	bl	8000a1c <TIM_OC3Init>
	TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 800148e:	2108      	movs	r1, #8
 8001490:	4810      	ldr	r0, [pc, #64]	; (80014d4 <mode_pwm_init+0xe0>)
 8001492:	f7ff fbb1 	bl	8000bf8 <TIM_OC3PreloadConfig>

	oc_init.TIM_OutputState = TIM_OutputState_Enable;
 8001496:	2301      	movs	r3, #1
 8001498:	80fb      	strh	r3, [r7, #6]
	oc_init.TIM_Pulse = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	60fb      	str	r3, [r7, #12]
	TIM_OC4Init(TIM4, &oc_init);
 800149e:	1d3b      	adds	r3, r7, #4
 80014a0:	4619      	mov	r1, r3
 80014a2:	480c      	ldr	r0, [pc, #48]	; (80014d4 <mode_pwm_init+0xe0>)
 80014a4:	f7ff fb40 	bl	8000b28 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Enable);
 80014a8:	2108      	movs	r1, #8
 80014aa:	480a      	ldr	r0, [pc, #40]	; (80014d4 <mode_pwm_init+0xe0>)
 80014ac:	f7ff fbc0 	bl	8000c30 <TIM_OC4PreloadConfig>

	TIM_ARRPreloadConfig(TIM4, ENABLE);
 80014b0:	2101      	movs	r1, #1
 80014b2:	4808      	ldr	r0, [pc, #32]	; (80014d4 <mode_pwm_init+0xe0>)
 80014b4:	f7ff fa72 	bl	800099c <TIM_ARRPreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 80014b8:	2101      	movs	r1, #1
 80014ba:	4806      	ldr	r0, [pc, #24]	; (80014d4 <mode_pwm_init+0xe0>)
 80014bc:	f7ff fa8e 	bl	80009dc <TIM_Cmd>

}
 80014c0:	bf00      	nop
 80014c2:	3730      	adds	r7, #48	; 0x30
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	40020c00 	.word	0x40020c00
 80014cc:	20000014 	.word	0x20000014
 80014d0:	6642d929 	.word	0x6642d929
 80014d4:	40000800 	.word	0x40000800

080014d8 <mode_1_init>:

static void mode_1_init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	mode_1_led_init();
 80014dc:	f7ff fefc 	bl	80012d8 <mode_1_led_init>
	mode_timer_init1();
 80014e0:	f7ff ff18 	bl	8001314 <mode_timer_init1>
	mode_pwm_init();
 80014e4:	f7ff ff86 	bl	80013f4 <mode_pwm_init>
}
 80014e8:	bf00      	nop
 80014ea:	bd80      	pop	{r7, pc}

080014ec <mode_2_led_init>:

static void mode_2_led_init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef gpioConf;
	// ,   
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80014f2:	2101      	movs	r1, #1
 80014f4:	2008      	movs	r0, #8
 80014f6:	f7ff f965 	bl	80007c4 <RCC_AHB1PeriphClockCmd>
	gpioConf.GPIO_Pin =  GPIO_Pin_13;
 80014fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014fe:	603b      	str	r3, [r7, #0]
	gpioConf.GPIO_Mode = GPIO_Mode_OUT;
 8001500:	2301      	movs	r3, #1
 8001502:	713b      	strb	r3, [r7, #4]
	gpioConf.GPIO_Speed = GPIO_Speed_100MHz;
 8001504:	2303      	movs	r3, #3
 8001506:	717b      	strb	r3, [r7, #5]
	gpioConf.GPIO_OType = GPIO_OType_PP;
 8001508:	2300      	movs	r3, #0
 800150a:	71bb      	strb	r3, [r7, #6]
	gpioConf.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOD, &gpioConf);
 8001510:	463b      	mov	r3, r7
 8001512:	4619      	mov	r1, r3
 8001514:	4803      	ldr	r0, [pc, #12]	; (8001524 <mode_2_led_init+0x38>)
 8001516:	f7fe ff81 	bl	800041c <GPIO_Init>
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40020c00 	.word	0x40020c00

08001528 <mode_2_init>:


static void mode_2_init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
	mode_2_led_init();
 800152c:	f7ff ffde 	bl	80014ec <mode_2_led_init>
	mode_timer_init2();
 8001530:	f7ff ff28 	bl	8001384 <mode_timer_init2>
	mode_pwm_init();
 8001534:	f7ff ff5e 	bl	80013f4 <mode_pwm_init>
}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}

0800153c <mode_1_process>:

static void mode_1_process(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
	TIM4->CCR3 = convert_code;
 8001540:	4a04      	ldr	r2, [pc, #16]	; (8001554 <mode_1_process+0x18>)
 8001542:	4b05      	ldr	r3, [pc, #20]	; (8001558 <mode_1_process+0x1c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001548:	bf00      	nop
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	40000800 	.word	0x40000800
 8001558:	20000034 	.word	0x20000034

0800155c <mode_2_process>:

static void mode_2_process(void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0
	TIM4->CCR4 = convert_code;
 8001560:	4a04      	ldr	r2, [pc, #16]	; (8001574 <mode_2_process+0x18>)
 8001562:	4b05      	ldr	r3, [pc, #20]	; (8001578 <mode_2_process+0x1c>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001568:	bf00      	nop
 800156a:	46bd      	mov	sp, r7
 800156c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001570:	4770      	bx	lr
 8001572:	bf00      	nop
 8001574:	40000800 	.word	0x40000800
 8001578:	20000034 	.word	0x20000034

0800157c <analizator_timer_init>:

//analizator
static void analizator_timer_init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
	Usart_Log("Init Tim5");
 8001582:	481a      	ldr	r0, [pc, #104]	; (80015ec <analizator_timer_init+0x70>)
 8001584:	f000 f8b0 	bl	80016e8 <Usart_Log>
	//config NVIC
	NVIC_InitTypeDef nvic_struct;
	nvic_struct.NVIC_IRQChannel = TIM5_IRQn;
 8001588:	2332      	movs	r3, #50	; 0x32
 800158a:	733b      	strb	r3, [r7, #12]
	nvic_struct.NVIC_IRQChannelPreemptionPriority = 0;
 800158c:	2300      	movs	r3, #0
 800158e:	737b      	strb	r3, [r7, #13]
	nvic_struct.NVIC_IRQChannelSubPriority = 1;
 8001590:	2301      	movs	r3, #1
 8001592:	73bb      	strb	r3, [r7, #14]
	nvic_struct.NVIC_IRQChannelCmd = ENABLE;
 8001594:	2301      	movs	r3, #1
 8001596:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&nvic_struct);
 8001598:	f107 030c 	add.w	r3, r7, #12
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe fe13 	bl	80001c8 <NVIC_Init>

	//congig TIM2
	TIM_TimeBaseInitTypeDef tim_struct;
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM5, ENABLE);
 80015a2:	2101      	movs	r1, #1
 80015a4:	2008      	movs	r0, #8
 80015a6:	f7ff f92d 	bl	8000804 <RCC_APB1PeriphClockCmd>
	TIM_Cmd(TIM5, DISABLE);
 80015aa:	2100      	movs	r1, #0
 80015ac:	4810      	ldr	r0, [pc, #64]	; (80015f0 <analizator_timer_init+0x74>)
 80015ae:	f7ff fa15 	bl	80009dc <TIM_Cmd>
	tim_struct.TIM_Period = 2500-1 ;
 80015b2:	f640 13c3 	movw	r3, #2499	; 0x9c3
 80015b6:	607b      	str	r3, [r7, #4]
	tim_struct.TIM_Prescaler = 4200 -1;
 80015b8:	f241 0367 	movw	r3, #4199	; 0x1067
 80015bc:	803b      	strh	r3, [r7, #0]
	tim_struct.TIM_ClockDivision = 0;
 80015be:	2300      	movs	r3, #0
 80015c0:	813b      	strh	r3, [r7, #8]
	tim_struct.TIM_CounterMode = TIM_CounterMode_Up;
 80015c2:	2300      	movs	r3, #0
 80015c4:	807b      	strh	r3, [r7, #2]
	TIM_TimeBaseInit(TIM5, &tim_struct);
 80015c6:	463b      	mov	r3, r7
 80015c8:	4619      	mov	r1, r3
 80015ca:	4809      	ldr	r0, [pc, #36]	; (80015f0 <analizator_timer_init+0x74>)
 80015cc:	f7ff f97a 	bl	80008c4 <TIM_TimeBaseInit>
	TIM_ITConfig(TIM5, TIM_IT_Update, ENABLE);
 80015d0:	2201      	movs	r2, #1
 80015d2:	2101      	movs	r1, #1
 80015d4:	4806      	ldr	r0, [pc, #24]	; (80015f0 <analizator_timer_init+0x74>)
 80015d6:	f7ff fb49 	bl	8000c6c <TIM_ITConfig>
	TIM_Cmd(TIM5, ENABLE);
 80015da:	2101      	movs	r1, #1
 80015dc:	4804      	ldr	r0, [pc, #16]	; (80015f0 <analizator_timer_init+0x74>)
 80015de:	f7ff f9fd 	bl	80009dc <TIM_Cmd>
}
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	080019a4 	.word	0x080019a4
 80015f0:	40000c00 	.word	0x40000c00

080015f4 <analizator_adc_init>:

void analizator_adc_init(void){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08c      	sub	sp, #48	; 0x30
 80015f8:	af00      	add	r7, sp, #0

	//configure gpio for channel1
	GPIO_InitTypeDef gpio;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80015fa:	2101      	movs	r1, #1
 80015fc:	2001      	movs	r0, #1
 80015fe:	f7ff f8e1 	bl	80007c4 <RCC_AHB1PeriphClockCmd>
	GPIO_StructInit(&gpio);
 8001602:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001606:	4618      	mov	r0, r3
 8001608:	f7fe ff96 	bl	8000538 <GPIO_StructInit>
	gpio.GPIO_Pin = GPIO_Pin_1;
 800160c:	2302      	movs	r3, #2
 800160e:	62bb      	str	r3, [r7, #40]	; 0x28
	gpio.GPIO_Mode = GPIO_Mode_AN;
 8001610:	2303      	movs	r3, #3
 8001612:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	gpio.GPIO_Speed = GPIO_Speed_100MHz;
 8001616:	2303      	movs	r3, #3
 8001618:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	gpio.GPIO_OType = GPIO_OType_PP;
 800161c:	2300      	movs	r3, #0
 800161e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	gpio.GPIO_PuPd = GPIO_PuPd_UP;
 8001622:	2301      	movs	r3, #1
 8001624:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	GPIO_Init(GPIOA, &gpio);
 8001628:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800162c:	4619      	mov	r1, r3
 800162e:	4817      	ldr	r0, [pc, #92]	; (800168c <analizator_adc_init+0x98>)
 8001630:	f7fe fef4 	bl	800041c <GPIO_Init>

	ADC_InitTypeDef ADC_InitStructure;
	ADC_CommonInitTypeDef adc_init;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE); ADC_DeInit();
 8001634:	2101      	movs	r1, #1
 8001636:	f44f 7080 	mov.w	r0, #256	; 0x100
 800163a:	f7ff f903 	bl	8000844 <RCC_APB2PeriphClockCmd>
 800163e:	f7fe fe25 	bl	800028c <ADC_DeInit>
	ADC_StructInit(&ADC_InitStructure);
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	4618      	mov	r0, r3
 8001648:	f7fe fe84 	bl	8000354 <ADC_StructInit>

	adc_init.ADC_Mode = ADC_Mode_Independent; adc_init.ADC_Prescaler = ADC_Prescaler_Div2;
 800164c:	2300      	movs	r3, #0
 800164e:	603b      	str	r3, [r7, #0]
 8001650:	2300      	movs	r3, #0
 8001652:	607b      	str	r3, [r7, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8001654:	2300      	movs	r3, #0
 8001656:	753b      	strb	r3, [r7, #20]

	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8001658:	2300      	movs	r3, #0
 800165a:	757b      	strb	r3, [r7, #21]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConvEdge_None;
 800165c:	2300      	movs	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]

	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001660:	2300      	movs	r3, #0
 8001662:	623b      	str	r3, [r7, #32]
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001664:	2300      	movs	r3, #0
 8001666:	613b      	str	r3, [r7, #16]

	ADC_CommonInit(&adc_init);
 8001668:	463b      	mov	r3, r7
 800166a:	4618      	mov	r0, r3
 800166c:	f7fe fe92 	bl	8000394 <ADC_CommonInit>
	ADC_Init(ADC1, &ADC_InitStructure);
 8001670:	f107 0310 	add.w	r3, r7, #16
 8001674:	4619      	mov	r1, r3
 8001676:	4806      	ldr	r0, [pc, #24]	; (8001690 <analizator_adc_init+0x9c>)
 8001678:	f7fe fe16 	bl	80002a8 <ADC_Init>
	ADC_Cmd(ADC1, ENABLE);
 800167c:	2101      	movs	r1, #1
 800167e:	4804      	ldr	r0, [pc, #16]	; (8001690 <analizator_adc_init+0x9c>)
 8001680:	f7fe feb0 	bl	80003e4 <ADC_Cmd>
}
 8001684:	bf00      	nop
 8001686:	3730      	adds	r7, #48	; 0x30
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40020000 	.word	0x40020000
 8001690:	40012000 	.word	0x40012000

08001694 <analizator_init>:

void analizator_init(void) {
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
	analizator_timer_init();
 8001698:	f7ff ff70 	bl	800157c <analizator_timer_init>
	analizator_adc_init();
 800169c:	f7ff ffaa 	bl	80015f4 <analizator_adc_init>
}
 80016a0:	bf00      	nop
 80016a2:	bd80      	pop	{r7, pc}

080016a4 <check_cmd>:
	return ADC_GetConversionValue(ADC1);

}

void check_cmd(uint8_t ch)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	71fb      	strb	r3, [r7, #7]
	switch (ch) {
 80016ae:	79fb      	ldrb	r3, [r7, #7]
 80016b0:	2b31      	cmp	r3, #49	; 0x31
 80016b2:	d002      	beq.n	80016ba <check_cmd+0x16>
 80016b4:	2b32      	cmp	r3, #50	; 0x32
 80016b6:	d008      	beq.n	80016ca <check_cmd+0x26>
		mode_1_deinit();
		mode_2_init();
		state = MODE_2;
		break;
	default:
		break;
 80016b8:	e00f      	b.n	80016da <check_cmd+0x36>
		mode_2_deinit();
 80016ba:	f7ff fd8d 	bl	80011d8 <mode_2_deinit>
		mode_1_init();
 80016be:	f7ff ff0b 	bl	80014d8 <mode_1_init>
		state = MODE_1;
 80016c2:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <check_cmd+0x40>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
		break;
 80016c8:	e007      	b.n	80016da <check_cmd+0x36>
		mode_1_deinit();
 80016ca:	f7ff fd79 	bl	80011c0 <mode_1_deinit>
		mode_2_init();
 80016ce:	f7ff ff2b 	bl	8001528 <mode_2_init>
		state = MODE_2;
 80016d2:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <check_cmd+0x40>)
 80016d4:	2202      	movs	r2, #2
 80016d6:	701a      	strb	r2, [r3, #0]
		break;
 80016d8:	bf00      	nop
	}
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000010 	.word	0x20000010

080016e8 <Usart_Log>:

void Usart_Log(uint8_t * buf)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	int i;
	for(i = 0; i < sizeof(buf)/sizeof(buf[0]); i++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	e00b      	b.n	800170e <Usart_Log+0x26>
		USART_SendData(USART1, buf[i]);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	4413      	add	r3, r2
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	b29b      	uxth	r3, r3
 8001700:	4619      	mov	r1, r3
 8001702:	4806      	ldr	r0, [pc, #24]	; (800171c <Usart_Log+0x34>)
 8001704:	f7ff fbec 	bl	8000ee0 <USART_SendData>
	for(i = 0; i < sizeof(buf)/sizeof(buf[0]); i++)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	3301      	adds	r3, #1
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	2b03      	cmp	r3, #3
 8001712:	d9f0      	bls.n	80016f6 <Usart_Log+0xe>
}
 8001714:	bf00      	nop
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40011000 	.word	0x40011000

08001720 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001720:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001758 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001724:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001726:	e003      	b.n	8001730 <LoopCopyDataInit>

08001728 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800172a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800172c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800172e:	3104      	adds	r1, #4

08001730 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001730:	480b      	ldr	r0, [pc, #44]	; (8001760 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001732:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001734:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001736:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001738:	d3f6      	bcc.n	8001728 <CopyDataInit>
  ldr  r2, =_sbss
 800173a:	4a0b      	ldr	r2, [pc, #44]	; (8001768 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800173c:	e002      	b.n	8001744 <LoopFillZerobss>

0800173e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800173e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001740:	f842 3b04 	str.w	r3, [r2], #4

08001744 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001746:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001748:	d3f9      	bcc.n	800173e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800174a:	f000 f841 	bl	80017d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800174e:	f000 f8f1 	bl	8001934 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001752:	f7ff fd15 	bl	8001180 <main>
  bx  lr    
 8001756:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001758:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800175c:	080019b8 	.word	0x080019b8
  ldr  r0, =_sdata
 8001760:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001764:	20000018 	.word	0x20000018
  ldr  r2, =_sbss
 8001768:	20000018 	.word	0x20000018
  ldr  r3, = _ebss
 800176c:	20000038 	.word	0x20000038

08001770 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001770:	e7fe      	b.n	8001770 <ADC_IRQHandler>

08001772 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001772:	b480      	push	{r7}
 8001774:	af00      	add	r7, sp, #0
}
 8001776:	bf00      	nop
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001784:	e7fe      	b.n	8001784 <HardFault_Handler+0x4>

08001786 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800178a:	e7fe      	b.n	800178a <MemManage_Handler+0x4>

0800178c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001790:	e7fe      	b.n	8001790 <BusFault_Handler+0x4>

08001792 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001796:	e7fe      	b.n	8001796 <UsageFault_Handler+0x4>

08001798 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr

080017a6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0
}
 80017aa:	bf00      	nop
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr

080017b4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80017c2:	b480      	push	{r7}
 80017c4:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 80017c6:	bf00      	nop
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017d4:	4a16      	ldr	r2, [pc, #88]	; (8001830 <SystemInit+0x60>)
 80017d6:	4b16      	ldr	r3, [pc, #88]	; (8001830 <SystemInit+0x60>)
 80017d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80017e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80017e4:	4a13      	ldr	r2, [pc, #76]	; (8001834 <SystemInit+0x64>)
 80017e6:	4b13      	ldr	r3, [pc, #76]	; (8001834 <SystemInit+0x64>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80017f0:	4b10      	ldr	r3, [pc, #64]	; (8001834 <SystemInit+0x64>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80017f6:	4a0f      	ldr	r2, [pc, #60]	; (8001834 <SystemInit+0x64>)
 80017f8:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <SystemInit+0x64>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001800:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001804:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001806:	4b0b      	ldr	r3, [pc, #44]	; (8001834 <SystemInit+0x64>)
 8001808:	4a0b      	ldr	r2, [pc, #44]	; (8001838 <SystemInit+0x68>)
 800180a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800180c:	4a09      	ldr	r2, [pc, #36]	; (8001834 <SystemInit+0x64>)
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <SystemInit+0x64>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001816:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <SystemInit+0x64>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800181e:	f000 f80d 	bl	800183c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001822:	4b03      	ldr	r3, [pc, #12]	; (8001830 <SystemInit+0x60>)
 8001824:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001828:	609a      	str	r2, [r3, #8]
#endif
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	e000ed00 	.word	0xe000ed00
 8001834:	40023800 	.word	0x40023800
 8001838:	24003010 	.word	0x24003010

0800183c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001842:	2300      	movs	r3, #0
 8001844:	607b      	str	r3, [r7, #4]
 8001846:	2300      	movs	r3, #0
 8001848:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800184a:	4a36      	ldr	r2, [pc, #216]	; (8001924 <SetSysClock+0xe8>)
 800184c:	4b35      	ldr	r3, [pc, #212]	; (8001924 <SetSysClock+0xe8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001854:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001856:	4b33      	ldr	r3, [pc, #204]	; (8001924 <SetSysClock+0xe8>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3301      	adds	r3, #1
 8001864:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d103      	bne.n	8001874 <SetSysClock+0x38>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001872:	d1f0      	bne.n	8001856 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001874:	4b2b      	ldr	r3, [pc, #172]	; (8001924 <SetSysClock+0xe8>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001880:	2301      	movs	r3, #1
 8001882:	603b      	str	r3, [r7, #0]
 8001884:	e001      	b.n	800188a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001886:	2300      	movs	r3, #0
 8001888:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d142      	bne.n	8001916 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001890:	4a24      	ldr	r2, [pc, #144]	; (8001924 <SetSysClock+0xe8>)
 8001892:	4b24      	ldr	r3, [pc, #144]	; (8001924 <SetSysClock+0xe8>)
 8001894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001896:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800189a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800189c:	4a22      	ldr	r2, [pc, #136]	; (8001928 <SetSysClock+0xec>)
 800189e:	4b22      	ldr	r3, [pc, #136]	; (8001928 <SetSysClock+0xec>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80018a6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80018a8:	4a1e      	ldr	r2, [pc, #120]	; (8001924 <SetSysClock+0xe8>)
 80018aa:	4b1e      	ldr	r3, [pc, #120]	; (8001924 <SetSysClock+0xe8>)
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80018b0:	4a1c      	ldr	r2, [pc, #112]	; (8001924 <SetSysClock+0xe8>)
 80018b2:	4b1c      	ldr	r3, [pc, #112]	; (8001924 <SetSysClock+0xe8>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80018ba:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80018bc:	4a19      	ldr	r2, [pc, #100]	; (8001924 <SetSysClock+0xe8>)
 80018be:	4b19      	ldr	r3, [pc, #100]	; (8001924 <SetSysClock+0xe8>)
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80018c6:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80018c8:	4b16      	ldr	r3, [pc, #88]	; (8001924 <SetSysClock+0xe8>)
 80018ca:	4a18      	ldr	r2, [pc, #96]	; (800192c <SetSysClock+0xf0>)
 80018cc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80018ce:	4a15      	ldr	r2, [pc, #84]	; (8001924 <SetSysClock+0xe8>)
 80018d0:	4b14      	ldr	r3, [pc, #80]	; (8001924 <SetSysClock+0xe8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018d8:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80018da:	bf00      	nop
 80018dc:	4b11      	ldr	r3, [pc, #68]	; (8001924 <SetSysClock+0xe8>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f9      	beq.n	80018dc <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80018e8:	4b11      	ldr	r3, [pc, #68]	; (8001930 <SetSysClock+0xf4>)
 80018ea:	f240 7205 	movw	r2, #1797	; 0x705
 80018ee:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80018f0:	4a0c      	ldr	r2, [pc, #48]	; (8001924 <SetSysClock+0xe8>)
 80018f2:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <SetSysClock+0xe8>)
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f023 0303 	bic.w	r3, r3, #3
 80018fa:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80018fc:	4a09      	ldr	r2, [pc, #36]	; (8001924 <SetSysClock+0xe8>)
 80018fe:	4b09      	ldr	r3, [pc, #36]	; (8001924 <SetSysClock+0xe8>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f043 0302 	orr.w	r3, r3, #2
 8001906:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001908:	bf00      	nop
 800190a:	4b06      	ldr	r3, [pc, #24]	; (8001924 <SetSysClock+0xe8>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f003 030c 	and.w	r3, r3, #12
 8001912:	2b08      	cmp	r3, #8
 8001914:	d1f9      	bne.n	800190a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001916:	bf00      	nop
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	40023800 	.word	0x40023800
 8001928:	40007000 	.word	0x40007000
 800192c:	07405419 	.word	0x07405419
 8001930:	40023c00 	.word	0x40023c00

08001934 <__libc_init_array>:
 8001934:	b570      	push	{r4, r5, r6, lr}
 8001936:	4e0d      	ldr	r6, [pc, #52]	; (800196c <__libc_init_array+0x38>)
 8001938:	4c0d      	ldr	r4, [pc, #52]	; (8001970 <__libc_init_array+0x3c>)
 800193a:	1ba4      	subs	r4, r4, r6
 800193c:	10a4      	asrs	r4, r4, #2
 800193e:	2500      	movs	r5, #0
 8001940:	42a5      	cmp	r5, r4
 8001942:	d109      	bne.n	8001958 <__libc_init_array+0x24>
 8001944:	4e0b      	ldr	r6, [pc, #44]	; (8001974 <__libc_init_array+0x40>)
 8001946:	4c0c      	ldr	r4, [pc, #48]	; (8001978 <__libc_init_array+0x44>)
 8001948:	f000 f818 	bl	800197c <_init>
 800194c:	1ba4      	subs	r4, r4, r6
 800194e:	10a4      	asrs	r4, r4, #2
 8001950:	2500      	movs	r5, #0
 8001952:	42a5      	cmp	r5, r4
 8001954:	d105      	bne.n	8001962 <__libc_init_array+0x2e>
 8001956:	bd70      	pop	{r4, r5, r6, pc}
 8001958:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800195c:	4798      	blx	r3
 800195e:	3501      	adds	r5, #1
 8001960:	e7ee      	b.n	8001940 <__libc_init_array+0xc>
 8001962:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001966:	4798      	blx	r3
 8001968:	3501      	adds	r5, #1
 800196a:	e7f2      	b.n	8001952 <__libc_init_array+0x1e>
 800196c:	080019b0 	.word	0x080019b0
 8001970:	080019b0 	.word	0x080019b0
 8001974:	080019b0 	.word	0x080019b0
 8001978:	080019b4 	.word	0x080019b4

0800197c <_init>:
 800197c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800197e:	bf00      	nop
 8001980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001982:	bc08      	pop	{r3}
 8001984:	469e      	mov	lr, r3
 8001986:	4770      	bx	lr

08001988 <_fini>:
 8001988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800198a:	bf00      	nop
 800198c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800198e:	bc08      	pop	{r3}
 8001990:	469e      	mov	lr, r3
 8001992:	4770      	bx	lr
