Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jul 17 17:42:25 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupPublick_timing_summary_routed.rpt -pb SupPublick_timing_summary_routed.pb -rpx SupPublick_timing_summary_routed.rpx -warn_on_violation
| Design       : SupPublick
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: u4/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.909        0.000                      0                   38        0.230        0.000                      0                   38        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.909        0.000                      0                   38        0.230        0.000                      0                   38        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.816%)  route 2.745ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.958     8.652    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[5]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    u4/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.816%)  route 2.745ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.958     8.652    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[6]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    u4/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.816%)  route 2.745ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.958     8.652    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    u4/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.816%)  route 2.745ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.958     8.652    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[8]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524    14.561    u4/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 0.766ns (21.816%)  route 2.745ns (78.184%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.958     8.652    u4/cuenta[17]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  u4/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    u4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u4/cuenta_reg[0]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    u4/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.766ns (23.653%)  route 2.472ns (76.347%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.685     8.380    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  u4/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u4/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  u4/cuenta_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.544    u4/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                  6.164    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.929%)  route 2.307ns (75.071%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.519     8.214    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.558    u4/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.929%)  route 2.307ns (75.071%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.519     8.214    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[14]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.558    u4/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.929%)  route 2.307ns (75.071%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.519     8.214    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[15]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.558    u4/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u4/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.766ns (24.929%)  route 2.307ns (75.071%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.620     5.141    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  u4/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.978     6.637    u4/cuenta_reg_n_0_[12]
    SLICE_X65Y24         LUT6 (Prop_lut6_I2_O)        0.124     6.761 r  u4/cuenta[17]_i_3/O
                         net (fo=1, routed)           0.810     7.571    u4/cuenta[17]_i_3_n_0
    SLICE_X65Y22         LUT3 (Prop_lut3_I1_O)        0.124     7.695 r  u4/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.519     8.214    u4/cuenta[17]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[16]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524    14.558    u4/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                  6.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u4/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u4/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u4/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u4/unseg_reg/Q
                         net (fo=1, routed)           0.136     1.743    u4/unseg
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.788 r  u4/aux_i_1/O
                         net (fo=1, routed)           0.000     1.788    u4/aux_i_1_n_0
    SLICE_X65Y23         FDRE                                         r  u4/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u4/clk_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  u4/aux_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.092     1.558    u4/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u4/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  u4/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.168     1.777    u4/cuenta_reg_n_0_[0]
    SLICE_X65Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.822 r  u4/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.822    u4/p_1_in[0]
    SLICE_X65Y22         FDRE                                         r  u4/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    u4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u4/cuenta_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091     1.559    u4/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u4/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u4/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.125     1.758    u4/cuenta_reg_n_0_[3]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  u4/cuenta0_carry/O[2]
                         net (fo=1, routed)           0.000     1.868    u4/p_1_in[3]
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    u4/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    u4/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  u4/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.126     1.755    u4/cuenta_reg_n_0_[15]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  u4/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.865    u4/p_1_in[15]
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    u4/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u4/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.126     1.758    u4/cuenta_reg_n_0_[7]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  u4/cuenta0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.868    u4/p_1_in[7]
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    u4/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  u4/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.127     1.757    u4/cuenta_reg_n_0_[11]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  u4/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.867    u4/p_1_in[11]
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    u4/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  u4/cuenta_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    u4/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.299ns (69.700%)  route 0.130ns (30.300%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u4/clk_IBUF_BUFG
    SLICE_X65Y22         FDRE                                         r  u4/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u4/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.130     1.739    u4/cuenta_reg_n_0_[0]
    SLICE_X64Y21         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.897 r  u4/cuenta0_carry/O[0]
                         net (fo=1, routed)           0.000     1.897    u4/p_1_in[1]
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    u4/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.616    u4/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u4/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u4/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.125     1.758    u4/cuenta_reg_n_0_[3]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.904 r  u4/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.904    u4/p_1_in[4]
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    u4/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  u4/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    u4/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  u4/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.126     1.755    u4/cuenta_reg_n_0_[15]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.901 r  u4/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.901    u4/p_1_in[16]
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    u4/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  u4/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    u4/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u4/cuenta_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  u4/cuenta_reg[7]/Q
                         net (fo=2, routed)           0.126     1.758    u4/cuenta_reg_n_0_[7]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.904 r  u4/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.904    u4/p_1_in[8]
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    u4/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  u4/cuenta_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    u4/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   u4/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   u4/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   u4/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   u4/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   u4/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   u4/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   u4/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   u4/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   u4/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u4/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u4/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   u4/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   u4/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u4/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u4/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   u4/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   u4/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u4/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 4.313ns (59.063%)  route 2.989ns (40.937%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          1.040     1.496    u1/Q[0]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.152     1.648 r  u1/anodo_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.949     3.597    anodo_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.302 r  anodo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.302    anodo[0]
    U2                                                                r  anodo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.252ns  (logic 4.315ns (59.504%)  route 2.937ns (40.496%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          1.042     1.498    u1/Q[0]
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.152     1.650 r  u1/anodo_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.894     3.545    anodo_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707     7.252 r  anodo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.252    anodo[1]
    U4                                                                r  anodo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.240ns  (logic 4.476ns (61.826%)  route 2.764ns (38.174%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          0.699     1.118    u2/Q[2]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.324     1.442 r  u2/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.507    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733     7.240 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.240    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.142ns  (logic 4.459ns (62.428%)  route 2.683ns (37.572%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          1.007     1.426    u2/Q[2]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.326     1.752 r  u2/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.428    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714     7.142 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.142    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.103ns (58.284%)  route 2.937ns (41.716%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          1.040     1.496    u1/Q[0]
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124     1.620 r  u1/anodo_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.896     3.517    anodo_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.040 r  anodo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.040    anodo[2]
    V4                                                                r  anodo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.984ns  (logic 4.235ns (60.639%)  route 2.749ns (39.361%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          0.699     1.118    u2/Q[2]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.296     1.414 r  u2/segmento_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.050     3.464    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.984 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.984    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.250ns (61.206%)  route 2.694ns (38.794%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          1.007     1.426    u2/Q[2]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.296     1.722 r  u2/segmento_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.687     3.409    segmento_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.944 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.944    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.244ns (61.296%)  route 2.680ns (38.704%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          1.007     1.426    u2/Q[2]
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.296     1.722 r  u2/segmento_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.673     3.395    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.924 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.924    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.896ns  (logic 4.251ns (61.639%)  route 2.645ns (38.361%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          0.842     1.261    u2/Q[2]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.296     1.557 r  u2/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.803     3.360    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.896 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.896    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.640ns  (logic 4.219ns (63.546%)  route 2.420ns (36.454%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          0.699     1.118    u2/Q[2]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.296     1.414 r  u2/segmento_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.722     3.135    segmento_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.640 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.640    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.184ns (43.158%)  route 0.242ns (56.842%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[1]/Q
                         net (fo=8, routed)           0.242     0.383    u3/Q[1]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.043     0.426 r  u3/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.426    u3/cuenta[2]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[1]/Q
                         net (fo=8, routed)           0.242     0.383    u3/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.428 r  u3/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.428    u3/cuenta[1]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  u3/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.186ns (43.336%)  route 0.243ns (56.664%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.243     0.384    u3/Q[0]
    SLICE_X65Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.429 r  u3/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.429    u3/cuenta[0]_i_1__0_n_0
    SLICE_X65Y21         FDCE                                         r  u3/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.210ns (12.506%)  route 1.466ns (87.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.466     1.675    u3/AR[0]
    SLICE_X65Y21         FDCE                                         f  u3/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.210ns (12.506%)  route 1.466ns (87.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.466     1.675    u3/AR[0]
    SLICE_X65Y21         FDCE                                         f  u3/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u3/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.210ns (12.506%)  route 1.466ns (87.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.466     1.675    u3/AR[0]
    SLICE_X65Y21         FDCE                                         f  u3/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.422ns (72.828%)  route 0.531ns (27.172%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[1]/Q
                         net (fo=8, routed)           0.140     0.281    u2/Q[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.326 r  u2/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.390     0.717    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.953 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.953    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.392ns (69.667%)  route 0.606ns (30.333%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[1]/Q
                         net (fo=8, routed)           0.242     0.383    u2/Q[1]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.045     0.428 r  u2/segmento_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.364     0.792    segmento_OBUF[4]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.997 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.997    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.437ns (69.813%)  route 0.622ns (30.187%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.128     0.128 f  u3/cuenta_reg[2]/Q
                         net (fo=10, routed)          0.251     0.379    u1/Q[2]
    SLICE_X65Y23         LUT1 (Prop_lut1_I0_O)        0.098     0.477 r  u1/anodo_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.371     0.848    anodo_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     2.059 r  anodo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.059    anodo[3]
    W4                                                                r  anodo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.422ns (68.684%)  route 0.648ns (31.316%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u3/cuenta_reg[0]/Q
                         net (fo=10, routed)          0.311     0.452    u2/Q[0]
    SLICE_X65Y23         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  u2/segmento_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.337     0.834    segmento_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.070 r  segmento_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.070    segmento[2]
    U8                                                                r  segmento[2] (OUT)
  -------------------------------------------------------------------    -------------------





