Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Apr  3 09:56:32 2025
| Host         : leonardo-Precision-5860-Tower running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_timing_summary_routed.rpt -pb alu_timing_summary_routed.pb -rpx alu_timing_summary_routed.rpx -warn_on_violation
| Design       : alu
| Device       : 7s100-fgga676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (19)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 accum[6]
                            (input port)
  Destination:            zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 3.500ns (50.622%)  route 3.414ns (49.378%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA17                                              0.000     0.000 f  accum[6] (IN)
                         net (fo=0)                   0.000     0.000    accum[6]
    AA17                 IBUF (Prop_ibuf_I_O)         0.901     0.901 f  accum_IBUF[6]_inst/O
                         net (fo=3, routed)           1.289     2.191    accum_IBUF[6]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.105     2.296 f  zero_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.353     2.649    zero_OBUF_inst_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.105     2.754 r  zero_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.771     4.525    zero_OBUF
    AC21                 OBUF (Prop_obuf_I_O)         2.389     6.914 r  zero_OBUF_inst/O
                         net (fo=0)                   0.000     6.914    zero
    AC21                                                              r  zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.594ns  (logic 2.798ns (60.912%)  route 1.796ns (39.088%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  alu_out_reg[6]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  alu_out_reg[6]/Q
                         net (fo=1, routed)           1.796     2.180    alu_out_OBUF[6]
    AE22                 OBUF (Prop_obuf_I_O)         2.414     4.594 r  alu_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.594    alu_out[6]
    AE22                                                              r  alu_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.415ns  (logic 2.799ns (63.383%)  route 1.617ns (36.617%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE                         0.000     0.000 r  alu_out_reg[7]/C
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  alu_out_reg[7]/Q
                         net (fo=1, routed)           1.617     2.001    alu_out_OBUF[7]
    AD21                 OBUF (Prop_obuf_I_O)         2.415     4.415 r  alu_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.415    alu_out[7]
    AD21                                                              r  alu_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.395ns  (logic 2.797ns (63.632%)  route 1.598ns (36.368%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  alu_out_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  alu_out_reg[3]/Q
                         net (fo=1, routed)           1.598     1.982    alu_out_OBUF[3]
    AE20                 OBUF (Prop_obuf_I_O)         2.413     4.395 r  alu_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.395    alu_out[3]
    AE20                                                              r  alu_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.355ns  (logic 2.807ns (64.472%)  route 1.547ns (35.528%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  alu_out_reg[1]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  alu_out_reg[1]/Q
                         net (fo=1, routed)           1.547     1.931    alu_out_OBUF[1]
    AE18                 OBUF (Prop_obuf_I_O)         2.423     4.355 r  alu_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.355    alu_out[1]
    AE18                                                              r  alu_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.342ns  (logic 2.803ns (64.560%)  route 1.539ns (35.440%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  alu_out_reg[0]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  alu_out_reg[0]/Q
                         net (fo=1, routed)           1.539     1.923    alu_out_OBUF[0]
    AF19                 OBUF (Prop_obuf_I_O)         2.419     4.342 r  alu_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.342    alu_out[0]
    AF19                                                              r  alu_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.339ns  (logic 2.758ns (63.562%)  route 1.581ns (36.438%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  alu_out_reg[5]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  alu_out_reg[5]/Q
                         net (fo=1, routed)           1.581     1.965    alu_out_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         2.374     4.339 r  alu_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.339    alu_out[5]
    AA19                                                              r  alu_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.337ns  (logic 2.793ns (64.395%)  route 1.544ns (35.605%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  alu_out_reg[2]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  alu_out_reg[2]/Q
                         net (fo=1, routed)           1.544     1.928    alu_out_OBUF[2]
    AF20                 OBUF (Prop_obuf_I_O)         2.409     4.337 r  alu_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.337    alu_out[2]
    AF20                                                              r  alu_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accum[1]
                            (input port)
  Destination:            alu_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.333ns  (logic 1.989ns (45.908%)  route 2.344ns (54.092%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  accum[1] (IN)
                         net (fo=0)                   0.000     0.000    accum[1]
    AF15                 IBUF (Prop_ibuf_I_O)         0.910     0.910 r  accum_IBUF[1]_inst/O
                         net (fo=3, routed)           1.873     2.783    accum_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.105     2.888 r  alu_out[3]_i_5/O
                         net (fo=1, routed)           0.000     2.888    alu_out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.345 r  alu_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.345    alu_out_reg[3]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.605 r  alu_out_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.471     4.076    data1[7]
    SLICE_X0Y16          LUT6 (Prop_lut6_I3_O)        0.257     4.333 r  alu_out[7]_i_1/O
                         net (fo=1, routed)           0.000     4.333    alu_out[7]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  alu_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accum[1]
                            (input port)
  Destination:            alu_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.322ns  (logic 1.987ns (45.976%)  route 2.335ns (54.024%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  accum[1] (IN)
                         net (fo=0)                   0.000     0.000    accum[1]
    AF15                 IBUF (Prop_ibuf_I_O)         0.910     0.910 r  accum_IBUF[1]_inst/O
                         net (fo=3, routed)           1.873     2.783    accum_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.105     2.888 r  alu_out[3]_i_5/O
                         net (fo=1, routed)           0.000     2.888    alu_out[3]_i_5_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.345 r  alu_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.345    alu_out_reg[3]_i_2_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.610 r  alu_out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.462     4.072    data1[5]
    SLICE_X1Y15          LUT6 (Prop_lut6_I3_O)        0.250     4.322 r  alu_out[5]_i_1/O
                         net (fo=1, routed)           0.000     4.322    alu_out[5]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  alu_out_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.244ns (41.408%)  route 0.345ns (58.592%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD19                                              0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    AD19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  opcode_IBUF[1]_inst/O
                         net (fo=8, routed)           0.345     0.544    opcode_IBUF[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I4_O)        0.045     0.589 r  alu_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.589    alu_out[7]_i_1_n_0
    SLICE_X0Y16          FDRE                                         r  alu_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.635ns  (logic 0.263ns (41.474%)  route 0.372ns (58.526%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD20                                              0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    AD20                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  opcode_IBUF[0]_inst/O
                         net (fo=8, routed)           0.372     0.590    opcode_IBUF[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.635 r  alu_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.635    alu_out[5]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  alu_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.263ns (41.409%)  route 0.373ns (58.591%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD20                                              0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    AD20                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  opcode_IBUF[0]_inst/O
                         net (fo=8, routed)           0.373     0.591    opcode_IBUF[0]
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.045     0.636 r  alu_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.636    alu_out[4]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  alu_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.263ns (40.063%)  route 0.394ns (59.937%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD20                                              0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    AD20                 IBUF (Prop_ibuf_I_O)         0.218     0.218 r  opcode_IBUF[0]_inst/O
                         net (fo=8, routed)           0.394     0.612    opcode_IBUF[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.045     0.657 r  alu_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.657    alu_out[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  alu_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.244ns (33.110%)  route 0.493ns (66.890%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD19                                              0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    AD19                 IBUF (Prop_ibuf_I_O)         0.199     0.199 r  opcode_IBUF[1]_inst/O
                         net (fo=8, routed)           0.493     0.692    opcode_IBUF[1]
    SLICE_X1Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.737 r  alu_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.737    alu_out[6]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  alu_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accum[2]
                            (input port)
  Destination:            alu_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.251ns (33.339%)  route 0.502ns (66.661%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE15                                              0.000     0.000 r  accum[2] (IN)
                         net (fo=0)                   0.000     0.000    accum[2]
    AE15                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  accum_IBUF[2]_inst/O
                         net (fo=3, routed)           0.502     0.708    accum_IBUF[2]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.045     0.753 r  alu_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.753    alu_out[2]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  alu_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[3]
                            (input port)
  Destination:            alu_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.246ns (31.890%)  route 0.526ns (68.110%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC17                                              0.000     0.000 r  data[3] (IN)
                         net (fo=0)                   0.000     0.000    data[3]
    AC17                 IBUF (Prop_ibuf_I_O)         0.201     0.201 r  data_IBUF[3]_inst/O
                         net (fo=3, routed)           0.526     0.728    data_IBUF[3]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.773 r  alu_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.773    alu_out[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  alu_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data[1]
                            (input port)
  Destination:            alu_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.273ns (31.011%)  route 0.608ns (68.989%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF18                                              0.000     0.000 r  data[1] (IN)
                         net (fo=0)                   0.000     0.000    data[1]
    AF18                 IBUF (Prop_ibuf_I_O)         0.228     0.228 r  data_IBUF[1]_inst/O
                         net (fo=3, routed)           0.608     0.836    data_IBUF[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.881 r  alu_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.881    alu_out[1]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  alu_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.292ns (75.576%)  route 0.417ns (24.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  alu_out_reg[4]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  alu_out_reg[4]/Q
                         net (fo=1, routed)           0.417     0.563    alu_out_OBUF[4]
    AB19                 OBUF (Prop_obuf_I_O)         1.146     1.709 r  alu_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.709    alu_out[4]
    AB19                                                              r  alu_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alu_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.290ns (75.306%)  route 0.423ns (24.694%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE                         0.000     0.000 r  alu_out_reg[5]/C
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  alu_out_reg[5]/Q
                         net (fo=1, routed)           0.423     0.569    alu_out_OBUF[5]
    AA19                 OBUF (Prop_obuf_I_O)         1.144     1.714 r  alu_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.714    alu_out[5]
    AA19                                                              r  alu_out[5] (OUT)
  -------------------------------------------------------------------    -------------------





