/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Feb 12 15:15:50 2015
 *                 Full Compile MD5 Checksum  ca339b82db08da0250a17ca09932699d
 *                     (minus title and desc)
 *                 MD5 Checksum               502556bfbdc2f4341f93db8b4326b3ab
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SDS_CG_2_H__
#define BCHP_SDS_CG_2_H__

/***************************************************************************
 *SDS_CG_2 - SDS Clockgen Register Set
 ***************************************************************************/
#define BCHP_SDS_CG_2_RSTCTL                     0x01242000 /* [RW] Reset Control */
#define BCHP_SDS_CG_2_CGDIV00                    0x01242010 /* [RW] Clock Generator Divider register 0 (Formerly,CGDIV4,CGDIV3,CGDIV7[7:4],CGMISC,CGCTRL) */
#define BCHP_SDS_CG_2_CGDIV01                    0x01242014 /* [RW] Clock Generator Divider register 1 (Formerly,CGDIV11,CGDIV10,CGDIV9,CGDIV8) */
#define BCHP_SDS_CG_2_SPLL_NPDIV                 0x01242020 /* [RW] Sample Clock PLL Feedback Divider Control */
#define BCHP_SDS_CG_2_SPLL_MDIV_CTRL             0x01242024 /* [RW] Sample Clock PLL Post-divider Control */
#define BCHP_SDS_CG_2_SPLL_CTRL                  0x01242028 /* [RW] Sample Clock PLL Control */
#define BCHP_SDS_CG_2_SPLL_SSC_CTRL1             0x0124202c /* [RW] Sample Clock PLL Spread Spectrum Control 1 */
#define BCHP_SDS_CG_2_SPLL_SSC_CTRL0             0x01242030 /* [RW] Sample Clock PLL Spread Spectrum Control 0 */
#define BCHP_SDS_CG_2_SPLL_STATUS                0x01242034 /* [RO] Sample Clock PLL Status */
#define BCHP_SDS_CG_2_SPLL_PWRDN_RST             0x01242038 /* [RW] Sample Clock PLL Power Down and Reset Control */
#define BCHP_SDS_CG_2_PMCG_CTL                   0x0124203c /* [RW] Per Module Clock Gating Control */

#endif /* #ifndef BCHP_SDS_CG_2_H__ */

/* End of File */
