Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 24 19:33:16 2024
| Host         : FlightSim2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (91)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (91)
-------------------------------
 There are 91 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.154        0.000                      0                  176        0.045        0.000                      0                  176        2.000        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.154        0.000                      0                  176        0.160        0.000                      0                  176        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.156        0.000                      0                  176        0.160        0.000                      0                  176        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.154        0.000                      0                  176        0.045        0.000                      0                  176  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.154        0.000                      0                  176        0.045        0.000                      0                  176  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.468ns (45.922%)  route 2.906ns (54.078%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.787     4.333    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.071     5.487    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.045     5.502    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.502    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.468ns (46.012%)  route 2.896ns (53.988%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     4.323    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.519    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.031     5.516    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.468ns (46.537%)  route 2.835ns (53.463%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.716     4.262    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.527    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.527    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.468ns (46.808%)  route 2.805ns (53.192%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.686     4.231    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.519    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 2.468ns (47.229%)  route 2.758ns (52.771%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.639     4.184    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.075     5.483    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.483    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.477    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.477    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.468ns (47.891%)  route 2.685ns (52.109%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.566     4.112    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.500    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.513    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.554    -0.654    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.434    h_sync_reg
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.820    -0.895    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.242    -0.654    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.060    -0.594    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[2]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.278 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[0]_i_1_n_4
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[4]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.278 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[4]_i_1_n_6
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[10]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_4
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[8]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_6
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[6]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[4]_i_1_n_4
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 box_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[5]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[5]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[4]_i_1_n_5
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[1]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[0]_i_1_n_5
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.268ns (73.555%)  route 0.096ns (26.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.096    -0.395    box_y_reg_reg[2]
    SLICE_X28Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.268 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[0]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X28Y57         FDRE (Hold_fdre_C_D)         0.105    -0.528    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.265ns (72.655%)  route 0.100ns (27.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.100    -0.392    box_y_reg_reg[4]
    SLICE_X28Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.268 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[4]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.105    -0.528    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y58     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y60     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y60     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y62     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y62     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y62     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y58     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y63     box_cntr_reg_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y64     box_cntr_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y59     box_x_dir_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y57     box_x_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y57     box_x_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y58     box_x_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y58     box_x_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y60     box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y60     box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y62     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y62     box_cntr_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y62     box_cntr_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y59     box_cntr_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.468ns (45.922%)  route 2.906ns (54.078%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.787     4.333    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.071     5.489    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.113     5.549    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.045     5.504    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.504    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.468ns (46.012%)  route 2.896ns (53.988%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     4.323    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.113     5.549    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.521    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.521    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.113     5.549    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.031     5.518    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.468ns (46.537%)  route 2.835ns (53.463%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.716     4.262    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.529    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.529    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.468ns (46.808%)  route 2.805ns (53.192%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.686     4.231    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.113     5.549    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.521    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.521    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 2.468ns (47.229%)  route 2.758ns (52.771%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.639     4.184    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.075     5.485    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.479    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.479    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.468ns (47.891%)  route 2.685ns (52.109%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.566     4.112    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.502    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.502    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.113     5.560    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.515    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.515    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.554    -0.654    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.434    h_sync_reg
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.820    -0.895    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.242    -0.654    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.060    -0.594    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[2]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.278 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[0]_i_1_n_4
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[4]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.278 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[4]_i_1_n_6
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[10]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_4
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[8]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_6
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[6]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[4]_i_1_n_4
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 box_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[5]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[5]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[4]_i_1_n_5
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[1]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[0]_i_1_n_5
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.241    -0.651    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.517    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.268ns (73.555%)  route 0.096ns (26.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.096    -0.395    box_y_reg_reg[2]
    SLICE_X28Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.268 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[0]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X28Y57         FDRE (Hold_fdre_C_D)         0.105    -0.528    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.265ns (72.655%)  route 0.100ns (27.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.100    -0.392    box_y_reg_reg[4]
    SLICE_X28Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.268 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[4]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.240    -0.633    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.105    -0.528    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y58     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y60     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y60     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y62     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y62     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y62     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y58     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y63     box_cntr_reg_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y63     box_cntr_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y64     box_cntr_reg_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y59     box_x_dir_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y57     box_x_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y57     box_x_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y58     box_x_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X32Y58     box_x_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y60     box_cntr_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y60     box_cntr_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y62     box_cntr_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y62     box_cntr_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y62     box_cntr_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y58     box_cntr_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y59     box_cntr_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.468ns (45.922%)  route 2.906ns (54.078%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.787     4.333    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.071     5.487    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.045     5.502    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.502    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.468ns (46.012%)  route 2.896ns (53.988%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     4.323    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.519    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.031     5.516    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.468ns (46.537%)  route 2.835ns (53.463%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.716     4.262    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.527    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.527    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.468ns (46.808%)  route 2.805ns (53.192%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.686     4.231    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.519    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 2.468ns (47.229%)  route 2.758ns (52.771%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.639     4.184    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.075     5.483    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.483    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.477    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.477    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.468ns (47.891%)  route 2.685ns (52.109%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.566     4.112    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.500    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.513    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.554    -0.654    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.434    h_sync_reg
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.820    -0.895    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.115    -0.539    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.060    -0.479    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[2]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.278 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[0]_i_1_n_4
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[4]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.278 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[4]_i_1_n_6
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[10]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_4
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[8]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_6
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[6]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[4]_i_1_n_4
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[5]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[5]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[4]_i_1_n_5
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[1]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[0]_i_1_n_5
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.268ns (73.555%)  route 0.096ns (26.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.096    -0.395    box_y_reg_reg[2]
    SLICE_X28Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.268 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[0]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.115    -0.518    
    SLICE_X28Y57         FDRE (Hold_fdre_C_D)         0.105    -0.413    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.265ns (72.655%)  route 0.100ns (27.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.100    -0.392    box_y_reg_reg[4]
    SLICE_X28Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.268 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[4]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.115    -0.518    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.105    -0.413    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.468ns (45.922%)  route 2.906ns (54.078%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.787     4.333    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.071     5.487    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.045     5.502    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.502    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 2.468ns (46.012%)  route 2.896ns (53.988%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.777     4.323    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.519    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.323    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 2.468ns (46.041%)  route 2.892ns (53.959%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.774     4.319    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.031     5.516    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.468ns (46.537%)  route 2.835ns (53.463%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.716     4.262    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.031     5.527    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.527    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.288ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 2.468ns (46.808%)  route 2.805ns (53.192%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.673ns = ( 5.061 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.686     4.231    vga_green[3]
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.472     5.061    pxl_clk
    SLICE_X32Y66         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.601     5.662    
                         clock uncertainty           -0.115     5.547    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.028     5.519    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.231    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.299ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 2.468ns (47.229%)  route 2.758ns (52.771%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.639     4.184    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_10/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.075     5.483    vga_red_reg_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.483    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                  1.299    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.081     5.477    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.477    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.153ns  (logic 2.468ns (47.891%)  route 2.685ns (52.109%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.566     4.112    vga_green[3]
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X27Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X27Y62         FDRE (Setup_fdre_C_D)       -0.058     5.500    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.500    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.142ns  (logic 2.468ns (47.996%)  route 2.674ns (52.004%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.628ns = ( 5.106 - 6.734 ) 
    Source Clock Delay      (SCD):    -1.041ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.651    -1.041    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.518    -0.523 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.477    -0.046    box_x_reg_reg[3]
    SLICE_X33Y59         LUT1 (Prop_lut1_I0_O)        0.124     0.078 r  vga_red_reg[3]_i_83/O
                         net (fo=1, routed)           0.000     0.078    vga_red_reg[3]_i_83_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.628 r  vga_red_reg_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000     0.628    vga_red_reg_reg[3]_i_77_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     0.941 r  vga_red_reg_reg[3]_i_49/O[3]
                         net (fo=1, routed)           0.571     1.512    plusOp2[9]
    SLICE_X32Y62         LUT2 (Prop_lut2_I1_O)        0.306     1.818 r  vga_red_reg[3]_i_20/O
                         net (fo=1, routed)           0.000     1.818    vga_red_reg[3]_i_20_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.351 r  vga_red_reg_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           1.070     3.422    vga_red_reg_reg[3]_i_4_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I2_O)        0.124     3.546 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.555     4.101    vga_green[3]
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.517     5.106    pxl_clk
    SLICE_X26Y62         FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.567     5.673    
                         clock uncertainty           -0.115     5.558    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)       -0.045     5.513    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  1.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            h_sync_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.554    -0.654    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.490 r  h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056    -0.434    h_sync_reg
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.820    -0.895    pxl_clk
    SLICE_X34Y63         FDRE                                         r  h_sync_dly_reg_reg/C
                         clock pessimism              0.242    -0.654    
                         clock uncertainty            0.115    -0.539    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.060    -0.479    h_sync_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[2]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.278 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[0]_i_1_n_4
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[4]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.278 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.278    box_x_reg_reg[4]_i_1_n_6
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[10]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_4
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[8]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.266 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[8]_i_1_n_6
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y59         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.223%)  route 0.091ns (23.777%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.395    box_x_reg_reg[6]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.266 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.266    box_x_reg_reg[4]_i_1_n_4
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[5]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[5]
    SLICE_X32Y58         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[4]_i_1_n_5
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y58         FDRE                                         r  box_x_reg_reg[6]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y58         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 box_x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.557    -0.651    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  box_x_reg_reg[1]/Q
                         net (fo=7, routed)           0.079    -0.407    box_x_reg_reg[1]
    SLICE_X32Y57         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149    -0.258 r  box_x_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.258    box_x_reg_reg[0]_i_1_n_5
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.824    -0.891    pxl_clk
    SLICE_X32Y57         FDRE                                         r  box_x_reg_reg[2]/C
                         clock pessimism              0.241    -0.651    
                         clock uncertainty            0.115    -0.536    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.134    -0.402    box_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 box_y_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.268ns (73.555%)  route 0.096ns (26.445%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[2]/Q
                         net (fo=7, routed)           0.096    -0.395    box_y_reg_reg[2]
    SLICE_X28Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.268 r  box_y_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[0]_i_1_n_4
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y57         FDRE                                         r  box_y_reg_reg[3]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.115    -0.518    
    SLICE_X28Y57         FDRE (Hold_fdre_C_D)         0.105    -0.413    box_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 box_y_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.265ns (72.655%)  route 0.100ns (27.345%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.575    -0.633    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  box_y_reg_reg[4]/Q
                         net (fo=7, routed)           0.100    -0.392    box_y_reg_reg[4]
    SLICE_X28Y58         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.268 r  box_y_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.268    box_y_reg_reg[4]_i_1_n_6
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.843    -0.872    pxl_clk
    SLICE_X28Y58         FDRE                                         r  box_y_reg_reg[5]/C
                         clock pessimism              0.240    -0.633    
                         clock uncertainty            0.115    -0.518    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.105    -0.413    box_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.145    





