{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 15:30:24 2020 " "Info: Processing started: Wed Mar 04 15:30:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjw_shujutonglu -c zjw_shujutonglu --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zjw_shujutonglu -c zjw_shujutonglu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_cunchuqi.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file zjw_cunchuqi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zjw_cunchuqi " "Info: Found entity 1: zjw_cunchuqi" {  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_cunchuqi1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_cunchuqi1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_cunchuqi1-rtl " "Info: Found design unit 1: zjw_cunchuqi1-rtl" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi1.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_cunchuqi1 " "Info: Found entity 1: zjw_cunchuqi1" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_shujutonglu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file zjw_shujutonglu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zjw_shujutonglu " "Info: Found entity 1: zjw_shujutonglu" {  } { { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_yunsuanqi_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_yunsuanqi_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_yunsuanqi_vhdl-rtl " "Info: Found design unit 1: zjw_yunsuanqi_vhdl-rtl" {  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_yunsuanqi_vhdl " "Info: Found entity 1: zjw_yunsuanqi_vhdl" {  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjw_shujutonglu " "Info: Elaborating entity \"zjw_shujutonglu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_yunsuanqi_vhdl zjw_yunsuanqi_vhdl:inst " "Info: Elaborating entity \"zjw_yunsuanqi_vhdl\" for hierarchy \"zjw_yunsuanqi_vhdl:inst\"" {  } { { "zjw_shujutonglu.bdf" "inst" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 112 272 400 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_cunchuqi zjw_cunchuqi:inst1 " "Info: Elaborating entity \"zjw_cunchuqi\" for hierarchy \"zjw_cunchuqi:inst1\"" {  } { { "zjw_shujutonglu.bdf" "inst1" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 112 672 824 336 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zjw_cunchuqi1 zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1 " "Info: Elaborating entity \"zjw_cunchuqi1\" for hierarchy \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\"" {  } { { "zjw_cunchuqi.bdf" "inst1" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { { 112 -48 112 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO zjw_cunchuqi:inst1\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\"" {  } { { "zjw_cunchuqi.bdf" "inst" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { { 120 376 504 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zjw_cunchuqi:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\"" {  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { { 120 376 504 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zjw_cunchuqi:inst1\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./zjw_cunchuqi.mif " "Info: Parameter \"LPM_FILE\" = \"./zjw_cunchuqi.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { { 120 376 504 248 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "b:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "b:/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "b:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { { 120 376 504 248 "inst" "" } } } } { "zjw_shujutonglu.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_shujutonglu.bdf" { { 112 672 824 336 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram zjw_cunchuqi:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "b:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { { 120 376 504 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "b:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block zjw_cunchuqi:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "b:/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/数据通路/zjw_cunchuqi.bdf" { { 120 376 504 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r6a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r6a1 " "Info: Found entity 1: altsyncram_r6a1" {  } { { "db/altsyncram_r6a1.tdf" "" { Text "C:/Users/apple/Desktop/数据通路/db/altsyncram_r6a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r6a1 zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated " "Info: Elaborating entity \"altsyncram_r6a1\" for hierarchy \"zjw_cunchuqi:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_r6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "b:/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "31 " "Info: Inferred 31 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|Add0\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add0\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add0" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add1\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add1" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add2\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add2" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add3\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add3" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add4\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add4" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add5\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add5" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add6 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add6\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add6" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add7 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add7\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add7" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add8 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add8\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add8" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add9 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add9\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add9" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add10 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add10\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add10" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add11 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add11\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add11" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add12 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add12\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add12" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add13 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add13\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add13" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add14 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add14\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add14" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add15 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add15\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add15" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add16 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add16\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add16" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add17 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add17\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add17" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add18 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add18\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add18" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add19 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add19\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add19" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add20 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add20\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "Add20" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Add21 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Add21\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "Add21" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux0\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux0" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux1\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux1" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux2\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux2" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux3\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux3" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux4\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux4" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux5\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux5" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux6\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux6" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "zjw_yunsuanqi_vhdl:inst\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"zjw_yunsuanqi_vhdl:inst\|Mux7\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "Mux7" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|addcore:adder zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "b:/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "b:/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"zjw_cunchuqi:inst1\|zjw_cunchuqi1:inst1\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3 " "Info: Instantiated megafunction \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|addcore:adder zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|addcore:adder\", which is child of megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "b:/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "b:/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "b:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add5\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add5 " "Info: Instantiated megafunction \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add7 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add7\"" {  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add7 " "Info: Instantiated megafunction \"zjw_yunsuanqi_vhdl:inst\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "b:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1111 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux0\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6hc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hc " "Info: Found entity 1: mux_6hc" {  } { { "db/mux_6hc.tdf" "" { Text "C:/Users/apple/Desktop/数据通路/db/mux_6hc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux7\"" {  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux7 " "Info: Instantiated megafunction \"zjw_yunsuanqi_vhdl:inst\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "zjw_yunsuanqi_vhdl.vhd" "" { Text "C:/Users/apple/Desktop/数据通路/zjw_yunsuanqi_vhdl.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 15:30:31 2020 " "Info: Processing ended: Wed Mar 04 15:30:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
