Analysis & Synthesis report for eecs301_lab3
Mon Sep 28 14:00:18 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 28 14:00:18 2015       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; eecs301_lab3                                ;
; Top-level Entity Name           ; eecs301_lab3                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 175                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; eecs301_lab3       ; eecs301_lab3       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+
; eecs301_lab3.v                   ; yes             ; User Verilog HDL File  ; C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/eecs301_lab3.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 0                ;
;     -- 7 input functions                    ; 0                ;
;     -- 6 input functions                    ; 0                ;
;     -- 5 input functions                    ; 0                ;
;     -- 4 input functions                    ; 0                ;
;     -- <=3 input functions                  ; 0                ;
;                                             ;                  ;
; Dedicated logic registers                   ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 175              ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; GPIO_0[0]~output ;
; Maximum fan-out                             ; 1                ;
; Total fan-out                               ; 247              ;
; Average fan-out                             ; 0.59             ;
+---------------------------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |eecs301_lab3              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 175  ; 0            ; |eecs301_lab3       ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 175                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Sep 28 13:59:54 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "NCO.qsys"
Info (12250): 2015.09.28.14:00:11 Progress: Loading lab3/NCO.qsys
Info (12250): 2015.09.28.14:00:12 Progress: Reading input file
Info (12250): 2015.09.28.14:00:12 Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Info (12250): 2015.09.28.14:00:12 Progress: Parameterizing module nco_ii_0
Info (12250): 2015.09.28.14:00:12 Progress: Building connections
Info (12250): 2015.09.28.14:00:12 Progress: Parameterizing connections
Info (12250): 2015.09.28.14:00:12 Progress: Validating
Info (12250): 2015.09.28.14:00:13 Progress: Done reading input file
Info (12250): NCO: Generating NCO "NCO" for QUARTUS_SYNTH
Info (12250): Nco_ii_0: "NCO" instantiated altera_nco_ii "nco_ii_0"
Info (12250): NCO: Done "NCO" with 2 modules, 22 files
Info (12249): Finished elaborating Qsys system entity "NCO.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: NCO_nco_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file eecs301_lab3.v
    Info (12023): Found entity 1: eecs301_lab3
Info (12021): Found 1 design units, including 1 entities, in source file shiftreg.v
    Info (12023): Found entity 1: shiftreg
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v
    Info (12023): Found entity 1: NCO_nco_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_aprid_dxx.v
    Info (12023): Found entity 1: asj_nco_aprid_dxx
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/las.v
    Info (12023): Found entity 1: las
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/lmsd.v
    Info (12023): Found entity 1: lmsd
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/mac_i_lpmd.v
    Info (12023): Found entity 1: mac_i_lpmd
Info (12127): Elaborating entity "eecs301_lab3" for the top level hierarchy
Warning (10858): Verilog HDL warning at eecs301_lab3.v(58): object SYNC used but never assigned
Warning (10858): Verilog HDL warning at eecs301_lab3.v(59): object SCLK used but never assigned
Warning (10858): Verilog HDL warning at eecs301_lab3.v(60): object Din used but never assigned
Warning (10858): Verilog HDL warning at eecs301_lab3.v(61): object LDAC used but never assigned
Warning (10858): Verilog HDL warning at eecs301_lab3.v(62): object CLR used but never assigned
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(70): object "variable" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(71): object "enable_SPI" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(72): object "reset" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(73): object "down" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eecs301_lab3.v(74): object "up" assigned a value but never read
Warning (10858): Verilog HDL warning at eecs301_lab3.v(77): object amplitude used but never assigned
Warning (10030): Net "SYNC" at eecs301_lab3.v(58) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SCLK" at eecs301_lab3.v(59) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Din" at eecs301_lab3.v(60) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "LDAC" at eecs301_lab3.v(61) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CLR" at eecs301_lab3.v(62) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "amplitude" at eecs301_lab3.v(77) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "HEX0" at eecs301_lab3.v(20) has no driver
Warning (10034): Output port "HEX1" at eecs301_lab3.v(21) has no driver
Warning (10034): Output port "HEX2" at eecs301_lab3.v(22) has no driver
Warning (10034): Output port "HEX3" at eecs301_lab3.v(23) has no driver
Warning (10034): Output port "HEX4" at eecs301_lab3.v(24) has no driver
Warning (10034): Output port "HEX5" at eecs301_lab3.v(25) has no driver
Warning (10034): Output port "VGA_B" at eecs301_lab3.v(37) has no driver
Warning (10034): Output port "VGA_G" at eecs301_lab3.v(40) has no driver
Warning (10034): Output port "VGA_R" at eecs301_lab3.v(42) has no driver
Warning (10034): Output port "ADC_CONVST" at eecs301_lab3.v(8) has no driver
Warning (10034): Output port "ADC_DIN" at eecs301_lab3.v(9) has no driver
Warning (10034): Output port "ADC_SCLK" at eecs301_lab3.v(11) has no driver
Warning (10034): Output port "VGA_BLANK_N" at eecs301_lab3.v(38) has no driver
Warning (10034): Output port "VGA_CLK" at eecs301_lab3.v(39) has no driver
Warning (10034): Output port "VGA_HS" at eecs301_lab3.v(41) has no driver
Warning (10034): Output port "VGA_SYNC_N" at eecs301_lab3.v(43) has no driver
Warning (10034): Output port "VGA_VS" at eecs301_lab3.v(44) has no driver
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[12]" is fed by VCC
    Warning (13033): The pin "GPIO_0[11]" is fed by VCC
    Warning (13033): The pin "GPIO_0[10]" is fed by VCC
    Warning (13033): The pin "GPIO_0[9]" is fed by GND
    Warning (13033): The pin "GPIO_0[8]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND
    Warning (13410): Pin "ADC_SCLK" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
Warning (20013): Ignored assignments for entity "NCO" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity NCO -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity NCO -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity NCO -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity NCO -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity NCO -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity NCO -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME NCO HAS_SOPCINFO 1 GENERATION_ID 1443463214" -entity NCO -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
Warning (20013): Ignored assignments for entity "NCO_nco_ii_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nco_ii -entity NCO_nco_ii_0 -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity NCO_nco_ii_0 -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity NCO_nco_ii_0 -qip "C:/Users/Jonathan Monreal/Desktop/EECS 301/lab3/db/ip/NCO/NCO.qip" -library NCO was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT"
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "CLOCK4_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 175 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 72 bidirectional pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 229 warnings
    Info: Peak virtual memory: 722 megabytes
    Info: Processing ended: Mon Sep 28 14:00:18 2015
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:59


